
---------- Begin Simulation Statistics ----------
simSeconds                                   2.122952                       # Number of seconds simulated (Second)
simTicks                                 2122952388201                       # Number of ticks simulated (Tick)
finalTick                                25975643406949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  22498.27                       # Real time elapsed on the host (Second)
hostTickRate                                 94360706                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4081028                       # Number of bytes of host memory used (Byte)
simInsts                                   8832225795                       # Number of instructions simulated (Count)
simOps                                    10974599960                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   392574                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     487798                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.ruby_system.delayHistogram::bucket_size          128                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::max_bucket         1279                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::samples    365705037                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::mean     0.426144                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::stdev     1.900984                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram |   365705035    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.delayHistogram::total    365705037                       # delay histogram for all message (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::samples   1393057662                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::mean     1.929413                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::gmean     1.641403                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::stdev     1.366762                       (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr |   659130979     47.32%     47.32% |   611987988     43.93%     91.25% |    99055733      7.11%     98.36% |    12241996      0.88%     99.24% |     4118471      0.30%     99.53% |     1970286      0.14%     99.67% |     1618553      0.12%     99.79% |     1467876      0.11%     99.89% |     1465780      0.11%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_outstandReqHistSeqr::total   1393057662                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::samples   1399911573                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::mean     6.350178                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::gmean     1.222800                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::stdev    34.450791                       (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr |  1399282223     99.96%     99.96% |      600665      0.04%    100.00% |       25777      0.00%    100.00% |        2345      0.00%    100.00% |         445      0.00%    100.00% |          97      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_latencyHistSeqr::total   1399911573                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::samples   1331358219                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::mean     1.019332                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::gmean     1.005065                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::stdev     1.685304                       (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr |  1331354093    100.00%    100.00% |        2724      0.00%    100.00% |         597      0.00%    100.00% |         768      0.00%    100.00% |          28      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_hitLatencyHistSeqr::total   1331358219                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::samples     68553354                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::mean   109.879252                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::gmean    55.113493                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::stdev   113.627441                       (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr |    67925406     99.08%     99.08% |      599300      0.87%     99.96% |       25741      0.04%    100.00% |        2345      0.00%    100.00% |         444      0.00%    100.00% |          97      0.00%    100.00% |          14      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.m_missLatencyHistSeqr::total     68553354                       (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::samples    150293576                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::mean     0.721699                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::stdev     2.426363                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0 |   150293574    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_0::total    150293576                       # delay histogram for vnet_0 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::samples    199208839                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::mean     0.237779                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::stdev     1.440906                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1 |   198866204     99.83%     99.83% |      333016      0.17%    100.00% |        9078      0.00%    100.00% |         505      0.00%    100.00% |          33      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_1::total    199208839                       # delay histogram for vnet_1 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::samples     16202622                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::mean     0.000524                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::stdev     0.032368                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2 |    16198377     99.97%     99.97% |           0      0.00%     99.97% |        4245      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.delayVCHist.vnet_2::total     16202622                       # delay histogram for vnet_2 (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Fetch     36783820      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Data      6191641      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Data     36885714      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.Memory_Ack      6615762      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_READ       141747      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.DMA_WRITE       424128      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.CleanReplacement     30588083      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.Fetch     36783820      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_READ       101894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.I.DMA_WRITE       424121      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID.Memory_Data       101894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.ID_W.Memory_Ack       424121      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.Data      6151786      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_READ        39848      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.DMA_WRITE            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M.CleanReplacement     30588083      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.IM.Memory_Data     36783820      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.Memory_Ack      6151786      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.MI.DMA_READ            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRD.Data        39848      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DRDI.Memory_Ack        39848      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWR.Data            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.Directory_Controller.M_DWRI.Memory_Ack            7      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest |      141742    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.ReadRequest::total       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest |      424128    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.WriteRequest::total       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data |      141742    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Data::total       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack |      424128    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.Ack::total       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest |      141742    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.ReadRequest::total       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest |      424128    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.READY.WriteRequest::total       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data |      141742    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_RD.Data::total       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack |      424128    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.DMA_Controller.BUSY_WR.Ack::total       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Load    605389720      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ifetch    445365579      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Store    350484791      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Inv     16202622      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.L1_Replacement     68073528      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_Exclusive     34172569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Data_all_Acks     34442129      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.Ack_all           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.WB_Ack     40788095      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Load     34128331      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Ifetch     27238490      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Store      6707211      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.NP.Inv     15383276      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Load        57227      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Ifetch       472488      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.Store        10952      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.I.L1_Replacement       278667      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Load        68418      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Ifetch    417654472      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Store           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.Inv       716729      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.S.L1_Replacement     27006502      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Load    335828893      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Store      2983490      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.Inv        66757      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.E.L1_Replacement     31122152      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Load    235290977      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Store    340781685      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.Inv        35650      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M.L1_Replacement      9665943      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Inv          199      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.L1_Replacement          252      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_Exclusive     34172569      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS.Data_all_Acks     27723767      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.L1_Replacement           12      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IM.Data_all_Acks      6718163      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SM.Ack_all           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.IS_I.Data_all_Acks          199      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Load        15874      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Ifetch          129      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Store         1428      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.Inv           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.M_I.WB_Ack     40788084      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L1Cache_Controller.SINK_WB_ACK.WB_Ack           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GET_INSTR     27715130      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETS     34188440      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_GETX      6719575      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_UPGRADE           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX     40788084      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L1_PUTX_old           22      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement      6129977      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.L2_Replacement_clean     30609894      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Data     36783820      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Mem_Ack     36779724      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data        35655      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.WB_Data_clean            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Ack_all     16166961      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.Exclusive_Unblock     40890757      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MEM_Inv        79708      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GET_INSTR     16101169      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETS     15899335      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_GETX      4783316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.NP.L1_PUTX_old           11      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GET_INSTR     11609167      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETS        12989      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_GETX            5      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L1_UPGRADE           25      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement          102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS.L2_Replacement_clean     16100102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GET_INSTR          642      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETS     18273234      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L1_GETX      1934842      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement      6116073      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.L2_Replacement_clean     14423574      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M.MEM_Inv        37455      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L1_PUTX     40788084      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement        13802      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.L2_Replacement_clean        86218      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT.MEM_Inv         2398      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GET_INSTR         3953      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETS         2882      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.L1_GETX         1412      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.Mem_Ack     36779724      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.M_I.MEM_Inv        37457      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.L1_PUTX_old            2      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.WB_Data        13844      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.Ack_all         2356      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_I.MEM_Inv         2398      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.L1_PUTX_old            9      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data        21811      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.WB_Data_clean            6      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MCT_I.Ack_all        64401      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.L1_GET_INSTR          199      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.I_I.Ack_all     16100102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.S_I.Ack_all          102      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.ISS.Mem_Data     15899335      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IS.Mem_Data     16101169      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.IM.Mem_Data      4783316      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.SS_MB.Exclusive_Unblock           30      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.L2Cache_Controller.MT_MB.Exclusive_Unblock     40890727      0.00%      0.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::samples    604891258                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::mean     6.811012                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::gmean     1.245819                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::stdev    36.299280                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr |   604622990     99.96%     99.96% |      255361      0.04%    100.00% |       11801      0.00%    100.00% |         837      0.00%    100.00% |         197      0.00%    100.00% |          58      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.latency_hist_seqr::total    604891258                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::samples    570729947                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::mean     1.001313                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::gmean     1.000910                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::stdev     0.036243                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |   569981476     99.87%     99.87% |      747835      0.13%    100.00% |         579      0.00%    100.00% |          57      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.hit_latency_hist_seqr::total    570729947                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::samples     34161311                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::mean   103.873128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::gmean    48.262664                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::stdev   115.526253                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr |    33893043     99.21%     99.21% |      255361      0.75%     99.96% |       11801      0.03%    100.00% |         837      0.00%    100.00% |         197      0.00%    100.00% |          58      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.LD.miss_latency_hist_seqr::total     34161311                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::samples    339135125                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::mean     3.469957                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::gmean     1.101789                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::stdev    23.567261                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr |   339029373     99.97%     99.97% |      102968      0.03%    100.00% |        2407      0.00%    100.00% |         350      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.latency_hist_seqr::total    339135125                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::samples    333012655                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::mean     1.041456                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::gmean     1.016678                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::stdev     2.052688                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr |   333011603    100.00%    100.00% |         568      0.00%    100.00% |         202      0.00%    100.00% |         265      0.00%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.hit_latency_hist_seqr::total    333012655                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::samples      6122470                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::mean   135.560666                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::gmean    87.334132                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::stdev   112.993838                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr |     6017202     98.28%     98.28% |      102501      1.67%     99.95% |        2390      0.04%     99.99% |         350      0.01%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.ST.miss_latency_hist_seqr::total      6122470                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::samples    444915158                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::mean     7.882981                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::gmean     1.288401                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::stdev    38.356182                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr |   444666583     99.94%     99.94% |      236087      0.05%    100.00% |       11130      0.00%    100.00% |        1106      0.00%    100.00% |         212      0.00%    100.00% |          34      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.latency_hist_seqr::total    444915158                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::samples    417231502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000008                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000005                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.002919                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   417228567    100.00%    100.00% |        2728      0.00%    100.00% |         207      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.hit_latency_hist_seqr::total    417231502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::samples     27683656                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::mean   111.619044                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::gmean    58.700721                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::stdev   110.313236                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr |    27435081     99.10%     99.10% |      236087      0.85%     99.95% |       11130      0.04%    100.00% |        1106      0.00%    100.00% |         212      0.00%    100.00% |          34      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.IFETCH.miss_latency_hist_seqr::total     27683656                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::samples      9435017                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::mean     8.092722                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::gmean     1.340961                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::stdev    40.711540                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr |     9429400     99.94%     99.94% |        5134      0.05%     99.99% |         417      0.00%    100.00% |          51      0.00%    100.00% |          12      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.latency_hist_seqr::total      9435017                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::samples      8902103                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::mean     2.237654                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.080788                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::stdev    16.175486                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr |     8899071     99.97%     99.97% |        2120      0.02%     99.99% |         392      0.00%     99.99% |         500      0.01%    100.00% |          16      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.hit_latency_hist_seqr::total      8902103                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::samples       532914                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::mean   105.899151                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    49.230142                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   121.797623                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr |      528209     99.12%     99.12% |        4242      0.80%     99.91% |         398      0.07%     99.99% |          51      0.01%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.RMW_Read.miss_latency_hist_seqr::total       532914                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       767502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    11.206923                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.380613                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    49.160555                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr |      764747     99.64%     99.64% |        1617      0.21%     99.85% |         628      0.08%     99.93% |         487      0.06%    100.00% |           9      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.latency_hist_seqr::total       767502                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       714499                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.227124                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.006380                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     6.951713                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      713827     99.91%     99.91% |         630      0.09%     99.99% |          29      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       714499                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        53003                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   145.738109                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    97.962114                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   122.078172                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       50290     94.88%     94.88% |        1581      2.98%     97.86% |         625      1.18%     99.04% |         484      0.91%     99.96% |           9      0.02%     99.97% |          13      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        53003                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       767513                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      767513    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.latency_hist_seqr::total       767513                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       767513                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      767513    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
board.cache_hierarchy.ruby_system.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       767513                       (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_buf_msgs     0.000479                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToDir.m_stall_time   183.958115                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_buf_msgs     0.003138                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.requestToMemory.m_stall_time    48.929223                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_buf_msgs     0.000953                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromDir.m_stall_time    27.243165                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_buf_msgs     0.000833                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseFromMemory.m_stall_time    27.241449                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_buf_msgs     0.000472                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.directory_controllers.responseToDir.m_stall_time   164.045733                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.mandatoryQueue.m_stall_time    27.225103                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_buf_msgs     0.000044                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.requestToDir.m_stall_time   163.350618                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers0.responseFromDir.m_stall_time   136.126788                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.dma_controllers1.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.dma_controllers1.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.fullyBusyCycles     13042807                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::samples    125605440                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::mean     0.362763                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::stdev     1.783659                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::0-15    125262813     99.73%     99.73% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::16-31       333008      0.27%     99.99% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::32-47         9078      0.01%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::48-63          505      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::64-79           33      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::80-95            3      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.delayHistogram::total    125605440                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_hits    914953463                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_misses     40903746                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Dcache.m_demand_accesses    955857209                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_hits    417654472                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_misses     27710978                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.L1Icache.m_demand_accesses    445365450                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_buf_msgs     0.018747                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_time    27.279378                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.mandatoryQueue.m_stall_count        17695                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_buf_msgs     0.002805                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestFromL1Cache.m_stall_time    54.482900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_buf_msgs     0.000208                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.requestToL1Cache.m_stall_time   136.189009                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_buf_msgs     0.000415                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseFromL1Cache.m_stall_time    54.473304                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_buf_msgs     0.001403                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.responseToL1Cache.m_stall_time   143.863532                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_buf_msgs     0.000524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l1_controllers.unblockFromL1Cache.m_stall_time    27.241449                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.fullyBusyCycles        36205                       # cycles for which number of transistions == max transitions (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::samples    240099597                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::mean     0.459301                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::stdev     1.958747                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::0-127    240099595    100.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.delayHistogram::total    240099597                       # delay_histogram (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_buf_msgs     0.000943                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.DirRequestFromL2Cache.m_stall_time    54.482900                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_buf_msgs     0.000208                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestFromL2Cache.m_stall_time    27.236652                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_buf_msgs     0.001404                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_time   182.113106                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L1RequestToL2Cache.m_stall_count         8457                       # Number of times messages were stalled (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_hits     31830904                       # Number of cache demand hits (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_misses     36783820                       # Number of cache demand misses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.L2cache.m_demand_accesses     68614724                       # Number of cache demand accesses (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_buf_msgs     0.002754                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseFromL2Cache.m_stall_time    47.305020                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_buf_msgs     0.001151                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.responseToL2Cache.m_stall_time   137.003466                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_buf_msgs     0.000524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.l2_controllers.unblockToL2Cache.m_stall_time   136.209002                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Control    210797088                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Control   1686376704                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Request_Control     32405244                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Request_Control    259241952                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Data    223463802                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Data  16089393744                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Response_Control    330507000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Response_Control   2644056000                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Data     19403208                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Data   1397030976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_count.Writeback_Control     64224300                       (Unspecified)
board.cache_hierarchy.ruby_system.network.msg_byte.Writeback_Control    513794400                       (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_buf_msgs     0.017146                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers0.m_stall_time  1545.808996                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_buf_msgs     0.002539                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers1.m_stall_time  1332.074701                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_buf_msgs     0.006409                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers2.m_stall_time   999.012519                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_buf_msgs     0.017146                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers21.m_stall_time  1092.544755                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_buf_msgs     0.002539                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers22.m_stall_time   999.070287                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_buf_msgs     0.005765                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers25.m_stall_time  1574.727813                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_buf_msgs     0.005765                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers26.m_stall_time  1339.620354                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_buf_msgs     0.011536                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers46.m_stall_time  1000.518061                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers51.m_stall_time   999.015584                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_buf_msgs     0.000089                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.int_link_buffers70.m_stall_time         2664                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.percent_links_utilized     1.439593                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Control::0     68614724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Control::0    548917792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Request_Control::2     16202622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Request_Control::2    129620976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Data::1     68614698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Data::1   4940258256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::1     56955081                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Response_Control::2     40890757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::1    455640648                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Response_Control::2    327126056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::0      9665943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Data::1        35661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::0    695947896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Data::1      2567592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_count.Writeback_Control::0     31122152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.msg_bytes.Writeback_Control::0    248977216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_buf_msgs     0.001403                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers1.m_stall_time   116.622083                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_buf_msgs     0.000208                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers2.m_stall_time   108.952358                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_buf_msgs     0.002027                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers3.m_stall_time    99.225334                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_buf_msgs     0.000208                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers4.m_stall_time    81.716072                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_buf_msgs     0.000524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.port_buffers5.m_stall_time    54.483922                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.link_utilization     5.285482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Request_Control::2     16202622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Request_Control::2    129620976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Data::1     68614698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Data::1   4940258256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_count.Response_Control::1     40788120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle00.msg_bytes.Response_Control::1    326304960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.link_utilization     1.912485                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Control::0     68614724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Control::0    548917792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::1     16166961                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Response_Control::2     40890757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::1    129335688                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Response_Control::2    327126056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::0      9665943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Data::1        35661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::0    695947896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Data::1      2567592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_count.Writeback_Control::0     31122152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle01.msg_bytes.Writeback_Control::0    248977216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers0.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.percent_links_utilized     2.209053                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Control::0    105398544                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Control::0    843188352                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Request_Control::2     16202622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Request_Control::2    129620976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Data::1    111590159                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Data::1   8034491448                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::1    124362743                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Response_Control::2     40890757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::1    994901944                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Response_Control::2    327126056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::0      9665943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Data::1        35661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::0    695947896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Data::1      2567592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_count.Writeback_Control::0     31122152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.msg_bytes.Writeback_Control::0    248977216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_buf_msgs     0.001472                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers0.m_stall_time   154.770188                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_buf_msgs     0.001156                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers1.m_stall_time   109.762017                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_buf_msgs     0.000524                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers2.m_stall_time   108.967553                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_buf_msgs     0.001695                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers4.m_stall_time    62.139185                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_buf_msgs     0.000208                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers5.m_stall_time    54.479054                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_buf_msgs     0.000805                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers8.m_stall_time   101.587853                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_buf_msgs     0.000497                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.port_buffers9.m_stall_time    82.334470                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.link_utilization     4.795298                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Control::0     68614724                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Control::0    548917792                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Data::1     36783820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Data::1   2648435040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::1     52986540                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Response_Control::2     40890757                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::1    423892320                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Response_Control::2    327126056                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::0      9665943                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Data::1        35661                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::0    695947896                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Data::1      2567592                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_count.Writeback_Control::0     31122152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle00.msg_bytes.Writeback_Control::0    248977216                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.link_utilization     5.285482                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Request_Control::2     16202622                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Request_Control::2    129620976                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Data::1     68614698                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Data::1   4940258256                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_count.Response_Control::1     40788120                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle01.msg_bytes.Response_Control::1    326304960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.link_utilization     0.964487                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Control::0     36783820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Control::0    294270560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Data::1      6191641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Data::1    445798152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_count.Response_Control::1     30588083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle02.msg_bytes.Response_Control::1    244704664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers1.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.percent_links_utilized     0.773013                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Control::0     36783820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Control::0    294270560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Data::1     43117203                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Data::1   3104438616                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Response_Control::1     67407662                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Response_Control::1    539261296                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::0       565870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_count.Writeback_Control::1       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::0      4526960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.msg_bytes.Writeback_Control::1      3393024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_buf_msgs     0.000521                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers0.m_stall_time   156.716651                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_buf_msgs     0.000472                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers1.m_stall_time   136.808739                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_buf_msgs     0.000008                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers13.m_stall_time    54.451479                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_buf_msgs     0.000950                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.port_buffers8.m_stall_time    54.607031                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.link_utilization     0.968924                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Control::0     36783820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Control::0    294270560                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Data::1      6191641                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Data::1    445798152                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Response_Control::1     30588083                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Response_Control::1    244704664                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_count.Writeback_Control::0       565870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle00.msg_bytes.Writeback_Control::0      4526960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.link_utilization     2.882813                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Data::1     36783820                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Data::1   2648435040                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_count.Response_Control::1     36819579                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle02.msg_bytes.Response_Control::1    294556632                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.link_utilization     0.013330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Response_Data::1       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Response_Data::1     10205424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_count.Writeback_Control::1       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle03.msg_bytes.Writeback_Control::1      3393024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers2.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.percent_links_utilized     0.003553                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Response_Data::1       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Response_Data::1     10205424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::0       565870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_count.Writeback_Control::1       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::0      4526960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.msg_bytes.Writeback_Control::1      3393024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers1.m_stall_time   108.901685                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_buf_msgs     0.000007                       # Average number of messages in buffer (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.port_buffers12.m_stall_time   190.575721                       # Average number of cycles messages are stalled in this MB (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.link_utilization     0.013330                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Response_Data::1       141742                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Response_Data::1     10205424                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_count.Writeback_Control::1       424128                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle00.msg_bytes.Writeback_Control::1      3393024                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.link_utilization     0.004437                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_count.Writeback_Control::0       565870                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle03.msg_bytes.Writeback_Control::0      4526960                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers3.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.percent_links_utilized            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.network.routers4.throttle00.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle01.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle02.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle03.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.network.routers4.throttle04.link_utilization            0                       (Unspecified)
board.cache_hierarchy.ruby_system.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.ruby_system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.clk_domain.clock                            333                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                  24009                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                 24009                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                 46078                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                46078                       # Transaction distribution (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port         8116                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.pc.south_bridge.io_apic.int_request::total         8116                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio       108836                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio        13838                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port         9384                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total       132058                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                    140174                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        16232                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.pc.south_bridge.io_apic.int_request::total        16232                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.south_bridge.ide.pio        61516                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.pc.com_1.pio         6919                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::board.cache_hierarchy.ruby_system.l1_controllers.sequencer.pio-response-port        18768                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.cache_hierarchy.ruby_system.l1_controllers.sequencer.mem-request-port::total        87203                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                     103435                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer15.occupancy              6820490                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer15.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer2.occupancy              29939364                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer2.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.reqLayer9.occupancy               2916081                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer9.utilization                 0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy              1938504                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer2.occupancy             49176671                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer2.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl.avgPriority_cache_hierarchy.ruby_system.directory_controllers::samples  43354031.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.003873025394                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds       401706                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds       401706                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState       76938571                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState       6211408                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs               36855113                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs               6607698                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts             36855113                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts             6607698                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ            107477                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             1303                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.43                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.75                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                48316                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry               311725                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::6         36855113                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::6         6607698                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0           24564748                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1            9149120                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2            2347968                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3             433633                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4             102899                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5              33170                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6              13140                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7               7589                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8               5081                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9               2443                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10              2084                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11              2037                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12              1993                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13              2056                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14              2156                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15              2134                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16              1905                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17              1750                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18              1715                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19              1714                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20              1712                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21              1692                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22              1672                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23              1668                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24              1660                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25              1644                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26              1765                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27              1651                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28              1618                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29              1615                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30              1645                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31             49959                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15              2101                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16              2688                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17            338425                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18            379921                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19            387745                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20            388816                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21            388352                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22            387492                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23            386920                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24            386688                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25            386945                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26            388192                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27            390536                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28            390386                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29            393510                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30            393097                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31            392038                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32            392586                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33              4875                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34              3544                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35              3402                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36              3394                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37              3394                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38              3456                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39              3675                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40              3835                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41              3520                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42              3492                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43              3528                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44              3643                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45              3829                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46              4103                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47              3775                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48              3605                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49              3642                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50              3500                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51              3495                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52              3518                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53              3715                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54              3816                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55              3479                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56              3483                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57              3527                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58              3579                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59              3736                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60              3958                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61              4126                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62              4500                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63            318813                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples       401706                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean    91.478945                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   277.427154                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-2047       401508     99.95%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::2048-4095           66      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::4096-6143           29      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::6144-8191           21      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::8192-10239           14      0.00%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::10240-12287           11      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::12288-14335           12      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::14336-16383            5      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::16384-18431           10      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::18432-20479            8      0.00%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::20480-22527           13      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::22528-24575            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::24576-26623            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::26624-28671            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::30720-32767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::32768-34815            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total       401706                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples       401706                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    16.445843                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    16.238497                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     4.249854                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16-23       396690     98.75%     98.75% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::24-31         1024      0.25%     99.01% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::32-39          834      0.21%     99.21% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::40-47          134      0.03%     99.25% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::48-55          841      0.21%     99.46% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::56-63          140      0.03%     99.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::64-71         1809      0.45%     99.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::72-79           73      0.02%     99.96% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::80-87           71      0.02%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::88-95           56      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::96-103           13      0.00%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::104-111            2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::112-119            7      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::128-135            6      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::144-151            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::192-199            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::216-223            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::256-263            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total       401706                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ            6878528                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys         2358727232                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys       422892672                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         1111059882.97683716                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         199200262.02677172                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap             2122952491431                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 48845.26                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::cache_hierarchy.ruby_system.directory_controllers   2351848704                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::cache_hierarchy.ruby_system.directory_controllers    422809216                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::cache_hierarchy.ruby_system.directory_controllers 1107819806.544492483139                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::cache_hierarchy.ruby_system.directory_controllers 199160950.735353291035                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::cache_hierarchy.ruby_system.directory_controllers     36855113                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::cache_hierarchy.ruby_system.directory_controllers      6607698                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::cache_hierarchy.ruby_system.directory_controllers 1313589838302                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::cache_hierarchy.ruby_system.directory_controllers 52310428910715                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::cache_hierarchy.ruby_system.directory_controllers     35642.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::cache_hierarchy.ruby_system.directory_controllers   7916588.94                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::cache_hierarchy.ruby_system.directory_controllers   2358727232                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total   2358727232                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::cache_hierarchy.ruby_system.directory_controllers    422892672                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total    422892672                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::cache_hierarchy.ruby_system.directory_controllers     36855113                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total     36855113                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::cache_hierarchy.ruby_system.directory_controllers      6607698                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total      6607698                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::cache_hierarchy.ruby_system.directory_controllers   1111059883                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total   1111059883                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::cache_hierarchy.ruby_system.directory_controllers    199200262                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total    199200262                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::cache_hierarchy.ruby_system.directory_controllers   1310260145                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total   1310260145                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts        36747636                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts        6606394                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0      2299278                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1      2573455                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2      2428005                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3      2388054                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4      2174282                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5      2493268                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6      2475493                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7      2665881                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8      2038640                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9      1912296                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10      2112199                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11      2228417                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12      2452458                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13      2170942                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14      2266767                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15      2068201                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0       344113                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1       448017                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2       471154                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3       481943                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4       489820                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5       358296                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6       331443                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7       357071                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8       386024                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9       346148                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10       368501                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11       496466                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12       500571                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13       361188                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14       522086                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15       343553                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat       624571663302                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat     183738180000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat  1313589838302                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           16996.24                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      35746.24                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits       21704856                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits       3643818                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        59.06                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        55.16                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples     18005351                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   154.101759                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   105.660509                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   193.055286                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127     10751549     59.71%     59.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255      4479633     24.88%     84.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383      1145631      6.36%     90.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511       503830      2.80%     93.75% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639       302414      1.68%     95.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767       179143      0.99%     96.43% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895       115955      0.64%     97.07% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023        84415      0.47%     97.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151       442781      2.46%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total     18005351                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead       2351848704                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten     422809216                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW        1107.819807                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW         199.160951                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil              10.21                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           8.65                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          1.56                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          58.47                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy  65283633240                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy  34699054995                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy 139213706520                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy  17131366620                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 167584054560.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy 912034412040                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy  47186179680                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy 1383132407655                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   651.513626                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE 114474193643                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF  70890040000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT 1937591907136                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy  63274744260                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy  33631293795                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy 123164914320                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy  17354093580                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 167584054560.000031                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy 905084559930                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy  53039538720                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy 1363133199165                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   642.093156                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE 129640693251                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF  70890040000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT 1922425897038                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages         2166                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes      8871936                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs         2166                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages         6624                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes     27131904                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs         6624                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.cores0.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores0.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores0.core.committedInsts            0                       # Number of instructions committed (Count)
board.processor.cores0.core.numVMExits              0                       # total number of KVM exits (Count)
board.processor.cores0.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.cores0.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.cores0.core.numMMIO                 0                       # number of VM exits due to memory mapped IO (Count)
board.processor.cores0.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.cores0.core.numIO                   0                       # number of VM exits due to legacy IO (Count)
board.processor.cores0.core.numHalt                 0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.cores0.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.cores0.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.cores0.core.interrupts.clk_domain.clock         5328                       # Clock period in ticks (Tick)
board.processor.cores0.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.cores0.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores0.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.cores0.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.power_state.pwrStateResidencyTicks::OFF 2124967550688                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores0.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.cores0.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.cores0.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores1.core.numCycles      6375232285                       # Number of cpu cycles simulated (Cycle)
board.processor.cores1.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores1.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores1.core.instsAdded     5532718261                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores1.core.nonSpecInstsAdded      6292741                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores1.core.instsIssued    5267168893                       # Number of instructions issued (Count)
board.processor.cores1.core.squashedInstsIssued      8400961                       # Number of squashed instructions issued (Count)
board.processor.cores1.core.squashedInstsExamined    986956532                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores1.core.squashedOperandsExamined   1204186399                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores1.core.squashedNonSpecRemoved      2250817                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores1.core.numIssuedDist::samples   4682106318                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::mean     1.124957                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::stdev     1.966782                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::0   3171799182     67.74%     67.74% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::1    279031996      5.96%     73.70% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::2    278428403      5.95%     79.65% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::3    252493187      5.39%     85.04% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::4    268114900      5.73%     90.77% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::5    163437905      3.49%     94.26% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::6    143206156      3.06%     97.32% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::7     79842243      1.71%     99.02% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::8     45752346      0.98%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.numIssuedDist::total   4682106318                       # Number of insts issued each cycle (Count)
board.processor.cores1.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntAlu     51254817     60.24%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntMult            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IntDiv            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatAdd            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCmp            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatCvt          139      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMult            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMultAcc            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatDiv            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMisc            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatSqrt            0      0.00%     60.24% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAdd         8040      0.01%     60.25% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAddAcc            0      0.00%     60.25% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAlu     10108986     11.88%     72.13% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCmp         1810      0.00%     72.13% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdCvt       319582      0.38%     72.51% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMisc      2480781      2.92%     75.42% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMult            0      0.00%     75.42% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdMultAcc            0      0.00%     75.42% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShift       627666      0.74%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShiftAcc            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdDiv            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSqrt            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAdd         2077      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatAlu            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCmp            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatCvt            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatDiv            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMisc            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMult           16      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatMultAcc            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatSqrt            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAdd            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceAlu            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdReduceCmp            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAes            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdAesMix            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha1Hash2            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdSha256Hash2            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma2            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdShaSigma3            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::SimdPredAlu            0      0.00%     76.16% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemRead      5628850      6.62%     82.78% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::MemWrite      6639092      7.80%     90.58% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemRead      6323519      7.43%     98.01% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::FloatMemWrite      1690682      1.99%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores1.core.statIssuedInstType_0::No_OpClass     24166568      0.46%      0.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntAlu   3923620926     74.49%     74.95% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntMult      3009925      0.06%     75.01% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IntDiv      2142844      0.04%     75.05% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatAdd      3937469      0.07%     75.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCmp            0      0.00%     75.12% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatCvt       112561      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMult            3      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatDiv            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMisc            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatSqrt            0      0.00%     75.13% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAdd      1450522      0.03%     75.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAlu     56197132      1.07%     76.22% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCmp       461276      0.01%     76.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdCvt     19578568      0.37%     76.60% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMisc     42711467      0.81%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMult            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.41% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShift      1982970      0.04%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdDiv            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSqrt            0      0.00%     77.45% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAdd       341238      0.01%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCmp        12665      0.00%     77.46% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatCvt       534429      0.01%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatDiv        61478      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMult       217820      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatSqrt          554      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAes            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdAesMix            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.47% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemRead    720201556     13.67%     91.14% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::MemWrite    388124197      7.37%     98.51% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemRead     51049419      0.97%     99.48% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::FloatMemWrite     27253306      0.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.statIssuedInstType_0::total   5267168893                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores1.core.issueRate        0.826192                       # Inst issue rate ((Count/Cycle))
board.processor.cores1.core.fuBusy           85086057                       # FU busy when requested (Count)
board.processor.cores1.core.fuBusyRate       0.016154                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores1.core.intInstQueueReads  14838683631                       # Number of integer instruction queue reads (Count)
board.processor.cores1.core.intInstQueueWrites   6229400031                       # Number of integer instruction queue writes (Count)
board.processor.cores1.core.intInstQueueWakeupAccesses   4952348125                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores1.core.fpInstQueueReads    471247492                       # Number of floating instruction queue reads (Count)
board.processor.cores1.core.fpInstQueueWrites    297434439                       # Number of floating instruction queue writes (Count)
board.processor.cores1.core.fpInstQueueWakeupAccesses    218119416                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores1.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.cores1.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.cores1.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores1.core.intAluAccesses   5081923110                       # Number of integer alu accesses (Count)
board.processor.cores1.core.fpAluAccesses    246165272                       # Number of floating point alu accesses (Count)
board.processor.cores1.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores1.core.numInsts       5207131581                       # Number of executed instructions (Count)
board.processor.cores1.core.numLoadInsts    745774107                       # Number of load instructions executed (Count)
board.processor.cores1.core.numSquashedInsts     41703637                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores1.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.cores1.core.numNop                  0                       # Number of nop insts executed (Count)
board.processor.cores1.core.numRefs        1152657902                       # Number of memory reference insts executed (Count)
board.processor.cores1.core.numBranches     495103309                       # Number of branches executed (Count)
board.processor.cores1.core.numStoreInsts    406883795                       # Number of stores executed (Count)
board.processor.cores1.core.numRate          0.816775                       # Inst execution rate ((Count/Cycle))
board.processor.cores1.core.timesIdled       14175593                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores1.core.idleCycles     1693125967                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores1.core.committedInsts   2411843007                       # Number of Instructions Simulated (Count)
board.processor.cores1.core.committedOps   4552054476                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores1.core.cpi              2.643303                       # CPI: Cycles Per Instruction ((Cycle/Count))
board.processor.cores1.core.totalCpi         2.643303                       # CPI: Total CPI of All Threads ((Cycle/Count))
board.processor.cores1.core.ipc              0.378315                       # IPC: Instructions Per Cycle ((Count/Cycle))
board.processor.cores1.core.totalIpc         0.378315                       # IPC: Total IPC of All Threads ((Count/Cycle))
board.processor.cores1.core.intRegfileReads   8202532942                       # Number of integer regfile reads (Count)
board.processor.cores1.core.intRegfileWrites   4091516087                       # Number of integer regfile writes (Count)
board.processor.cores1.core.fpRegfileReads    324590827                       # Number of floating regfile reads (Count)
board.processor.cores1.core.fpRegfileWrites    176140439                       # Number of floating regfile writes (Count)
board.processor.cores1.core.ccRegfileReads   2643478800                       # number of cc regfile reads (Count)
board.processor.cores1.core.ccRegfileWrites   1673024242                       # number of cc regfile writes (Count)
board.processor.cores1.core.miscRegfileReads   2128660926                       # number of misc regfile reads (Count)
board.processor.cores1.core.miscRegfileWrites      1637392                       # number of misc regfile writes (Count)
board.processor.cores1.core.MemDepUnit__0.insertedLoads    793443303                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.insertedStores    439670822                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingLoads     60679032                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__0.conflictingStores     58678774                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores1.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores1.core.branchPred.lookups    613675953                       # Number of BP lookups (Count)
board.processor.cores1.core.branchPred.condPredicted    401275717                       # Number of conditional branches predicted (Count)
board.processor.cores1.core.branchPred.condIncorrect     37828149                       # Number of conditional branches incorrect (Count)
board.processor.cores1.core.branchPred.BTBLookups    318758308                       # Number of BTB lookups (Count)
board.processor.cores1.core.branchPred.BTBHits    280972124                       # Number of BTB hits (Count)
board.processor.cores1.core.branchPred.BTBHitRatio     0.881458                       # BTB Hit Ratio (Ratio)
board.processor.cores1.core.branchPred.RASUsed     71746883                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores1.core.branchPred.RASIncorrect      1190580                       # Number of incorrect RAS predictions. (Count)
board.processor.cores1.core.branchPred.indirectLookups     27440664                       # Number of indirect predictor lookups. (Count)
board.processor.cores1.core.branchPred.indirectHits     15711072                       # Number of indirect target hits. (Count)
board.processor.cores1.core.branchPred.indirectMisses     11729592                       # Number of indirect misses. (Count)
board.processor.cores1.core.branchPred.indirectMispredicted      3714280                       # Number of mispredicted indirect branches. (Count)
board.processor.cores1.core.commit.commitSquashedInsts    969046040                       # The number of squashed insts skipped by commit (Count)
board.processor.cores1.core.commit.commitNonSpecStalls      4041924                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores1.core.commit.branchMispredicts     29658365                       # The number of times a branch was mispredicted (Count)
board.processor.cores1.core.commit.numCommittedDist::samples   4536359486                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::mean     1.003460                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::stdev     2.198335                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::0   3385649639     74.63%     74.63% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::1    284713029      6.28%     80.91% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::2    184935162      4.08%     84.99% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::3    165789698      3.65%     88.64% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::4    123850766      2.73%     91.37% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::5     47438884      1.05%     92.42% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::6     28427075      0.63%     93.04% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::7     27499769      0.61%     93.65% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::8    288055464      6.35%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.numCommittedDist::total   4536359486                       # Number of insts commited each cycle (Count)
board.processor.cores1.core.commit.instsCommitted   2411843007                       # Number of instructions committed (Count)
board.processor.cores1.core.commit.opsCommitted   4552054476                       # Number of ops (including micro ops) committed (Count)
board.processor.cores1.core.commit.memRefs    984309683                       # Number of memory references committed (Count)
board.processor.cores1.core.commit.loads    641403430                       # Number of loads committed (Count)
board.processor.cores1.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.cores1.core.commit.membars      1658278                       # Number of memory barriers committed (Count)
board.processor.cores1.core.commit.branches    446409519                       # Number of branches committed (Count)
board.processor.cores1.core.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
board.processor.cores1.core.commit.floating    177488341                       # Number of committed floating point instructions. (Count)
board.processor.cores1.core.commit.integer   4406720241                       # Number of committed integer instructions. (Count)
board.processor.cores1.core.commit.functionCalls     54981415                       # Number of function calls committed. (Count)
board.processor.cores1.core.commit.committedInstType_0::No_OpClass      5928825      0.13%      0.13% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntAlu   3437115762     75.51%     75.64% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntMult      2879121      0.06%     75.70% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IntDiv      1960209      0.04%     75.74% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatAdd      3357388      0.07%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCmp            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatCvt       106720      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMult            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatDiv            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMisc            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatSqrt            0      0.00%     75.82% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAdd      1310020      0.03%     75.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.85% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAlu     54226157      1.19%     77.04% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCmp       440876      0.01%     77.05% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdCvt     18275582      0.40%     77.45% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMisc     39316022      0.86%     78.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMult            0      0.00%     78.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     78.31% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShift      1835766      0.04%     78.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     78.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdDiv            0      0.00%     78.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSqrt            0      0.00%     78.35% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAdd       297070      0.01%     78.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCmp        12510      0.00%     78.36% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatCvt       446807      0.01%     78.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatDiv        49668      0.00%     78.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.37% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMult       185881      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatSqrt          409      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAes            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdAesMix            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.38% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemRead    612465477     13.45%     91.83% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::MemWrite    332356779      7.30%     99.13% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemRead     28937953      0.64%     99.77% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::FloatMemWrite     10549474      0.23%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores1.core.commit.committedInstType_0::total   4552054476                       # Class of committed instruction (Count)
board.processor.cores1.core.commit.commitEligibleSamples    288055464                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores1.core.decode.idleCycles   1088684008                       # Number of cycles decode is idle (Cycle)
board.processor.cores1.core.decode.blockedCycles   2668919254                       # Number of cycles decode is blocked (Cycle)
board.processor.cores1.core.decode.runCycles    762155469                       # Number of cycles decode is running (Cycle)
board.processor.cores1.core.decode.unblockCycles    130814004                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores1.core.decode.squashCycles     31533583                       # Number of cycles decode is squashing (Cycle)
board.processor.cores1.core.decode.branchResolved    274583658                       # Number of times decode resolved a branch (Count)
board.processor.cores1.core.decode.branchMispred     12469077                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores1.core.decode.decodedInsts   5775335371                       # Number of instructions handled by decode (Count)
board.processor.cores1.core.decode.squashedInsts     62247778                       # Number of squashed instructions handled by decode (Count)
board.processor.cores1.core.fetch.icacheStallCycles   1121817425                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
board.processor.cores1.core.fetch.insts    3197661139                       # Number of instructions fetch has processed (Count)
board.processor.cores1.core.fetch.branches    613675953                       # Number of branches that fetch encountered (Count)
board.processor.cores1.core.fetch.predictedBranches    368430079                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores1.core.fetch.cycles   3408125627                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores1.core.fetch.squashCycles     87699554                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores1.core.fetch.tlbCycles     69856266                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.cores1.core.fetch.miscStallCycles      1960396                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.cores1.core.fetch.pendingTrapStallCycles     33689709                       # Number of stall cycles due to pending traps (Cycle)
board.processor.cores1.core.fetch.pendingQuiesceStallCycles          176                       # Number of stall cycles due to pending quiesce instructions (Cycle)
board.processor.cores1.core.fetch.icacheWaitRetryStallCycles      2806942                       # Number of stall cycles due to full MSHR (Cycle)
board.processor.cores1.core.fetch.cacheLines    449171136                       # Number of cache lines fetched (Count)
board.processor.cores1.core.fetch.icacheSquashes     16367258                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores1.core.fetch.tlbSquashes       854353                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.cores1.core.fetch.nisnDist::samples   4682106318                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::mean     1.312560                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::stdev     2.733504                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::0   3670275220     78.39%     78.39% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::1     60996057      1.30%     79.69% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::2     59912983      1.28%     80.97% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::3     61224870      1.31%     82.28% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::4    113186430      2.42%     84.70% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::5     79840679      1.71%     86.40% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::6     54823139      1.17%     87.57% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::7     54614369      1.17%     88.74% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::8    527232571     11.26%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.nisnDist::total   4682106318                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores1.core.fetch.branchRate     0.096259                       # Number of branch fetches per cycle (Ratio)
board.processor.cores1.core.fetch.rate       0.501576                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores1.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores1.core.iew.squashCycles     31533583                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores1.core.iew.blockCycles   1012856888                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores1.core.iew.unblockCycles    279263551                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores1.core.iew.dispatchedInsts   5539011002                       # Number of instructions dispatched to IQ (Count)
board.processor.cores1.core.iew.dispSquashedInsts      3054677                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores1.core.iew.dispLoadInsts    793443303                       # Number of dispatched load instructions (Count)
board.processor.cores1.core.iew.dispStoreInsts    439670822                       # Number of dispatched store instructions (Count)
board.processor.cores1.core.iew.dispNonSpecInsts      3255379                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores1.core.iew.iqFullEvents      5598716                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.lsqFullEvents    269027682                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores1.core.iew.memOrderViolationEvents       902928                       # Number of memory order violations (Count)
board.processor.cores1.core.iew.predictedTakenIncorrect      8801274                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores1.core.iew.predictedNotTakenIncorrect     24607941                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores1.core.iew.branchMispredicts     33409215                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores1.core.iew.instsToCommit   5192537225                       # Cumulative count of insts sent to commit (Count)
board.processor.cores1.core.iew.writebackCount   5170467541                       # Cumulative count of insts written-back (Count)
board.processor.cores1.core.iew.producerInst   3762509010                       # Number of instructions producing a value (Count)
board.processor.cores1.core.iew.consumerInst   6686810236                       # Number of instructions consuming a value (Count)
board.processor.cores1.core.iew.wbRate       0.811024                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores1.core.iew.wbFanout     0.562676                       # Average fanout of values written-back ((Count/Count))
board.processor.cores1.core.lsq0.forwLoads    116078967                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores1.core.lsq0.squashedLoads    152039874                       # Number of loads squashed (Count)
board.processor.cores1.core.lsq0.ignoredResponses       555452                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores1.core.lsq0.memOrderViolation       902928                       # Number of memory ordering violations (Count)
board.processor.cores1.core.lsq0.squashedStores     96764569                       # Number of stores squashed (Count)
board.processor.cores1.core.lsq0.rescheduledLoads       353646                       # Number of loads that were rescheduled (Count)
board.processor.cores1.core.lsq0.blockedByCache       634624                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores1.core.lsq0.loadToUse::samples    640877060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::mean    11.775477                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::stdev    49.244606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::0-9    598584727     93.40%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::10-19     12639549      1.97%     95.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::20-29      2363950      0.37%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::30-39      1102149      0.17%     95.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::40-49       651757      0.10%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::50-59       338749      0.05%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::60-69       195386      0.03%     96.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::70-79       103720      0.02%     96.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::80-89        96144      0.02%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::90-99       145245      0.02%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::100-109       184482      0.03%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::110-119       237113      0.04%     96.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::120-129       367261      0.06%     96.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::130-139      3298436      0.51%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::140-149      5183647      0.81%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::150-159      1236739      0.19%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::160-169       734282      0.11%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::170-179       392762      0.06%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::180-189      1084867      0.17%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::190-199       533382      0.08%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::200-209       611734      0.10%     98.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::210-219       431305      0.07%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::220-229      2276826      0.36%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::230-239      1626567      0.25%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::240-249      2015335      0.31%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::250-259       629020      0.10%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::260-269       429867      0.07%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::270-279       178472      0.03%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::280-289        88883      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::290-299        50369      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::overflows      3064335      0.48%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::max_value         6171                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.lsq0.loadToUse::total    640877060                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores1.core.mmu.dtb.rdAccesses    761919109                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrAccesses    409945806                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.dtb.rdMisses     15333689                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.dtb.wrMisses      3099247                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrAccesses    457336229                       # TLB accesses on write requests (Count)
board.processor.cores1.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.cores1.core.mmu.itb.wrMisses      6449123                       # TLB misses on write requests (Count)
board.processor.cores1.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.power_state.pwrStateResidencyTicks::OFF 25975643406949                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores1.core.rename.squashCycles     31533583                       # Number of cycles rename is squashing (Cycle)
board.processor.cores1.core.rename.idleCycles   1154947983                       # Number of cycles rename is idle (Cycle)
board.processor.cores1.core.rename.blockCycles   1755783885                       # Number of cycles rename is blocking (Cycle)
board.processor.cores1.core.rename.serializeStallCycles    139061423                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores1.core.rename.runCycles    818485444                       # Number of cycles rename is running (Cycle)
board.processor.cores1.core.rename.unblockCycles    782294000                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores1.core.rename.renamedInsts   5675713897                       # Number of instructions processed by rename (Count)
board.processor.cores1.core.rename.ROBFullEvents     20985609                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores1.core.rename.IQFullEvents    219885593                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores1.core.rename.LQFullEvents    132955645                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores1.core.rename.SQFullEvents    431239246                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores1.core.rename.fullRegistersEvents          679                       # Number of times there has been no free registers (Count)
board.processor.cores1.core.rename.renamedOperands   6488650020                       # Number of destination operands rename has renamed (Count)
board.processor.cores1.core.rename.lookups  14757025456                       # Number of register rename lookups that rename has made (Count)
board.processor.cores1.core.rename.intLookups   9055329621                       # Number of integer rename lookups (Count)
board.processor.cores1.core.rename.fpLookups    353181573                       # Number of floating rename lookups (Count)
board.processor.cores1.core.rename.committedMaps   5314011487                       # Number of HB maps that are committed (Count)
board.processor.cores1.core.rename.undoneMaps   1174638539                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores1.core.rename.serializing      2676598                       # count of serializing insts renamed (Count)
board.processor.cores1.core.rename.tempSerializing      2660268                       # count of temporary serializing insts renamed (Count)
board.processor.cores1.core.rename.skidInsts    671776223                       # count of insts added to the skid buffer (Count)
board.processor.cores1.core.rob.reads      9757617192                       # The number of ROB reads (Count)
board.processor.cores1.core.rob.writes    11188713776                       # The number of ROB writes (Count)
board.processor.cores1.core.thread_0.numInsts   2411843007                       # Number of Instructions committed (Count)
board.processor.cores1.core.thread_0.numOps   4552054476                       # Number of Ops committed (Count)
board.processor.cores1.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
