R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
T2 <= 80 05 00 00 
T2 <= 80 06 00 00 
T2 <= 80 18 00 00 
T2 <= 80 1A 00 00 
T2 <= 80 1E 00 00 
T2 <= 80 1F 00 00 
T2 <= 80 1D 00 00 
T2 <= 80 23 00 00 
T2 <= 80 24 00 00 
T2 <= 80 25 00 00 
T2 <= 80 2A 00 00 
T2 <= 80 2C 00 00 
T2 <= 80 2D 00 00 
T2 <= 80 2E 00 00 
T2 <= 80 2F 00 00 
T2 <= 80 30 00 00 
T2 <= 80 31 00 00 
T2 <= 80 36 00 00 
T2 <= 80 05 00 10 
T2 <= 80 06 00 10 
T2 <= 80 18 FF 07 
T2 <= 80 1A FF 07 
T2 <= 80 1E FF 07 
T2 <= 80 1F FF 01 
T2 <= 80 1D FF 01 
T2 <= 80 23 FF 01 
T2 <= 80 24 FF 01 
T2 <= 80 25 FF 01 
T2 <= 80 2A 00 00 
T2 <= 80 2C FF 01 
T2 <= 80 2D FF 01 
T2 <= 80 2E FF 01 
T2 <= 80 2F FF 01 
T2 <= 80 30 FF 01 
T2 <= 80 31 FF 01 
T2 <= 80 36 00 00 
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
R2 => E0 00 00 00 Ping1
T2 <= E0 00 00 F0 Ping2
