# RISC-V-IMP-321-pipelined-processor
A simple simulation and  implementation of a RISC V pipelined processor that handles R, I, S, B, U and J type instructions with a forwarding unit and a hazar unit for accurate flow of data 
