{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736428190887 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736428190887 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FFT_256 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FFT_256\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736428190918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736428190950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736428190950 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736428191133 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736428191161 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736428191341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736428191341 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736428191341 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736428191341 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736428191361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736428191361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736428191361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736428191361 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736428191361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736428191361 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736428191366 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1736428191420 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "684 " "The Timing Analyzer is analyzing 684 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1736428192182 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1736428192186 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4\|Re_o1\[20\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " "Latch MODIFY_FFT:MODIFY_FFT\|final_RADIX:RADIX4\|Re_o1\[20\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1736428192205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1736428192205 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM4|en_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Re_o1\[20\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX3\|Re_o1\[20\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1736428192205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1736428192205 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM3|en_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " "Node: MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[23\] MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX2\|Re_o1\[23\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1736428192205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1736428192205 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM2:RAM2|en_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " "Node: MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[12\] MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " "Latch MODIFY_FFT:MODIFY_FFT\|RADIX:RADIX\|Im_o1\[12\] is being clocked by MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1736428192205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1736428192205 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM1|en_o"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736428192235 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1736428192235 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1736428192235 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736428192236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736428192236 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          CLK " "  10.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1736428192236 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1736428192236 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o" {  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " "Destination node MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM2\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM3\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM:RAM1\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o  " "Automatically promoted node MODIFY_FFT:MODIFY_FFT\|RAM2:RAM4\|en_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../RAM2.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/RAM2.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 1481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node RST_N~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_out\[7\]~0" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 5198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[21\]~16 " "Destination node PROCESS_O_DATA:PROCESS_O_DATA\|data_im_i\[21\]~16" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/PROCESS_O_DATA.v" 156 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 5260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[1\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[3\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[3\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[2\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL3:CONTROL3\|adr_ptr2_o\[0\]" {  } { { "../CONTROL3.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL3.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[1\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[1\]" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[3\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[3\]" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[0\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[0\]" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[2\] " "Destination node MODIFY_FFT:MODIFY_FFT\|CONTROL4:CONTROL4\|adr_ptr2_o\[2\]" {  } { { "../CONTROL4.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/CONTROL4.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736428192443 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1736428192443 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736428192443 ""}  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_DSPA_256_PTR/top_module.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 0 { 0 ""} 0 11478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736428192443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736428192856 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736428192859 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736428192859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736428192859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736428192859 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736428192872 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736428192966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Embedded multiplier block " "Packed 2 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1736428192981 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1736428192981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736428192981 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736428193103 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736428193123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736428193727 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736428194267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736428194345 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736428195424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736428195424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736428195927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736428197100 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736428197100 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736428197448 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1736428197448 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736428197448 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736428197453 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736428197622 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736428197638 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736428198098 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736428198098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736428198602 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736428199206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.fit.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_DSPA_256_PTR/Quartus/output_files/FFT_256.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736428199651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5559 " "Peak virtual memory: 5559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736428200279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 09 16:10:00 2025 " "Processing ended: Thu Jan 09 16:10:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736428200279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736428200279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736428200279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736428200279 ""}
