// Generated by CIRCT unknown git version
module factory(	// file.cleaned.mlir:2:3
  input  [20:0] bridge_0_address,	// file.cleaned.mlir:2:25
  input  [3:0]  bridge_0_byte_enable,	// file.cleaned.mlir:2:53
  input         bridge_0_read,	// file.cleaned.mlir:2:84
                bridge_0_write,	// file.cleaned.mlir:2:108
  input  [31:0] bridge_0_write_data,	// file.cleaned.mlir:2:133
  input         clk_clk,	// file.cleaned.mlir:2:164
                extfifo_of_wrfull,	// file.cleaned.mlir:2:182
  input  [31:0] extfifo_if_d,	// file.cleaned.mlir:2:210
  input         extfifo_if_rdempty,	// file.cleaned.mlir:2:234
                reset_reset_n,	// file.cleaned.mlir:2:263
  inout         scl_export,	// file.cleaned.mlir:2:290
                sda_export,	// file.cleaned.mlir:2:314
  output        bridge_0_acknowledge,	// file.cleaned.mlir:2:336
  output [31:0] bridge_0_read_data,	// file.cleaned.mlir:2:367
                extfifo_of_d,	// file.cleaned.mlir:2:397
  output        extfifo_of_wr,	// file.cleaned.mlir:2:421
                extfifo_if_rd,	// file.cleaned.mlir:2:445
                extfifo_fifo_rst,	// file.cleaned.mlir:2:469
  output [7:0]  pio_0_export	// file.cleaned.mlir:2:496
);

  assign bridge_0_acknowledge = 1'h0;	// file.cleaned.mlir:3:14, :6:5
  assign bridge_0_read_data = 32'h0;	// file.cleaned.mlir:4:15, :6:5
  assign extfifo_of_d = 32'h0;	// file.cleaned.mlir:4:15, :6:5
  assign extfifo_of_wr = 1'h0;	// file.cleaned.mlir:3:14, :6:5
  assign extfifo_if_rd = 1'h0;	// file.cleaned.mlir:3:14, :6:5
  assign extfifo_fifo_rst = 1'h0;	// file.cleaned.mlir:3:14, :6:5
  assign pio_0_export = 8'h0;	// file.cleaned.mlir:5:14, :6:5
endmodule

