
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.378874                       # Number of seconds simulated
sim_ticks                                378874454000                       # Number of ticks simulated
final_tick                               1011813398500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 171526                       # Simulator instruction rate (inst/s)
host_op_rate                                   184015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               32493443                       # Simulator tick rate (ticks/s)
host_mem_usage                                2250888                       # Number of bytes of host memory used
host_seconds                                 11660.03                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2145623354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher     30394176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        98496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     15295488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45788160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        98496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38372800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38372800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher       474909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       238992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              715440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        599575                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             599575                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher      80222289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst       259970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     40370861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             120853120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       259970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           259970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       101281043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101281043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       101281043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     80222289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       259970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     40370861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222134164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      715440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     599575                       # Number of write requests accepted
system.mem_ctrls.readBursts                    715440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   599575                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               45763456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38371200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45788160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38372800                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    386                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             43723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             44340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             45028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             45283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             45598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            45630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            45056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            45094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            45035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             37554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            36926                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  378808815500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                715440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               599575                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  313893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  155668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   56331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   43724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   32764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   27925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   22619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   19249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   21419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  40961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  44236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  46046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       506139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.228360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.554905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.619942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       267890     52.93%     52.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       142884     28.23%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        40756      8.05%     89.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19398      3.83%     93.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14909      2.95%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4688      0.93%     96.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2679      0.53%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2426      0.48%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10509      2.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       506139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35883                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.927375                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.947055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          10476     29.19%     29.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         21680     60.42%     89.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2714      7.56%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           641      1.79%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           214      0.60%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            80      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           29      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            8      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35883                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.708469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.622681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.950371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            28616     79.75%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              310      0.86%     80.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3605     10.05%     90.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1385      3.86%     94.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              605      1.69%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              369      1.03%     97.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              221      0.62%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              189      0.53%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              129      0.36%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              100      0.28%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               67      0.19%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               61      0.17%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               49      0.14%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               44      0.12%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               36      0.10%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               17      0.05%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               12      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               16      0.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                9      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                7      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                6      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35883                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  51199310549                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             64606573049                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3575270000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     71602.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                90352.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       120.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    120.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   567749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  240716                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                40.15                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     288064.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    61.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1780180500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                946188375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2525996340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1556896320                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         15129363600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          17451797730                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            662087520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     38521125540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     18496731360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      50946634260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           148023977715                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            390.693996                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         338630919316                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    851938027                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6416346000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 206218549500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  48168500954                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   32741325907                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  84477793612                       # Time in different power states
system.mem_ctrls_1.actEnergy               1833651960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                974609130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2579489220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1572754680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14991684240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          17487538440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            645257760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     38565594660                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18038673600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      51148930935                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           147844341855                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            390.219875                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         338599167668                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    821845031                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6357374000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 207281146000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  46975594935                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32862992801                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  84575501233                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1709450                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           375995970                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1710474                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            219.819752                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.710644                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.289356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000694                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999306                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          710                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          298                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         760350856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        760350856                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    225528554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       225528554                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    149206868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      149206868                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    374735422                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        374735422                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    374735425                       # number of overall hits
system.cpu.dcache.overall_hits::total       374735425                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3566881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3566881                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1015261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1015261                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4582142                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4582142                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4582142                       # number of overall misses
system.cpu.dcache.overall_misses::total       4582142                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  54909234000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  54909234000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  26289864260                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26289864260                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1399500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1399500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  81199098260                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  81199098260                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  81199098260                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  81199098260                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    229095435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    229095435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    379317564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    379317564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    379317567                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    379317567                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015569                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015569                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.006758                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006758                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012080                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012080                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012080                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 15394.187247                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15394.187247                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 25894.685465                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25894.685465                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 10522.556391                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10522.556391                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17720.773005                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17720.773005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17720.773005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17720.773005                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20106                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      5016061                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1276                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           36472                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.757053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   137.531833                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1709450                       # number of writebacks
system.cpu.dcache.writebacks::total           1709450                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2123233                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2123233                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       749590                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       749590                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      2872823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2872823                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      2872823                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2872823                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1443648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1443648                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       265671                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       265671                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1709319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1709319                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1709319                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1709319                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  31683756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  31683756500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   4642915425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4642915425                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1266500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  36326671925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  36326671925                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  36326671925                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36326671925                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001769                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004506                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004506                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004506                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21947.009590                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21947.009590                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 17476.184548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17476.184548                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  9522.556391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9522.556391                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 21252.131361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21252.131361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 21252.131361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21252.131361                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             24879                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.852007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1226458391                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25391                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48302.878618                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      660974555000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   227.154567                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   284.697439                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.443661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.556050                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         645715355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        645715355                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    322819493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       322819493                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    322819493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        322819493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    322819493                       # number of overall hits
system.cpu.icache.overall_hits::total       322819493                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        25744                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25744                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        25744                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25744                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        25744                       # number of overall misses
system.cpu.icache.overall_misses::total         25744                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    339684485                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    339684485                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    339684485                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    339684485                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    339684485                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    339684485                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    322845237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    322845237                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    322845237                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    322845237                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    322845237                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    322845237                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13194.704980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13194.704980                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13194.704980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13194.704980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13194.704980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13194.704980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        30185                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               765                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.457516                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   133.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        24879                       # number of writebacks
system.cpu.icache.writebacks::total             24879                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          863                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          863                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          863                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          863                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          863                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          863                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        24881                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        24881                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        24881                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        24881                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        24881                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        24881                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    315000486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    315000486                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    315000486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    315000486                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    315000486                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    315000486                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12660.282384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12660.282384                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12660.282384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12660.282384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12660.282384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12660.282384                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          7250857                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             7254225                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2914                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 15                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                630551                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    712517                       # number of replacements
system.l2.tags.tagsinuse                 32052.004452                       # Cycle average of tags in use
system.l2.tags.total_refs                     1611666                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.164216                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31930.967402                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   121.037050                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.974456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.003694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978150                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          949                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4828                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26227                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004913                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.976868                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29931941                       # Number of tag accesses
system.l2.tags.data_accesses                 29931941                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1301982                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1301982                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       429392                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           429392                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       256745                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                256745                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        23341                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              23341                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      1203046                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1203046                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         23341                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1459791                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1483132                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        23341                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1459791                       # number of overall hits
system.l2.overall_hits::total                 1483132                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8937                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8937                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1540                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       240722                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          240722                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       249659                       # number of demand (read+write) misses
system.l2.demand_misses::total                 251199                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1540                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       249659                       # number of overall misses
system.l2.overall_misses::total                251199                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        33000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        33000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   2509326500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2509326500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    137126000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    137126000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  21538049998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21538049998                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    137126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  24047376498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24184502498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    137126000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  24047376498                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24184502498                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1301982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1301982                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       429392                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       429392                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       265682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            265682                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        24881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24881                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1443768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1443768                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        24881                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1709450                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1734331                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        24881                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1709450                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1734331                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.033638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033638                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.061895                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061895                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.166732                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166732                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.061895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.146046                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144839                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.061895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.146046                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144839                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data        16500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        16500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 280779.512141                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 280779.512141                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 89042.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89042.857143                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 89472.711252                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89472.711252                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 89042.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 96320.887683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96276.269006                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 89042.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 96320.887683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96276.269006                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              13594                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       134                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     101.447761                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      2838                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               599575                       # number of writebacks
system.l2.writebacks::total                    599575                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data         6519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6519                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data         4150                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4150                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data        10669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10670                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data        10669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10670                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       562080                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         562080                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         2418                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2418                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1539                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       236572                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       236572                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       238990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            240529                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       562080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       238990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           802609                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  64236803135                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  64236803135                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        21000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    394445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    394445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst    127828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127828500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  19676127998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19676127998                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    127828500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  20070572998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  20198401498                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  64236803135                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    127828500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  20070572998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84435204633                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.009101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.009101                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.061854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061854                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.163857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.163857                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.061854                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.139805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.138687                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.061854                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.139805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.462777                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 114284.093252                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 114284.093252                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        10500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        10500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 163128.618693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 163128.618693                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 83059.454191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83059.454191                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 83171.837741                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83171.837741                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 83059.454191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83980.806720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83974.911541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 114284.093252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 83059.454191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83980.806720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105200.919293                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1427959                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       715467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             713020                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       599575                       # Transaction distribution
system.membus.trans_dist::CleanEvict           112942                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2420                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        713020                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2143399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2143399                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84160960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84160960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            715442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  715442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              715442                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2079090063                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1918942944                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       149712548                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    117315754                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8999277                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     93687863                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        93540528                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.842738                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         2370703                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3680                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2925                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          755                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted           58                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1011813398500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                757748908                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      7960102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1300069915                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           149712548                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     95914156                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             740604848                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18026636                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          484                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           85                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          988                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         322845260                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          3961                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    757579825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.807336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.182458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        151005670     19.93%     19.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        163648959     21.60%     41.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        123223000     16.27%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        319702196     42.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    757579825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.197575                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.715700                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         81219030                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     200168557                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         384081527                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      83099892                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9010815                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     81997177                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2538                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1248045559                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      37976971                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9010815                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        146910388                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       102208626                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        73809                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         395035872                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     104340288                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1207949742                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      18797536                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      28314940                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2752913                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        5497847                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        5358073                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     32767126                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1999813829                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7667892398                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1227985652                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    880534569                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1756198730                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        243615059                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1586                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1586                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         173957704                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    281046656                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    167893731                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     21906641                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3695382                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1187790687                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1131702039                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      8569221                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    141225081                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    357400895                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    757579825                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.493839                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.144472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    192303803     25.38%     25.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    175444934     23.16%     48.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    242291854     31.98%     80.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    121987776     16.10%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     22050289      2.91%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3498101      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3068      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    757579825                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        92979740     43.84%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             37      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     43.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       619060      0.29%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            4      0.00%     44.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc        15453      0.01%     44.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      1423212      0.67%     44.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        98233      0.05%     44.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     44.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       29504262     13.91%     58.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      17045436      8.04%     66.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead     53033159     25.00%     91.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     17381381      8.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     538434583     47.58%     47.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1885116      0.17%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     47.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28991514      2.56%     50.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     50.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        63452      0.01%     50.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3329170      0.29%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        41815      0.00%     50.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      7077321      0.63%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     58098709      5.13%     56.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55598961      4.91%     61.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        13602      0.00%     61.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    129152847     11.41%     72.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     69597901      6.15%     78.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    147561173     13.04%     91.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     91855875      8.12%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1131702039                       # Type of FU issued
system.switch_cpus.iq.rate                   1.493505                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           212099977                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.187417                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2383711870                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    930229715                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    712856642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    857941225                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    398806723                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    391007930                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      878663349                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       465138667                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     42269724                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26758016                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        26603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        43974                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     16003948                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        26822                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        43004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9010815                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        21963240                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        115124                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1187802743                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     281046656                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    167893731                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1584                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           9969                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          8531                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        43974                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5381405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      4266153                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9647558                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1110432338                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     270469432                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21269695                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7316                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            427533933                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        108074810                       # Number of branches executed
system.switch_cpus.iew.exec_stores          157064501                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.465436                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1104620121                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1103864572                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         627425711                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1173733540                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.456768                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.534555                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    120847031                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      8996774                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    737642102                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.418815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.920848                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    343705088     46.60%     46.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    139712541     18.94%     65.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     94317850     12.79%     78.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     65487659      8.88%     87.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     32883601      4.46%     91.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     23958242      3.25%     94.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     11393329      1.54%     96.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7389599      1.00%     97.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     18794193      2.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    737642102                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000007216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1046577543                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              406178410                       # Number of memory references committed
system.switch_cpus.commit.loads             254288633                       # Number of loads committed
system.switch_cpus.commit.membars                3136                       # Number of memory barriers committed
system.switch_cpus.commit.branches          101517331                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          390670388                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         789565304                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1804274                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    485758456     46.41%     46.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1875883      0.18%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     28988270      2.77%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        63425      0.01%     49.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3289981      0.31%     49.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        41806      0.00%     49.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6919607      0.66%     50.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     57852756      5.53%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55595397      5.31%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        13552      0.00%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    108171026     10.34%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60038365      5.74%     77.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    146117607     13.96%     91.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     91851412      8.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1046577543                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      18794193                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1886272392                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2354815582                       # The number of ROB writes
system.switch_cpus.timesIdled                    2945                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  169083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1046570327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.757749                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.757749                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.319698                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.319698                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1099243473                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       449633010                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         872376459                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        585511794                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4113816506                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        662243871                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3216946930                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      146000516                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      3468668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1734336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2955                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          87171                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        87171                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1011813398500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1468649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1901557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       432347                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          112942                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           691945                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           265682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          265682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24881                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1443768                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        74641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5128356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5202997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3184640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    218809728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              221994368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1404464                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38372928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3138797                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028714                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.167001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3048670     97.13%     97.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90127      2.87%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3138797                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3468665997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          37351440                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2564182487                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
