/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [4:0] _02_;
  reg [4:0] _03_;
  wire [5:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_22z;
  wire [24:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [17:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [18:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [14:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = _00_ | ~(celloutsig_0_12z);
  assign celloutsig_0_36z = celloutsig_0_28z | ~(_01_);
  assign celloutsig_0_37z = celloutsig_0_24z[2] | ~(celloutsig_0_36z);
  assign celloutsig_1_2z = celloutsig_1_1z[11] | ~(in_data[153]);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_2z);
  assign celloutsig_1_13z = celloutsig_1_4z | ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_15z[13] | ~(celloutsig_1_10z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(in_data[91]);
  assign celloutsig_0_11z = celloutsig_0_5z | ~(celloutsig_0_8z[2]);
  assign celloutsig_0_12z = in_data[63] | ~(celloutsig_0_4z[4]);
  assign celloutsig_0_14z = celloutsig_0_4z[4] | ~(celloutsig_0_7z[1]);
  assign celloutsig_0_15z = celloutsig_0_5z | ~(in_data[15]);
  assign celloutsig_0_17z = celloutsig_0_3z | ~(celloutsig_0_0z);
  assign celloutsig_0_19z = celloutsig_0_11z | ~(celloutsig_0_5z);
  assign celloutsig_0_25z = celloutsig_0_4z[1] | ~(celloutsig_0_17z);
  assign celloutsig_0_27z = celloutsig_0_2z[1] | ~(celloutsig_0_18z);
  assign celloutsig_0_0z = ~(in_data[57] ^ in_data[83]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_2z[12]);
  assign celloutsig_0_35z = ~(celloutsig_0_32z ^ celloutsig_0_19z);
  assign celloutsig_0_39z = ~(celloutsig_0_38z[4] ^ celloutsig_0_23z[22]);
  assign celloutsig_0_41z = ~(celloutsig_0_14z ^ celloutsig_0_19z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ in_data[38]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[11] ^ celloutsig_1_0z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_4z ^ celloutsig_1_13z);
  assign celloutsig_1_10z = ~(celloutsig_1_8z[5] ^ celloutsig_1_2z);
  assign celloutsig_1_14z = ~(celloutsig_1_7z ^ in_data[142]);
  assign celloutsig_1_18z = ~(celloutsig_1_14z ^ celloutsig_1_0z[3]);
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ celloutsig_0_7z[4]);
  assign celloutsig_0_18z = ~(in_data[44] ^ celloutsig_0_2z[9]);
  assign celloutsig_0_28z = ~(celloutsig_0_6z[1] ^ celloutsig_0_1z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 5'h00;
    else _03_ <= { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  reg [5:0] _36_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 6'h00;
    else _36_ <= celloutsig_0_2z[17:12];
  assign { _04_[5:4], _00_, _01_, _02_[2], _04_[0] } = _36_;
  assign celloutsig_0_33z = celloutsig_0_15z ? { celloutsig_0_23z[16:0], celloutsig_0_19z } : celloutsig_0_2z[19:2];
  assign celloutsig_0_34z = celloutsig_0_1z ? { celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_25z } : celloutsig_0_22z[3:1];
  assign celloutsig_0_38z = celloutsig_0_14z ? { in_data[66:58], 1'h1 } : { celloutsig_0_22z[1], celloutsig_0_22z, celloutsig_0_24z, 1'h0 };
  assign celloutsig_0_4z = celloutsig_0_1z ? in_data[30:26] : { in_data[36:33], 1'h0 };
  assign celloutsig_0_42z = celloutsig_0_7z[3] ? { celloutsig_0_33z[15:4], celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_34z, celloutsig_0_10z, celloutsig_0_12z } : { in_data[69:61], celloutsig_0_37z, celloutsig_0_24z, celloutsig_0_36z, celloutsig_0_4z };
  assign celloutsig_0_50z = celloutsig_0_27z ? { celloutsig_0_42z[15:10], celloutsig_0_32z } : { celloutsig_0_38z[7:2], celloutsig_0_41z };
  assign celloutsig_0_51z = celloutsig_0_35z ? { celloutsig_0_42z[5:4], celloutsig_0_0z } : { celloutsig_0_12z, celloutsig_0_36z, celloutsig_0_39z };
  assign celloutsig_1_0z = in_data[169] ? in_data[158:152] : in_data[146:140];
  assign celloutsig_1_1z[13:6] = celloutsig_1_0z[6] ? { in_data[159:153], 1'h1 } : { in_data[114:108], 1'h0 };
  assign celloutsig_1_6z = in_data[97] ? { celloutsig_1_1z[8:6], celloutsig_1_0z[5:3], celloutsig_1_3z } : { celloutsig_1_1z[9:6], celloutsig_1_0z[5], celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_8z = celloutsig_1_7z ? { celloutsig_1_6z[3:0], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_2z } : celloutsig_1_6z;
  assign celloutsig_0_6z = celloutsig_0_2z[8] ? { in_data[52:51], celloutsig_0_1z } : { celloutsig_0_4z[1:0], celloutsig_0_5z };
  assign celloutsig_1_12z = celloutsig_1_6z[2] ? celloutsig_1_1z[11:8] : { _03_[2:0], celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_12z[2] ? { in_data[113:100], celloutsig_1_4z } : { celloutsig_1_6z[5:1], celloutsig_1_12z[3], 1'h0, celloutsig_1_12z[1:0], _03_, celloutsig_1_3z };
  assign celloutsig_0_7z = celloutsig_0_1z ? in_data[22:18] : celloutsig_0_2z[10:6];
  assign celloutsig_0_8z = celloutsig_0_5z ? { in_data[62:60], celloutsig_0_7z } : { celloutsig_0_1z, celloutsig_0_7z, 2'h0 };
  assign celloutsig_0_2z = in_data[37] ? { in_data[73:56], celloutsig_0_0z, celloutsig_0_1z } : in_data[86:67];
  assign celloutsig_0_20z = celloutsig_0_15z ? { celloutsig_0_2z[8], celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_17z } : in_data[61:58];
  assign celloutsig_0_22z = celloutsig_0_6z[1] ? celloutsig_0_7z : celloutsig_0_2z[13:9];
  assign celloutsig_0_23z = celloutsig_0_22z[2] ? { in_data[21:4], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_1z } : { celloutsig_0_8z[6:0], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_24z = celloutsig_0_10z ? { celloutsig_0_20z[3:2], celloutsig_0_3z } : celloutsig_0_22z[2:0];
  assign { _02_[4:3], _02_[1:0] } = { _00_, _01_, celloutsig_0_25z, celloutsig_0_10z };
  assign _04_[3:1] = { _00_, _01_, _02_[2] };
  assign celloutsig_1_1z[5:0] = celloutsig_1_0z[5:0];
  assign { out_data[128], out_data[96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
