@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/test_arun/test_togglepins.vhd":119:2:119:3|Found inferred clock test_togglepins|spi_clk which controls 9 sequential elements including counter3[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/hari/Documents/osp-wearable-fpga/test_arun/test_togglepins.vhd":103:2:103:3|Found inferred clock test_togglepins|clock which controls 18 sequential elements including counter[14:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
