# VPMOVDW/VPMOVSDW/VPMOVUSDW

Down Convert DWord to Word

VPMOVDW down converts 32-bit integer elements in the source operand (the second operand) into packed words using truncation.
VPMOVSDW converts signed 32-bit integers into packed signed words using signed saturation.
VPMOVUSDW convert unsigned double-word values into unsigned word values using unsigned saturation.
The source operand is a ZMM/YMM/XMM register.
The destination operand is a YMM/XMM/XMM register or a 256/128/64-bit memory location.Down-converted word elements are written to the destination operand (the first operand) from the least-significant word.
Word elements of the destination operand are updated according to the writemask.
Bits (MAXVL-EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.

## Exceptions

- SIMD Floating-Point Exceptions
  > None.
- Other Exceptions
  > EVEX-encoded instruction, see Table2-53, "Type E6 Class Exception Conditions."

## Operation

```C
VPMOVDW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := TruncateDoubleWordToWord (SRC[m+31:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/2] := 0;VPMOVDW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := TruncateDoubleWordToWord (SRC[m+31:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVSDW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateSignedDoubleWordToWord (SRC[m+31:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;VPMOVSDW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateSignedDoubleWordToWord (SRC[m+31:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingFI;ENDFORVPMOVUSDW instruction (EVEX encoded versions) when dest is a register(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateUnsignedDoubleWordToWord (SRC[m+31:m])ELSE IF *merging-masking*; merging-maskingTHEN *DEST[i+15:i] remains unchanged*ELSE *zeroing-masking*; zeroing-maskingDEST[i+15:i] := 0FIFI;ENDFORDEST[MAXVL-1:VL/2] := 0;VPMOVUSDW instruction (EVEX encoded versions) when dest is memory(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1i := j * 16m := j * 32IF k1[j] OR *no writemask*THEN DEST[i+15:i] := SaturateUnsignedDoubleWordToWord (SRC[m+31:m])ELSE *DEST[i+15:i] remains unchanged*; merging-maskingIntel C/C++ Compiler Intrinsic EquivalentsVPMOVDW __m256i _mm512_cvtepi32_epi16( __m512i a);VPMOVDW __m256i _mm512_mask_cvtepi32_epi16(__m256i s, __mmask16 k, __m512i a);VPMOVDW __m256i _mm512_maskz_cvtepi32_epi16( __mmask16 k, __m512i a);VPMOVDW void _mm512_mask_cvtepi32_storeu_epi16(void * d, __mmask16 k, __m512i a);VPMOVSDW __m256i _mm512_cvtsepi32_epi16( __m512i a);VPMOVSDW __m256i _mm512_mask_cvtsepi32_epi16(__m256i s, __mmask16 k, __m512i a);VPMOVSDW __m256i _mm512_maskz_cvtsepi32_epi16( __mmask16 k, __m512i a);VPMOVSDW void _mm512_mask_cvtsepi32_storeu_epi16(void * d, __mmask16 k, __m512i a);VPMOVUSDW __m256i _mm512_cvtusepi32_epi16 __m512i a);VPMOVUSDW __m256i _mm512_mask_cvtusepi32_epi16(__m256i s, __mmask16 k, __m512i a);VPMOVUSDW __m256i _mm512_maskz_cvtusepi32_epi16( __mmask16 k, __m512i a);VPMOVUSDW void _mm512_mask_cvtusepi32_storeu_epi16(void * d, __mmask16 k, __m512i a);VPMOVUSDW __m128i _mm256_cvtusepi32_epi16(__m256i a);VPMOVUSDW __m128i _mm256_mask_cvtusepi32_epi16(__m128i a, __mmask8 k, __m256i b);VPMOVUSDW __m128i _mm256_maskz_cvtusepi32_epi16( __mmask8 k, __m256i b);VPMOVUSDW void _mm256_mask_cvtusepi32_storeu_epi16(void * , __mmask8 k, __m256i b);VPMOVUSDW __m128i _mm_cvtusepi32_epi16(__m128i a);VPMOVUSDW __m128i _mm_mask_cvtusepi32_epi16(__m128i a, __mmask8 k, __m128i b);VPMOVUSDW __m128i _mm_maskz_cvtusepi32_epi16( __mmask8 k, __m128i b);VPMOVUSDW void _mm_mask_cvtusepi32_storeu_epi16(void * , __mmask8 k, __m128i b);VPMOVSDW __m128i _mm256_cvtsepi32_epi16(__m256i a);VPMOVSDW __m128i _mm256_mask_cvtsepi32_epi16(__m128i a, __mmask8 k, __m256i b);VPMOVSDW __m128i _mm256_maskz_cvtsepi32_epi16( __mmask8 k, __m256i b);VPMOVSDW void _mm256_mask_cvtsepi32_storeu_epi16(void * , __mmask8 k, __m256i b);VPMOVSDW __m128i _mm_cvtsepi32_epi16(__m128i a);VPMOVSDW __m128i _mm_mask_cvtsepi32_epi16(__m128i a, __mmask8 k, __m128i b);VPMOVSDW __m128i _mm_maskz_cvtsepi32_epi16( __mmask8 k, __m128i b);VPMOVSDW void _mm_mask_cvtsepi32_storeu_epi16(void * , __mmask8 k, __m128i b);VPMOVDW __m128i _mm256_cvtepi32_epi16(__m256i a);VPMOVDW __m128i _mm256_mask_cvtepi32_epi16(__m128i a, __mmask8 k, __m256i b);VPMOVDW __m128i _mm256_maskz_cvtepi32_epi16( __mmask8 k, __m256i b);VPMOVDW void _mm256_mask_cvtepi32_storeu_epi16(void * , __mmask8 k, __m256i b);VPMOVDW __m128i _mm_cvtepi32_epi16(__m128i a);VPMOVDW __m128i _mm_mask_cvtepi32_epi16(__m128i a, __mmask8 k, __m128i b);VPMOVDW __m128i _mm_maskz_cvtepi32_epi16( __mmask8 k, __m128i b);VPMOVDW void _mm_mask_cvtepi32_storeu_epi16(void * , __mmask8 k, __m128i b);
```
