Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 21 09:32:03 2019
| Host         : DESKTOP-AQ4SL22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MipsIO_Top_control_sets_placed.rpt
| Design       : MipsIO_Top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      6 |            1 |
|     12 |            2 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |             161 |           60 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |              64 |           30 |
| Yes          | Yes                   | No                     |              36 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------+-----------------------------+------------------+----------------+
|     Clock Signal     |          Enable Signal         |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------+-----------------------------+------------------+----------------+
| ~CLK100MHZ_IBUF_BUFG | BTNL_IBUF                      | MipsIO/dp/alureg/SR[0]      |                1 |              1 |
| ~CLK100MHZ_IBUF_BUFG |                                |                             |                1 |              2 |
| ~CLK100MHZ_IBUF_BUFG | MipsIO/dp/pcreg/q_reg[7]_1     | MipsIO/dp/alureg/q_reg[3]_1 |                3 |              6 |
| ~CLK100MHZ_IBUF_BUFG | MD/io/led[11]_i_1_n_0          |                             |                4 |             12 |
| ~CLK100MHZ_IBUF_BUFG | MipsIO/dp/alureg/q_reg[3]_0[0] | BTNC_IBUF                   |                3 |             12 |
| ~CLK100MHZ_IBUF_BUFG | BTNR_IBUF                      | BTNC_IBUF                   |                4 |             17 |
| ~CLK100MHZ_IBUF_BUFG |                                | BTNC_IBUF                   |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | MipsIO/c/MD/E[0]               | BTNC_IBUF                   |               17 |             32 |
|  CLK100MHZ_IBUF_BUFG | MipsIO/c/MD/Q[0]               | BTNC_IBUF                   |               13 |             32 |
|  CLK100MHZ_IBUF_BUFG | MipsIO/c/MD/we3                |                             |               12 |             96 |
|  CLK100MHZ_IBUF_BUFG | MipsIO/c/MD/Q[4]               |                             |               32 |            128 |
|  CLK100MHZ_IBUF_BUFG |                                | BTNC_IBUF                   |               55 |            141 |
+----------------------+--------------------------------+-----------------------------+------------------+----------------+


