<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE model
  SYSTEM 'embsysregview.dtd'>
	<model chipname="stm32f2xx">
		<chip_description>
			
--------------
This file was generated by regViewGen v1 (Nepomnyashiy Evgeniy, www.topazelectro.ru) 2012-04-23 18:35:31.004000
		</chip_description>
		<group description="" name="ADC">
			<registergroup description="" name="ADC">
				<register access="rw" address="0x40012304" description="ADC common control register" name="CCR" resetvalue=""/>
				<register access="rw" address="0x40012308" description="ADC common regular data register for dual AND triple modes" name="CDR" resetvalue=""/>
				<register access="rw" address="0x40012300" description="ADC Common status register" name="CSR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="ADC1">
				<register access="rw" address="0x40012004" description="ADC control register 1" name="CR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" name="AWDCH"/>
					<field bitlength="1" bitoffset="5" description="Interrupt enable for EOC" name="EOCIE"/>
					<field bitlength="1" bitoffset="6" description="AAnalog Watchdog interrupt enable" name="AWDIE"/>
					<field bitlength="1" bitoffset="7" description="Interrupt enable for injected channels" name="JEOCIE"/>
					<field bitlength="1" bitoffset="8" description="Scan mode" name="SCAN"/>
					<field bitlength="1" bitoffset="9" description="Enable the watchdog on a single channel in scan mode" name="AWDSGL"/>
					<field bitlength="1" bitoffset="10" description="Automatic injected group conversion" name="JAUTO"/>
					<field bitlength="1" bitoffset="11" description="Discontinuous mode on regular channels" name="DISCEN"/>
					<field bitlength="1" bitoffset="12" description="Discontinuous mode on injected channels" name="JDISCEN"/>
					<field bitlength="3" bitoffset="13" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" name="DISCNUM"/>
					<field bitlength="1" bitoffset="22" description="Analog watchdog enable on injected channels" name="JAWDEN"/>
					<field bitlength="1" bitoffset="23" description="Analog watchdog enable on regular channels" name="AWDEN"/>
					<field bitlength="2" bitoffset="24" description="RES[2:0] bits (Resolution)" name="RES"/>
					<field bitlength="1" bitoffset="26" description="overrun interrupt enable" name="OVRIE"/>
				</register>
				<register access="rw" address="0x40012008" description="ADC control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="A/D Converter ON / OFF" name="ADON"/>
					<field bitlength="1" bitoffset="1" description="Continuous Conversion" name="CONT"/>
					<field bitlength="1" bitoffset="8" description="Direct Memory access mode" name="DMA"/>
					<field bitlength="1" bitoffset="9" description="DMA disable selection (Single ADC)" name="DDS"/>
					<field bitlength="1" bitoffset="10" description="End of conversion selection" name="EOCS"/>
					<field bitlength="1" bitoffset="11" description="Data Alignment" name="ALIGN"/>
					<field bitlength="4" bitoffset="16" description="JEXTSEL[3:0] bits (External event select for injected group)" name="JEXTSEL"/>
					<field bitlength="2" bitoffset="20" description="JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)" name="JEXTEN"/>
					<field bitlength="1" bitoffset="22" description="Start Conversion of injected channels" name="JSWSTART"/>
					<field bitlength="4" bitoffset="24" description="EXTSEL[3:0] bits (External Event Select for regular group)" name="EXTSEL"/>
					<field bitlength="2" bitoffset="28" description="EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)" name="EXTEN"/>
					<field bitlength="1" bitoffset="30" description="Start Conversion of regular channels" name="SWSTART"/>
				</register>
				<register access="rw" address="0x4001204c" description="ADC regular data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Regular data" name="DATA"/>
					<field bitlength="16" bitoffset="16" description="ADC2 data" name="ADC2DATA"/>
				</register>
				<register access="rw" address="0x40012024" description="ADC watchdog higher threshold register" name="HTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog high threshold" name="HT"/>
				</register>
				<register access="rw" address="0x4001203c" description="ADC injected data register 1" name="JDR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012040" description="ADC injected data register 2" name="JDR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012044" description="ADC injected data register 3" name="JDR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012048" description="ADC injected data register 4" name="JDR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012014" description="ADC injected channel data offset register 1" name="JOFR1" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 1" name="JOFFSET1"/>
				</register>
				<register access="rw" address="0x40012018" description="ADC injected channel data offset register 2" name="JOFR2" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 2" name="JOFFSET2"/>
				</register>
				<register access="rw" address="0x4001201c" description="ADC injected channel data offset register 3" name="JOFR3" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 3" name="JOFFSET3"/>
				</register>
				<register access="rw" address="0x40012020" description="ADC injected channel data offset register 4" name="JOFR4" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 4" name="JOFFSET4"/>
				</register>
				<register access="rw" address="0x40012038" description="ADC injected sequence register" name="JSQR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="JSQ1[4:0] bits (1st conversion in injected sequence)" name="JSQ1"/>
					<field bitlength="5" bitoffset="5" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" name="JSQ2"/>
					<field bitlength="5" bitoffset="10" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" name="JSQ3"/>
					<field bitlength="5" bitoffset="15" description="JSQ4[4:0] bits (4th conversion in injected sequence)" name="JSQ4"/>
					<field bitlength="2" bitoffset="20" description="JL[1:0] bits (Injected Sequence length)" name="JL"/>
				</register>
				<register access="rw" address="0x40012028" description="ADC watchdog lower threshold register" name="LTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog low threshold" name="LT"/>
				</register>
				<register access="rw" address="0x4001200c" description="ADC sample time register 1" name="SMPR1" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP10[2:0] bits (Channel 10 Sample time selection)" name="SMP10"/>
					<field bitlength="3" bitoffset="3" description="SMP11[2:0] bits (Channel 11 Sample time selection)" name="SMP11"/>
					<field bitlength="3" bitoffset="6" description="SMP12[2:0] bits (Channel 12 Sample time selection)" name="SMP12"/>
					<field bitlength="3" bitoffset="9" description="SMP13[2:0] bits (Channel 13 Sample time selection)" name="SMP13"/>
					<field bitlength="3" bitoffset="12" description="SMP14[2:0] bits (Channel 14 Sample time selection)" name="SMP14"/>
					<field bitlength="3" bitoffset="15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" name="SMP15"/>
					<field bitlength="3" bitoffset="18" description="SMP16[2:0] bits (Channel 16 Sample time selection)" name="SMP16"/>
					<field bitlength="3" bitoffset="21" description="SMP17[2:0] bits (Channel 17 Sample time selection)" name="SMP17"/>
					<field bitlength="3" bitoffset="24" description="SMP18[2:0] bits (Channel 18 Sample time selection)" name="SMP18"/>
				</register>
				<register access="rw" address="0x40012010" description="ADC sample time register 2" name="SMPR2" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" name="SMP0"/>
					<field bitlength="3" bitoffset="3" description="SMP1[2:0] bits (Channel 1 Sample time selection)" name="SMP1"/>
					<field bitlength="3" bitoffset="6" description="SMP2[2:0] bits (Channel 2 Sample time selection)" name="SMP2"/>
					<field bitlength="3" bitoffset="9" description="SMP3[2:0] bits (Channel 3 Sample time selection)" name="SMP3"/>
					<field bitlength="3" bitoffset="12" description="SMP4[2:0] bits (Channel 4 Sample time selection)" name="SMP4"/>
					<field bitlength="3" bitoffset="15" description="SMP5[2:0] bits (Channel 5 Sample time selection)" name="SMP5"/>
					<field bitlength="3" bitoffset="18" description="SMP6[2:0] bits (Channel 6 Sample time selection)" name="SMP6"/>
					<field bitlength="3" bitoffset="21" description="SMP7[2:0] bits (Channel 7 Sample time selection)" name="SMP7"/>
					<field bitlength="3" bitoffset="24" description="SMP8[2:0] bits (Channel 8 Sample time selection)" name="SMP8"/>
					<field bitlength="3" bitoffset="27" description="SMP9[2:0] bits (Channel 9 Sample time selection)" name="SMP9"/>
				</register>
				<register access="rw" address="0x4001202c" description="ADC regular sequence register 1" name="SQR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ13[4:0] bits (13th conversion in regular sequence)" name="SQ13"/>
					<field bitlength="5" bitoffset="5" description="SQ14[4:0] bits (14th conversion in regular sequence)" name="SQ14"/>
					<field bitlength="5" bitoffset="10" description="SQ15[4:0] bits (15th conversion in regular sequence)" name="SQ15"/>
					<field bitlength="5" bitoffset="15" description="SQ16[4:0] bits (16th conversion in regular sequence)" name="SQ16"/>
					<field bitlength="4" bitoffset="20" description="L[3:0] bits (Regular channel sequence length)" name="L"/>
				</register>
				<register access="rw" address="0x40012030" description="ADC regular sequence register 2" name="SQR2" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ7[4:0] bits (7th conversion in regular sequence)" name="SQ7"/>
					<field bitlength="5" bitoffset="5" description="SQ8[4:0] bits (8th conversion in regular sequence)" name="SQ8"/>
					<field bitlength="5" bitoffset="10" description="SQ9[4:0] bits (9th conversion in regular sequence)" name="SQ9"/>
					<field bitlength="5" bitoffset="15" description="SQ10[4:0] bits (10th conversion in regular sequence)" name="SQ10"/>
					<field bitlength="5" bitoffset="20" description="SQ11[4:0] bits (11th conversion in regular sequence)" name="SQ11"/>
					<field bitlength="5" bitoffset="25" description="SQ12[4:0] bits (12th conversion in regular sequence)" name="SQ12"/>
				</register>
				<register access="rw" address="0x40012034" description="ADC regular sequence register 3" name="SQR3" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ1[4:0] bits (1st conversion in regular sequence)" name="SQ1"/>
					<field bitlength="5" bitoffset="5" description="SQ2[4:0] bits (2nd conversion in regular sequence)" name="SQ2"/>
					<field bitlength="5" bitoffset="10" description="SQ3[4:0] bits (3rd conversion in regular sequence)" name="SQ3"/>
					<field bitlength="5" bitoffset="15" description="SQ4[4:0] bits (4th conversion in regular sequence)" name="SQ4"/>
					<field bitlength="5" bitoffset="20" description="SQ5[4:0] bits (5th conversion in regular sequence)" name="SQ5"/>
					<field bitlength="5" bitoffset="25" description="SQ6[4:0] bits (6th conversion in regular sequence)" name="SQ6"/>
				</register>
				<register access="rw" address="0x40012000" description="ADC status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Analog watchdog flag" name="AWD"/>
					<field bitlength="1" bitoffset="1" description="End of conversion" name="EOC"/>
					<field bitlength="1" bitoffset="2" description="Injected channel end of conversion" name="JEOC"/>
					<field bitlength="1" bitoffset="3" description="Injected channel Start flag" name="JSTRT"/>
					<field bitlength="1" bitoffset="4" description="Regular channel Start flag" name="STRT"/>
					<field bitlength="1" bitoffset="5" description="Overrun flag" name="OVR"/>
				</register>
			</registergroup>
			<registergroup description="" name="ADC2">
				<register access="rw" address="0x40012104" description="ADC control register 1" name="CR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" name="AWDCH"/>
					<field bitlength="1" bitoffset="5" description="Interrupt enable for EOC" name="EOCIE"/>
					<field bitlength="1" bitoffset="6" description="AAnalog Watchdog interrupt enable" name="AWDIE"/>
					<field bitlength="1" bitoffset="7" description="Interrupt enable for injected channels" name="JEOCIE"/>
					<field bitlength="1" bitoffset="8" description="Scan mode" name="SCAN"/>
					<field bitlength="1" bitoffset="9" description="Enable the watchdog on a single channel in scan mode" name="AWDSGL"/>
					<field bitlength="1" bitoffset="10" description="Automatic injected group conversion" name="JAUTO"/>
					<field bitlength="1" bitoffset="11" description="Discontinuous mode on regular channels" name="DISCEN"/>
					<field bitlength="1" bitoffset="12" description="Discontinuous mode on injected channels" name="JDISCEN"/>
					<field bitlength="3" bitoffset="13" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" name="DISCNUM"/>
					<field bitlength="1" bitoffset="22" description="Analog watchdog enable on injected channels" name="JAWDEN"/>
					<field bitlength="1" bitoffset="23" description="Analog watchdog enable on regular channels" name="AWDEN"/>
					<field bitlength="2" bitoffset="24" description="RES[2:0] bits (Resolution)" name="RES"/>
					<field bitlength="1" bitoffset="26" description="overrun interrupt enable" name="OVRIE"/>
				</register>
				<register access="rw" address="0x40012108" description="ADC control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="A/D Converter ON / OFF" name="ADON"/>
					<field bitlength="1" bitoffset="1" description="Continuous Conversion" name="CONT"/>
					<field bitlength="1" bitoffset="8" description="Direct Memory access mode" name="DMA"/>
					<field bitlength="1" bitoffset="9" description="DMA disable selection (Single ADC)" name="DDS"/>
					<field bitlength="1" bitoffset="10" description="End of conversion selection" name="EOCS"/>
					<field bitlength="1" bitoffset="11" description="Data Alignment" name="ALIGN"/>
					<field bitlength="4" bitoffset="16" description="JEXTSEL[3:0] bits (External event select for injected group)" name="JEXTSEL"/>
					<field bitlength="2" bitoffset="20" description="JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)" name="JEXTEN"/>
					<field bitlength="1" bitoffset="22" description="Start Conversion of injected channels" name="JSWSTART"/>
					<field bitlength="4" bitoffset="24" description="EXTSEL[3:0] bits (External Event Select for regular group)" name="EXTSEL"/>
					<field bitlength="2" bitoffset="28" description="EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)" name="EXTEN"/>
					<field bitlength="1" bitoffset="30" description="Start Conversion of regular channels" name="SWSTART"/>
				</register>
				<register access="rw" address="0x4001214c" description="ADC regular data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Regular data" name="DATA"/>
					<field bitlength="16" bitoffset="16" description="ADC2 data" name="ADC2DATA"/>
				</register>
				<register access="rw" address="0x40012124" description="ADC watchdog higher threshold register" name="HTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog high threshold" name="HT"/>
				</register>
				<register access="rw" address="0x4001213c" description="ADC injected data register 1" name="JDR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012140" description="ADC injected data register 2" name="JDR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012144" description="ADC injected data register 3" name="JDR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012148" description="ADC injected data register 4" name="JDR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012114" description="ADC injected channel data offset register 1" name="JOFR1" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 1" name="JOFFSET1"/>
				</register>
				<register access="rw" address="0x40012118" description="ADC injected channel data offset register 2" name="JOFR2" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 2" name="JOFFSET2"/>
				</register>
				<register access="rw" address="0x4001211c" description="ADC injected channel data offset register 3" name="JOFR3" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 3" name="JOFFSET3"/>
				</register>
				<register access="rw" address="0x40012120" description="ADC injected channel data offset register 4" name="JOFR4" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 4" name="JOFFSET4"/>
				</register>
				<register access="rw" address="0x40012138" description="ADC injected sequence register" name="JSQR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="JSQ1[4:0] bits (1st conversion in injected sequence)" name="JSQ1"/>
					<field bitlength="5" bitoffset="5" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" name="JSQ2"/>
					<field bitlength="5" bitoffset="10" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" name="JSQ3"/>
					<field bitlength="5" bitoffset="15" description="JSQ4[4:0] bits (4th conversion in injected sequence)" name="JSQ4"/>
					<field bitlength="2" bitoffset="20" description="JL[1:0] bits (Injected Sequence length)" name="JL"/>
				</register>
				<register access="rw" address="0x40012128" description="ADC watchdog lower threshold register" name="LTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog low threshold" name="LT"/>
				</register>
				<register access="rw" address="0x4001210c" description="ADC sample time register 1" name="SMPR1" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP10[2:0] bits (Channel 10 Sample time selection)" name="SMP10"/>
					<field bitlength="3" bitoffset="3" description="SMP11[2:0] bits (Channel 11 Sample time selection)" name="SMP11"/>
					<field bitlength="3" bitoffset="6" description="SMP12[2:0] bits (Channel 12 Sample time selection)" name="SMP12"/>
					<field bitlength="3" bitoffset="9" description="SMP13[2:0] bits (Channel 13 Sample time selection)" name="SMP13"/>
					<field bitlength="3" bitoffset="12" description="SMP14[2:0] bits (Channel 14 Sample time selection)" name="SMP14"/>
					<field bitlength="3" bitoffset="15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" name="SMP15"/>
					<field bitlength="3" bitoffset="18" description="SMP16[2:0] bits (Channel 16 Sample time selection)" name="SMP16"/>
					<field bitlength="3" bitoffset="21" description="SMP17[2:0] bits (Channel 17 Sample time selection)" name="SMP17"/>
					<field bitlength="3" bitoffset="24" description="SMP18[2:0] bits (Channel 18 Sample time selection)" name="SMP18"/>
				</register>
				<register access="rw" address="0x40012110" description="ADC sample time register 2" name="SMPR2" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" name="SMP0"/>
					<field bitlength="3" bitoffset="3" description="SMP1[2:0] bits (Channel 1 Sample time selection)" name="SMP1"/>
					<field bitlength="3" bitoffset="6" description="SMP2[2:0] bits (Channel 2 Sample time selection)" name="SMP2"/>
					<field bitlength="3" bitoffset="9" description="SMP3[2:0] bits (Channel 3 Sample time selection)" name="SMP3"/>
					<field bitlength="3" bitoffset="12" description="SMP4[2:0] bits (Channel 4 Sample time selection)" name="SMP4"/>
					<field bitlength="3" bitoffset="15" description="SMP5[2:0] bits (Channel 5 Sample time selection)" name="SMP5"/>
					<field bitlength="3" bitoffset="18" description="SMP6[2:0] bits (Channel 6 Sample time selection)" name="SMP6"/>
					<field bitlength="3" bitoffset="21" description="SMP7[2:0] bits (Channel 7 Sample time selection)" name="SMP7"/>
					<field bitlength="3" bitoffset="24" description="SMP8[2:0] bits (Channel 8 Sample time selection)" name="SMP8"/>
					<field bitlength="3" bitoffset="27" description="SMP9[2:0] bits (Channel 9 Sample time selection)" name="SMP9"/>
				</register>
				<register access="rw" address="0x4001212c" description="ADC regular sequence register 1" name="SQR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ13[4:0] bits (13th conversion in regular sequence)" name="SQ13"/>
					<field bitlength="5" bitoffset="5" description="SQ14[4:0] bits (14th conversion in regular sequence)" name="SQ14"/>
					<field bitlength="5" bitoffset="10" description="SQ15[4:0] bits (15th conversion in regular sequence)" name="SQ15"/>
					<field bitlength="5" bitoffset="15" description="SQ16[4:0] bits (16th conversion in regular sequence)" name="SQ16"/>
					<field bitlength="4" bitoffset="20" description="L[3:0] bits (Regular channel sequence length)" name="L"/>
				</register>
				<register access="rw" address="0x40012130" description="ADC regular sequence register 2" name="SQR2" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ7[4:0] bits (7th conversion in regular sequence)" name="SQ7"/>
					<field bitlength="5" bitoffset="5" description="SQ8[4:0] bits (8th conversion in regular sequence)" name="SQ8"/>
					<field bitlength="5" bitoffset="10" description="SQ9[4:0] bits (9th conversion in regular sequence)" name="SQ9"/>
					<field bitlength="5" bitoffset="15" description="SQ10[4:0] bits (10th conversion in regular sequence)" name="SQ10"/>
					<field bitlength="5" bitoffset="20" description="SQ11[4:0] bits (11th conversion in regular sequence)" name="SQ11"/>
					<field bitlength="5" bitoffset="25" description="SQ12[4:0] bits (12th conversion in regular sequence)" name="SQ12"/>
				</register>
				<register access="rw" address="0x40012134" description="ADC regular sequence register 3" name="SQR3" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ1[4:0] bits (1st conversion in regular sequence)" name="SQ1"/>
					<field bitlength="5" bitoffset="5" description="SQ2[4:0] bits (2nd conversion in regular sequence)" name="SQ2"/>
					<field bitlength="5" bitoffset="10" description="SQ3[4:0] bits (3rd conversion in regular sequence)" name="SQ3"/>
					<field bitlength="5" bitoffset="15" description="SQ4[4:0] bits (4th conversion in regular sequence)" name="SQ4"/>
					<field bitlength="5" bitoffset="20" description="SQ5[4:0] bits (5th conversion in regular sequence)" name="SQ5"/>
					<field bitlength="5" bitoffset="25" description="SQ6[4:0] bits (6th conversion in regular sequence)" name="SQ6"/>
				</register>
				<register access="rw" address="0x40012100" description="ADC status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Analog watchdog flag" name="AWD"/>
					<field bitlength="1" bitoffset="1" description="End of conversion" name="EOC"/>
					<field bitlength="1" bitoffset="2" description="Injected channel end of conversion" name="JEOC"/>
					<field bitlength="1" bitoffset="3" description="Injected channel Start flag" name="JSTRT"/>
					<field bitlength="1" bitoffset="4" description="Regular channel Start flag" name="STRT"/>
					<field bitlength="1" bitoffset="5" description="Overrun flag" name="OVR"/>
				</register>
			</registergroup>
			<registergroup description="" name="ADC3">
				<register access="rw" address="0x40012204" description="ADC control register 1" name="CR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="AWDCH[4:0] bits (Analog watchdog channel select bits)" name="AWDCH"/>
					<field bitlength="1" bitoffset="5" description="Interrupt enable for EOC" name="EOCIE"/>
					<field bitlength="1" bitoffset="6" description="AAnalog Watchdog interrupt enable" name="AWDIE"/>
					<field bitlength="1" bitoffset="7" description="Interrupt enable for injected channels" name="JEOCIE"/>
					<field bitlength="1" bitoffset="8" description="Scan mode" name="SCAN"/>
					<field bitlength="1" bitoffset="9" description="Enable the watchdog on a single channel in scan mode" name="AWDSGL"/>
					<field bitlength="1" bitoffset="10" description="Automatic injected group conversion" name="JAUTO"/>
					<field bitlength="1" bitoffset="11" description="Discontinuous mode on regular channels" name="DISCEN"/>
					<field bitlength="1" bitoffset="12" description="Discontinuous mode on injected channels" name="JDISCEN"/>
					<field bitlength="3" bitoffset="13" description="DISCNUM[2:0] bits (Discontinuous mode channel count)" name="DISCNUM"/>
					<field bitlength="1" bitoffset="22" description="Analog watchdog enable on injected channels" name="JAWDEN"/>
					<field bitlength="1" bitoffset="23" description="Analog watchdog enable on regular channels" name="AWDEN"/>
					<field bitlength="2" bitoffset="24" description="RES[2:0] bits (Resolution)" name="RES"/>
					<field bitlength="1" bitoffset="26" description="overrun interrupt enable" name="OVRIE"/>
				</register>
				<register access="rw" address="0x40012208" description="ADC control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="A/D Converter ON / OFF" name="ADON"/>
					<field bitlength="1" bitoffset="1" description="Continuous Conversion" name="CONT"/>
					<field bitlength="1" bitoffset="8" description="Direct Memory access mode" name="DMA"/>
					<field bitlength="1" bitoffset="9" description="DMA disable selection (Single ADC)" name="DDS"/>
					<field bitlength="1" bitoffset="10" description="End of conversion selection" name="EOCS"/>
					<field bitlength="1" bitoffset="11" description="Data Alignment" name="ALIGN"/>
					<field bitlength="4" bitoffset="16" description="JEXTSEL[3:0] bits (External event select for injected group)" name="JEXTSEL"/>
					<field bitlength="2" bitoffset="20" description="JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp)" name="JEXTEN"/>
					<field bitlength="1" bitoffset="22" description="Start Conversion of injected channels" name="JSWSTART"/>
					<field bitlength="4" bitoffset="24" description="EXTSEL[3:0] bits (External Event Select for regular group)" name="EXTSEL"/>
					<field bitlength="2" bitoffset="28" description="EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp)" name="EXTEN"/>
					<field bitlength="1" bitoffset="30" description="Start Conversion of regular channels" name="SWSTART"/>
				</register>
				<register access="rw" address="0x4001224c" description="ADC regular data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Regular data" name="DATA"/>
					<field bitlength="16" bitoffset="16" description="ADC2 data" name="ADC2DATA"/>
				</register>
				<register access="rw" address="0x40012224" description="ADC watchdog higher threshold register" name="HTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog high threshold" name="HT"/>
				</register>
				<register access="rw" address="0x4001223c" description="ADC injected data register 1" name="JDR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012240" description="ADC injected data register 2" name="JDR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012244" description="ADC injected data register 3" name="JDR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012248" description="ADC injected data register 4" name="JDR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Injected data" name="JDATA"/>
				</register>
				<register access="rw" address="0x40012214" description="ADC injected channel data offset register 1" name="JOFR1" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 1" name="JOFFSET1"/>
				</register>
				<register access="rw" address="0x40012218" description="ADC injected channel data offset register 2" name="JOFR2" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 2" name="JOFFSET2"/>
				</register>
				<register access="rw" address="0x4001221c" description="ADC injected channel data offset register 3" name="JOFR3" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 3" name="JOFFSET3"/>
				</register>
				<register access="rw" address="0x40012220" description="ADC injected channel data offset register 4" name="JOFR4" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Data offset for injected channel 4" name="JOFFSET4"/>
				</register>
				<register access="rw" address="0x40012238" description="ADC injected sequence register" name="JSQR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="JSQ1[4:0] bits (1st conversion in injected sequence)" name="JSQ1"/>
					<field bitlength="5" bitoffset="5" description="JSQ2[4:0] bits (2nd conversion in injected sequence)" name="JSQ2"/>
					<field bitlength="5" bitoffset="10" description="JSQ3[4:0] bits (3rd conversion in injected sequence)" name="JSQ3"/>
					<field bitlength="5" bitoffset="15" description="JSQ4[4:0] bits (4th conversion in injected sequence)" name="JSQ4"/>
					<field bitlength="2" bitoffset="20" description="JL[1:0] bits (Injected Sequence length)" name="JL"/>
				</register>
				<register access="rw" address="0x40012228" description="ADC watchdog lower threshold register" name="LTR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Analog watchdog low threshold" name="LT"/>
				</register>
				<register access="rw" address="0x4001220c" description="ADC sample time register 1" name="SMPR1" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP10[2:0] bits (Channel 10 Sample time selection)" name="SMP10"/>
					<field bitlength="3" bitoffset="3" description="SMP11[2:0] bits (Channel 11 Sample time selection)" name="SMP11"/>
					<field bitlength="3" bitoffset="6" description="SMP12[2:0] bits (Channel 12 Sample time selection)" name="SMP12"/>
					<field bitlength="3" bitoffset="9" description="SMP13[2:0] bits (Channel 13 Sample time selection)" name="SMP13"/>
					<field bitlength="3" bitoffset="12" description="SMP14[2:0] bits (Channel 14 Sample time selection)" name="SMP14"/>
					<field bitlength="3" bitoffset="15" description="SMP15[2:0] bits (Channel 15 Sample time selection)" name="SMP15"/>
					<field bitlength="3" bitoffset="18" description="SMP16[2:0] bits (Channel 16 Sample time selection)" name="SMP16"/>
					<field bitlength="3" bitoffset="21" description="SMP17[2:0] bits (Channel 17 Sample time selection)" name="SMP17"/>
					<field bitlength="3" bitoffset="24" description="SMP18[2:0] bits (Channel 18 Sample time selection)" name="SMP18"/>
				</register>
				<register access="rw" address="0x40012210" description="ADC sample time register 2" name="SMPR2" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMP0[2:0] bits (Channel 0 Sample time selection)" name="SMP0"/>
					<field bitlength="3" bitoffset="3" description="SMP1[2:0] bits (Channel 1 Sample time selection)" name="SMP1"/>
					<field bitlength="3" bitoffset="6" description="SMP2[2:0] bits (Channel 2 Sample time selection)" name="SMP2"/>
					<field bitlength="3" bitoffset="9" description="SMP3[2:0] bits (Channel 3 Sample time selection)" name="SMP3"/>
					<field bitlength="3" bitoffset="12" description="SMP4[2:0] bits (Channel 4 Sample time selection)" name="SMP4"/>
					<field bitlength="3" bitoffset="15" description="SMP5[2:0] bits (Channel 5 Sample time selection)" name="SMP5"/>
					<field bitlength="3" bitoffset="18" description="SMP6[2:0] bits (Channel 6 Sample time selection)" name="SMP6"/>
					<field bitlength="3" bitoffset="21" description="SMP7[2:0] bits (Channel 7 Sample time selection)" name="SMP7"/>
					<field bitlength="3" bitoffset="24" description="SMP8[2:0] bits (Channel 8 Sample time selection)" name="SMP8"/>
					<field bitlength="3" bitoffset="27" description="SMP9[2:0] bits (Channel 9 Sample time selection)" name="SMP9"/>
				</register>
				<register access="rw" address="0x4001222c" description="ADC regular sequence register 1" name="SQR1" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ13[4:0] bits (13th conversion in regular sequence)" name="SQ13"/>
					<field bitlength="5" bitoffset="5" description="SQ14[4:0] bits (14th conversion in regular sequence)" name="SQ14"/>
					<field bitlength="5" bitoffset="10" description="SQ15[4:0] bits (15th conversion in regular sequence)" name="SQ15"/>
					<field bitlength="5" bitoffset="15" description="SQ16[4:0] bits (16th conversion in regular sequence)" name="SQ16"/>
					<field bitlength="4" bitoffset="20" description="L[3:0] bits (Regular channel sequence length)" name="L"/>
				</register>
				<register access="rw" address="0x40012230" description="ADC regular sequence register 2" name="SQR2" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ7[4:0] bits (7th conversion in regular sequence)" name="SQ7"/>
					<field bitlength="5" bitoffset="5" description="SQ8[4:0] bits (8th conversion in regular sequence)" name="SQ8"/>
					<field bitlength="5" bitoffset="10" description="SQ9[4:0] bits (9th conversion in regular sequence)" name="SQ9"/>
					<field bitlength="5" bitoffset="15" description="SQ10[4:0] bits (10th conversion in regular sequence)" name="SQ10"/>
					<field bitlength="5" bitoffset="20" description="SQ11[4:0] bits (11th conversion in regular sequence)" name="SQ11"/>
					<field bitlength="5" bitoffset="25" description="SQ12[4:0] bits (12th conversion in regular sequence)" name="SQ12"/>
				</register>
				<register access="rw" address="0x40012234" description="ADC regular sequence register 3" name="SQR3" resetvalue="">
					<field bitlength="5" bitoffset="0" description="SQ1[4:0] bits (1st conversion in regular sequence)" name="SQ1"/>
					<field bitlength="5" bitoffset="5" description="SQ2[4:0] bits (2nd conversion in regular sequence)" name="SQ2"/>
					<field bitlength="5" bitoffset="10" description="SQ3[4:0] bits (3rd conversion in regular sequence)" name="SQ3"/>
					<field bitlength="5" bitoffset="15" description="SQ4[4:0] bits (4th conversion in regular sequence)" name="SQ4"/>
					<field bitlength="5" bitoffset="20" description="SQ5[4:0] bits (5th conversion in regular sequence)" name="SQ5"/>
					<field bitlength="5" bitoffset="25" description="SQ6[4:0] bits (6th conversion in regular sequence)" name="SQ6"/>
				</register>
				<register access="rw" address="0x40012200" description="ADC status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Analog watchdog flag" name="AWD"/>
					<field bitlength="1" bitoffset="1" description="End of conversion" name="EOC"/>
					<field bitlength="1" bitoffset="2" description="Injected channel end of conversion" name="JEOC"/>
					<field bitlength="1" bitoffset="3" description="Injected channel Start flag" name="JSTRT"/>
					<field bitlength="1" bitoffset="4" description="Regular channel Start flag" name="STRT"/>
					<field bitlength="1" bitoffset="5" description="Overrun flag" name="OVR"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="CAN">
			<registergroup description="" name="CAN1">
				<register access="rw" address="0x4000641c" description="CAN bit timing register" name="BTR" resetvalue="">
					<field bitlength="10" bitoffset="0" description="Baud Rate Prescaler" name="BRP"/>
					<field bitlength="4" bitoffset="16" description="Time Segment 1" name="TS1"/>
					<field bitlength="3" bitoffset="20" description="Time Segment 2" name="TS2"/>
					<field bitlength="2" bitoffset="24" description="Resynchronization Jump Width" name="SJW"/>
					<field bitlength="1" bitoffset="30" description="Loop Back Mode (Debug)" name="LBKM"/>
				</register>
				<register access="rw" address="0x40006418" description="CAN error status register" name="ESR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Warning Flag" name="EWGF"/>
					<field bitlength="1" bitoffset="1" description="Error Passive Flag" name="EPVF"/>
					<field bitlength="1" bitoffset="2" description="Bus-Off Flag" name="BOFF"/>
					<field bitlength="3" bitoffset="4" description="LEC[2:0] bits (Last Error Code)" name="LEC"/>
					<field bitlength="8" bitoffset="16" description="Least significant byte of the 9-bit Transmit Error Counter" name="TEC"/>
					<field bitlength="8" bitoffset="24" description="Receive Error Counter" name="REC"/>
				</register>
				<register access="rw" address="0x4000661c" description="CAN filter activation register" name="FA1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Active" name="FACT"/>
					<field bitlength="1" bitoffset="0" description="Filter 0 Active" name="FACT0"/>
					<field bitlength="1" bitoffset="1" description="Filter 1 Active" name="FACT1"/>
					<field bitlength="1" bitoffset="2" description="Filter 2 Active" name="FACT2"/>
					<field bitlength="1" bitoffset="3" description="Filter 3 Active" name="FACT3"/>
					<field bitlength="1" bitoffset="4" description="Filter 4 Active" name="FACT4"/>
					<field bitlength="1" bitoffset="5" description="Filter 5 Active" name="FACT5"/>
					<field bitlength="1" bitoffset="6" description="Filter 6 Active" name="FACT6"/>
					<field bitlength="1" bitoffset="7" description="Filter 7 Active" name="FACT7"/>
					<field bitlength="1" bitoffset="8" description="Filter 8 Active" name="FACT8"/>
					<field bitlength="1" bitoffset="9" description="Filter 9 Active" name="FACT9"/>
					<field bitlength="1" bitoffset="10" description="Filter 10 Active" name="FACT10"/>
					<field bitlength="1" bitoffset="11" description="Filter 11 Active" name="FACT11"/>
					<field bitlength="1" bitoffset="12" description="Filter 12 Active" name="FACT12"/>
					<field bitlength="1" bitoffset="13" description="Filter 13 Active" name="FACT13"/>
				</register>
				<register access="rw" address="0x40006614" description="CAN filter FIFO assignment register" name="FFA1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter FIFO Assignment" name="FFA"/>
					<field bitlength="1" bitoffset="0" description="Filter FIFO Assignment for Filter 0" name="FFA0"/>
					<field bitlength="1" bitoffset="1" description="Filter FIFO Assignment for Filter 1" name="FFA1"/>
					<field bitlength="1" bitoffset="2" description="Filter FIFO Assignment for Filter 2" name="FFA2"/>
					<field bitlength="1" bitoffset="3" description="Filter FIFO Assignment for Filter 3" name="FFA3"/>
					<field bitlength="1" bitoffset="4" description="Filter FIFO Assignment for Filter 4" name="FFA4"/>
					<field bitlength="1" bitoffset="5" description="Filter FIFO Assignment for Filter 5" name="FFA5"/>
					<field bitlength="1" bitoffset="6" description="Filter FIFO Assignment for Filter 6" name="FFA6"/>
					<field bitlength="1" bitoffset="7" description="Filter FIFO Assignment for Filter 7" name="FFA7"/>
					<field bitlength="1" bitoffset="8" description="Filter FIFO Assignment for Filter 8" name="FFA8"/>
					<field bitlength="1" bitoffset="9" description="Filter FIFO Assignment for Filter 9" name="FFA9"/>
					<field bitlength="1" bitoffset="10" description="Filter FIFO Assignment for Filter 10" name="FFA10"/>
					<field bitlength="1" bitoffset="11" description="Filter FIFO Assignment for Filter 11" name="FFA11"/>
					<field bitlength="1" bitoffset="12" description="Filter FIFO Assignment for Filter 12" name="FFA12"/>
					<field bitlength="1" bitoffset="13" description="Filter FIFO Assignment for Filter 13" name="FFA13"/>
				</register>
				<register access="rw" address="0x40006604" description="CAN filter mode register" name="FM1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Mode" name="FBM"/>
					<field bitlength="1" bitoffset="0" description="Filter Init Mode bit 0" name="FBM0"/>
					<field bitlength="1" bitoffset="1" description="Filter Init Mode bit 1" name="FBM1"/>
					<field bitlength="1" bitoffset="2" description="Filter Init Mode bit 2" name="FBM2"/>
					<field bitlength="1" bitoffset="3" description="Filter Init Mode bit 3" name="FBM3"/>
					<field bitlength="1" bitoffset="4" description="Filter Init Mode bit 4" name="FBM4"/>
					<field bitlength="1" bitoffset="5" description="Filter Init Mode bit 5" name="FBM5"/>
					<field bitlength="1" bitoffset="6" description="Filter Init Mode bit 6" name="FBM6"/>
					<field bitlength="1" bitoffset="7" description="Filter Init Mode bit 7" name="FBM7"/>
					<field bitlength="1" bitoffset="8" description="Filter Init Mode bit 8" name="FBM8"/>
					<field bitlength="1" bitoffset="9" description="Filter Init Mode bit 9" name="FBM9"/>
					<field bitlength="1" bitoffset="10" description="Filter Init Mode bit 10" name="FBM10"/>
					<field bitlength="1" bitoffset="11" description="Filter Init Mode bit 11" name="FBM11"/>
					<field bitlength="1" bitoffset="12" description="Filter Init Mode bit 12" name="FBM12"/>
					<field bitlength="1" bitoffset="13" description="Filter Init Mode bit 13" name="FBM13"/>
				</register>
				<register access="rw" address="0x40006600" description="CAN filter master register" name="FMR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Filter Init Mode" name="FINIT"/>
				</register>
				<register access="rw" address="0x4000660c" description="CAN filter scale register" name="FS1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Scale Configuration" name="FSC"/>
					<field bitlength="1" bitoffset="0" description="Filter Scale Configuration bit 0" name="FSC0"/>
					<field bitlength="1" bitoffset="1" description="Filter Scale Configuration bit 1" name="FSC1"/>
					<field bitlength="1" bitoffset="2" description="Filter Scale Configuration bit 2" name="FSC2"/>
					<field bitlength="1" bitoffset="3" description="Filter Scale Configuration bit 3" name="FSC3"/>
					<field bitlength="1" bitoffset="4" description="Filter Scale Configuration bit 4" name="FSC4"/>
					<field bitlength="1" bitoffset="5" description="Filter Scale Configuration bit 5" name="FSC5"/>
					<field bitlength="1" bitoffset="6" description="Filter Scale Configuration bit 6" name="FSC6"/>
					<field bitlength="1" bitoffset="7" description="Filter Scale Configuration bit 7" name="FSC7"/>
					<field bitlength="1" bitoffset="8" description="Filter Scale Configuration bit 8" name="FSC8"/>
					<field bitlength="1" bitoffset="9" description="Filter Scale Configuration bit 9" name="FSC9"/>
					<field bitlength="1" bitoffset="10" description="Filter Scale Configuration bit 10" name="FSC10"/>
					<field bitlength="1" bitoffset="11" description="Filter Scale Configuration bit 11" name="FSC11"/>
					<field bitlength="1" bitoffset="12" description="Filter Scale Configuration bit 12" name="FSC12"/>
					<field bitlength="1" bitoffset="13" description="Filter Scale Configuration bit 13" name="FSC13"/>
				</register>
				<register access="rw" address="0x40006414" description="CAN interrupt enable register" name="IER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Transmit Mailbox Empty Interrupt Enable" name="TMEIE"/>
					<field bitlength="1" bitoffset="1" description="FIFO Message Pending Interrupt Enable" name="FMPIE0"/>
					<field bitlength="1" bitoffset="2" description="FIFO Full Interrupt Enable" name="FFIE0"/>
					<field bitlength="1" bitoffset="3" description="FIFO Overrun Interrupt Enable" name="FOVIE0"/>
					<field bitlength="1" bitoffset="4" description="FIFO Message Pending Interrupt Enable" name="FMPIE1"/>
					<field bitlength="1" bitoffset="5" description="FIFO Full Interrupt Enable" name="FFIE1"/>
					<field bitlength="1" bitoffset="6" description="FIFO Overrun Interrupt Enable" name="FOVIE1"/>
					<field bitlength="1" bitoffset="8" description="Error Warning Interrupt Enable" name="EWGIE"/>
					<field bitlength="1" bitoffset="9" description="Error Passive Interrupt Enable" name="EPVIE"/>
					<field bitlength="1" bitoffset="10" description="Bus-Off Interrupt Enable" name="BOFIE"/>
					<field bitlength="1" bitoffset="11" description="Last Error Code Interrupt Enable" name="LECIE"/>
					<field bitlength="1" bitoffset="15" description="Error Interrupt Enable" name="ERRIE"/>
					<field bitlength="1" bitoffset="16" description="Wakeup Interrupt Enable" name="WKUIE"/>
					<field bitlength="1" bitoffset="17" description="Sleep Interrupt Enable" name="SLKIE"/>
				</register>
				<register access="rw" address="0x40006400" description="CAN master control register" name="MCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Initialization Request" name="INRQ"/>
					<field bitlength="1" bitoffset="1" description="Sleep Mode Request" name="SLEEP"/>
					<field bitlength="1" bitoffset="2" description="Transmit FIFO Priority" name="TXFP"/>
					<field bitlength="1" bitoffset="3" description="Receive FIFO Locked Mode" name="RFLM"/>
					<field bitlength="1" bitoffset="4" description="No Automatic Retransmission" name="NART"/>
					<field bitlength="1" bitoffset="5" description="Automatic Wakeup Mode" name="AWUM"/>
					<field bitlength="1" bitoffset="6" description="Automatic Bus-Off Management" name="ABOM"/>
					<field bitlength="1" bitoffset="7" description="Time Triggered Communication Mode" name="TTCM"/>
					<field bitlength="1" bitoffset="15" description="bxCAN software master reset" name="RESET"/>
				</register>
				<register access="rw" address="0x40006404" description="CAN master status register" name="MSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Initialization Acknowledge" name="INAK"/>
					<field bitlength="1" bitoffset="1" description="Sleep Acknowledge" name="SLAK"/>
					<field bitlength="1" bitoffset="2" description="Error Interrupt" name="ERRI"/>
					<field bitlength="1" bitoffset="3" description="Wakeup Interrupt" name="WKUI"/>
					<field bitlength="1" bitoffset="4" description="Sleep Acknowledge Interrupt" name="SLAKI"/>
					<field bitlength="1" bitoffset="8" description="Transmit Mode" name="TXM"/>
					<field bitlength="1" bitoffset="9" description="Receive Mode" name="RXM"/>
					<field bitlength="1" bitoffset="10" description="Last Sample Point" name="SAMP"/>
					<field bitlength="1" bitoffset="11" description="CAN Rx Signal" name="RX"/>
				</register>
				<register access="rw" address="0x4000640c" description="CAN receive FIFO 0 register" name="RF0R" resetvalue="">
					<field bitlength="2" bitoffset="0" description="FIFO 0 Message Pending" name="FMP0"/>
					<field bitlength="1" bitoffset="3" description="FIFO 0 Full" name="FULL0"/>
					<field bitlength="1" bitoffset="4" description="FIFO 0 Overrun" name="FOVR0"/>
					<field bitlength="1" bitoffset="5" description="Release FIFO 0 Output Mailbox" name="RFOM0"/>
				</register>
				<register access="rw" address="0x40006410" description="CAN receive FIFO 1 register" name="RF1R" resetvalue="">
					<field bitlength="2" bitoffset="0" description="FIFO 1 Message Pending" name="FMP1"/>
					<field bitlength="1" bitoffset="3" description="FIFO 1 Full" name="FULL1"/>
					<field bitlength="1" bitoffset="4" description="FIFO 1 Overrun" name="FOVR1"/>
					<field bitlength="1" bitoffset="5" description="Release FIFO 1 Output Mailbox" name="RFOM1"/>
				</register>
				<register access="rw" address="0x40006408" description="CAN transmit status register" name="TSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Request Completed Mailbox0" name="RQCP0"/>
					<field bitlength="1" bitoffset="1" description="Transmission OK of Mailbox0" name="TXOK0"/>
					<field bitlength="1" bitoffset="2" description="Arbitration Lost for Mailbox0" name="ALST0"/>
					<field bitlength="1" bitoffset="3" description="Transmission Error of Mailbox0" name="TERR0"/>
					<field bitlength="1" bitoffset="7" description="Abort Request for Mailbox0" name="ABRQ0"/>
					<field bitlength="1" bitoffset="8" description="Request Completed Mailbox1" name="RQCP1"/>
					<field bitlength="1" bitoffset="9" description="Transmission OK of Mailbox1" name="TXOK1"/>
					<field bitlength="1" bitoffset="10" description="Arbitration Lost for Mailbox1" name="ALST1"/>
					<field bitlength="1" bitoffset="11" description="Transmission Error of Mailbox1" name="TERR1"/>
					<field bitlength="1" bitoffset="15" description="Abort Request for Mailbox 1" name="ABRQ1"/>
					<field bitlength="1" bitoffset="16" description="Request Completed Mailbox2" name="RQCP2"/>
					<field bitlength="1" bitoffset="17" description="Transmission OK of Mailbox 2" name="TXOK2"/>
					<field bitlength="1" bitoffset="18" description="Arbitration Lost for mailbox 2" name="ALST2"/>
					<field bitlength="1" bitoffset="19" description="Transmission Error of Mailbox 2" name="TERR2"/>
					<field bitlength="1" bitoffset="23" description="Abort Request for Mailbox 2" name="ABRQ2"/>
					<field bitlength="2" bitoffset="24" description="Mailbox Code" name="CODE"/>
					<field bitlength="3" bitoffset="26" description="TME[2:0] bits" name="TME"/>
					<field bitlength="1" bitoffset="26" description="Transmit Mailbox 0 Empty" name="TME0"/>
					<field bitlength="1" bitoffset="27" description="Transmit Mailbox 1 Empty" name="TME1"/>
					<field bitlength="1" bitoffset="28" description="Transmit Mailbox 2 Empty" name="TME2"/>
					<field bitlength="3" bitoffset="29" description="LOW[2:0] bits" name="LOW"/>
					<field bitlength="1" bitoffset="29" description="Lowest Priority Flag for Mailbox 0" name="LOW0"/>
					<field bitlength="1" bitoffset="30" description="Lowest Priority Flag for Mailbox 1" name="LOW1"/>
					<field bitlength="1" bitoffset="31" description="Lowest Priority Flag for Mailbox 2" name="LOW2"/>
				</register>
				<register access="rw" address="0x400065b0" description="CAN FIFO MailBox" name="sFIFOMailBox" resetvalue=""/>
				<register access="rw" address="0x40006640" description="CAN Filter Register" name="sFilterRegister" resetvalue=""/>
				<register access="rw" address="0x40006580" description="CAN Tx MailBox" name="sTxMailBox" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="CAN2">
				<register access="rw" address="0x4000681c" description="CAN bit timing register" name="BTR" resetvalue="">
					<field bitlength="10" bitoffset="0" description="Baud Rate Prescaler" name="BRP"/>
					<field bitlength="4" bitoffset="16" description="Time Segment 1" name="TS1"/>
					<field bitlength="3" bitoffset="20" description="Time Segment 2" name="TS2"/>
					<field bitlength="2" bitoffset="24" description="Resynchronization Jump Width" name="SJW"/>
					<field bitlength="1" bitoffset="30" description="Loop Back Mode (Debug)" name="LBKM"/>
				</register>
				<register access="rw" address="0x40006818" description="CAN error status register" name="ESR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Warning Flag" name="EWGF"/>
					<field bitlength="1" bitoffset="1" description="Error Passive Flag" name="EPVF"/>
					<field bitlength="1" bitoffset="2" description="Bus-Off Flag" name="BOFF"/>
					<field bitlength="3" bitoffset="4" description="LEC[2:0] bits (Last Error Code)" name="LEC"/>
					<field bitlength="8" bitoffset="16" description="Least significant byte of the 9-bit Transmit Error Counter" name="TEC"/>
					<field bitlength="8" bitoffset="24" description="Receive Error Counter" name="REC"/>
				</register>
				<register access="rw" address="0x40006a1c" description="CAN filter activation register" name="FA1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Active" name="FACT"/>
					<field bitlength="1" bitoffset="0" description="Filter 0 Active" name="FACT0"/>
					<field bitlength="1" bitoffset="1" description="Filter 1 Active" name="FACT1"/>
					<field bitlength="1" bitoffset="2" description="Filter 2 Active" name="FACT2"/>
					<field bitlength="1" bitoffset="3" description="Filter 3 Active" name="FACT3"/>
					<field bitlength="1" bitoffset="4" description="Filter 4 Active" name="FACT4"/>
					<field bitlength="1" bitoffset="5" description="Filter 5 Active" name="FACT5"/>
					<field bitlength="1" bitoffset="6" description="Filter 6 Active" name="FACT6"/>
					<field bitlength="1" bitoffset="7" description="Filter 7 Active" name="FACT7"/>
					<field bitlength="1" bitoffset="8" description="Filter 8 Active" name="FACT8"/>
					<field bitlength="1" bitoffset="9" description="Filter 9 Active" name="FACT9"/>
					<field bitlength="1" bitoffset="10" description="Filter 10 Active" name="FACT10"/>
					<field bitlength="1" bitoffset="11" description="Filter 11 Active" name="FACT11"/>
					<field bitlength="1" bitoffset="12" description="Filter 12 Active" name="FACT12"/>
					<field bitlength="1" bitoffset="13" description="Filter 13 Active" name="FACT13"/>
				</register>
				<register access="rw" address="0x40006a14" description="CAN filter FIFO assignment register" name="FFA1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter FIFO Assignment" name="FFA"/>
					<field bitlength="1" bitoffset="0" description="Filter FIFO Assignment for Filter 0" name="FFA0"/>
					<field bitlength="1" bitoffset="1" description="Filter FIFO Assignment for Filter 1" name="FFA1"/>
					<field bitlength="1" bitoffset="2" description="Filter FIFO Assignment for Filter 2" name="FFA2"/>
					<field bitlength="1" bitoffset="3" description="Filter FIFO Assignment for Filter 3" name="FFA3"/>
					<field bitlength="1" bitoffset="4" description="Filter FIFO Assignment for Filter 4" name="FFA4"/>
					<field bitlength="1" bitoffset="5" description="Filter FIFO Assignment for Filter 5" name="FFA5"/>
					<field bitlength="1" bitoffset="6" description="Filter FIFO Assignment for Filter 6" name="FFA6"/>
					<field bitlength="1" bitoffset="7" description="Filter FIFO Assignment for Filter 7" name="FFA7"/>
					<field bitlength="1" bitoffset="8" description="Filter FIFO Assignment for Filter 8" name="FFA8"/>
					<field bitlength="1" bitoffset="9" description="Filter FIFO Assignment for Filter 9" name="FFA9"/>
					<field bitlength="1" bitoffset="10" description="Filter FIFO Assignment for Filter 10" name="FFA10"/>
					<field bitlength="1" bitoffset="11" description="Filter FIFO Assignment for Filter 11" name="FFA11"/>
					<field bitlength="1" bitoffset="12" description="Filter FIFO Assignment for Filter 12" name="FFA12"/>
					<field bitlength="1" bitoffset="13" description="Filter FIFO Assignment for Filter 13" name="FFA13"/>
				</register>
				<register access="rw" address="0x40006a04" description="CAN filter mode register" name="FM1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Mode" name="FBM"/>
					<field bitlength="1" bitoffset="0" description="Filter Init Mode bit 0" name="FBM0"/>
					<field bitlength="1" bitoffset="1" description="Filter Init Mode bit 1" name="FBM1"/>
					<field bitlength="1" bitoffset="2" description="Filter Init Mode bit 2" name="FBM2"/>
					<field bitlength="1" bitoffset="3" description="Filter Init Mode bit 3" name="FBM3"/>
					<field bitlength="1" bitoffset="4" description="Filter Init Mode bit 4" name="FBM4"/>
					<field bitlength="1" bitoffset="5" description="Filter Init Mode bit 5" name="FBM5"/>
					<field bitlength="1" bitoffset="6" description="Filter Init Mode bit 6" name="FBM6"/>
					<field bitlength="1" bitoffset="7" description="Filter Init Mode bit 7" name="FBM7"/>
					<field bitlength="1" bitoffset="8" description="Filter Init Mode bit 8" name="FBM8"/>
					<field bitlength="1" bitoffset="9" description="Filter Init Mode bit 9" name="FBM9"/>
					<field bitlength="1" bitoffset="10" description="Filter Init Mode bit 10" name="FBM10"/>
					<field bitlength="1" bitoffset="11" description="Filter Init Mode bit 11" name="FBM11"/>
					<field bitlength="1" bitoffset="12" description="Filter Init Mode bit 12" name="FBM12"/>
					<field bitlength="1" bitoffset="13" description="Filter Init Mode bit 13" name="FBM13"/>
				</register>
				<register access="rw" address="0x40006a00" description="CAN filter master register" name="FMR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Filter Init Mode" name="FINIT"/>
				</register>
				<register access="rw" address="0x40006a0c" description="CAN filter scale register" name="FS1R" resetvalue="">
					<field bitlength="14" bitoffset="0" description="Filter Scale Configuration" name="FSC"/>
					<field bitlength="1" bitoffset="0" description="Filter Scale Configuration bit 0" name="FSC0"/>
					<field bitlength="1" bitoffset="1" description="Filter Scale Configuration bit 1" name="FSC1"/>
					<field bitlength="1" bitoffset="2" description="Filter Scale Configuration bit 2" name="FSC2"/>
					<field bitlength="1" bitoffset="3" description="Filter Scale Configuration bit 3" name="FSC3"/>
					<field bitlength="1" bitoffset="4" description="Filter Scale Configuration bit 4" name="FSC4"/>
					<field bitlength="1" bitoffset="5" description="Filter Scale Configuration bit 5" name="FSC5"/>
					<field bitlength="1" bitoffset="6" description="Filter Scale Configuration bit 6" name="FSC6"/>
					<field bitlength="1" bitoffset="7" description="Filter Scale Configuration bit 7" name="FSC7"/>
					<field bitlength="1" bitoffset="8" description="Filter Scale Configuration bit 8" name="FSC8"/>
					<field bitlength="1" bitoffset="9" description="Filter Scale Configuration bit 9" name="FSC9"/>
					<field bitlength="1" bitoffset="10" description="Filter Scale Configuration bit 10" name="FSC10"/>
					<field bitlength="1" bitoffset="11" description="Filter Scale Configuration bit 11" name="FSC11"/>
					<field bitlength="1" bitoffset="12" description="Filter Scale Configuration bit 12" name="FSC12"/>
					<field bitlength="1" bitoffset="13" description="Filter Scale Configuration bit 13" name="FSC13"/>
				</register>
				<register access="rw" address="0x40006814" description="CAN interrupt enable register" name="IER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Transmit Mailbox Empty Interrupt Enable" name="TMEIE"/>
					<field bitlength="1" bitoffset="1" description="FIFO Message Pending Interrupt Enable" name="FMPIE0"/>
					<field bitlength="1" bitoffset="2" description="FIFO Full Interrupt Enable" name="FFIE0"/>
					<field bitlength="1" bitoffset="3" description="FIFO Overrun Interrupt Enable" name="FOVIE0"/>
					<field bitlength="1" bitoffset="4" description="FIFO Message Pending Interrupt Enable" name="FMPIE1"/>
					<field bitlength="1" bitoffset="5" description="FIFO Full Interrupt Enable" name="FFIE1"/>
					<field bitlength="1" bitoffset="6" description="FIFO Overrun Interrupt Enable" name="FOVIE1"/>
					<field bitlength="1" bitoffset="8" description="Error Warning Interrupt Enable" name="EWGIE"/>
					<field bitlength="1" bitoffset="9" description="Error Passive Interrupt Enable" name="EPVIE"/>
					<field bitlength="1" bitoffset="10" description="Bus-Off Interrupt Enable" name="BOFIE"/>
					<field bitlength="1" bitoffset="11" description="Last Error Code Interrupt Enable" name="LECIE"/>
					<field bitlength="1" bitoffset="15" description="Error Interrupt Enable" name="ERRIE"/>
					<field bitlength="1" bitoffset="16" description="Wakeup Interrupt Enable" name="WKUIE"/>
					<field bitlength="1" bitoffset="17" description="Sleep Interrupt Enable" name="SLKIE"/>
				</register>
				<register access="rw" address="0x40006800" description="CAN master control register" name="MCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Initialization Request" name="INRQ"/>
					<field bitlength="1" bitoffset="1" description="Sleep Mode Request" name="SLEEP"/>
					<field bitlength="1" bitoffset="2" description="Transmit FIFO Priority" name="TXFP"/>
					<field bitlength="1" bitoffset="3" description="Receive FIFO Locked Mode" name="RFLM"/>
					<field bitlength="1" bitoffset="4" description="No Automatic Retransmission" name="NART"/>
					<field bitlength="1" bitoffset="5" description="Automatic Wakeup Mode" name="AWUM"/>
					<field bitlength="1" bitoffset="6" description="Automatic Bus-Off Management" name="ABOM"/>
					<field bitlength="1" bitoffset="7" description="Time Triggered Communication Mode" name="TTCM"/>
					<field bitlength="1" bitoffset="15" description="bxCAN software master reset" name="RESET"/>
				</register>
				<register access="rw" address="0x40006804" description="CAN master status register" name="MSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Initialization Acknowledge" name="INAK"/>
					<field bitlength="1" bitoffset="1" description="Sleep Acknowledge" name="SLAK"/>
					<field bitlength="1" bitoffset="2" description="Error Interrupt" name="ERRI"/>
					<field bitlength="1" bitoffset="3" description="Wakeup Interrupt" name="WKUI"/>
					<field bitlength="1" bitoffset="4" description="Sleep Acknowledge Interrupt" name="SLAKI"/>
					<field bitlength="1" bitoffset="8" description="Transmit Mode" name="TXM"/>
					<field bitlength="1" bitoffset="9" description="Receive Mode" name="RXM"/>
					<field bitlength="1" bitoffset="10" description="Last Sample Point" name="SAMP"/>
					<field bitlength="1" bitoffset="11" description="CAN Rx Signal" name="RX"/>
				</register>
				<register access="rw" address="0x4000680c" description="CAN receive FIFO 0 register" name="RF0R" resetvalue="">
					<field bitlength="2" bitoffset="0" description="FIFO 0 Message Pending" name="FMP0"/>
					<field bitlength="1" bitoffset="3" description="FIFO 0 Full" name="FULL0"/>
					<field bitlength="1" bitoffset="4" description="FIFO 0 Overrun" name="FOVR0"/>
					<field bitlength="1" bitoffset="5" description="Release FIFO 0 Output Mailbox" name="RFOM0"/>
				</register>
				<register access="rw" address="0x40006810" description="CAN receive FIFO 1 register" name="RF1R" resetvalue="">
					<field bitlength="2" bitoffset="0" description="FIFO 1 Message Pending" name="FMP1"/>
					<field bitlength="1" bitoffset="3" description="FIFO 1 Full" name="FULL1"/>
					<field bitlength="1" bitoffset="4" description="FIFO 1 Overrun" name="FOVR1"/>
					<field bitlength="1" bitoffset="5" description="Release FIFO 1 Output Mailbox" name="RFOM1"/>
				</register>
				<register access="rw" address="0x40006808" description="CAN transmit status register" name="TSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Request Completed Mailbox0" name="RQCP0"/>
					<field bitlength="1" bitoffset="1" description="Transmission OK of Mailbox0" name="TXOK0"/>
					<field bitlength="1" bitoffset="2" description="Arbitration Lost for Mailbox0" name="ALST0"/>
					<field bitlength="1" bitoffset="3" description="Transmission Error of Mailbox0" name="TERR0"/>
					<field bitlength="1" bitoffset="7" description="Abort Request for Mailbox0" name="ABRQ0"/>
					<field bitlength="1" bitoffset="8" description="Request Completed Mailbox1" name="RQCP1"/>
					<field bitlength="1" bitoffset="9" description="Transmission OK of Mailbox1" name="TXOK1"/>
					<field bitlength="1" bitoffset="10" description="Arbitration Lost for Mailbox1" name="ALST1"/>
					<field bitlength="1" bitoffset="11" description="Transmission Error of Mailbox1" name="TERR1"/>
					<field bitlength="1" bitoffset="15" description="Abort Request for Mailbox 1" name="ABRQ1"/>
					<field bitlength="1" bitoffset="16" description="Request Completed Mailbox2" name="RQCP2"/>
					<field bitlength="1" bitoffset="17" description="Transmission OK of Mailbox 2" name="TXOK2"/>
					<field bitlength="1" bitoffset="18" description="Arbitration Lost for mailbox 2" name="ALST2"/>
					<field bitlength="1" bitoffset="19" description="Transmission Error of Mailbox 2" name="TERR2"/>
					<field bitlength="1" bitoffset="23" description="Abort Request for Mailbox 2" name="ABRQ2"/>
					<field bitlength="2" bitoffset="24" description="Mailbox Code" name="CODE"/>
					<field bitlength="3" bitoffset="26" description="TME[2:0] bits" name="TME"/>
					<field bitlength="1" bitoffset="26" description="Transmit Mailbox 0 Empty" name="TME0"/>
					<field bitlength="1" bitoffset="27" description="Transmit Mailbox 1 Empty" name="TME1"/>
					<field bitlength="1" bitoffset="28" description="Transmit Mailbox 2 Empty" name="TME2"/>
					<field bitlength="3" bitoffset="29" description="LOW[2:0] bits" name="LOW"/>
					<field bitlength="1" bitoffset="29" description="Lowest Priority Flag for Mailbox 0" name="LOW0"/>
					<field bitlength="1" bitoffset="30" description="Lowest Priority Flag for Mailbox 1" name="LOW1"/>
					<field bitlength="1" bitoffset="31" description="Lowest Priority Flag for Mailbox 2" name="LOW2"/>
				</register>
				<register access="rw" address="0x400069b0" description="CAN FIFO MailBox" name="sFIFOMailBox" resetvalue=""/>
				<register access="rw" address="0x40006a40" description="CAN Filter Register" name="sFilterRegister" resetvalue=""/>
				<register access="rw" address="0x40006980" description="CAN Tx MailBox" name="sTxMailBox" resetvalue=""/>
			</registergroup>
		</group>
		<group description="" name="DMA1">
			<registergroup description="" name="DMA1">
				<register access="rw" address="0x4002600c" description="DMA high interrupt flag clear register" name="HIFCR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="CTCIF7"/>
					<field bitlength="1" bitoffset="26" description="" name="CHTIF7"/>
					<field bitlength="1" bitoffset="25" description="" name="CTEIF7"/>
					<field bitlength="1" bitoffset="24" description="" name="CDMEIF7"/>
					<field bitlength="1" bitoffset="22" description="" name="CFEIF7"/>
					<field bitlength="1" bitoffset="21" description="" name="CTCIF6"/>
					<field bitlength="1" bitoffset="20" description="" name="CHTIF6"/>
					<field bitlength="1" bitoffset="19" description="" name="CTEIF6"/>
					<field bitlength="1" bitoffset="18" description="" name="CDMEIF6"/>
					<field bitlength="1" bitoffset="16" description="" name="CFEIF6"/>
					<field bitlength="1" bitoffset="11" description="" name="CTCIF5"/>
					<field bitlength="1" bitoffset="10" description="" name="CHTIF5"/>
					<field bitlength="1" bitoffset="9" description="" name="CTEIF5"/>
					<field bitlength="1" bitoffset="8" description="" name="CDMEIF5"/>
					<field bitlength="1" bitoffset="6" description="" name="CFEIF5"/>
					<field bitlength="1" bitoffset="5" description="" name="CTCIF4"/>
					<field bitlength="1" bitoffset="4" description="" name="CHTIF4"/>
					<field bitlength="1" bitoffset="3" description="" name="CTEIF4"/>
					<field bitlength="1" bitoffset="2" description="" name="CDMEIF4"/>
					<field bitlength="1" bitoffset="0" description="" name="CFEIF4"/>
				</register>
				<register access="rw" address="0x40026004" description="DMA high interrupt status register" name="HISR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="TCIF7"/>
					<field bitlength="1" bitoffset="26" description="" name="HTIF7"/>
					<field bitlength="1" bitoffset="25" description="" name="TEIF7"/>
					<field bitlength="1" bitoffset="24" description="" name="DMEIF7"/>
					<field bitlength="1" bitoffset="22" description="" name="FEIF7"/>
					<field bitlength="1" bitoffset="21" description="" name="TCIF6"/>
					<field bitlength="1" bitoffset="20" description="" name="HTIF6"/>
					<field bitlength="1" bitoffset="19" description="" name="TEIF6"/>
					<field bitlength="1" bitoffset="18" description="" name="DMEIF6"/>
					<field bitlength="1" bitoffset="16" description="" name="FEIF6"/>
					<field bitlength="1" bitoffset="11" description="" name="TCIF5"/>
					<field bitlength="1" bitoffset="10" description="" name="HTIF5"/>
					<field bitlength="1" bitoffset="9" description="" name="TEIF5"/>
					<field bitlength="1" bitoffset="8" description="" name="DMEIF5"/>
					<field bitlength="1" bitoffset="6" description="" name="FEIF5"/>
					<field bitlength="1" bitoffset="5" description="" name="TCIF4"/>
					<field bitlength="1" bitoffset="4" description="" name="HTIF4"/>
					<field bitlength="1" bitoffset="3" description="" name="TEIF4"/>
					<field bitlength="1" bitoffset="2" description="" name="DMEIF4"/>
					<field bitlength="1" bitoffset="0" description="" name="FEIF4"/>
				</register>
				<register access="rw" address="0x40026008" description="DMA low interrupt flag clear register" name="LIFCR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="CTCIF3"/>
					<field bitlength="1" bitoffset="26" description="" name="CHTIF3"/>
					<field bitlength="1" bitoffset="25" description="" name="CTEIF3"/>
					<field bitlength="1" bitoffset="24" description="" name="CDMEIF3"/>
					<field bitlength="1" bitoffset="22" description="" name="CFEIF3"/>
					<field bitlength="1" bitoffset="21" description="" name="CTCIF2"/>
					<field bitlength="1" bitoffset="20" description="" name="CHTIF2"/>
					<field bitlength="1" bitoffset="19" description="" name="CTEIF2"/>
					<field bitlength="1" bitoffset="18" description="" name="CDMEIF2"/>
					<field bitlength="1" bitoffset="16" description="" name="CFEIF2"/>
					<field bitlength="1" bitoffset="11" description="" name="CTCIF1"/>
					<field bitlength="1" bitoffset="10" description="" name="CHTIF1"/>
					<field bitlength="1" bitoffset="9" description="" name="CTEIF1"/>
					<field bitlength="1" bitoffset="8" description="" name="CDMEIF1"/>
					<field bitlength="1" bitoffset="6" description="" name="CFEIF1"/>
					<field bitlength="1" bitoffset="5" description="" name="CTCIF0"/>
					<field bitlength="1" bitoffset="4" description="" name="CHTIF0"/>
					<field bitlength="1" bitoffset="3" description="" name="CTEIF0"/>
					<field bitlength="1" bitoffset="2" description="" name="CDMEIF0"/>
					<field bitlength="1" bitoffset="0" description="" name="CFEIF0"/>
				</register>
				<register access="rw" address="0x40026000" description="DMA low interrupt status register" name="LISR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="TCIF3"/>
					<field bitlength="1" bitoffset="26" description="" name="HTIF3"/>
					<field bitlength="1" bitoffset="25" description="" name="TEIF3"/>
					<field bitlength="1" bitoffset="24" description="" name="DMEIF3"/>
					<field bitlength="1" bitoffset="22" description="" name="FEIF3"/>
					<field bitlength="1" bitoffset="21" description="" name="TCIF2"/>
					<field bitlength="1" bitoffset="20" description="" name="HTIF2"/>
					<field bitlength="1" bitoffset="19" description="" name="TEIF2"/>
					<field bitlength="1" bitoffset="18" description="" name="DMEIF2"/>
					<field bitlength="1" bitoffset="16" description="" name="FEIF2"/>
					<field bitlength="1" bitoffset="11" description="" name="TCIF1"/>
					<field bitlength="1" bitoffset="10" description="" name="HTIF1"/>
					<field bitlength="1" bitoffset="9" description="" name="TEIF1"/>
					<field bitlength="1" bitoffset="8" description="" name="DMEIF1"/>
					<field bitlength="1" bitoffset="6" description="" name="FEIF1"/>
					<field bitlength="1" bitoffset="5" description="" name="TCIF0"/>
					<field bitlength="1" bitoffset="4" description="" name="HTIF0"/>
					<field bitlength="1" bitoffset="3" description="" name="TEIF0"/>
					<field bitlength="1" bitoffset="2" description="" name="DMEIF0"/>
					<field bitlength="1" bitoffset="0" description="" name="FEIF0"/>
				</register>
			</registergroup>
			<registergroup description="" name="DMA1_Stream0">
				<register access="rw" address="0x40026010" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026024" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002601c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026020" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026014" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026018" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream1">
				<register access="rw" address="0x40026028" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002603c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026034" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026038" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002602c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026030" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream2">
				<register access="rw" address="0x40026040" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026054" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002604c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026050" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026044" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026048" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream3">
				<register access="rw" address="0x40026058" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002606c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026064" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026068" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002605c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026060" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream4">
				<register access="rw" address="0x40026070" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026084" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002607c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026080" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026074" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026078" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream5">
				<register access="rw" address="0x40026088" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002609c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026094" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026098" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002608c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026090" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream6">
				<register access="rw" address="0x400260a0" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x400260b4" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x400260ac" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x400260b0" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x400260a4" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x400260a8" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA1_Stream7">
				<register access="rw" address="0x400260b8" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x400260cc" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x400260c4" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x400260c8" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x400260bc" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x400260c0" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
		</group>
		<group description="" name="DMA2">
			<registergroup description="" name="DMA2">
				<register access="rw" address="0x4002640c" description="DMA high interrupt flag clear register" name="HIFCR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="CTCIF7"/>
					<field bitlength="1" bitoffset="26" description="" name="CHTIF7"/>
					<field bitlength="1" bitoffset="25" description="" name="CTEIF7"/>
					<field bitlength="1" bitoffset="24" description="" name="CDMEIF7"/>
					<field bitlength="1" bitoffset="22" description="" name="CFEIF7"/>
					<field bitlength="1" bitoffset="21" description="" name="CTCIF6"/>
					<field bitlength="1" bitoffset="20" description="" name="CHTIF6"/>
					<field bitlength="1" bitoffset="19" description="" name="CTEIF6"/>
					<field bitlength="1" bitoffset="18" description="" name="CDMEIF6"/>
					<field bitlength="1" bitoffset="16" description="" name="CFEIF6"/>
					<field bitlength="1" bitoffset="11" description="" name="CTCIF5"/>
					<field bitlength="1" bitoffset="10" description="" name="CHTIF5"/>
					<field bitlength="1" bitoffset="9" description="" name="CTEIF5"/>
					<field bitlength="1" bitoffset="8" description="" name="CDMEIF5"/>
					<field bitlength="1" bitoffset="6" description="" name="CFEIF5"/>
					<field bitlength="1" bitoffset="5" description="" name="CTCIF4"/>
					<field bitlength="1" bitoffset="4" description="" name="CHTIF4"/>
					<field bitlength="1" bitoffset="3" description="" name="CTEIF4"/>
					<field bitlength="1" bitoffset="2" description="" name="CDMEIF4"/>
					<field bitlength="1" bitoffset="0" description="" name="CFEIF4"/>
				</register>
				<register access="rw" address="0x40026404" description="DMA high interrupt status register" name="HISR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="TCIF7"/>
					<field bitlength="1" bitoffset="26" description="" name="HTIF7"/>
					<field bitlength="1" bitoffset="25" description="" name="TEIF7"/>
					<field bitlength="1" bitoffset="24" description="" name="DMEIF7"/>
					<field bitlength="1" bitoffset="22" description="" name="FEIF7"/>
					<field bitlength="1" bitoffset="21" description="" name="TCIF6"/>
					<field bitlength="1" bitoffset="20" description="" name="HTIF6"/>
					<field bitlength="1" bitoffset="19" description="" name="TEIF6"/>
					<field bitlength="1" bitoffset="18" description="" name="DMEIF6"/>
					<field bitlength="1" bitoffset="16" description="" name="FEIF6"/>
					<field bitlength="1" bitoffset="11" description="" name="TCIF5"/>
					<field bitlength="1" bitoffset="10" description="" name="HTIF5"/>
					<field bitlength="1" bitoffset="9" description="" name="TEIF5"/>
					<field bitlength="1" bitoffset="8" description="" name="DMEIF5"/>
					<field bitlength="1" bitoffset="6" description="" name="FEIF5"/>
					<field bitlength="1" bitoffset="5" description="" name="TCIF4"/>
					<field bitlength="1" bitoffset="4" description="" name="HTIF4"/>
					<field bitlength="1" bitoffset="3" description="" name="TEIF4"/>
					<field bitlength="1" bitoffset="2" description="" name="DMEIF4"/>
					<field bitlength="1" bitoffset="0" description="" name="FEIF4"/>
				</register>
				<register access="rw" address="0x40026408" description="DMA low interrupt flag clear register" name="LIFCR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="CTCIF3"/>
					<field bitlength="1" bitoffset="26" description="" name="CHTIF3"/>
					<field bitlength="1" bitoffset="25" description="" name="CTEIF3"/>
					<field bitlength="1" bitoffset="24" description="" name="CDMEIF3"/>
					<field bitlength="1" bitoffset="22" description="" name="CFEIF3"/>
					<field bitlength="1" bitoffset="21" description="" name="CTCIF2"/>
					<field bitlength="1" bitoffset="20" description="" name="CHTIF2"/>
					<field bitlength="1" bitoffset="19" description="" name="CTEIF2"/>
					<field bitlength="1" bitoffset="18" description="" name="CDMEIF2"/>
					<field bitlength="1" bitoffset="16" description="" name="CFEIF2"/>
					<field bitlength="1" bitoffset="11" description="" name="CTCIF1"/>
					<field bitlength="1" bitoffset="10" description="" name="CHTIF1"/>
					<field bitlength="1" bitoffset="9" description="" name="CTEIF1"/>
					<field bitlength="1" bitoffset="8" description="" name="CDMEIF1"/>
					<field bitlength="1" bitoffset="6" description="" name="CFEIF1"/>
					<field bitlength="1" bitoffset="5" description="" name="CTCIF0"/>
					<field bitlength="1" bitoffset="4" description="" name="CHTIF0"/>
					<field bitlength="1" bitoffset="3" description="" name="CTEIF0"/>
					<field bitlength="1" bitoffset="2" description="" name="CDMEIF0"/>
					<field bitlength="1" bitoffset="0" description="" name="CFEIF0"/>
				</register>
				<register access="rw" address="0x40026400" description="DMA low interrupt status register" name="LISR" resetvalue="">
					<field bitlength="1" bitoffset="27" description="" name="TCIF3"/>
					<field bitlength="1" bitoffset="26" description="" name="HTIF3"/>
					<field bitlength="1" bitoffset="25" description="" name="TEIF3"/>
					<field bitlength="1" bitoffset="24" description="" name="DMEIF3"/>
					<field bitlength="1" bitoffset="22" description="" name="FEIF3"/>
					<field bitlength="1" bitoffset="21" description="" name="TCIF2"/>
					<field bitlength="1" bitoffset="20" description="" name="HTIF2"/>
					<field bitlength="1" bitoffset="19" description="" name="TEIF2"/>
					<field bitlength="1" bitoffset="18" description="" name="DMEIF2"/>
					<field bitlength="1" bitoffset="16" description="" name="FEIF2"/>
					<field bitlength="1" bitoffset="11" description="" name="TCIF1"/>
					<field bitlength="1" bitoffset="10" description="" name="HTIF1"/>
					<field bitlength="1" bitoffset="9" description="" name="TEIF1"/>
					<field bitlength="1" bitoffset="8" description="" name="DMEIF1"/>
					<field bitlength="1" bitoffset="6" description="" name="FEIF1"/>
					<field bitlength="1" bitoffset="5" description="" name="TCIF0"/>
					<field bitlength="1" bitoffset="4" description="" name="HTIF0"/>
					<field bitlength="1" bitoffset="3" description="" name="TEIF0"/>
					<field bitlength="1" bitoffset="2" description="" name="DMEIF0"/>
					<field bitlength="1" bitoffset="0" description="" name="FEIF0"/>
				</register>
			</registergroup>
			<registergroup description="" name="DMA2_Stream0">
				<register access="rw" address="0x40026410" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026424" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002641c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026420" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026414" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026418" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream1">
				<register access="rw" address="0x40026428" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002643c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026434" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026438" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002642c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026430" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream2">
				<register access="rw" address="0x40026440" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026454" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002644c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026450" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026444" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026448" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream3">
				<register access="rw" address="0x40026458" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002646c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026464" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026468" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002645c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026460" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream4">
				<register access="rw" address="0x40026470" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x40026484" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x4002647c" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026480" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x40026474" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026478" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream5">
				<register access="rw" address="0x40026488" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x4002649c" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x40026494" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x40026498" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x4002648c" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x40026490" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream6">
				<register access="rw" address="0x400264a0" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x400264b4" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x400264ac" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x400264b0" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x400264a4" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x400264a8" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="DMA2_Stream7">
				<register access="rw" address="0x400264b8" description="DMA stream x configuration register" name="CR" resetvalue=""/>
				<register access="rw" address="0x400264cc" description="DMA stream x FIFO control register" name="FCR" resetvalue=""/>
				<register access="rw" address="0x400264c4" description="DMA stream x memory 0 address register" name="M0AR" resetvalue=""/>
				<register access="rw" address="0x400264c8" description="DMA stream x memory 1 address register" name="M1AR" resetvalue=""/>
				<register access="rw" address="0x400264bc" description="DMA stream x number of data register" name="NDTR" resetvalue=""/>
				<register access="rw" address="0x400264c0" description="DMA stream x peripheral address register" name="PAR" resetvalue=""/>
			</registergroup>
		</group>
		<group description="" name="Default">
			<registergroup description="" name="CRC">
				<register access="rw" address="0x40023008" description="CRC Control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="RESET bit" name="RESET"/>
				</register>
				<register access="rw" address="0x40023000" description="CRC Data register" name="DR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Data register bits" name="DR"/>
				</register>
				<register access="rw" address="0x40023004" description="CRC Independent data register" name="IDR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="General-purpose 8-bit data register bits" name="IDR"/>
				</register>
			</registergroup>
			<registergroup description="" name="CRYP">
				<register access="rw" address="0x50060000" description="CRYP control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="2" description="" name="ALGODIR"/>
					<field bitlength="3" bitoffset="3" description="" name="ALGOMODE"/>
					<field bitlength="2" bitoffset="-1" description="" name="ALGOMODE_TDES_ECB"/>
					<field bitlength="1" bitoffset="3" description="" name="ALGOMODE_TDES_CBC"/>
					<field bitlength="1" bitoffset="4" description="" name="ALGOMODE_DES_ECB"/>
					<field bitlength="2" bitoffset="3" description="" name="ALGOMODE_DES_CBC"/>
					<field bitlength="1" bitoffset="5" description="" name="ALGOMODE_AES_ECB"/>
					<field bitlength="3" bitoffset="3" description="" name="ALGOMODE_AES_CBC"/>
					<field bitlength="2" bitoffset="4" description="" name="ALGOMODE_AES_CTR"/>
					<field bitlength="3" bitoffset="3" description="" name="ALGOMODE_AES_KEY"/>
					<field bitlength="2" bitoffset="6" description="" name="DATATYPE"/>
					<field bitlength="2" bitoffset="8" description="" name="KEYSIZE"/>
					<field bitlength="1" bitoffset="14" description="" name="FFLUSH"/>
					<field bitlength="1" bitoffset="15" description="" name="CRYPEN"/>
				</register>
				<register access="rw" address="0x50060010" description="CRYP DMA control register" name="DMACR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DIEN"/>
					<field bitlength="1" bitoffset="1" description="" name="DOEN"/>
				</register>
				<register access="rw" address="0x5006000c" description="CRYP data output register" name="DOUT" resetvalue=""/>
				<register access="rw" address="0x50060008" description="CRYP data input register" name="DR" resetvalue=""/>
				<register access="rw" address="0x50060014" description="CRYP interrupt mask set/clear register" name="IMSCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="INIM"/>
					<field bitlength="1" bitoffset="1" description="" name="OUTIM"/>
				</register>
				<register access="rw" address="0x50060040" description="CRYP initialization vector left-word  register 0" name="IV0LR" resetvalue=""/>
				<register access="rw" address="0x50060044" description="CRYP initialization vector right-word register 0" name="IV0RR" resetvalue=""/>
				<register access="rw" address="0x50060048" description="CRYP initialization vector left-word  register 1" name="IV1LR" resetvalue=""/>
				<register access="rw" address="0x5006004c" description="CRYP initialization vector right-word register 1" name="IV1RR" resetvalue=""/>
				<register access="rw" address="0x50060020" description="CRYP key left  register 0" name="K0LR" resetvalue=""/>
				<register access="rw" address="0x50060024" description="CRYP key right register 0" name="K0RR" resetvalue=""/>
				<register access="rw" address="0x50060028" description="CRYP key left  register 1" name="K1LR" resetvalue=""/>
				<register access="rw" address="0x5006002c" description="CRYP key right register 1" name="K1RR" resetvalue=""/>
				<register access="rw" address="0x50060030" description="CRYP key left  register 2" name="K2LR" resetvalue=""/>
				<register access="rw" address="0x50060034" description="CRYP key right register 2" name="K2RR" resetvalue=""/>
				<register access="rw" address="0x50060038" description="CRYP key left  register 3" name="K3LR" resetvalue=""/>
				<register access="rw" address="0x5006003c" description="CRYP key right register 3" name="K3RR" resetvalue=""/>
				<register access="rw" address="0x5006001c" description="CRYP masked interrupt status register" name="MISR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="INMIS"/>
					<field bitlength="1" bitoffset="1" description="" name="OUTMIS"/>
				</register>
				<register access="rw" address="0x50060018" description="CRYP raw interrupt status register" name="RISR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="OUTRIS"/>
					<field bitlength="1" bitoffset="1" description="" name="INRIS"/>
				</register>
				<register access="rw" address="0x50060004" description="CRYP status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="IFEM"/>
					<field bitlength="1" bitoffset="1" description="" name="IFNF"/>
					<field bitlength="1" bitoffset="2" description="" name="OFNE"/>
					<field bitlength="1" bitoffset="3" description="" name="OFFU"/>
					<field bitlength="1" bitoffset="4" description="" name="BUSY"/>
				</register>
			</registergroup>
			<registergroup description="" name="DAC">
				<register access="rw" address="0x40007400" description="DAC control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="DAC channel1 enable" name="EN1"/>
					<field bitlength="1" bitoffset="1" description="DAC channel1 output buffer disable" name="BOFF1"/>
					<field bitlength="1" bitoffset="2" description="DAC channel1 Trigger enable" name="TEN1"/>
					<field bitlength="3" bitoffset="3" description="TSEL1[2:0] (DAC channel1 Trigger selection)" name="TSEL1"/>
					<field bitlength="2" bitoffset="6" description="WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable)" name="WAVE1"/>
					<field bitlength="4" bitoffset="8" description="MAMP1[3:0] (DAC channel1 Mask/Amplitude selector)" name="MAMP1"/>
					<field bitlength="1" bitoffset="12" description="DAC channel1 DMA enable" name="DMAEN1"/>
					<field bitlength="1" bitoffset="13" description="DAC channel1 DMA underrun interrupt enable  &gt;" name="DMAUDRIE1"/>
					<field bitlength="1" bitoffset="16" description="DAC channel2 enable" name="EN2"/>
					<field bitlength="1" bitoffset="17" description="DAC channel2 output buffer disable" name="BOFF2"/>
					<field bitlength="1" bitoffset="18" description="DAC channel2 Trigger enable" name="TEN2"/>
					<field bitlength="3" bitoffset="19" description="TSEL2[2:0] (DAC channel2 Trigger selection)" name="TSEL2"/>
					<field bitlength="2" bitoffset="22" description="WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable)" name="WAVE2"/>
					<field bitlength="4" bitoffset="24" description="MAMP2[3:0] (DAC channel2 Mask/Amplitude selector)" name="MAMP2"/>
					<field bitlength="1" bitoffset="28" description="DAC channel2 DMA enabled" name="DMAEN2"/>
					<field bitlength="1" bitoffset="29" description="DAC channel2 DMA underrun interrupt enable  &gt;" name="DMAUDRIE2"/>
				</register>
				<register access="rw" address="0x4000740c" description="DAC channel1 12-bit left aligned data holding register" name="DHR12L1" resetvalue="">
					<field bitlength="12" bitoffset="4" description="DAC channel1 12-bit Left aligned data" name="DACC1DHR"/>
				</register>
				<register access="rw" address="0x40007418" description="DAC channel2 12-bit left aligned data holding register" name="DHR12L2" resetvalue="">
					<field bitlength="12" bitoffset="4" description="DAC channel2 12-bit Left aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x40007424" description="DUAL DAC 12-bit left aligned data holding register" name="DHR12LD" resetvalue="">
					<field bitlength="12" bitoffset="4" description="DAC channel1 12-bit Left aligned data" name="DACC1DHR"/>
					<field bitlength="12" bitoffset="20" description="DAC channel2 12-bit Left aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x40007408" description="DAC channel1 12-bit right-aligned data holding register" name="DHR12R1" resetvalue="">
					<field bitlength="12" bitoffset="0" description="DAC channel1 12-bit Right aligned data" name="DACC1DHR"/>
				</register>
				<register access="rw" address="0x40007414" description="DAC channel2 12-bit right aligned data holding register" name="DHR12R2" resetvalue="">
					<field bitlength="12" bitoffset="0" description="DAC channel2 12-bit Right aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x40007420" description="Dual DAC 12-bit right-aligned data holding register" name="DHR12RD" resetvalue="">
					<field bitlength="12" bitoffset="0" description="DAC channel1 12-bit Right aligned data" name="DACC1DHR"/>
					<field bitlength="12" bitoffset="16" description="DAC channel2 12-bit Right aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x40007410" description="DAC channel1 8-bit right aligned data holding register" name="DHR8R1" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DAC channel1 8-bit Right aligned data" name="DACC1DHR"/>
				</register>
				<register access="rw" address="0x4000741c" description="DAC channel2 8-bit right-aligned data holding register" name="DHR8R2" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DAC channel2 8-bit Right aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x40007428" description="DUAL DAC 8-bit right aligned data holding register" name="DHR8RD" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DAC channel1 8-bit Right aligned data" name="DACC1DHR"/>
					<field bitlength="8" bitoffset="8" description="DAC channel2 8-bit Right aligned data" name="DACC2DHR"/>
				</register>
				<register access="rw" address="0x4000742c" description="DAC channel1 data output register" name="DOR1" resetvalue="">
					<field bitlength="12" bitoffset="0" description="DAC channel1 data output" name="DACC1DOR"/>
				</register>
				<register access="rw" address="0x40007430" description="DAC channel2 data output register" name="DOR2" resetvalue="">
					<field bitlength="12" bitoffset="0" description="DAC channel2 data output" name="DACC2DOR"/>
				</register>
				<register access="rw" address="0x40007434" description="DAC status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="13" description="DAC channel1 DMA underrun flag" name="DMAUDR1"/>
					<field bitlength="1" bitoffset="29" description="DAC channel2 DMA underrun flag" name="DMAUDR2"/>
				</register>
				<register access="rw" address="0x40007404" description="DAC software trigger register" name="SWTRIGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="DAC channel1 software trigger" name="SWTRIG1"/>
					<field bitlength="1" bitoffset="1" description="DAC channel2 software trigger" name="SWTRIG2"/>
				</register>
			</registergroup>
			<registergroup description="" name="DBGMCU">
				<register access="rw" address="0xe0042008" description="Debug MCU APB1 freeze register" name="APB1FZ" resetvalue=""/>
				<register access="rw" address="0xe004200c" description="Debug MCU APB2 freeze register" name="APB2FZ" resetvalue=""/>
				<register access="rw" address="0xe0042004" description="Debug MCU configuration register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DBG_SLEEP"/>
					<field bitlength="1" bitoffset="1" description="" name="DBG_STOP"/>
					<field bitlength="1" bitoffset="2" description="" name="DBG_STANDBY"/>
					<field bitlength="1" bitoffset="5" description="" name="TRACE_IOEN"/>
					<field bitlength="2" bitoffset="6" description="" name="TRACE_MODE"/>
				</register>
				<register access="rw" address="0xe0042000" description="MCU device ID code" name="IDCODE" resetvalue="">
					<field bitlength="12" bitoffset="0" description="" name="DEV_ID"/>
					<field bitlength="16" bitoffset="16" description="" name="REV_ID"/>
				</register>
			</registergroup>
			<registergroup description="" name="DCMI">
				<register access="rw" address="0x50050000" description="DCMI control register 1" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="CAPTURE"/>
					<field bitlength="1" bitoffset="1" description="" name="CM"/>
					<field bitlength="1" bitoffset="2" description="" name="CROP"/>
					<field bitlength="1" bitoffset="3" description="" name="JPEG"/>
					<field bitlength="1" bitoffset="4" description="" name="ESS"/>
					<field bitlength="1" bitoffset="5" description="" name="PCKPOL"/>
					<field bitlength="1" bitoffset="6" description="" name="HSPOL"/>
					<field bitlength="1" bitoffset="7" description="" name="VSPOL"/>
					<field bitlength="1" bitoffset="12" description="" name="CRE"/>
					<field bitlength="1" bitoffset="14" description="" name="ENABLE"/>
				</register>
				<register access="rw" address="0x50050024" description="DCMI crop window size" name="CWSIZER" resetvalue=""/>
				<register access="rw" address="0x50050020" description="DCMI crop window start" name="CWSTRTR" resetvalue=""/>
				<register access="rw" address="0x50050028" description="DCMI data register" name="DR" resetvalue=""/>
				<register access="rw" address="0x50050018" description="DCMI embedded synchronization code register" name="ESCR" resetvalue=""/>
				<register access="rw" address="0x5005001c" description="DCMI embedded synchronization unmask register" name="ESUR" resetvalue=""/>
				<register access="rw" address="0x50050014" description="DCMI interrupt clear register" name="ICR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FRAME_ISC"/>
					<field bitlength="1" bitoffset="1" description="" name="OVF_ISC"/>
					<field bitlength="1" bitoffset="2" description="" name="ERR_ISC"/>
					<field bitlength="1" bitoffset="3" description="" name="VSYNC_ISC"/>
					<field bitlength="1" bitoffset="4" description="" name="LINE_ISC"/>
				</register>
				<register access="rw" address="0x5005000c" description="DCMI interrupt enable register" name="IER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FRAME_IE"/>
					<field bitlength="1" bitoffset="1" description="" name="OVF_IE"/>
					<field bitlength="1" bitoffset="2" description="" name="ERR_IE"/>
					<field bitlength="1" bitoffset="3" description="" name="VSYNC_IE"/>
					<field bitlength="1" bitoffset="4" description="" name="LINE_IE"/>
				</register>
				<register access="rw" address="0x50050010" description="DCMI masked interrupt status register" name="MISR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FRAME_MIS"/>
					<field bitlength="1" bitoffset="1" description="" name="OVF_MIS"/>
					<field bitlength="1" bitoffset="2" description="" name="ERR_MIS"/>
					<field bitlength="1" bitoffset="3" description="" name="VSYNC_MIS"/>
					<field bitlength="1" bitoffset="4" description="" name="LINE_MIS"/>
				</register>
				<register access="rw" address="0x50050008" description="DCMI raw interrupt status register" name="RISR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FRAME_RIS"/>
					<field bitlength="1" bitoffset="1" description="" name="OVF_RIS"/>
					<field bitlength="1" bitoffset="2" description="" name="ERR_RIS"/>
					<field bitlength="1" bitoffset="3" description="" name="VSYNC_RIS"/>
					<field bitlength="1" bitoffset="4" description="" name="LINE_RIS"/>
				</register>
				<register access="rw" address="0x50050004" description="DCMI status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="HSYNC"/>
					<field bitlength="1" bitoffset="1" description="" name="VSYNC"/>
					<field bitlength="1" bitoffset="2" description="" name="FNE"/>
				</register>
			</registergroup>
			<registergroup description="" name="ETH">
				<register access="rw" address="0x40029000" description="" name="DMABMR" resetvalue="">
					<field bitlength="1" bitoffset="25" description="" name="AAB"/>
					<field bitlength="1" bitoffset="24" description="" name="FPM"/>
					<field bitlength="1" bitoffset="23" description="" name="USP"/>
					<field bitlength="6" bitoffset="17" description="" name="RDP"/>
					<field bitlength="1" bitoffset="17" description="" name="RDP_1Beat"/>
					<field bitlength="1" bitoffset="18" description="" name="RDP_2Beat"/>
					<field bitlength="1" bitoffset="19" description="" name="RDP_4Beat"/>
					<field bitlength="1" bitoffset="20" description="" name="RDP_8Beat"/>
					<field bitlength="1" bitoffset="21" description="" name="RDP_16Beat"/>
					<field bitlength="1" bitoffset="22" description="" name="RDP_32Beat"/>
					<field bitlength="8" bitoffset="17" description="" name="RDP_4xPBL_4Beat"/>
					<field bitlength="7" bitoffset="18" description="" name="RDP_4xPBL_8Beat"/>
					<field bitlength="6" bitoffset="19" description="" name="RDP_4xPBL_16Beat"/>
					<field bitlength="5" bitoffset="20" description="" name="RDP_4xPBL_32Beat"/>
					<field bitlength="4" bitoffset="21" description="" name="RDP_4xPBL_64Beat"/>
					<field bitlength="3" bitoffset="22" description="" name="RDP_4xPBL_128Beat"/>
					<field bitlength="1" bitoffset="16" description="" name="FB"/>
					<field bitlength="2" bitoffset="14" description="" name="RTPR"/>
					<field bitlength="6" bitoffset="8" description="" name="PBL"/>
					<field bitlength="1" bitoffset="8" description="" name="PBL_1Beat"/>
					<field bitlength="1" bitoffset="9" description="" name="PBL_2Beat"/>
					<field bitlength="1" bitoffset="10" description="" name="PBL_4Beat"/>
					<field bitlength="1" bitoffset="11" description="" name="PBL_8Beat"/>
					<field bitlength="1" bitoffset="12" description="" name="PBL_16Beat"/>
					<field bitlength="1" bitoffset="13" description="" name="PBL_32Beat"/>
					<field bitlength="17" bitoffset="8" description="" name="PBL_4xPBL_4Beat"/>
					<field bitlength="16" bitoffset="9" description="" name="PBL_4xPBL_8Beat"/>
					<field bitlength="15" bitoffset="10" description="" name="PBL_4xPBL_16Beat"/>
					<field bitlength="14" bitoffset="11" description="" name="PBL_4xPBL_32Beat"/>
					<field bitlength="13" bitoffset="12" description="" name="PBL_4xPBL_64Beat"/>
					<field bitlength="12" bitoffset="13" description="" name="PBL_4xPBL_128Beat"/>
					<field bitlength="1" bitoffset="7" description="" name="EDE"/>
					<field bitlength="5" bitoffset="2" description="" name="DSL"/>
					<field bitlength="1" bitoffset="1" description="" name="DA"/>
					<field bitlength="1" bitoffset="0" description="" name="SR"/>
				</register>
				<register access="rw" address="0x40029054" description="" name="DMACHRBAR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HRBAP"/>
				</register>
				<register access="rw" address="0x4002904c" description="" name="DMACHRDR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HRDAP"/>
				</register>
				<register access="rw" address="0x40029050" description="" name="DMACHTBAR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HTBAP"/>
				</register>
				<register access="rw" address="0x40029048" description="" name="DMACHTDR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HTDAP"/>
				</register>
				<register access="rw" address="0x4002901c" description="" name="DMAIER" resetvalue="">
					<field bitlength="1" bitoffset="16" description="" name="NISE"/>
					<field bitlength="1" bitoffset="15" description="" name="AISE"/>
					<field bitlength="1" bitoffset="14" description="" name="ERIE"/>
					<field bitlength="1" bitoffset="13" description="" name="FBEIE"/>
					<field bitlength="1" bitoffset="10" description="" name="ETIE"/>
					<field bitlength="1" bitoffset="9" description="" name="RWTIE"/>
					<field bitlength="1" bitoffset="8" description="" name="RPSIE"/>
					<field bitlength="1" bitoffset="7" description="" name="RBUIE"/>
					<field bitlength="1" bitoffset="6" description="" name="RIE"/>
					<field bitlength="1" bitoffset="5" description="" name="TUIE"/>
					<field bitlength="1" bitoffset="4" description="" name="ROIE"/>
					<field bitlength="1" bitoffset="3" description="" name="TJTIE"/>
					<field bitlength="1" bitoffset="2" description="" name="TBUIE"/>
					<field bitlength="1" bitoffset="1" description="" name="TPSIE"/>
					<field bitlength="1" bitoffset="0" description="" name="TIE"/>
				</register>
				<register access="rw" address="0x40029020" description="" name="DMAMFBOCR" resetvalue="">
					<field bitlength="1" bitoffset="28" description="" name="OFOC"/>
					<field bitlength="11" bitoffset="17" description="" name="MFA"/>
					<field bitlength="1" bitoffset="16" description="" name="OMFC"/>
					<field bitlength="16" bitoffset="0" description="" name="MFC"/>
				</register>
				<register access="rw" address="0x40029018" description="" name="DMAOMR" resetvalue="">
					<field bitlength="1" bitoffset="26" description="" name="DTCEFD"/>
					<field bitlength="1" bitoffset="25" description="" name="RSF"/>
					<field bitlength="1" bitoffset="24" description="" name="DFRF"/>
					<field bitlength="1" bitoffset="21" description="" name="TSF"/>
					<field bitlength="1" bitoffset="20" description="" name="FTF"/>
					<field bitlength="3" bitoffset="14" description="" name="TTC"/>
					<field bitlength="2" bitoffset="-1" description="" name="TTC_64Bytes"/>
					<field bitlength="1" bitoffset="14" description="" name="TTC_128Bytes"/>
					<field bitlength="1" bitoffset="15" description="" name="TTC_192Bytes"/>
					<field bitlength="2" bitoffset="14" description="" name="TTC_256Bytes"/>
					<field bitlength="1" bitoffset="16" description="" name="TTC_40Bytes"/>
					<field bitlength="3" bitoffset="14" description="" name="TTC_32Bytes"/>
					<field bitlength="2" bitoffset="15" description="" name="TTC_24Bytes"/>
					<field bitlength="3" bitoffset="14" description="" name="TTC_16Bytes"/>
					<field bitlength="1" bitoffset="13" description="" name="ST"/>
					<field bitlength="1" bitoffset="7" description="" name="FEF"/>
					<field bitlength="1" bitoffset="6" description="" name="FUGF"/>
					<field bitlength="2" bitoffset="3" description="" name="RTC"/>
					<field bitlength="2" bitoffset="-1" description="" name="RTC_64Bytes"/>
					<field bitlength="1" bitoffset="3" description="" name="RTC_32Bytes"/>
					<field bitlength="1" bitoffset="4" description="" name="RTC_96Bytes"/>
					<field bitlength="2" bitoffset="3" description="" name="RTC_128Bytes"/>
					<field bitlength="1" bitoffset="2" description="" name="OSF"/>
					<field bitlength="1" bitoffset="1" description="" name="SR"/>
				</register>
				<register access="rw" address="0x4002900c" description="" name="DMARDLAR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="SRL"/>
				</register>
				<register access="rw" address="0x40029008" description="" name="DMARPDR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="RPD"/>
				</register>
				<register access="rw" address="0x40029024" description="" name="DMARSWTR" resetvalue=""/>
				<register access="rw" address="0x40029014" description="" name="DMASR" resetvalue="">
					<field bitlength="1" bitoffset="29" description="" name="TSTS"/>
					<field bitlength="1" bitoffset="28" description="" name="PMTS"/>
					<field bitlength="1" bitoffset="27" description="" name="MMCS"/>
					<field bitlength="3" bitoffset="23" description="" name="EBS"/>
					<field bitlength="1" bitoffset="25" description="" name="EBS_DescAccess"/>
					<field bitlength="1" bitoffset="24" description="" name="EBS_ReadTransf"/>
					<field bitlength="1" bitoffset="23" description="" name="EBS_DataTransfTx"/>
					<field bitlength="3" bitoffset="20" description="" name="TPS"/>
					<field bitlength="2" bitoffset="-1" description="" name="TPS_Stopped"/>
					<field bitlength="1" bitoffset="20" description="" name="TPS_Fetching"/>
					<field bitlength="1" bitoffset="21" description="" name="TPS_Waiting"/>
					<field bitlength="2" bitoffset="20" description="" name="TPS_Reading"/>
					<field bitlength="2" bitoffset="21" description="" name="TPS_Suspended"/>
					<field bitlength="3" bitoffset="20" description="" name="TPS_Closing"/>
					<field bitlength="3" bitoffset="17" description="" name="RPS"/>
					<field bitlength="2" bitoffset="-1" description="" name="RPS_Stopped"/>
					<field bitlength="1" bitoffset="17" description="" name="RPS_Fetching"/>
					<field bitlength="2" bitoffset="17" description="" name="RPS_Waiting"/>
					<field bitlength="1" bitoffset="19" description="" name="RPS_Suspended"/>
					<field bitlength="3" bitoffset="17" description="" name="RPS_Closing"/>
					<field bitlength="3" bitoffset="17" description="" name="RPS_Queuing"/>
					<field bitlength="1" bitoffset="16" description="" name="NIS"/>
					<field bitlength="1" bitoffset="15" description="" name="AIS"/>
					<field bitlength="1" bitoffset="14" description="" name="ERS"/>
					<field bitlength="1" bitoffset="13" description="" name="FBES"/>
					<field bitlength="1" bitoffset="10" description="" name="ETS"/>
					<field bitlength="1" bitoffset="9" description="" name="RWTS"/>
					<field bitlength="1" bitoffset="8" description="" name="RPSS"/>
					<field bitlength="1" bitoffset="7" description="" name="RBUS"/>
					<field bitlength="1" bitoffset="6" description="" name="RS"/>
					<field bitlength="1" bitoffset="5" description="" name="TUS"/>
					<field bitlength="1" bitoffset="4" description="" name="ROS"/>
					<field bitlength="1" bitoffset="3" description="" name="TJTS"/>
					<field bitlength="1" bitoffset="2" description="" name="TBUS"/>
					<field bitlength="1" bitoffset="1" description="" name="TPSS"/>
					<field bitlength="1" bitoffset="0" description="" name="TS"/>
				</register>
				<register access="rw" address="0x40029010" description="" name="DMATDLAR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="STL"/>
				</register>
				<register access="rw" address="0x40029004" description="" name="DMATPDR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TPD"/>
				</register>
				<register access="rw" address="0x40028040" description="" name="MACA0HR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="" name="MACA0H"/>
				</register>
				<register access="rw" address="0x40028044" description="" name="MACA0LR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="MACA0L"/>
				</register>
				<register access="rw" address="0x40028048" description="" name="MACA1HR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="AE"/>
					<field bitlength="1" bitoffset="30" description="" name="SA"/>
					<field bitlength="6" bitoffset="24" description="" name="MBC"/>
					<field bitlength="16" bitoffset="0" description="" name="MACA1H"/>
				</register>
				<register access="rw" address="0x4002804c" description="" name="MACA1LR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="MACA1L"/>
				</register>
				<register access="rw" address="0x40028050" description="" name="MACA2HR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="AE"/>
					<field bitlength="1" bitoffset="30" description="" name="SA"/>
					<field bitlength="6" bitoffset="24" description="" name="MBC"/>
					<field bitlength="16" bitoffset="0" description="" name="MACA2H"/>
				</register>
				<register access="rw" address="0x40028054" description="" name="MACA2LR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="MACA2L"/>
				</register>
				<register access="rw" address="0x40028058" description="" name="MACA3HR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="AE"/>
					<field bitlength="1" bitoffset="30" description="" name="SA"/>
					<field bitlength="6" bitoffset="24" description="" name="MBC"/>
					<field bitlength="16" bitoffset="0" description="" name="MACA3H"/>
				</register>
				<register access="rw" address="0x4002805c" description="" name="MACA3LR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="MACA3L"/>
				</register>
				<register access="rw" address="0x40028000" description="" name="MACCR" resetvalue="">
					<field bitlength="1" bitoffset="23" description="" name="WD"/>
					<field bitlength="1" bitoffset="22" description="" name="JD"/>
					<field bitlength="3" bitoffset="17" description="" name="IFG"/>
					<field bitlength="2" bitoffset="-1" description="" name="IFG_96Bit"/>
					<field bitlength="1" bitoffset="17" description="" name="IFG_88Bit"/>
					<field bitlength="1" bitoffset="18" description="" name="IFG_80Bit"/>
					<field bitlength="2" bitoffset="17" description="" name="IFG_72Bit"/>
					<field bitlength="1" bitoffset="19" description="" name="IFG_64Bit"/>
					<field bitlength="3" bitoffset="17" description="" name="IFG_56Bit"/>
					<field bitlength="2" bitoffset="18" description="" name="IFG_48Bit"/>
					<field bitlength="3" bitoffset="17" description="" name="IFG_40Bit"/>
					<field bitlength="1" bitoffset="16" description="" name="CSD"/>
					<field bitlength="1" bitoffset="14" description="" name="FES"/>
					<field bitlength="1" bitoffset="13" description="" name="ROD"/>
					<field bitlength="1" bitoffset="12" description="" name="LM"/>
					<field bitlength="1" bitoffset="11" description="" name="DM"/>
					<field bitlength="1" bitoffset="10" description="" name="IPCO"/>
					<field bitlength="1" bitoffset="9" description="" name="RD"/>
					<field bitlength="1" bitoffset="7" description="" name="APCS"/>
					<field bitlength="2" bitoffset="5" description="" name="BL"/>
					<field bitlength="1" bitoffset="4" description="" name="DC"/>
					<field bitlength="1" bitoffset="3" description="" name="TE"/>
					<field bitlength="1" bitoffset="2" description="" name="RE"/>
				</register>
				<register access="rw" address="0x40028018" description="" name="MACFCR" resetvalue="">
					<field bitlength="16" bitoffset="16" description="" name="PT"/>
					<field bitlength="1" bitoffset="7" description="" name="ZQPD"/>
					<field bitlength="2" bitoffset="4" description="" name="PLT"/>
					<field bitlength="2" bitoffset="-1" description="" name="PLT_Minus4"/>
					<field bitlength="1" bitoffset="4" description="" name="PLT_Minus28"/>
					<field bitlength="1" bitoffset="5" description="" name="PLT_Minus144"/>
					<field bitlength="2" bitoffset="4" description="" name="PLT_Minus256"/>
					<field bitlength="1" bitoffset="3" description="" name="UPFD"/>
					<field bitlength="1" bitoffset="2" description="" name="RFCE"/>
					<field bitlength="1" bitoffset="1" description="" name="TFCE"/>
					<field bitlength="1" bitoffset="0" description="" name="FCBBPA"/>
				</register>
				<register access="rw" address="0x40028004" description="" name="MACFFR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="RA"/>
					<field bitlength="1" bitoffset="10" description="" name="HPF"/>
					<field bitlength="1" bitoffset="9" description="" name="SAF"/>
					<field bitlength="1" bitoffset="8" description="" name="SAIF"/>
					<field bitlength="2" bitoffset="6" description="" name="PCF"/>
					<field bitlength="1" bitoffset="6" description="" name="PCF_BlockAll"/>
					<field bitlength="1" bitoffset="7" description="" name="PCF_ForwardAll"/>
					<field bitlength="2" bitoffset="6" description="" name="PCF_ForwardPassedAddrFilter"/>
					<field bitlength="1" bitoffset="5" description="" name="BFD"/>
					<field bitlength="1" bitoffset="4" description="" name="PAM"/>
					<field bitlength="1" bitoffset="3" description="" name="DAIF"/>
					<field bitlength="1" bitoffset="2" description="" name="HM"/>
					<field bitlength="1" bitoffset="1" description="" name="HU"/>
					<field bitlength="1" bitoffset="0" description="" name="PM"/>
				</register>
				<register access="rw" address="0x40028008" description="" name="MACHTHR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HTH"/>
				</register>
				<register access="rw" address="0x4002800c" description="" name="MACHTLR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="HTL"/>
				</register>
				<register access="rw" address="0x4002803c" description="" name="MACIMR" resetvalue="">
					<field bitlength="1" bitoffset="9" description="" name="TSTIM"/>
					<field bitlength="1" bitoffset="3" description="" name="PMTIM"/>
				</register>
				<register access="rw" address="0x40028010" description="" name="MACMIIAR" resetvalue="">
					<field bitlength="5" bitoffset="11" description="" name="PA"/>
					<field bitlength="5" bitoffset="6" description="" name="MR"/>
					<field bitlength="3" bitoffset="2" description="" name="CR"/>
					<field bitlength="2" bitoffset="-1" description="" name="CR_Div42"/>
					<field bitlength="1" bitoffset="2" description="" name="CR_Div62"/>
					<field bitlength="1" bitoffset="3" description="" name="CR_Div16"/>
					<field bitlength="2" bitoffset="2" description="" name="CR_Div26"/>
					<field bitlength="1" bitoffset="1" description="" name="MW"/>
					<field bitlength="1" bitoffset="0" description="" name="MB"/>
				</register>
				<register access="rw" address="0x40028014" description="" name="MACMIIDR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="" name="MD"/>
				</register>
				<register access="rw" address="0x4002802c" description="" name="MACPMTCSR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="WFFRPR"/>
					<field bitlength="1" bitoffset="9" description="" name="GU"/>
					<field bitlength="1" bitoffset="6" description="" name="WFR"/>
					<field bitlength="1" bitoffset="5" description="" name="MPR"/>
					<field bitlength="1" bitoffset="2" description="" name="WFE"/>
					<field bitlength="1" bitoffset="1" description="" name="MPE"/>
					<field bitlength="1" bitoffset="0" description="" name="PD"/>
				</register>
				<register access="rw" address="0x40028028" description="" name="MACRWUFFR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="D"/>
				</register>
				<register access="rw" address="0x40028038" description="" name="MACSR" resetvalue="">
					<field bitlength="1" bitoffset="9" description="" name="TSTS"/>
					<field bitlength="1" bitoffset="6" description="" name="MMCTS"/>
					<field bitlength="1" bitoffset="5" description="" name="MMMCRS"/>
					<field bitlength="1" bitoffset="4" description="" name="MMCS"/>
					<field bitlength="1" bitoffset="3" description="" name="PMTS"/>
				</register>
				<register access="rw" address="0x4002801c" description="" name="MACVLANTR" resetvalue="">
					<field bitlength="1" bitoffset="16" description="" name="VLANTC"/>
					<field bitlength="16" bitoffset="0" description="" name="VLANTI"/>
				</register>
				<register access="rw" address="0x40028100" description="" name="MMCCR" resetvalue="">
					<field bitlength="1" bitoffset="5" description="" name="MCFHP"/>
					<field bitlength="1" bitoffset="4" description="" name="MCP"/>
					<field bitlength="1" bitoffset="3" description="" name="MCF"/>
					<field bitlength="1" bitoffset="2" description="" name="ROR"/>
					<field bitlength="1" bitoffset="1" description="" name="CSR"/>
					<field bitlength="1" bitoffset="0" description="" name="CR"/>
				</register>
				<register access="rw" address="0x40028198" description="" name="MMCRFAECR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="RFAEC"/>
				</register>
				<register access="rw" address="0x40028194" description="" name="MMCRFCECR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="RFCEC"/>
				</register>
				<register access="rw" address="0x400281c4" description="" name="MMCRGUFCR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="RGUFC"/>
				</register>
				<register access="rw" address="0x4002810c" description="" name="MMCRIMR" resetvalue="">
					<field bitlength="1" bitoffset="17" description="" name="RGUFM"/>
					<field bitlength="1" bitoffset="6" description="" name="RFAEM"/>
					<field bitlength="1" bitoffset="5" description="" name="RFCEM"/>
				</register>
				<register access="rw" address="0x40028104" description="" name="MMCRIR" resetvalue="">
					<field bitlength="1" bitoffset="17" description="" name="RGUFS"/>
					<field bitlength="1" bitoffset="6" description="" name="RFAES"/>
					<field bitlength="1" bitoffset="5" description="" name="RFCES"/>
				</register>
				<register access="rw" address="0x40028168" description="" name="MMCTGFCR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TGFC"/>
				</register>
				<register access="rw" address="0x40028150" description="" name="MMCTGFMSCCR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TGFMSCC"/>
				</register>
				<register access="rw" address="0x4002814c" description="" name="MMCTGFSCCR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TGFSCC"/>
				</register>
				<register access="rw" address="0x40028110" description="" name="MMCTIMR" resetvalue="">
					<field bitlength="1" bitoffset="21" description="" name="TGFM"/>
					<field bitlength="1" bitoffset="15" description="" name="TGFMSCM"/>
					<field bitlength="1" bitoffset="14" description="" name="TGFSCM"/>
				</register>
				<register access="rw" address="0x40028108" description="" name="MMCTIR" resetvalue="">
					<field bitlength="1" bitoffset="21" description="" name="TGFS"/>
					<field bitlength="1" bitoffset="15" description="" name="TGFMSCS"/>
					<field bitlength="1" bitoffset="14" description="" name="TGFSCS"/>
				</register>
				<register access="rw" address="0x40028704" description="" name="PTPSSIR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="" name="STSSI"/>
				</register>
				<register access="rw" address="0x40028718" description="" name="PTPTSAR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TSA"/>
				</register>
				<register access="rw" address="0x40028700" description="" name="PTPTSCR" resetvalue="">
					<field bitlength="2" bitoffset="16" description="" name="TSCNT"/>
					<field bitlength="1" bitoffset="5" description="" name="TSARU"/>
					<field bitlength="1" bitoffset="4" description="" name="TSITE"/>
					<field bitlength="1" bitoffset="3" description="" name="TSSTU"/>
					<field bitlength="1" bitoffset="2" description="" name="TSSTI"/>
					<field bitlength="1" bitoffset="1" description="" name="TSFCU"/>
					<field bitlength="1" bitoffset="0" description="" name="TSE"/>
				</register>
				<register access="rw" address="0x40028708" description="" name="PTPTSHR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="STS"/>
				</register>
				<register access="rw" address="0x40028710" description="" name="PTPTSHUR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TSUS"/>
				</register>
				<register access="rw" address="0x4002870c" description="" name="PTPTSLR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="STPNS"/>
					<field bitlength="31" bitoffset="0" description="" name="STSS"/>
				</register>
				<register access="rw" address="0x40028714" description="" name="PTPTSLUR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="TSUPNS"/>
					<field bitlength="31" bitoffset="0" description="" name="TSUSS"/>
				</register>
				<register access="rw" address="0x40028728" description="" name="PTPTSSR" resetvalue="">
					<field bitlength="1" bitoffset="15" description="" name="TSSMRME"/>
					<field bitlength="1" bitoffset="14" description="" name="TSSEME"/>
					<field bitlength="1" bitoffset="13" description="" name="TSSIPV4FE"/>
					<field bitlength="1" bitoffset="12" description="" name="TSSIPV6FE"/>
					<field bitlength="1" bitoffset="11" description="" name="TSSPTPOEFE"/>
					<field bitlength="1" bitoffset="10" description="" name="TSPTPPSV2E"/>
					<field bitlength="1" bitoffset="9" description="" name="TSSSR"/>
					<field bitlength="1" bitoffset="8" description="" name="TSSARFE"/>
					<field bitlength="1" bitoffset="5" description="" name="TSTTR"/>
					<field bitlength="1" bitoffset="4" description="" name="TSSO"/>
				</register>
				<register access="rw" address="0x4002871c" description="" name="PTPTTHR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TTSH"/>
				</register>
				<register access="rw" address="0x40028720" description="" name="PTPTTLR" resetvalue="">
					<field bitlength="32" bitoffset="0" description="" name="TTSL"/>
				</register>
			</registergroup>
			<registergroup description="" name="EXTI">
				<register access="rw" address="0x40013c04" description="EXTI Event mask register" name="EMR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Event Mask on line 0" name="MR0"/>
					<field bitlength="1" bitoffset="1" description="Event Mask on line 1" name="MR1"/>
					<field bitlength="1" bitoffset="2" description="Event Mask on line 2" name="MR2"/>
					<field bitlength="1" bitoffset="3" description="Event Mask on line 3" name="MR3"/>
					<field bitlength="1" bitoffset="4" description="Event Mask on line 4" name="MR4"/>
					<field bitlength="1" bitoffset="5" description="Event Mask on line 5" name="MR5"/>
					<field bitlength="1" bitoffset="6" description="Event Mask on line 6" name="MR6"/>
					<field bitlength="1" bitoffset="7" description="Event Mask on line 7" name="MR7"/>
					<field bitlength="1" bitoffset="8" description="Event Mask on line 8" name="MR8"/>
					<field bitlength="1" bitoffset="9" description="Event Mask on line 9" name="MR9"/>
					<field bitlength="1" bitoffset="10" description="Event Mask on line 10" name="MR10"/>
					<field bitlength="1" bitoffset="11" description="Event Mask on line 11" name="MR11"/>
					<field bitlength="1" bitoffset="12" description="Event Mask on line 12" name="MR12"/>
					<field bitlength="1" bitoffset="13" description="Event Mask on line 13" name="MR13"/>
					<field bitlength="1" bitoffset="14" description="Event Mask on line 14" name="MR14"/>
					<field bitlength="1" bitoffset="15" description="Event Mask on line 15" name="MR15"/>
					<field bitlength="1" bitoffset="16" description="Event Mask on line 16" name="MR16"/>
					<field bitlength="1" bitoffset="17" description="Event Mask on line 17" name="MR17"/>
					<field bitlength="1" bitoffset="18" description="Event Mask on line 18" name="MR18"/>
					<field bitlength="1" bitoffset="19" description="Event Mask on line 19" name="MR19"/>
				</register>
				<register access="rw" address="0x40013c0c" description="EXTI Falling trigger selection register" name="FTSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Falling trigger event configuration bit of line 0" name="TR0"/>
					<field bitlength="1" bitoffset="1" description="Falling trigger event configuration bit of line 1" name="TR1"/>
					<field bitlength="1" bitoffset="2" description="Falling trigger event configuration bit of line 2" name="TR2"/>
					<field bitlength="1" bitoffset="3" description="Falling trigger event configuration bit of line 3" name="TR3"/>
					<field bitlength="1" bitoffset="4" description="Falling trigger event configuration bit of line 4" name="TR4"/>
					<field bitlength="1" bitoffset="5" description="Falling trigger event configuration bit of line 5" name="TR5"/>
					<field bitlength="1" bitoffset="6" description="Falling trigger event configuration bit of line 6" name="TR6"/>
					<field bitlength="1" bitoffset="7" description="Falling trigger event configuration bit of line 7" name="TR7"/>
					<field bitlength="1" bitoffset="8" description="Falling trigger event configuration bit of line 8" name="TR8"/>
					<field bitlength="1" bitoffset="9" description="Falling trigger event configuration bit of line 9" name="TR9"/>
					<field bitlength="1" bitoffset="10" description="Falling trigger event configuration bit of line 10" name="TR10"/>
					<field bitlength="1" bitoffset="11" description="Falling trigger event configuration bit of line 11" name="TR11"/>
					<field bitlength="1" bitoffset="12" description="Falling trigger event configuration bit of line 12" name="TR12"/>
					<field bitlength="1" bitoffset="13" description="Falling trigger event configuration bit of line 13" name="TR13"/>
					<field bitlength="1" bitoffset="14" description="Falling trigger event configuration bit of line 14" name="TR14"/>
					<field bitlength="1" bitoffset="15" description="Falling trigger event configuration bit of line 15" name="TR15"/>
					<field bitlength="1" bitoffset="16" description="Falling trigger event configuration bit of line 16" name="TR16"/>
					<field bitlength="1" bitoffset="17" description="Falling trigger event configuration bit of line 17" name="TR17"/>
					<field bitlength="1" bitoffset="18" description="Falling trigger event configuration bit of line 18" name="TR18"/>
					<field bitlength="1" bitoffset="19" description="Falling trigger event configuration bit of line 19" name="TR19"/>
				</register>
				<register access="rw" address="0x40013c00" description="EXTI Interrupt mask register" name="IMR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Interrupt Mask on line 0" name="MR0"/>
					<field bitlength="1" bitoffset="1" description="Interrupt Mask on line 1" name="MR1"/>
					<field bitlength="1" bitoffset="2" description="Interrupt Mask on line 2" name="MR2"/>
					<field bitlength="1" bitoffset="3" description="Interrupt Mask on line 3" name="MR3"/>
					<field bitlength="1" bitoffset="4" description="Interrupt Mask on line 4" name="MR4"/>
					<field bitlength="1" bitoffset="5" description="Interrupt Mask on line 5" name="MR5"/>
					<field bitlength="1" bitoffset="6" description="Interrupt Mask on line 6" name="MR6"/>
					<field bitlength="1" bitoffset="7" description="Interrupt Mask on line 7" name="MR7"/>
					<field bitlength="1" bitoffset="8" description="Interrupt Mask on line 8" name="MR8"/>
					<field bitlength="1" bitoffset="9" description="Interrupt Mask on line 9" name="MR9"/>
					<field bitlength="1" bitoffset="10" description="Interrupt Mask on line 10" name="MR10"/>
					<field bitlength="1" bitoffset="11" description="Interrupt Mask on line 11" name="MR11"/>
					<field bitlength="1" bitoffset="12" description="Interrupt Mask on line 12" name="MR12"/>
					<field bitlength="1" bitoffset="13" description="Interrupt Mask on line 13" name="MR13"/>
					<field bitlength="1" bitoffset="14" description="Interrupt Mask on line 14" name="MR14"/>
					<field bitlength="1" bitoffset="15" description="Interrupt Mask on line 15" name="MR15"/>
					<field bitlength="1" bitoffset="16" description="Interrupt Mask on line 16" name="MR16"/>
					<field bitlength="1" bitoffset="17" description="Interrupt Mask on line 17" name="MR17"/>
					<field bitlength="1" bitoffset="18" description="Interrupt Mask on line 18" name="MR18"/>
					<field bitlength="1" bitoffset="19" description="Interrupt Mask on line 19" name="MR19"/>
				</register>
				<register access="rw" address="0x40013c14" description="EXTI Pending register" name="PR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Pending bit for line 0" name="PR0"/>
					<field bitlength="1" bitoffset="1" description="Pending bit for line 1" name="PR1"/>
					<field bitlength="1" bitoffset="2" description="Pending bit for line 2" name="PR2"/>
					<field bitlength="1" bitoffset="3" description="Pending bit for line 3" name="PR3"/>
					<field bitlength="1" bitoffset="4" description="Pending bit for line 4" name="PR4"/>
					<field bitlength="1" bitoffset="5" description="Pending bit for line 5" name="PR5"/>
					<field bitlength="1" bitoffset="6" description="Pending bit for line 6" name="PR6"/>
					<field bitlength="1" bitoffset="7" description="Pending bit for line 7" name="PR7"/>
					<field bitlength="1" bitoffset="8" description="Pending bit for line 8" name="PR8"/>
					<field bitlength="1" bitoffset="9" description="Pending bit for line 9" name="PR9"/>
					<field bitlength="1" bitoffset="10" description="Pending bit for line 10" name="PR10"/>
					<field bitlength="1" bitoffset="11" description="Pending bit for line 11" name="PR11"/>
					<field bitlength="1" bitoffset="12" description="Pending bit for line 12" name="PR12"/>
					<field bitlength="1" bitoffset="13" description="Pending bit for line 13" name="PR13"/>
					<field bitlength="1" bitoffset="14" description="Pending bit for line 14" name="PR14"/>
					<field bitlength="1" bitoffset="15" description="Pending bit for line 15" name="PR15"/>
					<field bitlength="1" bitoffset="16" description="Pending bit for line 16" name="PR16"/>
					<field bitlength="1" bitoffset="17" description="Pending bit for line 17" name="PR17"/>
					<field bitlength="1" bitoffset="18" description="Pending bit for line 18" name="PR18"/>
					<field bitlength="1" bitoffset="19" description="Pending bit for line 19" name="PR19"/>
				</register>
				<register access="rw" address="0x40013c08" description="EXTI Rising trigger selection register" name="RTSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Rising trigger event configuration bit of line 0" name="TR0"/>
					<field bitlength="1" bitoffset="1" description="Rising trigger event configuration bit of line 1" name="TR1"/>
					<field bitlength="1" bitoffset="2" description="Rising trigger event configuration bit of line 2" name="TR2"/>
					<field bitlength="1" bitoffset="3" description="Rising trigger event configuration bit of line 3" name="TR3"/>
					<field bitlength="1" bitoffset="4" description="Rising trigger event configuration bit of line 4" name="TR4"/>
					<field bitlength="1" bitoffset="5" description="Rising trigger event configuration bit of line 5" name="TR5"/>
					<field bitlength="1" bitoffset="6" description="Rising trigger event configuration bit of line 6" name="TR6"/>
					<field bitlength="1" bitoffset="7" description="Rising trigger event configuration bit of line 7" name="TR7"/>
					<field bitlength="1" bitoffset="8" description="Rising trigger event configuration bit of line 8" name="TR8"/>
					<field bitlength="1" bitoffset="9" description="Rising trigger event configuration bit of line 9" name="TR9"/>
					<field bitlength="1" bitoffset="10" description="Rising trigger event configuration bit of line 10" name="TR10"/>
					<field bitlength="1" bitoffset="11" description="Rising trigger event configuration bit of line 11" name="TR11"/>
					<field bitlength="1" bitoffset="12" description="Rising trigger event configuration bit of line 12" name="TR12"/>
					<field bitlength="1" bitoffset="13" description="Rising trigger event configuration bit of line 13" name="TR13"/>
					<field bitlength="1" bitoffset="14" description="Rising trigger event configuration bit of line 14" name="TR14"/>
					<field bitlength="1" bitoffset="15" description="Rising trigger event configuration bit of line 15" name="TR15"/>
					<field bitlength="1" bitoffset="16" description="Rising trigger event configuration bit of line 16" name="TR16"/>
					<field bitlength="1" bitoffset="17" description="Rising trigger event configuration bit of line 17" name="TR17"/>
					<field bitlength="1" bitoffset="18" description="Rising trigger event configuration bit of line 18" name="TR18"/>
					<field bitlength="1" bitoffset="19" description="Rising trigger event configuration bit of line 19" name="TR19"/>
				</register>
				<register access="rw" address="0x40013c10" description="EXTI Software interrupt event register" name="SWIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Software Interrupt on line 0" name="SWIER0"/>
					<field bitlength="1" bitoffset="1" description="Software Interrupt on line 1" name="SWIER1"/>
					<field bitlength="1" bitoffset="2" description="Software Interrupt on line 2" name="SWIER2"/>
					<field bitlength="1" bitoffset="3" description="Software Interrupt on line 3" name="SWIER3"/>
					<field bitlength="1" bitoffset="4" description="Software Interrupt on line 4" name="SWIER4"/>
					<field bitlength="1" bitoffset="5" description="Software Interrupt on line 5" name="SWIER5"/>
					<field bitlength="1" bitoffset="6" description="Software Interrupt on line 6" name="SWIER6"/>
					<field bitlength="1" bitoffset="7" description="Software Interrupt on line 7" name="SWIER7"/>
					<field bitlength="1" bitoffset="8" description="Software Interrupt on line 8" name="SWIER8"/>
					<field bitlength="1" bitoffset="9" description="Software Interrupt on line 9" name="SWIER9"/>
					<field bitlength="1" bitoffset="10" description="Software Interrupt on line 10" name="SWIER10"/>
					<field bitlength="1" bitoffset="11" description="Software Interrupt on line 11" name="SWIER11"/>
					<field bitlength="1" bitoffset="12" description="Software Interrupt on line 12" name="SWIER12"/>
					<field bitlength="1" bitoffset="13" description="Software Interrupt on line 13" name="SWIER13"/>
					<field bitlength="1" bitoffset="14" description="Software Interrupt on line 14" name="SWIER14"/>
					<field bitlength="1" bitoffset="15" description="Software Interrupt on line 15" name="SWIER15"/>
					<field bitlength="1" bitoffset="16" description="Software Interrupt on line 16" name="SWIER16"/>
					<field bitlength="1" bitoffset="17" description="Software Interrupt on line 17" name="SWIER17"/>
					<field bitlength="1" bitoffset="18" description="Software Interrupt on line 18" name="SWIER18"/>
					<field bitlength="1" bitoffset="19" description="Software Interrupt on line 19" name="SWIER19"/>
				</register>
			</registergroup>
			<registergroup description="" name="FLASH">
				<register access="rw" address="0x40023c00" description="FLASH access control register" name="ACR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="" name="LATENCY"/>
					<field bitlength="2" bitoffset="-1" description="" name="LATENCY_0WS"/>
					<field bitlength="1" bitoffset="0" description="" name="LATENCY_1WS"/>
					<field bitlength="1" bitoffset="1" description="" name="LATENCY_2WS"/>
					<field bitlength="2" bitoffset="0" description="" name="LATENCY_3WS"/>
					<field bitlength="1" bitoffset="2" description="" name="LATENCY_4WS"/>
					<field bitlength="3" bitoffset="0" description="" name="LATENCY_5WS"/>
					<field bitlength="2" bitoffset="1" description="" name="LATENCY_6WS"/>
					<field bitlength="3" bitoffset="0" description="" name="LATENCY_7WS"/>
					<field bitlength="1" bitoffset="8" description="" name="PRFTEN"/>
					<field bitlength="1" bitoffset="9" description="" name="ICEN"/>
					<field bitlength="1" bitoffset="10" description="" name="DCEN"/>
					<field bitlength="1" bitoffset="11" description="" name="ICRST"/>
					<field bitlength="1" bitoffset="12" description="" name="DCRST"/>
					<field bitlength="21" bitoffset="10" description="" name="BYTE0_ADDRESS"/>
					<field bitlength="31" bitoffset="0" description="" name="BYTE2_ADDRESS"/>
				</register>
				<register access="rw" address="0x40023c10" description="FLASH control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="PG"/>
					<field bitlength="1" bitoffset="1" description="" name="SER"/>
					<field bitlength="1" bitoffset="2" description="" name="MER"/>
					<field bitlength="1" bitoffset="16" description="" name="STRT"/>
					<field bitlength="1" bitoffset="24" description="" name="EOPIE"/>
					<field bitlength="1" bitoffset="31" description="" name="LOCK"/>
				</register>
				<register access="rw" address="0x40023c04" description="FLASH key register" name="KEYR" resetvalue=""/>
				<register access="rw" address="0x40023c14" description="FLASH option control register" name="OPTCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="OPTLOCK"/>
					<field bitlength="1" bitoffset="1" description="" name="OPTSTRT"/>
					<field bitlength="2" bitoffset="2" description="" name="BOR_LEV"/>
					<field bitlength="1" bitoffset="5" description="" name="WDG_SW"/>
					<field bitlength="1" bitoffset="6" description="" name="nRST_STOP"/>
					<field bitlength="1" bitoffset="7" description="" name="nRST_STDBY"/>
				</register>
				<register access="rw" address="0x40023c08" description="FLASH option key register" name="OPTKEYR" resetvalue=""/>
				<register access="rw" address="0x40023c0c" description="FLASH status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="EOP"/>
					<field bitlength="1" bitoffset="1" description="" name="SOP"/>
					<field bitlength="1" bitoffset="4" description="" name="WRPERR"/>
					<field bitlength="1" bitoffset="5" description="" name="PGAERR"/>
					<field bitlength="1" bitoffset="6" description="" name="PGPERR"/>
					<field bitlength="1" bitoffset="7" description="" name="PGSERR"/>
					<field bitlength="1" bitoffset="16" description="" name="BSY"/>
				</register>
			</registergroup>
			<registergroup description="" name="HASH">
				<register access="rw" address="0x50060400" description="HASH control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="2" description="" name="INIT"/>
					<field bitlength="1" bitoffset="3" description="" name="DMAE"/>
					<field bitlength="2" bitoffset="4" description="" name="DATATYPE"/>
					<field bitlength="1" bitoffset="6" description="" name="MODE"/>
					<field bitlength="1" bitoffset="7" description="" name="ALGO"/>
					<field bitlength="4" bitoffset="8" description="" name="NBW"/>
					<field bitlength="1" bitoffset="12" description="" name="DINNE"/>
					<field bitlength="1" bitoffset="16" description="" name="LKEY"/>
				</register>
				<register access="rw" address="0x500604f8" description="HASH context swap registers" name="CSR" resetvalue=""/>
				<register access="rw" address="0x50060404" description="HASH data input register" name="DIN" resetvalue=""/>
				<register access="rw" address="0x5006040c" description="HASH digest registers" name="HR" resetvalue=""/>
				<register access="rw" address="0x50060420" description="HASH interrupt enable register" name="IMR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DINIM"/>
					<field bitlength="1" bitoffset="1" description="" name="DCIM"/>
				</register>
				<register access="rw" address="0x50060424" description="HASH status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DINIS"/>
					<field bitlength="1" bitoffset="1" description="" name="DCIS"/>
					<field bitlength="1" bitoffset="2" description="" name="DMAS"/>
					<field bitlength="1" bitoffset="3" description="" name="BUSY"/>
				</register>
				<register access="rw" address="0x50060408" description="HASH start register" name="STR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="" name="NBW"/>
					<field bitlength="1" bitoffset="8" description="" name="DCAL"/>
				</register>
			</registergroup>
			<registergroup description="" name="IWDG">
				<register access="rw" address="0x40003000" description="IWDG Key register" name="KR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Key value (write only, read 0000h)" name="KEY"/>
				</register>
				<register access="rw" address="0x40003004" description="IWDG Prescaler register" name="PR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="PR[2:0] (Prescaler divider)" name="PR"/>
				</register>
				<register access="rw" address="0x40003008" description="IWDG Reload register" name="RLR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Watchdog counter reload value" name="RL"/>
				</register>
				<register access="rw" address="0x4000300c" description="IWDG Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Watchdog prescaler value update" name="PVU"/>
					<field bitlength="1" bitoffset="1" description="Watchdog counter reload value update" name="RVU"/>
				</register>
			</registergroup>
			<registergroup description="" name="PWR">
				<register access="rw" address="0x40007000" description="PWR power control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Low-Power Deepsleep" name="LPDS"/>
					<field bitlength="1" bitoffset="1" description="Power Down Deepsleep" name="PDDS"/>
					<field bitlength="1" bitoffset="2" description="Clear Wakeup Flag" name="CWUF"/>
					<field bitlength="1" bitoffset="3" description="Clear Standby Flag" name="CSBF"/>
					<field bitlength="1" bitoffset="4" description="Power Voltage Detector Enable" name="PVDE"/>
					<field bitlength="3" bitoffset="5" description="PLS[2:0] bits (PVD Level Selection)" name="PLS"/>
					<field bitlength="2" bitoffset="-1" description="PVD level 0" name="PLS_LEV0"/>
					<field bitlength="1" bitoffset="5" description="PVD level 1" name="PLS_LEV1"/>
					<field bitlength="1" bitoffset="6" description="PVD level 2" name="PLS_LEV2"/>
					<field bitlength="2" bitoffset="5" description="PVD level 3" name="PLS_LEV3"/>
					<field bitlength="1" bitoffset="7" description="PVD level 4" name="PLS_LEV4"/>
					<field bitlength="3" bitoffset="5" description="PVD level 5" name="PLS_LEV5"/>
					<field bitlength="2" bitoffset="6" description="PVD level 6" name="PLS_LEV6"/>
					<field bitlength="3" bitoffset="5" description="PVD level 7" name="PLS_LEV7"/>
					<field bitlength="1" bitoffset="8" description="Disable Backup Domain write protection" name="DBP"/>
					<field bitlength="1" bitoffset="9" description="Flash power down in Stop mode" name="FPDS"/>
				</register>
				<register access="rw" address="0x40007004" description="PWR power control/status register" name="CSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Wakeup Flag" name="WUF"/>
					<field bitlength="1" bitoffset="1" description="Standby Flag" name="SBF"/>
					<field bitlength="1" bitoffset="2" description="PVD Output" name="PVDO"/>
					<field bitlength="1" bitoffset="3" description="Backup regulator ready" name="BRR"/>
					<field bitlength="1" bitoffset="8" description="Enable WKUP pin" name="EWUP"/>
					<field bitlength="1" bitoffset="9" description="Backup regulator enable" name="BRE"/>
				</register>
			</registergroup>
			<registergroup description="" name="RCC">
				<register access="rw" address="0x40023830" description="RCC AHB1 peripheral clock register" name="AHB1ENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="GPIOAEN"/>
					<field bitlength="1" bitoffset="1" description="" name="GPIOBEN"/>
					<field bitlength="1" bitoffset="2" description="" name="GPIOCEN"/>
					<field bitlength="1" bitoffset="3" description="" name="GPIODEN"/>
					<field bitlength="1" bitoffset="4" description="" name="GPIOEEN"/>
					<field bitlength="1" bitoffset="5" description="" name="GPIOFEN"/>
					<field bitlength="1" bitoffset="6" description="" name="GPIOGEN"/>
					<field bitlength="1" bitoffset="7" description="" name="GPIOHEN"/>
					<field bitlength="1" bitoffset="8" description="" name="GPIOIEN"/>
					<field bitlength="1" bitoffset="12" description="" name="CRCEN"/>
					<field bitlength="1" bitoffset="18" description="" name="BKPSRAMEN"/>
					<field bitlength="1" bitoffset="21" description="" name="DMA1EN"/>
					<field bitlength="1" bitoffset="22" description="" name="DMA2EN"/>
					<field bitlength="1" bitoffset="25" description="" name="ETHMACEN"/>
					<field bitlength="1" bitoffset="26" description="" name="ETHMACTXEN"/>
					<field bitlength="1" bitoffset="27" description="" name="ETHMACRXEN"/>
					<field bitlength="1" bitoffset="28" description="" name="ETHMACPTPEN"/>
					<field bitlength="1" bitoffset="29" description="" name="OTGHSEN"/>
					<field bitlength="1" bitoffset="30" description="" name="OTGHSULPIEN"/>
				</register>
				<register access="rw" address="0x40023850" description="RCC AHB1 peripheral clock enable in low power mode register" name="AHB1LPENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="GPIOALPEN"/>
					<field bitlength="1" bitoffset="1" description="" name="GPIOBLPEN"/>
					<field bitlength="1" bitoffset="2" description="" name="GPIOCLPEN"/>
					<field bitlength="1" bitoffset="3" description="" name="GPIODLPEN"/>
					<field bitlength="1" bitoffset="4" description="" name="GPIOELPEN"/>
					<field bitlength="1" bitoffset="5" description="" name="GPIOFLPEN"/>
					<field bitlength="1" bitoffset="6" description="" name="GPIOGLPEN"/>
					<field bitlength="1" bitoffset="7" description="" name="GPIOHLPEN"/>
					<field bitlength="1" bitoffset="8" description="" name="GPIOILPEN"/>
					<field bitlength="1" bitoffset="12" description="" name="CRCLPEN"/>
					<field bitlength="1" bitoffset="15" description="" name="FLITFLPEN"/>
					<field bitlength="1" bitoffset="16" description="" name="SRAM1LPEN"/>
					<field bitlength="1" bitoffset="17" description="" name="SRAM2LPEN"/>
					<field bitlength="1" bitoffset="18" description="" name="BKPSRAMLPEN"/>
					<field bitlength="1" bitoffset="21" description="" name="DMA1LPEN"/>
					<field bitlength="1" bitoffset="22" description="" name="DMA2LPEN"/>
					<field bitlength="1" bitoffset="25" description="" name="ETHMACLPEN"/>
					<field bitlength="1" bitoffset="26" description="" name="ETHMACTXLPEN"/>
					<field bitlength="1" bitoffset="27" description="" name="ETHMACRXLPEN"/>
					<field bitlength="1" bitoffset="28" description="" name="ETHMACPTPLPEN"/>
					<field bitlength="1" bitoffset="29" description="" name="OTGHSLPEN"/>
					<field bitlength="1" bitoffset="30" description="" name="OTGHSULPILPEN"/>
				</register>
				<register access="rw" address="0x40023810" description="RCC AHB1 peripheral reset register" name="AHB1RSTR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="GPIOARST"/>
					<field bitlength="1" bitoffset="1" description="" name="GPIOBRST"/>
					<field bitlength="1" bitoffset="2" description="" name="GPIOCRST"/>
					<field bitlength="1" bitoffset="3" description="" name="GPIODRST"/>
					<field bitlength="1" bitoffset="4" description="" name="GPIOERST"/>
					<field bitlength="1" bitoffset="5" description="" name="GPIOFRST"/>
					<field bitlength="1" bitoffset="6" description="" name="GPIOGRST"/>
					<field bitlength="1" bitoffset="7" description="" name="GPIOHRST"/>
					<field bitlength="1" bitoffset="8" description="" name="GPIOIRST"/>
					<field bitlength="1" bitoffset="12" description="" name="CRCRST"/>
					<field bitlength="1" bitoffset="21" description="" name="DMA1RST"/>
					<field bitlength="1" bitoffset="22" description="" name="DMA2RST"/>
					<field bitlength="1" bitoffset="25" description="" name="ETHMACRST"/>
					<field bitlength="1" bitoffset="28" description="" name="OTGHRST"/>
				</register>
				<register access="rw" address="0x40023834" description="RCC AHB2 peripheral clock register" name="AHB2ENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DCMIEN"/>
					<field bitlength="1" bitoffset="4" description="" name="CRYPEN"/>
					<field bitlength="1" bitoffset="5" description="" name="HASHEN"/>
					<field bitlength="1" bitoffset="6" description="" name="RNGEN"/>
					<field bitlength="1" bitoffset="7" description="" name="OTGFSEN"/>
				</register>
				<register access="rw" address="0x40023854" description="RCC AHB2 peripheral clock enable in low power mode register" name="AHB2LPENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DCMILPEN"/>
					<field bitlength="1" bitoffset="4" description="" name="CRYPLPEN"/>
					<field bitlength="1" bitoffset="5" description="" name="HASHLPEN"/>
					<field bitlength="1" bitoffset="6" description="" name="RNGLPEN"/>
					<field bitlength="1" bitoffset="7" description="" name="OTGFSLPEN"/>
				</register>
				<register access="rw" address="0x40023814" description="RCC AHB2 peripheral reset register" name="AHB2RSTR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DCMIRST"/>
					<field bitlength="1" bitoffset="4" description="" name="CRYPRST"/>
					<field bitlength="1" bitoffset="5" description="" name="HASHRST"/>
					<field bitlength="1" bitoffset="6" description="" name="RNGRST"/>
					<field bitlength="1" bitoffset="7" description="" name="OTGFSRST"/>
				</register>
				<register access="rw" address="0x40023838" description="RCC AHB3 peripheral clock register" name="AHB3ENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FSMCEN"/>
				</register>
				<register access="rw" address="0x40023858" description="RCC AHB3 peripheral clock enable in low power mode register" name="AHB3LPENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FSMCLPEN"/>
				</register>
				<register access="rw" address="0x40023818" description="RCC AHB3 peripheral reset register" name="AHB3RSTR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="FSMCRST"/>
				</register>
				<register access="rw" address="0x40023840" description="RCC APB1 peripheral clock enable register" name="APB1ENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM2EN"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM3EN"/>
					<field bitlength="1" bitoffset="2" description="" name="TIM4EN"/>
					<field bitlength="1" bitoffset="3" description="" name="TIM5EN"/>
					<field bitlength="1" bitoffset="4" description="" name="TIM6EN"/>
					<field bitlength="1" bitoffset="5" description="" name="TIM7EN"/>
					<field bitlength="1" bitoffset="6" description="" name="TIM12EN"/>
					<field bitlength="1" bitoffset="7" description="" name="TIM13EN"/>
					<field bitlength="1" bitoffset="8" description="" name="TIM14EN"/>
					<field bitlength="1" bitoffset="11" description="" name="WWDGEN"/>
					<field bitlength="1" bitoffset="14" description="" name="SPI2EN"/>
					<field bitlength="1" bitoffset="15" description="" name="SPI3EN"/>
					<field bitlength="1" bitoffset="17" description="" name="USART2EN"/>
					<field bitlength="1" bitoffset="18" description="" name="USART3EN"/>
					<field bitlength="1" bitoffset="19" description="" name="UART4EN"/>
					<field bitlength="1" bitoffset="20" description="" name="UART5EN"/>
					<field bitlength="1" bitoffset="21" description="" name="I2C1EN"/>
					<field bitlength="1" bitoffset="22" description="" name="I2C2EN"/>
					<field bitlength="1" bitoffset="23" description="" name="I2C3EN"/>
					<field bitlength="1" bitoffset="25" description="" name="CAN1EN"/>
					<field bitlength="1" bitoffset="26" description="" name="CAN2EN"/>
					<field bitlength="1" bitoffset="28" description="" name="PWREN"/>
					<field bitlength="1" bitoffset="29" description="" name="DACEN"/>
				</register>
				<register access="rw" address="0x40023860" description="RCC APB1 peripheral clock enable in low power mode register" name="APB1LPENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM2LPEN"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM3LPEN"/>
					<field bitlength="1" bitoffset="2" description="" name="TIM4LPEN"/>
					<field bitlength="1" bitoffset="3" description="" name="TIM5LPEN"/>
					<field bitlength="1" bitoffset="4" description="" name="TIM6LPEN"/>
					<field bitlength="1" bitoffset="5" description="" name="TIM7LPEN"/>
					<field bitlength="1" bitoffset="6" description="" name="TIM12LPEN"/>
					<field bitlength="1" bitoffset="7" description="" name="TIM13LPEN"/>
					<field bitlength="1" bitoffset="8" description="" name="TIM14LPEN"/>
					<field bitlength="1" bitoffset="11" description="" name="WWDGLPEN"/>
					<field bitlength="1" bitoffset="14" description="" name="SPI2LPEN"/>
					<field bitlength="1" bitoffset="15" description="" name="SPI3LPEN"/>
					<field bitlength="1" bitoffset="17" description="" name="USART2LPEN"/>
					<field bitlength="1" bitoffset="18" description="" name="USART3LPEN"/>
					<field bitlength="1" bitoffset="19" description="" name="UART4LPEN"/>
					<field bitlength="1" bitoffset="20" description="" name="UART5LPEN"/>
					<field bitlength="1" bitoffset="21" description="" name="I2C1LPEN"/>
					<field bitlength="1" bitoffset="22" description="" name="I2C2LPEN"/>
					<field bitlength="1" bitoffset="23" description="" name="I2C3LPEN"/>
					<field bitlength="1" bitoffset="25" description="" name="CAN1LPEN"/>
					<field bitlength="1" bitoffset="26" description="" name="CAN2LPEN"/>
					<field bitlength="1" bitoffset="28" description="" name="PWRLPEN"/>
					<field bitlength="1" bitoffset="29" description="" name="DACLPEN"/>
				</register>
				<register access="rw" address="0x40023820" description="RCC APB1 peripheral reset register" name="APB1RSTR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM2RST"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM3RST"/>
					<field bitlength="1" bitoffset="2" description="" name="TIM4RST"/>
					<field bitlength="1" bitoffset="3" description="" name="TIM5RST"/>
					<field bitlength="1" bitoffset="4" description="" name="TIM6RST"/>
					<field bitlength="1" bitoffset="5" description="" name="TIM7RST"/>
					<field bitlength="1" bitoffset="6" description="" name="TIM12RST"/>
					<field bitlength="1" bitoffset="7" description="" name="TIM13RST"/>
					<field bitlength="1" bitoffset="8" description="" name="TIM14RST"/>
					<field bitlength="1" bitoffset="11" description="" name="WWDGEN"/>
					<field bitlength="1" bitoffset="15" description="" name="SPI2RST"/>
					<field bitlength="1" bitoffset="16" description="" name="SPI3RST"/>
					<field bitlength="1" bitoffset="17" description="" name="USART2RST"/>
					<field bitlength="1" bitoffset="18" description="" name="USART3RST"/>
					<field bitlength="1" bitoffset="19" description="" name="UART4RST"/>
					<field bitlength="1" bitoffset="20" description="" name="UART5RST"/>
					<field bitlength="1" bitoffset="21" description="" name="I2C1RST"/>
					<field bitlength="1" bitoffset="22" description="" name="I2C2RST"/>
					<field bitlength="1" bitoffset="23" description="" name="I2C3RST"/>
					<field bitlength="1" bitoffset="25" description="" name="CAN1RST"/>
					<field bitlength="1" bitoffset="26" description="" name="CAN2RST"/>
					<field bitlength="1" bitoffset="28" description="" name="PWRRST"/>
					<field bitlength="1" bitoffset="29" description="" name="DACRST"/>
				</register>
				<register access="rw" address="0x40023844" description="RCC APB2 peripheral clock enable register" name="APB2ENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM1EN"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM8EN"/>
					<field bitlength="1" bitoffset="4" description="" name="USART1EN"/>
					<field bitlength="1" bitoffset="5" description="" name="USART6EN"/>
					<field bitlength="1" bitoffset="8" description="" name="ADC1EN"/>
					<field bitlength="1" bitoffset="9" description="" name="ADC2EN"/>
					<field bitlength="1" bitoffset="10" description="" name="ADC3EN"/>
					<field bitlength="1" bitoffset="11" description="" name="SDIOEN"/>
					<field bitlength="1" bitoffset="12" description="" name="SPI1EN"/>
					<field bitlength="1" bitoffset="14" description="" name="SYSCFGEN"/>
					<field bitlength="1" bitoffset="18" description="" name="TIM11EN"/>
					<field bitlength="1" bitoffset="17" description="" name="TIM10EN"/>
					<field bitlength="1" bitoffset="16" description="" name="TIM9EN"/>
				</register>
				<register access="rw" address="0x40023864" description="RCC APB2 peripheral clock enable in low power mode register" name="APB2LPENR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM1LPEN"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM8LPEN"/>
					<field bitlength="1" bitoffset="4" description="" name="USART1LPEN"/>
					<field bitlength="1" bitoffset="5" description="" name="USART6LPEN"/>
					<field bitlength="1" bitoffset="8" description="" name="ADC1LPEN"/>
					<field bitlength="1" bitoffset="9" description="" name="ADC2PEN"/>
					<field bitlength="1" bitoffset="10" description="" name="ADC3LPEN"/>
					<field bitlength="1" bitoffset="11" description="" name="SDIOLPEN"/>
					<field bitlength="1" bitoffset="12" description="" name="SPI1LPEN"/>
					<field bitlength="1" bitoffset="14" description="" name="SYSCFGLPEN"/>
					<field bitlength="1" bitoffset="16" description="" name="TIM9LPEN"/>
					<field bitlength="1" bitoffset="17" description="" name="TIM10LPEN"/>
					<field bitlength="1" bitoffset="18" description="" name="TIM11LPEN"/>
				</register>
				<register access="rw" address="0x40023824" description="RCC APB2 peripheral reset register" name="APB2RSTR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="TIM1RST"/>
					<field bitlength="1" bitoffset="1" description="" name="TIM8RST"/>
					<field bitlength="1" bitoffset="4" description="" name="USART1RST"/>
					<field bitlength="1" bitoffset="5" description="" name="USART6RST"/>
					<field bitlength="1" bitoffset="8" description="" name="ADCRST"/>
					<field bitlength="1" bitoffset="11" description="" name="SDIORST"/>
					<field bitlength="1" bitoffset="12" description="" name="SPI1RST"/>
					<field bitlength="1" bitoffset="14" description="" name="SYSCFGRST"/>
					<field bitlength="1" bitoffset="16" description="" name="TIM9RST"/>
					<field bitlength="1" bitoffset="17" description="" name="TIM10RST"/>
					<field bitlength="1" bitoffset="18" description="" name="TIM11RST"/>
				</register>
				<register access="rw" address="0x40023870" description="RCC Backup domain control register" name="BDCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="LSEON"/>
					<field bitlength="1" bitoffset="1" description="" name="LSERDY"/>
					<field bitlength="1" bitoffset="2" description="" name="LSEBYP"/>
					<field bitlength="2" bitoffset="8" description="" name="RTCSEL"/>
					<field bitlength="1" bitoffset="15" description="" name="RTCEN"/>
					<field bitlength="1" bitoffset="16" description="" name="BDRST"/>
				</register>
				<register access="rw" address="0x40023808" description="RCC clock configuration register" name="CFGR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="SW[1:0] bits (System clock Switch)" name="SW"/>
					<field bitlength="2" bitoffset="-1" description="HSI selected as system clock" name="SW_HSI"/>
					<field bitlength="1" bitoffset="0" description="HSE selected as system clock" name="SW_HSE"/>
					<field bitlength="2" bitoffset="2" description="SWS[1:0] bits (System Clock Switch Status)" name="SWS"/>
					<field bitlength="2" bitoffset="-1" description="HSI oscillator used as system clock" name="SWS_HSI"/>
					<field bitlength="1" bitoffset="2" description="HSE oscillator used as system clock" name="SWS_HSE"/>
					<field bitlength="4" bitoffset="4" description="HPRE[3:0] bits (AHB prescaler)" name="HPRE"/>
					<field bitlength="2" bitoffset="-1" description="SYSCLK not divided" name="HPRE_DIV1"/>
					<field bitlength="1" bitoffset="7" description="SYSCLK divided by 2" name="HPRE_DIV2"/>
					<field bitlength="4" bitoffset="4" description="SYSCLK divided by 4" name="HPRE_DIV4"/>
					<field bitlength="3" bitoffset="5" description="SYSCLK divided by 8" name="HPRE_DIV8"/>
					<field bitlength="4" bitoffset="4" description="SYSCLK divided by 16" name="HPRE_DIV16"/>
					<field bitlength="2" bitoffset="6" description="SYSCLK divided by 64" name="HPRE_DIV64"/>
					<field bitlength="4" bitoffset="4" description="SYSCLK divided by 128" name="HPRE_DIV128"/>
					<field bitlength="3" bitoffset="5" description="SYSCLK divided by 256" name="HPRE_DIV256"/>
					<field bitlength="3" bitoffset="10" description="PRE1[2:0] bits (APB1 prescaler)" name="PPRE1"/>
					<field bitlength="2" bitoffset="-1" description="HCLK not divided" name="PPRE1_DIV1"/>
					<field bitlength="1" bitoffset="12" description="HCLK divided by 2" name="PPRE1_DIV2"/>
					<field bitlength="3" bitoffset="10" description="HCLK divided by 4" name="PPRE1_DIV4"/>
					<field bitlength="2" bitoffset="11" description="HCLK divided by 8" name="PPRE1_DIV8"/>
					<field bitlength="3" bitoffset="13" description="PRE2[2:0] bits (APB2 prescaler)" name="PPRE2"/>
					<field bitlength="2" bitoffset="-1" description="HCLK not divided" name="PPRE2_DIV1"/>
					<field bitlength="1" bitoffset="15" description="HCLK divided by 2" name="PPRE2_DIV2"/>
					<field bitlength="3" bitoffset="13" description="HCLK divided by 4" name="PPRE2_DIV4"/>
					<field bitlength="2" bitoffset="14" description="HCLK divided by 8" name="PPRE2_DIV8"/>
					<field bitlength="5" bitoffset="16" description="" name="RTCPRE"/>
					<field bitlength="2" bitoffset="21" description="" name="MCO1"/>
					<field bitlength="1" bitoffset="23" description="" name="I2SSRC"/>
					<field bitlength="3" bitoffset="24" description="" name="MCO1PRE"/>
					<field bitlength="3" bitoffset="27" description="" name="MCO2PRE"/>
					<field bitlength="2" bitoffset="30" description="" name="MCO2"/>
				</register>
				<register access="rw" address="0x4002380c" description="RCC clock interrupt register" name="CIR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="LSIRDYF"/>
					<field bitlength="1" bitoffset="1" description="" name="LSERDYF"/>
					<field bitlength="1" bitoffset="2" description="" name="HSIRDYF"/>
					<field bitlength="1" bitoffset="3" description="" name="HSERDYF"/>
					<field bitlength="1" bitoffset="4" description="" name="PLLRDYF"/>
					<field bitlength="1" bitoffset="5" description="" name="PLLI2SRDYF"/>
					<field bitlength="1" bitoffset="7" description="" name="CSSF"/>
					<field bitlength="1" bitoffset="8" description="" name="LSIRDYIE"/>
					<field bitlength="1" bitoffset="9" description="" name="LSERDYIE"/>
					<field bitlength="1" bitoffset="10" description="" name="HSIRDYIE"/>
					<field bitlength="1" bitoffset="11" description="" name="HSERDYIE"/>
					<field bitlength="1" bitoffset="12" description="" name="PLLRDYIE"/>
					<field bitlength="1" bitoffset="13" description="" name="PLLI2SRDYIE"/>
					<field bitlength="1" bitoffset="16" description="" name="LSIRDYC"/>
					<field bitlength="1" bitoffset="17" description="" name="LSERDYC"/>
					<field bitlength="1" bitoffset="18" description="" name="HSIRDYC"/>
					<field bitlength="1" bitoffset="19" description="" name="HSERDYC"/>
					<field bitlength="1" bitoffset="20" description="" name="PLLRDYC"/>
					<field bitlength="1" bitoffset="21" description="" name="PLLI2SRDYC"/>
					<field bitlength="1" bitoffset="23" description="" name="CSSC"/>
				</register>
				<register access="rw" address="0x40023800" description="RCC clock control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="HSION"/>
					<field bitlength="1" bitoffset="1" description="" name="HSIRDY"/>
					<field bitlength="5" bitoffset="3" description="" name="HSITRIM"/>
					<field bitlength="8" bitoffset="8" description="" name="HSICAL"/>
					<field bitlength="1" bitoffset="16" description="" name="HSEON"/>
					<field bitlength="1" bitoffset="17" description="" name="HSERDY"/>
					<field bitlength="1" bitoffset="18" description="" name="HSEBYP"/>
					<field bitlength="1" bitoffset="19" description="" name="CSSON"/>
					<field bitlength="1" bitoffset="24" description="" name="PLLON"/>
					<field bitlength="1" bitoffset="25" description="" name="PLLRDY"/>
					<field bitlength="1" bitoffset="26" description="" name="PLLI2SON"/>
					<field bitlength="1" bitoffset="27" description="" name="PLLI2SRDY"/>
				</register>
				<register access="rw" address="0x40023874" description="RCC clock control &amp; status register" name="CSR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="LSION"/>
					<field bitlength="1" bitoffset="1" description="" name="LSIRDY"/>
					<field bitlength="1" bitoffset="24" description="" name="RMVF"/>
					<field bitlength="1" bitoffset="25" description="" name="BORRSTF"/>
					<field bitlength="1" bitoffset="26" description="" name="PADRSTF"/>
					<field bitlength="1" bitoffset="27" description="" name="PORRSTF"/>
					<field bitlength="1" bitoffset="28" description="" name="SFTRSTF"/>
					<field bitlength="1" bitoffset="29" description="" name="WDGRSTF"/>
					<field bitlength="1" bitoffset="30" description="" name="WWDGRSTF"/>
					<field bitlength="1" bitoffset="31" description="" name="LPWRRSTF"/>
				</register>
				<register access="rw" address="0x40023804" description="RCC PLL configuration register" name="PLLCFGR" resetvalue="">
					<field bitlength="6" bitoffset="0" description="" name="PLLM"/>
					<field bitlength="9" bitoffset="6" description="" name="PLLN"/>
					<field bitlength="2" bitoffset="16" description="" name="PLLP"/>
					<field bitlength="1" bitoffset="22" description="" name="PLLSRC"/>
					<field bitlength="1" bitoffset="22" description="" name="PLLSRC_HSE"/>
					<field bitlength="2" bitoffset="-1" description="" name="PLLSRC_HSI"/>
					<field bitlength="4" bitoffset="24" description="" name="PLLQ"/>
				</register>
				<register access="rw" address="0x40023884" description="RCC PLLI2S configuration register" name="PLLI2SCFGR" resetvalue="">
					<field bitlength="9" bitoffset="6" description="" name="PLLI2SN"/>
					<field bitlength="3" bitoffset="28" description="" name="PLLI2SR"/>
				</register>
				<register access="rw" address="0x40023880" description="RCC spread spectrum clock generation register" name="SSCGR" resetvalue="">
					<field bitlength="13" bitoffset="0" description="" name="MODPER"/>
					<field bitlength="15" bitoffset="13" description="" name="INCSTEP"/>
					<field bitlength="1" bitoffset="30" description="" name="SPREADSEL"/>
					<field bitlength="1" bitoffset="31" description="" name="SSCGEN"/>
				</register>
			</registergroup>
			<registergroup description="" name="RNG">
				<register access="rw" address="0x50060800" description="RNG control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="2" description="" name="RNGEN"/>
					<field bitlength="1" bitoffset="3" description="" name="IE"/>
				</register>
				<register access="rw" address="0x50060808" description="RNG data register" name="DR" resetvalue=""/>
				<register access="rw" address="0x50060804" description="RNG status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="" name="DRDY"/>
					<field bitlength="1" bitoffset="1" description="" name="CECS"/>
					<field bitlength="1" bitoffset="2" description="" name="SECS"/>
					<field bitlength="1" bitoffset="5" description="" name="CEIS"/>
					<field bitlength="1" bitoffset="6" description="" name="SEIS"/>
				</register>
			</registergroup>
			<registergroup description="" name="RTC">
				<register access="rw" address="0x4000281c" description="RTC alarm A register" name="ALRMAR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="MSK4"/>
					<field bitlength="1" bitoffset="30" description="" name="WDSEL"/>
					<field bitlength="2" bitoffset="28" description="" name="DT"/>
					<field bitlength="4" bitoffset="24" description="" name="DU"/>
					<field bitlength="1" bitoffset="23" description="" name="MSK3"/>
					<field bitlength="1" bitoffset="22" description="" name="PM"/>
					<field bitlength="2" bitoffset="20" description="" name="HT"/>
					<field bitlength="4" bitoffset="16" description="" name="HU"/>
					<field bitlength="1" bitoffset="15" description="" name="MSK2"/>
					<field bitlength="3" bitoffset="12" description="" name="MNT"/>
					<field bitlength="4" bitoffset="8" description="" name="MNU"/>
					<field bitlength="1" bitoffset="7" description="" name="MSK1"/>
					<field bitlength="3" bitoffset="4" description="" name="ST"/>
					<field bitlength="4" bitoffset="0" description="" name="SU"/>
				</register>
				<register access="rw" address="0x40002820" description="RTC alarm B register" name="ALRMBR" resetvalue="">
					<field bitlength="1" bitoffset="31" description="" name="MSK4"/>
					<field bitlength="1" bitoffset="30" description="" name="WDSEL"/>
					<field bitlength="2" bitoffset="28" description="" name="DT"/>
					<field bitlength="4" bitoffset="24" description="" name="DU"/>
					<field bitlength="1" bitoffset="23" description="" name="MSK3"/>
					<field bitlength="1" bitoffset="22" description="" name="PM"/>
					<field bitlength="2" bitoffset="20" description="" name="HT"/>
					<field bitlength="4" bitoffset="16" description="" name="HU"/>
					<field bitlength="1" bitoffset="15" description="" name="MSK2"/>
					<field bitlength="3" bitoffset="12" description="" name="MNT"/>
					<field bitlength="4" bitoffset="8" description="" name="MNU"/>
					<field bitlength="1" bitoffset="7" description="" name="MSK1"/>
					<field bitlength="3" bitoffset="4" description="" name="ST"/>
					<field bitlength="4" bitoffset="0" description="" name="SU"/>
				</register>
				<register access="rw" address="0x40002850" description="RTC backup register 1" name="BKP0R" resetvalue=""/>
				<register access="rw" address="0x40002878" description="RTC backup register 10" name="BKP10R" resetvalue=""/>
				<register access="rw" address="0x4000287c" description="RTC backup register 11" name="BKP11R" resetvalue=""/>
				<register access="rw" address="0x40002880" description="RTC backup register 12" name="BKP12R" resetvalue=""/>
				<register access="rw" address="0x40002884" description="RTC backup register 13" name="BKP13R" resetvalue=""/>
				<register access="rw" address="0x40002888" description="RTC backup register 14" name="BKP14R" resetvalue=""/>
				<register access="rw" address="0x4000288c" description="RTC backup register 15" name="BKP15R" resetvalue=""/>
				<register access="rw" address="0x40002890" description="RTC backup register 16" name="BKP16R" resetvalue=""/>
				<register access="rw" address="0x40002894" description="RTC backup register 17" name="BKP17R" resetvalue=""/>
				<register access="rw" address="0x40002898" description="RTC backup register 18" name="BKP18R" resetvalue=""/>
				<register access="rw" address="0x4000289c" description="RTC backup register 19" name="BKP19R" resetvalue=""/>
				<register access="rw" address="0x40002854" description="RTC backup register 1" name="BKP1R" resetvalue=""/>
				<register access="rw" address="0x40002858" description="RTC backup register 2" name="BKP2R" resetvalue=""/>
				<register access="rw" address="0x4000285c" description="RTC backup register 3" name="BKP3R" resetvalue=""/>
				<register access="rw" address="0x40002860" description="RTC backup register 4" name="BKP4R" resetvalue=""/>
				<register access="rw" address="0x40002864" description="RTC backup register 5" name="BKP5R" resetvalue=""/>
				<register access="rw" address="0x40002868" description="RTC backup register 6" name="BKP6R" resetvalue=""/>
				<register access="rw" address="0x4000286c" description="RTC backup register 7" name="BKP7R" resetvalue=""/>
				<register access="rw" address="0x40002870" description="RTC backup register 8" name="BKP8R" resetvalue=""/>
				<register access="rw" address="0x40002874" description="RTC backup register 9" name="BKP9R" resetvalue=""/>
				<register access="rw" address="0x40002818" description="RTC calibration register" name="CALIBR" resetvalue="">
					<field bitlength="1" bitoffset="7" description="" name="DCS"/>
					<field bitlength="5" bitoffset="0" description="" name="DC"/>
				</register>
				<register access="rw" address="0x40002808" description="RTC control register" name="CR" resetvalue="">
					<field bitlength="1" bitoffset="23" description="" name="COE"/>
					<field bitlength="2" bitoffset="21" description="" name="OSEL"/>
					<field bitlength="1" bitoffset="20" description="" name="POL"/>
					<field bitlength="1" bitoffset="18" description="" name="BCK"/>
					<field bitlength="1" bitoffset="17" description="" name="SUB1H"/>
					<field bitlength="1" bitoffset="16" description="" name="ADD1H"/>
					<field bitlength="1" bitoffset="15" description="" name="TSIE"/>
					<field bitlength="1" bitoffset="14" description="" name="WUTIE"/>
					<field bitlength="1" bitoffset="13" description="" name="ALRBIE"/>
					<field bitlength="1" bitoffset="12" description="" name="ALRAIE"/>
					<field bitlength="1" bitoffset="11" description="" name="TSE"/>
					<field bitlength="1" bitoffset="10" description="" name="WUTE"/>
					<field bitlength="1" bitoffset="9" description="" name="ALRBE"/>
					<field bitlength="1" bitoffset="8" description="" name="ALRAE"/>
					<field bitlength="1" bitoffset="7" description="" name="DCE"/>
					<field bitlength="1" bitoffset="6" description="" name="FMT"/>
					<field bitlength="1" bitoffset="4" description="" name="REFCKON"/>
					<field bitlength="1" bitoffset="3" description="" name="TSEDGE"/>
					<field bitlength="3" bitoffset="0" description="" name="WUCKSEL"/>
				</register>
				<register access="rw" address="0x40002804" description="RTC date register" name="DR" resetvalue="">
					<field bitlength="4" bitoffset="20" description="" name="YT"/>
					<field bitlength="4" bitoffset="16" description="" name="YU"/>
					<field bitlength="3" bitoffset="13" description="" name="WDU"/>
					<field bitlength="1" bitoffset="12" description="" name="MT"/>
					<field bitlength="4" bitoffset="8" description="" name="MU"/>
					<field bitlength="2" bitoffset="4" description="" name="DT"/>
					<field bitlength="4" bitoffset="0" description="" name="DU"/>
				</register>
				<register access="rw" address="0x4000280c" description="RTC initialization and status register" name="ISR" resetvalue="">
					<field bitlength="1" bitoffset="13" description="" name="TAMP1F"/>
					<field bitlength="1" bitoffset="12" description="" name="TSOVF"/>
					<field bitlength="1" bitoffset="11" description="" name="TSF"/>
					<field bitlength="1" bitoffset="10" description="" name="WUTF"/>
					<field bitlength="1" bitoffset="9" description="" name="ALRBF"/>
					<field bitlength="1" bitoffset="8" description="" name="ALRAF"/>
					<field bitlength="1" bitoffset="7" description="" name="INIT"/>
					<field bitlength="1" bitoffset="6" description="" name="INITF"/>
					<field bitlength="1" bitoffset="5" description="" name="RSF"/>
					<field bitlength="1" bitoffset="4" description="" name="INITS"/>
					<field bitlength="1" bitoffset="2" description="" name="WUTWF"/>
					<field bitlength="1" bitoffset="1" description="" name="ALRBWF"/>
					<field bitlength="1" bitoffset="0" description="" name="ALRAWF"/>
				</register>
				<register access="rw" address="0x40002810" description="RTC prescaler register" name="PRER" resetvalue="">
					<field bitlength="7" bitoffset="16" description="" name="PREDIV_A"/>
					<field bitlength="13" bitoffset="0" description="" name="PREDIV_S"/>
				</register>
				<register access="rw" address="0x40002840" description="RTC tamper and alternate function configuration register" name="TAFCR" resetvalue="">
					<field bitlength="1" bitoffset="18" description="" name="ALARMOUTTYPE"/>
					<field bitlength="1" bitoffset="17" description="" name="TSINSEL"/>
					<field bitlength="1" bitoffset="16" description="" name="TAMPINSEL"/>
					<field bitlength="1" bitoffset="2" description="" name="TAMPIE"/>
					<field bitlength="1" bitoffset="1" description="" name="TAMP1TRG"/>
					<field bitlength="1" bitoffset="0" description="" name="TAMP1E"/>
				</register>
				<register access="rw" address="0x40002800" description="RTC time register" name="TR" resetvalue="">
					<field bitlength="1" bitoffset="22" description="" name="PM"/>
					<field bitlength="2" bitoffset="20" description="" name="HT"/>
					<field bitlength="4" bitoffset="16" description="" name="HU"/>
					<field bitlength="3" bitoffset="12" description="" name="MNT"/>
					<field bitlength="4" bitoffset="8" description="" name="MNU"/>
					<field bitlength="3" bitoffset="4" description="" name="ST"/>
					<field bitlength="4" bitoffset="0" description="" name="SU"/>
				</register>
				<register access="rw" address="0x40002834" description="RTC time stamp date register" name="TSDR" resetvalue="">
					<field bitlength="3" bitoffset="13" description="" name="WDU"/>
					<field bitlength="1" bitoffset="12" description="" name="MT"/>
					<field bitlength="4" bitoffset="8" description="" name="MU"/>
					<field bitlength="2" bitoffset="4" description="" name="DT"/>
					<field bitlength="4" bitoffset="0" description="" name="DU"/>
				</register>
				<register access="rw" address="0x40002830" description="RTC time stamp time register" name="TSTR" resetvalue="">
					<field bitlength="1" bitoffset="22" description="" name="PM"/>
					<field bitlength="2" bitoffset="20" description="" name="HT"/>
					<field bitlength="4" bitoffset="16" description="" name="HU"/>
					<field bitlength="3" bitoffset="12" description="" name="MNT"/>
					<field bitlength="4" bitoffset="8" description="" name="MNU"/>
					<field bitlength="3" bitoffset="4" description="" name="ST"/>
					<field bitlength="4" bitoffset="0" description="" name="SU"/>
				</register>
				<register access="rw" address="0x40002824" description="RTC write protection register" name="WPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="" name="KEY"/>
				</register>
				<register access="rw" address="0x40002814" description="RTC wakeup timer register" name="WUTR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="" name="WUT"/>
				</register>
			</registergroup>
			<registergroup description="" name="SDIO">
				<register access="rw" address="0x40012c08" description="SDIO argument register" name="ARG" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Command argument" name="CMDARG"/>
				</register>
				<register access="rw" address="0x40012c04" description="SDI clock control register" name="CLKCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Clock divide factor" name="CLKDIV"/>
					<field bitlength="1" bitoffset="8" description="Clock enable bit" name="CLKEN"/>
					<field bitlength="1" bitoffset="9" description="Power saving configuration bit" name="PWRSAV"/>
					<field bitlength="1" bitoffset="10" description="Clock divider bypass enable bit" name="BYPASS"/>
					<field bitlength="2" bitoffset="11" description="WIDBUS[1:0] bits (Wide bus mode enable bit)" name="WIDBUS"/>
					<field bitlength="1" bitoffset="13" description="SDIO_CK dephasing selection bit" name="NEGEDGE"/>
					<field bitlength="1" bitoffset="14" description="HW Flow Control enable" name="HWFC_EN"/>
				</register>
				<register access="rw" address="0x40012c0c" description="SDIO command register" name="CMD" resetvalue="">
					<field bitlength="6" bitoffset="0" description="Command Index" name="CMDINDEX"/>
					<field bitlength="2" bitoffset="6" description="WAITRESP[1:0] bits (Wait for response bits)" name="WAITRESP"/>
					<field bitlength="1" bitoffset="8" description="CPSM Waits for Interrupt Request" name="WAITINT"/>
					<field bitlength="1" bitoffset="9" description="CPSM Waits for ends of data transfer (CmdPend internal signal)" name="WAITPEND"/>
					<field bitlength="1" bitoffset="10" description="Command path state machine (CPSM) Enable bit" name="CPSMEN"/>
					<field bitlength="1" bitoffset="11" description="SD I/O suspend command" name="SDIOSUSPEND"/>
					<field bitlength="1" bitoffset="12" description="Enable CMD completion" name="ENCMDCOMPL"/>
					<field bitlength="1" bitoffset="13" description="Not Interrupt Enable" name="NIEN"/>
					<field bitlength="1" bitoffset="14" description="CE-ATA command" name="CEATACMD"/>
				</register>
				<register access="rw" address="0x40012c30" description="SDIO data counter register" name="DCOUNT" resetvalue="">
					<field bitlength="25" bitoffset="0" description="Data count value" name="DATACOUNT"/>
				</register>
				<register access="rw" address="0x40012c2c" description="SDIO data control register" name="DCTRL" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Data transfer enabled bit" name="DTEN"/>
					<field bitlength="1" bitoffset="1" description="Data transfer direction selection" name="DTDIR"/>
					<field bitlength="1" bitoffset="2" description="Data transfer mode selection" name="DTMODE"/>
					<field bitlength="1" bitoffset="3" description="DMA enabled bit" name="DMAEN"/>
					<field bitlength="4" bitoffset="4" description="DBLOCKSIZE[3:0] bits (Data block size)" name="DBLOCKSIZE"/>
					<field bitlength="1" bitoffset="8" description="Read wait start" name="RWSTART"/>
					<field bitlength="1" bitoffset="9" description="Read wait stop" name="RWSTOP"/>
					<field bitlength="1" bitoffset="10" description="Read wait mode" name="RWMOD"/>
					<field bitlength="1" bitoffset="11" description="SD I/O enable functions" name="SDIOEN"/>
				</register>
				<register access="rw" address="0x40012c28" description="SDIO data length register" name="DLEN" resetvalue="">
					<field bitlength="25" bitoffset="0" description="Data length value" name="DATALENGTH"/>
				</register>
				<register access="rw" address="0x40012c24" description="SDIO data timer register" name="DTIMER" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Data timeout period." name="DATATIME"/>
				</register>
				<register access="rw" address="0x40012c80" description="SDIO data FIFO register" name="FIFO" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Receive and transmit FIFO data" name="FIFODATA"/>
				</register>
				<register access="rw" address="0x40012c48" description="SDIO FIFO counter register" name="FIFOCNT" resetvalue="">
					<field bitlength="24" bitoffset="0" description="Remaining number of words to be written to or read from the FIFO" name="FIFOCOUNT"/>
				</register>
				<register access="rw" address="0x40012c38" description="SDIO interrupt clear register" name="ICR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="CCRCFAIL flag clear bit" name="CCRCFAILC"/>
					<field bitlength="1" bitoffset="1" description="DCRCFAIL flag clear bit" name="DCRCFAILC"/>
					<field bitlength="1" bitoffset="2" description="CTIMEOUT flag clear bit" name="CTIMEOUTC"/>
					<field bitlength="1" bitoffset="3" description="DTIMEOUT flag clear bit" name="DTIMEOUTC"/>
					<field bitlength="1" bitoffset="4" description="TXUNDERR flag clear bit" name="TXUNDERRC"/>
					<field bitlength="1" bitoffset="5" description="RXOVERR flag clear bit" name="RXOVERRC"/>
					<field bitlength="1" bitoffset="6" description="CMDREND flag clear bit" name="CMDRENDC"/>
					<field bitlength="1" bitoffset="7" description="CMDSENT flag clear bit" name="CMDSENTC"/>
					<field bitlength="1" bitoffset="8" description="DATAEND flag clear bit" name="DATAENDC"/>
					<field bitlength="1" bitoffset="9" description="STBITERR flag clear bit" name="STBITERRC"/>
					<field bitlength="1" bitoffset="10" description="DBCKEND flag clear bit" name="DBCKENDC"/>
					<field bitlength="1" bitoffset="22" description="SDIOIT flag clear bit" name="SDIOITC"/>
					<field bitlength="1" bitoffset="23" description="CEATAEND flag clear bit" name="CEATAENDC"/>
				</register>
				<register access="rw" address="0x40012c3c" description="SDIO mask register" name="MASK" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Command CRC Fail Interrupt Enable" name="CCRCFAILIE"/>
					<field bitlength="1" bitoffset="1" description="Data CRC Fail Interrupt Enable" name="DCRCFAILIE"/>
					<field bitlength="1" bitoffset="2" description="Command TimeOut Interrupt Enable" name="CTIMEOUTIE"/>
					<field bitlength="1" bitoffset="3" description="Data TimeOut Interrupt Enable" name="DTIMEOUTIE"/>
					<field bitlength="1" bitoffset="4" description="Tx FIFO UnderRun Error Interrupt Enable" name="TXUNDERRIE"/>
					<field bitlength="1" bitoffset="5" description="Rx FIFO OverRun Error Interrupt Enable" name="RXOVERRIE"/>
					<field bitlength="1" bitoffset="6" description="Command Response Received Interrupt Enable" name="CMDRENDIE"/>
					<field bitlength="1" bitoffset="7" description="Command Sent Interrupt Enable" name="CMDSENTIE"/>
					<field bitlength="1" bitoffset="8" description="Data End Interrupt Enable" name="DATAENDIE"/>
					<field bitlength="1" bitoffset="9" description="Start Bit Error Interrupt Enable" name="STBITERRIE"/>
					<field bitlength="1" bitoffset="10" description="Data Block End Interrupt Enable" name="DBCKENDIE"/>
					<field bitlength="1" bitoffset="11" description="CCommand Acting Interrupt Enable" name="CMDACTIE"/>
					<field bitlength="1" bitoffset="12" description="Data Transmit Acting Interrupt Enable" name="TXACTIE"/>
					<field bitlength="1" bitoffset="13" description="Data receive acting interrupt enabled" name="RXACTIE"/>
					<field bitlength="1" bitoffset="14" description="Tx FIFO Half Empty interrupt Enable" name="TXFIFOHEIE"/>
					<field bitlength="1" bitoffset="15" description="Rx FIFO Half Full interrupt Enable" name="RXFIFOHFIE"/>
					<field bitlength="1" bitoffset="16" description="Tx FIFO Full interrupt Enable" name="TXFIFOFIE"/>
					<field bitlength="1" bitoffset="17" description="Rx FIFO Full interrupt Enable" name="RXFIFOFIE"/>
					<field bitlength="1" bitoffset="18" description="Tx FIFO Empty interrupt Enable" name="TXFIFOEIE"/>
					<field bitlength="1" bitoffset="19" description="Rx FIFO Empty interrupt Enable" name="RXFIFOEIE"/>
					<field bitlength="1" bitoffset="20" description="Data available in Tx FIFO interrupt Enable" name="TXDAVLIE"/>
					<field bitlength="1" bitoffset="21" description="Data available in Rx FIFO interrupt Enable" name="RXDAVLIE"/>
					<field bitlength="1" bitoffset="22" description="SDIO Mode Interrupt Received interrupt Enable" name="SDIOITIE"/>
					<field bitlength="1" bitoffset="23" description="CE-ATA command completion signal received Interrupt Enable" name="CEATAENDIE"/>
				</register>
				<register access="rw" address="0x40012c00" description="SDIO power control register" name="POWER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="PWRCTRL[1:0] bits (Power supply control bits)" name="PWRCTRL"/>
				</register>
				<register access="rw" address="0x40012c14" description="SDIO response 1 register" name="RESP1" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Card Status" name="CARDSTATUS1"/>
				</register>
				<register access="rw" address="0x40012c18" description="SDIO response 2 register" name="RESP2" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Card Status" name="CARDSTATUS2"/>
				</register>
				<register access="rw" address="0x40012c1c" description="SDIO response 3 register" name="RESP3" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Card Status" name="CARDSTATUS3"/>
				</register>
				<register access="rw" address="0x40012c20" description="SDIO response 4 register" name="RESP4" resetvalue="">
					<field bitlength="32" bitoffset="0" description="Card Status" name="CARDSTATUS4"/>
				</register>
				<register access="rw" address="0x40012c10" description="SDIO command response register" name="RESPCMD" resetvalue="">
					<field bitlength="6" bitoffset="0" description="Response command index" name="RESPCMD"/>
				</register>
				<register access="rw" address="0x40012c34" description="SDIO status register" name="STA" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Command response received (CRC check failed)" name="CCRCFAIL"/>
					<field bitlength="1" bitoffset="1" description="Data block sent/received (CRC check failed)" name="DCRCFAIL"/>
					<field bitlength="1" bitoffset="2" description="Command response timeout" name="CTIMEOUT"/>
					<field bitlength="1" bitoffset="3" description="Data timeout" name="DTIMEOUT"/>
					<field bitlength="1" bitoffset="4" description="Transmit FIFO underrun error" name="TXUNDERR"/>
					<field bitlength="1" bitoffset="5" description="Received FIFO overrun error" name="RXOVERR"/>
					<field bitlength="1" bitoffset="6" description="Command response received (CRC check passed)" name="CMDREND"/>
					<field bitlength="1" bitoffset="7" description="Command sent (no response required)" name="CMDSENT"/>
					<field bitlength="1" bitoffset="8" description="Data end (data counter, SDIDCOUNT, is zero)" name="DATAEND"/>
					<field bitlength="1" bitoffset="9" description="Start bit not detected on all data signals in wide bus mode" name="STBITERR"/>
					<field bitlength="1" bitoffset="10" description="Data block sent/received (CRC check passed)" name="DBCKEND"/>
					<field bitlength="1" bitoffset="11" description="Command transfer in progress" name="CMDACT"/>
					<field bitlength="1" bitoffset="12" description="Data transmit in progress" name="TXACT"/>
					<field bitlength="1" bitoffset="13" description="Data receive in progress" name="RXACT"/>
					<field bitlength="1" bitoffset="14" description="Transmit FIFO Half Empty: at least 8 words can be written into the FIFO" name="TXFIFOHE"/>
					<field bitlength="1" bitoffset="15" description="Receive FIFO Half Full: there are at least 8 words in the FIFO" name="RXFIFOHF"/>
					<field bitlength="1" bitoffset="16" description="Transmit FIFO full" name="TXFIFOF"/>
					<field bitlength="1" bitoffset="17" description="Receive FIFO full" name="RXFIFOF"/>
					<field bitlength="1" bitoffset="18" description="Transmit FIFO empty" name="TXFIFOE"/>
					<field bitlength="1" bitoffset="19" description="Receive FIFO empty" name="RXFIFOE"/>
					<field bitlength="1" bitoffset="20" description="Data available in transmit FIFO" name="TXDAVL"/>
					<field bitlength="1" bitoffset="21" description="Data available in receive FIFO" name="RXDAVL"/>
					<field bitlength="1" bitoffset="22" description="SDIO interrupt received" name="SDIOIT"/>
					<field bitlength="1" bitoffset="23" description="CE-ATA command completion signal received for CMD61" name="CEATAEND"/>
				</register>
			</registergroup>
			<registergroup description="" name="SYSCFG">
				<register access="rw" address="0x40013820" description="SYSCFG Compensation cell control register" name="CMPCR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Compensation cell ready flag" name="CMP_PD"/>
					<field bitlength="1" bitoffset="8" description="Compensation cell power-down" name="READY"/>
				</register>
				<register access="rw" address="0x40013808" description="SYSCFG external interrupt configuration registers" name="EXTICR" resetvalue=""/>
				<register access="rw" address="0x40013800" description="SYSCFG memory remap register" name="MEMRMP" resetvalue="">
					<field bitlength="2" bitoffset="0" description="SYSCFG_Memory Remap Config" name="MEM_MODE"/>
				</register>
				<register access="rw" address="0x40013804" description="SYSCFG peripheral mode configuration register" name="PMC" resetvalue="">
					<field bitlength="1" bitoffset="23" description="Ethernet PHY interface selection" name="MII_RMII_SEL"/>
				</register>
			</registergroup>
			<registergroup description="" name="WWDG">
				<register access="rw" address="0x40002c04" description="WWDG Configuration register" name="CFR" resetvalue="">
					<field bitlength="7" bitoffset="0" description="W[6:0] bits (7-bit window value)" name="W"/>
					<field bitlength="1" bitoffset="0" description="Bit 0" name="W0"/>
					<field bitlength="1" bitoffset="1" description="Bit 1" name="W1"/>
					<field bitlength="1" bitoffset="2" description="Bit 2" name="W2"/>
					<field bitlength="1" bitoffset="3" description="Bit 3" name="W3"/>
					<field bitlength="1" bitoffset="4" description="Bit 4" name="W4"/>
					<field bitlength="1" bitoffset="5" description="Bit 5" name="W5"/>
					<field bitlength="1" bitoffset="6" description="Bit 6" name="W6"/>
					<field bitlength="2" bitoffset="7" description="WDGTB[1:0] bits (Timer Base)" name="WDGTB"/>
					<field bitlength="1" bitoffset="7" description="Bit 0" name="WDGTB0"/>
					<field bitlength="1" bitoffset="8" description="Bit 1" name="WDGTB1"/>
					<field bitlength="1" bitoffset="9" description="Early Wakeup Interrupt" name="EWI"/>
				</register>
				<register access="rw" address="0x40002c00" description="WWDG Control register" name="CR" resetvalue="">
					<field bitlength="7" bitoffset="0" description="T[6:0] bits (7-Bit counter (MSB to LSB))" name="T"/>
					<field bitlength="1" bitoffset="0" description="Bit 0" name="T0"/>
					<field bitlength="1" bitoffset="1" description="Bit 1" name="T1"/>
					<field bitlength="1" bitoffset="2" description="Bit 2" name="T2"/>
					<field bitlength="1" bitoffset="3" description="Bit 3" name="T3"/>
					<field bitlength="1" bitoffset="4" description="Bit 4" name="T4"/>
					<field bitlength="1" bitoffset="5" description="Bit 5" name="T5"/>
					<field bitlength="1" bitoffset="6" description="Bit 6" name="T6"/>
					<field bitlength="1" bitoffset="7" description="Activation bit" name="WDGA"/>
				</register>
				<register access="rw" address="0x40002c08" description="WWDG Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Early Wakeup Interrupt Flag" name="EWIF"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="FSMC">
			<registergroup description="" name="FSMC_Bank1">
				<register access="rw" address="0xa0000000" description="NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)" name="BTCR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="FSMC_Bank1E">
				<register access="rw" address="0xa0000104" description="NOR/PSRAM write timing registers" name="BWTR" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="FSMC_Bank2">
				<register access="rw" address="0xa0000074" description="NAND Flash ECC result registers 2" name="ECCR2" resetvalue=""/>
				<register access="rw" address="0xa000006c" description="NAND Flash Attribute memory space timing register 2" name="PATT2" resetvalue=""/>
				<register access="rw" address="0xa0000060" description="NAND Flash control register 2" name="PCR2" resetvalue=""/>
				<register access="rw" address="0xa0000068" description="NAND Flash Common memory space timing register 2" name="PMEM2" resetvalue=""/>
				<register access="rw" address="0xa0000064" description="NAND Flash FIFO status and interrupt register 2" name="SR2" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="FSMC_Bank3">
				<register access="rw" address="0xa0000094" description="NAND Flash ECC result registers 3" name="ECCR3" resetvalue=""/>
				<register access="rw" address="0xa000008c" description="NAND Flash Attribute memory space timing register 3" name="PATT3" resetvalue=""/>
				<register access="rw" address="0xa0000080" description="NAND Flash control register 3" name="PCR3" resetvalue=""/>
				<register access="rw" address="0xa0000088" description="NAND Flash Common memory space timing register 3" name="PMEM3" resetvalue=""/>
				<register access="rw" address="0xa0000084" description="NAND Flash FIFO status and interrupt register 3" name="SR3" resetvalue=""/>
			</registergroup>
			<registergroup description="" name="FSMC_Bank4">
				<register access="rw" address="0xa00000ac" description="PC Card  Attribute memory space timing register 4" name="PATT4" resetvalue=""/>
				<register access="rw" address="0xa00000a0" description="PC Card  control register 4" name="PCR4" resetvalue=""/>
				<register access="rw" address="0xa00000b0" description="PC Card  I/O space timing register 4" name="PIO4" resetvalue=""/>
				<register access="rw" address="0xa00000a8" description="PC Card  Common memory space timing register 4" name="PMEM4" resetvalue=""/>
				<register access="rw" address="0xa00000a4" description="PC Card  FIFO status and interrupt register 4" name="SR4" resetvalue=""/>
			</registergroup>
		</group>
		<group description="" name="GPIO">
			<registergroup description="" name="GPIOA">
				<register access="rw" address="0x40020020" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002001a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40020018" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40020010" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002001c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40020000" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40020014" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40020008" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40020004" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002000c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOB">
				<register access="rw" address="0x40020420" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002041a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40020418" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40020410" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002041c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40020400" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40020414" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40020408" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40020404" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002040c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOC">
				<register access="rw" address="0x40020820" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002081a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40020818" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40020810" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002081c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40020800" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40020814" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40020808" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40020804" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002080c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOD">
				<register access="rw" address="0x40020c20" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x40020c1a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40020c18" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40020c10" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x40020c1c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40020c00" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40020c14" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40020c08" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40020c04" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x40020c0c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOE">
				<register access="rw" address="0x40021020" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002101a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40021018" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40021010" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002101c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40021000" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40021014" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40021008" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40021004" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002100c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOF">
				<register access="rw" address="0x40021420" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002141a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40021418" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40021410" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002141c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40021400" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40021414" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40021408" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40021404" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002140c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOG">
				<register access="rw" address="0x40021820" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002181a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40021818" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40021810" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002181c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40021800" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40021814" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40021808" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40021804" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002180c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOH">
				<register access="rw" address="0x40021c20" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x40021c1a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40021c18" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40021c10" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x40021c1c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40021c00" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40021c14" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40021c08" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40021c04" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x40021c0c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
			<registergroup description="" name="GPIOI">
				<register access="rw" address="0x40022020" description="GPIO alternate function registers" name="AFR" resetvalue=""/>
				<register access="rw" address="0x4002201a" description="GPIO port bit set/reset high register" name="BSRRH" resetvalue=""/>
				<register access="rw" address="0x40022018" description="GPIO port bit set/reset low register" name="BSRRL" resetvalue=""/>
				<register access="rw" address="0x40022010" description="GPIO port input data register" name="IDR" resetvalue=""/>
				<register access="rw" address="0x4002201c" description="GPIO port configuration lock register" name="LCKR" resetvalue=""/>
				<register access="rw" address="0x40022000" description="GPIO port mode register" name="MODER" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="MODER0"/>
					<field bitlength="2" bitoffset="2" description="" name="MODER1"/>
					<field bitlength="2" bitoffset="4" description="" name="MODER2"/>
					<field bitlength="2" bitoffset="6" description="" name="MODER3"/>
					<field bitlength="2" bitoffset="8" description="" name="MODER4"/>
					<field bitlength="2" bitoffset="10" description="" name="MODER5"/>
					<field bitlength="2" bitoffset="12" description="" name="MODER6"/>
					<field bitlength="2" bitoffset="14" description="" name="MODER7"/>
					<field bitlength="2" bitoffset="16" description="" name="MODER8"/>
					<field bitlength="2" bitoffset="18" description="" name="MODER9"/>
					<field bitlength="2" bitoffset="20" description="" name="MODER10"/>
					<field bitlength="2" bitoffset="22" description="" name="MODER11"/>
					<field bitlength="2" bitoffset="24" description="" name="MODER12"/>
					<field bitlength="2" bitoffset="26" description="" name="MODER13"/>
					<field bitlength="2" bitoffset="28" description="" name="MODER14"/>
					<field bitlength="2" bitoffset="30" description="" name="MODER15"/>
				</register>
				<register access="rw" address="0x40022014" description="GPIO port output data register" name="ODR" resetvalue=""/>
				<register access="rw" address="0x40022008" description="GPIO port output speed register" name="OSPEEDR" resetvalue=""/>
				<register access="rw" address="0x40022004" description="GPIO port output type register" name="OTYPER" resetvalue=""/>
				<register access="rw" address="0x4002200c" description="GPIO port pull-up/pull-down register" name="PUPDR" resetvalue="">
					<field bitlength="2" bitoffset="0" description="" name="PUPDR0"/>
					<field bitlength="2" bitoffset="2" description="" name="PUPDR1"/>
					<field bitlength="2" bitoffset="4" description="" name="PUPDR2"/>
					<field bitlength="2" bitoffset="6" description="" name="PUPDR3"/>
					<field bitlength="2" bitoffset="8" description="" name="PUPDR4"/>
					<field bitlength="2" bitoffset="10" description="" name="PUPDR5"/>
					<field bitlength="2" bitoffset="12" description="" name="PUPDR6"/>
					<field bitlength="2" bitoffset="14" description="" name="PUPDR7"/>
					<field bitlength="2" bitoffset="16" description="" name="PUPDR8"/>
					<field bitlength="2" bitoffset="18" description="" name="PUPDR9"/>
					<field bitlength="2" bitoffset="20" description="" name="PUPDR10"/>
					<field bitlength="2" bitoffset="22" description="" name="PUPDR11"/>
					<field bitlength="2" bitoffset="24" description="" name="PUPDR12"/>
					<field bitlength="2" bitoffset="26" description="" name="PUPDR13"/>
					<field bitlength="2" bitoffset="28" description="" name="PUPDR14"/>
					<field bitlength="2" bitoffset="30" description="" name="PUPDR15"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="I2C">
			<registergroup description="" name="I2C1">
				<register access="rw" address="0x4000541c" description="I2C Clock control register" name="CCR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Clock Control Register in Fast/Standard mode (Master mode)" name="CCR"/>
					<field bitlength="1" bitoffset="14" description="Fast Mode Duty Cycle" name="DUTY"/>
					<field bitlength="1" bitoffset="15" description="I2C Master Mode Selection" name="FS"/>
				</register>
				<register access="rw" address="0x40005400" description="I2C Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Peripheral Enable" name="PE"/>
					<field bitlength="1" bitoffset="1" description="SMBus Mode" name="SMBUS"/>
					<field bitlength="1" bitoffset="3" description="SMBus Type" name="SMBTYPE"/>
					<field bitlength="1" bitoffset="4" description="ARP Enable" name="ENARP"/>
					<field bitlength="1" bitoffset="5" description="PEC Enable" name="ENPEC"/>
					<field bitlength="1" bitoffset="6" description="General Call Enable" name="ENGC"/>
					<field bitlength="1" bitoffset="7" description="Clock Stretching Disable (Slave mode)" name="NOSTRETCH"/>
					<field bitlength="1" bitoffset="8" description="Start Generation" name="START"/>
					<field bitlength="1" bitoffset="9" description="Stop Generation" name="STOP"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Enable" name="ACK"/>
					<field bitlength="1" bitoffset="11" description="Acknowledge/PEC Position (for data reception)" name="POS"/>
					<field bitlength="1" bitoffset="12" description="Packet Error Checking" name="PEC"/>
					<field bitlength="1" bitoffset="13" description="SMBus Alert" name="ALERT"/>
					<field bitlength="1" bitoffset="15" description="Software Reset" name="SWRST"/>
				</register>
				<register access="rw" address="0x40005404" description="I2C Control register 2" name="CR2" resetvalue="">
					<field bitlength="6" bitoffset="0" description="FREQ[5:0] bits (Peripheral Clock Frequency)" name="FREQ"/>
					<field bitlength="1" bitoffset="8" description="Error Interrupt Enable" name="ITERREN"/>
					<field bitlength="1" bitoffset="9" description="Event Interrupt Enable" name="ITEVTEN"/>
					<field bitlength="1" bitoffset="10" description="Buffer Interrupt Enable" name="ITBUFEN"/>
					<field bitlength="1" bitoffset="11" description="DMA Requests Enable" name="DMAEN"/>
					<field bitlength="1" bitoffset="12" description="DMA Last Transfer" name="LAST"/>
				</register>
				<register access="rw" address="0x40005410" description="I2C Data register" name="DR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="8-bit Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x40005408" description="I2C Own address register 1" name="OAR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Bit 0" name="ADD0"/>
					<field bitlength="1" bitoffset="1" description="Bit 1" name="ADD1"/>
					<field bitlength="1" bitoffset="2" description="Bit 2" name="ADD2"/>
					<field bitlength="1" bitoffset="3" description="Bit 3" name="ADD3"/>
					<field bitlength="1" bitoffset="4" description="Bit 4" name="ADD4"/>
					<field bitlength="1" bitoffset="5" description="Bit 5" name="ADD5"/>
					<field bitlength="1" bitoffset="6" description="Bit 6" name="ADD6"/>
					<field bitlength="1" bitoffset="7" description="Bit 7" name="ADD7"/>
					<field bitlength="1" bitoffset="8" description="Bit 8" name="ADD8"/>
					<field bitlength="1" bitoffset="9" description="Bit 9" name="ADD9"/>
					<field bitlength="1" bitoffset="15" description="Addressing Mode (Slave mode)" name="ADDMODE"/>
				</register>
				<register access="rw" address="0x4000540c" description="I2C Own address register 2" name="OAR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Dual addressing mode enable" name="ENDUAL"/>
					<field bitlength="7" bitoffset="1" description="Interface address" name="ADD2"/>
				</register>
				<register access="rw" address="0x40005414" description="I2C Status register 1" name="SR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Start Bit (Master mode)" name="SB"/>
					<field bitlength="1" bitoffset="1" description="Address sent (master mode)/matched (slave mode)" name="ADDR"/>
					<field bitlength="1" bitoffset="2" description="Byte Transfer Finished" name="BTF"/>
					<field bitlength="1" bitoffset="3" description="10-bit header sent (Master mode)" name="ADD10"/>
					<field bitlength="1" bitoffset="4" description="Stop detection (Slave mode)" name="STOPF"/>
					<field bitlength="1" bitoffset="6" description="Data Register not Empty (receivers)" name="RXNE"/>
					<field bitlength="1" bitoffset="7" description="Data Register Empty (transmitters)" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="Bus Error" name="BERR"/>
					<field bitlength="1" bitoffset="9" description="Arbitration Lost (master mode)" name="ARLO"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Failure" name="AF"/>
					<field bitlength="1" bitoffset="11" description="Overrun/Underrun" name="OVR"/>
					<field bitlength="1" bitoffset="12" description="PEC Error in reception" name="PECERR"/>
					<field bitlength="1" bitoffset="14" description="Timeout or Tlow Error" name="TIMEOUT"/>
					<field bitlength="1" bitoffset="15" description="SMBus Alert" name="SMBALERT"/>
				</register>
				<register access="rw" address="0x40005418" description="I2C Status register 2" name="SR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Master/Slave" name="MSL"/>
					<field bitlength="1" bitoffset="1" description="Bus Busy" name="BUSY"/>
					<field bitlength="1" bitoffset="2" description="Transmitter/Receiver" name="TRA"/>
					<field bitlength="1" bitoffset="4" description="General Call Address (Slave mode)" name="GENCALL"/>
					<field bitlength="1" bitoffset="5" description="SMBus Device Default Address (Slave mode)" name="SMBDEFAULT"/>
					<field bitlength="1" bitoffset="6" description="SMBus Host Header (Slave mode)" name="SMBHOST"/>
					<field bitlength="1" bitoffset="7" description="Dual Flag (Slave mode)" name="DUALF"/>
					<field bitlength="8" bitoffset="8" description="Packet Error Checking Register" name="PEC"/>
				</register>
				<register access="rw" address="0x40005420" description="I2C TRISE register" name="TRISE" resetvalue="">
					<field bitlength="6" bitoffset="0" description="Maximum Rise Time in Fast/Standard mode (Master mode)" name="TRISE"/>
				</register>
			</registergroup>
			<registergroup description="" name="I2C2">
				<register access="rw" address="0x4000581c" description="I2C Clock control register" name="CCR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Clock Control Register in Fast/Standard mode (Master mode)" name="CCR"/>
					<field bitlength="1" bitoffset="14" description="Fast Mode Duty Cycle" name="DUTY"/>
					<field bitlength="1" bitoffset="15" description="I2C Master Mode Selection" name="FS"/>
				</register>
				<register access="rw" address="0x40005800" description="I2C Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Peripheral Enable" name="PE"/>
					<field bitlength="1" bitoffset="1" description="SMBus Mode" name="SMBUS"/>
					<field bitlength="1" bitoffset="3" description="SMBus Type" name="SMBTYPE"/>
					<field bitlength="1" bitoffset="4" description="ARP Enable" name="ENARP"/>
					<field bitlength="1" bitoffset="5" description="PEC Enable" name="ENPEC"/>
					<field bitlength="1" bitoffset="6" description="General Call Enable" name="ENGC"/>
					<field bitlength="1" bitoffset="7" description="Clock Stretching Disable (Slave mode)" name="NOSTRETCH"/>
					<field bitlength="1" bitoffset="8" description="Start Generation" name="START"/>
					<field bitlength="1" bitoffset="9" description="Stop Generation" name="STOP"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Enable" name="ACK"/>
					<field bitlength="1" bitoffset="11" description="Acknowledge/PEC Position (for data reception)" name="POS"/>
					<field bitlength="1" bitoffset="12" description="Packet Error Checking" name="PEC"/>
					<field bitlength="1" bitoffset="13" description="SMBus Alert" name="ALERT"/>
					<field bitlength="1" bitoffset="15" description="Software Reset" name="SWRST"/>
				</register>
				<register access="rw" address="0x40005804" description="I2C Control register 2" name="CR2" resetvalue="">
					<field bitlength="6" bitoffset="0" description="FREQ[5:0] bits (Peripheral Clock Frequency)" name="FREQ"/>
					<field bitlength="1" bitoffset="8" description="Error Interrupt Enable" name="ITERREN"/>
					<field bitlength="1" bitoffset="9" description="Event Interrupt Enable" name="ITEVTEN"/>
					<field bitlength="1" bitoffset="10" description="Buffer Interrupt Enable" name="ITBUFEN"/>
					<field bitlength="1" bitoffset="11" description="DMA Requests Enable" name="DMAEN"/>
					<field bitlength="1" bitoffset="12" description="DMA Last Transfer" name="LAST"/>
				</register>
				<register access="rw" address="0x40005810" description="I2C Data register" name="DR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="8-bit Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x40005808" description="I2C Own address register 1" name="OAR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Bit 0" name="ADD0"/>
					<field bitlength="1" bitoffset="1" description="Bit 1" name="ADD1"/>
					<field bitlength="1" bitoffset="2" description="Bit 2" name="ADD2"/>
					<field bitlength="1" bitoffset="3" description="Bit 3" name="ADD3"/>
					<field bitlength="1" bitoffset="4" description="Bit 4" name="ADD4"/>
					<field bitlength="1" bitoffset="5" description="Bit 5" name="ADD5"/>
					<field bitlength="1" bitoffset="6" description="Bit 6" name="ADD6"/>
					<field bitlength="1" bitoffset="7" description="Bit 7" name="ADD7"/>
					<field bitlength="1" bitoffset="8" description="Bit 8" name="ADD8"/>
					<field bitlength="1" bitoffset="9" description="Bit 9" name="ADD9"/>
					<field bitlength="1" bitoffset="15" description="Addressing Mode (Slave mode)" name="ADDMODE"/>
				</register>
				<register access="rw" address="0x4000580c" description="I2C Own address register 2" name="OAR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Dual addressing mode enable" name="ENDUAL"/>
					<field bitlength="7" bitoffset="1" description="Interface address" name="ADD2"/>
				</register>
				<register access="rw" address="0x40005814" description="I2C Status register 1" name="SR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Start Bit (Master mode)" name="SB"/>
					<field bitlength="1" bitoffset="1" description="Address sent (master mode)/matched (slave mode)" name="ADDR"/>
					<field bitlength="1" bitoffset="2" description="Byte Transfer Finished" name="BTF"/>
					<field bitlength="1" bitoffset="3" description="10-bit header sent (Master mode)" name="ADD10"/>
					<field bitlength="1" bitoffset="4" description="Stop detection (Slave mode)" name="STOPF"/>
					<field bitlength="1" bitoffset="6" description="Data Register not Empty (receivers)" name="RXNE"/>
					<field bitlength="1" bitoffset="7" description="Data Register Empty (transmitters)" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="Bus Error" name="BERR"/>
					<field bitlength="1" bitoffset="9" description="Arbitration Lost (master mode)" name="ARLO"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Failure" name="AF"/>
					<field bitlength="1" bitoffset="11" description="Overrun/Underrun" name="OVR"/>
					<field bitlength="1" bitoffset="12" description="PEC Error in reception" name="PECERR"/>
					<field bitlength="1" bitoffset="14" description="Timeout or Tlow Error" name="TIMEOUT"/>
					<field bitlength="1" bitoffset="15" description="SMBus Alert" name="SMBALERT"/>
				</register>
				<register access="rw" address="0x40005818" description="I2C Status register 2" name="SR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Master/Slave" name="MSL"/>
					<field bitlength="1" bitoffset="1" description="Bus Busy" name="BUSY"/>
					<field bitlength="1" bitoffset="2" description="Transmitter/Receiver" name="TRA"/>
					<field bitlength="1" bitoffset="4" description="General Call Address (Slave mode)" name="GENCALL"/>
					<field bitlength="1" bitoffset="5" description="SMBus Device Default Address (Slave mode)" name="SMBDEFAULT"/>
					<field bitlength="1" bitoffset="6" description="SMBus Host Header (Slave mode)" name="SMBHOST"/>
					<field bitlength="1" bitoffset="7" description="Dual Flag (Slave mode)" name="DUALF"/>
					<field bitlength="8" bitoffset="8" description="Packet Error Checking Register" name="PEC"/>
				</register>
				<register access="rw" address="0x40005820" description="I2C TRISE register" name="TRISE" resetvalue="">
					<field bitlength="6" bitoffset="0" description="Maximum Rise Time in Fast/Standard mode (Master mode)" name="TRISE"/>
				</register>
			</registergroup>
			<registergroup description="" name="I2C3">
				<register access="rw" address="0x40005c1c" description="I2C Clock control register" name="CCR" resetvalue="">
					<field bitlength="12" bitoffset="0" description="Clock Control Register in Fast/Standard mode (Master mode)" name="CCR"/>
					<field bitlength="1" bitoffset="14" description="Fast Mode Duty Cycle" name="DUTY"/>
					<field bitlength="1" bitoffset="15" description="I2C Master Mode Selection" name="FS"/>
				</register>
				<register access="rw" address="0x40005c00" description="I2C Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Peripheral Enable" name="PE"/>
					<field bitlength="1" bitoffset="1" description="SMBus Mode" name="SMBUS"/>
					<field bitlength="1" bitoffset="3" description="SMBus Type" name="SMBTYPE"/>
					<field bitlength="1" bitoffset="4" description="ARP Enable" name="ENARP"/>
					<field bitlength="1" bitoffset="5" description="PEC Enable" name="ENPEC"/>
					<field bitlength="1" bitoffset="6" description="General Call Enable" name="ENGC"/>
					<field bitlength="1" bitoffset="7" description="Clock Stretching Disable (Slave mode)" name="NOSTRETCH"/>
					<field bitlength="1" bitoffset="8" description="Start Generation" name="START"/>
					<field bitlength="1" bitoffset="9" description="Stop Generation" name="STOP"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Enable" name="ACK"/>
					<field bitlength="1" bitoffset="11" description="Acknowledge/PEC Position (for data reception)" name="POS"/>
					<field bitlength="1" bitoffset="12" description="Packet Error Checking" name="PEC"/>
					<field bitlength="1" bitoffset="13" description="SMBus Alert" name="ALERT"/>
					<field bitlength="1" bitoffset="15" description="Software Reset" name="SWRST"/>
				</register>
				<register access="rw" address="0x40005c04" description="I2C Control register 2" name="CR2" resetvalue="">
					<field bitlength="6" bitoffset="0" description="FREQ[5:0] bits (Peripheral Clock Frequency)" name="FREQ"/>
					<field bitlength="1" bitoffset="8" description="Error Interrupt Enable" name="ITERREN"/>
					<field bitlength="1" bitoffset="9" description="Event Interrupt Enable" name="ITEVTEN"/>
					<field bitlength="1" bitoffset="10" description="Buffer Interrupt Enable" name="ITBUFEN"/>
					<field bitlength="1" bitoffset="11" description="DMA Requests Enable" name="DMAEN"/>
					<field bitlength="1" bitoffset="12" description="DMA Last Transfer" name="LAST"/>
				</register>
				<register access="rw" address="0x40005c10" description="I2C Data register" name="DR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="8-bit Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x40005c08" description="I2C Own address register 1" name="OAR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Bit 0" name="ADD0"/>
					<field bitlength="1" bitoffset="1" description="Bit 1" name="ADD1"/>
					<field bitlength="1" bitoffset="2" description="Bit 2" name="ADD2"/>
					<field bitlength="1" bitoffset="3" description="Bit 3" name="ADD3"/>
					<field bitlength="1" bitoffset="4" description="Bit 4" name="ADD4"/>
					<field bitlength="1" bitoffset="5" description="Bit 5" name="ADD5"/>
					<field bitlength="1" bitoffset="6" description="Bit 6" name="ADD6"/>
					<field bitlength="1" bitoffset="7" description="Bit 7" name="ADD7"/>
					<field bitlength="1" bitoffset="8" description="Bit 8" name="ADD8"/>
					<field bitlength="1" bitoffset="9" description="Bit 9" name="ADD9"/>
					<field bitlength="1" bitoffset="15" description="Addressing Mode (Slave mode)" name="ADDMODE"/>
				</register>
				<register access="rw" address="0x40005c0c" description="I2C Own address register 2" name="OAR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Dual addressing mode enable" name="ENDUAL"/>
					<field bitlength="7" bitoffset="1" description="Interface address" name="ADD2"/>
				</register>
				<register access="rw" address="0x40005c14" description="I2C Status register 1" name="SR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Start Bit (Master mode)" name="SB"/>
					<field bitlength="1" bitoffset="1" description="Address sent (master mode)/matched (slave mode)" name="ADDR"/>
					<field bitlength="1" bitoffset="2" description="Byte Transfer Finished" name="BTF"/>
					<field bitlength="1" bitoffset="3" description="10-bit header sent (Master mode)" name="ADD10"/>
					<field bitlength="1" bitoffset="4" description="Stop detection (Slave mode)" name="STOPF"/>
					<field bitlength="1" bitoffset="6" description="Data Register not Empty (receivers)" name="RXNE"/>
					<field bitlength="1" bitoffset="7" description="Data Register Empty (transmitters)" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="Bus Error" name="BERR"/>
					<field bitlength="1" bitoffset="9" description="Arbitration Lost (master mode)" name="ARLO"/>
					<field bitlength="1" bitoffset="10" description="Acknowledge Failure" name="AF"/>
					<field bitlength="1" bitoffset="11" description="Overrun/Underrun" name="OVR"/>
					<field bitlength="1" bitoffset="12" description="PEC Error in reception" name="PECERR"/>
					<field bitlength="1" bitoffset="14" description="Timeout or Tlow Error" name="TIMEOUT"/>
					<field bitlength="1" bitoffset="15" description="SMBus Alert" name="SMBALERT"/>
				</register>
				<register access="rw" address="0x40005c18" description="I2C Status register 2" name="SR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Master/Slave" name="MSL"/>
					<field bitlength="1" bitoffset="1" description="Bus Busy" name="BUSY"/>
					<field bitlength="1" bitoffset="2" description="Transmitter/Receiver" name="TRA"/>
					<field bitlength="1" bitoffset="4" description="General Call Address (Slave mode)" name="GENCALL"/>
					<field bitlength="1" bitoffset="5" description="SMBus Device Default Address (Slave mode)" name="SMBDEFAULT"/>
					<field bitlength="1" bitoffset="6" description="SMBus Host Header (Slave mode)" name="SMBHOST"/>
					<field bitlength="1" bitoffset="7" description="Dual Flag (Slave mode)" name="DUALF"/>
					<field bitlength="8" bitoffset="8" description="Packet Error Checking Register" name="PEC"/>
				</register>
				<register access="rw" address="0x40005c20" description="I2C TRISE register" name="TRISE" resetvalue="">
					<field bitlength="6" bitoffset="0" description="Maximum Rise Time in Fast/Standard mode (Master mode)" name="TRISE"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="SPI">
			<registergroup description="" name="SPI1">
				<register access="rw" address="0x40013000" description="SPI control register 1 (not used in I2S mode)" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="1" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="2" description="Master Selection" name="MSTR"/>
					<field bitlength="3" bitoffset="3" description="BR[2:0] bits (Baud Rate Control)" name="BR"/>
					<field bitlength="1" bitoffset="6" description="SPI Enable" name="SPE"/>
					<field bitlength="1" bitoffset="7" description="Frame Format" name="LSBFIRST"/>
					<field bitlength="1" bitoffset="8" description="Internal slave select" name="SSI"/>
					<field bitlength="1" bitoffset="9" description="Software slave management" name="SSM"/>
					<field bitlength="1" bitoffset="10" description="Receive only" name="RXONLY"/>
					<field bitlength="1" bitoffset="11" description="Data Frame Format" name="DFF"/>
					<field bitlength="1" bitoffset="12" description="Transmit CRC next" name="CRCNEXT"/>
					<field bitlength="1" bitoffset="13" description="Hardware CRC calculation enable" name="CRCEN"/>
					<field bitlength="1" bitoffset="14" description="Output enable in bidirectional mode" name="BIDIOE"/>
					<field bitlength="1" bitoffset="15" description="Bidirectional data mode enable" name="BIDIMODE"/>
				</register>
				<register access="rw" address="0x40013004" description="SPI control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Rx Buffer DMA Enable" name="RXDMAEN"/>
					<field bitlength="1" bitoffset="1" description="Tx Buffer DMA Enable" name="TXDMAEN"/>
					<field bitlength="1" bitoffset="2" description="SS Output Enable" name="SSOE"/>
					<field bitlength="1" bitoffset="5" description="Error Interrupt Enable" name="ERRIE"/>
					<field bitlength="1" bitoffset="6" description="RX buffer Not Empty Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="7" description="Tx buffer Empty Interrupt Enable" name="TXEIE"/>
				</register>
				<register access="rw" address="0x40013010" description="SPI CRC polynomial register (not used in I2S mode)" name="CRCPR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="CRC polynomial register" name="CRCPOLY"/>
				</register>
				<register access="rw" address="0x4001300c" description="SPI data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x4001301c" description="SPI_I2S configuration register" name="I2SCFGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Channel length (number of bits per audio channel)" name="CHLEN"/>
					<field bitlength="2" bitoffset="1" description="DATLEN[1:0] bits (Data length to be transferred)" name="DATLEN"/>
					<field bitlength="1" bitoffset="3" description="steady state clock polarity" name="CKPOL"/>
					<field bitlength="2" bitoffset="4" description="I2SSTD[1:0] bits (I2S standard selection)" name="I2SSTD"/>
					<field bitlength="1" bitoffset="7" description="PCM frame synchronization" name="PCMSYNC"/>
					<field bitlength="2" bitoffset="8" description="I2SCFG[1:0] bits (I2S configuration mode)" name="I2SCFG"/>
					<field bitlength="1" bitoffset="10" description="I2S Enable" name="I2SE"/>
					<field bitlength="1" bitoffset="11" description="I2S mode selection" name="I2SMOD"/>
				</register>
				<register access="rw" address="0x40013020" description="SPI_I2S prescaler register" name="I2SPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="I2S Linear prescaler" name="I2SDIV"/>
					<field bitlength="1" bitoffset="8" description="Odd factor for the prescaler" name="ODD"/>
					<field bitlength="1" bitoffset="9" description="Master Clock Output Enable" name="MCKOE"/>
				</register>
				<register access="rw" address="0x40013014" description="SPI RX CRC register (not used in I2S mode)" name="RXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Rx CRC Register" name="RXCRC"/>
				</register>
				<register access="rw" address="0x40013008" description="SPI status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Receive buffer Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="1" description="Transmit buffer Empty" name="TXE"/>
					<field bitlength="1" bitoffset="2" description="Channel side" name="CHSIDE"/>
					<field bitlength="1" bitoffset="3" description="Underrun flag" name="UDR"/>
					<field bitlength="1" bitoffset="4" description="CRC Error flag" name="CRCERR"/>
					<field bitlength="1" bitoffset="5" description="Mode fault" name="MODF"/>
					<field bitlength="1" bitoffset="6" description="Overrun flag" name="OVR"/>
					<field bitlength="1" bitoffset="7" description="Busy flag" name="BSY"/>
				</register>
				<register access="rw" address="0x40013018" description="SPI TX CRC register (not used in I2S mode)" name="TXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Tx CRC Register" name="TXCRC"/>
				</register>
			</registergroup>
			<registergroup description="" name="SPI2">
				<register access="rw" address="0x40003800" description="SPI control register 1 (not used in I2S mode)" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="1" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="2" description="Master Selection" name="MSTR"/>
					<field bitlength="3" bitoffset="3" description="BR[2:0] bits (Baud Rate Control)" name="BR"/>
					<field bitlength="1" bitoffset="6" description="SPI Enable" name="SPE"/>
					<field bitlength="1" bitoffset="7" description="Frame Format" name="LSBFIRST"/>
					<field bitlength="1" bitoffset="8" description="Internal slave select" name="SSI"/>
					<field bitlength="1" bitoffset="9" description="Software slave management" name="SSM"/>
					<field bitlength="1" bitoffset="10" description="Receive only" name="RXONLY"/>
					<field bitlength="1" bitoffset="11" description="Data Frame Format" name="DFF"/>
					<field bitlength="1" bitoffset="12" description="Transmit CRC next" name="CRCNEXT"/>
					<field bitlength="1" bitoffset="13" description="Hardware CRC calculation enable" name="CRCEN"/>
					<field bitlength="1" bitoffset="14" description="Output enable in bidirectional mode" name="BIDIOE"/>
					<field bitlength="1" bitoffset="15" description="Bidirectional data mode enable" name="BIDIMODE"/>
				</register>
				<register access="rw" address="0x40003804" description="SPI control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Rx Buffer DMA Enable" name="RXDMAEN"/>
					<field bitlength="1" bitoffset="1" description="Tx Buffer DMA Enable" name="TXDMAEN"/>
					<field bitlength="1" bitoffset="2" description="SS Output Enable" name="SSOE"/>
					<field bitlength="1" bitoffset="5" description="Error Interrupt Enable" name="ERRIE"/>
					<field bitlength="1" bitoffset="6" description="RX buffer Not Empty Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="7" description="Tx buffer Empty Interrupt Enable" name="TXEIE"/>
				</register>
				<register access="rw" address="0x40003810" description="SPI CRC polynomial register (not used in I2S mode)" name="CRCPR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="CRC polynomial register" name="CRCPOLY"/>
				</register>
				<register access="rw" address="0x4000380c" description="SPI data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x4000381c" description="SPI_I2S configuration register" name="I2SCFGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Channel length (number of bits per audio channel)" name="CHLEN"/>
					<field bitlength="2" bitoffset="1" description="DATLEN[1:0] bits (Data length to be transferred)" name="DATLEN"/>
					<field bitlength="1" bitoffset="3" description="steady state clock polarity" name="CKPOL"/>
					<field bitlength="2" bitoffset="4" description="I2SSTD[1:0] bits (I2S standard selection)" name="I2SSTD"/>
					<field bitlength="1" bitoffset="7" description="PCM frame synchronization" name="PCMSYNC"/>
					<field bitlength="2" bitoffset="8" description="I2SCFG[1:0] bits (I2S configuration mode)" name="I2SCFG"/>
					<field bitlength="1" bitoffset="10" description="I2S Enable" name="I2SE"/>
					<field bitlength="1" bitoffset="11" description="I2S mode selection" name="I2SMOD"/>
				</register>
				<register access="rw" address="0x40003820" description="SPI_I2S prescaler register" name="I2SPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="I2S Linear prescaler" name="I2SDIV"/>
					<field bitlength="1" bitoffset="8" description="Odd factor for the prescaler" name="ODD"/>
					<field bitlength="1" bitoffset="9" description="Master Clock Output Enable" name="MCKOE"/>
				</register>
				<register access="rw" address="0x40003814" description="SPI RX CRC register (not used in I2S mode)" name="RXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Rx CRC Register" name="RXCRC"/>
				</register>
				<register access="rw" address="0x40003808" description="SPI status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Receive buffer Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="1" description="Transmit buffer Empty" name="TXE"/>
					<field bitlength="1" bitoffset="2" description="Channel side" name="CHSIDE"/>
					<field bitlength="1" bitoffset="3" description="Underrun flag" name="UDR"/>
					<field bitlength="1" bitoffset="4" description="CRC Error flag" name="CRCERR"/>
					<field bitlength="1" bitoffset="5" description="Mode fault" name="MODF"/>
					<field bitlength="1" bitoffset="6" description="Overrun flag" name="OVR"/>
					<field bitlength="1" bitoffset="7" description="Busy flag" name="BSY"/>
				</register>
				<register access="rw" address="0x40003818" description="SPI TX CRC register (not used in I2S mode)" name="TXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Tx CRC Register" name="TXCRC"/>
				</register>
			</registergroup>
			<registergroup description="" name="SPI3">
				<register access="rw" address="0x40003c00" description="SPI control register 1 (not used in I2S mode)" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="1" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="2" description="Master Selection" name="MSTR"/>
					<field bitlength="3" bitoffset="3" description="BR[2:0] bits (Baud Rate Control)" name="BR"/>
					<field bitlength="1" bitoffset="6" description="SPI Enable" name="SPE"/>
					<field bitlength="1" bitoffset="7" description="Frame Format" name="LSBFIRST"/>
					<field bitlength="1" bitoffset="8" description="Internal slave select" name="SSI"/>
					<field bitlength="1" bitoffset="9" description="Software slave management" name="SSM"/>
					<field bitlength="1" bitoffset="10" description="Receive only" name="RXONLY"/>
					<field bitlength="1" bitoffset="11" description="Data Frame Format" name="DFF"/>
					<field bitlength="1" bitoffset="12" description="Transmit CRC next" name="CRCNEXT"/>
					<field bitlength="1" bitoffset="13" description="Hardware CRC calculation enable" name="CRCEN"/>
					<field bitlength="1" bitoffset="14" description="Output enable in bidirectional mode" name="BIDIOE"/>
					<field bitlength="1" bitoffset="15" description="Bidirectional data mode enable" name="BIDIMODE"/>
				</register>
				<register access="rw" address="0x40003c04" description="SPI control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Rx Buffer DMA Enable" name="RXDMAEN"/>
					<field bitlength="1" bitoffset="1" description="Tx Buffer DMA Enable" name="TXDMAEN"/>
					<field bitlength="1" bitoffset="2" description="SS Output Enable" name="SSOE"/>
					<field bitlength="1" bitoffset="5" description="Error Interrupt Enable" name="ERRIE"/>
					<field bitlength="1" bitoffset="6" description="RX buffer Not Empty Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="7" description="Tx buffer Empty Interrupt Enable" name="TXEIE"/>
				</register>
				<register access="rw" address="0x40003c10" description="SPI CRC polynomial register (not used in I2S mode)" name="CRCPR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="CRC polynomial register" name="CRCPOLY"/>
				</register>
				<register access="rw" address="0x40003c0c" description="SPI data register" name="DR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Data Register" name="DR"/>
				</register>
				<register access="rw" address="0x40003c1c" description="SPI_I2S configuration register" name="I2SCFGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Channel length (number of bits per audio channel)" name="CHLEN"/>
					<field bitlength="2" bitoffset="1" description="DATLEN[1:0] bits (Data length to be transferred)" name="DATLEN"/>
					<field bitlength="1" bitoffset="3" description="steady state clock polarity" name="CKPOL"/>
					<field bitlength="2" bitoffset="4" description="I2SSTD[1:0] bits (I2S standard selection)" name="I2SSTD"/>
					<field bitlength="1" bitoffset="7" description="PCM frame synchronization" name="PCMSYNC"/>
					<field bitlength="2" bitoffset="8" description="I2SCFG[1:0] bits (I2S configuration mode)" name="I2SCFG"/>
					<field bitlength="1" bitoffset="10" description="I2S Enable" name="I2SE"/>
					<field bitlength="1" bitoffset="11" description="I2S mode selection" name="I2SMOD"/>
				</register>
				<register access="rw" address="0x40003c20" description="SPI_I2S prescaler register" name="I2SPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="I2S Linear prescaler" name="I2SDIV"/>
					<field bitlength="1" bitoffset="8" description="Odd factor for the prescaler" name="ODD"/>
					<field bitlength="1" bitoffset="9" description="Master Clock Output Enable" name="MCKOE"/>
				</register>
				<register access="rw" address="0x40003c14" description="SPI RX CRC register (not used in I2S mode)" name="RXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Rx CRC Register" name="RXCRC"/>
				</register>
				<register access="rw" address="0x40003c08" description="SPI status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Receive buffer Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="1" description="Transmit buffer Empty" name="TXE"/>
					<field bitlength="1" bitoffset="2" description="Channel side" name="CHSIDE"/>
					<field bitlength="1" bitoffset="3" description="Underrun flag" name="UDR"/>
					<field bitlength="1" bitoffset="4" description="CRC Error flag" name="CRCERR"/>
					<field bitlength="1" bitoffset="5" description="Mode fault" name="MODF"/>
					<field bitlength="1" bitoffset="6" description="Overrun flag" name="OVR"/>
					<field bitlength="1" bitoffset="7" description="Busy flag" name="BSY"/>
				</register>
				<register access="rw" address="0x40003c18" description="SPI TX CRC register (not used in I2S mode)" name="TXCRCR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Tx CRC Register" name="TXCRC"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="Timer">
			<registergroup description="" name="TIM1">
				<register access="rw" address="0x4001002c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40010044" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40010020" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40010018" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4001001c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40010034" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40010038" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4001003c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40010040" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40010024" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40010000" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40010004" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40010048" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4001000c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4001004c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40010014" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40010050" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40010028" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40010030" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40010008" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40010010" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM10">
				<register access="rw" address="0x4001442c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40014444" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40014420" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40014418" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4001441c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40014434" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40014438" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4001443c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40014440" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40014424" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40014400" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40014404" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40014448" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4001440c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4001444c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40014414" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40014450" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40014428" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40014430" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40014408" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40014410" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM11">
				<register access="rw" address="0x4001482c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40014844" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40014820" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40014818" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4001481c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40014834" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40014838" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4001483c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40014840" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40014824" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40014800" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40014804" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40014848" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4001480c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4001484c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40014814" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40014850" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40014828" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40014830" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40014808" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40014810" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM12">
				<register access="rw" address="0x4000182c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40001844" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40001820" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40001818" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000181c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40001834" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40001838" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000183c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40001840" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40001824" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40001800" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40001804" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40001848" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000180c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000184c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40001814" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40001850" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40001828" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40001830" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40001808" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40001810" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM13">
				<register access="rw" address="0x40001c2c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40001c44" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40001c20" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40001c18" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x40001c1c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40001c34" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40001c38" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x40001c3c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40001c40" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40001c24" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40001c00" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40001c04" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40001c48" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x40001c0c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x40001c4c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40001c14" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40001c50" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40001c28" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40001c30" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40001c08" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40001c10" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM14">
				<register access="rw" address="0x4000202c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40002044" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40002020" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40002018" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000201c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40002034" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40002038" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000203c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40002040" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40002024" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40002000" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40002004" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40002048" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000200c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000204c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40002014" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40002050" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40002028" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40002030" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40002008" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40002010" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM2">
				<register access="rw" address="0x4000002c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40000044" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40000020" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40000018" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000001c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40000034" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40000038" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000003c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40000040" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40000024" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40000000" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40000004" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40000048" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000000c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000004c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40000014" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40000050" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40000028" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40000030" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40000008" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40000010" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM3">
				<register access="rw" address="0x4000042c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40000444" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40000420" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40000418" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000041c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40000434" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40000438" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000043c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40000440" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40000424" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40000400" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40000404" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40000448" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000040c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000044c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40000414" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40000450" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40000428" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40000430" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40000408" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40000410" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM4">
				<register access="rw" address="0x4000082c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40000844" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40000820" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40000818" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000081c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40000834" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40000838" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000083c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40000840" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40000824" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40000800" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40000804" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40000848" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000080c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000084c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40000814" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40000850" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40000828" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40000830" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40000808" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40000810" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM5">
				<register access="rw" address="0x40000c2c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40000c44" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40000c20" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40000c18" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x40000c1c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40000c34" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40000c38" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x40000c3c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40000c40" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40000c24" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40000c00" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40000c04" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40000c48" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x40000c0c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x40000c4c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40000c14" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40000c50" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40000c28" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40000c30" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40000c08" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40000c10" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM6">
				<register access="rw" address="0x4000102c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40001044" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40001020" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40001018" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000101c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40001034" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40001038" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000103c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40001040" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40001024" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40001000" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40001004" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40001048" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000100c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000104c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40001014" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40001050" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40001028" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40001030" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40001008" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40001010" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM7">
				<register access="rw" address="0x4000142c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40001444" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40001420" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40001418" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4000141c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40001434" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40001438" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4000143c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40001440" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40001424" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40001400" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40001404" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40001448" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4000140c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4000144c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40001414" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40001450" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40001428" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40001430" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40001408" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40001410" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM8">
				<register access="rw" address="0x4001042c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40010444" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40010420" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40010418" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4001041c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40010434" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40010438" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4001043c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40010440" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40010424" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40010400" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40010404" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40010448" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4001040c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4001044c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40010414" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40010450" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40010428" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40010430" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40010408" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40010410" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
			<registergroup description="" name="TIM9">
				<register access="rw" address="0x4001402c" description="TIM auto-reload register" name="ARR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="actual auto-reload Value" name="ARR"/>
				</register>
				<register access="rw" address="0x40014044" description="TIM break and dead-time register" name="BDTR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="DTG[0:7] bits (Dead-Time Generator set-up)" name="DTG"/>
					<field bitlength="2" bitoffset="8" description="LOCK[1:0] bits (Lock Configuration)" name="LOCK"/>
					<field bitlength="1" bitoffset="10" description="Off-State Selection for Idle mode" name="OSSI"/>
					<field bitlength="1" bitoffset="11" description="Off-State Selection for Run mode" name="OSSR"/>
					<field bitlength="1" bitoffset="12" description="Break enable" name="BKE"/>
					<field bitlength="1" bitoffset="13" description="Break Polarity" name="BKP"/>
					<field bitlength="1" bitoffset="14" description="Automatic Output enable" name="AOE"/>
					<field bitlength="1" bitoffset="15" description="Main Output enable" name="MOE"/>
				</register>
				<register access="rw" address="0x40014020" description="TIM capture/compare enable register" name="CCER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare 1 output enable" name="CC1E"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 output Polarity" name="CC1P"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 1 Complementary output enable" name="CC1NE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 1 Complementary output Polarity" name="CC1NP"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 2 output enable" name="CC2E"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare 2 output Polarity" name="CC2P"/>
					<field bitlength="1" bitoffset="6" description="Capture/Compare 2 Complementary output enable" name="CC2NE"/>
					<field bitlength="1" bitoffset="7" description="Capture/Compare 2 Complementary output Polarity" name="CC2NP"/>
					<field bitlength="1" bitoffset="8" description="Capture/Compare 3 output enable" name="CC3E"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 3 output Polarity" name="CC3P"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 3 Complementary output enable" name="CC3NE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Complementary output Polarity" name="CC3NP"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 output enable" name="CC4E"/>
					<field bitlength="1" bitoffset="13" description="Capture/Compare 4 output Polarity" name="CC4P"/>
					<field bitlength="1" bitoffset="15" description="Capture/Compare 4 Complementary output Polarity" name="CC4NP"/>
				</register>
				<register access="rw" address="0x40014018" description="TIM capture/compare mode register 1" name="CCMR1" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC1S[1:0] bits (Capture/Compare 1 Selection)" name="CC1S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 1 Fast enable" name="OC1FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 1 Preload enable" name="OC1PE"/>
					<field bitlength="3" bitoffset="4" description="OC1M[2:0] bits (Output Compare 1 Mode)" name="OC1M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 1Clear Enable" name="OC1CE"/>
					<field bitlength="2" bitoffset="8" description="CC2S[1:0] bits (Capture/Compare 2 Selection)" name="CC2S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 2 Fast enable" name="OC2FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 2 Preload enable" name="OC2PE"/>
					<field bitlength="3" bitoffset="12" description="OC2M[2:0] bits (Output Compare 2 Mode)" name="OC2M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 2 Clear Enable" name="OC2CE"/>
					<field bitlength="2" bitoffset="2" description="IC1PSC[1:0] bits (Input Capture 1 Prescaler)" name="IC1PSC"/>
					<field bitlength="4" bitoffset="4" description="IC1F[3:0] bits (Input Capture 1 Filter)" name="IC1F"/>
					<field bitlength="2" bitoffset="10" description="IC2PSC[1:0] bits (Input Capture 2 Prescaler)" name="IC2PSC"/>
					<field bitlength="4" bitoffset="12" description="IC2F[3:0] bits (Input Capture 2 Filter)" name="IC2F"/>
				</register>
				<register access="rw" address="0x4001401c" description="TIM capture/compare mode register 2" name="CCMR2" resetvalue="">
					<field bitlength="2" bitoffset="0" description="CC3S[1:0] bits (Capture/Compare 3 Selection)" name="CC3S"/>
					<field bitlength="1" bitoffset="2" description="Output Compare 3 Fast enable" name="OC3FE"/>
					<field bitlength="1" bitoffset="3" description="Output Compare 3 Preload enable" name="OC3PE"/>
					<field bitlength="3" bitoffset="4" description="OC3M[2:0] bits (Output Compare 3 Mode)" name="OC3M"/>
					<field bitlength="1" bitoffset="7" description="Output Compare 3 Clear Enable" name="OC3CE"/>
					<field bitlength="2" bitoffset="8" description="CC4S[1:0] bits (Capture/Compare 4 Selection)" name="CC4S"/>
					<field bitlength="1" bitoffset="10" description="Output Compare 4 Fast enable" name="OC4FE"/>
					<field bitlength="1" bitoffset="11" description="Output Compare 4 Preload enable" name="OC4PE"/>
					<field bitlength="3" bitoffset="12" description="OC4M[2:0] bits (Output Compare 4 Mode)" name="OC4M"/>
					<field bitlength="1" bitoffset="15" description="Output Compare 4 Clear Enable" name="OC4CE"/>
					<field bitlength="2" bitoffset="2" description="IC3PSC[1:0] bits (Input Capture 3 Prescaler)" name="IC3PSC"/>
					<field bitlength="4" bitoffset="4" description="IC3F[3:0] bits (Input Capture 3 Filter)" name="IC3F"/>
					<field bitlength="2" bitoffset="10" description="IC4PSC[1:0] bits (Input Capture 4 Prescaler)" name="IC4PSC"/>
					<field bitlength="4" bitoffset="12" description="IC4F[3:0] bits (Input Capture 4 Filter)" name="IC4F"/>
				</register>
				<register access="rw" address="0x40014034" description="TIM capture/compare register 1" name="CCR1" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 1 Value" name="CCR1"/>
				</register>
				<register access="rw" address="0x40014038" description="TIM capture/compare register 2" name="CCR2" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 2 Value" name="CCR2"/>
				</register>
				<register access="rw" address="0x4001403c" description="TIM capture/compare register 3" name="CCR3" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 3 Value" name="CCR3"/>
				</register>
				<register access="rw" address="0x40014040" description="TIM capture/compare register 4" name="CCR4" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Capture/Compare 4 Value" name="CCR4"/>
				</register>
				<register access="rw" address="0x40014024" description="TIM counter register" name="CNT" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Counter Value" name="CNT"/>
				</register>
				<register access="rw" address="0x40014000" description="TIM control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Counter enable" name="CEN"/>
					<field bitlength="1" bitoffset="1" description="Update disable" name="UDIS"/>
					<field bitlength="1" bitoffset="2" description="Update request source" name="URS"/>
					<field bitlength="1" bitoffset="3" description="One pulse mode" name="OPM"/>
					<field bitlength="1" bitoffset="4" description="Direction" name="DIR"/>
					<field bitlength="2" bitoffset="5" description="CMS[1:0] bits (Center-aligned mode selection)" name="CMS"/>
					<field bitlength="1" bitoffset="7" description="Auto-reload preload enable" name="ARPE"/>
					<field bitlength="2" bitoffset="8" description="CKD[1:0] bits (clock division)" name="CKD"/>
				</register>
				<register access="rw" address="0x40014004" description="TIM control register 2" name="CR2" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Capture/Compare Preloaded Control" name="CCPC"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare Control Update Selection" name="CCUS"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare DMA Selection" name="CCDS"/>
					<field bitlength="3" bitoffset="4" description="MMS[2:0] bits (Master Mode Selection)" name="MMS"/>
					<field bitlength="1" bitoffset="7" description="TI1 Selection" name="TI1S"/>
					<field bitlength="1" bitoffset="8" description="Output Idle state 1 (OC1 output)" name="OIS1"/>
					<field bitlength="1" bitoffset="9" description="Output Idle state 1 (OC1N output)" name="OIS1N"/>
					<field bitlength="1" bitoffset="10" description="Output Idle state 2 (OC2 output)" name="OIS2"/>
					<field bitlength="1" bitoffset="11" description="Output Idle state 2 (OC2N output)" name="OIS2N"/>
					<field bitlength="1" bitoffset="12" description="Output Idle state 3 (OC3 output)" name="OIS3"/>
					<field bitlength="1" bitoffset="13" description="Output Idle state 3 (OC3N output)" name="OIS3N"/>
					<field bitlength="1" bitoffset="14" description="Output Idle state 4 (OC4 output)" name="OIS4"/>
				</register>
				<register access="rw" address="0x40014048" description="TIM DMA control register" name="DCR" resetvalue="">
					<field bitlength="5" bitoffset="0" description="DBA[4:0] bits (DMA Base Address)" name="DBA"/>
					<field bitlength="5" bitoffset="8" description="DBL[4:0] bits (DMA Burst Length)" name="DBL"/>
				</register>
				<register access="rw" address="0x4001400c" description="TIM DMA/interrupt enable register" name="DIER" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt enable" name="UIE"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt enable" name="CC1IE"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt enable" name="CC2IE"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt enable" name="CC3IE"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt enable" name="CC4IE"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt enable" name="COMIE"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt enable" name="TIE"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt enable" name="BIE"/>
					<field bitlength="1" bitoffset="8" description="Update DMA request enable" name="UDE"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 DMA request enable" name="CC1DE"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 DMA request enable" name="CC2DE"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 DMA request enable" name="CC3DE"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 DMA request enable" name="CC4DE"/>
					<field bitlength="1" bitoffset="13" description="COM DMA request enable" name="COMDE"/>
					<field bitlength="1" bitoffset="14" description="Trigger DMA request enable" name="TDE"/>
				</register>
				<register access="rw" address="0x4001404c" description="TIM DMA address for full transfer" name="DMAR" resetvalue="">
					<field bitlength="16" bitoffset="0" description="DMA register for burst accesses" name="DMAB"/>
				</register>
				<register access="rw" address="0x40014014" description="TIM event generation register" name="EGR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update Generation" name="UG"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 Generation" name="CC1G"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 Generation" name="CC2G"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 Generation" name="CC3G"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 Generation" name="CC4G"/>
					<field bitlength="1" bitoffset="5" description="Capture/Compare Control Update Generation" name="COMG"/>
					<field bitlength="1" bitoffset="6" description="Trigger Generation" name="TG"/>
					<field bitlength="1" bitoffset="7" description="Break Generation" name="BG"/>
				</register>
				<register access="rw" address="0x40014050" description="TIM option register" name="OR" resetvalue="">
					<field bitlength="2" bitoffset="6" description="TI4_RMP[1:0] bits (TIM5 Input 4 remap)" name="TI4_RMP"/>
					<field bitlength="2" bitoffset="10" description="ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap)" name="ITR1_RMP"/>
				</register>
				<register access="rw" address="0x40014028" description="TIM prescaler" name="PSC" resetvalue="">
					<field bitlength="16" bitoffset="0" description="Prescaler Value" name="PSC"/>
				</register>
				<register access="rw" address="0x40014030" description="TIM repetition counter register" name="RCR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="Repetition Counter Value" name="REP"/>
				</register>
				<register access="rw" address="0x40014008" description="TIM slave mode control register" name="SMCR" resetvalue="">
					<field bitlength="3" bitoffset="0" description="SMS[2:0] bits (Slave mode selection)" name="SMS"/>
					<field bitlength="3" bitoffset="4" description="TS[2:0] bits (Trigger selection)" name="TS"/>
					<field bitlength="1" bitoffset="7" description="Master/slave mode" name="MSM"/>
					<field bitlength="4" bitoffset="8" description="ETF[3:0] bits (External trigger filter)" name="ETF"/>
					<field bitlength="2" bitoffset="12" description="ETPS[1:0] bits (External trigger prescaler)" name="ETPS"/>
					<field bitlength="1" bitoffset="14" description="External clock enable" name="ECE"/>
					<field bitlength="1" bitoffset="15" description="External trigger polarity" name="ETP"/>
				</register>
				<register access="rw" address="0x40014010" description="TIM status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Update interrupt Flag" name="UIF"/>
					<field bitlength="1" bitoffset="1" description="Capture/Compare 1 interrupt Flag" name="CC1IF"/>
					<field bitlength="1" bitoffset="2" description="Capture/Compare 2 interrupt Flag" name="CC2IF"/>
					<field bitlength="1" bitoffset="3" description="Capture/Compare 3 interrupt Flag" name="CC3IF"/>
					<field bitlength="1" bitoffset="4" description="Capture/Compare 4 interrupt Flag" name="CC4IF"/>
					<field bitlength="1" bitoffset="5" description="COM interrupt Flag" name="COMIF"/>
					<field bitlength="1" bitoffset="6" description="Trigger interrupt Flag" name="TIF"/>
					<field bitlength="1" bitoffset="7" description="Break interrupt Flag" name="BIF"/>
					<field bitlength="1" bitoffset="9" description="Capture/Compare 1 Overcapture Flag" name="CC1OF"/>
					<field bitlength="1" bitoffset="10" description="Capture/Compare 2 Overcapture Flag" name="CC2OF"/>
					<field bitlength="1" bitoffset="11" description="Capture/Compare 3 Overcapture Flag" name="CC3OF"/>
					<field bitlength="1" bitoffset="12" description="Capture/Compare 4 Overcapture Flag" name="CC4OF"/>
				</register>
			</registergroup>
		</group>
		<group description="" name="USART">
			<registergroup description="" name="UART4">
				<register access="rw" address="0x40004c08" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x40004c0c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40004c10" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40004c14" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40004c04" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40004c18" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40004c00" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
			<registergroup description="" name="UART5">
				<register access="rw" address="0x40005008" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x4000500c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40005010" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40005014" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40005004" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40005018" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40005000" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
			<registergroup description="" name="USART1">
				<register access="rw" address="0x40011008" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x4001100c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40011010" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40011014" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40011004" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40011018" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40011000" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
			<registergroup description="" name="USART2">
				<register access="rw" address="0x40004408" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x4000440c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40004410" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40004414" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40004404" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40004418" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40004400" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
			<registergroup description="" name="USART3">
				<register access="rw" address="0x40004808" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x4000480c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40004810" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40004814" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40004804" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40004818" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40004800" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
			<registergroup description="" name="USART6">
				<register access="rw" address="0x40011408" description="USART Baud rate register" name="BRR" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Fraction of USARTDIV" name="DIV_Fraction"/>
					<field bitlength="12" bitoffset="4" description="Mantissa of USARTDIV" name="DIV_Mantissa"/>
				</register>
				<register access="rw" address="0x4001140c" description="USART Control register 1" name="CR1" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Send Break" name="SBK"/>
					<field bitlength="1" bitoffset="1" description="Receiver wakeup" name="RWU"/>
					<field bitlength="1" bitoffset="2" description="Receiver Enable" name="RE"/>
					<field bitlength="1" bitoffset="3" description="Transmitter Enable" name="TE"/>
					<field bitlength="1" bitoffset="4" description="IDLE Interrupt Enable" name="IDLEIE"/>
					<field bitlength="1" bitoffset="5" description="RXNE Interrupt Enable" name="RXNEIE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete Interrupt Enable" name="TCIE"/>
					<field bitlength="1" bitoffset="7" description="PE Interrupt Enable" name="TXEIE"/>
					<field bitlength="1" bitoffset="8" description="PE Interrupt Enable" name="PEIE"/>
					<field bitlength="1" bitoffset="9" description="Parity Selection" name="PS"/>
					<field bitlength="1" bitoffset="10" description="Parity Control Enable" name="PCE"/>
					<field bitlength="1" bitoffset="11" description="Wakeup method" name="WAKE"/>
					<field bitlength="1" bitoffset="12" description="Word length" name="M"/>
					<field bitlength="1" bitoffset="13" description="USART Enable" name="UE"/>
					<field bitlength="1" bitoffset="15" description="USART Oversampling by 8 enable" name="OVER8"/>
				</register>
				<register access="rw" address="0x40011410" description="USART Control register 2" name="CR2" resetvalue="">
					<field bitlength="4" bitoffset="0" description="Address of the USART node" name="ADD"/>
					<field bitlength="1" bitoffset="5" description="LIN Break Detection Length" name="LBDL"/>
					<field bitlength="1" bitoffset="6" description="LIN Break Detection Interrupt Enable" name="LBDIE"/>
					<field bitlength="1" bitoffset="8" description="Last Bit Clock pulse" name="LBCL"/>
					<field bitlength="1" bitoffset="9" description="Clock Phase" name="CPHA"/>
					<field bitlength="1" bitoffset="10" description="Clock Polarity" name="CPOL"/>
					<field bitlength="1" bitoffset="11" description="Clock Enable" name="CLKEN"/>
					<field bitlength="2" bitoffset="12" description="STOP[1:0] bits (STOP bits)" name="STOP"/>
					<field bitlength="1" bitoffset="14" description="LIN mode enable" name="LINEN"/>
				</register>
				<register access="rw" address="0x40011414" description="USART Control register 3" name="CR3" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Error Interrupt Enable" name="EIE"/>
					<field bitlength="1" bitoffset="1" description="IrDA mode Enable" name="IREN"/>
					<field bitlength="1" bitoffset="2" description="IrDA Low-Power" name="IRLP"/>
					<field bitlength="1" bitoffset="3" description="Half-Duplex Selection" name="HDSEL"/>
					<field bitlength="1" bitoffset="4" description="Smartcard NACK enable" name="NACK"/>
					<field bitlength="1" bitoffset="5" description="Smartcard mode enable" name="SCEN"/>
					<field bitlength="1" bitoffset="6" description="DMA Enable Receiver" name="DMAR"/>
					<field bitlength="1" bitoffset="7" description="DMA Enable Transmitter" name="DMAT"/>
					<field bitlength="1" bitoffset="8" description="RTS Enable" name="RTSE"/>
					<field bitlength="1" bitoffset="9" description="CTS Enable" name="CTSE"/>
					<field bitlength="1" bitoffset="10" description="CTS Interrupt Enable" name="CTSIE"/>
					<field bitlength="1" bitoffset="11" description="USART One bit method enable" name="ONEBIT"/>
				</register>
				<register access="rw" address="0x40011404" description="USART Data register" name="DR" resetvalue="">
					<field bitlength="9" bitoffset="0" description="Data value" name="DR"/>
				</register>
				<register access="rw" address="0x40011418" description="USART Guard time and prescaler register" name="GTPR" resetvalue="">
					<field bitlength="8" bitoffset="0" description="PSC[7:0] bits (Prescaler value)" name="PSC"/>
					<field bitlength="8" bitoffset="8" description="Guard time value" name="GT"/>
				</register>
				<register access="rw" address="0x40011400" description="USART Status register" name="SR" resetvalue="">
					<field bitlength="1" bitoffset="0" description="Parity Error" name="PE"/>
					<field bitlength="1" bitoffset="1" description="Framing Error" name="FE"/>
					<field bitlength="1" bitoffset="2" description="Noise Error Flag" name="NE"/>
					<field bitlength="1" bitoffset="3" description="OverRun Error" name="ORE"/>
					<field bitlength="1" bitoffset="4" description="IDLE line detected" name="IDLE"/>
					<field bitlength="1" bitoffset="5" description="Read Data Register Not Empty" name="RXNE"/>
					<field bitlength="1" bitoffset="6" description="Transmission Complete" name="TC"/>
					<field bitlength="1" bitoffset="7" description="Transmit Data Register Empty" name="TXE"/>
					<field bitlength="1" bitoffset="8" description="LIN Break Detection Flag" name="LBD"/>
					<field bitlength="1" bitoffset="9" description="CTS Flag" name="CTS"/>
				</register>
			</registergroup>
		</group>
	</model>
