
750RTX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015da8  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004bc0  08016048  08016048  00026048  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ac08  0801ac08  00051800  2**0
                  CONTENTS
  4 .ARM          00000008  0801ac08  0801ac08  0002ac08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ac10  0801ac10  00051800  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801ac10  0801ac10  0002ac10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ac14  0801ac14  0002ac14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000051c  24000000  0801ac18  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d114  24000520  0801b134  00030520  2**5
                  ALLOC
 10 ._user_heap_stack 00000844  2400d634  0801b134  0003d634  2**0
                  ALLOC
 11 .dtcm         00011800  20000000  20000000  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.attributes 0000002e  00000000  00000000  00051800  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0005182e  2**0
                  CONTENTS, READONLY
 14 .debug_line   0004c7b6  00000000  00000000  00051871  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 00000081  00000000  00000000  0009e027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_info   0004d922  00000000  00000000  0009e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_abbrev 00008f2c  00000000  00000000  000eb9ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001da8  00000000  00000000  000f48f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0019947d  00000000  00000000  000f66a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_loclists 00026e47  00000000  00000000  0028fb1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00004679  00000000  00000000  002b6964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0000ac39  00000000  00000000  002bafdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  000076d4  00000000  00000000  002c5c18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000520 	.word	0x24000520
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016030 	.word	0x08016030

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000524 	.word	0x24000524
 80002dc:	08016030 	.word	0x08016030

080002e0 <arm_bitreversal_32>:
	ENDP

#else

arm_bitreversal_32 PROC
	ADDS     r3,r1,#1
 80002e0:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 80002e2:	2b01      	cmp	r3, #1
	IT       LS
 80002e4:	bf98      	it	ls
	BXLS     lr
 80002e6:	4770      	bxls	lr
	PUSH     {r4-r9}
 80002e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 80002ec:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 80002ee:	089b      	lsrs	r3, r3, #2

080002f0 <arm_bitreversal_32_0>:
arm_bitreversal_32_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 80002f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 80002f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 80002f8:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 80002fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8
 80002fe:	4480      	add	r8, r0
	ADD      r9,r0,r9
 8000300:	4481      	add	r9, r0
	ADD      r2,r0,r2
 8000302:	4402      	add	r2, r0
	ADD      r12,r0,r12
 8000304:	4484      	add	ip, r0
	LDR      r7,[r9,#0]
 8000306:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800030a:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 800030e:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000310:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000314:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 8000318:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800031c:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000320:	6014      	str	r4, [r2, #0]
	LDR      r7,[r9,#4]
 8000322:	f8d9 7004 	ldr.w	r7, [r9, #4]
	LDR      r6,[r8,#4]
 8000326:	f8d8 6004 	ldr.w	r6, [r8, #4]
	LDR      r5,[r2,#4]
 800032a:	6855      	ldr	r5, [r2, #4]
	LDR      r4,[r12,#4]
 800032c:	f8dc 4004 	ldr.w	r4, [ip, #4]
	STR      r6,[r9,#4]
 8000330:	f8c9 6004 	str.w	r6, [r9, #4]
	STR      r7,[r8,#4]
 8000334:	f8c8 7004 	str.w	r7, [r8, #4]
	STR      r5,[r12,#4]
 8000338:	f8cc 5004 	str.w	r5, [ip, #4]
	STR      r4,[r2,#4]
 800033c:	6054      	str	r4, [r2, #4]
	ADDS     r1,r1,#8
 800033e:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000340:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_32_0
 8000342:	d1d5      	bne.n	80002f0 <arm_bitreversal_32_0>
	POP      {r4-r9}
 8000344:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 8000348:	4770      	bx	lr

0800034a <arm_bitreversal_16>:
	ENDP

arm_bitreversal_16 PROC
	ADDS     r3,r1,#1
 800034a:	1c4b      	adds	r3, r1, #1
	CMP      r3,#1
 800034c:	2b01      	cmp	r3, #1
	IT       LS
 800034e:	bf98      	it	ls
	BXLS     lr
 8000350:	4770      	bxls	lr
	PUSH     {r4-r9}
 8000352:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
	ADDS     r1,r2,#2
 8000356:	1c91      	adds	r1, r2, #2
	LSRS     r3,r3,#2
 8000358:	089b      	lsrs	r3, r3, #2

0800035a <arm_bitreversal_16_0>:
arm_bitreversal_16_0 LABEL       ;/* loop unrolled by 2 */
	LDRH     r8,[r1,#4]
 800035a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
	LDRH     r9,[r1,#2]
 800035e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
	LDRH     r2,[r1,#0]
 8000362:	880a      	ldrh	r2, [r1, #0]
	LDRH     r12,[r1,#-2]
 8000364:	f831 cc02 	ldrh.w	ip, [r1, #-2]
	ADD      r8,r0,r8,LSR #1
 8000368:	eb00 0858 	add.w	r8, r0, r8, lsr #1
	ADD      r9,r0,r9,LSR #1
 800036c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
	ADD      r2,r0,r2,LSR #1
 8000370:	eb00 0252 	add.w	r2, r0, r2, lsr #1
	ADD      r12,r0,r12,LSR #1
 8000374:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
	LDR      r7,[r9,#0]
 8000378:	f8d9 7000 	ldr.w	r7, [r9]
	LDR      r6,[r8,#0]
 800037c:	f8d8 6000 	ldr.w	r6, [r8]
	LDR      r5,[r2,#0]
 8000380:	6815      	ldr	r5, [r2, #0]
	LDR      r4,[r12,#0]
 8000382:	f8dc 4000 	ldr.w	r4, [ip]
	STR      r6,[r9,#0]
 8000386:	f8c9 6000 	str.w	r6, [r9]
	STR      r7,[r8,#0]
 800038a:	f8c8 7000 	str.w	r7, [r8]
	STR      r5,[r12,#0]
 800038e:	f8cc 5000 	str.w	r5, [ip]
	STR      r4,[r2,#0]
 8000392:	6014      	str	r4, [r2, #0]
	ADDS     r1,r1,#8
 8000394:	3108      	adds	r1, #8
	SUBS     r3,r3,#1
 8000396:	3b01      	subs	r3, #1
	BNE      arm_bitreversal_16_0
 8000398:	d1df      	bne.n	800035a <arm_bitreversal_16_0>
	POP      {r4-r9}
 800039a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
	BX       lr
 800039e:	4770      	bx	lr

080003a0 <memchr>:
 80003a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003a4:	2a10      	cmp	r2, #16
 80003a6:	db2b      	blt.n	8000400 <memchr+0x60>
 80003a8:	f010 0f07 	tst.w	r0, #7
 80003ac:	d008      	beq.n	80003c0 <memchr+0x20>
 80003ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003b2:	3a01      	subs	r2, #1
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d02d      	beq.n	8000414 <memchr+0x74>
 80003b8:	f010 0f07 	tst.w	r0, #7
 80003bc:	b342      	cbz	r2, 8000410 <memchr+0x70>
 80003be:	d1f6      	bne.n	80003ae <memchr+0xe>
 80003c0:	b4f0      	push	{r4, r5, r6, r7}
 80003c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80003c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80003ca:	f022 0407 	bic.w	r4, r2, #7
 80003ce:	f07f 0700 	mvns.w	r7, #0
 80003d2:	2300      	movs	r3, #0
 80003d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80003d8:	3c08      	subs	r4, #8
 80003da:	ea85 0501 	eor.w	r5, r5, r1
 80003de:	ea86 0601 	eor.w	r6, r6, r1
 80003e2:	fa85 f547 	uadd8	r5, r5, r7
 80003e6:	faa3 f587 	sel	r5, r3, r7
 80003ea:	fa86 f647 	uadd8	r6, r6, r7
 80003ee:	faa5 f687 	sel	r6, r5, r7
 80003f2:	b98e      	cbnz	r6, 8000418 <memchr+0x78>
 80003f4:	d1ee      	bne.n	80003d4 <memchr+0x34>
 80003f6:	bcf0      	pop	{r4, r5, r6, r7}
 80003f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80003fc:	f002 0207 	and.w	r2, r2, #7
 8000400:	b132      	cbz	r2, 8000410 <memchr+0x70>
 8000402:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000406:	3a01      	subs	r2, #1
 8000408:	ea83 0301 	eor.w	r3, r3, r1
 800040c:	b113      	cbz	r3, 8000414 <memchr+0x74>
 800040e:	d1f8      	bne.n	8000402 <memchr+0x62>
 8000410:	2000      	movs	r0, #0
 8000412:	4770      	bx	lr
 8000414:	3801      	subs	r0, #1
 8000416:	4770      	bx	lr
 8000418:	2d00      	cmp	r5, #0
 800041a:	bf06      	itte	eq
 800041c:	4635      	moveq	r5, r6
 800041e:	3803      	subeq	r0, #3
 8000420:	3807      	subne	r0, #7
 8000422:	f015 0f01 	tst.w	r5, #1
 8000426:	d107      	bne.n	8000438 <memchr+0x98>
 8000428:	3001      	adds	r0, #1
 800042a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800042e:	bf02      	ittt	eq
 8000430:	3001      	addeq	r0, #1
 8000432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000436:	3001      	addeq	r0, #1
 8000438:	bcf0      	pop	{r4, r5, r6, r7}
 800043a:	3801      	subs	r0, #1
 800043c:	4770      	bx	lr
 800043e:	bf00      	nop

08000440 <strlen>:
 8000440:	4603      	mov	r3, r0
 8000442:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000446:	2a00      	cmp	r2, #0
 8000448:	d1fb      	bne.n	8000442 <strlen+0x2>
 800044a:	1a18      	subs	r0, r3, r0
 800044c:	3801      	subs	r0, #1
 800044e:	4770      	bx	lr

08000450 <__aeabi_uldivmod>:
 8000450:	b953      	cbnz	r3, 8000468 <__aeabi_uldivmod+0x18>
 8000452:	b94a      	cbnz	r2, 8000468 <__aeabi_uldivmod+0x18>
 8000454:	2900      	cmp	r1, #0
 8000456:	bf08      	it	eq
 8000458:	2800      	cmpeq	r0, #0
 800045a:	bf1c      	itt	ne
 800045c:	f04f 31ff 	movne.w	r1, #4294967295
 8000460:	f04f 30ff 	movne.w	r0, #4294967295
 8000464:	f000 b970 	b.w	8000748 <__aeabi_idiv0>
 8000468:	f1ad 0c08 	sub.w	ip, sp, #8
 800046c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000470:	f000 f806 	bl	8000480 <__udivmoddi4>
 8000474:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000478:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800047c:	b004      	add	sp, #16
 800047e:	4770      	bx	lr

08000480 <__udivmoddi4>:
 8000480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000484:	9e08      	ldr	r6, [sp, #32]
 8000486:	460d      	mov	r5, r1
 8000488:	4604      	mov	r4, r0
 800048a:	460f      	mov	r7, r1
 800048c:	2b00      	cmp	r3, #0
 800048e:	d14a      	bne.n	8000526 <__udivmoddi4+0xa6>
 8000490:	428a      	cmp	r2, r1
 8000492:	4694      	mov	ip, r2
 8000494:	d965      	bls.n	8000562 <__udivmoddi4+0xe2>
 8000496:	fab2 f382 	clz	r3, r2
 800049a:	b143      	cbz	r3, 80004ae <__udivmoddi4+0x2e>
 800049c:	fa02 fc03 	lsl.w	ip, r2, r3
 80004a0:	f1c3 0220 	rsb	r2, r3, #32
 80004a4:	409f      	lsls	r7, r3
 80004a6:	fa20 f202 	lsr.w	r2, r0, r2
 80004aa:	4317      	orrs	r7, r2
 80004ac:	409c      	lsls	r4, r3
 80004ae:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80004b2:	fa1f f58c 	uxth.w	r5, ip
 80004b6:	fbb7 f1fe 	udiv	r1, r7, lr
 80004ba:	0c22      	lsrs	r2, r4, #16
 80004bc:	fb0e 7711 	mls	r7, lr, r1, r7
 80004c0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80004c4:	fb01 f005 	mul.w	r0, r1, r5
 80004c8:	4290      	cmp	r0, r2
 80004ca:	d90a      	bls.n	80004e2 <__udivmoddi4+0x62>
 80004cc:	eb1c 0202 	adds.w	r2, ip, r2
 80004d0:	f101 37ff 	add.w	r7, r1, #4294967295
 80004d4:	f080 811c 	bcs.w	8000710 <__udivmoddi4+0x290>
 80004d8:	4290      	cmp	r0, r2
 80004da:	f240 8119 	bls.w	8000710 <__udivmoddi4+0x290>
 80004de:	3902      	subs	r1, #2
 80004e0:	4462      	add	r2, ip
 80004e2:	1a12      	subs	r2, r2, r0
 80004e4:	b2a4      	uxth	r4, r4
 80004e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80004ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80004ee:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80004f2:	fb00 f505 	mul.w	r5, r0, r5
 80004f6:	42a5      	cmp	r5, r4
 80004f8:	d90a      	bls.n	8000510 <__udivmoddi4+0x90>
 80004fa:	eb1c 0404 	adds.w	r4, ip, r4
 80004fe:	f100 32ff 	add.w	r2, r0, #4294967295
 8000502:	f080 8107 	bcs.w	8000714 <__udivmoddi4+0x294>
 8000506:	42a5      	cmp	r5, r4
 8000508:	f240 8104 	bls.w	8000714 <__udivmoddi4+0x294>
 800050c:	4464      	add	r4, ip
 800050e:	3802      	subs	r0, #2
 8000510:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000514:	1b64      	subs	r4, r4, r5
 8000516:	2100      	movs	r1, #0
 8000518:	b11e      	cbz	r6, 8000522 <__udivmoddi4+0xa2>
 800051a:	40dc      	lsrs	r4, r3
 800051c:	2300      	movs	r3, #0
 800051e:	e9c6 4300 	strd	r4, r3, [r6]
 8000522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000526:	428b      	cmp	r3, r1
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0xbc>
 800052a:	2e00      	cmp	r6, #0
 800052c:	f000 80ed 	beq.w	800070a <__udivmoddi4+0x28a>
 8000530:	2100      	movs	r1, #0
 8000532:	e9c6 0500 	strd	r0, r5, [r6]
 8000536:	4608      	mov	r0, r1
 8000538:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053c:	fab3 f183 	clz	r1, r3
 8000540:	2900      	cmp	r1, #0
 8000542:	d149      	bne.n	80005d8 <__udivmoddi4+0x158>
 8000544:	42ab      	cmp	r3, r5
 8000546:	d302      	bcc.n	800054e <__udivmoddi4+0xce>
 8000548:	4282      	cmp	r2, r0
 800054a:	f200 80f8 	bhi.w	800073e <__udivmoddi4+0x2be>
 800054e:	1a84      	subs	r4, r0, r2
 8000550:	eb65 0203 	sbc.w	r2, r5, r3
 8000554:	2001      	movs	r0, #1
 8000556:	4617      	mov	r7, r2
 8000558:	2e00      	cmp	r6, #0
 800055a:	d0e2      	beq.n	8000522 <__udivmoddi4+0xa2>
 800055c:	e9c6 4700 	strd	r4, r7, [r6]
 8000560:	e7df      	b.n	8000522 <__udivmoddi4+0xa2>
 8000562:	b902      	cbnz	r2, 8000566 <__udivmoddi4+0xe6>
 8000564:	deff      	udf	#255	; 0xff
 8000566:	fab2 f382 	clz	r3, r2
 800056a:	2b00      	cmp	r3, #0
 800056c:	f040 8090 	bne.w	8000690 <__udivmoddi4+0x210>
 8000570:	1a8a      	subs	r2, r1, r2
 8000572:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000576:	fa1f fe8c 	uxth.w	lr, ip
 800057a:	2101      	movs	r1, #1
 800057c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000580:	fb07 2015 	mls	r0, r7, r5, r2
 8000584:	0c22      	lsrs	r2, r4, #16
 8000586:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800058a:	fb0e f005 	mul.w	r0, lr, r5
 800058e:	4290      	cmp	r0, r2
 8000590:	d908      	bls.n	80005a4 <__udivmoddi4+0x124>
 8000592:	eb1c 0202 	adds.w	r2, ip, r2
 8000596:	f105 38ff 	add.w	r8, r5, #4294967295
 800059a:	d202      	bcs.n	80005a2 <__udivmoddi4+0x122>
 800059c:	4290      	cmp	r0, r2
 800059e:	f200 80cb 	bhi.w	8000738 <__udivmoddi4+0x2b8>
 80005a2:	4645      	mov	r5, r8
 80005a4:	1a12      	subs	r2, r2, r0
 80005a6:	b2a4      	uxth	r4, r4
 80005a8:	fbb2 f0f7 	udiv	r0, r2, r7
 80005ac:	fb07 2210 	mls	r2, r7, r0, r2
 80005b0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80005b4:	fb0e fe00 	mul.w	lr, lr, r0
 80005b8:	45a6      	cmp	lr, r4
 80005ba:	d908      	bls.n	80005ce <__udivmoddi4+0x14e>
 80005bc:	eb1c 0404 	adds.w	r4, ip, r4
 80005c0:	f100 32ff 	add.w	r2, r0, #4294967295
 80005c4:	d202      	bcs.n	80005cc <__udivmoddi4+0x14c>
 80005c6:	45a6      	cmp	lr, r4
 80005c8:	f200 80bb 	bhi.w	8000742 <__udivmoddi4+0x2c2>
 80005cc:	4610      	mov	r0, r2
 80005ce:	eba4 040e 	sub.w	r4, r4, lr
 80005d2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80005d6:	e79f      	b.n	8000518 <__udivmoddi4+0x98>
 80005d8:	f1c1 0720 	rsb	r7, r1, #32
 80005dc:	408b      	lsls	r3, r1
 80005de:	fa22 fc07 	lsr.w	ip, r2, r7
 80005e2:	ea4c 0c03 	orr.w	ip, ip, r3
 80005e6:	fa05 f401 	lsl.w	r4, r5, r1
 80005ea:	fa20 f307 	lsr.w	r3, r0, r7
 80005ee:	40fd      	lsrs	r5, r7
 80005f0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005f4:	4323      	orrs	r3, r4
 80005f6:	fbb5 f8f9 	udiv	r8, r5, r9
 80005fa:	fa1f fe8c 	uxth.w	lr, ip
 80005fe:	fb09 5518 	mls	r5, r9, r8, r5
 8000602:	0c1c      	lsrs	r4, r3, #16
 8000604:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000608:	fb08 f50e 	mul.w	r5, r8, lr
 800060c:	42a5      	cmp	r5, r4
 800060e:	fa02 f201 	lsl.w	r2, r2, r1
 8000612:	fa00 f001 	lsl.w	r0, r0, r1
 8000616:	d90b      	bls.n	8000630 <__udivmoddi4+0x1b0>
 8000618:	eb1c 0404 	adds.w	r4, ip, r4
 800061c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000620:	f080 8088 	bcs.w	8000734 <__udivmoddi4+0x2b4>
 8000624:	42a5      	cmp	r5, r4
 8000626:	f240 8085 	bls.w	8000734 <__udivmoddi4+0x2b4>
 800062a:	f1a8 0802 	sub.w	r8, r8, #2
 800062e:	4464      	add	r4, ip
 8000630:	1b64      	subs	r4, r4, r5
 8000632:	b29d      	uxth	r5, r3
 8000634:	fbb4 f3f9 	udiv	r3, r4, r9
 8000638:	fb09 4413 	mls	r4, r9, r3, r4
 800063c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000640:	fb03 fe0e 	mul.w	lr, r3, lr
 8000644:	45a6      	cmp	lr, r4
 8000646:	d908      	bls.n	800065a <__udivmoddi4+0x1da>
 8000648:	eb1c 0404 	adds.w	r4, ip, r4
 800064c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000650:	d26c      	bcs.n	800072c <__udivmoddi4+0x2ac>
 8000652:	45a6      	cmp	lr, r4
 8000654:	d96a      	bls.n	800072c <__udivmoddi4+0x2ac>
 8000656:	3b02      	subs	r3, #2
 8000658:	4464      	add	r4, ip
 800065a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800065e:	fba3 9502 	umull	r9, r5, r3, r2
 8000662:	eba4 040e 	sub.w	r4, r4, lr
 8000666:	42ac      	cmp	r4, r5
 8000668:	46c8      	mov	r8, r9
 800066a:	46ae      	mov	lr, r5
 800066c:	d356      	bcc.n	800071c <__udivmoddi4+0x29c>
 800066e:	d053      	beq.n	8000718 <__udivmoddi4+0x298>
 8000670:	b156      	cbz	r6, 8000688 <__udivmoddi4+0x208>
 8000672:	ebb0 0208 	subs.w	r2, r0, r8
 8000676:	eb64 040e 	sbc.w	r4, r4, lr
 800067a:	fa04 f707 	lsl.w	r7, r4, r7
 800067e:	40ca      	lsrs	r2, r1
 8000680:	40cc      	lsrs	r4, r1
 8000682:	4317      	orrs	r7, r2
 8000684:	e9c6 7400 	strd	r7, r4, [r6]
 8000688:	4618      	mov	r0, r3
 800068a:	2100      	movs	r1, #0
 800068c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000690:	f1c3 0120 	rsb	r1, r3, #32
 8000694:	fa02 fc03 	lsl.w	ip, r2, r3
 8000698:	fa20 f201 	lsr.w	r2, r0, r1
 800069c:	fa25 f101 	lsr.w	r1, r5, r1
 80006a0:	409d      	lsls	r5, r3
 80006a2:	432a      	orrs	r2, r5
 80006a4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80006a8:	fa1f fe8c 	uxth.w	lr, ip
 80006ac:	fbb1 f0f7 	udiv	r0, r1, r7
 80006b0:	fb07 1510 	mls	r5, r7, r0, r1
 80006b4:	0c11      	lsrs	r1, r2, #16
 80006b6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80006ba:	fb00 f50e 	mul.w	r5, r0, lr
 80006be:	428d      	cmp	r5, r1
 80006c0:	fa04 f403 	lsl.w	r4, r4, r3
 80006c4:	d908      	bls.n	80006d8 <__udivmoddi4+0x258>
 80006c6:	eb1c 0101 	adds.w	r1, ip, r1
 80006ca:	f100 38ff 	add.w	r8, r0, #4294967295
 80006ce:	d22f      	bcs.n	8000730 <__udivmoddi4+0x2b0>
 80006d0:	428d      	cmp	r5, r1
 80006d2:	d92d      	bls.n	8000730 <__udivmoddi4+0x2b0>
 80006d4:	3802      	subs	r0, #2
 80006d6:	4461      	add	r1, ip
 80006d8:	1b49      	subs	r1, r1, r5
 80006da:	b292      	uxth	r2, r2
 80006dc:	fbb1 f5f7 	udiv	r5, r1, r7
 80006e0:	fb07 1115 	mls	r1, r7, r5, r1
 80006e4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80006e8:	fb05 f10e 	mul.w	r1, r5, lr
 80006ec:	4291      	cmp	r1, r2
 80006ee:	d908      	bls.n	8000702 <__udivmoddi4+0x282>
 80006f0:	eb1c 0202 	adds.w	r2, ip, r2
 80006f4:	f105 38ff 	add.w	r8, r5, #4294967295
 80006f8:	d216      	bcs.n	8000728 <__udivmoddi4+0x2a8>
 80006fa:	4291      	cmp	r1, r2
 80006fc:	d914      	bls.n	8000728 <__udivmoddi4+0x2a8>
 80006fe:	3d02      	subs	r5, #2
 8000700:	4462      	add	r2, ip
 8000702:	1a52      	subs	r2, r2, r1
 8000704:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000708:	e738      	b.n	800057c <__udivmoddi4+0xfc>
 800070a:	4631      	mov	r1, r6
 800070c:	4630      	mov	r0, r6
 800070e:	e708      	b.n	8000522 <__udivmoddi4+0xa2>
 8000710:	4639      	mov	r1, r7
 8000712:	e6e6      	b.n	80004e2 <__udivmoddi4+0x62>
 8000714:	4610      	mov	r0, r2
 8000716:	e6fb      	b.n	8000510 <__udivmoddi4+0x90>
 8000718:	4548      	cmp	r0, r9
 800071a:	d2a9      	bcs.n	8000670 <__udivmoddi4+0x1f0>
 800071c:	ebb9 0802 	subs.w	r8, r9, r2
 8000720:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000724:	3b01      	subs	r3, #1
 8000726:	e7a3      	b.n	8000670 <__udivmoddi4+0x1f0>
 8000728:	4645      	mov	r5, r8
 800072a:	e7ea      	b.n	8000702 <__udivmoddi4+0x282>
 800072c:	462b      	mov	r3, r5
 800072e:	e794      	b.n	800065a <__udivmoddi4+0x1da>
 8000730:	4640      	mov	r0, r8
 8000732:	e7d1      	b.n	80006d8 <__udivmoddi4+0x258>
 8000734:	46d0      	mov	r8, sl
 8000736:	e77b      	b.n	8000630 <__udivmoddi4+0x1b0>
 8000738:	3d02      	subs	r5, #2
 800073a:	4462      	add	r2, ip
 800073c:	e732      	b.n	80005a4 <__udivmoddi4+0x124>
 800073e:	4608      	mov	r0, r1
 8000740:	e70a      	b.n	8000558 <__udivmoddi4+0xd8>
 8000742:	4464      	add	r4, ip
 8000744:	3802      	subs	r0, #2
 8000746:	e742      	b.n	80005ce <__udivmoddi4+0x14e>

08000748 <__aeabi_idiv0>:
 8000748:	4770      	bx	lr
 800074a:	bf00      	nop

0800074c <arm_cfft_radix8by2_f32>:
  @endcode
 
 */

void arm_cfft_radix8by2_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 800074c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000750:	4605      	mov	r5, r0
 8000752:	4608      	mov	r0, r1
  uint32_t    L  = S->fftLen;
 8000754:	f8b5 8000 	ldrh.w	r8, [r5]
  float32_t * pCol1, * pCol2, * pMid1, * pMid2;
  float32_t * p2 = p1 + L;
  const float32_t * tw = (float32_t *) S->pTwiddle;
 8000758:	686a      	ldr	r2, [r5, #4]

  pCol1 = p1;
  pCol2 = p2;

  /* Define new length */
  L >>= 1;
 800075a:	ea4f 0158 	mov.w	r1, r8, lsr #1
  float32_t * p2 = p1 + L;
 800075e:	eb00 0688 	add.w	r6, r0, r8, lsl #2
  /* Initialize mid pointers */
  pMid1 = p1 + L;
  pMid2 = p2 + L;

  /* do two dot Fourier transform */
  for (l = L >> 2; l > 0; l-- )
 8000762:	ea5f 08d8 	movs.w	r8, r8, lsr #3
{
 8000766:	ed2d 8b08 	vpush	{d8-d11}
 800076a:	b082      	sub	sp, #8
  for (l = L >> 2; l > 0; l-- )
 800076c:	f000 80a9 	beq.w	80008c2 <arm_cfft_radix8by2_f32+0x176>
 8000770:	ea4f 0c81 	mov.w	ip, r1, lsl #2
 8000774:	f100 0310 	add.w	r3, r0, #16
 8000778:	f102 0710 	add.w	r7, r2, #16
 800077c:	f106 0e10 	add.w	lr, r6, #16
 8000780:	f10c 0c10 	add.w	ip, ip, #16
 8000784:	eb03 1808 	add.w	r8, r3, r8, lsl #4
 8000788:	eb00 040c 	add.w	r4, r0, ip
 800078c:	44b4      	add	ip, r6
    t1[0] = p1[0];
    t1[1] = p1[1];
    t1[2] = p1[2];
    t1[3] = p1[3];

    t2[0] = p2[0];
 800078e:	ed5e 2a04 	vldr	s5, [lr, #-16]
  for (l = L >> 2; l > 0; l-- )
 8000792:	f10c 0c10 	add.w	ip, ip, #16
    t2[1] = p2[1];
 8000796:	ed1e 3a03 	vldr	s6, [lr, #-12]
  for (l = L >> 2; l > 0; l-- )
 800079a:	f10e 0e10 	add.w	lr, lr, #16
    t3[0] = pMid1[0];
    t3[1] = pMid1[1];
    t3[2] = pMid1[2];
    t3[3] = pMid1[3];

    t4[0] = pMid2[0];
 800079e:	ed1c 2a08 	vldr	s4, [ip, #-32]	; 0xffffffe0
  for (l = L >> 2; l > 0; l-- )
 80007a2:	3710      	adds	r7, #16
    t4[1] = pMid2[1];
 80007a4:	ed5c 5a07 	vldr	s11, [ip, #-28]	; 0xffffffe4
  for (l = L >> 2; l > 0; l-- )
 80007a8:	3310      	adds	r3, #16
    t2[2] = p2[2];
 80007aa:	ed5e 3a06 	vldr	s7, [lr, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80007ae:	3410      	adds	r4, #16
    t2[3] = p2[3];
 80007b0:	ed1e 4a05 	vldr	s8, [lr, #-20]	; 0xffffffec
    t4[2] = pMid2[2];
 80007b4:	ed5c 7a06 	vldr	s15, [ip, #-24]	; 0xffffffe8
    t4[3] = pMid2[3];
 80007b8:	ed5c 6a05 	vldr	s13, [ip, #-20]	; 0xffffffec
    t1[0] = p1[0];
 80007bc:	ed13 1a08 	vldr	s2, [r3, #-32]	; 0xffffffe0
    t1[1] = p1[1];
 80007c0:	ed53 1a07 	vldr	s3, [r3, #-28]	; 0xffffffe4
    t1[2] = p1[2];
 80007c4:	ed13 6a06 	vldr	s12, [r3, #-24]	; 0xffffffe8

    *p1++ = t1[0] + t2[0];
 80007c8:	ee71 ba22 	vadd.f32	s23, s2, s5
    t1[3] = p1[3];
 80007cc:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
    *p1++ = t1[1] + t2[1];
 80007d0:	ee31 ba83 	vadd.f32	s22, s3, s6
    t3[0] = pMid1[0];
 80007d4:	ed54 4a08 	vldr	s9, [r4, #-32]	; 0xffffffe0
    *p1++ = t1[2] + t2[2];
 80007d8:	ee76 aa23 	vadd.f32	s21, s12, s7
    t3[1] = pMid1[1];
 80007dc:	ed14 5a07 	vldr	s10, [r4, #-28]	; 0xffffffe4
    *p1++ = t1[3] + t2[3];    /* col 1 */
 80007e0:	ee37 aa04 	vadd.f32	s20, s14, s8
    t3[2] = pMid1[2];
 80007e4:	ed54 0a06 	vldr	s1, [r4, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
    t2[1] = t1[1] - t2[1];
    t2[2] = t1[2] - t2[2];
    t2[3] = t1[3] - t2[3];    /* for col 2 */

    *pMid1++ = t3[0] + t4[0];
 80007e8:	ee74 9a82 	vadd.f32	s19, s9, s4
    t3[3] = pMid1[3];
 80007ec:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
    *pMid1++ = t3[1] + t4[1];
 80007f0:	ee35 9a25 	vadd.f32	s18, s10, s11
    *pMid1++ = t3[2] + t4[2];
 80007f4:	ee70 8aa7 	vadd.f32	s17, s1, s15
    *p1++ = t1[0] + t2[0];
 80007f8:	ed43 ba08 	vstr	s23, [r3, #-32]	; 0xffffffe0
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 80007fc:	ee30 8a26 	vadd.f32	s16, s0, s13
    *p1++ = t1[1] + t2[1];
 8000800:	ed03 ba07 	vstr	s22, [r3, #-28]	; 0xffffffe4
    *p1++ = t1[2] + t2[2];
 8000804:	ed43 aa06 	vstr	s21, [r3, #-24]	; 0xffffffe8
    t2[0] = t1[0] - t2[0];
 8000808:	ee31 1a62 	vsub.f32	s2, s2, s5
    *p1++ = t1[3] + t2[3];    /* col 1 */
 800080c:	ed03 aa05 	vstr	s20, [r3, #-20]	; 0xffffffec
    t2[1] = t1[1] - t2[1];
 8000810:	ee71 1ac3 	vsub.f32	s3, s3, s6
    *pMid1++ = t3[0] + t4[0];
 8000814:	ed44 9a08 	vstr	s19, [r4, #-32]	; 0xffffffe0

    t4[0] = t4[0] - t3[0];
 8000818:	ee32 2a64 	vsub.f32	s4, s4, s9
    *pMid1++ = t3[1] + t4[1];
 800081c:	ed04 9a07 	vstr	s18, [r4, #-28]	; 0xffffffe4
    t4[1] = t4[1] - t3[1];
 8000820:	ee75 5ac5 	vsub.f32	s11, s11, s10
    *pMid1++ = t3[2] + t4[2];
 8000824:	ed44 8a06 	vstr	s17, [r4, #-24]	; 0xffffffe8
    t2[3] = t1[3] - t2[3];    /* for col 2 */
 8000828:	ee37 7a44 	vsub.f32	s14, s14, s8
    *pMid1++ = t3[3] + t4[3]; /* col 1 */
 800082c:	ed04 8a05 	vstr	s16, [r4, #-20]	; 0xffffffec
    t2[2] = t1[2] - t2[2];
 8000830:	ee36 6a63 	vsub.f32	s12, s12, s7
    t4[2] = t4[2] - t3[2];
    t4[3] = t4[3] - t3[3];    /* for col 2 */

    twR = *tw++;
 8000834:	ed57 4a08 	vldr	s9, [r7, #-32]	; 0xffffffe0
    t4[2] = t4[2] - t3[2];
 8000838:	ee77 7ae0 	vsub.f32	s15, s15, s1
    twI = *tw++;
 800083c:	ed17 5a07 	vldr	s10, [r7, #-28]	; 0xffffffe4
    t4[3] = t4[3] - t3[3];    /* for col 2 */
 8000840:	ee76 6ac0 	vsub.f32	s13, s13, s0
    /* use vertical symmetry */
    /*  0.9988 - 0.0491i <==> -0.0491 - 0.9988i */
    m0 = t4[0] * twI;
    m1 = t4[1] * twR;
    m2 = t4[1] * twI;
    m3 = t4[0] * twR;
 8000844:	ee22 4a24 	vmul.f32	s8, s4, s9
  for (l = L >> 2; l > 0; l-- )
 8000848:	4543      	cmp	r3, r8
    m1 = t2[1] * twI;
 800084a:	ee61 2a85 	vmul.f32	s5, s3, s10
    *p2++ = m2 - m3;
 800084e:	ee25 3a41 	vnmul.f32	s6, s10, s2

    *pMid2++ = m0 - m1;
 8000852:	ee64 3ae5 	vnmul.f32	s7, s9, s11
    *p2++ = m0 + m1;
 8000856:	eee1 2a24 	vfma.f32	s5, s2, s9
    *p2++ = m2 - m3;
 800085a:	eea1 3aa4 	vfma.f32	s6, s3, s9
    *pMid2++ = m2 + m3;
 800085e:	eef0 4a44 	vmov.f32	s9, s8
    *pMid2++ = m0 - m1;
 8000862:	eee2 3a05 	vfma.f32	s7, s4, s10
    *pMid2++ = m2 + m3;
 8000866:	eee5 4a85 	vfma.f32	s9, s11, s10
    *p2++ = m0 + m1;
 800086a:	ed4e 2a08 	vstr	s5, [lr, #-32]	; 0xffffffe0
    *p2++ = m2 - m3;
 800086e:	ed0e 3a07 	vstr	s6, [lr, #-28]	; 0xffffffe4
    *pMid2++ = m0 - m1;
 8000872:	ed4c 3a08 	vstr	s7, [ip, #-32]	; 0xffffffe0
    *pMid2++ = m2 + m3;
 8000876:	ed4c 4a07 	vstr	s9, [ip, #-28]	; 0xffffffe4

    twR = *tw++;
 800087a:	ed17 5a06 	vldr	s10, [r7, #-24]	; 0xffffffe8
    twI = *tw++;
 800087e:	ed57 5a05 	vldr	s11, [r7, #-20]	; 0xffffffec
    *p2++ = m2 - m3;

    m0 = t4[2] * twI;
    m1 = t4[3] * twR;
    m2 = t4[3] * twI;
    m3 = t4[2] * twR;
 8000882:	ee67 4a85 	vmul.f32	s9, s15, s10
    m1 = t2[3] * twI;
 8000886:	ee27 3a25 	vmul.f32	s6, s14, s11
    *p2++ = m2 - m3;
 800088a:	ee65 3ac6 	vnmul.f32	s7, s11, s12

    *pMid2++ = m0 - m1;
 800088e:	ee25 4a66 	vnmul.f32	s8, s10, s13
    *p2++ = m0 + m1;
 8000892:	eea6 3a05 	vfma.f32	s6, s12, s10
    *pMid2++ = m2 + m3;
 8000896:	eeb0 6a64 	vmov.f32	s12, s9
 800089a:	eea6 6aa5 	vfma.f32	s12, s13, s11
    *p2++ = m2 - m3;
 800089e:	eef0 6a63 	vmov.f32	s13, s7
    *p2++ = m0 + m1;
 80008a2:	ed0e 3a06 	vstr	s6, [lr, #-24]	; 0xffffffe8
    *p2++ = m2 - m3;
 80008a6:	eee7 6a05 	vfma.f32	s13, s14, s10
    *pMid2++ = m0 - m1;
 80008aa:	eeb0 7a44 	vmov.f32	s14, s8
 80008ae:	eea7 7aa5 	vfma.f32	s14, s15, s11
    *p2++ = m2 - m3;
 80008b2:	ed4e 6a05 	vstr	s13, [lr, #-20]	; 0xffffffec
    *pMid2++ = m2 + m3;
 80008b6:	ed0c 6a05 	vstr	s12, [ip, #-20]	; 0xffffffec
    *pMid2++ = m0 - m1;
 80008ba:	ed0c 7a06 	vstr	s14, [ip, #-24]	; 0xffffffe8
  for (l = L >> 2; l > 0; l-- )
 80008be:	f47f af66 	bne.w	800078e <arm_cfft_radix8by2_f32+0x42>
  }

  /* first col */
  arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 2U);
 80008c2:	b289      	uxth	r1, r1
 80008c4:	2302      	movs	r3, #2
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	f000 facc 	bl	8000e64 <arm_radix8_butterfly_f32>

  /* second col */
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008cc:	2302      	movs	r3, #2
 80008ce:	686a      	ldr	r2, [r5, #4]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	4630      	mov	r0, r6
}
 80008d4:	b002      	add	sp, #8
 80008d6:	ecbd 8b08 	vpop	{d8-d11}
 80008da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 2U);
 80008de:	f000 bac1 	b.w	8000e64 <arm_radix8_butterfly_f32>
 80008e2:	bf00      	nop

080008e4 <arm_cfft_radix8by4_f32>:

void arm_cfft_radix8by4_f32 (arm_cfft_instance_f32 * S, float32_t * p1)
{
 80008e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80008e8:	4607      	mov	r7, r0
    twMod2 = 2;
    twMod3 = 4;
    twMod4 = 6;

    /* TOP */
    p1ap3_0 = p1[0] + p3[0];
 80008ea:	edd1 7a00 	vldr	s15, [r1]
    p1sp3_0 = p1[0] - p3[0];
    p1ap3_1 = p1[1] + p3[1];
 80008ee:	ed91 7a01 	vldr	s14, [r1, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f2:	460e      	mov	r6, r1
    uint32_t    L  = S->fftLen >> 1;
 80008f4:	883a      	ldrh	r2, [r7, #0]
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80008f6:	687f      	ldr	r7, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 80008f8:	3608      	adds	r6, #8
    uint32_t    L  = S->fftLen >> 1;
 80008fa:	0852      	lsrs	r2, r2, #1
{
 80008fc:	ed2d 8b06 	vpush	{d8-d10}
 8000900:	b08f      	sub	sp, #60	; 0x3c
    float32_t * p2 = p1 + L;
 8000902:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8000906:	0093      	lsls	r3, r2, #2
{
 8000908:	900b      	str	r0, [sp, #44]	; 0x2c
 800090a:	4608      	mov	r0, r1
 800090c:	910c      	str	r1, [sp, #48]	; 0x30
    float32_t * p3 = p2 + L;
 800090e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000912:	ed95 5a00 	vldr	s10, [r5]
    p1ap3_0 = p1[0] + p3[0];
 8000916:	edd1 6a00 	vldr	s13, [r1]
    float32_t * p4 = p3 + L;
 800091a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
    p1ap3_1 = p1[1] + p3[1];
 800091e:	edd1 5a01 	vldr	s11, [r1, #4]
    L >>= 1;
 8000922:	0852      	lsrs	r2, r2, #1
    p1ap3_0 = p1[0] + p3[0];
 8000924:	ee37 6aa6 	vadd.f32	s12, s15, s13
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000928:	edd5 2a01 	vldr	s5, [r5, #4]
    p1sp3_0 = p1[0] - p3[0];
 800092c:	ee77 7ae6 	vsub.f32	s15, s15, s13
    L >>= 1;
 8000930:	9207      	str	r2, [sp, #28]
    p1ap3_1 = p1[1] + p3[1];
 8000932:	ee77 6a25 	vadd.f32	s13, s14, s11
    *p1++ = p1ap3_1 + p2[1] + p4[1];

    /* Twiddle factors are ones */
    *p2++ = t2[0];
 8000936:	462a      	mov	r2, r5
    p1sp3_1 = p1[1] - p3[1];
 8000938:	ee37 7a65 	vsub.f32	s14, s14, s11
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 800093c:	edd4 5a00 	vldr	s11, [r4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000940:	ee76 3a45 	vsub.f32	s7, s12, s10
    *p2++ = t2[0];
 8000944:	3208      	adds	r2, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000946:	ee35 6a86 	vadd.f32	s12, s11, s12
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 800094a:	ed94 2a01 	vldr	s4, [r4, #4]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 800094e:	ee75 4a07 	vadd.f32	s9, s10, s14
    *p2++ = t2[0];
 8000952:	9206      	str	r2, [sp, #24]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000954:	ee35 7a87 	vadd.f32	s14, s11, s14
    *p2++ = t2[1];
    *p3++ = t3[0];
 8000958:	460a      	mov	r2, r1
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800095a:	ee36 6a05 	vadd.f32	s12, s12, s10
 800095e:	9604      	str	r6, [sp, #16]
    *p3++ = t3[0];
 8000960:	3208      	adds	r2, #8
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000962:	ee32 3aa7 	vadd.f32	s6, s5, s15
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000966:	ee37 7a45 	vsub.f32	s14, s14, s10
    *p3++ = t3[1];
    *p4++ = t4[0];
    *p4++ = t4[1];

    tw2 += twMod2;
 800096a:	f107 0608 	add.w	r6, r7, #8
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 800096e:	ed80 6a00 	vstr	s12, [r0]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000972:	ee36 4ae2 	vsub.f32	s8, s13, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000976:	ed94 5a01 	vldr	s10, [r4, #4]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800097a:	ee72 7a27 	vadd.f32	s15, s4, s15
    *p3++ = t3[0];
 800097e:	9200      	str	r2, [sp, #0]
    *p4++ = t4[0];
 8000980:	4622      	mov	r2, r4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000982:	ee76 6a85 	vadd.f32	s13, s13, s10
 8000986:	ed95 6a01 	vldr	s12, [r5, #4]
    *p4++ = t4[0];
 800098a:	3208      	adds	r2, #8
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 800098c:	ee73 3ae5 	vsub.f32	s7, s7, s11
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000990:	ee33 3a42 	vsub.f32	s6, s6, s4
    float32_t * p3 = p2 + L;
 8000994:	9109      	str	r1, [sp, #36]	; 0x24
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000996:	ee34 4a42 	vsub.f32	s8, s8, s4
    *p4++ = t4[0];
 800099a:	9205      	str	r2, [sp, #20]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 800099c:	ee77 7ae2 	vsub.f32	s15, s15, s5
    tw3 += twMod3;
    tw4 += twMod4;

    for (l = (L - 2) >> 1; l > 0; l-- )
 80009a0:	9a07      	ldr	r2, [sp, #28]
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 80009a2:	ee74 5ae5 	vsub.f32	s11, s9, s11
    tw2 = tw3 = tw4 = (float32_t *) S->pTwiddle;
 80009a6:	970a      	str	r7, [sp, #40]	; 0x28
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009a8:	ee76 6a86 	vadd.f32	s13, s13, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009ac:	3a02      	subs	r2, #2
 80009ae:	0852      	lsrs	r2, r2, #1
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 80009b0:	edc0 6a01 	vstr	s13, [r0, #4]
    *p2++ = t2[0];
 80009b4:	ed85 3a00 	vstr	s6, [r5]
    *p2++ = t2[1];
 80009b8:	ed85 7a01 	vstr	s14, [r5, #4]
    *p3++ = t3[0];
 80009bc:	edc1 3a00 	vstr	s7, [r1]
    *p3++ = t3[1];
 80009c0:	ed81 4a01 	vstr	s8, [r1, #4]
    *p4++ = t4[0];
 80009c4:	edc4 7a00 	vstr	s15, [r4]
    *p4++ = t4[1];
 80009c8:	edc4 5a01 	vstr	s11, [r4, #4]
    tw2 += twMod2;
 80009cc:	9603      	str	r6, [sp, #12]
    tw3 += twMod3;
 80009ce:	f107 0610 	add.w	r6, r7, #16
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009d2:	9208      	str	r2, [sp, #32]
    tw3 += twMod3;
 80009d4:	9601      	str	r6, [sp, #4]
    tw4 += twMod4;
 80009d6:	f107 0618 	add.w	r6, r7, #24
 80009da:	9602      	str	r6, [sp, #8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 80009dc:	f000 8134 	beq.w	8000c48 <arm_cfft_radix8by4_f32+0x364>
 80009e0:	4693      	mov	fp, r2
 80009e2:	f100 0210 	add.w	r2, r0, #16
 80009e6:	3b0c      	subs	r3, #12
 80009e8:	f107 0920 	add.w	r9, r7, #32
 80009ec:	920d      	str	r2, [sp, #52]	; 0x34
 80009ee:	460a      	mov	r2, r1
 80009f0:	f107 0830 	add.w	r8, r7, #48	; 0x30
 80009f4:	4423      	add	r3, r4
 80009f6:	f102 0e10 	add.w	lr, r2, #16
 80009fa:	f1a5 060c 	sub.w	r6, r5, #12
 80009fe:	f8dd a004 	ldr.w	sl, [sp, #4]
 8000a02:	f105 0010 	add.w	r0, r5, #16
 8000a06:	390c      	subs	r1, #12
 8000a08:	f1a4 0c0c 	sub.w	ip, r4, #12
 8000a0c:	f104 0210 	add.w	r2, r4, #16
 8000a10:	9f0d      	ldr	r7, [sp, #52]	; 0x34
      p1sp3_0 = p1[0] - p3[0];
      p1ap3_1 = p1[1] + p3[1];
      p1sp3_1 = p1[1] - p3[1];
      /* col 2 */
      t2[0] = p1sp3_0 + p2[1] - p4[1];
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a12:	ed12 5a02 	vldr	s10, [r2, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a16:	f1bb 0b01 	subs.w	fp, fp, #1
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a1a:	ed50 5a02 	vldr	s11, [r0, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a1e:	f107 0708 	add.w	r7, r7, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a22:	ed5e 3a02 	vldr	s7, [lr, #-8]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a26:	f1a6 0608 	sub.w	r6, r6, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a2a:	ed17 7a04 	vldr	s14, [r7, #-16]
      t3[1] = p1ap3_1 - p2[1] - p4[1];
      /* col 4 */
      t4[0] = p1sp3_0 - p2[1] + p4[1];
      t4[1] = p1sp3_1 + p2[0] - p4[0];
      /* col 1 - top */
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a2e:	ee75 6a85 	vadd.f32	s13, s11, s10
      p1ap3_1 = p1[1] + p3[1];
 8000a32:	ed1e 4a01 	vldr	s8, [lr, #-4]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a36:	f10a 0a08 	add.w	sl, sl, #8
      p1ap3_0 = p1[0] + p3[0];
 8000a3a:	ee37 1a23 	vadd.f32	s2, s14, s7
      p1ap3_1 = p1[1] + p3[1];
 8000a3e:	ed57 7a03 	vldr	s15, [r7, #-12]
      p1sp3_0 = p1[0] - p3[0];
 8000a42:	ee37 7a63 	vsub.f32	s14, s14, s7
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a46:	ed52 4a01 	vldr	s9, [r2, #-4]
 8000a4a:	ed10 6a01 	vldr	s12, [r0, #-4]
      p1ap3_1 = p1[1] + p3[1];
 8000a4e:	ee77 3a84 	vadd.f32	s7, s15, s8
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a52:	ee76 6a81 	vadd.f32	s13, s13, s2
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a56:	f100 0008 	add.w	r0, r0, #8
      p1sp3_1 = p1[1] - p3[1];
 8000a5a:	ee77 7ac4 	vsub.f32	s15, s15, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a5e:	f1a1 0108 	sub.w	r1, r1, #8
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a62:	ee77 0a64 	vsub.f32	s1, s14, s9
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a66:	f109 0910 	add.w	r9, r9, #16
      *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000a6a:	ed47 6a04 	vstr	s13, [r7, #-16]
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000a6e:	ee31 1a65 	vsub.f32	s2, s2, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a72:	ed12 4a01 	vldr	s8, [r2, #-4]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000a76:	ee37 0ae5 	vsub.f32	s0, s15, s11
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a7a:	ed50 6a03 	vldr	s13, [r0, #-12]
      t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000a7e:	ee70 0a86 	vadd.f32	s1, s1, s12
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000a82:	ee37 7a46 	vsub.f32	s14, s14, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a86:	f10e 0e08 	add.w	lr, lr, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000a8a:	ee76 6a84 	vadd.f32	s13, s13, s8
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a8e:	f1ac 0c08 	sub.w	ip, ip, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000a92:	ee33 6ac6 	vsub.f32	s12, s7, s12
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a96:	f108 0818 	add.w	r8, r8, #24
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000a9a:	ee77 7ac5 	vsub.f32	s15, s15, s10
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000a9e:	f102 0208 	add.w	r2, r2, #8
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000aa2:	ee76 6aa3 	vadd.f32	s13, s13, s7
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000aa6:	f1a3 0308 	sub.w	r3, r3, #8
      t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000aaa:	ee36 4a64 	vsub.f32	s8, s12, s9
      t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000aae:	ee31 1a45 	vsub.f32	s2, s2, s10
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ab2:	ed47 6a03 	vstr	s13, [r7, #-12]
      t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000ab6:	ee30 0a05 	vadd.f32	s0, s0, s10
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
      p1sp3_1 = pEnd1[-1] - pEnd3[-1];
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
      p1sp3_0 = pEnd1[ 0] - pEnd3[0];
      /* col 2 */
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000aba:	edd3 9a04 	vldr	s19, [r3, #16]
      t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000abe:	ee37 5aa5 	vadd.f32	s10, s15, s11
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ac2:	ed96 8a04 	vldr	s16, [r6, #16]
      t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000ac6:	ee37 7a24 	vadd.f32	s14, s14, s9
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000aca:	eddc 7a04 	vldr	s15, [ip, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ace:	ed91 6a04 	vldr	s12, [r1, #16]
      p1ap3_0 = pEnd1[ 0] + pEnd3[0];
 8000ad2:	ee38 3a27 	vadd.f32	s6, s16, s15
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000ad6:	ed93 9a03 	vldr	s18, [r3, #12]
 8000ada:	ee76 2a29 	vadd.f32	s5, s12, s19
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000ade:	eddc 3a03 	vldr	s7, [ip, #12]
 8000ae2:	edd6 8a03 	vldr	s17, [r6, #12]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000ae6:	ee76 4a69 	vsub.f32	s9, s12, s19
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000aea:	ed91 2a03 	vldr	s4, [r1, #12]
      /* col 3 */
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000aee:	ee73 5a46 	vsub.f32	s11, s6, s12
      /* col 4 */
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
      /* col 1 - Bottom */
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000af2:	ee73 aa22 	vadd.f32	s21, s6, s5
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000af6:	ee78 6a09 	vadd.f32	s13, s16, s18
      p1ap3_1 = pEnd1[-1] + pEnd3[-1];
 8000afa:	ee38 aaa3 	vadd.f32	s20, s17, s7
      *pEnd1-- = p1ap3_0 + pEnd2[ 0] + pEnd4[ 0];
 8000afe:	edc6 aa04 	vstr	s21, [r6, #16]
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b02:	ee74 1ae3 	vsub.f32	s3, s9, s7
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b06:	edd3 aa03 	vldr	s21, [r3, #12]
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b0a:	ee76 6ae7 	vsub.f32	s13, s13, s15
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b0e:	ed91 6a03 	vldr	s12, [r1, #12]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b12:	ee77 7a89 	vadd.f32	s15, s15, s18
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b16:	ee74 4ae8 	vsub.f32	s9, s9, s17
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b1a:	ee36 6a2a 	vadd.f32	s12, s12, s21
      t2[2] = pEnd2[0] - pEnd4[0] + p1sp3_1;
 8000b1e:	ee71 1aa8 	vadd.f32	s3, s3, s17
      t2[3] = pEnd1[0] - pEnd3[0] - pEnd2[-1] + pEnd4[-1];
 8000b22:	ee76 6ac2 	vsub.f32	s13, s13, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b26:	ee36 6a0a 	vadd.f32	s12, s12, s20
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b2a:	ee77 7ac2 	vsub.f32	s15, s15, s4
      *p3++ = m0 + m1;
      *p3++ = m2 - m3;
      /* use vertical symmetry col 3 */
      /* 0.9988 - 0.0491i  <==>  -0.9988 - 0.0491i */
      /* Bottom */
      m0 = -t3[3] * twR;
 8000b2e:	ee72 2ac3 	vsub.f32	s5, s5, s6
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b32:	ee3a 3a42 	vsub.f32	s6, s20, s4
      *pEnd1-- = p1ap3_1 + pEnd2[-1] + pEnd4[-1];
 8000b36:	ed86 6a03 	vstr	s12, [r6, #12]
      t4[2] = pEnd2[ 0] - pEnd4[ 0] - p1sp3_1;
 8000b3a:	ee74 4aa3 	vadd.f32	s9, s9, s7
      twI = *tw2++;
 8000b3e:	ed1a 2a03 	vldr	s4, [sl, #-12]
      twR = *tw2++;
 8000b42:	ed5a 3a04 	vldr	s7, [sl, #-16]
      t4[3] = pEnd4[-1] - pEnd2[-1] - p1sp3_0;
 8000b46:	ee37 6ac8 	vsub.f32	s12, s15, s16
      t3[2] = p1ap3_1 - pEnd2[-1] - pEnd4[-1];
 8000b4a:	ee33 3a49 	vsub.f32	s6, s6, s18
      m3 = t2[3] * twR;
 8000b4e:	ee66 7aa3 	vmul.f32	s15, s13, s7
      *pEnd2-- = m0 - m1;
 8000b52:	ee23 8ae1 	vnmul.f32	s16, s7, s3
      *p2++ = m2 - m3;
 8000b56:	ee62 8a60 	vnmul.f32	s17, s4, s1
      m1 = t2[1] * twI;
 8000b5a:	ee20 9a02 	vmul.f32	s18, s0, s4
      *pEnd2-- = m2 + m3;
 8000b5e:	eee1 7a82 	vfma.f32	s15, s3, s4
      *pEnd2-- = m0 - m1;
 8000b62:	eea6 8a82 	vfma.f32	s16, s13, s4
      *p2++ = m0 + m1;
 8000b66:	eeb0 2a49 	vmov.f32	s4, s18
      *p2++ = m2 - m3;
 8000b6a:	eef0 6a68 	vmov.f32	s13, s17
      t3[3] = p1ap3_0 - pEnd2[ 0] - pEnd4[ 0];
 8000b6e:	ee75 5ae9 	vsub.f32	s11, s11, s19
      *p2++ = m0 + m1;
 8000b72:	eea0 2aa3 	vfma.f32	s4, s1, s7
      *p2++ = m2 - m3;
 8000b76:	eee0 6a23 	vfma.f32	s13, s0, s7
      *p2++ = m0 + m1;
 8000b7a:	ed00 2a04 	vstr	s4, [r0, #-16]
      *p2++ = m2 - m3;
 8000b7e:	ed40 6a03 	vstr	s13, [r0, #-12]
      *pEnd2-- = m0 - m1;
 8000b82:	ed81 8a04 	vstr	s16, [r1, #16]
      *pEnd2-- = m2 + m3;
 8000b86:	edc1 7a03 	vstr	s15, [r1, #12]
      twI = tw3[1];
 8000b8a:	ed59 7a07 	vldr	s15, [r9, #-28]	; 0xffffffe4
      twR = tw3[0];
 8000b8e:	ed59 3a08 	vldr	s7, [r9, #-32]	; 0xffffffe0
      *p3++ = m2 - m3;
 8000b92:	ee27 2ac1 	vnmul.f32	s4, s15, s2
      m1 = t3[1] * twI;
 8000b96:	ee64 1a27 	vmul.f32	s3, s8, s15
      m1 =  t3[2] * twI;
      m2 =  t3[2] * twR;
      m3 =  t3[3] * twI;
 8000b9a:	ee65 6aa7 	vmul.f32	s13, s11, s15

      *pEnd3-- = m0 - m1;
 8000b9e:	ee67 7ac3 	vnmul.f32	s15, s15, s6
      *p3++ = m2 - m3;
 8000ba2:	eef0 5a42 	vmov.f32	s11, s4
      *pEnd3-- = m3 - m2;
 8000ba6:	eee3 6a63 	vfms.f32	s13, s6, s7
      *pEnd3-- = m0 - m1;
 8000baa:	eee2 7aa3 	vfma.f32	s15, s5, s7
      *p3++ = m2 - m3;
 8000bae:	eee4 5a23 	vfma.f32	s11, s8, s7
      *p3++ = m0 + m1;
 8000bb2:	eee1 1a23 	vfma.f32	s3, s2, s7
 8000bb6:	ed4e 1a04 	vstr	s3, [lr, #-16]
      *p3++ = m2 - m3;
 8000bba:	ed4e 5a03 	vstr	s11, [lr, #-12]
      *pEnd3-- = m0 - m1;
 8000bbe:	edcc 7a04 	vstr	s15, [ip, #16]
      *pEnd3-- = m3 - m2;
 8000bc2:	edcc 6a03 	vstr	s13, [ip, #12]

      /* COL 4 */
      twR = tw4[0];
 8000bc6:	ed58 6a0c 	vldr	s13, [r8, #-48]	; 0xffffffd0
      twI = tw4[1];
 8000bca:	ed58 7a0b 	vldr	s15, [r8, #-44]	; 0xffffffd4
      /* 0.9973 - 0.0736i  <==>  -0.0736 + 0.9973i */
      /* Bottom */
      m0 = t4[3] * twI;
      m1 = t4[2] * twR;
      m2 = t4[2] * twI;
      m3 = t4[3] * twR;
 8000bce:	ee66 5a26 	vmul.f32	s11, s12, s13
      *p4++ = m2 - m3;
 8000bd2:	ee67 3ac7 	vnmul.f32	s7, s15, s14
      m1 = t4[1] * twI;
 8000bd6:	ee25 3a27 	vmul.f32	s6, s10, s15

      *pEnd4-- = m0 - m1;
 8000bda:	ee26 4ae4 	vnmul.f32	s8, s13, s9
      *p4++ = m2 - m3;
 8000bde:	eee5 3a26 	vfma.f32	s7, s10, s13
      *p4++ = m0 + m1;
 8000be2:	eea7 3a26 	vfma.f32	s6, s14, s13
      *pEnd4-- = m0 - m1;
 8000be6:	eef0 6a44 	vmov.f32	s13, s8
      *pEnd4-- = m2 + m3;
 8000bea:	eeb0 7a65 	vmov.f32	s14, s11
      *pEnd4-- = m0 - m1;
 8000bee:	eee6 6a27 	vfma.f32	s13, s12, s15
      *pEnd4-- = m2 + m3;
 8000bf2:	eea4 7aa7 	vfma.f32	s14, s9, s15
      *p4++ = m2 - m3;
 8000bf6:	ed42 3a03 	vstr	s7, [r2, #-12]
      *p4++ = m0 + m1;
 8000bfa:	ed02 3a04 	vstr	s6, [r2, #-16]
      *pEnd4-- = m0 - m1;
 8000bfe:	edc3 6a04 	vstr	s13, [r3, #16]
      *pEnd4-- = m2 + m3;
 8000c02:	ed83 7a03 	vstr	s14, [r3, #12]
    for (l = (L - 2) >> 1; l > 0; l-- )
 8000c06:	f47f af04 	bne.w	8000a12 <arm_cfft_radix8by4_f32+0x12e>
      *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c0a:	9b08      	ldr	r3, [sp, #32]
 8000c0c:	9a04      	ldr	r2, [sp, #16]
 8000c0e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c12:	9204      	str	r2, [sp, #16]
      twI = *tw2++;
 8000c14:	9a03      	ldr	r2, [sp, #12]
 8000c16:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c1a:	9203      	str	r2, [sp, #12]
      *p2++ = m2 - m3;
 8000c1c:	9a06      	ldr	r2, [sp, #24]
 8000c1e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c22:	9206      	str	r2, [sp, #24]
      tw3 += twMod3;
 8000c24:	9a01      	ldr	r2, [sp, #4]
 8000c26:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8000c2a:	9201      	str	r2, [sp, #4]
      *p3++ = m2 - m3;
 8000c2c:	9a00      	ldr	r2, [sp, #0]
 8000c2e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8000c32:	9200      	str	r2, [sp, #0]
      *p4++ = m2 - m3;
 8000c34:	9a05      	ldr	r2, [sp, #20]
 8000c36:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
      tw4 += twMod4;
 8000c3a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
      *p4++ = m2 - m3;
 8000c3e:	9205      	str	r2, [sp, #20]
      tw4 += twMod4;
 8000c40:	9a02      	ldr	r2, [sp, #8]
 8000c42:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8000c46:	9302      	str	r3, [sp, #8]
    p1ap3_1 = p1[1] + p3[1];
    p1sp3_1 = p1[1] - p3[1];

    /* col 2 */
    t2[0] = p1sp3_0 + p2[1] - p4[1];
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c48:	9b06      	ldr	r3, [sp, #24]
 8000c4a:	9e05      	ldr	r6, [sp, #20]
    p1ap3_0 = p1[0] + p3[0];
 8000c4c:	9f04      	ldr	r7, [sp, #16]
 8000c4e:	9900      	ldr	r1, [sp, #0]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c50:	edd3 3a00 	vldr	s7, [r3]
 8000c54:	ed96 3a00 	vldr	s6, [r6]
    p1ap3_0 = p1[0] + p3[0];
 8000c58:	ed91 7a00 	vldr	s14, [r1]
 8000c5c:	edd7 7a00 	vldr	s15, [r7]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
    /* col 4 */
    t4[0] = p1sp3_0 - p2[1] + p4[1];
    t4[1] = p1sp3_1 + p2[0] - p4[0];
    /* col 1 - Top */
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c60:	ee73 6a83 	vadd.f32	s13, s7, s6
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c64:	edd6 2a01 	vldr	s5, [r6, #4]
    p1ap3_0 = p1[0] + p3[0];
 8000c68:	ee77 5a87 	vadd.f32	s11, s15, s14
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c6c:	ed93 2a01 	vldr	s4, [r3, #4]
    p1ap3_1 = p1[1] + p3[1];
 8000c70:	ed91 5a01 	vldr	s10, [r1, #4]
    p1sp3_0 = p1[0] - p3[0];
 8000c74:	ee77 7ac7 	vsub.f32	s15, s15, s14
    p1ap3_1 = p1[1] + p3[1];
 8000c78:	ed97 6a01 	vldr	s12, [r7, #4]
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c7c:	ee76 6aa5 	vadd.f32	s13, s13, s11

    *p4++ = m0 + m1;
    *p4++ = m2 - m3;

    /* first col */
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c80:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    p1sp3_1 = p1[1] - p3[1];
 8000c84:	ee36 7a45 	vsub.f32	s14, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    p1ap3_1 = p1[1] + p3[1];
 8000c8a:	ee36 6a05 	vadd.f32	s12, s12, s10
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000c8e:	980c      	ldr	r0, [sp, #48]	; 0x30
    *p1++ = p1ap3_0 + p2[0] + p4[0];
 8000c90:	edc7 6a00 	vstr	s13, [r7]
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000c94:	ee37 4ae2 	vsub.f32	s8, s15, s5
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000c98:	edd6 1a01 	vldr	s3, [r6, #4]
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000c9c:	ee77 4a63 	vsub.f32	s9, s14, s7
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000ca0:	edd3 6a01 	vldr	s13, [r3, #4]
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000ca4:	ee35 5ae3 	vsub.f32	s10, s11, s7
    t2[0] = p1sp3_0 + p2[1] - p4[1];
 8000ca8:	ee34 4a02 	vadd.f32	s8, s8, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cac:	ee76 6aa1 	vadd.f32	s13, s13, s3
    t2[1] = p1sp3_1 - p2[0] + p4[0];
 8000cb0:	ee74 4a83 	vadd.f32	s9, s9, s6
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cb4:	ee76 5a42 	vsub.f32	s11, s12, s4
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cb8:	ee76 6a86 	vadd.f32	s13, s13, s12
    t3[0] = p1ap3_0 - p2[0] - p4[0];
 8000cbc:	ee35 5a43 	vsub.f32	s10, s10, s6
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cc0:	ee37 7a43 	vsub.f32	s14, s14, s6
    *p1++ = p1ap3_1 + p2[1] + p4[1];
 8000cc4:	edc7 6a01 	vstr	s13, [r7, #4]
    t3[1] = p1ap3_1 - p2[1] - p4[1];
 8000cc8:	ee75 5ae2 	vsub.f32	s11, s11, s5
    twI = tw2[1];
 8000ccc:	9f03      	ldr	r7, [sp, #12]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cce:	ee77 7ac2 	vsub.f32	s15, s15, s4
    t4[1] = p1sp3_1 + p2[0] - p4[0];
 8000cd2:	ee37 7a23 	vadd.f32	s14, s14, s7
    twI = tw2[1];
 8000cd6:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw2[0];
 8000cda:	ed97 3a00 	vldr	s6, [r7]
    t4[0] = p1sp3_0 - p2[1] + p4[1];
 8000cde:	ee77 7aa2 	vadd.f32	s15, s15, s5
    m1 = t2[1] * twI;
 8000ce2:	ee24 6aa6 	vmul.f32	s12, s9, s13
    twI = tw3[1];
 8000ce6:	9f01      	ldr	r7, [sp, #4]
    *p2++ = m2 - m3;
 8000ce8:	ee66 6ac4 	vnmul.f32	s13, s13, s8
    *p2++ = m0 + m1;
 8000cec:	eea4 6a03 	vfma.f32	s12, s8, s6
    *p2++ = m2 - m3;
 8000cf0:	eee4 6a83 	vfma.f32	s13, s9, s6
    *p2++ = m0 + m1;
 8000cf4:	ed83 6a00 	vstr	s12, [r3]
    *p2++ = m2 - m3;
 8000cf8:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw3[1];
 8000cfc:	edd7 6a01 	vldr	s13, [r7, #4]
    twR = tw3[0];
 8000d00:	edd7 4a00 	vldr	s9, [r7]
    m1 = t3[1] * twI;
 8000d04:	ee25 6aa6 	vmul.f32	s12, s11, s13
    *p3++ = m0 + m1;
 8000d08:	9b00      	ldr	r3, [sp, #0]
    *p3++ = m2 - m3;
 8000d0a:	ee66 6ac5 	vnmul.f32	s13, s13, s10
    *p3++ = m0 + m1;
 8000d0e:	eea5 6a24 	vfma.f32	s12, s10, s9
    *p3++ = m2 - m3;
 8000d12:	eee5 6aa4 	vfma.f32	s13, s11, s9
    *p3++ = m0 + m1;
 8000d16:	ed83 6a00 	vstr	s12, [r3]
    *p3++ = m2 - m3;
 8000d1a:	edc3 6a01 	vstr	s13, [r3, #4]
    twI = tw4[1];
 8000d1e:	9b02      	ldr	r3, [sp, #8]
 8000d20:	edd3 6a01 	vldr	s13, [r3, #4]
    twR = tw4[0];
 8000d24:	edd3 5a00 	vldr	s11, [r3]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d28:	2304      	movs	r3, #4
    m1 = t4[1] * twI;
 8000d2a:	ee27 6a26 	vmul.f32	s12, s14, s13
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d2e:	9100      	str	r1, [sp, #0]
    *p4++ = m2 - m3;
 8000d30:	ee66 6ae7 	vnmul.f32	s13, s13, s15
    *p4++ = m0 + m1;
 8000d34:	eea7 6aa5 	vfma.f32	s12, s15, s11
    *p4++ = m2 - m3;
 8000d38:	eee7 6a25 	vfma.f32	s13, s14, s11
    *p4++ = m0 + m1;
 8000d3c:	ed86 6a00 	vstr	s12, [r6]
    *p4++ = m2 - m3;
 8000d40:	edc6 6a01 	vstr	s13, [r6, #4]
    arm_radix8_butterfly_f32 (pCol1, L, (float32_t *) S->pTwiddle, 4U);
 8000d44:	f000 f88e 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* second col */
    arm_radix8_butterfly_f32 (pCol2, L, (float32_t *) S->pTwiddle, 4U);
 8000d48:	4628      	mov	r0, r5
 8000d4a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8000d4c:	2304      	movs	r3, #4
 8000d4e:	9900      	ldr	r1, [sp, #0]
 8000d50:	686a      	ldr	r2, [r5, #4]
 8000d52:	f000 f887 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* third col */
    arm_radix8_butterfly_f32 (pCol3, L, (float32_t *) S->pTwiddle, 4U);
 8000d56:	9809      	ldr	r0, [sp, #36]	; 0x24
 8000d58:	686a      	ldr	r2, [r5, #4]
 8000d5a:	2304      	movs	r3, #4
 8000d5c:	9900      	ldr	r1, [sp, #0]
 8000d5e:	f000 f881 	bl	8000e64 <arm_radix8_butterfly_f32>

    /* fourth col */
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d62:	2304      	movs	r3, #4
 8000d64:	686a      	ldr	r2, [r5, #4]
 8000d66:	4620      	mov	r0, r4
 8000d68:	9900      	ldr	r1, [sp, #0]
}
 8000d6a:	b00f      	add	sp, #60	; 0x3c
 8000d6c:	ecbd 8b06 	vpop	{d8-d10}
 8000d70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    arm_radix8_butterfly_f32 (pCol4, L, (float32_t *) S->pTwiddle, 4U);
 8000d74:	f000 b876 	b.w	8000e64 <arm_radix8_butterfly_f32>

08000d78 <arm_cfft_f32>:
        uint8_t bitReverseFlag)
{
  uint32_t  L = S->fftLen, l;
  float32_t invL, * pSrc;

  if (ifftFlag == 1U)
 8000d78:	2a01      	cmp	r2, #1
{
 8000d7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d7e:	4606      	mov	r6, r0
 8000d80:	4617      	mov	r7, r2
 8000d82:	460c      	mov	r4, r1
 8000d84:	4698      	mov	r8, r3
  uint32_t  L = S->fftLen, l;
 8000d86:	8805      	ldrh	r5, [r0, #0]
  if (ifftFlag == 1U)
 8000d88:	d059      	beq.n	8000e3e <arm_cfft_f32+0xc6>
      *pSrc = -*pSrc;
      pSrc += 2;
    }
  }

  switch (L)
 8000d8a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8000d8e:	d051      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000d90:	d80f      	bhi.n	8000db2 <arm_cfft_f32+0x3a>
 8000d92:	2d40      	cmp	r5, #64	; 0x40
 8000d94:	d014      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000d96:	d949      	bls.n	8000e2c <arm_cfft_f32+0xb4>
 8000d98:	2d80      	cmp	r5, #128	; 0x80
 8000d9a:	d103      	bne.n	8000da4 <arm_cfft_f32+0x2c>
  {
  case 16:
  case 128:
  case 1024:
    arm_cfft_radix8by2_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000d9c:	4621      	mov	r1, r4
 8000d9e:	4630      	mov	r0, r6
 8000da0:	f7ff fcd4 	bl	800074c <arm_cfft_radix8by2_f32>
  case 4096:
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
    break;
  }

  if ( bitReverseFlag )
 8000da4:	f1b8 0f00 	cmp.w	r8, #0
 8000da8:	d113      	bne.n	8000dd2 <arm_cfft_f32+0x5a>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);

  if (ifftFlag == 1U)
 8000daa:	2f01      	cmp	r7, #1
 8000dac:	d018      	beq.n	8000de0 <arm_cfft_f32+0x68>
      *pSrc++ *=   invL ;
      *pSrc    = -(*pSrc) * invL;
      pSrc++;
    }
  }
}
 8000dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000db2:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 8000db6:	d03d      	beq.n	8000e34 <arm_cfft_f32+0xbc>
 8000db8:	d931      	bls.n	8000e1e <arm_cfft_f32+0xa6>
 8000dba:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8000dbe:	d1f1      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_radix8_butterfly_f32 ( p1, L, (float32_t *) S->pTwiddle, 1);
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	6872      	ldr	r2, [r6, #4]
 8000dc4:	4629      	mov	r1, r5
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	f000 f84c 	bl	8000e64 <arm_radix8_butterfly_f32>
  if ( bitReverseFlag )
 8000dcc:	f1b8 0f00 	cmp.w	r8, #0
 8000dd0:	d0eb      	beq.n	8000daa <arm_cfft_f32+0x32>
    arm_bitreversal_32 ((uint32_t*) p1, S->bitRevLength, S->pBitRevTable);
 8000dd2:	68b2      	ldr	r2, [r6, #8]
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	89b1      	ldrh	r1, [r6, #12]
 8000dd8:	f7ff fa82 	bl	80002e0 <arm_bitreversal_32>
  if (ifftFlag == 1U)
 8000ddc:	2f01      	cmp	r7, #1
 8000dde:	d1e6      	bne.n	8000dae <arm_cfft_f32+0x36>
    invL = 1.0f / (float32_t)L;
 8000de0:	ee07 5a90 	vmov	s15, r5
 8000de4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000de8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000dec:	eec7 6a27 	vdiv.f32	s13, s14, s15
    for (l= 0; l < L; l++)
 8000df0:	2d00      	cmp	r5, #0
 8000df2:	d0dc      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000df4:	f104 0108 	add.w	r1, r4, #8
 8000df8:	2300      	movs	r3, #0
      *pSrc++ *=   invL ;
 8000dfa:	ed11 7a02 	vldr	s14, [r1, #-8]
    for (l= 0; l < L; l++)
 8000dfe:	3301      	adds	r3, #1
      *pSrc    = -(*pSrc) * invL;
 8000e00:	ed51 7a01 	vldr	s15, [r1, #-4]
    for (l= 0; l < L; l++)
 8000e04:	3108      	adds	r1, #8
 8000e06:	429d      	cmp	r5, r3
      *pSrc++ *=   invL ;
 8000e08:	ee27 7a26 	vmul.f32	s14, s14, s13
      *pSrc    = -(*pSrc) * invL;
 8000e0c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
      *pSrc++ *=   invL ;
 8000e10:	ed01 7a04 	vstr	s14, [r1, #-16]
      *pSrc    = -(*pSrc) * invL;
 8000e14:	ed41 7a03 	vstr	s15, [r1, #-12]
    for (l= 0; l < L; l++)
 8000e18:	d1ef      	bne.n	8000dfa <arm_cfft_f32+0x82>
}
 8000e1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  switch (L)
 8000e1e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8000e22:	d0cd      	beq.n	8000dc0 <arm_cfft_f32+0x48>
 8000e24:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8000e28:	d0b8      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e2a:	e7bb      	b.n	8000da4 <arm_cfft_f32+0x2c>
 8000e2c:	2d10      	cmp	r5, #16
 8000e2e:	d0b5      	beq.n	8000d9c <arm_cfft_f32+0x24>
 8000e30:	2d20      	cmp	r5, #32
 8000e32:	d1b7      	bne.n	8000da4 <arm_cfft_f32+0x2c>
    arm_cfft_radix8by4_f32 ( (arm_cfft_instance_f32 *) S, p1);
 8000e34:	4621      	mov	r1, r4
 8000e36:	4630      	mov	r0, r6
 8000e38:	f7ff fd54 	bl	80008e4 <arm_cfft_radix8by4_f32>
    break;
 8000e3c:	e7b2      	b.n	8000da4 <arm_cfft_f32+0x2c>
    for (l = 0; l < L; l++)
 8000e3e:	b175      	cbz	r5, 8000e5e <arm_cfft_f32+0xe6>
 8000e40:	310c      	adds	r1, #12
 8000e42:	f04f 0c00 	mov.w	ip, #0
      *pSrc = -*pSrc;
 8000e46:	ed51 7a02 	vldr	s15, [r1, #-8]
    for (l = 0; l < L; l++)
 8000e4a:	f10c 0c01 	add.w	ip, ip, #1
 8000e4e:	3108      	adds	r1, #8
      *pSrc = -*pSrc;
 8000e50:	eef1 7a67 	vneg.f32	s15, s15
    for (l = 0; l < L; l++)
 8000e54:	4565      	cmp	r5, ip
      *pSrc = -*pSrc;
 8000e56:	ed41 7a04 	vstr	s15, [r1, #-16]
    for (l = 0; l < L; l++)
 8000e5a:	d1f4      	bne.n	8000e46 <arm_cfft_f32+0xce>
 8000e5c:	e795      	b.n	8000d8a <arm_cfft_f32+0x12>
  if ( bitReverseFlag )
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0a5      	beq.n	8000dae <arm_cfft_f32+0x36>
 8000e62:	e7b6      	b.n	8000dd2 <arm_cfft_f32+0x5a>

08000e64 <arm_radix8_butterfly_f32>:
void arm_radix8_butterfly_f32(
  float32_t * pSrc,
  uint16_t fftLen,
  const float32_t * pCoef,
  uint16_t twidCoefModifier)
{
 8000e64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e68:	ed2d 8b10 	vpush	{d8-d15}
 8000e6c:	b091      	sub	sp, #68	; 0x44
 8000e6e:	468a      	mov	sl, r1
   float32_t p1, p2, p3, p4;
   float32_t co2, co3, co4, co5, co6, co7, co8;
   float32_t si2, si3, si4, si5, si6, si7, si8;
   const float32_t C81 = 0.70710678118f;

   n2 = fftLen;
 8000e70:	468b      	mov	fp, r1
         pSrc[2 * i7 + 1] = t2 + r3;
         r1 = (r6 - r8) * C81;
         r6 = (r6 + r8) * C81;
         r2 = (s6 - s8) * C81;
         s6 = (s6 + s8) * C81;
         t1 = r5 - r1;
 8000e72:	eddf babd 	vldr	s23, [pc, #756]	; 8001168 <arm_radix8_butterfly_f32+0x304>
{
 8000e76:	900e      	str	r0, [sp, #56]	; 0x38
 8000e78:	e9cd 320c 	strd	r3, r2, [sp, #48]	; 0x30
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	3304      	adds	r3, #4
 8000e80:	930f      	str	r3, [sp, #60]	; 0x3c
      n2 = n2 >> 3;
 8000e82:	ea4f 07db 	mov.w	r7, fp, lsr #3
 8000e86:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8000e88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
      i1 = 0;
 8000e8c:	f04f 0e00 	mov.w	lr, #0
 8000e90:	eb07 0187 	add.w	r1, r7, r7, lsl #2
      n2 = n2 >> 3;
 8000e94:	970b      	str	r7, [sp, #44]	; 0x2c
      i1 = 0;
 8000e96:	0178      	lsls	r0, r7, #5
 8000e98:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 8000e9c:	9002      	str	r0, [sp, #8]
 8000e9e:	00c8      	lsls	r0, r1, #3
 8000ea0:	ebc7 01c7 	rsb	r1, r7, r7, lsl #3
 8000ea4:	ea4f 1807 	mov.w	r8, r7, lsl #4
 8000ea8:	9003      	str	r0, [sp, #12]
 8000eaa:	00c8      	lsls	r0, r1, #3
 8000eac:	eb02 1447 	add.w	r4, r2, r7, lsl #5
 8000eb0:	f108 0104 	add.w	r1, r8, #4
 8000eb4:	9006      	str	r0, [sp, #24]
 8000eb6:	f109 0004 	add.w	r0, r9, #4
 8000eba:	9401      	str	r4, [sp, #4]
 8000ebc:	eb07 0647 	add.w	r6, r7, r7, lsl #1
 8000ec0:	4410      	add	r0, r2
 8000ec2:	4411      	add	r1, r2
 8000ec4:	9a01      	ldr	r2, [sp, #4]
 8000ec6:	eb04 1507 	add.w	r5, r4, r7, lsl #4
 8000eca:	eb02 0cc7 	add.w	ip, r2, r7, lsl #3
 8000ece:	0132      	lsls	r2, r6, #4
 8000ed0:	eba5 04c6 	sub.w	r4, r5, r6, lsl #3
 8000ed4:	9204      	str	r2, [sp, #16]
 8000ed6:	00f2      	lsls	r2, r6, #3
 8000ed8:	eb04 1747 	add.w	r7, r4, r7, lsl #5
 8000edc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8000ede:	9205      	str	r2, [sp, #20]
 8000ee0:	9a01      	ldr	r2, [sp, #4]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ee2:	ed11 7a01 	vldr	s14, [r1, #-4]
         pSrc[2 * i2 + 1] = s5 - r7;
         pSrc[2 * i8 + 1] = s5 + r7;
         pSrc[2 * i6 + 1] = t2 - r8;
         pSrc[2 * i4 + 1] = t2 + r8;

         i1 += n1;
 8000ee6:	44de      	add	lr, fp
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000ee8:	edd4 4a00 	vldr	s9, [r4]
 8000eec:	ed97 5a00 	vldr	s10, [r7]
      } while (i1 < fftLen);
 8000ef0:	45f2      	cmp	sl, lr
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000ef2:	ed95 9a00 	vldr	s18, [r5]
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000ef6:	ed92 6a00 	vldr	s12, [r2]
         r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8000efa:	ee74 8a85 	vadd.f32	s17, s9, s10
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000efe:	ed9c 4a00 	vldr	s8, [ip]
         r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8000f02:	ee77 5a09 	vadd.f32	s11, s14, s18
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f06:	ed56 6a01 	vldr	s13, [r6, #-4]
         r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8000f0a:	ee37 1a49 	vsub.f32	s2, s14, s18
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f0e:	ed50 7a01 	vldr	s15, [r0, #-4]
 8000f12:	ee39 9a47 	vsub.f32	s18, s18, s14
         r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8000f16:	ee76 1a86 	vadd.f32	s3, s13, s12
         r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8000f1a:	ee37 8a84 	vadd.f32	s16, s15, s8
         r5 = pSrc[2 * i1] - pSrc[2 * i5];
 8000f1e:	ee76 6ac6 	vsub.f32	s13, s13, s12
         r1 = r1 + r3;
 8000f22:	ee31 7aa5 	vadd.f32	s14, s3, s11
         r2 = r2 + r4;
 8000f26:	ee38 6a28 	vadd.f32	s12, s16, s17
         t1 = r1 - r3;
 8000f2a:	ee71 1ae5 	vsub.f32	s3, s3, s11
         r6 = pSrc[2 * i2] - pSrc[2 * i6];
 8000f2e:	ee77 7ac4 	vsub.f32	s15, s15, s8
         pSrc[2 * i1] = r1 + r2;
 8000f32:	ee77 5a06 	vadd.f32	s11, s14, s12
         pSrc[2 * i5] = r1 - r2;
 8000f36:	ee37 7a46 	vsub.f32	s14, s14, s12
         r1 = (r6 - r8) * C81;
 8000f3a:	ee37 4ae4 	vsub.f32	s8, s15, s9
         pSrc[2 * i1] = r1 + r2;
 8000f3e:	ed46 5a01 	vstr	s11, [r6, #-4]
         r6 = (r6 + r8) * C81;
 8000f42:	ee77 7ac5 	vsub.f32	s15, s15, s10
         pSrc[2 * i5] = r1 - r2;
 8000f46:	ed82 7a00 	vstr	s14, [r2]
         t1 = r5 - r1;
 8000f4a:	eeb0 0a66 	vmov.f32	s0, s13
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f4e:	ed9c aa01 	vldr	s20, [ip, #4]
         r1 = (r6 - r8) * C81;
 8000f52:	ee34 4a05 	vadd.f32	s8, s8, s10
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f56:	ed90 2a00 	vldr	s4, [r0]
         r6 = (r6 + r8) * C81;
 8000f5a:	ee77 7aa4 	vadd.f32	s15, s15, s9
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f5e:	edd2 3a01 	vldr	s7, [r2, #4]
         s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 8000f62:	ee32 6a4a 	vsub.f32	s12, s4, s20
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f66:	edd4 2a01 	vldr	s5, [r4, #4]
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f6a:	edd6 5a00 	vldr	s11, [r6]
         t1 = r5 - r1;
 8000f6e:	eea4 0a6b 	vfms.f32	s0, s8, s23
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000f72:	edd7 9a01 	vldr	s19, [r7, #4]
         r2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8000f76:	ee32 2a0a 	vadd.f32	s4, s4, s20
         s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 8000f7a:	ee75 0ae3 	vsub.f32	s1, s11, s7
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f7e:	ed91 5a00 	vldr	s10, [r1]
         r2 = (s6 - s8) * C81;
 8000f82:	ee36 3a62 	vsub.f32	s6, s12, s5
         s6 = (s6 + s8) * C81;
 8000f86:	ee36 7a69 	vsub.f32	s14, s12, s19
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000f8a:	ed95 6a01 	vldr	s12, [r5, #4]
         t2 = s5 - r2;
 8000f8e:	eef0 4a60 	vmov.f32	s9, s1
         r2 = (s6 - s8) * C81;
 8000f92:	ee33 3a29 	vadd.f32	s6, s6, s19
         r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 8000f96:	ee75 5aa3 	vadd.f32	s11, s11, s7
         s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 8000f9a:	ee75 3a46 	vsub.f32	s7, s10, s12
         t2 = s5 - r2;
 8000f9e:	eee3 4a6b 	vfms.f32	s9, s6, s23
         s6 = (s6 + s8) * C81;
 8000fa2:	ee37 7a22 	vadd.f32	s14, s14, s5
         s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8000fa6:	ee75 aa06 	vadd.f32	s21, s10, s12
         r4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8000faa:	ee72 2aa9 	vadd.f32	s5, s5, s19
         t2 = r1 - s3;
 8000fae:	ee36 5a45 	vsub.f32	s10, s12, s10
         s7 = s7 + s6;
 8000fb2:	eeb0 aa63 	vmov.f32	s20, s7
 8000fb6:	eef0 9a40 	vmov.f32	s19, s0
         t2 = r1 - s3;
 8000fba:	ee35 6aea 	vsub.f32	s12, s11, s21
         r5 = r5 + r1;
 8000fbe:	eee4 6a2b 	vfma.f32	s13, s8, s23
         s7 = s7 + s6;
 8000fc2:	eea7 aa2b 	vfma.f32	s20, s14, s23
 8000fc6:	eee7 9a6b 	vfms.f32	s19, s14, s23
 8000fca:	eea7 5a2b 	vfma.f32	s10, s14, s23
         r7 = r7 + r6;
 8000fce:	eeb0 4a41 	vmov.f32	s8, s2
         r1 = r1 + s3;
 8000fd2:	ee35 7aaa 	vadd.f32	s14, s11, s21
 8000fd6:	eef0 5a64 	vmov.f32	s11, s9
         r7 = r7 + r6;
 8000fda:	eea7 4aab 	vfma.f32	s8, s15, s23
         s5 = s5 + r2;
 8000fde:	eee3 0a2b 	vfma.f32	s1, s6, s23
 8000fe2:	eea7 9aab 	vfma.f32	s18, s15, s23
 8000fe6:	eee7 5aeb 	vfms.f32	s11, s15, s23
         r2 = r2 + r4;
 8000fea:	ee72 aa22 	vadd.f32	s21, s4, s5
         pSrc[2 * i3]     = t1 + s3;
 8000fee:	ee31 bae2 	vsub.f32	s22, s3, s5
         pSrc[2 * i7]     = t1 - s3;
 8000ff2:	ee71 7ac2 	vsub.f32	s15, s3, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8000ff6:	ee36 3a48 	vsub.f32	s6, s12, s16
         pSrc[2 * i7 + 1] = t2 + r3;
 8000ffa:	ee36 6a68 	vsub.f32	s12, s12, s17
         pSrc[2 * i1 + 1] = r1 + r2;
 8000ffe:	ee77 1a2a 	vadd.f32	s3, s14, s21
         pSrc[2 * i7]     = t1 - s3;
 8001002:	ee77 7aa2 	vadd.f32	s15, s15, s5
         pSrc[2 * i7 + 1] = t2 + r3;
 8001006:	ee36 6a08 	vadd.f32	s12, s12, s16
         pSrc[2 * i2 + 1] = s5 - r7;
 800100a:	ee70 2ac4 	vsub.f32	s5, s1, s8
         pSrc[2 * i1 + 1] = r1 + r2;
 800100e:	edc6 1a00 	vstr	s3, [r6]
         pSrc[2 * i2]     = r5 + s7;
 8001012:	ee36 8a8a 	vadd.f32	s16, s13, s20
      } while (i1 < fftLen);
 8001016:	441e      	add	r6, r3
         pSrc[2 * i5 + 1] = r1 - r2;
 8001018:	ee37 7a6a 	vsub.f32	s14, s14, s21
         pSrc[2 * i3]     = t1 + s3;
 800101c:	ee3b 2a02 	vadd.f32	s4, s22, s4
         pSrc[2 * i3 + 1] = t2 - r3;
 8001020:	ee33 3a28 	vadd.f32	s6, s6, s17
         pSrc[2 * i8]     = r5 - s7;
 8001024:	ee76 6aca 	vsub.f32	s13, s13, s20
         pSrc[2 * i5 + 1] = r1 - r2;
 8001028:	ed82 7a01 	vstr	s14, [r2, #4]
         pSrc[2 * i6]     = t1 + s8;
 800102c:	ee73 3aa9 	vadd.f32	s7, s7, s19
         pSrc[2 * i3]     = t1 + s3;
 8001030:	ed01 2a01 	vstr	s4, [r1, #-4]
         pSrc[2 * i4]     = t1 - s8;
 8001034:	ee30 5a05 	vadd.f32	s10, s0, s10
         pSrc[2 * i7]     = t1 - s3;
 8001038:	edc5 7a00 	vstr	s15, [r5]
         pSrc[2 * i8 + 1] = s5 + r7;
 800103c:	ee34 4a20 	vadd.f32	s8, s8, s1
         pSrc[2 * i3 + 1] = t2 - r3;
 8001040:	ed81 3a00 	vstr	s6, [r1]
         pSrc[2 * i6 + 1] = t2 - r8;
 8001044:	ee74 4a89 	vadd.f32	s9, s9, s18
         pSrc[2 * i7 + 1] = t2 + r3;
 8001048:	ed85 6a01 	vstr	s12, [r5, #4]
         pSrc[2 * i4 + 1] = t2 + r8;
 800104c:	ee71 5a25 	vadd.f32	s11, s2, s11
         pSrc[2 * i2]     = r5 + s7;
 8001050:	ed00 8a01 	vstr	s16, [r0, #-4]
      } while (i1 < fftLen);
 8001054:	441a      	add	r2, r3
         pSrc[2 * i8]     = r5 - s7;
 8001056:	edc7 6a00 	vstr	s13, [r7]
      } while (i1 < fftLen);
 800105a:	4419      	add	r1, r3
         pSrc[2 * i6]     = t1 + s8;
 800105c:	edcc 3a00 	vstr	s7, [ip]
      } while (i1 < fftLen);
 8001060:	441d      	add	r5, r3
         pSrc[2 * i4]     = t1 - s8;
 8001062:	ed84 5a00 	vstr	s10, [r4]
         pSrc[2 * i2 + 1] = s5 - r7;
 8001066:	edc0 2a00 	vstr	s5, [r0]
      } while (i1 < fftLen);
 800106a:	4418      	add	r0, r3
         pSrc[2 * i8 + 1] = s5 + r7;
 800106c:	ed87 4a01 	vstr	s8, [r7, #4]
      } while (i1 < fftLen);
 8001070:	441f      	add	r7, r3
         pSrc[2 * i6 + 1] = t2 - r8;
 8001072:	edcc 4a01 	vstr	s9, [ip, #4]
      } while (i1 < fftLen);
 8001076:	449c      	add	ip, r3
         pSrc[2 * i4 + 1] = t2 + r8;
 8001078:	edc4 5a01 	vstr	s11, [r4, #4]
      } while (i1 < fftLen);
 800107c:	441c      	add	r4, r3
 800107e:	f63f af30 	bhi.w	8000ee2 <arm_radix8_butterfly_f32+0x7e>

      if (n2 < 8)
 8001082:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001084:	2a07      	cmp	r2, #7
 8001086:	f240 819f 	bls.w	80013c8 <arm_radix8_butterfly_f32+0x564>
 800108a:	9d02      	ldr	r5, [sp, #8]
 800108c:	f109 0908 	add.w	r9, r9, #8
 8001090:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8001092:	f108 080c 	add.w	r8, r8, #12
 8001096:	3508      	adds	r5, #8
 8001098:	9a06      	ldr	r2, [sp, #24]
 800109a:	9905      	ldr	r1, [sp, #20]
 800109c:	1975      	adds	r5, r6, r5
 800109e:	3208      	adds	r2, #8
 80010a0:	9c03      	ldr	r4, [sp, #12]
 80010a2:	3108      	adds	r1, #8
 80010a4:	950a      	str	r5, [sp, #40]	; 0x28
 80010a6:	4635      	mov	r5, r6
 80010a8:	9804      	ldr	r0, [sp, #16]
 80010aa:	3408      	adds	r4, #8
 80010ac:	18aa      	adds	r2, r5, r2
 80010ae:	1869      	adds	r1, r5, r1
 80010b0:	3008      	adds	r0, #8
 80010b2:	444e      	add	r6, r9
 80010b4:	9205      	str	r2, [sp, #20]
 80010b6:	462a      	mov	r2, r5
 80010b8:	192c      	adds	r4, r5, r4
 80010ba:	1828      	adds	r0, r5, r0
 80010bc:	320c      	adds	r2, #12
 80010be:	9106      	str	r1, [sp, #24]
         break;

      ia1 = 0;
      j = 1;
 80010c0:	f04f 0901 	mov.w	r9, #1
 80010c4:	eb05 0108 	add.w	r1, r5, r8
      ia1 = 0;
 80010c8:	f04f 0800 	mov.w	r8, #0
 80010cc:	9609      	str	r6, [sp, #36]	; 0x24
 80010ce:	9408      	str	r4, [sp, #32]
 80010d0:	9007      	str	r0, [sp, #28]
 80010d2:	9103      	str	r1, [sp, #12]
 80010d4:	9204      	str	r2, [sp, #16]

      do
      {
         /*  index calculation for the coefficients */
         id  = ia1 + twidCoefModifier;
 80010d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
         si5 = pCoef[2 * ia4 + 1];
         si6 = pCoef[2 * ia5 + 1];
         si7 = pCoef[2 * ia6 + 1];
         si8 = pCoef[2 * ia7 + 1];

         i1 = j;
 80010d8:	46ce      	mov	lr, r9
         si8 = pCoef[2 * ia7 + 1];
 80010da:	9e05      	ldr	r6, [sp, #20]
         id  = ia1 + twidCoefModifier;
 80010dc:	4490      	add	r8, r2
         co2 = pCoef[2 * ia1];
 80010de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80010e0:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010e4:	eb08 0148 	add.w	r1, r8, r8, lsl #1
 80010e8:	ed92 fa00 	vldr	s30, [r2]
         co3 = pCoef[2 * ia2];
 80010ec:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f0:	edd2 ea00 	vldr	s29, [r2]
         co4 = pCoef[2 * ia3];
 80010f4:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80010f8:	ed92 ea00 	vldr	s28, [r2]
         co5 = pCoef[2 * ia4];
 80010fc:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001100:	edd2 da00 	vldr	s27, [r2]
         co6 = pCoef[2 * ia5];
 8001104:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001108:	ed92 da00 	vldr	s26, [r2]
         co7 = pCoef[2 * ia6];
 800110c:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001110:	edd2 ca00 	vldr	s25, [r2]
         co8 = pCoef[2 * ia7];
 8001114:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001118:	ed92 ca00 	vldr	s24, [r2]
         si8 = pCoef[2 * ia7 + 1];
 800111c:	ed92 ba01 	vldr	s22, [r2, #4]
 8001120:	eba2 1201 	sub.w	r2, r2, r1, lsl #4
         si2 = pCoef[2 * ia1 + 1];
 8001124:	edd2 aa01 	vldr	s21, [r2, #4]
         si3 = pCoef[2 * ia2 + 1];
 8001128:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800112c:	ed92 aa01 	vldr	s20, [r2, #4]
         si4 = pCoef[2 * ia3 + 1];
 8001130:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001134:	edd2 9a01 	vldr	s19, [r2, #4]
         si5 = pCoef[2 * ia4 + 1];
 8001138:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800113c:	ed92 9a01 	vldr	s18, [r2, #4]
         si6 = pCoef[2 * ia5 + 1];
 8001140:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 8001144:	edd2 7a01 	vldr	s15, [r2, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001148:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
         si6 = pCoef[2 * ia5 + 1];
 800114c:	edcd 7a01 	vstr	s15, [sp, #4]
         si7 = pCoef[2 * ia6 + 1];
 8001150:	edd2 7a01 	vldr	s15, [r2, #4]
         si8 = pCoef[2 * ia7 + 1];
 8001154:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         si7 = pCoef[2 * ia6 + 1];
 8001156:	edcd 7a02 	vstr	s15, [sp, #8]
         si8 = pCoef[2 * ia7 + 1];
 800115a:	e9dd c703 	ldrd	ip, r7, [sp, #12]
 800115e:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8001162:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001166:	e001      	b.n	800116c <arm_radix8_butterfly_f32+0x308>
 8001168:	3f3504f3 	.word	0x3f3504f3
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 800116c:	edd5 3a00 	vldr	s7, [r5]
            p3 = co4 * t2;
            p4 = si4 * t1;
            pSrc[2 * i4]     = p1 + p2;
            pSrc[2 * i4 + 1] = p3 - p4;

            i1 += n1;
 8001170:	44de      	add	lr, fp
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 8001172:	ed1c 7a01 	vldr	s14, [ip, #-4]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001176:	edd6 fa00 	vldr	s31, [r6]
         } while (i1 < fftLen);
 800117a:	45f2      	cmp	sl, lr
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800117c:	edd4 6a00 	vldr	s13, [r4]
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001180:	edd2 4a00 	vldr	s9, [r2]
            r4 = pSrc[2 * i4] + pSrc[2 * i8];
 8001184:	ee33 0aaf 	vadd.f32	s0, s7, s31
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001188:	ed90 4a00 	vldr	s8, [r0]
            r3 = pSrc[2 * i3] + pSrc[2 * i7];
 800118c:	ee37 5a26 	vadd.f32	s10, s14, s13
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 8001190:	ed57 5a01 	vldr	s11, [r7, #-4]
            r7 = pSrc[2 * i3] - pSrc[2 * i7];
 8001194:	ee77 8a66 	vsub.f32	s17, s14, s13
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 8001198:	edd1 7a00 	vldr	s15, [r1]
 800119c:	ee76 6ac7 	vsub.f32	s13, s13, s14
            r1 = pSrc[2 * i1] + pSrc[2 * i5];
 80011a0:	ee35 6aa4 	vadd.f32	s12, s11, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011a4:	ed97 1a00 	vldr	s2, [r7]
            r2 = pSrc[2 * i2] + pSrc[2 * i6];
 80011a8:	ee77 0a84 	vadd.f32	s1, s15, s8
            r6 = pSrc[2 * i2] - pSrc[2 * i6];
 80011ac:	ee77 7ac4 	vsub.f32	s15, s15, s8
            r1 = r1 + r3;
 80011b0:	ee36 2a05 	vadd.f32	s4, s12, s10
            r2 = r2 + r4;
 80011b4:	ee30 7a80 	vadd.f32	s14, s1, s0
            t1 = r1 - r3;
 80011b8:	ee36 6a45 	vsub.f32	s12, s12, s10
            r5 = pSrc[2 * i1] - pSrc[2 * i5];
 80011bc:	ee75 5ae4 	vsub.f32	s11, s11, s9
            pSrc[2 * i1] = r1 + r2;
 80011c0:	ee32 5a07 	vadd.f32	s10, s4, s14
            r2 = r1 - r2;
 80011c4:	ee32 2a47 	vsub.f32	s4, s4, s14
            pSrc[2 * i1] = r1 + r2;
 80011c8:	ed07 5a01 	vstr	s10, [r7, #-4]
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011cc:	edd2 4a01 	vldr	s9, [r2, #4]
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 80011d0:	ed90 7a01 	vldr	s14, [r0, #4]
 80011d4:	ed91 3a01 	vldr	s6, [r1, #4]
            s5 = pSrc[2 * i1 + 1] - pSrc[2 * i5 + 1];
 80011d8:	ee71 2a64 	vsub.f32	s5, s2, s9
            s1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1];
 80011dc:	ee31 1a24 	vadd.f32	s2, s2, s9
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011e0:	ed95 4a01 	vldr	s8, [r5, #4]
            r1 = (r6 - r8) * C81;
 80011e4:	ee77 4ae3 	vsub.f32	s9, s15, s7
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 80011e8:	ed9c 8a00 	vldr	s16, [ip]
            r6 = (r6 + r8) * C81;
 80011ec:	ee77 7aef 	vsub.f32	s15, s15, s31
            s6 = pSrc[2 * i2 + 1] - pSrc[2 * i6 + 1];
 80011f0:	ee33 5a47 	vsub.f32	s10, s6, s14
            r1 = (r6 - r8) * C81;
 80011f4:	ee74 4aaf 	vadd.f32	s9, s9, s31
            r6 = (r6 + r8) * C81;
 80011f8:	ee77 7aa3 	vadd.f32	s15, s15, s7
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 80011fc:	edd6 3a01 	vldr	s7, [r6, #4]
            s1 = (s6 - s8) * C81;
 8001200:	ee75 fa44 	vsub.f32	s31, s10, s8
            s6 = (s6 + s8) * C81;
 8001204:	ee35 5a63 	vsub.f32	s10, s10, s7
 8001208:	eee7 6aab 	vfma.f32	s13, s15, s23
            s1 = (s6 - s8) * C81;
 800120c:	ee7f faa3 	vadd.f32	s31, s31, s7
            s6 = (s6 + s8) * C81;
 8001210:	ee35 5a04 	vadd.f32	s10, s10, s8
            s4 = pSrc[2 * i4 + 1] + pSrc[2 * i8 + 1];
 8001214:	ee74 3a23 	vadd.f32	s7, s8, s7
            t1 = r5 - r1;
 8001218:	eeb0 4a65 	vmov.f32	s8, s11
            r5 = r5 + r1;
 800121c:	eee4 5aab 	vfma.f32	s11, s9, s23
            s2 = pSrc[2 * i2 + 1] + pSrc[2 * i6 + 1];
 8001220:	ee33 3a07 	vadd.f32	s6, s6, s14
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001224:	ed94 7a01 	vldr	s14, [r4, #4]
            t1 = r5 - r1;
 8001228:	eea4 4aeb 	vfms.f32	s8, s9, s23
            t2 = s5 - s1;
 800122c:	eef0 4a62 	vmov.f32	s9, s5
            s5 = s5 + s1;
 8001230:	eeef 2aab 	vfma.f32	s5, s31, s23
            s3 = pSrc[2 * i3 + 1] + pSrc[2 * i7 + 1];
 8001234:	ee78 1a07 	vadd.f32	s3, s16, s14
            t2 = s5 - s1;
 8001238:	eeef 4aeb 	vfms.f32	s9, s31, s23
            r7 = r7 + r6;
 800123c:	eef0 fa68 	vmov.f32	s31, s17
 8001240:	eee7 faab 	vfma.f32	s31, s15, s23
            s6 = t2 - r8;
 8001244:	ee74 6aa6 	vadd.f32	s13, s9, s13
 8001248:	eee7 4aeb 	vfms.f32	s9, s15, s23
            s7 = pSrc[2 * i3 + 1] - pSrc[2 * i7 + 1];
 800124c:	ee78 7a47 	vsub.f32	s15, s16, s14
            t2 = s1 - s3;
 8001250:	ee37 7a48 	vsub.f32	s14, s14, s16
            s7 = s7 + s6;
 8001254:	eeb0 8a67 	vmov.f32	s16, s15
 8001258:	eea5 7a2b 	vfma.f32	s14, s10, s23
            t2 = t2 + r8;
 800125c:	ee78 4aa4 	vadd.f32	s9, s17, s9
            s7 = s7 + s6;
 8001260:	eea5 8a2b 	vfma.f32	s16, s10, s23
            t1 = t1 - s8;
 8001264:	ee37 7a04 	vadd.f32	s14, s14, s8
 8001268:	eea5 4a6b 	vfms.f32	s8, s10, s23
            s2 = s2 + s4;
 800126c:	ee33 5a23 	vadd.f32	s10, s6, s7
            r6 = t1 + s8;
 8001270:	ee34 4a27 	vadd.f32	s8, s8, s15
            t2 = s1 - s3;
 8001274:	ee71 7a61 	vsub.f32	s15, s2, s3
            s1 = s1 + s3;
 8001278:	ee71 1a21 	vadd.f32	s3, s2, s3
            r1 = t1 + s3;
 800127c:	ee36 1a63 	vsub.f32	s2, s12, s7
 8001280:	ee36 6a43 	vsub.f32	s12, s12, s6
 8001284:	ee31 1a03 	vadd.f32	s2, s2, s6
            t1 = t1 - s3;
 8001288:	ee33 6a86 	vadd.f32	s12, s7, s12
            s1 = t2 - r3;
 800128c:	ee37 3ae0 	vsub.f32	s6, s15, s1
            pSrc[2 * i1 + 1] = s1 + s2;
 8001290:	ee71 3a85 	vadd.f32	s7, s3, s10
 8001294:	ee77 7ac0 	vsub.f32	s15, s15, s0
            s2 = s1 - s2;
 8001298:	ee31 5ac5 	vsub.f32	s10, s3, s10
            pSrc[2 * i1 + 1] = s1 + s2;
 800129c:	edc7 3a00 	vstr	s7, [r7]
            s1 = t2 - r3;
 80012a0:	ee73 3a00 	vadd.f32	s7, s6, s0
            t2 = t2 + r3;
 80012a4:	ee70 7aa7 	vadd.f32	s15, s1, s15
         } while (i1 < fftLen);
 80012a8:	441f      	add	r7, r3
            pSrc[2 * i5 + 1] = p3 - p4;
 80012aa:	ee62 0a49 	vnmul.f32	s1, s4, s18
            p2 = si3 * s1;
 80012ae:	ee6a 1a23 	vmul.f32	s3, s20, s7
            pSrc[2 * i3 + 1] = p3 - p4;
 80012b2:	ee21 3a4a 	vnmul.f32	s6, s2, s20
            pSrc[2 * i5 + 1] = p3 - p4;
 80012b6:	eeed 0a85 	vfma.f32	s1, s27, s10
            pSrc[2 * i3]     = p1 + p2;
 80012ba:	eeee 1a81 	vfma.f32	s3, s29, s2
            p2 = si7 * t2;
 80012be:	ed9d 1a02 	vldr	s2, [sp, #8]
            p2 = si5 * s2;
 80012c2:	ee29 0a05 	vmul.f32	s0, s18, s10
            r1 = r5 + s7;
 80012c6:	ee35 5a88 	vadd.f32	s10, s11, s16
            r5 = r5 - s7;
 80012ca:	ee35 8ac8 	vsub.f32	s16, s11, s16
            s1 = s5 - r7;
 80012ce:	ee72 5aef 	vsub.f32	s11, s5, s31
            s5 = s5 + r7;
 80012d2:	ee7f faa2 	vadd.f32	s31, s31, s5
            pSrc[2 * i5 + 1] = p3 - p4;
 80012d6:	edc2 0a01 	vstr	s1, [r2, #4]
            pSrc[2 * i7 + 1] = p3 - p4;
 80012da:	ee66 2a41 	vnmul.f32	s5, s12, s2
            pSrc[2 * i3 + 1] = p3 - p4;
 80012de:	eeae 3aa3 	vfma.f32	s6, s29, s7
            p2 = si7 * t2;
 80012e2:	ee61 3a27 	vmul.f32	s7, s2, s15
            pSrc[2 * i7 + 1] = p3 - p4;
 80012e6:	eeec 2aa7 	vfma.f32	s5, s25, s15
            pSrc[2 * i2 + 1] = p3 - p4;
 80012ea:	ee65 7a6a 	vnmul.f32	s15, s10, s21
            pSrc[2 * i5]     = p1 + p2;
 80012ee:	eead 0a82 	vfma.f32	s0, s27, s4
            p2 = si2 * s1;
 80012f2:	ee6a 0aa5 	vmul.f32	s1, s21, s11
            pSrc[2 * i2 + 1] = p3 - p4;
 80012f6:	eeef 7a25 	vfma.f32	s15, s30, s11
            pSrc[2 * i7]     = p1 + p2;
 80012fa:	eeec 3a86 	vfma.f32	s7, s25, s12
            pSrc[2 * i2]     = p1 + p2;
 80012fe:	eeef 0a05 	vfma.f32	s1, s30, s10
            p2 = si8 * s5;
 8001302:	ee2b 1a2f 	vmul.f32	s2, s22, s31
            pSrc[2 * i5]     = p1 + p2;
 8001306:	ed82 0a00 	vstr	s0, [r2]
            pSrc[2 * i8 + 1] = p3 - p4;
 800130a:	ee28 2a4b 	vnmul.f32	s4, s16, s22
            p2 = si6 * s6;
 800130e:	ed9d 0a01 	vldr	s0, [sp, #4]
            p2 = si4 * t2;
 8001312:	ee69 5aa4 	vmul.f32	s11, s19, s9
            pSrc[2 * i3]     = p1 + p2;
 8001316:	ed4c 1a01 	vstr	s3, [ip, #-4]
            pSrc[2 * i2 + 1] = p3 - p4;
 800131a:	eeb0 5a67 	vmov.f32	s10, s15
            p2 = si6 * s6;
 800131e:	ee20 6a26 	vmul.f32	s12, s0, s13
            pSrc[2 * i3 + 1] = p3 - p4;
 8001322:	ed8c 3a00 	vstr	s6, [ip]
            pSrc[2 * i6 + 1] = p3 - p4;
 8001326:	ee64 1a40 	vnmul.f32	s3, s8, s0
            pSrc[2 * i7]     = p1 + p2;
 800132a:	edc4 3a00 	vstr	s7, [r4]
            pSrc[2 * i4 + 1] = p3 - p4;
 800132e:	ee67 7a69 	vnmul.f32	s15, s14, s19
            pSrc[2 * i7 + 1] = p3 - p4;
 8001332:	edc4 2a01 	vstr	s5, [r4, #4]
            pSrc[2 * i8]     = p1 + p2;
 8001336:	eeac 1a08 	vfma.f32	s2, s24, s16
            pSrc[2 * i2]     = p1 + p2;
 800133a:	edc1 0a00 	vstr	s1, [r1]
            pSrc[2 * i8 + 1] = p3 - p4;
 800133e:	eeac 2a2f 	vfma.f32	s4, s24, s31
            pSrc[2 * i2 + 1] = p3 - p4;
 8001342:	ed81 5a01 	vstr	s10, [r1, #4]
            pSrc[2 * i6]     = p1 + p2;
 8001346:	eead 6a04 	vfma.f32	s12, s26, s8
         } while (i1 < fftLen);
 800134a:	441a      	add	r2, r3
            pSrc[2 * i6 + 1] = p3 - p4;
 800134c:	eeed 1a26 	vfma.f32	s3, s26, s13
         } while (i1 < fftLen);
 8001350:	449c      	add	ip, r3
            pSrc[2 * i4]     = p1 + p2;
 8001352:	eeee 5a07 	vfma.f32	s11, s28, s14
         } while (i1 < fftLen);
 8001356:	441c      	add	r4, r3
            pSrc[2 * i4 + 1] = p3 - p4;
 8001358:	eeee 7a24 	vfma.f32	s15, s28, s9
         } while (i1 < fftLen);
 800135c:	4419      	add	r1, r3
            pSrc[2 * i8]     = p1 + p2;
 800135e:	ed86 1a00 	vstr	s2, [r6]
            pSrc[2 * i8 + 1] = p3 - p4;
 8001362:	ed86 2a01 	vstr	s4, [r6, #4]
         } while (i1 < fftLen);
 8001366:	441e      	add	r6, r3
            pSrc[2 * i6]     = p1 + p2;
 8001368:	ed80 6a00 	vstr	s12, [r0]
            pSrc[2 * i6 + 1] = p3 - p4;
 800136c:	edc0 1a01 	vstr	s3, [r0, #4]
         } while (i1 < fftLen);
 8001370:	4418      	add	r0, r3
            pSrc[2 * i4]     = p1 + p2;
 8001372:	edc5 5a00 	vstr	s11, [r5]
            pSrc[2 * i4 + 1] = p3 - p4;
 8001376:	edc5 7a01 	vstr	s15, [r5, #4]
         } while (i1 < fftLen);
 800137a:	441d      	add	r5, r3
 800137c:	f63f aef6 	bhi.w	800116c <arm_radix8_butterfly_f32+0x308>

         j++;
      } while (j < n2);
 8001380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
         j++;
 8001382:	f109 0901 	add.w	r9, r9, #1
      } while (j < n2);
 8001386:	3208      	adds	r2, #8
 8001388:	920a      	str	r2, [sp, #40]	; 0x28
 800138a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800138c:	3208      	adds	r2, #8
 800138e:	9209      	str	r2, [sp, #36]	; 0x24
 8001390:	9a08      	ldr	r2, [sp, #32]
 8001392:	3208      	adds	r2, #8
 8001394:	9208      	str	r2, [sp, #32]
 8001396:	9a07      	ldr	r2, [sp, #28]
 8001398:	3208      	adds	r2, #8
 800139a:	9207      	str	r2, [sp, #28]
 800139c:	9a06      	ldr	r2, [sp, #24]
 800139e:	3208      	adds	r2, #8
 80013a0:	9206      	str	r2, [sp, #24]
 80013a2:	9a05      	ldr	r2, [sp, #20]
 80013a4:	3208      	adds	r2, #8
 80013a6:	9205      	str	r2, [sp, #20]
 80013a8:	9a04      	ldr	r2, [sp, #16]
 80013aa:	3208      	adds	r2, #8
 80013ac:	9204      	str	r2, [sp, #16]
 80013ae:	9a03      	ldr	r2, [sp, #12]
 80013b0:	3208      	adds	r2, #8
 80013b2:	9203      	str	r2, [sp, #12]
 80013b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80013b6:	454a      	cmp	r2, r9
 80013b8:	f47f ae8d 	bne.w	80010d6 <arm_radix8_butterfly_f32+0x272>

      twidCoefModifier <<= 3;
 80013bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80013be:	4693      	mov	fp, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	b29b      	uxth	r3, r3
 80013c4:	930c      	str	r3, [sp, #48]	; 0x30
   } while (n2 > 7);
 80013c6:	e55c      	b.n	8000e82 <arm_radix8_butterfly_f32+0x1e>
}
 80013c8:	b011      	add	sp, #68	; 0x44
 80013ca:	ecbd 8b10 	vpop	{d8-d15}
 80013ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80013d2:	bf00      	nop

080013d4 <arm_cmplx_mult_cmplx_f32>:
  blkCnt = numSamples;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */
#endif /* #if defined(ARM_MATH_NEON) */

  while (blkCnt > 0U)
 80013d4:	b1eb      	cbz	r3, 8001412 <arm_cmplx_mult_cmplx_f32+0x3e>
 80013d6:	3008      	adds	r0, #8
 80013d8:	3108      	adds	r1, #8
 80013da:	3208      	adds	r2, #8
  {
    /* C[2 * i    ] = A[2 * i] * B[2 * i    ] - A[2 * i + 1] * B[2 * i + 1]. */
    /* C[2 * i + 1] = A[2 * i] * B[2 * i + 1] + A[2 * i + 1] * B[2 * i    ]. */

    a = *pSrcA++;
    b = *pSrcA++;
 80013dc:	ed50 7a01 	vldr	s15, [r0, #-4]
  while (blkCnt > 0U)
 80013e0:	3208      	adds	r2, #8
    c = *pSrcB++;
 80013e2:	ed51 6a02 	vldr	s13, [r1, #-8]
  while (blkCnt > 0U)
 80013e6:	3b01      	subs	r3, #1
    d = *pSrcB++;
 80013e8:	ed51 5a01 	vldr	s11, [r1, #-4]
  while (blkCnt > 0U)
 80013ec:	f100 0008 	add.w	r0, r0, #8

    /* store result in destination buffer. */
    *pDst++ = (a * c) - (b * d);
    *pDst++ = (a * d) + (b * c);
 80013f0:	ee27 7aa6 	vmul.f32	s14, s15, s13
    a = *pSrcA++;
 80013f4:	ed10 6a04 	vldr	s12, [r0, #-16]
    *pDst++ = (a * c) - (b * d);
 80013f8:	ee65 7ae7 	vnmul.f32	s15, s11, s15
  while (blkCnt > 0U)
 80013fc:	f101 0108 	add.w	r1, r1, #8
    *pDst++ = (a * d) + (b * c);
 8001400:	eea6 7a25 	vfma.f32	s14, s12, s11
    *pDst++ = (a * c) - (b * d);
 8001404:	eee6 7a26 	vfma.f32	s15, s12, s13
    *pDst++ = (a * d) + (b * c);
 8001408:	ed02 7a03 	vstr	s14, [r2, #-12]
    *pDst++ = (a * c) - (b * d);
 800140c:	ed42 7a04 	vstr	s15, [r2, #-16]
  while (blkCnt > 0U)
 8001410:	d1e4      	bne.n	80013dc <arm_cmplx_mult_cmplx_f32+0x8>

    /* Decrement loop counter */
    blkCnt--;
  }

}
 8001412:	4770      	bx	lr

08001414 <arm_fir_decimate_f32>:
void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  const float32_t * pSrc,
        float32_t * pDst,
        uint32_t blockSize)
{
 8001414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        float32_t *pStateCur;                          /* Points to the current sample of the state */
        float32_t *px0;                                /* Temporary pointer for state buffer */
  const float32_t *pb;                                 /* Temporary pointer for coefficient buffer */
        float32_t x0, c0;                              /* Temporary variables to hold state and coefficient values */
        float32_t acc0;                                /* Accumulator */
        uint32_t numTaps = S->numTaps;                 /* Number of filter coefficients in the filter */
 8001418:	8844      	ldrh	r4, [r0, #2]
        float32_t acc1, acc2, acc3;
#endif

  /* S->pState buffer contains previous frame (numTaps - 1) samples */
  /* pStateCur points to the location where the new input data should be written */
  pStateCur = S->pState + (numTaps - 1U);
 800141a:	f06f 4e40 	mvn.w	lr, #3221225472	; 0xc0000000
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 800141e:	f890 8000 	ldrb.w	r8, [r0]
        float32_t *pState = S->pState;                 /* State pointer */
 8001422:	6887      	ldr	r7, [r0, #8]
  pStateCur = S->pState + (numTaps - 1U);
 8001424:	44a6      	add	lr, r4
  /* Initialize blkCnt with number of samples */
  blkCnt = outBlockSize;

#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  while (blkCnt > 0U)
 8001426:	4598      	cmp	r8, r3
  const float32_t *pCoeffs = S->pCoeffs;               /* Coefficient pointer */
 8001428:	f8d0 9004 	ldr.w	r9, [r0, #4]
  pStateCur = S->pState + (numTaps - 1U);
 800142c:	eb07 0e8e 	add.w	lr, r7, lr, lsl #2
        uint32_t i, tapCnt, blkCnt, outBlockSize = blockSize / S->M;  /* Loop counters */
 8001430:	fbb3 faf8 	udiv	sl, r3, r8
  while (blkCnt > 0U)
 8001434:	d834      	bhi.n	80014a0 <arm_fir_decimate_f32+0x8c>
      tapCnt--;
    }

    /* Advance the state pointer by the decimation factor
     * to process the next group of decimation factor number samples */
    pState = pState + S->M;
 8001436:	ea4f 0c88 	mov.w	ip, r8, lsl #2
  blkCnt = outBlockSize;
 800143a:	4655      	mov	r5, sl
        float32_t *pState = S->pState;                 /* State pointer */
 800143c:	463e      	mov	r6, r7
 800143e:	46f3      	mov	fp, lr
 8001440:	4643      	mov	r3, r8
 8001442:	4608      	mov	r0, r1
      *pStateCur++ = *pSrc++;
 8001444:	ecf0 7a01 	vldmia	r0!, {s15}
    } while (--i);
 8001448:	3b01      	subs	r3, #1
      *pStateCur++ = *pSrc++;
 800144a:	eceb 7a01 	vstmia	fp!, {s15}
    } while (--i);
 800144e:	d1f9      	bne.n	8001444 <arm_fir_decimate_f32+0x30>
      *pStateCur++ = *pSrc++;
 8001450:	4461      	add	r1, ip
 8001452:	44e6      	add	lr, ip
    while (tapCnt > 0U)
 8001454:	b1e4      	cbz	r4, 8001490 <arm_fir_decimate_f32+0x7c>
 8001456:	4623      	mov	r3, r4
    acc0 = 0.0f;
 8001458:	eddf 7a12 	vldr	s15, [pc, #72]	; 80014a4 <arm_fir_decimate_f32+0x90>
    pb = pCoeffs;
 800145c:	46cb      	mov	fp, r9
    while (tapCnt > 0U)
 800145e:	4630      	mov	r0, r6
      acc0 += x0 * c0;
 8001460:	ecfb 6a01 	vldmia	fp!, {s13}
    while (tapCnt > 0U)
 8001464:	3b01      	subs	r3, #1
      acc0 += x0 * c0;
 8001466:	ecb0 7a01 	vldmia	r0!, {s14}
 800146a:	eee6 7a87 	vfma.f32	s15, s13, s14
    while (tapCnt > 0U)
 800146e:	d1f7      	bne.n	8001460 <arm_fir_decimate_f32+0x4c>
  while (blkCnt > 0U)
 8001470:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001472:	4466      	add	r6, ip

    /* The result is in the accumulator, store in the destination buffer. */
    *pDst++ = acc0;
 8001474:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 8001478:	d1e1      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
    pState = pState + S->M;
 800147a:	fb0a 7c0c 	mla	ip, sl, ip, r7
 800147e:	e003      	b.n	8001488 <arm_fir_decimate_f32+0x74>
#endif /* #if defined (ARM_MATH_LOOPUNROLL) */

  /* Copy data */
  while (tapCnt > 0U)
  {
    *pStateCur++ = *pState++;
 8001480:	f85c 3b04 	ldr.w	r3, [ip], #4
 8001484:	f847 3b04 	str.w	r3, [r7], #4
  while (tapCnt > 0U)
 8001488:	3c01      	subs	r4, #1
 800148a:	d1f9      	bne.n	8001480 <arm_fir_decimate_f32+0x6c>

    /* Decrement loop counter */
    tapCnt--;
  }

}
 800148c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    acc0 = 0.0f;
 8001490:	eddf 7a04 	vldr	s15, [pc, #16]	; 80014a4 <arm_fir_decimate_f32+0x90>
  while (blkCnt > 0U)
 8001494:	3d01      	subs	r5, #1
    pState = pState + S->M;
 8001496:	4466      	add	r6, ip
    *pDst++ = acc0;
 8001498:	ece2 7a01 	vstmia	r2!, {s15}
  while (blkCnt > 0U)
 800149c:	d1cf      	bne.n	800143e <arm_fir_decimate_f32+0x2a>
 800149e:	e7ec      	b.n	800147a <arm_fir_decimate_f32+0x66>
        float32_t *pState = S->pState;                 /* State pointer */
 80014a0:	46bc      	mov	ip, r7
 80014a2:	e7f1      	b.n	8001488 <arm_fir_decimate_f32+0x74>
 80014a4:	00000000 	.word	0x00000000

080014a8 <arm_fir_decimate_init_f32>:
        uint16_t numTaps,
        uint8_t M,
  const float32_t * pCoeffs,
        float32_t * pState,
        uint32_t blockSize)
{
 80014a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80014aa:	4616      	mov	r6, r2
 80014ac:	e9dd 7206 	ldrd	r7, r2, [sp, #24]
  arm_status status;

  /* The size of the input block must be a multiple of the decimation factor */
  if ((blockSize % M) != 0U)
 80014b0:	fbb2 f4f6 	udiv	r4, r2, r6
 80014b4:	fb06 2414 	mls	r4, r6, r4, r2
 80014b8:	b96c      	cbnz	r4, 80014d6 <arm_fir_decimate_init_f32+0x2e>
  {
    /* Assign filter taps */
    S->numTaps = numTaps;

    /* Assign coefficient pointer */
    S->pCoeffs = pCoeffs;
 80014ba:	6043      	str	r3, [r0, #4]

    /* Clear the state buffer. The size is always (blockSize + numTaps - 1) */
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014bc:	1e4b      	subs	r3, r1, #1
 80014be:	4605      	mov	r5, r0
    S->numTaps = numTaps;
 80014c0:	8041      	strh	r1, [r0, #2]
    memset(pState, 0, (numTaps + (blockSize - 1U)) * sizeof(float32_t));
 80014c2:	441a      	add	r2, r3
 80014c4:	4621      	mov	r1, r4
 80014c6:	4638      	mov	r0, r7
 80014c8:	0092      	lsls	r2, r2, #2
 80014ca:	f011 fbd8 	bl	8012c7e <memset>
    S->pState = pState;

    /* Assign Decimation Factor */
    S->M = M;

    status = ARM_MATH_SUCCESS;
 80014ce:	4620      	mov	r0, r4
    S->pState = pState;
 80014d0:	60af      	str	r7, [r5, #8]
    S->M = M;
 80014d2:	702e      	strb	r6, [r5, #0]
  }

  return (status);

}
 80014d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    status = ARM_MATH_LENGTH_ERROR;
 80014d6:	f06f 0001 	mvn.w	r0, #1
}
 80014da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080014dc <loadWPM>:
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
	}
}

void loadWPM (int wpm) // Calculate new time constants based on wpm value
{
 80014dc:	b510      	push	{r4, lr}

	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014de:	4c05      	ldr	r4, [pc, #20]	; (80014f4 <loadWPM+0x18>)
{
 80014e0:	4602      	mov	r2, r0
	ditTime = (1200ULL)/wpm;   //ditTime = 1200/wpm; time in msec
 80014e2:	17c3      	asrs	r3, r0, #31
 80014e4:	2100      	movs	r1, #0
 80014e6:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
 80014ea:	f7fe ffb1 	bl	8000450 <__aeabi_uldivmod>
 80014ee:	6020      	str	r0, [r4, #0]

}
 80014f0:	bd10      	pop	{r4, pc}
 80014f2:	bf00      	nop
 80014f4:	24007adc 	.word	0x24007adc

080014f8 <DoKeyer>:
#endif
}
#endif

void DoKeyer(void)
{
 80014f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}

#ifdef SEMI_QSK
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 80014fc:	4c9a      	ldr	r4, [pc, #616]	; (8001768 <DoKeyer+0x270>)
 80014fe:	6823      	ldr	r3, [r4, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d12f      	bne.n	8001564 <DoKeyer+0x6c>
			semi_qsk_timeout = 0;
						pk = Saved_pk;
		}  // delayed QSK RX
#endif

	if(keyer_mode != SINGLE){  // check DIT/DAH keys for CW
 8001504:	4a99      	ldr	r2, [pc, #612]	; (800176c <DoKeyer+0x274>)
 8001506:	7812      	ldrb	r2, [r2, #0]
 8001508:	2a02      	cmp	r2, #2
 800150a:	d029      	beq.n	8001560 <DoKeyer+0x68>

		switch(keyerState){ // Basic Iambic Keyer, keyerControl contains processing flags and keyer mode bits, Supports Iambic A and B, State machine based, uses calls to millis() for timing.
 800150c:	4d98      	ldr	r5, [pc, #608]	; (8001770 <DoKeyer+0x278>)
 800150e:	782a      	ldrb	r2, [r5, #0]
 8001510:	2a05      	cmp	r2, #5
 8001512:	d825      	bhi.n	8001560 <DoKeyer+0x68>
 8001514:	e8df f012 	tbh	[pc, r2, lsl #1]
 8001518:	009f0070 	.word	0x009f0070
 800151c:	000600d9 	.word	0x000600d9
 8001520:	004000ad 	.word	0x004000ad
			} else {
				keyerState = IDLE;
			}
			break;
		case KEYED_PREP: // Assert key down, start timing, state shared for dit or dah
			Key_state = HIGH;
 8001524:	4a93      	ldr	r2, [pc, #588]	; (8001774 <DoKeyer+0x27c>)
 8001526:	2001      	movs	r0, #1
 8001528:	6010      	str	r0, [r2, #0]
	if(!(semi_qsk_timeout))
 800152a:	2b00      	cmp	r3, #0
 800152c:	f000 80e2 	beq.w	80016f4 <DoKeyer+0x1fc>
 8001530:	4f91      	ldr	r7, [pc, #580]	; (8001778 <DoKeyer+0x280>)
	tx = tx_enable;
 8001532:	2601      	movs	r6, #1
		semi_qsk_timeout = 0;
 8001534:	2300      	movs	r3, #0
			CarrierEnable(1);
 8001536:	4630      	mov	r0, r6
		semi_qsk_timeout = 0;
 8001538:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 800153a:	703e      	strb	r6, [r7, #0]
			CarrierEnable(1);
 800153c:	f003 feb4 	bl	80052a8 <CarrierEnable>
		TXSwitch(1);
 8001540:	4630      	mov	r0, r6
			switch_rxtx(Key_state);
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
			keyerState = KEYED;                 // next state
 8001542:	2404      	movs	r4, #4
		TXSwitch(1);
 8001544:	f003 fe48 	bl	80051d8 <TXSwitch>
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001548:	f005 fe6e 	bl	8007228 <HAL_GetTick>
 800154c:	498b      	ldr	r1, [pc, #556]	; (800177c <DoKeyer+0x284>)
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800154e:	4a8c      	ldr	r2, [pc, #560]	; (8001780 <DoKeyer+0x288>)
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001550:	680b      	ldr	r3, [r1, #0]
			keyerState = KEYED;                 // next state
 8001552:	702c      	strb	r4, [r5, #0]
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 8001554:	4418      	add	r0, r3
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 8001556:	7813      	ldrb	r3, [r2, #0]
 8001558:	f023 0303 	bic.w	r3, r3, #3
			ktimer += HAL_GetTick();                 // set ktimer to interval end time
 800155c:	6008      	str	r0, [r1, #0]
			keyerControl &= ~(DIT_L + DAH_L);   // clear both paddle latch bits
 800155e:	7013      	strb	r3, [r2, #0]
				}
			}
			break;
		}
	}
}
 8001560:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if((semi_qsk_timeout) && (HAL_GetTick() > (semi_qsk_timeout - 100)))
 8001564:	f005 fe60 	bl	8007228 <HAL_GetTick>
 8001568:	6823      	ldr	r3, [r4, #0]
 800156a:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800156e:	4290      	cmp	r0, r2
 8001570:	f200 80b9 	bhi.w	80016e6 <DoKeyer+0x1ee>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 8001574:	2b00      	cmp	r3, #0
 8001576:	d0c5      	beq.n	8001504 <DoKeyer+0xc>
 8001578:	f005 fe56 	bl	8007228 <HAL_GetTick>
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	4298      	cmp	r0, r3
 8001580:	d9c0      	bls.n	8001504 <DoKeyer+0xc>
						pk = Saved_pk;
 8001582:	4f80      	ldr	r7, [pc, #512]	; (8001784 <DoKeyer+0x28c>)
			TXSwitch(0);
 8001584:	2000      	movs	r0, #0
 8001586:	f003 fe27 	bl	80051d8 <TXSwitch>
						pk = Saved_pk;
 800158a:	4e7f      	ldr	r6, [pc, #508]	; (8001788 <DoKeyer+0x290>)
			semi_qsk_timeout = 0;
 800158c:	2200      	movs	r2, #0
						pk = Saved_pk;
 800158e:	6839      	ldr	r1, [r7, #0]
 8001590:	4613      	mov	r3, r2
			semi_qsk_timeout = 0;
 8001592:	6022      	str	r2, [r4, #0]
						pk = Saved_pk;
 8001594:	6031      	str	r1, [r6, #0]
 8001596:	e7b5      	b.n	8001504 <DoKeyer+0xc>
	if(KEYER_DASH) {
 8001598:	2140      	movs	r1, #64	; 0x40
 800159a:	487c      	ldr	r0, [pc, #496]	; (800178c <DoKeyer+0x294>)
 800159c:	f009 f82a 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80015a0:	b948      	cbnz	r0, 80015b6 <DoKeyer+0xbe>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 80015a2:	4b7b      	ldr	r3, [pc, #492]	; (8001790 <DoKeyer+0x298>)
 80015a4:	4a76      	ldr	r2, [pc, #472]	; (8001780 <DoKeyer+0x288>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	7811      	ldrb	r1, [r2, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	bf14      	ite	ne
 80015ae:	2302      	movne	r3, #2
 80015b0:	2301      	moveq	r3, #1
 80015b2:	430b      	orrs	r3, r1
 80015b4:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 80015b6:	2180      	movs	r1, #128	; 0x80
 80015b8:	4874      	ldr	r0, [pc, #464]	; (800178c <DoKeyer+0x294>)
 80015ba:	f009 f81b 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80015be:	b948      	cbnz	r0, 80015d4 <DoKeyer+0xdc>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80015c0:	4b73      	ldr	r3, [pc, #460]	; (8001790 <DoKeyer+0x298>)
 80015c2:	4a6f      	ldr	r2, [pc, #444]	; (8001780 <DoKeyer+0x288>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	7811      	ldrb	r1, [r2, #0]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	bf14      	ite	ne
 80015cc:	2301      	movne	r3, #1
 80015ce:	2302      	moveq	r3, #2
 80015d0:	430b      	orrs	r3, r1
 80015d2:	7013      	strb	r3, [r2, #0]
			if(HAL_GetTick() > ktimer) {            // are we at end of inter-space ?
 80015d4:	f005 fe28 	bl	8007228 <HAL_GetTick>
 80015d8:	4b68      	ldr	r3, [pc, #416]	; (800177c <DoKeyer+0x284>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4298      	cmp	r0, r3
 80015de:	d9bf      	bls.n	8001560 <DoKeyer+0x68>
				if(keyerControl & DIT_PROC) {             // was it a dit or dah ?
 80015e0:	4a67      	ldr	r2, [pc, #412]	; (8001780 <DoKeyer+0x288>)
 80015e2:	7813      	ldrb	r3, [r2, #0]
 80015e4:	f013 0104 	ands.w	r1, r3, #4
 80015e8:	f000 80b9 	beq.w	800175e <DoKeyer+0x266>
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015ec:	f023 0305 	bic.w	r3, r3, #5
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015f0:	2102      	movs	r1, #2
					keyerControl &= ~(DIT_L + DIT_PROC);   // clear two bits
 80015f2:	7013      	strb	r3, [r2, #0]
					keyerState = CHK_DAH;                  // dit done, check for dah
 80015f4:	7029      	strb	r1, [r5, #0]
 80015f6:	e7b3      	b.n	8001560 <DoKeyer+0x68>
			if((KEYER_DASH) ||
 80015f8:	2140      	movs	r1, #64	; 0x40
 80015fa:	4864      	ldr	r0, [pc, #400]	; (800178c <DoKeyer+0x294>)
 80015fc:	f008 fffa 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8001600:	b140      	cbz	r0, 8001614 <DoKeyer+0x11c>
					(KEYER_DOT) ||
 8001602:	2180      	movs	r1, #128	; 0x80
 8001604:	4861      	ldr	r0, [pc, #388]	; (800178c <DoKeyer+0x294>)
 8001606:	f008 fff5 	bl	800a5f4 <HAL_GPIO_ReadPin>
			if((KEYER_DASH) ||
 800160a:	b118      	cbz	r0, 8001614 <DoKeyer+0x11c>
					(keyerControl & 0x03))
 800160c:	4b5c      	ldr	r3, [pc, #368]	; (8001780 <DoKeyer+0x288>)
					(KEYER_DOT) ||
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	0798      	lsls	r0, r3, #30
 8001612:	d0a5      	beq.n	8001560 <DoKeyer+0x68>
	if(KEYER_DASH) {
 8001614:	2140      	movs	r1, #64	; 0x40
 8001616:	485d      	ldr	r0, [pc, #372]	; (800178c <DoKeyer+0x294>)
 8001618:	f008 ffec 	bl	800a5f4 <HAL_GPIO_ReadPin>
 800161c:	b948      	cbnz	r0, 8001632 <DoKeyer+0x13a>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 800161e:	4b5c      	ldr	r3, [pc, #368]	; (8001790 <DoKeyer+0x298>)
 8001620:	4a57      	ldr	r2, [pc, #348]	; (8001780 <DoKeyer+0x288>)
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	7811      	ldrb	r1, [r2, #0]
 8001626:	2b00      	cmp	r3, #0
 8001628:	bf14      	ite	ne
 800162a:	2302      	movne	r3, #2
 800162c:	2301      	moveq	r3, #1
 800162e:	430b      	orrs	r3, r1
 8001630:	7013      	strb	r3, [r2, #0]
	if(KEYER_DOT) {
 8001632:	2180      	movs	r1, #128	; 0x80
 8001634:	4855      	ldr	r0, [pc, #340]	; (800178c <DoKeyer+0x294>)
 8001636:	f008 ffdd 	bl	800a5f4 <HAL_GPIO_ReadPin>
 800163a:	b948      	cbnz	r0, 8001650 <DoKeyer+0x158>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 800163c:	4b54      	ldr	r3, [pc, #336]	; (8001790 <DoKeyer+0x298>)
 800163e:	4a50      	ldr	r2, [pc, #320]	; (8001780 <DoKeyer+0x288>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	7811      	ldrb	r1, [r2, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	bf14      	ite	ne
 8001648:	2301      	movne	r3, #1
 800164a:	2302      	moveq	r3, #2
 800164c:	430b      	orrs	r3, r1
 800164e:	7013      	strb	r3, [r2, #0]
				keyerState = CHK_DIT;
 8001650:	2301      	movs	r3, #1
 8001652:	702b      	strb	r3, [r5, #0]
 8001654:	e784      	b.n	8001560 <DoKeyer+0x68>
			if(keyerControl & DIT_L) {
 8001656:	4a4a      	ldr	r2, [pc, #296]	; (8001780 <DoKeyer+0x288>)
 8001658:	7813      	ldrb	r3, [r2, #0]
 800165a:	07d9      	lsls	r1, r3, #31
 800165c:	d55e      	bpl.n	800171c <DoKeyer+0x224>
				keyerControl |= DIT_PROC;
 800165e:	f043 0304 	orr.w	r3, r3, #4
				ktimer = ditTime;
 8001662:	484c      	ldr	r0, [pc, #304]	; (8001794 <DoKeyer+0x29c>)
 8001664:	4945      	ldr	r1, [pc, #276]	; (800177c <DoKeyer+0x284>)
 8001666:	6800      	ldr	r0, [r0, #0]
				keyerControl |= DIT_PROC;
 8001668:	7013      	strb	r3, [r2, #0]
				keyerState = KEYED_PREP;
 800166a:	2303      	movs	r3, #3
				ktimer = ditTime;
 800166c:	6008      	str	r0, [r1, #0]
				keyerState = KEYED_PREP;
 800166e:	702b      	strb	r3, [r5, #0]
 8001670:	e776      	b.n	8001560 <DoKeyer+0x68>
			if(HAL_GetTick() > ktimer) {            // are we at end of key down ?
 8001672:	f8df 8108 	ldr.w	r8, [pc, #264]	; 800177c <DoKeyer+0x284>
 8001676:	f005 fdd7 	bl	8007228 <HAL_GetTick>
 800167a:	f8d8 3000 	ldr.w	r3, [r8]
 800167e:	4298      	cmp	r0, r3
 8001680:	d84f      	bhi.n	8001722 <DoKeyer+0x22a>
			} else if(keyerControl & IAMBICB) {
 8001682:	4c3f      	ldr	r4, [pc, #252]	; (8001780 <DoKeyer+0x288>)
 8001684:	7823      	ldrb	r3, [r4, #0]
 8001686:	06db      	lsls	r3, r3, #27
 8001688:	f57f af6a 	bpl.w	8001560 <DoKeyer+0x68>
	if(KEYER_DASH) {
 800168c:	2140      	movs	r1, #64	; 0x40
 800168e:	483f      	ldr	r0, [pc, #252]	; (800178c <DoKeyer+0x294>)
 8001690:	f008 ffb0 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8001694:	b940      	cbnz	r0, 80016a8 <DoKeyer+0x1b0>
		keyerControl |= keyer_swap ? DAH_L : DIT_L;
 8001696:	4b3e      	ldr	r3, [pc, #248]	; (8001790 <DoKeyer+0x298>)
 8001698:	7822      	ldrb	r2, [r4, #0]
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b00      	cmp	r3, #0
 800169e:	bf14      	ite	ne
 80016a0:	2302      	movne	r3, #2
 80016a2:	2301      	moveq	r3, #1
 80016a4:	4313      	orrs	r3, r2
 80016a6:	7023      	strb	r3, [r4, #0]
	if(KEYER_DOT) {
 80016a8:	2180      	movs	r1, #128	; 0x80
 80016aa:	4838      	ldr	r0, [pc, #224]	; (800178c <DoKeyer+0x294>)
 80016ac:	f008 ffa2 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80016b0:	2800      	cmp	r0, #0
 80016b2:	f47f af55 	bne.w	8001560 <DoKeyer+0x68>
		keyerControl |= keyer_swap ? DIT_L : DAH_L;
 80016b6:	4b36      	ldr	r3, [pc, #216]	; (8001790 <DoKeyer+0x298>)
 80016b8:	7822      	ldrb	r2, [r4, #0]
 80016ba:	781b      	ldrb	r3, [r3, #0]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	bf14      	ite	ne
 80016c0:	2301      	movne	r3, #1
 80016c2:	2302      	moveq	r3, #2
 80016c4:	4313      	orrs	r3, r2
 80016c6:	7023      	strb	r3, [r4, #0]
}
 80016c8:	e74a      	b.n	8001560 <DoKeyer+0x68>
			if(keyerControl & DAH_L) {
 80016ca:	4b2d      	ldr	r3, [pc, #180]	; (8001780 <DoKeyer+0x288>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	f013 0302 	ands.w	r3, r3, #2
 80016d2:	d00d      	beq.n	80016f0 <DoKeyer+0x1f8>
				ktimer = ditTime*3;
 80016d4:	4b2f      	ldr	r3, [pc, #188]	; (8001794 <DoKeyer+0x29c>)
				keyerState = KEYED_PREP;
 80016d6:	2103      	movs	r1, #3
				ktimer = ditTime*3;
 80016d8:	4a28      	ldr	r2, [pc, #160]	; (800177c <DoKeyer+0x284>)
 80016da:	681b      	ldr	r3, [r3, #0]
				keyerState = KEYED_PREP;
 80016dc:	7029      	strb	r1, [r5, #0]
				ktimer = ditTime*3;
 80016de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016e2:	6013      	str	r3, [r2, #0]
				keyerState = KEYED_PREP;
 80016e4:	e73c      	b.n	8001560 <DoKeyer+0x68>
		TXSwitch(0);
 80016e6:	2000      	movs	r0, #0
 80016e8:	f003 fd76 	bl	80051d8 <TXSwitch>
	if((semi_qsk_timeout) && (HAL_GetTick() > semi_qsk_timeout)){
 80016ec:	6823      	ldr	r3, [r4, #0]
 80016ee:	e741      	b.n	8001574 <DoKeyer+0x7c>
				keyerState = IDLE;
 80016f0:	702b      	strb	r3, [r5, #0]
 80016f2:	e735      	b.n	8001560 <DoKeyer+0x68>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 80016f4:	4e28      	ldr	r6, [pc, #160]	; (8001798 <DoKeyer+0x2a0>)
 80016f6:	4f20      	ldr	r7, [pc, #128]	; (8001778 <DoKeyer+0x280>)
 80016f8:	7833      	ldrb	r3, [r6, #0]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	f43f af19 	beq.w	8001532 <DoKeyer+0x3a>
 8001700:	783b      	ldrb	r3, [r7, #0]
 8001702:	2b00      	cmp	r3, #0
 8001704:	f47f af15 	bne.w	8001532 <DoKeyer+0x3a>
					Saved_pk = pk;
 8001708:	4b1f      	ldr	r3, [pc, #124]	; (8001788 <DoKeyer+0x290>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b1d      	ldr	r3, [pc, #116]	; (8001784 <DoKeyer+0x28c>)
 800170e:	601a      	str	r2, [r3, #0]
			TXSwitch(1);
 8001710:	f003 fd62 	bl	80051d8 <TXSwitch>
			HAL_Delay(txdelay);
 8001714:	7830      	ldrb	r0, [r6, #0]
 8001716:	f005 fd8d 	bl	8007234 <HAL_Delay>
 800171a:	e70a      	b.n	8001532 <DoKeyer+0x3a>
				keyerState = CHK_DAH;
 800171c:	2302      	movs	r3, #2
 800171e:	702b      	strb	r3, [r5, #0]
 8001720:	e71e      	b.n	8001560 <DoKeyer+0x68>
				Key_state = LOW;
 8001722:	4a14      	ldr	r2, [pc, #80]	; (8001774 <DoKeyer+0x27c>)
 8001724:	2300      	movs	r3, #0
	if(!(semi_qsk_timeout))
 8001726:	6820      	ldr	r0, [r4, #0]
				Key_state = LOW;
 8001728:	6013      	str	r3, [r2, #0]
	if(!(semi_qsk_timeout))
 800172a:	bbb8      	cbnz	r0, 800179c <DoKeyer+0x2a4>
	tx = tx_enable;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <DoKeyer+0x280>)
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 800172e:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8001794 <DoKeyer+0x29c>
	tx = tx_enable;
 8001732:	7018      	strb	r0, [r3, #0]
			CarrierEnable(0);
 8001734:	f003 fdb8 	bl	80052a8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001738:	f005 fd76 	bl	8007228 <HAL_GetTick>
 800173c:	f8d9 3000 	ldr.w	r3, [r9]
 8001740:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001744:	6020      	str	r0, [r4, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001746:	2800      	cmp	r0, #0
 8001748:	d039      	beq.n	80017be <DoKeyer+0x2c6>
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 800174a:	f005 fd6d 	bl	8007228 <HAL_GetTick>
 800174e:	f8d9 3000 	ldr.w	r3, [r9]
				keyerState = INTER_ELEMENT;     // next state
 8001752:	2205      	movs	r2, #5
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001754:	4418      	add	r0, r3
				keyerState = INTER_ELEMENT;     // next state
 8001756:	702a      	strb	r2, [r5, #0]
				ktimer = HAL_GetTick() + ditTime;    // inter-element time
 8001758:	f8c8 0000 	str.w	r0, [r8]
				keyerState = INTER_ELEMENT;     // next state
 800175c:	e700      	b.n	8001560 <DoKeyer+0x68>
					keyerControl &= ~(DAH_L);              // clear dah latch
 800175e:	f023 0302 	bic.w	r3, r3, #2
					keyerState = IDLE;                     // go idle
 8001762:	7029      	strb	r1, [r5, #0]
					keyerControl &= ~(DAH_L);              // clear dah latch
 8001764:	7013      	strb	r3, [r2, #0]
}
 8001766:	e6fb      	b.n	8001560 <DoKeyer+0x68>
 8001768:	2400b100 	.word	0x2400b100
 800176c:	2400ac6a 	.word	0x2400ac6a
 8001770:	2400ac69 	.word	0x2400ac69
 8001774:	24005108 	.word	0x24005108
 8001778:	2400c748 	.word	0x2400c748
 800177c:	2400ac74 	.word	0x2400ac74
 8001780:	2400ac68 	.word	0x2400ac68
 8001784:	24006138 	.word	0x24006138
 8001788:	2400afac 	.word	0x2400afac
 800178c:	58020000 	.word	0x58020000
 8001790:	2400ac70 	.word	0x2400ac70
 8001794:	24007adc 	.word	0x24007adc
 8001798:	2400c749 	.word	0x2400c749
	tx = tx_enable;
 800179c:	4a09      	ldr	r2, [pc, #36]	; (80017c4 <DoKeyer+0x2cc>)
			pk = Saved_pk;
 800179e:	4f0a      	ldr	r7, [pc, #40]	; (80017c8 <DoKeyer+0x2d0>)
 80017a0:	4e0a      	ldr	r6, [pc, #40]	; (80017cc <DoKeyer+0x2d4>)
			semi_qsk_timeout = 0;
 80017a2:	6023      	str	r3, [r4, #0]
	tx = tx_enable;
 80017a4:	7013      	strb	r3, [r2, #0]
			pk = Saved_pk;
 80017a6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 80017d0 <DoKeyer+0x2d8>
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	6033      	str	r3, [r6, #0]
			TXSwitch(0);
 80017ae:	2000      	movs	r0, #0
 80017b0:	f003 fd12 	bl	80051d8 <TXSwitch>
						pk = Saved_pk;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6033      	str	r3, [r6, #0]
			semi_qsk_timeout = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	6023      	str	r3, [r4, #0]
						pk = Saved_pk;
 80017bc:	e7c5      	b.n	800174a <DoKeyer+0x252>
 80017be:	4e03      	ldr	r6, [pc, #12]	; (80017cc <DoKeyer+0x2d4>)
 80017c0:	4f01      	ldr	r7, [pc, #4]	; (80017c8 <DoKeyer+0x2d0>)
 80017c2:	e7f4      	b.n	80017ae <DoKeyer+0x2b6>
 80017c4:	2400c748 	.word	0x2400c748
 80017c8:	24006138 	.word	0x24006138
 80017cc:	2400afac 	.word	0x2400afac
 80017d0:	24007adc 	.word	0x24007adc

080017d4 <cw_tx_char>:

uint8_t cw_msg_interval = 5; // number of seconds CW message is repeated
uint32_t cw_msg_event = 0;
uint8_t cw_msg_id = 0; // selected message

int cw_tx_char(char ch){    // Transmit message in CW
 80017d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  char sym;
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017d8:	497d      	ldr	r1, [pc, #500]	; (80019d0 <cw_tx_char+0x1fc>)
 80017da:	237e      	movs	r3, #126	; 0x7e
 80017dc:	2500      	movs	r5, #0
 80017de:	e004      	b.n	80017ea <cw_tx_char+0x16>
 80017e0:	b2d5      	uxtb	r5, r2
 80017e2:	5d4b      	ldrb	r3, [r1, r5]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f000 808b 	beq.w	8001900 <cw_tx_char+0x12c>
    if(sym == ch){  // found -> transmit CW character j
 80017ea:	4298      	cmp	r0, r3
  for(uint8_t j = 0; (sym = (m2c[j])); j++){  // lookup msg[i] in m2c, skip if not found
 80017ec:	f105 0201 	add.w	r2, r5, #1
    if(sym == ch){  // found -> transmit CW character j
 80017f0:	d1f6      	bne.n	80017e0 <cw_tx_char+0xc>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80017f2:	062b      	lsls	r3, r5, #24
 80017f4:	f100 80e6 	bmi.w	80019c4 <cw_tx_char+0x1f0>
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	461e      	mov	r6, r3
 80017fc:	085b      	lsrs	r3, r3, #1
 80017fe:	422b      	tst	r3, r5
 8001800:	d0fb      	beq.n	80017fa <cw_tx_char+0x26>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001802:	08b6      	lsrs	r6, r6, #2
 8001804:	f000 80b2 	beq.w	800196c <cw_tx_char+0x198>
 8001808:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 80019e4 <cw_tx_char+0x210>
 800180c:	4f71      	ldr	r7, [pc, #452]	; (80019d4 <cw_tx_char+0x200>)
 800180e:	f8df 81dc 	ldr.w	r8, [pc, #476]	; 80019ec <cw_tx_char+0x218>
					Saved_pk = pk;
 8001812:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 80019e8 <cw_tx_char+0x214>
	if(!(semi_qsk_timeout))
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	b93b      	cbnz	r3, 800182a <cw_tx_char+0x56>
		if((txdelay) && (tx_enable) && (!(tx))){  // key-up TX relay in advance before actual transmission
 800181a:	4b6f      	ldr	r3, [pc, #444]	; (80019d8 <cw_tx_char+0x204>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	b123      	cbz	r3, 800182a <cw_tx_char+0x56>
 8001820:	f898 3000 	ldrb.w	r3, [r8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	f000 8095 	beq.w	8001954 <cw_tx_char+0x180>
	tx = tx_enable;
 800182a:	2401      	movs	r4, #1
		semi_qsk_timeout = 0;
 800182c:	2300      	movs	r3, #0
			CarrierEnable(1);
 800182e:	4620      	mov	r0, r4
		semi_qsk_timeout = 0;
 8001830:	603b      	str	r3, [r7, #0]
	tx = tx_enable;
 8001832:	f888 4000 	strb.w	r4, [r8]
			CarrierEnable(1);
 8001836:	f003 fd37 	bl	80052a8 <CarrierEnable>
		TXSwitch(1);
 800183a:	4620      	mov	r0, r4
    if(KEYER_DASH || KEYER_DOT){
 800183c:	4c67      	ldr	r4, [pc, #412]	; (80019dc <cw_tx_char+0x208>)
		TXSwitch(1);
 800183e:	f003 fccb 	bl	80051d8 <TXSwitch>
      else {
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
          switch_rxtx(1);  // key-on  tx
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001842:	422e      	tst	r6, r5
 8001844:	f8d9 3000 	ldr.w	r3, [r9]
 8001848:	bf14      	ite	ne
 800184a:	f04f 0b03 	movne.w	fp, #3
 800184e:	f04f 0b01 	moveq.w	fp, #1
 8001852:	fb03 fb0b 	mul.w	fp, r3, fp
  uint32_t event = HAL_GetTick() + ms;
 8001856:	f005 fce7 	bl	8007228 <HAL_GetTick>
 800185a:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 800185c:	e00a      	b.n	8001874 <cw_tx_char+0xa0>
    if(KEYER_DASH || KEYER_DOT){
 800185e:	f008 fec9 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8001862:	4603      	mov	r3, r0
 8001864:	2180      	movs	r1, #128	; 0x80
 8001866:	4620      	mov	r0, r4
 8001868:	2b00      	cmp	r3, #0
 800186a:	d04c      	beq.n	8001906 <cw_tx_char+0x132>
 800186c:	f008 fec2 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8001870:	2800      	cmp	r0, #0
 8001872:	d048      	beq.n	8001906 <cw_tx_char+0x132>
  while(HAL_GetTick() < event){
 8001874:	f005 fcd8 	bl	8007228 <HAL_GetTick>
 8001878:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 800187a:	2140      	movs	r1, #64	; 0x40
 800187c:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800187e:	459b      	cmp	fp, r3
 8001880:	d8ed      	bhi.n	800185e <cw_tx_char+0x8a>
	if(!(semi_qsk_timeout))
 8001882:	6838      	ldr	r0, [r7, #0]
 8001884:	2800      	cmp	r0, #0
 8001886:	d151      	bne.n	800192c <cw_tx_char+0x158>
	tx = tx_enable;
 8001888:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 800188c:	f003 fd0c 	bl	80052a8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001890:	f005 fcca 	bl	8007228 <HAL_GetTick>
 8001894:	f8d9 b000 	ldr.w	fp, [r9]
 8001898:	eb00 00cb 	add.w	r0, r0, fp, lsl #3
 800189c:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 800189e:	2800      	cmp	r0, #0
 80018a0:	d04c      	beq.n	800193c <cw_tx_char+0x168>
  uint32_t event = HAL_GetTick() + ms;
 80018a2:	f005 fcc1 	bl	8007228 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018a6:	4c4d      	ldr	r4, [pc, #308]	; (80019dc <cw_tx_char+0x208>)
  uint32_t event = HAL_GetTick() + ms;
 80018a8:	4483      	add	fp, r0
  while(HAL_GetTick() < event){
 80018aa:	e008      	b.n	80018be <cw_tx_char+0xea>
    if(KEYER_DASH || KEYER_DOT){
 80018ac:	f008 fea2 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2180      	movs	r1, #128	; 0x80
 80018b4:	4620      	mov	r0, r4
 80018b6:	b3b3      	cbz	r3, 8001926 <cw_tx_char+0x152>
 80018b8:	f008 fe9c 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80018bc:	b398      	cbz	r0, 8001926 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018be:	f005 fcb3 	bl	8007228 <HAL_GetTick>
 80018c2:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018c4:	2140      	movs	r1, #64	; 0x40
 80018c6:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018c8:	459b      	cmp	fp, r3
 80018ca:	d8ef      	bhi.n	80018ac <cw_tx_char+0xd8>
        for(; k; k >>= 1){ // send dit/dah one by one, until everythng is sent
 80018cc:	0876      	lsrs	r6, r6, #1
 80018ce:	d1a2      	bne.n	8001816 <cw_tx_char+0x42>
          switch_rxtx(0);  // key-off tx
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
        }
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018d0:	f8d9 5000 	ldr.w	r5, [r9]
  uint32_t event = HAL_GetTick() + ms;
 80018d4:	f005 fca8 	bl	8007228 <HAL_GetTick>
    if(KEYER_DASH || KEYER_DOT){
 80018d8:	4c40      	ldr	r4, [pc, #256]	; (80019dc <cw_tx_char+0x208>)
        if(delayWithKeySense(ditTime * 2)) return 1; // add letter space (was 2)
 80018da:	006d      	lsls	r5, r5, #1
  uint32_t event = HAL_GetTick() + ms;
 80018dc:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 80018de:	e008      	b.n	80018f2 <cw_tx_char+0x11e>
    if(KEYER_DASH || KEYER_DOT){
 80018e0:	f008 fe88 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2180      	movs	r1, #128	; 0x80
 80018e8:	4620      	mov	r0, r4
 80018ea:	b1e3      	cbz	r3, 8001926 <cw_tx_char+0x152>
 80018ec:	f008 fe82 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80018f0:	b1c8      	cbz	r0, 8001926 <cw_tx_char+0x152>
  while(HAL_GetTick() < event){
 80018f2:	f005 fc99 	bl	8007228 <HAL_GetTick>
 80018f6:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 80018f8:	2140      	movs	r1, #64	; 0x40
 80018fa:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 80018fc:	429d      	cmp	r5, r3
 80018fe:	d8ef      	bhi.n	80018e0 <cw_tx_char+0x10c>
      }
      break; // next character
    }
  }
  return 0;
 8001900:	2000      	movs	r0, #0
}
 8001902:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if(!(semi_qsk_timeout))
 8001906:	6838      	ldr	r0, [r7, #0]
 8001908:	2800      	cmp	r0, #0
 800190a:	d14a      	bne.n	80019a2 <cw_tx_char+0x1ce>
	tx = tx_enable;
 800190c:	f888 0000 	strb.w	r0, [r8]
			CarrierEnable(0);
 8001910:	f003 fcca 	bl	80052a8 <CarrierEnable>
			semi_qsk_timeout = HAL_GetTick() + ditTime * 8;
 8001914:	f005 fc88 	bl	8007228 <HAL_GetTick>
 8001918:	f8d9 3000 	ldr.w	r3, [r9]
 800191c:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 8001920:	6038      	str	r0, [r7, #0]
		if((!semi_qsk_timeout) )   // enable RX when no longer in semi-qsk phase; so RX and NTX/PTX outputs are switching only when in RX mode
 8001922:	2800      	cmp	r0, #0
 8001924:	d050      	beq.n	80019c8 <cw_tx_char+0x1f4>
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 8001926:	2001      	movs	r0, #1
}
 8001928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	tx = tx_enable;
 800192c:	2300      	movs	r3, #0
			pk = Saved_pk;
 800192e:	4a2c      	ldr	r2, [pc, #176]	; (80019e0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 8001930:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 8001934:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 8001936:	f8da 3000 	ldr.w	r3, [sl]
 800193a:	6013      	str	r3, [r2, #0]
			TXSwitch(0);
 800193c:	2000      	movs	r0, #0
 800193e:	f003 fc4b 	bl	80051d8 <TXSwitch>
			semi_qsk_timeout = 0;
 8001942:	2300      	movs	r3, #0
						pk = Saved_pk;
 8001944:	4a26      	ldr	r2, [pc, #152]	; (80019e0 <cw_tx_char+0x20c>)
			semi_qsk_timeout = 0;
 8001946:	603b      	str	r3, [r7, #0]
						pk = Saved_pk;
 8001948:	f8da 3000 	ldr.w	r3, [sl]
          if(delayWithKeySense(ditTime)) return 1;   // add symbol space
 800194c:	f8d9 b000 	ldr.w	fp, [r9]
						pk = Saved_pk;
 8001950:	6013      	str	r3, [r2, #0]
 8001952:	e7a6      	b.n	80018a2 <cw_tx_char+0xce>
					Saved_pk = pk;
 8001954:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <cw_tx_char+0x20c>)
			TXSwitch(1);
 8001956:	2001      	movs	r0, #1
					Saved_pk = pk;
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f8ca 3000 	str.w	r3, [sl]
			TXSwitch(1);
 800195e:	f003 fc3b 	bl	80051d8 <TXSwitch>
			HAL_Delay(txdelay);
 8001962:	4b1d      	ldr	r3, [pc, #116]	; (80019d8 <cw_tx_char+0x204>)
 8001964:	7818      	ldrb	r0, [r3, #0]
 8001966:	f005 fc65 	bl	8007234 <HAL_Delay>
 800196a:	e75e      	b.n	800182a <cw_tx_char+0x56>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 800196c:	4b1d      	ldr	r3, [pc, #116]	; (80019e4 <cw_tx_char+0x210>)
    if(KEYER_DASH || KEYER_DOT){
 800196e:	4c1b      	ldr	r4, [pc, #108]	; (80019dc <cw_tx_char+0x208>)
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001970:	681d      	ldr	r5, [r3, #0]
  uint32_t event = HAL_GetTick() + ms;
 8001972:	f005 fc59 	bl	8007228 <HAL_GetTick>
      if(k == 0) delayWithKeySense(ditTime * 4); // space -> add word space (was 4)
 8001976:	00ad      	lsls	r5, r5, #2
  uint32_t event = HAL_GetTick() + ms;
 8001978:	4405      	add	r5, r0
  while(HAL_GetTick() < event){
 800197a:	e00a      	b.n	8001992 <cw_tx_char+0x1be>
    if(KEYER_DASH || KEYER_DOT){
 800197c:	f008 fe3a 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8001980:	4603      	mov	r3, r0
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	4620      	mov	r0, r4
 8001986:	2b00      	cmp	r3, #0
 8001988:	d0ba      	beq.n	8001900 <cw_tx_char+0x12c>
 800198a:	f008 fe33 	bl	800a5f4 <HAL_GPIO_ReadPin>
 800198e:	2800      	cmp	r0, #0
 8001990:	d0b6      	beq.n	8001900 <cw_tx_char+0x12c>
  while(HAL_GetTick() < event){
 8001992:	f005 fc49 	bl	8007228 <HAL_GetTick>
 8001996:	4603      	mov	r3, r0
    if(KEYER_DASH || KEYER_DOT){
 8001998:	2140      	movs	r1, #64	; 0x40
 800199a:	4620      	mov	r0, r4
  while(HAL_GetTick() < event){
 800199c:	429d      	cmp	r5, r3
 800199e:	d8ed      	bhi.n	800197c <cw_tx_char+0x1a8>
 80019a0:	e7ae      	b.n	8001900 <cw_tx_char+0x12c>
	tx = tx_enable;
 80019a2:	2300      	movs	r3, #0
			pk = Saved_pk;
 80019a4:	4d10      	ldr	r5, [pc, #64]	; (80019e8 <cw_tx_char+0x214>)
 80019a6:	4c0e      	ldr	r4, [pc, #56]	; (80019e0 <cw_tx_char+0x20c>)
	tx = tx_enable;
 80019a8:	f888 3000 	strb.w	r3, [r8]
			semi_qsk_timeout = 0;
 80019ac:	603b      	str	r3, [r7, #0]
			pk = Saved_pk;
 80019ae:	682b      	ldr	r3, [r5, #0]
 80019b0:	6023      	str	r3, [r4, #0]
			TXSwitch(0);
 80019b2:	2000      	movs	r0, #0
 80019b4:	f003 fc10 	bl	80051d8 <TXSwitch>
			semi_qsk_timeout = 0;
 80019b8:	2200      	movs	r2, #0
						pk = Saved_pk;
 80019ba:	682b      	ldr	r3, [r5, #0]
          if(delayWithKeySense(ditTime * ((j & k) ? 3 : 1))){ switch_rxtx(0); return 1; } // symbol: dah or dih length
 80019bc:	2001      	movs	r0, #1
			semi_qsk_timeout = 0;
 80019be:	603a      	str	r2, [r7, #0]
						pk = Saved_pk;
 80019c0:	6023      	str	r3, [r4, #0]
 80019c2:	e79e      	b.n	8001902 <cw_tx_char+0x12e>
      uint8_t k = 0x80; for(; !(j & k); k >>= 1); k >>= 1; // shift start of cw code to MSB
 80019c4:	2640      	movs	r6, #64	; 0x40
 80019c6:	e71f      	b.n	8001808 <cw_tx_char+0x34>
 80019c8:	4d07      	ldr	r5, [pc, #28]	; (80019e8 <cw_tx_char+0x214>)
 80019ca:	4c05      	ldr	r4, [pc, #20]	; (80019e0 <cw_tx_char+0x20c>)
 80019cc:	e7f1      	b.n	80019b2 <cw_tx_char+0x1de>
 80019ce:	bf00      	nop
 80019d0:	08018e98 	.word	0x08018e98
 80019d4:	2400b100 	.word	0x2400b100
 80019d8:	2400c749 	.word	0x2400c749
 80019dc:	58020000 	.word	0x58020000
 80019e0:	2400afac 	.word	0x2400afac
 80019e4:	24007adc 	.word	0x24007adc
 80019e8:	24006138 	.word	0x24006138
 80019ec:	2400c748 	.word	0x2400c748

080019f0 <SendCWMessage>:
  return 0;
}


void SendCWMessage(uint8_t MessageNo)
{
 80019f0:	b538      	push	{r3, r4, r5, lr}
	cw_tx(cw_msg[MessageNo]);
 80019f2:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <SendCWMessage+0x28>)
 80019f8:	012a      	lsls	r2, r5, #4
 80019fa:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  for(uint8_t i = 0; msg[i]; i++){  // loop over message
 80019fe:	5c98      	ldrb	r0, [r3, r2]
 8001a00:	b148      	cbz	r0, 8001a16 <SendCWMessage+0x26>
 8001a02:	2400      	movs	r4, #0
 8001a04:	e002      	b.n	8001a0c <SendCWMessage+0x1c>
 8001a06:	b2e4      	uxtb	r4, r4
 8001a08:	5d28      	ldrb	r0, [r5, r4]
 8001a0a:	b120      	cbz	r0, 8001a16 <SendCWMessage+0x26>
 8001a0c:	3401      	adds	r4, #1
    if(cw_tx_char(msg[i])) return 1;
 8001a0e:	f7ff fee1 	bl	80017d4 <cw_tx_char>
 8001a12:	2800      	cmp	r0, #0
 8001a14:	d0f7      	beq.n	8001a06 <SendCWMessage+0x16>
}
 8001a16:	bd38      	pop	{r3, r4, r5, pc}
 8001a18:	24000000 	.word	0x24000000

08001a1c <Load_Presets>:
// Load from the Presets table
void Load_Presets(void)
{
	int k;

	for(k=0; k<MAXPRESETS; k++)
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <Load_Presets+0x40>)
{
 8001a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a22:	4c0f      	ldr	r4, [pc, #60]	; (8001a60 <Load_Presets+0x44>)
 8001a24:	f503 78a8 	add.w	r8, r3, #336	; 0x150
 8001a28:	4f0e      	ldr	r7, [pc, #56]	; (8001a64 <Load_Presets+0x48>)
 8001a2a:	4e0f      	ldr	r6, [pc, #60]	; (8001a68 <Load_Presets+0x4c>)
 8001a2c:	4d0f      	ldr	r5, [pc, #60]	; (8001a6c <Load_Presets+0x50>)
	{
		strcpy(psets[k].name, pNames[k]);
 8001a2e:	4621      	mov	r1, r4
 8001a30:	4618      	mov	r0, r3
 8001a32:	f011 fa0f 	bl	8012e54 <strcpy>
 8001a36:	4603      	mov	r3, r0
		psets[k].freq = pFreqs[k];
 8001a38:	f857 0b04 	ldr.w	r0, [r7], #4
	for(k=0; k<MAXPRESETS; k++)
 8001a3c:	3410      	adds	r4, #16
 8001a3e:	3318      	adds	r3, #24
		psets[k].mode = pModes[k];
 8001a40:	f816 1f01 	ldrb.w	r1, [r6, #1]!
		psets[k].freq = pFreqs[k];
 8001a44:	f843 0c08 	str.w	r0, [r3, #-8]
		psets[k].bw   = pBws[k];
 8001a48:	f815 2f01 	ldrb.w	r2, [r5, #1]!
	for(k=0; k<MAXPRESETS; k++)
 8001a4c:	4543      	cmp	r3, r8
		psets[k].mode = pModes[k];
 8001a4e:	f803 1c04 	strb.w	r1, [r3, #-4]
		psets[k].bw   = pBws[k];
 8001a52:	f803 2c03 	strb.w	r2, [r3, #-3]
	for(k=0; k<MAXPRESETS; k++)
 8001a56:	d1ea      	bne.n	8001a2e <Load_Presets+0x12>
	}
}
 8001a58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001a5c:	2400afb0 	.word	0x2400afb0
 8001a60:	24000120 	.word	0x24000120
 8001a64:	08018f28 	.word	0x08018f28
 8001a68:	08018f5f 	.word	0x08018f5f
 8001a6c:	08018f17 	.word	0x08018f17

08001a70 <SetBW>:
//-----------------------------------------------------------------------------
// Load the FFT mask according to the mode and the bandwidth chosen,
// and change the color of the buttons to indicate the active bandwidth
void SetBW(/*WM_HWIN ptr,*/ Bwidth newbw)
{
	if (newbw == CurrentBW)
 8001a70:	4b24      	ldr	r3, [pc, #144]	; (8001b04 <SetBW+0x94>)
 8001a72:	781a      	ldrb	r2, [r3, #0]
 8001a74:	4282      	cmp	r2, r0
 8001a76:	d008      	beq.n	8001a8a <SetBW+0x1a>
		return;

	CurrentBW = newbw;
	switch(CurrentMode)
 8001a78:	4a23      	ldr	r2, [pc, #140]	; (8001b08 <SetBW+0x98>)
	CurrentBW = newbw;
 8001a7a:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001a7c:	7813      	ldrb	r3, [r2, #0]
 8001a7e:	2b03      	cmp	r3, #3
 8001a80:	d803      	bhi.n	8001a8a <SetBW+0x1a>
 8001a82:	e8df f003 	tbb	[pc, r3]
 8001a86:	190e      	.short	0x190e
 8001a88:	032c      	.short	0x032c
		break;

	default :
		break;
	}
}	
 8001a8a:	4770      	bx	lr
		bw[CW] = newbw;
 8001a8c:	491f      	ldr	r1, [pc, #124]	; (8001b0c <SetBW+0x9c>)
		CWindex = 0; // TODO toglimi
 8001a8e:	2200      	movs	r2, #0
 8001a90:	4b1f      	ldr	r3, [pc, #124]	; (8001b10 <SetBW+0xa0>)
		bw[CW] = newbw;
 8001a92:	70c8      	strb	r0, [r1, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001a94:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8001b14 <SetBW+0xa4>
 8001a98:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8001b18 <SetBW+0xa8>
		CWindex = 0; // TODO toglimi
 8001a9c:	801a      	strh	r2, [r3, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001a9e:	f001 bd1f 	b.w	80034e0 <SetMask>
		bw[AM] = newbw;
 8001aa2:	491a      	ldr	r1, [pc, #104]	; (8001b0c <SetBW+0x9c>)
		AMindex = 0; // TODO toglimi
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	4b1d      	ldr	r3, [pc, #116]	; (8001b1c <SetBW+0xac>)
		bw[AM] = newbw;
 8001aa8:	7008      	strb	r0, [r1, #0]
		SetMask(-3000.0f, 3000.0f);
 8001aaa:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8001b20 <SetBW+0xb0>
 8001aae:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8001b24 <SetBW+0xb4>
		AMindex = 0; // TODO toglimi
 8001ab2:	801a      	strh	r2, [r3, #0]
		SetMask(-3000.0f, 3000.0f);
 8001ab4:	f001 bd14 	b.w	80034e0 <SetMask>
		bw[LSB] = newbw;
 8001ab8:	4a14      	ldr	r2, [pc, #80]	; (8001b0c <SetBW+0x9c>)
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001aba:	f1b0 0c00 	subs.w	ip, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001abe:	4917      	ldr	r1, [pc, #92]	; (8001b1c <SetBW+0xac>)
		bw[LSB] = newbw;
 8001ac0:	7050      	strb	r0, [r2, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001ac2:	bf18      	it	ne
 8001ac4:	f04f 0c01 	movne.w	ip, #1
		LSBindex = 0; // TODO toglimi
 8001ac8:	4b17      	ldr	r3, [pc, #92]	; (8001b28 <SetBW+0xb8>)
 8001aca:	2200      	movs	r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001acc:	f8a1 c000 	strh.w	ip, [r1]
		SetMask(300.0f, 2500.0f);
 8001ad0:	eddf 0a16 	vldr	s1, [pc, #88]	; 8001b2c <SetBW+0xbc>
 8001ad4:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8001b30 <SetBW+0xc0>
		LSBindex = 0; // TODO toglimi
 8001ad8:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001ada:	f001 bd01 	b.w	80034e0 <SetMask>
		bw[USB] = newbw;
 8001ade:	4a0b      	ldr	r2, [pc, #44]	; (8001b0c <SetBW+0x9c>)
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae0:	f1b0 0c00 	subs.w	ip, r0, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001ae4:	490d      	ldr	r1, [pc, #52]	; (8001b1c <SetBW+0xac>)
		bw[USB] = newbw;
 8001ae6:	7090      	strb	r0, [r2, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001ae8:	bf18      	it	ne
 8001aea:	f04f 0c01 	movne.w	ip, #1
		USBindex = 0; // TODO toglimi
 8001aee:	4b11      	ldr	r3, [pc, #68]	; (8001b34 <SetBW+0xc4>)
 8001af0:	2200      	movs	r2, #0
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001af2:	f8a1 c000 	strh.w	ip, [r1]
		SetMask(300.0f, 2500.0f);
 8001af6:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001b2c <SetBW+0xbc>
 8001afa:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8001b30 <SetBW+0xc0>
		USBindex = 0; // TODO toglimi
 8001afe:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001b00:	f001 bcee 	b.w	80034e0 <SetMask>
 8001b04:	24000ecf 	.word	0x24000ecf
 8001b08:	24000ed0 	.word	0x24000ed0
 8001b0c:	24007ad0 	.word	0x24007ad0
 8001b10:	24000ec8 	.word	0x24000ec8
 8001b14:	44480000 	.word	0x44480000
 8001b18:	43fa0000 	.word	0x43fa0000
 8001b1c:	240006b0 	.word	0x240006b0
 8001b20:	453b8000 	.word	0x453b8000
 8001b24:	c53b8000 	.word	0xc53b8000
 8001b28:	24006110 	.word	0x24006110
 8001b2c:	451c4000 	.word	0x451c4000
 8001b30:	43960000 	.word	0x43960000
 8001b34:	240061a4 	.word	0x240061a4

08001b38 <SetAGC>:
// Change the AGC constants according to the mode and the AGC chosen,
// and change the color of the buttons to indicate the active AGC speed
void SetAGC(/*WM_HWIN ptr,*/ Agctype newAGC)
{
	CurrentAGC =newAGC;
	switch(CurrentMode)
 8001b38:	4b25      	ldr	r3, [pc, #148]	; (8001bd0 <SetAGC+0x98>)
	CurrentAGC =newAGC;
 8001b3a:	4a26      	ldr	r2, [pc, #152]	; (8001bd4 <SetAGC+0x9c>)
{
 8001b3c:	b410      	push	{r4}
	switch(CurrentMode)
 8001b3e:	781b      	ldrb	r3, [r3, #0]
	CurrentAGC =newAGC;
 8001b40:	7010      	strb	r0, [r2, #0]
	switch(CurrentMode)
 8001b42:	2b03      	cmp	r3, #3
 8001b44:	d810      	bhi.n	8001b68 <SetAGC+0x30>
 8001b46:	e8df f003 	tbb	[pc, r3]
 8001b4a:	2333      	.short	0x2333
 8001b4c:	1202      	.short	0x1202
	case LSB :      agc[LSB] = newAGC;
	Decay[LSB]  = AGC_decay[newAGC];
	Hcount[LSB] = Hangcount[newAGC]; break;

	case USB :      agc[USB] = newAGC;
	Decay[USB]  = AGC_decay[newAGC];
 8001b4e:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <SetAGC+0xa0>)
	case USB :      agc[USB] = newAGC;
 8001b50:	4922      	ldr	r1, [pc, #136]	; (8001bdc <SetAGC+0xa4>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b52:	4c23      	ldr	r4, [pc, #140]	; (8001be0 <SetAGC+0xa8>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b54:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8001b58:	4a22      	ldr	r2, [pc, #136]	; (8001be4 <SetAGC+0xac>)
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b5a:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[USB]  = AGC_decay[newAGC];
 8001b5e:	681b      	ldr	r3, [r3, #0]
	case USB :      agc[USB] = newAGC;
 8001b60:	7088      	strb	r0, [r1, #2]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b62:	4921      	ldr	r1, [pc, #132]	; (8001be8 <SetAGC+0xb0>)
	Decay[USB]  = AGC_decay[newAGC];
 8001b64:	6093      	str	r3, [r2, #8]
	Hcount[USB] = Hangcount[newAGC]; break;
 8001b66:	808c      	strh	r4, [r1, #4]
	Decay[CW]   = AGC_decay[newAGC];
	Hcount[CW]  = Hangcount[newAGC]; break;
	}
	//  ChangeColor(ptr, hFAST, (newAGC == Fast) ? GUI_RED   : GUI_BLACK);
	//  ChangeColor(ptr, hSLOW, (newAGC == Slow) ? GUI_RED   : GUI_BLACK);
}	
 8001b68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b6c:	4770      	bx	lr
	Decay[CW]   = AGC_decay[newAGC];
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	; (8001bd8 <SetAGC+0xa0>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b70:	4c1b      	ldr	r4, [pc, #108]	; (8001be0 <SetAGC+0xa8>)
	case CW :       agc[CW] = newAGC;
 8001b72:	491a      	ldr	r1, [pc, #104]	; (8001bdc <SetAGC+0xa4>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b74:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b78:	f834 c010 	ldrh.w	ip, [r4, r0, lsl #1]
	case CW :       agc[CW] = newAGC;
 8001b7c:	70c8      	strb	r0, [r1, #3]
	Decay[CW]   = AGC_decay[newAGC];
 8001b7e:	4a19      	ldr	r2, [pc, #100]	; (8001be4 <SetAGC+0xac>)
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b80:	4919      	ldr	r1, [pc, #100]	; (8001be8 <SetAGC+0xb0>)
	Decay[CW]   = AGC_decay[newAGC];
 8001b82:	681b      	ldr	r3, [r3, #0]
}	
 8001b84:	f85d 4b04 	ldr.w	r4, [sp], #4
	Hcount[CW]  = Hangcount[newAGC]; break;
 8001b88:	f8a1 c006 	strh.w	ip, [r1, #6]
	Decay[CW]   = AGC_decay[newAGC];
 8001b8c:	60d3      	str	r3, [r2, #12]
}	
 8001b8e:	4770      	bx	lr
	Decay[LSB]  = AGC_decay[newAGC];
 8001b90:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <SetAGC+0xa0>)
	case LSB :      agc[LSB] = newAGC;
 8001b92:	4912      	ldr	r1, [pc, #72]	; (8001bdc <SetAGC+0xa4>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b94:	4c12      	ldr	r4, [pc, #72]	; (8001be0 <SetAGC+0xa8>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001b96:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case LSB :      agc[LSB] = newAGC;
 8001b9a:	7048      	strb	r0, [r1, #1]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001b9c:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[LSB]  = AGC_decay[newAGC];
 8001ba0:	4a10      	ldr	r2, [pc, #64]	; (8001be4 <SetAGC+0xac>)
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001ba2:	4911      	ldr	r1, [pc, #68]	; (8001be8 <SetAGC+0xb0>)
	Decay[LSB]  = AGC_decay[newAGC];
 8001ba4:	681b      	ldr	r3, [r3, #0]
	Hcount[LSB] = Hangcount[newAGC]; break;
 8001ba6:	804c      	strh	r4, [r1, #2]
	Decay[LSB]  = AGC_decay[newAGC];
 8001ba8:	6053      	str	r3, [r2, #4]
}	
 8001baa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bae:	4770      	bx	lr
	Decay[AM]   = AGC_decay[newAGC];
 8001bb0:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <SetAGC+0xa0>)
	case AM :       agc[AM] = newAGC;
 8001bb2:	490a      	ldr	r1, [pc, #40]	; (8001bdc <SetAGC+0xa4>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bb4:	4c0a      	ldr	r4, [pc, #40]	; (8001be0 <SetAGC+0xa8>)
	Decay[AM]   = AGC_decay[newAGC];
 8001bb6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
	case AM :       agc[AM] = newAGC;
 8001bba:	7008      	strb	r0, [r1, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bbc:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
	Decay[AM]   = AGC_decay[newAGC];
 8001bc0:	4a08      	ldr	r2, [pc, #32]	; (8001be4 <SetAGC+0xac>)
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bc2:	4909      	ldr	r1, [pc, #36]	; (8001be8 <SetAGC+0xb0>)
	Decay[AM]   = AGC_decay[newAGC];
 8001bc4:	681b      	ldr	r3, [r3, #0]
	Hcount[AM]  = Hangcount[newAGC]; break;
 8001bc6:	800c      	strh	r4, [r1, #0]
	Decay[AM]   = AGC_decay[newAGC];
 8001bc8:	6013      	str	r3, [r2, #0]
}	
 8001bca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	24000ed0 	.word	0x24000ed0
 8001bd4:	24000ece 	.word	0x24000ece
 8001bd8:	240006a8 	.word	0x240006a8
 8001bdc:	24007ac0 	.word	0x24007ac0
 8001be0:	240050fc 	.word	0x240050fc
 8001be4:	24000ed4 	.word	0x24000ed4
 8001be8:	24005100 	.word	0x24005100

08001bec <Tune_Preset>:
{
 8001bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	LOfreq = psets[Idx].freq;
 8001bee:	4e45      	ldr	r6, [pc, #276]	; (8001d04 <Tune_Preset+0x118>)
 8001bf0:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 8001bf4:	4a44      	ldr	r2, [pc, #272]	; (8001d08 <Tune_Preset+0x11c>)
{
 8001bf6:	4604      	mov	r4, r0
	LOfreq = psets[Idx].freq;
 8001bf8:	eb06 03c3 	add.w	r3, r6, r3, lsl #3
// Set the new demodulation mode chosen by the user, and change the color
// of the buttons to indicate the active mode

void SetMode(/*WM_HWIN ptr,*/ Mode newmode)
{
	if (CurrentMode == newmode)
 8001bfc:	4f43      	ldr	r7, [pc, #268]	; (8001d0c <Tune_Preset+0x120>)
	LOfreq = psets[Idx].freq;
 8001bfe:	0045      	lsls	r5, r0, #1
 8001c00:	6919      	ldr	r1, [r3, #16]
	SetMode( psets[Idx].mode);
 8001c02:	7d1b      	ldrb	r3, [r3, #20]
	LOfreq = psets[Idx].freq;
 8001c04:	6011      	str	r1, [r2, #0]
	if (CurrentMode == newmode)
 8001c06:	783a      	ldrb	r2, [r7, #0]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d00e      	beq.n	8001c2a <Tune_Preset+0x3e>
		return;

	CurrentMode = newmode;
 8001c0c:	703b      	strb	r3, [r7, #0]

	switch(CurrentMode)
 8001c0e:	2b03      	cmp	r3, #3
 8001c10:	d80b      	bhi.n	8001c2a <Tune_Preset+0x3e>
 8001c12:	e8df f003 	tbb	[pc, r3]
 8001c16:	483f      	.short	0x483f
 8001c18:	5102      	.short	0x5102
	case LSB :
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
		break;

	case USB :
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001c1a:	4b3d      	ldr	r3, [pc, #244]	; (8001d10 <Tune_Preset+0x124>)
 8001c1c:	7898      	ldrb	r0, [r3, #2]
 8001c1e:	f7ff ff27 	bl	8001a70 <SetBW>
 8001c22:	4b3c      	ldr	r3, [pc, #240]	; (8001d14 <Tune_Preset+0x128>)
 8001c24:	7898      	ldrb	r0, [r3, #2]
 8001c26:	f7ff ff87 	bl	8001b38 <SetAGC>
	SetBW( psets[Idx].bw);
 8001c2a:	4425      	add	r5, r4
	if (newbw == CurrentBW)
 8001c2c:	4a3a      	ldr	r2, [pc, #232]	; (8001d18 <Tune_Preset+0x12c>)
	SetBW( psets[Idx].bw);
 8001c2e:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
	if (newbw == CurrentBW)
 8001c32:	7811      	ldrb	r1, [r2, #0]
	SetBW( psets[Idx].bw);
 8001c34:	7d6b      	ldrb	r3, [r5, #21]
	if (newbw == CurrentBW)
 8001c36:	4299      	cmp	r1, r3
 8001c38:	d017      	beq.n	8001c6a <Tune_Preset+0x7e>
	switch(CurrentMode)
 8001c3a:	7839      	ldrb	r1, [r7, #0]
	CurrentBW = newbw;
 8001c3c:	7013      	strb	r3, [r2, #0]
	switch(CurrentMode)
 8001c3e:	2903      	cmp	r1, #3
 8001c40:	d813      	bhi.n	8001c6a <Tune_Preset+0x7e>
 8001c42:	e8df f001 	tbb	[pc, r1]
 8001c46:	4e42      	.short	0x4e42
 8001c48:	1b02      	.short	0x1b02
		bw[USB] = newbw;
 8001c4a:	4931      	ldr	r1, [pc, #196]	; (8001d10 <Tune_Preset+0x124>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c4c:	4a33      	ldr	r2, [pc, #204]	; (8001d1c <Tune_Preset+0x130>)
		bw[USB] = newbw;
 8001c4e:	708b      	strb	r3, [r1, #2]
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001c50:	3b00      	subs	r3, #0
		SetMask(300.0f, 2500.0f);
 8001c52:	eddf 0a33 	vldr	s1, [pc, #204]	; 8001d20 <Tune_Preset+0x134>
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001c56:	bf18      	it	ne
 8001c58:	2301      	movne	r3, #1
		SetMask(300.0f, 2500.0f);
 8001c5a:	ed9f 0a32 	vldr	s0, [pc, #200]	; 8001d24 <Tune_Preset+0x138>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001c5e:	8013      	strh	r3, [r2, #0]
		USBindex = 0; // TODO toglimi
 8001c60:	2200      	movs	r2, #0
 8001c62:	4b31      	ldr	r3, [pc, #196]	; (8001d28 <Tune_Preset+0x13c>)
 8001c64:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001c66:	f001 fc3b 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001c6a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8001c6e:	482f      	ldr	r0, [pc, #188]	; (8001d2c <Tune_Preset+0x140>)
 8001c70:	eb06 01c4 	add.w	r1, r6, r4, lsl #3
}
 8001c74:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	strcpy(msg, psets[Idx].name);
 8001c78:	f011 b8ec 	b.w	8012e54 <strcpy>
		bw[CW] = newbw;
 8001c7c:	4924      	ldr	r1, [pc, #144]	; (8001d10 <Tune_Preset+0x124>)
		CWindex = 0; // TODO toglimi
 8001c7e:	4a2c      	ldr	r2, [pc, #176]	; (8001d30 <Tune_Preset+0x144>)
		bw[CW] = newbw;
 8001c80:	70cb      	strb	r3, [r1, #3]
		CWindex = 0; // TODO toglimi
 8001c82:	2300      	movs	r3, #0
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001c84:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001d34 <Tune_Preset+0x148>
 8001c88:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8001d38 <Tune_Preset+0x14c>
		CWindex = 0; // TODO toglimi
 8001c8c:	8013      	strh	r3, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001c8e:	f001 fc27 	bl	80034e0 <SetMask>
		break;
 8001c92:	e7ea      	b.n	8001c6a <Tune_Preset+0x7e>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001c94:	4b1e      	ldr	r3, [pc, #120]	; (8001d10 <Tune_Preset+0x124>)
 8001c96:	7818      	ldrb	r0, [r3, #0]
 8001c98:	f7ff feea 	bl	8001a70 <SetBW>
 8001c9c:	4b1d      	ldr	r3, [pc, #116]	; (8001d14 <Tune_Preset+0x128>)
 8001c9e:	7818      	ldrb	r0, [r3, #0]
 8001ca0:	f7ff ff4a 	bl	8001b38 <SetAGC>
		break;
 8001ca4:	e7c1      	b.n	8001c2a <Tune_Preset+0x3e>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001ca6:	4b1a      	ldr	r3, [pc, #104]	; (8001d10 <Tune_Preset+0x124>)
 8001ca8:	7858      	ldrb	r0, [r3, #1]
 8001caa:	f7ff fee1 	bl	8001a70 <SetBW>
 8001cae:	4b19      	ldr	r3, [pc, #100]	; (8001d14 <Tune_Preset+0x128>)
 8001cb0:	7858      	ldrb	r0, [r3, #1]
 8001cb2:	f7ff ff41 	bl	8001b38 <SetAGC>
		break;
 8001cb6:	e7b8      	b.n	8001c2a <Tune_Preset+0x3e>
		break;

	case CW  :
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001cb8:	4b15      	ldr	r3, [pc, #84]	; (8001d10 <Tune_Preset+0x124>)
 8001cba:	78d8      	ldrb	r0, [r3, #3]
 8001cbc:	f7ff fed8 	bl	8001a70 <SetBW>
 8001cc0:	4b14      	ldr	r3, [pc, #80]	; (8001d14 <Tune_Preset+0x128>)
 8001cc2:	78d8      	ldrb	r0, [r3, #3]
 8001cc4:	f7ff ff38 	bl	8001b38 <SetAGC>
		break;
 8001cc8:	e7af      	b.n	8001c2a <Tune_Preset+0x3e>
		bw[AM] = newbw;
 8001cca:	4911      	ldr	r1, [pc, #68]	; (8001d10 <Tune_Preset+0x124>)
		AMindex = 0; // TODO toglimi
 8001ccc:	4a13      	ldr	r2, [pc, #76]	; (8001d1c <Tune_Preset+0x130>)
		bw[AM] = newbw;
 8001cce:	700b      	strb	r3, [r1, #0]
		AMindex = 0; // TODO toglimi
 8001cd0:	2300      	movs	r3, #0
		SetMask(-3000.0f, 3000.0f);
 8001cd2:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8001d3c <Tune_Preset+0x150>
 8001cd6:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8001d40 <Tune_Preset+0x154>
		AMindex = 0; // TODO toglimi
 8001cda:	8013      	strh	r3, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 8001cdc:	f001 fc00 	bl	80034e0 <SetMask>
		break;
 8001ce0:	e7c3      	b.n	8001c6a <Tune_Preset+0x7e>
		bw[LSB] = newbw;
 8001ce2:	490b      	ldr	r1, [pc, #44]	; (8001d10 <Tune_Preset+0x124>)
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001ce4:	4a0d      	ldr	r2, [pc, #52]	; (8001d1c <Tune_Preset+0x130>)
		bw[LSB] = newbw;
 8001ce6:	704b      	strb	r3, [r1, #1]
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001ce8:	3b00      	subs	r3, #0
		SetMask(300.0f, 2500.0f);
 8001cea:	eddf 0a0d 	vldr	s1, [pc, #52]	; 8001d20 <Tune_Preset+0x134>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001cee:	bf18      	it	ne
 8001cf0:	2301      	movne	r3, #1
		SetMask(300.0f, 2500.0f);
 8001cf2:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8001d24 <Tune_Preset+0x138>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001cf6:	8013      	strh	r3, [r2, #0]
		LSBindex = 0; // TODO toglimi
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	4b12      	ldr	r3, [pc, #72]	; (8001d44 <Tune_Preset+0x158>)
 8001cfc:	801a      	strh	r2, [r3, #0]
		SetMask(300.0f, 2500.0f);
 8001cfe:	f001 fbef 	bl	80034e0 <SetMask>
		break;
 8001d02:	e7b2      	b.n	8001c6a <Tune_Preset+0x7e>
 8001d04:	2400afb0 	.word	0x2400afb0
 8001d08:	2400610c 	.word	0x2400610c
 8001d0c:	24000ed0 	.word	0x24000ed0
 8001d10:	24007ad0 	.word	0x24007ad0
 8001d14:	24007ac0 	.word	0x24007ac0
 8001d18:	24000ecf 	.word	0x24000ecf
 8001d1c:	240006b0 	.word	0x240006b0
 8001d20:	451c4000 	.word	0x451c4000
 8001d24:	43960000 	.word	0x43960000
 8001d28:	240061a4 	.word	0x240061a4
 8001d2c:	2400af84 	.word	0x2400af84
 8001d30:	24000ec8 	.word	0x24000ec8
 8001d34:	44480000 	.word	0x44480000
 8001d38:	43fa0000 	.word	0x43fa0000
 8001d3c:	453b8000 	.word	0x453b8000
 8001d40:	c53b8000 	.word	0xc53b8000
 8001d44:	24006110 	.word	0x24006110

08001d48 <SetMode>:
{
 8001d48:	b508      	push	{r3, lr}
	if (CurrentMode == newmode)
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <SetMode+0x6c>)
 8001d4c:	781a      	ldrb	r2, [r3, #0]
 8001d4e:	4282      	cmp	r2, r0
 8001d50:	d006      	beq.n	8001d60 <SetMode+0x18>
	CurrentMode = newmode;
 8001d52:	7018      	strb	r0, [r3, #0]
	switch(CurrentMode)
 8001d54:	2803      	cmp	r0, #3
 8001d56:	d803      	bhi.n	8001d60 <SetMode+0x18>
 8001d58:	e8df f000 	tbb	[pc, r0]
 8001d5c:	0321170d 	.word	0x0321170d

	default :
		break;
	}
}	
 8001d60:	bd08      	pop	{r3, pc}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <SetMode+0x70>)
 8001d64:	78d8      	ldrb	r0, [r3, #3]
 8001d66:	f7ff fe83 	bl	8001a70 <SetBW>
 8001d6a:	4b14      	ldr	r3, [pc, #80]	; (8001dbc <SetMode+0x74>)
 8001d6c:	78d8      	ldrb	r0, [r3, #3]
}	
 8001d6e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[CW]);  SetAGC(/*ptr,*/ agc[CW]);
 8001d72:	f7ff bee1 	b.w	8001b38 <SetAGC>
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d76:	4b10      	ldr	r3, [pc, #64]	; (8001db8 <SetMode+0x70>)
 8001d78:	7818      	ldrb	r0, [r3, #0]
 8001d7a:	f7ff fe79 	bl	8001a70 <SetBW>
 8001d7e:	4b0f      	ldr	r3, [pc, #60]	; (8001dbc <SetMode+0x74>)
 8001d80:	7818      	ldrb	r0, [r3, #0]
}	
 8001d82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[AM]); SetAGC(/*ptr,*/ agc[AM]);
 8001d86:	f7ff bed7 	b.w	8001b38 <SetAGC>
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d8a:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <SetMode+0x70>)
 8001d8c:	7858      	ldrb	r0, [r3, #1]
 8001d8e:	f7ff fe6f 	bl	8001a70 <SetBW>
 8001d92:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <SetMode+0x74>)
 8001d94:	7858      	ldrb	r0, [r3, #1]
}	
 8001d96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[LSB]);  SetAGC(/*ptr,*/ agc[LSB]);
 8001d9a:	f7ff becd 	b.w	8001b38 <SetAGC>
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001d9e:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <SetMode+0x70>)
 8001da0:	7898      	ldrb	r0, [r3, #2]
 8001da2:	f7ff fe65 	bl	8001a70 <SetBW>
 8001da6:	4b05      	ldr	r3, [pc, #20]	; (8001dbc <SetMode+0x74>)
 8001da8:	7898      	ldrb	r0, [r3, #2]
}	
 8001daa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		SetBW(/*ptr,*/ bw[USB]);  SetAGC(/*ptr,*/ agc[USB]);
 8001dae:	f7ff bec3 	b.w	8001b38 <SetAGC>
 8001db2:	bf00      	nop
 8001db4:	24000ed0 	.word	0x24000ed0
 8001db8:	24007ad0 	.word	0x24007ad0
 8001dbc:	24007ac0 	.word	0x24007ac0

08001dc0 <SetFstep>:

//-----------------------------------------------------------------------------
// Set the frequency step according to the radio button pressed by the user
void SetFstep(int idx)
{
	if (idx == 9)
 8001dc0:	2809      	cmp	r0, #9
{
 8001dc2:	b508      	push	{r3, lr}
	if (idx == 9)
 8001dc4:	d012      	beq.n	8001dec <SetFstep+0x2c>
		Fstep = 9000;  // MW Channel for Europe
	else
		Fstep = pow(10, 5 - idx);
 8001dc6:	f1c0 0005 	rsb	r0, r0, #5
 8001dca:	ee06 0a90 	vmov	s13, r0
 8001dce:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8001df8 <SetFstep+0x38>
 8001dd2:	eeb8 0be6 	vcvt.f64.s32	d0, s13
 8001dd6:	ee20 0b07 	vmul.f64	d0, d0, d7
 8001dda:	f013 f8dd 	bl	8014f98 <exp>
 8001dde:	4a08      	ldr	r2, [pc, #32]	; (8001e00 <SetFstep+0x40>)
 8001de0:	eefc 7bc0 	vcvt.u32.f64	s15, d0
 8001de4:	ee17 3a90 	vmov	r3, s15
 8001de8:	6013      	str	r3, [r2, #0]
}	
 8001dea:	bd08      	pop	{r3, pc}
		Fstep = 9000;  // MW Channel for Europe
 8001dec:	f242 3328 	movw	r3, #9000	; 0x2328
 8001df0:	4a03      	ldr	r2, [pc, #12]	; (8001e00 <SetFstep+0x40>)
 8001df2:	6013      	str	r3, [r2, #0]
}	
 8001df4:	bd08      	pop	{r3, pc}
 8001df6:	bf00      	nop
 8001df8:	bbb55516 	.word	0xbbb55516
 8001dfc:	40026bb1 	.word	0x40026bb1
 8001e00:	240050f4 	.word	0x240050f4

08001e04 <FplusClicked>:
//-----------------------------------------------------------------------------
// Increase the frequency by the value of the current step
void FplusClicked(uint16_t Nsteps)
{	
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e04:	4a3f      	ldr	r2, [pc, #252]	; (8001f04 <FplusClicked+0x100>)
 8001e06:	ee07 0a90 	vmov	s15, r0
 8001e0a:	4b3f      	ldr	r3, [pc, #252]	; (8001f08 <FplusClicked+0x104>)
 8001e0c:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001e10:	ed92 6a00 	vldr	s12, [r2]
 8001e14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e18:	ed93 7a00 	vldr	s14, [r3]
 8001e1c:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = min(LOfreq, 50000000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e20:	4a3a      	ldr	r2, [pc, #232]	; (8001f0c <FplusClicked+0x108>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e22:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = min(LOfreq, 50000000.f);
 8001e26:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8001f10 <FplusClicked+0x10c>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e2a:	493a      	ldr	r1, [pc, #232]	; (8001f14 <FplusClicked+0x110>)
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e2c:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001e30:	4839      	ldr	r0, [pc, #228]	; (8001f18 <FplusClicked+0x114>)
{	
 8001e32:	b510      	push	{r4, lr}
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e34:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e38:	7812      	ldrb	r2, [r2, #0]
	psets[0].bw = bw[CurrentMode];
 8001e3a:	4c38      	ldr	r4, [pc, #224]	; (8001f1c <FplusClicked+0x118>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e3c:	750a      	strb	r2, [r1, #20]
	LOfreq += Fstep * (float)Nsteps / 2.0;
 8001e3e:	eea6 7b04 	vfma.f64	d7, d6, d4
 8001e42:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = min(LOfreq, 50000000.f);
 8001e46:	fe87 7a65 	vminnm.f32	s14, s14, s11
 8001e4a:	ed83 7a00 	vstr	s14, [r3]
	psets[0].bw = bw[CurrentMode];
 8001e4e:	5ca3      	ldrb	r3, [r4, r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001e50:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001e54:	754b      	strb	r3, [r1, #21]
	if (newbw == CurrentBW)
 8001e56:	7801      	ldrb	r1, [r0, #0]
 8001e58:	4299      	cmp	r1, r3
 8001e5a:	d016      	beq.n	8001e8a <FplusClicked+0x86>
	CurrentBW = newbw;
 8001e5c:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8001e5e:	2a03      	cmp	r2, #3
 8001e60:	d813      	bhi.n	8001e8a <FplusClicked+0x86>
 8001e62:	e8df f002 	tbb	[pc, r2]
 8001e66:	3828      	.short	0x3828
 8001e68:	1802      	.short	0x1802
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e6a:	1e18      	subs	r0, r3, #0
		bw[USB] = newbw;
 8001e6c:	70a3      	strb	r3, [r4, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e6e:	492c      	ldr	r1, [pc, #176]	; (8001f20 <FplusClicked+0x11c>)
		USBindex = 0; // TODO toglimi
 8001e70:	f04f 0300 	mov.w	r3, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001e74:	bf18      	it	ne
 8001e76:	2001      	movne	r0, #1
		USBindex = 0; // TODO toglimi
 8001e78:	4a2a      	ldr	r2, [pc, #168]	; (8001f24 <FplusClicked+0x120>)
		SetMask(300.0f, 2500.0f);
 8001e7a:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8001f28 <FplusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001e7e:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8001e80:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8001f2c <FplusClicked+0x128>
		USBindex = 0; // TODO toglimi
 8001e84:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 8001e86:	f001 fb2b 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001e8a:	4922      	ldr	r1, [pc, #136]	; (8001f14 <FplusClicked+0x110>)
 8001e8c:	4828      	ldr	r0, [pc, #160]	; (8001f30 <FplusClicked+0x12c>)
	SetFOut((uint32_t)(LOfreq + 10698000.0));
	LOfreq = 10698000.0;
#endif

	Tune_Preset(0);  // preset 0 means "User tuning"
}	
 8001e8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001e92:	f010 bfdf 	b.w	8012e54 <strcpy>
		CWindex = 0; // TODO toglimi
 8001e96:	2100      	movs	r1, #0
 8001e98:	4a26      	ldr	r2, [pc, #152]	; (8001f34 <FplusClicked+0x130>)
		bw[CW] = newbw;
 8001e9a:	70e3      	strb	r3, [r4, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001e9c:	eddf 0a26 	vldr	s1, [pc, #152]	; 8001f38 <FplusClicked+0x134>
		CWindex = 0; // TODO toglimi
 8001ea0:	8011      	strh	r1, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001ea2:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8001f3c <FplusClicked+0x138>
 8001ea6:	f001 fb1b 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001eaa:	491a      	ldr	r1, [pc, #104]	; (8001f14 <FplusClicked+0x110>)
 8001eac:	4820      	ldr	r0, [pc, #128]	; (8001f30 <FplusClicked+0x12c>)
}	
 8001eae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001eb2:	f010 bfcf 	b.w	8012e54 <strcpy>
		AMindex = 0; // TODO toglimi
 8001eb6:	2100      	movs	r1, #0
 8001eb8:	4a19      	ldr	r2, [pc, #100]	; (8001f20 <FplusClicked+0x11c>)
		bw[AM] = newbw;
 8001eba:	7023      	strb	r3, [r4, #0]
		SetMask(-3000.0f, 3000.0f);
 8001ebc:	eddf 0a20 	vldr	s1, [pc, #128]	; 8001f40 <FplusClicked+0x13c>
		AMindex = 0; // TODO toglimi
 8001ec0:	8011      	strh	r1, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 8001ec2:	ed9f 0a20 	vldr	s0, [pc, #128]	; 8001f44 <FplusClicked+0x140>
 8001ec6:	f001 fb0b 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001eca:	4912      	ldr	r1, [pc, #72]	; (8001f14 <FplusClicked+0x110>)
 8001ecc:	4818      	ldr	r0, [pc, #96]	; (8001f30 <FplusClicked+0x12c>)
}	
 8001ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001ed2:	f010 bfbf 	b.w	8012e54 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001ed6:	1e18      	subs	r0, r3, #0
		bw[LSB] = newbw;
 8001ed8:	7063      	strb	r3, [r4, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001eda:	4911      	ldr	r1, [pc, #68]	; (8001f20 <FplusClicked+0x11c>)
		LSBindex = 0; // TODO toglimi
 8001edc:	f04f 0300 	mov.w	r3, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8001ee0:	bf18      	it	ne
 8001ee2:	2001      	movne	r0, #1
		LSBindex = 0; // TODO toglimi
 8001ee4:	4a18      	ldr	r2, [pc, #96]	; (8001f48 <FplusClicked+0x144>)
		SetMask(300.0f, 2500.0f);
 8001ee6:	eddf 0a10 	vldr	s1, [pc, #64]	; 8001f28 <FplusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001eea:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8001eec:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8001f2c <FplusClicked+0x128>
		LSBindex = 0; // TODO toglimi
 8001ef0:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 8001ef2:	f001 faf5 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001ef6:	4907      	ldr	r1, [pc, #28]	; (8001f14 <FplusClicked+0x110>)
 8001ef8:	480d      	ldr	r0, [pc, #52]	; (8001f30 <FplusClicked+0x12c>)
}	
 8001efa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001efe:	f010 bfa9 	b.w	8012e54 <strcpy>
 8001f02:	bf00      	nop
 8001f04:	240050f4 	.word	0x240050f4
 8001f08:	2400610c 	.word	0x2400610c
 8001f0c:	24000ed0 	.word	0x24000ed0
 8001f10:	4c3ebc20 	.word	0x4c3ebc20
 8001f14:	2400afb0 	.word	0x2400afb0
 8001f18:	24000ecf 	.word	0x24000ecf
 8001f1c:	24007ad0 	.word	0x24007ad0
 8001f20:	240006b0 	.word	0x240006b0
 8001f24:	240061a4 	.word	0x240061a4
 8001f28:	451c4000 	.word	0x451c4000
 8001f2c:	43960000 	.word	0x43960000
 8001f30:	2400af84 	.word	0x2400af84
 8001f34:	24000ec8 	.word	0x24000ec8
 8001f38:	44480000 	.word	0x44480000
 8001f3c:	43fa0000 	.word	0x43fa0000
 8001f40:	453b8000 	.word	0x453b8000
 8001f44:	c53b8000 	.word	0xc53b8000
 8001f48:	24006110 	.word	0x24006110

08001f4c <FminusClicked>:
//-----------------------------------------------------------------------------
// Decrease the frequency by the value of the current step
void FminusClicked(uint16_t Nsteps)
{	
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f4c:	4a3f      	ldr	r2, [pc, #252]	; (800204c <FminusClicked+0x100>)
 8001f4e:	ee07 0a90 	vmov	s15, r0
 8001f52:	4b3f      	ldr	r3, [pc, #252]	; (8002050 <FminusClicked+0x104>)
 8001f54:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8001f58:	ed92 6a00 	vldr	s12, [r2]
 8001f5c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001f60:	ed93 7a00 	vldr	s14, [r3]
 8001f64:	eeb8 6a46 	vcvt.f32.u32	s12, s12
	LOfreq  = max(LOfreq, 8000.f);
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f68:	4a3a      	ldr	r2, [pc, #232]	; (8002054 <FminusClicked+0x108>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f6a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	LOfreq  = max(LOfreq, 8000.f);
 8001f6e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8002058 <FminusClicked+0x10c>
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f72:	493a      	ldr	r1, [pc, #232]	; (800205c <FminusClicked+0x110>)
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f74:	ee26 6a26 	vmul.f32	s12, s12, s13
	if (newbw == CurrentBW)
 8001f78:	4839      	ldr	r0, [pc, #228]	; (8002060 <FminusClicked+0x114>)
{	
 8001f7a:	b510      	push	{r4, lr}
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f7c:	eeb7 6ac6 	vcvt.f64.f32	d6, s12
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f80:	7812      	ldrb	r2, [r2, #0]
	psets[0].bw = bw[CurrentMode];
 8001f82:	4c38      	ldr	r4, [pc, #224]	; (8002064 <FminusClicked+0x118>)
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f84:	750a      	strb	r2, [r1, #20]
	LOfreq -= Fstep * (float)Nsteps / 2.0;
 8001f86:	eea6 7b44 	vfms.f64	d7, d6, d4
 8001f8a:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	LOfreq  = max(LOfreq, 8000.f);
 8001f8e:	fe87 7a25 	vmaxnm.f32	s14, s14, s11
 8001f92:	ed83 7a00 	vstr	s14, [r3]
	psets[0].bw = bw[CurrentMode];
 8001f96:	5ca3      	ldrb	r3, [r4, r2]
	psets[0].freq = LOfreq; psets[0].mode = CurrentMode;
 8001f98:	ed81 7a04 	vstr	s14, [r1, #16]
	psets[0].bw = bw[CurrentMode];
 8001f9c:	754b      	strb	r3, [r1, #21]
	if (newbw == CurrentBW)
 8001f9e:	7801      	ldrb	r1, [r0, #0]
 8001fa0:	4299      	cmp	r1, r3
 8001fa2:	d016      	beq.n	8001fd2 <FminusClicked+0x86>
	CurrentBW = newbw;
 8001fa4:	7003      	strb	r3, [r0, #0]
	switch(CurrentMode)
 8001fa6:	2a03      	cmp	r2, #3
 8001fa8:	d813      	bhi.n	8001fd2 <FminusClicked+0x86>
 8001faa:	e8df f002 	tbb	[pc, r2]
 8001fae:	3828      	.short	0x3828
 8001fb0:	1802      	.short	0x1802
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001fb2:	1e18      	subs	r0, r3, #0
		bw[USB] = newbw;
 8001fb4:	70a3      	strb	r3, [r4, #2]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001fb6:	492c      	ldr	r1, [pc, #176]	; (8002068 <FminusClicked+0x11c>)
		USBindex = 0; // TODO toglimi
 8001fb8:	f04f 0300 	mov.w	r3, #0
		USBindex = (newbw == Narrow) ? 0 : 1;
 8001fbc:	bf18      	it	ne
 8001fbe:	2001      	movne	r0, #1
		USBindex = 0; // TODO toglimi
 8001fc0:	4a2a      	ldr	r2, [pc, #168]	; (800206c <FminusClicked+0x120>)
		SetMask(300.0f, 2500.0f);
 8001fc2:	eddf 0a2b 	vldr	s1, [pc, #172]	; 8002070 <FminusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8001fc6:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8001fc8:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 8002074 <FminusClicked+0x128>
		USBindex = 0; // TODO toglimi
 8001fcc:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 8001fce:	f001 fa87 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001fd2:	4922      	ldr	r1, [pc, #136]	; (800205c <FminusClicked+0x110>)
 8001fd4:	4828      	ldr	r0, [pc, #160]	; (8002078 <FminusClicked+0x12c>)
	LOfreq = 10698000.0;
#endif


	Tune_Preset(0);  // preset 0 means "User tuning"
}
 8001fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001fda:	f010 bf3b 	b.w	8012e54 <strcpy>
		CWindex = 0; // TODO toglimi
 8001fde:	2100      	movs	r1, #0
 8001fe0:	4a26      	ldr	r2, [pc, #152]	; (800207c <FminusClicked+0x130>)
		bw[CW] = newbw;
 8001fe2:	70e3      	strb	r3, [r4, #3]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001fe4:	eddf 0a26 	vldr	s1, [pc, #152]	; 8002080 <FminusClicked+0x134>
		CWindex = 0; // TODO toglimi
 8001fe8:	8011      	strh	r1, [r2, #0]
		SetMask(500.0f, 800.0f); //CWPITCH is 650
 8001fea:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8002084 <FminusClicked+0x138>
 8001fee:	f001 fa77 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8001ff2:	491a      	ldr	r1, [pc, #104]	; (800205c <FminusClicked+0x110>)
 8001ff4:	4820      	ldr	r0, [pc, #128]	; (8002078 <FminusClicked+0x12c>)
}
 8001ff6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8001ffa:	f010 bf2b 	b.w	8012e54 <strcpy>
		AMindex = 0; // TODO toglimi
 8001ffe:	2100      	movs	r1, #0
 8002000:	4a19      	ldr	r2, [pc, #100]	; (8002068 <FminusClicked+0x11c>)
		bw[AM] = newbw;
 8002002:	7023      	strb	r3, [r4, #0]
		SetMask(-3000.0f, 3000.0f);
 8002004:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002088 <FminusClicked+0x13c>
		AMindex = 0; // TODO toglimi
 8002008:	8011      	strh	r1, [r2, #0]
		SetMask(-3000.0f, 3000.0f);
 800200a:	ed9f 0a20 	vldr	s0, [pc, #128]	; 800208c <FminusClicked+0x140>
 800200e:	f001 fa67 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 8002012:	4912      	ldr	r1, [pc, #72]	; (800205c <FminusClicked+0x110>)
 8002014:	4818      	ldr	r0, [pc, #96]	; (8002078 <FminusClicked+0x12c>)
}
 8002016:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 800201a:	f010 bf1b 	b.w	8012e54 <strcpy>
		LSBindex = (newbw == Narrow) ? 0 : 1;
 800201e:	1e18      	subs	r0, r3, #0
		bw[LSB] = newbw;
 8002020:	7063      	strb	r3, [r4, #1]
		AMindex = (newbw == Narrow) ? 0 : 1;
 8002022:	4911      	ldr	r1, [pc, #68]	; (8002068 <FminusClicked+0x11c>)
		LSBindex = 0; // TODO toglimi
 8002024:	f04f 0300 	mov.w	r3, #0
		LSBindex = (newbw == Narrow) ? 0 : 1;
 8002028:	bf18      	it	ne
 800202a:	2001      	movne	r0, #1
		LSBindex = 0; // TODO toglimi
 800202c:	4a18      	ldr	r2, [pc, #96]	; (8002090 <FminusClicked+0x144>)
		SetMask(300.0f, 2500.0f);
 800202e:	eddf 0a10 	vldr	s1, [pc, #64]	; 8002070 <FminusClicked+0x124>
		AMindex = (newbw == Narrow) ? 0 : 1;
 8002032:	8008      	strh	r0, [r1, #0]
		SetMask(300.0f, 2500.0f);
 8002034:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8002074 <FminusClicked+0x128>
		LSBindex = 0; // TODO toglimi
 8002038:	8013      	strh	r3, [r2, #0]
		SetMask(300.0f, 2500.0f);
 800203a:	f001 fa51 	bl	80034e0 <SetMask>
	strcpy(msg, psets[Idx].name);
 800203e:	4907      	ldr	r1, [pc, #28]	; (800205c <FminusClicked+0x110>)
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <FminusClicked+0x12c>)
}
 8002042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	strcpy(msg, psets[Idx].name);
 8002046:	f010 bf05 	b.w	8012e54 <strcpy>
 800204a:	bf00      	nop
 800204c:	240050f4 	.word	0x240050f4
 8002050:	2400610c 	.word	0x2400610c
 8002054:	24000ed0 	.word	0x24000ed0
 8002058:	45fa0000 	.word	0x45fa0000
 800205c:	2400afb0 	.word	0x2400afb0
 8002060:	24000ecf 	.word	0x24000ecf
 8002064:	24007ad0 	.word	0x24007ad0
 8002068:	240006b0 	.word	0x240006b0
 800206c:	240061a4 	.word	0x240061a4
 8002070:	451c4000 	.word	0x451c4000
 8002074:	43960000 	.word	0x43960000
 8002078:	2400af84 	.word	0x2400af84
 800207c:	24000ec8 	.word	0x24000ec8
 8002080:	44480000 	.word	0x44480000
 8002084:	43fa0000 	.word	0x43fa0000
 8002088:	453b8000 	.word	0x453b8000
 800208c:	c53b8000 	.word	0xc53b8000
 8002090:	24006110 	.word	0x24006110

08002094 <LED_switch>:
{	


	//if (++timer_cnt & 1) {LED_On(1); LED_Off(0);}
	//else                 {LED_On(0); LED_Off(1);}	
}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop

08002098 <HAL_GPIO_EXTI_Callback>:
		audio_task(); //not needed anymore
//		MainLoopCounter++;  //used with debugger to check frequency of main loop
	cdc_task();
	}
#endif
	if (pin == GPIO_PIN_14) {
 8002098:	f5b0 4f80 	cmp.w	r0, #16384	; 0x4000
 800209c:	d000      	beq.n	80020a0 <HAL_GPIO_EXTI_Callback+0x8>
 800209e:	4770      	bx	lr
{
 80020a0:	b510      	push	{r4, lr}

		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // set bit 8 of GPIOF high, to be observed with an oscilloscope


		// copy into work buffers the data received by CIC decimator
		SDR_memcpy_f32(Rbase, Rbasedata, BSIZE*4);
 80020a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020a6:	4950      	ldr	r1, [pc, #320]	; (80021e8 <HAL_GPIO_EXTI_Callback+0x150>)
 80020a8:	4850      	ldr	r0, [pc, #320]	; (80021ec <HAL_GPIO_EXTI_Callback+0x154>)
 80020aa:	f000 fef3 	bl	8002e94 <SDR_memcpy_f32>
		SDR_memcpy_f32(Ibase, Ibasedata, BSIZE*4);
 80020ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020b2:	494f      	ldr	r1, [pc, #316]	; (80021f0 <HAL_GPIO_EXTI_Callback+0x158>)
 80020b4:	484f      	ldr	r0, [pc, #316]	; (80021f4 <HAL_GPIO_EXTI_Callback+0x15c>)
 80020b6:	f000 feed 	bl	8002e94 <SDR_memcpy_f32>




		// inverse sync filtering and decimation by 4
		arm_fir_decimate_f32(&SfirR, Rbase, Rdata, BSIZE*4);
 80020ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020be:	4a4e      	ldr	r2, [pc, #312]	; (80021f8 <HAL_GPIO_EXTI_Callback+0x160>)
 80020c0:	494a      	ldr	r1, [pc, #296]	; (80021ec <HAL_GPIO_EXTI_Callback+0x154>)
 80020c2:	484e      	ldr	r0, [pc, #312]	; (80021fc <HAL_GPIO_EXTI_Callback+0x164>)
 80020c4:	f7ff f9a6 	bl	8001414 <arm_fir_decimate_f32>
		arm_fir_decimate_f32(&SfirI, Ibase, Idata, BSIZE*4);
 80020c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020cc:	4a4c      	ldr	r2, [pc, #304]	; (8002200 <HAL_GPIO_EXTI_Callback+0x168>)
 80020ce:	4949      	ldr	r1, [pc, #292]	; (80021f4 <HAL_GPIO_EXTI_Callback+0x15c>)
 80020d0:	484c      	ldr	r0, [pc, #304]	; (8002204 <HAL_GPIO_EXTI_Callback+0x16c>)
 80020d2:	f7ff f99f 	bl	8001414 <arm_fir_decimate_f32>

		// filter now with fast convolution
		//---------------------------------
		// shift the FFT buffer to the left
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 80020d6:	494c      	ldr	r1, [pc, #304]	; (8002208 <HAL_GPIO_EXTI_Callback+0x170>)
 80020d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
		 */

		// TODO: check why with the original code above LSB and USB are swapped

		//if USB, copy the USB in the lower half (LSB)
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80020dc:	4c4b      	ldr	r4, [pc, #300]	; (800220c <HAL_GPIO_EXTI_Callback+0x174>)
		SDR_memcpy_f32(fCbase, fCbase + FFTLEN, FFTLEN);
 80020de:	f5a1 5080 	sub.w	r0, r1, #4096	; 0x1000
 80020e2:	f000 fed7 	bl	8002e94 <SDR_memcpy_f32>
		SDR_2R_toC_f32(Rdata, Idata, fCbase + FFTLEN, BSIZE);
 80020e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ea:	4a47      	ldr	r2, [pc, #284]	; (8002208 <HAL_GPIO_EXTI_Callback+0x170>)
 80020ec:	4944      	ldr	r1, [pc, #272]	; (8002200 <HAL_GPIO_EXTI_Callback+0x168>)
 80020ee:	4842      	ldr	r0, [pc, #264]	; (80021f8 <HAL_GPIO_EXTI_Callback+0x160>)
 80020f0:	f000 fdcc 	bl	8002c8c <SDR_2R_toC_f32>
		SDR_memcpy_f32(FFTbuf, fCbase, FFTLEN*2);
 80020f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020f8:	4945      	ldr	r1, [pc, #276]	; (8002210 <HAL_GPIO_EXTI_Callback+0x178>)
 80020fa:	4846      	ldr	r0, [pc, #280]	; (8002214 <HAL_GPIO_EXTI_Callback+0x17c>)
 80020fc:	f000 feca 	bl	8002e94 <SDR_memcpy_f32>
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf, DIRECTFFT, NOREVERSE);
 8002100:	2301      	movs	r3, #1
 8002102:	2200      	movs	r2, #0
 8002104:	4943      	ldr	r1, [pc, #268]	; (8002214 <HAL_GPIO_EXTI_Callback+0x17c>)
 8002106:	4844      	ldr	r0, [pc, #272]	; (8002218 <HAL_GPIO_EXTI_Callback+0x180>)
 8002108:	f7fe fe36 	bl	8000d78 <arm_cfft_f32>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 800210c:	7823      	ldrb	r3, [r4, #0]
 800210e:	2b02      	cmp	r3, #2
 8002110:	d064      	beq.n	80021dc <HAL_GPIO_EXTI_Callback+0x144>

#endif
		 */

		// mult. by the fast convolution mask
		arm_cmplx_mult_cmplx_f32(FFTbuf, FFTmask, FFTbuf2, FFTLEN);
 8002112:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002116:	4a41      	ldr	r2, [pc, #260]	; (800221c <HAL_GPIO_EXTI_Callback+0x184>)
 8002118:	4941      	ldr	r1, [pc, #260]	; (8002220 <HAL_GPIO_EXTI_Callback+0x188>)
 800211a:	483e      	ldr	r0, [pc, #248]	; (8002214 <HAL_GPIO_EXTI_Callback+0x17c>)
 800211c:	f7ff f95a 	bl	80013d4 <arm_cmplx_mult_cmplx_f32>

		// compute now the inverse FFT
		arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTbuf2, INVERSEFFT, NOREVERSE);
 8002120:	2301      	movs	r3, #1
 8002122:	493e      	ldr	r1, [pc, #248]	; (800221c <HAL_GPIO_EXTI_Callback+0x184>)
 8002124:	461a      	mov	r2, r3
 8002126:	483c      	ldr	r0, [pc, #240]	; (8002218 <HAL_GPIO_EXTI_Callback+0x180>)
 8002128:	f7fe fe26 	bl	8000d78 <arm_cfft_f32>
		// then do the overlap-discard
		SDR_memcpy_f32(tmpSamp, FFTbuf2 + 2*FFTLEN - 2*BSIZE, 2*BSIZE);
 800212c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002130:	493c      	ldr	r1, [pc, #240]	; (8002224 <HAL_GPIO_EXTI_Callback+0x18c>)
 8002132:	483d      	ldr	r0, [pc, #244]	; (8002228 <HAL_GPIO_EXTI_Callback+0x190>)
 8002134:	f000 feae 	bl	8002e94 <SDR_memcpy_f32>


		// we have now the bandpass filtered I/Q, demodulate the signal
		switch(CurrentMode)
 8002138:	7823      	ldrb	r3, [r4, #0]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d828      	bhi.n	8002190 <HAL_GPIO_EXTI_Callback+0xf8>
 800213e:	2b00      	cmp	r3, #0
 8002140:	d147      	bne.n	80021d2 <HAL_GPIO_EXTI_Callback+0x13a>
		{
		case AM :
#ifdef RECEIVE_AM
			SDR_demodAM_AGC(tmpSamp, fAudio);  break;
 8002142:	493a      	ldr	r1, [pc, #232]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 8002144:	4838      	ldr	r0, [pc, #224]	; (8002228 <HAL_GPIO_EXTI_Callback+0x190>)
 8002146:	f000 fff5 	bl	8003134 <SDR_demodAM_AGC>
#endif

#ifdef CW_TX_SIDETONE
		// CW tone while keying
		//TODO: make it sine and with attack/decay
		if (TXCarrierEnabled)
 800214a:	4b39      	ldr	r3, [pc, #228]	; (8002230 <HAL_GPIO_EXTI_Callback+0x198>)
 800214c:	7819      	ldrb	r1, [r3, #0]
 800214e:	b379      	cbz	r1, 80021b0 <HAL_GPIO_EXTI_Callback+0x118>
			for (int i=0; i<BSIZE; i++)
			{
				if (i % 64 > 31)
					fAudio[i] = RXVolume * SIDETONE_VOLUME; //Volume
				else
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 8002150:	4938      	ldr	r1, [pc, #224]	; (8002234 <HAL_GPIO_EXTI_Callback+0x19c>)
			for (int i=0; i<BSIZE; i++)
 8002152:	2300      	movs	r3, #0
					fAudio[i] = -RXVolume * SIDETONE_VOLUME;
 8002154:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002238 <HAL_GPIO_EXTI_Callback+0x1a0>
 8002158:	edd1 7a00 	vldr	s15, [r1]
 800215c:	4a33      	ldr	r2, [pc, #204]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 800215e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002162:	eeb1 7a67 	vneg.f32	s14, s15
				if (i % 64 > 31)
 8002166:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 800216a:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 800216e:	d109      	bne.n	8002184 <HAL_GPIO_EXTI_Callback+0xec>
			for (int i=0; i<BSIZE; i++)
 8002170:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002174:	ece2 7a01 	vstmia	r2!, {s15}
 8002178:	d022      	beq.n	80021c0 <HAL_GPIO_EXTI_Callback+0x128>
				if (i % 64 > 31)
 800217a:	f013 0f20 	tst.w	r3, #32
			for (int i=0; i<BSIZE; i++)
 800217e:	f103 0301 	add.w	r3, r3, #1
				if (i % 64 > 31)
 8002182:	d0f5      	beq.n	8002170 <HAL_GPIO_EXTI_Callback+0xd8>
			for (int i=0; i<BSIZE; i++)
 8002184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002188:	eca2 7a01 	vstmia	r2!, {s14}
 800218c:	d1eb      	bne.n	8002166 <HAL_GPIO_EXTI_Callback+0xce>
 800218e:	e017      	b.n	80021c0 <HAL_GPIO_EXTI_Callback+0x128>
		switch(CurrentMode)
 8002190:	2b03      	cmp	r3, #3
 8002192:	d1da      	bne.n	800214a <HAL_GPIO_EXTI_Callback+0xb2>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio);
 8002194:	4925      	ldr	r1, [pc, #148]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 8002196:	4824      	ldr	r0, [pc, #144]	; (8002228 <HAL_GPIO_EXTI_Callback+0x190>)
 8002198:	f001 f85c 	bl	8003254 <SDR_demodSSB_CW_AGC>
			if(bw[CW] == Narrow)
 800219c:	4b27      	ldr	r3, [pc, #156]	; (800223c <HAL_GPIO_EXTI_Callback+0x1a4>)
 800219e:	78db      	ldrb	r3, [r3, #3]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1d2      	bne.n	800214a <HAL_GPIO_EXTI_Callback+0xb2>
				SDR_CWPeak(fAudio, BSIZE);
 80021a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a8:	4820      	ldr	r0, [pc, #128]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 80021aa:	f000 ff35 	bl	8003018 <SDR_CWPeak>
 80021ae:	e7cc      	b.n	800214a <HAL_GPIO_EXTI_Callback+0xb2>
			}
		else
		{
			if (TransmissionEnabled)
 80021b0:	4b23      	ldr	r3, [pc, #140]	; (8002240 <HAL_GPIO_EXTI_Callback+0x1a8>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	b123      	cbz	r3, 80021c0 <HAL_GPIO_EXTI_Callback+0x128>
				for (int i=0; i<BSIZE; i++)
				{
					fAudio[i] = 0.;
 80021b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80021ba:	481c      	ldr	r0, [pc, #112]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 80021bc:	f010 fd5f 	bl	8012c7e <memset>
#endif

		// send the demodulated audio to the DMA buffer just emptied

		//LED_YELLOW_ON;
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80021c0:	4b20      	ldr	r3, [pc, #128]	; (8002244 <HAL_GPIO_EXTI_Callback+0x1ac>)
 80021c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021c6:	4819      	ldr	r0, [pc, #100]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 80021c8:	6819      	ldr	r1, [r3, #0]
		//LED_YELLOW_OFF;


		// HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // set bit 8 of GPIOF low, to be observed with an oscilloscope
	}
}
 80021ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		SDR_float_to_DAC_audio(fAudio, ValidAudioHalf, BSIZE);
 80021ce:	f000 bdfb 	b.w	8002dc8 <SDR_float_to_DAC_audio>
			SDR_demodSSB_CW_AGC(tmpSamp, fAudio); break;
 80021d2:	4916      	ldr	r1, [pc, #88]	; (800222c <HAL_GPIO_EXTI_Callback+0x194>)
 80021d4:	4814      	ldr	r0, [pc, #80]	; (8002228 <HAL_GPIO_EXTI_Callback+0x190>)
 80021d6:	f001 f83d 	bl	8003254 <SDR_demodSSB_CW_AGC>
 80021da:	e7b6      	b.n	800214a <HAL_GPIO_EXTI_Callback+0xb2>
		if(CurrentMode == USB) SDR_mirror_LSB(FFTbuf, FFTLEN);
 80021dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021e0:	480c      	ldr	r0, [pc, #48]	; (8002214 <HAL_GPIO_EXTI_Callback+0x17c>)
 80021e2:	f000 fe71 	bl	8002ec8 <SDR_mirror_LSB>
 80021e6:	e794      	b.n	8002112 <HAL_GPIO_EXTI_Callback+0x7a>
 80021e8:	2000f800 	.word	0x2000f800
 80021ec:	2000b800 	.word	0x2000b800
 80021f0:	2000d800 	.word	0x2000d800
 80021f4:	20009800 	.word	0x20009800
 80021f8:	20009000 	.word	0x20009000
 80021fc:	24006148 	.word	0x24006148
 8002200:	20008800 	.word	0x20008800
 8002204:	2400613c 	.word	0x2400613c
 8002208:	240092e0 	.word	0x240092e0
 800220c:	24000ed0 	.word	0x24000ed0
 8002210:	240082e0 	.word	0x240082e0
 8002214:	20004800 	.word	0x20004800
 8002218:	08018e88 	.word	0x08018e88
 800221c:	20002800 	.word	0x20002800
 8002220:	20006800 	.word	0x20006800
 8002224:	20003800 	.word	0x20003800
 8002228:	2400b718 	.word	0x2400b718
 800222c:	24007ae0 	.word	0x24007ae0
 8002230:	24006188 	.word	0x24006188
 8002234:	24006128 	.word	0x24006128
 8002238:	be4ccccd 	.word	0xbe4ccccd
 800223c:	24007ad0 	.word	0x24007ad0
 8002240:	24006194 	.word	0x24006194
 8002244:	240072a8 	.word	0x240072a8

08002248 <ADC_Stream0_Handler>:

//#pragma GCC push_options
//#pragma GCC optimize ("O0")

void ADC_Stream0_Handler(uint8_t FullConversion)
{
 8002248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* It needs a delay between fract div disable and parameter setting.
	 * Reference manual says otherwise.
	 * So we disable at the top of the ISR and set the parameter near the bottom.
	 */
	if (TransmittingWSPR)
 800224c:	4d94      	ldr	r5, [pc, #592]	; (80024a0 <ADC_Stream0_Handler+0x258>)
{
 800224e:	ed2d 8b10 	vpush	{d8-d15}
	if (TransmittingWSPR)
 8002252:	782b      	ldrb	r3, [r5, #0]
{
 8002254:	b095      	sub	sp, #84	; 0x54
	if (TransmittingWSPR)
 8002256:	b123      	cbz	r3, 8002262 <ADC_Stream0_Handler+0x1a>
	{
		__HAL_RCC_PLL2FRACN_DISABLE();
 8002258:	4a92      	ldr	r2, [pc, #584]	; (80024a4 <ADC_Stream0_Handler+0x25c>)
 800225a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800225c:	f023 0310 	bic.w	r3, r3, #16
 8002260:	62d3      	str	r3, [r2, #44]	; 0x2c

	// process the data contained in the just filled buffer
	if(FullConversion)
		pR =(uint16_t *) &aADCDualConvertedValues[BSIZE/2];
	else
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8002262:	4f91      	ldr	r7, [pc, #580]	; (80024a8 <ADC_Stream0_Handler+0x260>)
	pR=TestSignalData;
#endif


	// compute the new NCO buffer, with the CWpitch offset if receiving CW
	if(CurrentMode == CW)
 8002264:	4b91      	ldr	r3, [pc, #580]	; (80024ac <ADC_Stream0_Handler+0x264>)
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 8002266:	f5a7 6280 	sub.w	r2, r7, #1024	; 0x400
	if(CurrentMode == CW)
 800226a:	781b      	ldrb	r3, [r3, #0]
		pR = (uint16_t *) &aADCDualConvertedValues[0];
 800226c:	2800      	cmp	r0, #0
 800226e:	bf08      	it	eq
 8002270:	4617      	moveq	r7, r2
	if(CurrentMode == CW)
 8002272:	2b03      	cmp	r3, #3
 8002274:	f000 8437 	beq.w	8002ae6 <ADC_Stream0_Handler+0x89e>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
	else
		SDR_ComputeLO(LOfreq);          // prepare next LO buffer
 8002278:	4b8d      	ldr	r3, [pc, #564]	; (80024b0 <ADC_Stream0_Handler+0x268>)
 800227a:	ed93 0a00 	vldr	s0, [r3]
 800227e:	f000 fc45 	bl	8002b0c <SDR_ComputeLO>
	// in the short words to floating point conversion routine

	//TODO Check if it should be BSIZE/2

	sum = 0; k = BSIZE;
	while(k)
 8002282:	f207 32fe 	addw	r2, r7, #1022	; 0x3fe
 8002286:	1eb8      	subs	r0, r7, #2
	sum = 0; k = BSIZE;
 8002288:	ed9f 0a8a 	vldr	s0, [pc, #552]	; 80024b4 <ADC_Stream0_Handler+0x26c>
	{
		sum += pR[k-1];
 800228c:	8814      	ldrh	r4, [r2, #0]
	while(k)
 800228e:	3a08      	subs	r2, #8
		sum += pR[k-2];
 8002290:	88d3      	ldrh	r3, [r2, #6]
		sum += pR[k-1];
 8002292:	b2a4      	uxth	r4, r4
		sum += pR[k-3];
 8002294:	8896      	ldrh	r6, [r2, #4]
		sum += pR[k-2];
 8002296:	b29b      	uxth	r3, r3
		sum += pR[k-4];
 8002298:	8851      	ldrh	r1, [r2, #2]
		sum += pR[k-1];
 800229a:	ee07 4a10 	vmov	s14, r4
		sum += pR[k-3];
 800229e:	b2b6      	uxth	r6, r6
		sum += pR[k-2];
 80022a0:	ee07 3a90 	vmov	s15, r3
		sum += pR[k-4];
 80022a4:	b289      	uxth	r1, r1
		sum += pR[k-1];
 80022a6:	eef8 6ac7 	vcvt.f32.s32	s13, s14
		sum += pR[k-3];
 80022aa:	ee07 6a10 	vmov	s14, r6
		sum += pR[k-2];
 80022ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	while(k)
 80022b2:	4290      	cmp	r0, r2
		sum += pR[k-3];
 80022b4:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
		sum += pR[k-4];
 80022b8:	ee07 1a10 	vmov	s14, r1
 80022bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80022c0:	ee77 7a86 	vadd.f32	s15, s15, s12
 80022c4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022c8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022cc:	ee30 0a27 	vadd.f32	s0, s0, s15
	while(k)
 80022d0:	d1dc      	bne.n	800228c <ADC_Stream0_Handler+0x44>
		k-=4;
	}

	TestSampledValue=pR[BSIZE/2];
 80022d2:	f8b7 3200 	ldrh.w	r3, [r7, #512]	; 0x200
 80022d6:	2200      	movs	r2, #0

	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80022d8:	eddf 7a77 	vldr	s15, [pc, #476]	; 80024b8 <ADC_Stream0_Handler+0x270>

	// downconvert to zero IF, by multiplication by the exp(-jwt) signal
	// generated by the NCO, and at the same time convert to floating point
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80022dc:	4638      	mov	r0, r7
	TestSampledValue=pR[BSIZE/2];
 80022de:	b29b      	uxth	r3, r3
 80022e0:	4c76      	ldr	r4, [pc, #472]	; (80024bc <ADC_Stream0_Handler+0x274>)
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80022e2:	ee20 0a27 	vmul.f32	s0, s0, s15
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80022e6:	4976      	ldr	r1, [pc, #472]	; (80024c0 <ADC_Stream0_Handler+0x278>)
	TestSampledValue=pR[BSIZE/2];
 80022e8:	ee07 3a90 	vmov	s15, r3
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80022ec:	4b75      	ldr	r3, [pc, #468]	; (80024c4 <ADC_Stream0_Handler+0x27c>)
 80022ee:	8022      	strh	r2, [r4, #0]
	TestSampledValue=pR[BSIZE/2];
 80022f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
	meanavg = sum/(float)BSIZE; //TODO was "mean". Seems to be a bug from original ArmRadio
 80022f4:	ed83 0a00 	vstr	s0, [r3]
	TestSampledValue=pR[BSIZE/2];
 80022f8:	4b73      	ldr	r3, [pc, #460]	; (80024c8 <ADC_Stream0_Handler+0x280>)
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 80022fa:	4a74      	ldr	r2, [pc, #464]	; (80024cc <ADC_Stream0_Handler+0x284>)
	TestSampledValue=pR[BSIZE/2];
 80022fc:	edc3 7a00 	vstr	s15, [r3]
	SDR_downconvert_f32((uint16_t *)pR, meanavg, ADC_Rdata, ADC_Idata);
 8002300:	f000 fcf0 	bl	8002ce4 <SDR_downconvert_f32>


	ptDataR = ADC_Rdata;  ptDataI = ADC_Idata;


	if (TransmittingWSPR)
 8002304:	782b      	ldrb	r3, [r5, #0]
 8002306:	b303      	cbz	r3, 800234a <ADC_Stream0_Handler+0x102>
	{
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002308:	4971      	ldr	r1, [pc, #452]	; (80024d0 <ADC_Stream0_Handler+0x288>)
 800230a:	4d72      	ldr	r5, [pc, #456]	; (80024d4 <ADC_Stream0_Handler+0x28c>)
 800230c:	7809      	ldrb	r1, [r1, #0]
 800230e:	4b72      	ldr	r3, [pc, #456]	; (80024d8 <ADC_Stream0_Handler+0x290>)
 8002310:	f9b5 2000 	ldrsh.w	r2, [r5]
 8002314:	f833 0011 	ldrh.w	r0, [r3, r1, lsl #1]
 8002318:	1c53      	adds	r3, r2, #1
 800231a:	4282      	cmp	r2, r0
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 800231c:	4861      	ldr	r0, [pc, #388]	; (80024a4 <ADC_Stream0_Handler+0x25c>)
 800231e:	4a6f      	ldr	r2, [pc, #444]	; (80024dc <ADC_Stream0_Handler+0x294>)
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002320:	b21b      	sxth	r3, r3
		}
		else
		{
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002322:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 8002324:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002328:	4a6d      	ldr	r2, [pc, #436]	; (80024e0 <ADC_Stream0_Handler+0x298>)
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] + 1);
 800232a:	bfb8      	it	lt
 800232c:	3101      	addlt	r1, #1
		}
		if (IntCounter == 8)
 800232e:	2b08      	cmp	r3, #8
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002330:	ea02 0206 	and.w	r2, r2, r6
		if (IntCounter++ < FracPWMCoeff[WSPRTone])
 8002334:	802b      	strh	r3, [r5, #0]
			__HAL_RCC_PLL2FRACN_CONFIG(FracDivCoeff[WSPRTone] );
 8002336:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800233a:	63c2      	str	r2, [r0, #60]	; 0x3c
		if (IntCounter == 8)
 800233c:	f000 83df 	beq.w	8002afe <ADC_Stream0_Handler+0x8b6>
		{
			IntCounter = 0;
		}
		__HAL_RCC_PLL2FRACN_ENABLE();
 8002340:	4a58      	ldr	r2, [pc, #352]	; (80024a4 <ADC_Stream0_Handler+0x25c>)
 8002342:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002344:	f043 0310 	orr.w	r3, r3, #16
 8002348:	62d3      	str	r3, [r2, #44]	; 0x2c
	// A dividing by 16, order 4, CIC is used. Then a 4096-entry buffer is filled, and
	// passed to the baseband interrupt routine, where it is additionally filtered with a
	// sync-compensating FIR, which also adds further stop band rejection and a decimation by 4
	//-------------------------------------------------------------------------

	k=BSIZE/2;  // BSIZE/2 to process BSIZE entries, two at a time
 800234a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800234e:	8023      	strh	r3, [r4, #0]
	asm("nop");
 8002350:	bf00      	nop
	while(k--)
 8002352:	f9b4 2000 	ldrsh.w	r2, [r4]
 8002356:	f102 3cff 	add.w	ip, r2, #4294967295
 800235a:	fa0f fc8c 	sxth.w	ip, ip
 800235e:	f8a4 c000 	strh.w	ip, [r4]
 8002362:	2a00      	cmp	r2, #0
 8002364:	f000 82f4 	beq.w	8002950 <ADC_Stream0_Handler+0x708>
 8002368:	4b5e      	ldr	r3, [pc, #376]	; (80024e4 <ADC_Stream0_Handler+0x29c>)
 800236a:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 800236e:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800256c <ADC_Stream0_Handler+0x324>
 8002372:	eef1 4a00 	vmov.f32	s9, #16	; 0x40800000  4.0
 8002376:	edd3 2a00 	vldr	s5, [r3]
 800237a:	4b5b      	ldr	r3, [pc, #364]	; (80024e8 <ADC_Stream0_Handler+0x2a0>)
 800237c:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 8002570 <ADC_Stream0_Handler+0x328>
 8002380:	ed93 1a00 	vldr	s2, [r3]
 8002384:	4b59      	ldr	r3, [pc, #356]	; (80024ec <ADC_Stream0_Handler+0x2a4>)
 8002386:	eddb 1a00 	vldr	s3, [fp]
 800238a:	ed93 7a00 	vldr	s14, [r3]
 800238e:	4b58      	ldr	r3, [pc, #352]	; (80024f0 <ADC_Stream0_Handler+0x2a8>)
 8002390:	edda 7a00 	vldr	s15, [sl]
 8002394:	eeb0 6a47 	vmov.f32	s12, s14
 8002398:	ed93 2a00 	vldr	s4, [r3]
 800239c:	4b55      	ldr	r3, [pc, #340]	; (80024f4 <ADC_Stream0_Handler+0x2ac>)
 800239e:	4e56      	ldr	r6, [pc, #344]	; (80024f8 <ADC_Stream0_Handler+0x2b0>)
 80023a0:	ed93 8a00 	vldr	s16, [r3]
 80023a4:	4b55      	ldr	r3, [pc, #340]	; (80024fc <ADC_Stream0_Handler+0x2b4>)
 80023a6:	4f56      	ldr	r7, [pc, #344]	; (8002500 <ADC_Stream0_Handler+0x2b8>)
 80023a8:	edd3 5a00 	vldr	s11, [r3]
 80023ac:	4b55      	ldr	r3, [pc, #340]	; (8002504 <ADC_Stream0_Handler+0x2bc>)
 80023ae:	f8df e1c4 	ldr.w	lr, [pc, #452]	; 8002574 <ADC_Stream0_Handler+0x32c>
 80023b2:	ed93 fa00 	vldr	s30, [r3]
 80023b6:	4b54      	ldr	r3, [pc, #336]	; (8002508 <ADC_Stream0_Handler+0x2c0>)
 80023b8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8002578 <ADC_Stream0_Handler+0x330>
 80023bc:	edd3 8a00 	vldr	s17, [r3]
 80023c0:	4b52      	ldr	r3, [pc, #328]	; (800250c <ADC_Stream0_Handler+0x2c4>)
 80023c2:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 800257c <ADC_Stream0_Handler+0x334>
 80023c6:	ed93 5a00 	vldr	s10, [r3]
 80023ca:	4b51      	ldr	r3, [pc, #324]	; (8002510 <ADC_Stream0_Handler+0x2c8>)
 80023cc:	4951      	ldr	r1, [pc, #324]	; (8002514 <ADC_Stream0_Handler+0x2cc>)
 80023ce:	edd3 fa00 	vldr	s31, [r3]
 80023d2:	4b51      	ldr	r3, [pc, #324]	; (8002518 <ADC_Stream0_Handler+0x2d0>)
 80023d4:	4a51      	ldr	r2, [pc, #324]	; (800251c <ADC_Stream0_Handler+0x2d4>)
 80023d6:	ed93 ba00 	vldr	s22, [r3]
 80023da:	4b51      	ldr	r3, [pc, #324]	; (8002520 <ADC_Stream0_Handler+0x2d8>)
 80023dc:	edd3 3a00 	vldr	s7, [r3]
 80023e0:	4b50      	ldr	r3, [pc, #320]	; (8002524 <ADC_Stream0_Handler+0x2dc>)
 80023e2:	ed93 9a00 	vldr	s18, [r3]
 80023e6:	4b50      	ldr	r3, [pc, #320]	; (8002528 <ADC_Stream0_Handler+0x2e0>)
 80023e8:	edd3 ba00 	vldr	s23, [r3]
 80023ec:	4b4f      	ldr	r3, [pc, #316]	; (800252c <ADC_Stream0_Handler+0x2e4>)
 80023ee:	ed93 3a00 	vldr	s6, [r3]
 80023f2:	4b4f      	ldr	r3, [pc, #316]	; (8002530 <ADC_Stream0_Handler+0x2e8>)
 80023f4:	edd3 9a00 	vldr	s19, [r3]
 80023f8:	4b4e      	ldr	r3, [pc, #312]	; (8002534 <ADC_Stream0_Handler+0x2ec>)
 80023fa:	ed93 da00 	vldr	s26, [r3]
 80023fe:	4b4e      	ldr	r3, [pc, #312]	; (8002538 <ADC_Stream0_Handler+0x2f0>)
 8002400:	edd3 6a00 	vldr	s13, [r3]
 8002404:	4b4d      	ldr	r3, [pc, #308]	; (800253c <ADC_Stream0_Handler+0x2f4>)
 8002406:	edcd 6a01 	vstr	s13, [sp, #4]
 800240a:	ed93 ca00 	vldr	s24, [r3]
 800240e:	4b4c      	ldr	r3, [pc, #304]	; (8002540 <ADC_Stream0_Handler+0x2f8>)
 8002410:	edd3 ea00 	vldr	s29, [r3]
 8002414:	4b4b      	ldr	r3, [pc, #300]	; (8002544 <ADC_Stream0_Handler+0x2fc>)
 8002416:	edd3 6a00 	vldr	s13, [r3]
 800241a:	4b4b      	ldr	r3, [pc, #300]	; (8002548 <ADC_Stream0_Handler+0x300>)
 800241c:	edcd 6a02 	vstr	s13, [sp, #8]
 8002420:	edd3 ca00 	vldr	s25, [r3]
 8002424:	4b49      	ldr	r3, [pc, #292]	; (800254c <ADC_Stream0_Handler+0x304>)
 8002426:	edd3 6a00 	vldr	s13, [r3]
 800242a:	4b49      	ldr	r3, [pc, #292]	; (8002550 <ADC_Stream0_Handler+0x308>)
 800242c:	edcd 6a05 	vstr	s13, [sp, #20]
 8002430:	edd3 6a00 	vldr	s13, [r3]
 8002434:	4b47      	ldr	r3, [pc, #284]	; (8002554 <ADC_Stream0_Handler+0x30c>)
 8002436:	edcd 6a08 	vstr	s13, [sp, #32]
 800243a:	edd3 6a00 	vldr	s13, [r3]
 800243e:	4b46      	ldr	r3, [pc, #280]	; (8002558 <ADC_Stream0_Handler+0x310>)
 8002440:	edcd 6a09 	vstr	s13, [sp, #36]	; 0x24
 8002444:	edd3 6a00 	vldr	s13, [r3]
 8002448:	4b44      	ldr	r3, [pc, #272]	; (800255c <ADC_Stream0_Handler+0x314>)
 800244a:	edcd 6a00 	vstr	s13, [sp]
 800244e:	edd3 6a00 	vldr	s13, [r3]
 8002452:	4b43      	ldr	r3, [pc, #268]	; (8002560 <ADC_Stream0_Handler+0x318>)
 8002454:	edcd 6a0a 	vstr	s13, [sp, #40]	; 0x28
 8002458:	edd3 6a00 	vldr	s13, [r3]
 800245c:	4b41      	ldr	r3, [pc, #260]	; (8002564 <ADC_Stream0_Handler+0x31c>)
 800245e:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8002462:	edd3 6a00 	vldr	s13, [r3]
 8002466:	4b40      	ldr	r3, [pc, #256]	; (8002568 <ADC_Stream0_Handler+0x320>)
 8002468:	edcd 6a06 	vstr	s13, [sp, #24]
 800246c:	edd3 6a00 	vldr	s13, [r3]
 8002470:	4663      	mov	r3, ip
 8002472:	f9b9 0000 	ldrsh.w	r0, [r9]
 8002476:	edcd 6a0e 	vstr	s13, [sp, #56]	; 0x38
 800247a:	edd6 6a00 	vldr	s13, [r6]
 800247e:	4684      	mov	ip, r0
 8002480:	4618      	mov	r0, r3
 8002482:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
 8002486:	edd7 6a00 	vldr	s13, [r7]
 800248a:	edcd 6a07 	vstr	s13, [sp, #28]
 800248e:	edde 6a00 	vldr	s13, [lr]
 8002492:	edcd 6a10 	vstr	s13, [sp, #64]	; 0x40
 8002496:	edd8 6a00 	vldr	s13, [r8]
 800249a:	edcd 6a11 	vstr	s13, [sp, #68]	; 0x44
 800249e:	e17a      	b.n	8002796 <ADC_Stream0_Handler+0x54e>
 80024a0:	24006195 	.word	0x24006195
 80024a4:	58024400 	.word	0x58024400
 80024a8:	240076c0 	.word	0x240076c0
 80024ac:	24000ed0 	.word	0x24000ed0
 80024b0:	2400610c 	.word	0x2400610c
 80024b4:	00000000 	.word	0x00000000
 80024b8:	3b000000 	.word	0x3b000000
 80024bc:	240005d0 	.word	0x240005d0
 80024c0:	20001800 	.word	0x20001800
 80024c4:	2400ac78 	.word	0x2400ac78
 80024c8:	24006190 	.word	0x24006190
 80024cc:	20001000 	.word	0x20001000
 80024d0:	240072ae 	.word	0x240072ae
 80024d4:	2400053c 	.word	0x2400053c
 80024d8:	240050ec 	.word	0x240050ec
 80024dc:	240050e0 	.word	0x240050e0
 80024e0:	ffff0007 	.word	0xffff0007
 80024e4:	24000544 	.word	0x24000544
 80024e8:	24000570 	.word	0x24000570
 80024ec:	24000574 	.word	0x24000574
 80024f0:	24000540 	.word	0x24000540
 80024f4:	24000588 	.word	0x24000588
 80024f8:	2400056c 	.word	0x2400056c
 80024fc:	2400058c 	.word	0x2400058c
 8002500:	240005c0 	.word	0x240005c0
 8002504:	2400054c 	.word	0x2400054c
 8002508:	24000580 	.word	0x24000580
 800250c:	24000584 	.word	0x24000584
 8002510:	24000548 	.word	0x24000548
 8002514:	20001808 	.word	0x20001808
 8002518:	24000598 	.word	0x24000598
 800251c:	20001008 	.word	0x20001008
 8002520:	2400059c 	.word	0x2400059c
 8002524:	24000554 	.word	0x24000554
 8002528:	24000590 	.word	0x24000590
 800252c:	24000594 	.word	0x24000594
 8002530:	24000550 	.word	0x24000550
 8002534:	240005a8 	.word	0x240005a8
 8002538:	240005ac 	.word	0x240005ac
 800253c:	2400055c 	.word	0x2400055c
 8002540:	240005a0 	.word	0x240005a0
 8002544:	240005a4 	.word	0x240005a4
 8002548:	24000558 	.word	0x24000558
 800254c:	240005b8 	.word	0x240005b8
 8002550:	240005bc 	.word	0x240005bc
 8002554:	24000564 	.word	0x24000564
 8002558:	240005b0 	.word	0x240005b0
 800255c:	240005b4 	.word	0x240005b4
 8002560:	24000560 	.word	0x24000560
 8002564:	240005c8 	.word	0x240005c8
 8002568:	240005cc 	.word	0x240005cc
 800256c:	24000578 	.word	0x24000578
 8002570:	2400057c 	.word	0x2400057c
 8002574:	240005c4 	.word	0x240005c4
 8002578:	24000568 	.word	0x24000568
 800257c:	2400053e 	.word	0x2400053e
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 2
		// now compute the couple of elements for the next step

		inER=tmp1R;  inOR=outR;                    inEI=tmp1I;  inOI=outI;
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 8002580:	eef0 6a65 	vmov.f32	s13, s11

		inE2Rold = inER;                           inE2Iold = inEI;
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;

		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 8002584:	0798      	lsls	r0, r3, #30
 8002586:	eeb0 6a45 	vmov.f32	s12, s10
		outR=(inOR+6.f*inO2Rold+inO2Rold2+4.f*(inER+inE2Rold)); outI=(inOI+6.f*inO2Iold+inO2Iold2+4.f*(inEI+inE2Iold));
 800258a:	ee3f fa2a 	vadd.f32	s30, s30, s21
 800258e:	eee8 6a04 	vfma.f32	s13, s16, s8
 8002592:	eea8 6a84 	vfma.f32	s12, s17, s8
 8002596:	ee7f fa8a 	vadd.f32	s31, s31, s20
 800259a:	eeef 6a24 	vfma.f32	s13, s30, s9
 800259e:	eeaf 6aa4 	vfma.f32	s12, s31, s9
 80025a2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80025a6:	ee36 6a07 	vadd.f32	s12, s12, s14
		if((k & 0x2)) // skip the if block for k multiple of 4 (in base zero),
 80025aa:	f100 811d 	bmi.w	80027e8 <ADC_Stream0_Handler+0x5a0>
		// now we have the input samples decimated by 4, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp2R;  inOR=outR;                    inEI=tmp2I;  inOI=outI;
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80025ae:	eef0 5a63 	vmov.f32	s11, s7

		inE3Rold  = inER;                          inE3Iold  = inEI;
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;

		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80025b2:	075d      	lsls	r5, r3, #29
 80025b4:	eeb0 5a43 	vmov.f32	s10, s6
		outR=(inOR+6.f*inO3Rold+inO3Rold2+4.f*(inER+inE3Rold)); outI=(inOI+6.f*inO3Iold+inO3Iold2+4.f*(inEI+inE3Iold));
 80025b8:	ee79 3a0e 	vadd.f32	s7, s18, s28
 80025bc:	eeeb 5a04 	vfma.f32	s11, s22, s8
 80025c0:	eeab 5a84 	vfma.f32	s10, s23, s8
 80025c4:	ee79 9aad 	vadd.f32	s19, s19, s27
 80025c8:	eee3 5aa4 	vfma.f32	s11, s7, s9
 80025cc:	eea9 5aa4 	vfma.f32	s10, s19, s9
 80025d0:	ee35 9aa6 	vadd.f32	s18, s11, s13
 80025d4:	ee75 9a06 	vadd.f32	s19, s10, s12
		if((k & 0x4)) // skip the if block for k multiple of 8 (in base zero),
 80025d8:	f100 8117 	bmi.w	800280a <ADC_Stream0_Handler+0x5c2>
		// at this point we have two elem. (tmp1R[even] and outR[odd] and also the I counterparts)
		// produced using 4 input samples, totalling a decimation by 8
		// now compute the couple of elements for the next step

		inER=tmp3R;  inOR=outR;                    inEI=tmp3I;  inOI=outI;
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80025dc:	ed9d 5a01 	vldr	s10, [sp, #4]

		inE4Rold = inER;                           inE4Iold = inEI;
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;

		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 80025e0:	0718      	lsls	r0, r3, #28
 80025e2:	eddd 5a02 	vldr	s11, [sp, #8]
 80025e6:	eead 5a04 	vfma.f32	s10, s26, s8
		outR=(inOR+6.f*inO4Rold+inO4Rold2+4.f*(inER+inE4Rold)); outI=(inOI+6.f*inO4Iold+inO4Iold2+4.f*(inEI+inE4Iold));
 80025ea:	eddd 3a04 	vldr	s7, [sp, #16]
 80025ee:	eeee 5a84 	vfma.f32	s11, s29, s8
 80025f2:	ed9d 3a03 	vldr	s6, [sp, #12]
 80025f6:	ee7c 3a23 	vadd.f32	s7, s24, s7
 80025fa:	ee73 ca2c 	vadd.f32	s25, s6, s25
 80025fe:	eea3 5aa4 	vfma.f32	s10, s7, s9
 8002602:	eeec 5aa4 	vfma.f32	s11, s25, s9
 8002606:	ee35 ca09 	vadd.f32	s24, s10, s18
 800260a:	ee75 caa9 	vadd.f32	s25, s11, s19
		if((k & 0x8)) // skip the if block for k multiple of 8 (in base zero),
 800260e:	f100 81a4 	bmi.w	800295a <ADC_Stream0_Handler+0x712>
		// now we have the input samples decimated by 8, even element in tmp2R, tmp2I,
		// and the odd element in outR, outI
		// now compute the couple of elements for the next step

		inER=tmp4R;  inOR=outR;                    inEI=tmp4I;  inOI=outI;
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002612:	ed9d fa08 	vldr	s30, [sp, #32]
		inE5Rold  = inER;                          inE5Iold  = inEI;
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;



		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002616:	f013 0010 	ands.w	r0, r3, #16
 800261a:	ed9d 3a05 	vldr	s6, [sp, #20]
 800261e:	eddd 5a00 	vldr	s11, [sp]
 8002622:	eddd fa0a 	vldr	s31, [sp, #40]	; 0x28
 8002626:	eea3 fa04 	vfma.f32	s30, s6, s8
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 800262a:	ed9d 5a0d 	vldr	s10, [sp, #52]	; 0x34
 800262e:	eee5 fa84 	vfma.f32	s31, s11, s8
 8002632:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8002636:	ee75 5a25 	vadd.f32	s11, s10, s11
 800263a:	ed9d 5a0c 	vldr	s10, [sp, #48]	; 0x30
 800263e:	eea5 faa4 	vfma.f32	s30, s11, s9
 8002642:	eddd 5a0b 	vldr	s11, [sp, #44]	; 0x2c
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 8002646:	900b      	str	r0, [sp, #44]	; 0x2c
		outR=(inOR+6.f*inO5Rold+inO5Rold2+4.f*(inER+inE5Rold)); outI=(inOI+6.f*inO5Iold+inO5Iold2+4.f*(inEI+inE5Iold));
 8002648:	ee75 5a25 	vadd.f32	s11, s10, s11
 800264c:	eee5 faa4 	vfma.f32	s31, s11, s9
 8002650:	ee3f fa0c 	vadd.f32	s30, s30, s24
 8002654:	ed8d fa09 	vstr	s30, [sp, #36]	; 0x24
 8002658:	ee7f faac 	vadd.f32	s31, s31, s25
		if((k & 0x10)) // skip the if block for k multiple of 10 (in base zero),
 800265c:	f040 819a 	bne.w	8002994 <ADC_Stream0_Handler+0x74c>
		// at this point we have two elem. (tmp3R[even] and outR[odd] and also the I counterparts)
		// produced with 4 of the previous elem, i.e. with 16 input samples, totalling
		// a decimation by 16. Now compute the couple of elements for the next step

		inER=tmp5R;  inOR=outR;                    inEI=tmp5I;  inOI=outI;
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002660:	eddd 3a06 	vldr	s7, [sp, #24]
		// we downscale it with a factor of 8388608, i.e. the gain of the CIC, i.e.	R^M = 64^4 = 16777216
		// divided by two, to compensate for the 3 dB loss caused by keeping just half of the band

		// create a block of BSIZE*4 entries, which will be then decimated by 4

		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002664:	ea4f 008c 	mov.w	r0, ip, lsl #2
 8002668:	eddd 5a0e 	vldr	s11, [sp, #56]	; 0x38
 800266c:	ed9d 5a10 	vldr	s10, [sp, #64]	; 0x40
 8002670:	eee3 5a84 	vfma.f32	s11, s7, s8
 8002674:	eddd 3a07 	vldr	s7, [sp, #28]
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002678:	ed9d fa0f 	vldr	s30, [sp, #60]	; 0x3c
 800267c:	eea3 5a84 	vfma.f32	s10, s7, s8
 8002680:	eddd 3a12 	vldr	s7, [sp, #72]	; 0x48
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 8002684:	4ddb      	ldr	r5, [pc, #876]	; (80029f4 <ADC_Stream0_Handler+0x7ac>)
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002686:	ee73 3a8f 	vadd.f32	s7, s7, s30
 800268a:	ed9d fa11 	vldr	s30, [sp, #68]	; 0x44
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 800268e:	4428      	add	r0, r5
 8002690:	4dd9      	ldr	r5, [pc, #868]	; (80029f8 <ADC_Stream0_Handler+0x7b0>)
 8002692:	eee3 5aa4 	vfma.f32	s11, s7, s9
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 8002696:	eddd 3a13 	vldr	s7, [sp, #76]	; 0x4c
 800269a:	ee73 3a8f 	vadd.f32	s7, s7, s30
 800269e:	ed9d fa09 	vldr	s30, [sp, #36]	; 0x24
 80026a2:	eea3 5aa4 	vfma.f32	s10, s7, s9
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80026a6:	eddf 3ad5 	vldr	s7, [pc, #852]	; 80029fc <ADC_Stream0_Handler+0x7b4>
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80026aa:	ee7f 5a25 	vadd.f32	s11, s30, s11
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80026ae:	ee65 5aa3 	vmul.f32	s11, s11, s7
		outR=(inOR+6.f*inO6Rold+inO6Rold2+4.f*(inER+inE6Rold)); outI=(inOI+6.f*inO6Iold+inO6Iold2+4.f*(inEI+inE6Iold));
 80026b2:	ee3f 5a85 	vadd.f32	s10, s31, s10
		Rbasedata[idx] = outR/8388608.f;    Ibasedata[idx++] = outI/8388608.f;  //decimate by 64
 80026b6:	ee25 5a23 	vmul.f32	s10, s10, s7
 80026ba:	ed80 5a00 	vstr	s10, [r0]
 80026be:	f10c 0001 	add.w	r0, ip, #1
 80026c2:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
 80026c6:	edcc 5a00 	vstr	s11, [ip]
 80026ca:	fa0f fc80 	sxth.w	ip, r0
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80026ce:	eddd 5a07 	vldr	s11, [sp, #28]
		//	  Rbasedata[idx] = outR/65536.f;    Ibasedata[idx++] = outI/65536.f; //decimate by 16

		if(idx < BSIZE*4)
 80026d2:	f5bc 6f00 	cmp.w	ip, #2048	; 0x800
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80026d6:	edcd 5a10 	vstr	s11, [sp, #64]	; 0x40
		if(idx < BSIZE*4)
 80026da:	f2c0 81cd 	blt.w	8002a78 <ADC_Stream0_Handler+0x830>
#endif


			// generate now an interrupt to signal the base band processing routine that it has a new buffer

		EXTI->SWIER1 |= GPIO_PIN_14;
 80026de:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80026e2:	eddd 5a00 	vldr	s11, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 80026e6:	eddd 3a06 	vldr	s7, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80026ea:	eeb0 5a68 	vmov.f32	s10, s17
		EXTI->SWIER1 |= GPIO_PIN_14;
 80026ee:	68a8      	ldr	r0, [r5, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80026f0:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80026f4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80026f8:	eef0 5a48 	vmov.f32	s11, s16
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80026fc:	edcd ea02 	vstr	s29, [sp, #8]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002700:	eeb0 8a67 	vmov.f32	s16, s15
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002704:	ed8d da01 	vstr	s26, [sp, #4]
 8002708:	eef0 ea69 	vmov.f32	s29, s19
 800270c:	eeb0 da49 	vmov.f32	s26, s18
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002710:	edcd 3a0e 	vstr	s7, [sp, #56]	; 0x38
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002714:	ed8d 3a08 	vstr	s6, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002718:	eef0 3a4b 	vmov.f32	s7, s22
 800271c:	eeb0 3a6b 	vmov.f32	s6, s23
		EXTI->SWIER1 |= GPIO_PIN_14;
 8002720:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002724:	eef0 ba46 	vmov.f32	s23, s12
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002728:	ed9d 7a0c 	vldr	s14, [sp, #48]	; 0x30
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800272c:	eeb0 ba66 	vmov.f32	s22, s13
		inE6Rold = inER;                           inE6Iold = inEI;
 8002730:	ed9d 6a13 	vldr	s12, [sp, #76]	; 0x4c
 8002734:	eddd 6a12 	vldr	s13, [sp, #72]	; 0x48
		idx = 0;
 8002738:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 800273c:	edcd fa07 	vstr	s31, [sp, #28]
 8002740:	ed8d fa06 	vstr	s30, [sp, #24]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002744:	edcd ca00 	vstr	s25, [sp]
 8002748:	ed8d ca05 	vstr	s24, [sp, #20]
		EXTI->SWIER1 |= GPIO_PIN_14;
 800274c:	60a8      	str	r0, [r5, #8]
		inE6Rold = inER;                           inE6Iold = inEI;
 800274e:	ed8d 6a11 	vstr	s12, [sp, #68]	; 0x44
 8002752:	edcd 6a0f 	vstr	s13, [sp, #60]	; 0x3c
		inE5Rold  = inER;                          inE5Iold  = inEI;
 8002756:	ed8d 7a0b 	vstr	s14, [sp, #44]	; 0x2c
 800275a:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
 800275e:	edcd 7a09 	vstr	s15, [sp, #36]	; 0x24
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002762:	eef0 9a6d 	vmov.f32	s19, s27
		inE4Rold = inER;                           inE4Iold = inEI;
 8002766:	eddd ca03 	vldr	s25, [sp, #12]
		inE3Rold  = inER;                          inE3Iold  = inEI;
 800276a:	eeb0 9a4e 	vmov.f32	s18, s28
		inE4Rold = inER;                           inE4Iold = inEI;
 800276e:	ed9d ca04 	vldr	s24, [sp, #16]
		inE2Rold = inER;                           inE2Iold = inEI;
 8002772:	eef0 fa4a 	vmov.f32	s31, s20
 8002776:	eeb0 fa6a 	vmov.f32	s30, s21
	while(k--)
 800277a:	3b01      	subs	r3, #1
 800277c:	eef0 7a61 	vmov.f32	s15, s3
 8002780:	eeb0 6a41 	vmov.f32	s12, s2
 8002784:	3108      	adds	r1, #8
 8002786:	b218      	sxth	r0, r3
 8002788:	3208      	adds	r2, #8
 800278a:	1c43      	adds	r3, r0, #1
 800278c:	d05a      	beq.n	8002844 <ADC_Stream0_Handler+0x5fc>
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 800278e:	eeb0 1a40 	vmov.f32	s2, s0
 8002792:	eef0 1a60 	vmov.f32	s3, s1
 8002796:	eeb0 7a62 	vmov.f32	s14, s5
 800279a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800279e:	ed51 2a02 	vldr	s5, [r1, #-8]
 80027a2:	eef0 6a42 	vmov.f32	s13, s4
 80027a6:	ed12 0a01 	vldr	s0, [r2, #-4]
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80027aa:	07c5      	lsls	r5, r0, #31
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80027ac:	ee32 2a87 	vadd.f32	s4, s5, s14
 80027b0:	b283      	uxth	r3, r0
		inER=*ptDataR++; inOR=*ptDataR++;          inEI=*ptDataI++; inOI=*ptDataI++;
 80027b2:	eeb0 7a60 	vmov.f32	s14, s1
 80027b6:	eea1 7a84 	vfma.f32	s14, s3, s8
 80027ba:	eea2 7a24 	vfma.f32	s14, s4, s9
 80027be:	ed12 2a02 	vldr	s4, [r2, #-8]
		outR=(inOR+6.f*inO1Rold+inO1Rold2+4.f*(inER+inE1Rold)); outI=(inOI+6.f*inO1Iold+inO1Iold2+4.f*(inEI+inE1Iold));
 80027c2:	ee76 6a82 	vadd.f32	s13, s13, s4
 80027c6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80027ca:	eeb0 7a40 	vmov.f32	s14, s0
 80027ce:	eea1 7a04 	vfma.f32	s14, s2, s8
 80027d2:	eea6 7aa4 	vfma.f32	s14, s13, s9
 80027d6:	ee36 7a07 	vadd.f32	s14, s12, s14
		if((k & 0x1))  // skip the if-block for k multiple of 2 (in base zero),
 80027da:	f57f aed1 	bpl.w	8002580 <ADC_Stream0_Handler+0x338>
			tmp1R = outR; tmp1I = outI;  // save the even element produced
 80027de:	eeb0 aa47 	vmov.f32	s20, s14
 80027e2:	eef0 aa67 	vmov.f32	s21, s15
 80027e6:	e7c8      	b.n	800277a <ADC_Stream0_Handler+0x532>
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80027e8:	eeb0 5a68 	vmov.f32	s10, s17
 80027ec:	eef0 5a48 	vmov.f32	s11, s16
 80027f0:	eef0 8a47 	vmov.f32	s17, s14
 80027f4:	eeb0 8a67 	vmov.f32	s16, s15
			tmp2R = outR; tmp2I = outI;  // save the even element produced
 80027f8:	eef0 da46 	vmov.f32	s27, s12
 80027fc:	eeb0 ea66 	vmov.f32	s28, s13
		inE2Rold = inER;                           inE2Iold = inEI;
 8002800:	eef0 fa4a 	vmov.f32	s31, s20
 8002804:	eeb0 fa6a 	vmov.f32	s30, s21
 8002808:	e7b7      	b.n	800277a <ADC_Stream0_Handler+0x532>
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800280a:	eeb0 3a6b 	vmov.f32	s6, s23
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 800280e:	edcd 9a03 	vstr	s19, [sp, #12]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002812:	eef0 3a4b 	vmov.f32	s7, s22
			tmp3R = outR; tmp3I = outI;  // save the even element produced
 8002816:	ed8d 9a04 	vstr	s18, [sp, #16]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800281a:	eeb0 5a68 	vmov.f32	s10, s17
 800281e:	eef0 5a48 	vmov.f32	s11, s16
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002822:	eef0 ba46 	vmov.f32	s23, s12
 8002826:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800282a:	eef0 8a47 	vmov.f32	s17, s14
 800282e:	eeb0 8a67 	vmov.f32	s16, s15
		inE3Rold  = inER;                          inE3Iold  = inEI;
 8002832:	eef0 9a6d 	vmov.f32	s19, s27
 8002836:	eeb0 9a4e 	vmov.f32	s18, s28
		inE2Rold = inER;                           inE2Iold = inEI;
 800283a:	eef0 fa4a 	vmov.f32	s31, s20
 800283e:	eeb0 fa6a 	vmov.f32	s30, s21
 8002842:	e79a      	b.n	800277a <ADC_Stream0_Handler+0x532>
 8002844:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8002848:	4603      	mov	r3, r0
 800284a:	f8a9 c000 	strh.w	ip, [r9]
 800284e:	edc8 7a00 	vstr	s15, [r8]
 8002852:	eddd 7a10 	vldr	s15, [sp, #64]	; 0x40
 8002856:	8023      	strh	r3, [r4, #0]
 8002858:	edce 7a00 	vstr	s15, [lr]
 800285c:	eddd 7a07 	vldr	s15, [sp, #28]
 8002860:	4b67      	ldr	r3, [pc, #412]	; (8002a00 <ADC_Stream0_Handler+0x7b8>)
 8002862:	edc7 7a00 	vstr	s15, [r7]
 8002866:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 800286a:	edc6 7a00 	vstr	s15, [r6]
 800286e:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 8002872:	edc3 7a00 	vstr	s15, [r3]
 8002876:	eddd 7a06 	vldr	s15, [sp, #24]
 800287a:	4b62      	ldr	r3, [pc, #392]	; (8002a04 <ADC_Stream0_Handler+0x7bc>)
 800287c:	edc3 7a00 	vstr	s15, [r3]
 8002880:	eddd 7a0b 	vldr	s15, [sp, #44]	; 0x2c
 8002884:	4b60      	ldr	r3, [pc, #384]	; (8002a08 <ADC_Stream0_Handler+0x7c0>)
 8002886:	edc3 7a00 	vstr	s15, [r3]
 800288a:	eddd 7a0a 	vldr	s15, [sp, #40]	; 0x28
 800288e:	4b5f      	ldr	r3, [pc, #380]	; (8002a0c <ADC_Stream0_Handler+0x7c4>)
 8002890:	edc3 7a00 	vstr	s15, [r3]
 8002894:	eddd 7a00 	vldr	s15, [sp]
 8002898:	4b5d      	ldr	r3, [pc, #372]	; (8002a10 <ADC_Stream0_Handler+0x7c8>)
 800289a:	edc3 7a00 	vstr	s15, [r3]
 800289e:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80028a2:	4b5c      	ldr	r3, [pc, #368]	; (8002a14 <ADC_Stream0_Handler+0x7cc>)
 80028a4:	edc3 7a00 	vstr	s15, [r3]
 80028a8:	eddd 7a08 	vldr	s15, [sp, #32]
 80028ac:	4b5a      	ldr	r3, [pc, #360]	; (8002a18 <ADC_Stream0_Handler+0x7d0>)
 80028ae:	edc3 7a00 	vstr	s15, [r3]
 80028b2:	eddd 7a05 	vldr	s15, [sp, #20]
 80028b6:	4b59      	ldr	r3, [pc, #356]	; (8002a1c <ADC_Stream0_Handler+0x7d4>)
 80028b8:	edc3 7a00 	vstr	s15, [r3]
 80028bc:	4b58      	ldr	r3, [pc, #352]	; (8002a20 <ADC_Stream0_Handler+0x7d8>)
 80028be:	eddd 7a02 	vldr	s15, [sp, #8]
 80028c2:	edc3 ca00 	vstr	s25, [r3]
 80028c6:	4b57      	ldr	r3, [pc, #348]	; (8002a24 <ADC_Stream0_Handler+0x7dc>)
 80028c8:	edc3 7a00 	vstr	s15, [r3]
 80028cc:	4b56      	ldr	r3, [pc, #344]	; (8002a28 <ADC_Stream0_Handler+0x7e0>)
 80028ce:	eddd 7a01 	vldr	s15, [sp, #4]
 80028d2:	edc3 ea00 	vstr	s29, [r3]
 80028d6:	4b55      	ldr	r3, [pc, #340]	; (8002a2c <ADC_Stream0_Handler+0x7e4>)
 80028d8:	ed83 ca00 	vstr	s24, [r3]
 80028dc:	4b54      	ldr	r3, [pc, #336]	; (8002a30 <ADC_Stream0_Handler+0x7e8>)
 80028de:	edc3 7a00 	vstr	s15, [r3]
 80028e2:	4b54      	ldr	r3, [pc, #336]	; (8002a34 <ADC_Stream0_Handler+0x7ec>)
 80028e4:	edca 1a00 	vstr	s3, [sl]
 80028e8:	ed83 da00 	vstr	s26, [r3]
 80028ec:	4b52      	ldr	r3, [pc, #328]	; (8002a38 <ADC_Stream0_Handler+0x7f0>)
 80028ee:	edcb 0a00 	vstr	s1, [fp]
 80028f2:	edc3 9a00 	vstr	s19, [r3]
 80028f6:	4b51      	ldr	r3, [pc, #324]	; (8002a3c <ADC_Stream0_Handler+0x7f4>)
 80028f8:	ed83 3a00 	vstr	s6, [r3]
 80028fc:	4b50      	ldr	r3, [pc, #320]	; (8002a40 <ADC_Stream0_Handler+0x7f8>)
 80028fe:	edc3 ba00 	vstr	s23, [r3]
 8002902:	4b50      	ldr	r3, [pc, #320]	; (8002a44 <ADC_Stream0_Handler+0x7fc>)
 8002904:	ed83 9a00 	vstr	s18, [r3]
 8002908:	4b4f      	ldr	r3, [pc, #316]	; (8002a48 <ADC_Stream0_Handler+0x800>)
 800290a:	edc3 3a00 	vstr	s7, [r3]
 800290e:	4b4f      	ldr	r3, [pc, #316]	; (8002a4c <ADC_Stream0_Handler+0x804>)
 8002910:	ed83 ba00 	vstr	s22, [r3]
 8002914:	4b4e      	ldr	r3, [pc, #312]	; (8002a50 <ADC_Stream0_Handler+0x808>)
 8002916:	edc3 fa00 	vstr	s31, [r3]
 800291a:	4b4e      	ldr	r3, [pc, #312]	; (8002a54 <ADC_Stream0_Handler+0x80c>)
 800291c:	ed83 5a00 	vstr	s10, [r3]
 8002920:	4b4d      	ldr	r3, [pc, #308]	; (8002a58 <ADC_Stream0_Handler+0x810>)
 8002922:	edc3 8a00 	vstr	s17, [r3]
 8002926:	4b4d      	ldr	r3, [pc, #308]	; (8002a5c <ADC_Stream0_Handler+0x814>)
 8002928:	ed83 fa00 	vstr	s30, [r3]
 800292c:	4b4c      	ldr	r3, [pc, #304]	; (8002a60 <ADC_Stream0_Handler+0x818>)
 800292e:	edc3 5a00 	vstr	s11, [r3]
 8002932:	4b4c      	ldr	r3, [pc, #304]	; (8002a64 <ADC_Stream0_Handler+0x81c>)
 8002934:	ed83 8a00 	vstr	s16, [r3]
 8002938:	4b4b      	ldr	r3, [pc, #300]	; (8002a68 <ADC_Stream0_Handler+0x820>)
 800293a:	ed83 2a00 	vstr	s4, [r3]
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <ADC_Stream0_Handler+0x824>)
 8002940:	ed83 1a00 	vstr	s2, [r3]
 8002944:	4b4a      	ldr	r3, [pc, #296]	; (8002a70 <ADC_Stream0_Handler+0x828>)
 8002946:	ed83 0a00 	vstr	s0, [r3]
 800294a:	4b4a      	ldr	r3, [pc, #296]	; (8002a74 <ADC_Stream0_Handler+0x82c>)
 800294c:	edc3 2a00 	vstr	s5, [r3]
		}

		// LED_YELLOW_OFF;

	}
 8002950:	b015      	add	sp, #84	; 0x54
 8002952:	ecbd 8b10 	vpop	{d8-d15}
 8002956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 800295a:	eeb0 3a6b 	vmov.f32	s6, s23
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800295e:	edcd ea02 	vstr	s29, [sp, #8]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002962:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002966:	ed8d da01 	vstr	s26, [sp, #4]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800296a:	eeb0 5a68 	vmov.f32	s10, s17
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 800296e:	edcd ca0c 	vstr	s25, [sp, #48]	; 0x30
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002972:	eef0 5a48 	vmov.f32	s11, s16
			tmp4R = outR; tmp4I = outI;  // save the even element produced
 8002976:	ed8d ca0d 	vstr	s24, [sp, #52]	; 0x34
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 800297a:	eef0 ea69 	vmov.f32	s29, s19
 800297e:	eeb0 da49 	vmov.f32	s26, s18
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002982:	eef0 ba46 	vmov.f32	s23, s12
 8002986:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 800298a:	eef0 8a47 	vmov.f32	s17, s14
 800298e:	eeb0 8a67 	vmov.f32	s16, s15
 8002992:	e6e6      	b.n	8002762 <ADC_Stream0_Handler+0x51a>
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002994:	eddd 5a00 	vldr	s11, [sp]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002998:	eeb0 3a6b 	vmov.f32	s6, s23
 800299c:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80029a0:	edcd ea02 	vstr	s29, [sp, #8]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029a4:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029a8:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029ac:	eddd 5a05 	vldr	s11, [sp, #20]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80029b0:	eef0 ea69 	vmov.f32	s29, s19
 80029b4:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029b8:	eef0 ba46 	vmov.f32	s23, s12
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 80029bc:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029c0:	edcd 5a08 	vstr	s11, [sp, #32]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 80029c4:	eeb0 ba66 	vmov.f32	s22, s13
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029c8:	edcd ca00 	vstr	s25, [sp]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029cc:	eef0 8a47 	vmov.f32	s17, s14
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 80029d0:	ed8d ca05 	vstr	s24, [sp, #20]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029d4:	eef0 5a48 	vmov.f32	s11, s16
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80029d8:	edcd fa13 	vstr	s31, [sp, #76]	; 0x4c
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 80029dc:	eeb0 8a67 	vmov.f32	s16, s15
			tmp5R = outR; tmp5I = outI;  // save the even element produced
 80029e0:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 80029e4:	edcd 7a12 	vstr	s15, [sp, #72]	; 0x48
		inE5Rold  = inER;                          inE5Iold  = inEI;
 80029e8:	eddd 7a0c 	vldr	s15, [sp, #48]	; 0x30
 80029ec:	edcd 7a0b 	vstr	s15, [sp, #44]	; 0x2c
 80029f0:	e6b3      	b.n	800275a <ADC_Stream0_Handler+0x512>
 80029f2:	bf00      	nop
 80029f4:	2000d800 	.word	0x2000d800
 80029f8:	2000f800 	.word	0x2000f800
 80029fc:	34000000 	.word	0x34000000
 8002a00:	240005cc 	.word	0x240005cc
 8002a04:	240005c8 	.word	0x240005c8
 8002a08:	24000560 	.word	0x24000560
 8002a0c:	240005b4 	.word	0x240005b4
 8002a10:	240005b0 	.word	0x240005b0
 8002a14:	24000564 	.word	0x24000564
 8002a18:	240005bc 	.word	0x240005bc
 8002a1c:	240005b8 	.word	0x240005b8
 8002a20:	24000558 	.word	0x24000558
 8002a24:	240005a4 	.word	0x240005a4
 8002a28:	240005a0 	.word	0x240005a0
 8002a2c:	2400055c 	.word	0x2400055c
 8002a30:	240005ac 	.word	0x240005ac
 8002a34:	240005a8 	.word	0x240005a8
 8002a38:	24000550 	.word	0x24000550
 8002a3c:	24000594 	.word	0x24000594
 8002a40:	24000590 	.word	0x24000590
 8002a44:	24000554 	.word	0x24000554
 8002a48:	2400059c 	.word	0x2400059c
 8002a4c:	24000598 	.word	0x24000598
 8002a50:	24000548 	.word	0x24000548
 8002a54:	24000584 	.word	0x24000584
 8002a58:	24000580 	.word	0x24000580
 8002a5c:	2400054c 	.word	0x2400054c
 8002a60:	2400058c 	.word	0x2400058c
 8002a64:	24000588 	.word	0x24000588
 8002a68:	24000540 	.word	0x24000540
 8002a6c:	24000574 	.word	0x24000574
 8002a70:	24000570 	.word	0x24000570
 8002a74:	24000544 	.word	0x24000544
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a78:	eddd 5a06 	vldr	s11, [sp, #24]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a7c:	eeb0 3a6b 	vmov.f32	s6, s23
 8002a80:	eef0 3a4b 	vmov.f32	s7, s22
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002a84:	edcd ea02 	vstr	s29, [sp, #8]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002a88:	edcd 5a0e 	vstr	s11, [sp, #56]	; 0x38
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002a8c:	eeb0 5a68 	vmov.f32	s10, s17
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002a90:	eddd 5a00 	vldr	s11, [sp]
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002a94:	eef0 ea69 	vmov.f32	s29, s19
 8002a98:	ed8d da01 	vstr	s26, [sp, #4]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002a9c:	eef0 ba46 	vmov.f32	s23, s12
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002aa0:	edcd 5a0a 	vstr	s11, [sp, #40]	; 0x28
		inO4Rold2 = inO4Rold; inO4Rold = inOR;     inO4Iold2 = inO4Iold; inO4Iold = inOI;
 8002aa4:	eeb0 da49 	vmov.f32	s26, s18
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002aa8:	eddd 5a05 	vldr	s11, [sp, #20]
		inO3Rold2 = inO3Rold; inO3Rold = inOR;     inO3Iold2 = inO3Iold; inO3Iold = inOI;
 8002aac:	eeb0 ba66 	vmov.f32	s22, s13
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002ab0:	eef0 8a47 	vmov.f32	s17, s14
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002ab4:	edcd fa07 	vstr	s31, [sp, #28]
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002ab8:	edcd 5a08 	vstr	s11, [sp, #32]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002abc:	eef0 5a48 	vmov.f32	s11, s16
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002ac0:	ed9d 8a09 	vldr	s16, [sp, #36]	; 0x24
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002ac4:	edcd ca00 	vstr	s25, [sp]
		inO6Rold2 = inO6Rold; inO6Rold = inOR;     inO6Iold2 = inO6Iold; inO6Iold = inOI;
 8002ac8:	ed8d 8a06 	vstr	s16, [sp, #24]
		inO2Rold2 = inO2Rold; inO2Rold = inOR;     inO2Iold2 = inO2Iold; inO2Iold = inOI;
 8002acc:	eeb0 8a67 	vmov.f32	s16, s15
		inE6Rold = inER;                           inE6Iold = inEI;
 8002ad0:	eddd 7a13 	vldr	s15, [sp, #76]	; 0x4c
		inO5Rold2 = inO5Rold; inO5Rold = inOR;     inO5Iold2 = inO5Iold; inO5Iold = inOI;
 8002ad4:	ed8d ca05 	vstr	s24, [sp, #20]
		inE6Rold = inER;                           inE6Iold = inEI;
 8002ad8:	edcd 7a11 	vstr	s15, [sp, #68]	; 0x44
 8002adc:	eddd 7a12 	vldr	s15, [sp, #72]	; 0x48
 8002ae0:	edcd 7a0f 	vstr	s15, [sp, #60]	; 0x3c
 8002ae4:	e780      	b.n	80029e8 <ADC_Stream0_Handler+0x7a0>
		SDR_ComputeLO(LOfreq + cwpitch);  // prepare next LO buffer
 8002ae6:	4a07      	ldr	r2, [pc, #28]	; (8002b04 <ADC_Stream0_Handler+0x8bc>)
 8002ae8:	4b07      	ldr	r3, [pc, #28]	; (8002b08 <ADC_Stream0_Handler+0x8c0>)
 8002aea:	ed92 0a00 	vldr	s0, [r2]
 8002aee:	edd3 7a00 	vldr	s15, [r3]
 8002af2:	ee30 0a27 	vadd.f32	s0, s0, s15
 8002af6:	f000 f809 	bl	8002b0c <SDR_ComputeLO>
 8002afa:	f7ff bbc2 	b.w	8002282 <ADC_Stream0_Handler+0x3a>
			IntCounter = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	802b      	strh	r3, [r5, #0]
 8002b02:	e41d      	b.n	8002340 <ADC_Stream0_Handler+0xf8>
 8002b04:	2400610c 	.word	0x2400610c
 8002b08:	24007ad8 	.word	0x24007ad8

08002b0c <SDR_ComputeLO>:

#include <arm_const_structs.h>

//------------------------------------------------------------------------------
void SDR_ComputeLO(float32_t freq)
{
 8002b0c:	b538      	push	{r3, r4, r5, lr}
	uint16_t        k;
	float           *pBufR=LO_R, *pBufI=LO_I;
	static float    costheta, sintheta, oldfreq = 1.e9f, ym1i=1.f, ym1q=0.f,
			ypi, ypq, tmpi, gain=1.f;

	if (oldfreq != freq)
 8002b0e:	4b51      	ldr	r3, [pc, #324]	; (8002c54 <SDR_ComputeLO+0x148>)
 8002b10:	edd3 7a00 	vldr	s15, [r3]
 8002b14:	eef4 7a40 	vcmp.f32	s15, s0
{
 8002b18:	ed2d 8b04 	vpush	{d8-d9}
	if (oldfreq != freq)
 8002b1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b20:	d175      	bne.n	8002c0e <SDR_ComputeLO+0x102>
	// Coupled Quadrature Oscillator with level stabilization
	while(k)
	{                    
		// loop partially unrolled for performance

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b22:	4a4d      	ldr	r2, [pc, #308]	; (8002c58 <SDR_ComputeLO+0x14c>)
 8002b24:	4b4d      	ldr	r3, [pc, #308]	; (8002c5c <SDR_ComputeLO+0x150>)
 8002b26:	ed92 8a00 	vldr	s16, [r2]
 8002b2a:	ed93 7a00 	vldr	s14, [r3]
 8002b2e:	4c4c      	ldr	r4, [pc, #304]	; (8002c60 <SDR_ComputeLO+0x154>)
 8002b30:	4d4c      	ldr	r5, [pc, #304]	; (8002c64 <SDR_ComputeLO+0x158>)
 8002b32:	484d      	ldr	r0, [pc, #308]	; (8002c68 <SDR_ComputeLO+0x15c>)
 8002b34:	4b4d      	ldr	r3, [pc, #308]	; (8002c6c <SDR_ComputeLO+0x160>)
 8002b36:	edd4 5a00 	vldr	s11, [r4]
 8002b3a:	edd5 7a00 	vldr	s15, [r5]
 8002b3e:	f503 6100 	add.w	r1, r3, #2048	; 0x800
 8002b42:	edd0 6a00 	vldr	s13, [r0]
 8002b46:	4a4a      	ldr	r2, [pc, #296]	; (8002c70 <SDR_ComputeLO+0x164>)
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b48:	ee27 6a88 	vmul.f32	s12, s15, s16
	while(k)
 8002b4c:	3210      	adds	r2, #16
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b4e:	ee67 7a67 	vnmul.f32	s15, s14, s15
	while(k)
 8002b52:	3310      	adds	r3, #16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b54:	eea5 6a87 	vfma.f32	s12, s11, s14
	while(k)
 8002b58:	428b      	cmp	r3, r1
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b5a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b5e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b62:	ee67 7aa6 	vmul.f32	s15, s15, s13
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b66:	ee26 5a08 	vmul.f32	s10, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b6a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b6e:	ee67 5a46 	vnmul.f32	s11, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b72:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b76:	eea7 5a87 	vfma.f32	s10, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b7a:	eee7 5a88 	vfma.f32	s11, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b7e:	ee26 5a85 	vmul.f32	s10, s13, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b82:	ee66 5aa5 	vmul.f32	s11, s13, s11
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b86:	ee25 6a08 	vmul.f32	s12, s10, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b8a:	ed02 5a07 	vstr	s10, [r2, #-28]	; 0xffffffe4
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b8e:	ee67 7a45 	vnmul.f32	s15, s14, s10
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b92:	ed43 5a07 	vstr	s11, [r3, #-28]	; 0xffffffe4
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b96:	eea5 6a87 	vfma.f32	s12, s11, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002b9a:	eee5 7a88 	vfma.f32	s15, s11, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002b9e:	ee26 6a86 	vmul.f32	s12, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002ba2:	ee66 7aa7 	vmul.f32	s15, s13, s15
		ym1i = tmpi;

		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002ba6:	ee66 5a08 	vmul.f32	s11, s12, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002baa:	ed02 6a06 	vstr	s12, [r2, #-24]	; 0xffffffe8
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002bae:	ee27 5a46 	vnmul.f32	s10, s14, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002bb2:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002bb6:	eeb0 6a65 	vmov.f32	s12, s11
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002bba:	eea7 5a88 	vfma.f32	s10, s15, s16
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002bbe:	eea7 6a87 	vfma.f32	s12, s15, s14
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002bc2:	ee66 5a85 	vmul.f32	s11, s13, s10
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002bc6:	ee66 7a86 	vmul.f32	s15, s13, s12
		ypi  = ym1i * costheta - ym1q * sintheta; *pBufR++ = tmpi = ypi * gain;
 8002bca:	ed43 5a05 	vstr	s11, [r3, #-20]	; 0xffffffec
		ypq  = ym1i * sintheta + ym1q * costheta; *pBufI++ = ym1q = ypq * gain;  
 8002bce:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(k)
 8002bd2:	d1b9      	bne.n	8002b48 <SDR_ComputeLO+0x3c>
		ym1i = tmpi;

		k--;
	}
	// compute the gain to be applied to stabilize the level
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002bd4:	ee66 6a06 	vmul.f32	s13, s12, s12
 8002bd8:	edc5 7a00 	vstr	s15, [r5]
 8002bdc:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8002c74 <SDR_ComputeLO+0x168>
 8002be0:	eddf 4a25 	vldr	s9, [pc, #148]	; 8002c78 <SDR_ComputeLO+0x16c>
 8002be4:	eef0 7a66 	vmov.f32	s15, s13
 8002be8:	4a24      	ldr	r2, [pc, #144]	; (8002c7c <SDR_ComputeLO+0x170>)
 8002bea:	4b25      	ldr	r3, [pc, #148]	; (8002c80 <SDR_ComputeLO+0x174>)
 8002bec:	ed82 5a00 	vstr	s10, [r2]
 8002bf0:	eee5 7a05 	vfma.f32	s15, s10, s10
 8002bf4:	ed83 6a00 	vstr	s12, [r3]
 8002bf8:	edc4 5a00 	vstr	s11, [r4]
}	
 8002bfc:	ecbd 8b04 	vpop	{d8-d9}
	gain = (8192.5f - (ypi * ypi + ypq * ypq))/8192.f; //was (8192.5f - (ypi * ypi + ypq * ypq))/8192.f;
 8002c00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c04:	ee67 7aa4 	vmul.f32	s15, s15, s9
 8002c08:	edc0 7a00 	vstr	s15, [r0]
}	
 8002c0c:	bd38      	pop	{r3, r4, r5, pc}
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002c0e:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8002c84 <SDR_ComputeLO+0x178>
 8002c12:	4a1d      	ldr	r2, [pc, #116]	; (8002c88 <SDR_ComputeLO+0x17c>)
 8002c14:	ee60 7a27 	vmul.f32	s15, s0, s15
		oldfreq  =  freq;
 8002c18:	ed83 0a00 	vstr	s0, [r3]
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002c1c:	ed92 7a00 	vldr	s14, [r2]
 8002c20:	ee87 9a87 	vdiv.f32	s18, s15, s14
 8002c24:	eeb7 9ac9 	vcvt.f64.f32	d9, s18
 8002c28:	eeb0 0b49 	vmov.f64	d0, d9
 8002c2c:	f012 f914 	bl	8014e58 <cos>
 8002c30:	eeb7 8bc0 	vcvt.f32.f64	s16, d0
 8002c34:	4b08      	ldr	r3, [pc, #32]	; (8002c58 <SDR_ComputeLO+0x14c>)
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002c36:	eeb0 0b49 	vmov.f64	d0, d9
		costheta =  cos(TWOPI * freq / SamplingRate);
 8002c3a:	ed83 8a00 	vstr	s16, [r3]
		sintheta = -sin(TWOPI * freq / SamplingRate);
 8002c3e:	f012 f957 	bl	8014ef0 <sin>
 8002c42:	eeb7 7bc0 	vcvt.f32.f64	s14, d0
 8002c46:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <SDR_ComputeLO+0x150>)
 8002c48:	eeb1 7a47 	vneg.f32	s14, s14
 8002c4c:	ed83 7a00 	vstr	s14, [r3]
 8002c50:	e76d      	b.n	8002b2e <SDR_ComputeLO+0x22>
 8002c52:	bf00      	nop
 8002c54:	24000204 	.word	0x24000204
 8002c58:	240005d4 	.word	0x240005d4
 8002c5c:	240005dc 	.word	0x240005dc
 8002c60:	24000208 	.word	0x24000208
 8002c64:	240005f4 	.word	0x240005f4
 8002c68:	24000200 	.word	0x24000200
 8002c6c:	2400591c 	.word	0x2400591c
 8002c70:	2400511c 	.word	0x2400511c
 8002c74:	46000200 	.word	0x46000200
 8002c78:	39000000 	.word	0x39000000
 8002c7c:	240005f8 	.word	0x240005f8
 8002c80:	240005fc 	.word	0x240005fc
 8002c84:	40c90fdb 	.word	0x40c90fdb
 8002c88:	24006134 	.word	0x24006134

08002c8c <SDR_2R_toC_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time
	while(blkCnt)
 8002c8c:	089b      	lsrs	r3, r3, #2
 8002c8e:	d028      	beq.n	8002ce2 <SDR_2R_toC_f32+0x56>
 8002c90:	3010      	adds	r0, #16
 8002c92:	3110      	adds	r1, #16
 8002c94:	3220      	adds	r2, #32
	{
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002c96:	f850 cc10 	ldr.w	ip, [r0, #-16]
	while(blkCnt)
 8002c9a:	3110      	adds	r1, #16
 8002c9c:	3010      	adds	r0, #16
 8002c9e:	3b01      	subs	r3, #1
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ca0:	f842 cc20 	str.w	ip, [r2, #-32]
	while(blkCnt)
 8002ca4:	f102 0220 	add.w	r2, r2, #32
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002ca8:	f851 cc20 	ldr.w	ip, [r1, #-32]
 8002cac:	f842 cc3c 	str.w	ip, [r2, #-60]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002cb0:	f850 cc1c 	ldr.w	ip, [r0, #-28]
 8002cb4:	f842 cc38 	str.w	ip, [r2, #-56]
 8002cb8:	f851 cc1c 	ldr.w	ip, [r1, #-28]
 8002cbc:	f842 cc34 	str.w	ip, [r2, #-52]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002cc0:	f850 cc18 	ldr.w	ip, [r0, #-24]
 8002cc4:	f842 cc30 	str.w	ip, [r2, #-48]
 8002cc8:	f851 cc18 	ldr.w	ip, [r1, #-24]
 8002ccc:	f842 cc2c 	str.w	ip, [r2, #-44]
		*pDst++ = *pSrcA++;  *pDst++ = *pSrcB++;
 8002cd0:	f850 cc14 	ldr.w	ip, [r0, #-20]
 8002cd4:	f842 cc28 	str.w	ip, [r2, #-40]
 8002cd8:	f851 cc14 	ldr.w	ip, [r1, #-20]
 8002cdc:	f842 cc24 	str.w	ip, [r2, #-36]
	while(blkCnt)
 8002ce0:	d1d9      	bne.n	8002c96 <SDR_2R_toC_f32+0xa>

		blkCnt--;
	}
}
 8002ce2:	4770      	bx	lr

08002ce4 <SDR_downconvert_f32>:
//---------------------------------------------------------------------------------------
// Multiply the real signal vector by the complex NCO vector producing the zeroIF
// complex vector, and at the same time convert to floating point also using
// the smoothed average ADC offset computed by the DMA2_Stream0_IRQHandler routine
void SDR_downconvert_f32(uint16_t* signal, float offset, float* zeroIF_R, float* zeroIF_I)
{
 8002ce4:	4b35      	ldr	r3, [pc, #212]	; (8002dbc <SDR_downconvert_f32+0xd8>)
	float  tmp1, tmp2, tmp3, tmp4, *LOI=LO_R, *LOR=LO_I;
	uint16_t *pt = signal;

	// loop Unrolling
	blkCnt = BSIZE >> 2u;   // loop unrolling.  Compute 4 outputs at a time
	while(blkCnt)
 8002ce6:	3110      	adds	r1, #16
 8002ce8:	3210      	adds	r2, #16
 8002cea:	3008      	adds	r0, #8
		tmp2=((*(pt+1)-offset)) / 2048.f;
		tmp1 = tmp2;
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3 = tmp4;
#else
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002cec:	eddf 5a34 	vldr	s11, [pc, #208]	; 8002dc0 <SDR_downconvert_f32+0xdc>
 8002cf0:	f503 6c00 	add.w	ip, r3, #2048	; 0x800
{
 8002cf4:	b510      	push	{r4, lr}
 8002cf6:	4c33      	ldr	r4, [pc, #204]	; (8002dc4 <SDR_downconvert_f32+0xe0>)
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002cf8:	f830 ec08 	ldrh.w	lr, [r0, #-8]
	while(blkCnt)
 8002cfc:	3110      	adds	r1, #16
		tmp4=((*(pt+3)-offset)) / 2048.f;
		tmp3=((*(pt+2)-offset)) / 2048.f;
#endif


		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002cfe:	ed13 5a04 	vldr	s10, [r3, #-16]
	while(blkCnt)
 8002d02:	3410      	adds	r4, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002d04:	ee06 ea10 	vmov	s12, lr
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002d08:	f830 ec06 	ldrh.w	lr, [r0, #-6]
	while(blkCnt)
 8002d0c:	3310      	adds	r3, #16
 8002d0e:	3210      	adds	r2, #16
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002d10:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002d14:	ee06 ea90 	vmov	s13, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002d18:	f830 ec02 	ldrh.w	lr, [r0, #-2]
	while(blkCnt)
 8002d1c:	4563      	cmp	r3, ip
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002d1e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	while(blkCnt)
 8002d22:	f100 0008 	add.w	r0, r0, #8
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002d26:	ee36 6a40 	vsub.f32	s12, s12, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002d2a:	ee07 ea90 	vmov	s15, lr
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002d2e:	f830 ec0c 	ldrh.w	lr, [r0, #-12]
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002d32:	ee76 6ac0 	vsub.f32	s13, s13, s0
		tmp1=((*(pt)  -offset)) / 2048.f;
 8002d36:	ee26 6a25 	vmul.f32	s12, s12, s11
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002d3a:	ee07 ea10 	vmov	s14, lr
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002d3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		tmp2=((*(pt+1)-offset)) / 2048.f;
 8002d42:	ee66 6aa5 	vmul.f32	s13, s13, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002d46:	ee25 5a06 	vmul.f32	s10, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002d4a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002d4e:	ee77 7ac0 	vsub.f32	s15, s15, s0
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002d52:	ed01 5a08 	vstr	s10, [r1, #-32]	; 0xffffffe0
 8002d56:	ed14 5a08 	vldr	s10, [r4, #-32]	; 0xffffffe0
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002d5a:	ee37 7a40 	vsub.f32	s14, s14, s0
		tmp4=((*(pt+3)-offset)) / 2048.f;
 8002d5e:	ee67 7aa5 	vmul.f32	s15, s15, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002d62:	ee25 6a06 	vmul.f32	s12, s10, s12
		tmp3=((*(pt+2)-offset)) / 2048.f;
 8002d66:	ee27 7a25 	vmul.f32	s14, s14, s11
		*zeroIF_R++ = *LOR++ * tmp1;  *zeroIF_I++ = *LOI++ * tmp1;
 8002d6a:	ed02 6a08 	vstr	s12, [r2, #-32]	; 0xffffffe0
		*zeroIF_R++ = *LOR++ * tmp2;  *zeroIF_I++ = *LOI++ * tmp2;
 8002d6e:	ed13 6a07 	vldr	s12, [r3, #-28]	; 0xffffffe4
 8002d72:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002d76:	ed01 6a07 	vstr	s12, [r1, #-28]	; 0xffffffe4
 8002d7a:	ed14 6a07 	vldr	s12, [r4, #-28]	; 0xffffffe4
 8002d7e:	ee66 6a26 	vmul.f32	s13, s12, s13
 8002d82:	ed42 6a07 	vstr	s13, [r2, #-28]	; 0xffffffe4
		*zeroIF_R++ = *LOR++ * tmp3;  *zeroIF_I++ = *LOI++ * tmp3;
 8002d86:	ed53 6a06 	vldr	s13, [r3, #-24]	; 0xffffffe8
 8002d8a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8002d8e:	ed41 6a06 	vstr	s13, [r1, #-24]	; 0xffffffe8
 8002d92:	ed54 6a06 	vldr	s13, [r4, #-24]	; 0xffffffe8
 8002d96:	ee26 7a87 	vmul.f32	s14, s13, s14
 8002d9a:	ed02 7a06 	vstr	s14, [r2, #-24]	; 0xffffffe8
		*zeroIF_R++ = *LOR++ * tmp4;  *zeroIF_I++ = *LOI++ * tmp4;
 8002d9e:	ed13 7a05 	vldr	s14, [r3, #-20]	; 0xffffffec
 8002da2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002da6:	ed01 7a05 	vstr	s14, [r1, #-20]	; 0xffffffec
 8002daa:	ed14 7a05 	vldr	s14, [r4, #-20]	; 0xffffffec
 8002dae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002db2:	ed42 7a05 	vstr	s15, [r2, #-20]	; 0xffffffec
	while(blkCnt)
 8002db6:	d19f      	bne.n	8002cf8 <SDR_downconvert_f32+0x14>
		pt += 4;
		blkCnt--;
	}	
}
 8002db8:	bd10      	pop	{r4, pc}
 8002dba:	bf00      	nop
 8002dbc:	2400511c 	.word	0x2400511c
 8002dc0:	3a000000 	.word	0x3a000000
 8002dc4:	2400591c 	.word	0x2400591c

08002dc8 <SDR_float_to_DAC_audio>:
//---------------------------------------------------------------------------------------
// Convert back from floating point to short words, applying the volume setting
void SDR_float_to_DAC_audio(float *pSrc, short *pDst, uint16_t blockSize)
{
 8002dc8:	b410      	push	{r4}
	short *AudioBuffer;

	AudioBuffer = pDst;

	/* loop Unrolling */
	blkCnt = blockSize >> 2u;   // loop unrolling.  Compute 4 outputs at a time
 8002dca:	0894      	lsrs	r4, r2, #2
	while(blkCnt--)
 8002dcc:	2c00      	cmp	r4, #0
 8002dce:	d057      	beq.n	8002e80 <SDR_float_to_DAC_audio+0xb8>
 8002dd0:	1e63      	subs	r3, r4, #1
	{
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002dd2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002dd6:	fa1f fc83 	uxth.w	ip, r3
 8002dda:	4b2c      	ldr	r3, [pc, #176]	; (8002e8c <SDR_float_to_DAC_audio+0xc4>)
 8002ddc:	edd3 7a00 	vldr	s15, [r3]
 8002de0:	f100 0310 	add.w	r3, r0, #16
 8002de4:	3020      	adds	r0, #32
 8002de6:	eb00 1c0c 	add.w	ip, r0, ip, lsl #4
 8002dea:	f101 0008 	add.w	r0, r1, #8
 8002dee:	eeb0 5a47 	vmov.f32	s10, s14
 8002df2:	ed53 5a04 	vldr	s11, [r3, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002df6:	ed13 6a03 	vldr	s12, [r3, #-12]
	while(blkCnt--)
 8002dfa:	3008      	adds	r0, #8
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002dfc:	ed53 6a02 	vldr	s13, [r3, #-8]
	while(blkCnt--)
 8002e00:	3310      	adds	r3, #16
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e02:	eea5 5aa7 	vfma.f32	s10, s11, s15
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e06:	ed53 4a05 	vldr	s9, [r3, #-20]	; 0xffffffec
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e0a:	eef0 5a47 	vmov.f32	s11, s14
	while(blkCnt--)
 8002e0e:	459c      	cmp	ip, r3
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e10:	eee7 5a86 	vfma.f32	s11, s15, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e14:	eeb0 6a47 	vmov.f32	s12, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e18:	eebe 5aea 	vcvt.s32.f32	s10, s10, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e1c:	eea7 6aa6 	vfma.f32	s12, s15, s13
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e20:	eef0 6a47 	vmov.f32	s13, s14
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e24:	ee15 4a10 	vmov	r4, s10
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e28:	eefe 5aea 	vcvt.s32.f32	s11, s11, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e2c:	f820 4c10 	strh.w	r4, [r0, #-16]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e30:	eee7 6aa4 	vfma.f32	s13, s15, s9
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e34:	ee15 4a90 	vmov	r4, s11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e38:	eebe 6aea 	vcvt.s32.f32	s12, s12, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e3c:	f820 4c0e 	strh.w	r4, [r0, #-14]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e40:	ee16 4a10 	vmov	r4, s12
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e44:	eefe 6aea 	vcvt.s32.f32	s13, s13, #11
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e48:	f820 4c0c 	strh.w	r4, [r0, #-12]
		*pDst++ = (short)(2048.f + *pSrc++ * 2048.f * RXVolume);
 8002e4c:	ee16 4a90 	vmov	r4, s13
 8002e50:	f820 4c0a 	strh.w	r4, [r0, #-10]
	while(blkCnt--)
 8002e54:	d1cb      	bne.n	8002dee <SDR_float_to_DAC_audio+0x26>
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8002e56:	f001 031f 	and.w	r3, r1, #31
	}	

	// SCB_Clean because is from RAM to DMA. Invalidate is for DMA to RAM
#ifdef USE_DCACHE
	SCB_CleanDCache_by_Addr((uint32_t *) AudioBuffer, 4 * blockSize);
 8002e5a:	0092      	lsls	r2, r2, #2
 8002e5c:	441a      	add	r2, r3
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002e5e:	f3bf 8f4f 	dsb	sy
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8002e62:	480b      	ldr	r0, [pc, #44]	; (8002e90 <SDR_float_to_DAC_audio+0xc8>)
 8002e64:	440a      	add	r2, r1
 8002e66:	f8c0 1268 	str.w	r1, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8002e6a:	3120      	adds	r1, #32
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8002e6c:	1a53      	subs	r3, r2, r1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	dcf9      	bgt.n	8002e66 <SDR_float_to_DAC_audio+0x9e>
 8002e72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002e76:	f3bf 8f6f 	isb	sy
#endif
	return;
}	
 8002e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e7e:	4770      	bx	lr
    if ( dsize > 0 ) { 
 8002e80:	2a00      	cmp	r2, #0
 8002e82:	d1e8      	bne.n	8002e56 <SDR_float_to_DAC_audio+0x8e>
 8002e84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	24006128 	.word	0x24006128
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <SDR_memcpy_f32>:

	// loop Unrolling
	blkCnt = blockSize >> 2u;

	// Compute 4 outputs at a time.
	while(blkCnt > 0u)
 8002e94:	0892      	lsrs	r2, r2, #2
 8002e96:	d016      	beq.n	8002ec6 <SDR_memcpy_f32+0x32>
 8002e98:	3110      	adds	r1, #16
 8002e9a:	3010      	adds	r0, #16
	{
		/* Copy and then store the results in the destination buffer */
		in1 = *pSrc++;  *pDst++ = in1;
 8002e9c:	f851 3c10 	ldr.w	r3, [r1, #-16]
	while(blkCnt > 0u)
 8002ea0:	3110      	adds	r1, #16
 8002ea2:	3a01      	subs	r2, #1
 8002ea4:	f100 0010 	add.w	r0, r0, #16
		in1 = *pSrc++;  *pDst++ = in1;
 8002ea8:	f840 3c20 	str.w	r3, [r0, #-32]
		in2 = *pSrc++;  *pDst++ = in2;
 8002eac:	f851 3c1c 	ldr.w	r3, [r1, #-28]
 8002eb0:	f840 3c1c 	str.w	r3, [r0, #-28]
		in3 = *pSrc++;  *pDst++ = in3;
 8002eb4:	f851 3c18 	ldr.w	r3, [r1, #-24]
 8002eb8:	f840 3c18 	str.w	r3, [r0, #-24]
		in4 = *pSrc++;  *pDst++ = in4;
 8002ebc:	f851 3c14 	ldr.w	r3, [r1, #-20]
 8002ec0:	f840 3c14 	str.w	r3, [r0, #-20]
	while(blkCnt > 0u)
 8002ec4:	d1ea      	bne.n	8002e9c <SDR_memcpy_f32+0x8>

		// Decrement the loop counter
		blkCnt--;
	}
}
 8002ec6:	4770      	bx	lr

08002ec8 <SDR_mirror_LSB>:
{
	uint32_t blkCnt;            /* loop counter */
	float *pbR, *pbI, *peR, *peI;

	// loop Unrolling */
	blkCnt = blockSize >> 3u;  // divide by 8, as the mirroring stops at half the buffer...
 8002ec8:	08ca      	lsrs	r2, r1, #3
	blkCnt--;                  // minus 1, as the DC term is skipped

	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002eca:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000

	//  Compute 4 outputs at a time.
	while(blkCnt--)
 8002ece:	2a01      	cmp	r2, #1
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002ed0:	440b      	add	r3, r1
	while(blkCnt--)
 8002ed2:	f1a2 0102 	sub.w	r1, r2, #2
	pbR = buf+2;  pbI = buf+3; peR = buf + blockSize*2 - 2; peI = buf + blockSize*2 - 1;
 8002ed6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
	while(blkCnt--)
 8002eda:	d036      	beq.n	8002f4a <SDR_mirror_LSB+0x82>
 8002edc:	f1a3 0220 	sub.w	r2, r3, #32
 8002ee0:	f1a3 0c1c 	sub.w	ip, r3, #28
 8002ee4:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8002ee8:	4402      	add	r2, r0
 8002eea:	4460      	add	r0, ip
	{
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002eec:	f8d2 c020 	ldr.w	ip, [r2, #32]
	while(blkCnt--)
 8002ef0:	3a20      	subs	r2, #32
 8002ef2:	3820      	subs	r0, #32
 8002ef4:	3901      	subs	r1, #1
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002ef6:	f843 cc20 	str.w	ip, [r3, #-32]
	while(blkCnt--)
 8002efa:	3320      	adds	r3, #32
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002efc:	edd0 7a10 	vldr	s15, [r0, #64]	; 0x40
	while(blkCnt--)
 8002f00:	f1b1 3fff 	cmp.w	r1, #4294967295
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002f04:	eef1 7a67 	vneg.f32	s15, s15
 8002f08:	ed43 7a0f 	vstr	s15, [r3, #-60]	; 0xffffffc4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002f0c:	f8d2 c038 	ldr.w	ip, [r2, #56]	; 0x38
 8002f10:	f843 cc38 	str.w	ip, [r3, #-56]
 8002f14:	edd0 7a0e 	vldr	s15, [r0, #56]	; 0x38
 8002f18:	eef1 7a67 	vneg.f32	s15, s15
 8002f1c:	ed43 7a0d 	vstr	s15, [r3, #-52]	; 0xffffffcc
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002f20:	f8d2 c030 	ldr.w	ip, [r2, #48]	; 0x30
 8002f24:	f843 cc30 	str.w	ip, [r3, #-48]
 8002f28:	edd0 7a0c 	vldr	s15, [r0, #48]	; 0x30
 8002f2c:	eef1 7a67 	vneg.f32	s15, s15
 8002f30:	ed43 7a0b 	vstr	s15, [r3, #-44]	; 0xffffffd4
		*pbR = *peR; *pbI = -*peI; pbR+=2; pbI+=2; peR-=2; peI-=2;
 8002f34:	f8d2 c028 	ldr.w	ip, [r2, #40]	; 0x28
 8002f38:	f843 cc28 	str.w	ip, [r3, #-40]
 8002f3c:	edd0 7a0a 	vldr	s15, [r0, #40]	; 0x28
 8002f40:	eef1 7a67 	vneg.f32	s15, s15
 8002f44:	ed43 7a09 	vstr	s15, [r3, #-36]	; 0xffffffdc
	while(blkCnt--)
 8002f48:	d1d0      	bne.n	8002eec <SDR_mirror_LSB+0x24>
	}
}
 8002f4a:	4770      	bx	lr

08002f4c <SDR_compute_IIR_parms>:
#endif
	r = Qfactor;

	a1 = a2 = b0 = 0.f;
	r2 = r*r;
	wr = 2.f * cwpitch / rate * myPI;
 8002f4c:	4929      	ldr	r1, [pc, #164]	; (8002ff4 <SDR_compute_IIR_parms+0xa8>)
 8002f4e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8002ff8 <SDR_compute_IIR_parms+0xac>
 8002f52:	edd1 7a00 	vldr	s15, [r1]
	float rate = SamplingRate/256; //SamplingRate / decimation
 8002f56:	4a29      	ldr	r2, [pc, #164]	; (8002ffc <SDR_compute_IIR_parms+0xb0>)
	wr = 2.f * cwpitch / rate * myPI;
 8002f58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f5c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003000 <SDR_compute_IIR_parms+0xb4>
 8002f60:	edd2 6a00 	vldr	s13, [r2]
{
 8002f64:	b508      	push	{r3, lr}
 8002f66:	ed2d 8b06 	vpush	{d8-d10}
	wr = 2.f * cwpitch / rate * myPI;
 8002f6a:	eec7 8aa6 	vdiv.f32	s17, s15, s13
	r = Qfactor;
 8002f6e:	4b25      	ldr	r3, [pc, #148]	; (8003004 <SDR_compute_IIR_parms+0xb8>)
 8002f70:	ed93 aa00 	vldr	s20, [r3]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002f74:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
	r2 = r*r;
 8002f78:	ee6a aa0a 	vmul.f32	s21, s20, s20
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002f7c:	ee7a 9a0a 	vadd.f32	s19, s20, s20
 8002f80:	ee3a 9a88 	vadd.f32	s18, s21, s16
	// (see the Proakis & Manolakis book)
	a1 = -2.f * r * cosw0;
	a2 = r2;
	// b0 is normalized for gain ~ 2dB on all the band
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002f84:	ee38 8a4a 	vsub.f32	s16, s16, s20
	wr = 2.f * cwpitch / rate * myPI;
 8002f88:	ee68 8a87 	vmul.f32	s17, s17, s14
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002f8c:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
 8002f90:	f011 ff62 	bl	8014e58 <cos>
 8002f94:	ee89 7a89 	vdiv.f32	s14, s19, s18
	a1 = -2.f * r * cosw0;
 8002f98:	4b1b      	ldr	r3, [pc, #108]	; (8003008 <SDR_compute_IIR_parms+0xbc>)
	a2 = r2;
 8002f9a:	4a1c      	ldr	r2, [pc, #112]	; (800300c <SDR_compute_IIR_parms+0xc0>)
 8002f9c:	edc2 aa00 	vstr	s21, [r2]
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002fa0:	eeb0 6b40 	vmov.f64	d6, d0
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002fa4:	ee78 8aa8 	vadd.f32	s17, s17, s17
 8002fa8:	eeb7 0ae8 	vcvt.f64.f32	d0, s17
	cosw0 = (2.f * r / (1.f + r2)) * cos(wr); // resonance frequency correction
 8002fac:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002fb0:	ee27 7b06 	vmul.f64	d7, d7, d6
 8002fb4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	a1 = -2.f * r * cosw0;
 8002fb8:	ee29 7ac7 	vnmul.f32	s14, s19, s14
 8002fbc:	ed83 7a00 	vstr	s14, [r3]
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002fc0:	f011 ff4a 	bl	8014e58 <cos>
 8002fc4:	eeb7 7ae9 	vcvt.f64.f32	d7, s19
 8002fc8:	eddf 5a11 	vldr	s11, [pc, #68]	; 8003010 <SDR_compute_IIR_parms+0xc4>
 8002fcc:	eeb7 6ac9 	vcvt.f64.f32	d6, s18
 8002fd0:	4b10      	ldr	r3, [pc, #64]	; (8003014 <SDR_compute_IIR_parms+0xc8>)
 8002fd2:	eea7 6b40 	vfms.f64	d6, d7, d0
 8002fd6:	ee28 7a25 	vmul.f32	s14, s16, s11
}
 8002fda:	ecbd 8b06 	vpop	{d8-d10}
	b0 = 1.2f * (1.f - r) * sqrt(1.f + r2 - 2.f * r * cos(2.f*wr));
 8002fde:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8002fe2:	eeb1 5bc6 	vsqrt.f64	d5, d6
 8002fe6:	ee27 7b05 	vmul.f64	d7, d7, d5
 8002fea:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8002fee:	ed83 7a00 	vstr	s14, [r3]
}
 8002ff2:	bd08      	pop	{r3, pc}
 8002ff4:	24007ad8 	.word	0x24007ad8
 8002ff8:	44000000 	.word	0x44000000
 8002ffc:	24006134 	.word	0x24006134
 8003000:	40490fdb 	.word	0x40490fdb
 8003004:	24006124 	.word	0x24006124
 8003008:	240072b4 	.word	0x240072b4
 800300c:	240072b8 	.word	0x240072b8
 8003010:	3f99999a 	.word	0x3f99999a
 8003014:	24007acc 	.word	0x24007acc

08003018 <SDR_CWPeak>:
// Double IIR resonator with two poles at wr e -wr. Used for the narrow CW mode
void SDR_CWPeak(float *buf, uint32_t blockSize)
{
	static float y1a=0.f, y2a=0.f, y1b=0.f, y2b=0.f;
	register float x0, y0;
	uint32_t blkCnt = blockSize >> 2u;       /* loop counter */
 8003018:	0889      	lsrs	r1, r1, #2

	// Compute 4 outputs at a time, loop unrolled for performance
	while(blkCnt--)
 800301a:	2900      	cmp	r1, #0
 800301c:	d07b      	beq.n	8003116 <SDR_CWPeak+0xfe>
 800301e:	1e4b      	subs	r3, r1, #1
 8003020:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8003130 <SDR_CWPeak+0x118>
	{
		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003024:	493c      	ldr	r1, [pc, #240]	; (8003118 <SDR_CWPeak+0x100>)
 8003026:	3010      	adds	r0, #16
 8003028:	4a3c      	ldr	r2, [pc, #240]	; (800311c <SDR_CWPeak+0x104>)
 800302a:	ed9c 7a00 	vldr	s14, [ip]
 800302e:	edd1 6a00 	vldr	s13, [r1]
 8003032:	edd2 5a00 	vldr	s11, [r2]
{
 8003036:	b4f0      	push	{r4, r5, r6, r7}
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003038:	4c39      	ldr	r4, [pc, #228]	; (8003120 <SDR_CWPeak+0x108>)
 800303a:	4f3a      	ldr	r7, [pc, #232]	; (8003124 <SDR_CWPeak+0x10c>)
 800303c:	edd4 4a00 	vldr	s9, [r4]
 8003040:	4d39      	ldr	r5, [pc, #228]	; (8003128 <SDR_CWPeak+0x110>)
 8003042:	4e3a      	ldr	r6, [pc, #232]	; (800312c <SDR_CWPeak+0x114>)
 8003044:	eef1 2a64 	vneg.f32	s5, s9
 8003048:	ed97 3a00 	vldr	s6, [r7]
 800304c:	ed95 6a00 	vldr	s12, [r5]
 8003050:	ed96 5a00 	vldr	s10, [r6]
 8003054:	ee66 4ac7 	vnmul.f32	s9, s13, s14
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003058:	ed50 7a03 	vldr	s15, [r0, #-12]
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 800305c:	ee26 4ac5 	vnmul.f32	s8, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003060:	ed50 6a04 	vldr	s13, [r0, #-16]
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003064:	ed10 7a02 	vldr	s14, [r0, #-8]
	while(blkCnt--)
 8003068:	3010      	adds	r0, #16
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800306a:	eeb0 5a64 	vmov.f32	s10, s9
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;

		x0 = *buf;
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800306e:	ed50 3a05 	vldr	s7, [r0, #-20]	; 0xffffffec
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003072:	eea2 4a86 	vfma.f32	s8, s5, s12
	while(blkCnt--)
 8003076:	3b01      	subs	r3, #1
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003078:	eea2 5a83 	vfma.f32	s10, s5, s6
	while(blkCnt--)
 800307c:	f1b3 3fff 	cmp.w	r3, #4294967295
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 8003080:	eea6 5aa5 	vfma.f32	s10, s13, s11
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 8003084:	eea5 4a25 	vfma.f32	s8, s10, s11
		*buf++ = y0;
 8003088:	ed00 4a08 	vstr	s8, [r0, #-32]	; 0xffffffe0
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800308c:	edd2 5a00 	vldr	s11, [r2]
 8003090:	edd1 6a00 	vldr	s13, [r1]
 8003094:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8003098:	edd4 4a00 	vldr	s9, [r4]
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 800309c:	ee25 7a87 	vmul.f32	s14, s11, s14
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80030a0:	ee65 3aa3 	vmul.f32	s7, s11, s7
 80030a4:	eee6 7ac3 	vfms.f32	s15, s13, s6
 80030a8:	eea6 7ac5 	vfms.f32	s14, s13, s10
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80030ac:	eef1 2a64 	vneg.f32	s5, s9
 80030b0:	eee4 7ac5 	vfms.f32	s15, s9, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030b4:	eeb0 5a63 	vmov.f32	s10, s7
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80030b8:	eea4 7ae7 	vfms.f32	s14, s9, s15
 80030bc:	eea6 5ae7 	vfms.f32	s10, s13, s15
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030c0:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80030c4:	eee4 7ac4 	vfms.f32	s15, s9, s8
		y0 = -a1 * y1a - a2 * y2a + b0 * x0;
 80030c8:	eea4 5ac7 	vfms.f32	s10, s9, s14
 80030cc:	eeb0 3a45 	vmov.f32	s6, s10
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030d0:	ee25 5a87 	vmul.f32	s10, s11, s14
 80030d4:	eea6 5ac4 	vfms.f32	s10, s13, s8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030d8:	eeb0 4a67 	vmov.f32	s8, s15
 80030dc:	eed6 7a86 	vfnms.f32	s15, s13, s12
 80030e0:	eea6 4ac6 	vfms.f32	s8, s13, s12
		y2a = y1a;
		y1a = y0;
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030e4:	ee25 6a83 	vmul.f32	s12, s11, s6
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030e8:	eea4 5aa7 	vfma.f32	s10, s9, s15
 80030ec:	eea6 6ac4 	vfms.f32	s12, s13, s8
		*buf++ = y0;
 80030f0:	ed00 4a07 	vstr	s8, [r0, #-28]	; 0xffffffe4
		*buf++ = y0;
 80030f4:	ed00 5a06 	vstr	s10, [r0, #-24]	; 0xffffffe8
		y0 = -a1 * y1b - a2 * y2b + b0 * y0;
 80030f8:	eea4 6ac5 	vfms.f32	s12, s9, s10
		y2b = y1b;
		y1b = y0;
		*buf++ = y0;
 80030fc:	ed00 6a05 	vstr	s12, [r0, #-20]	; 0xffffffec
	while(blkCnt--)
 8003100:	d1a8      	bne.n	8003054 <SDR_CWPeak+0x3c>
 8003102:	ed87 3a00 	vstr	s6, [r7]
 8003106:	ed86 5a00 	vstr	s10, [r6]
 800310a:	ed85 6a00 	vstr	s12, [r5]
 800310e:	ed8c 7a00 	vstr	s14, [ip]
	}
}
 8003112:	bcf0      	pop	{r4, r5, r6, r7}
 8003114:	4770      	bx	lr
 8003116:	4770      	bx	lr
 8003118:	240072b8 	.word	0x240072b8
 800311c:	24007acc 	.word	0x24007acc
 8003120:	240072b4 	.word	0x240072b4
 8003124:	240005e4 	.word	0x240005e4
 8003128:	240005e8 	.word	0x240005e8
 800312c:	240005f0 	.word	0x240005f0
 8003130:	240005ec 	.word	0x240005ec

08003134 <SDR_demodAM_AGC>:

#ifdef RECEIVE_AM

// AM demodulation with AGC
void SDR_demodAM_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod

		if(pk < audiotmp)
		{
			pk = audiotmp;
			hangcnt = Hcount[AM];
 8003138:	4b3c      	ldr	r3, [pc, #240]	; (800322c <SDR_demodAM_AGC+0xf8>)
{
 800313a:	b082      	sub	sp, #8
 800313c:	f8df 810c 	ldr.w	r8, [pc, #268]	; 800324c <SDR_demodAM_AGC+0x118>
 8003140:	f500 5c80 	add.w	ip, r0, #4096	; 0x1000
			hangcnt = Hcount[AM];
 8003144:	881c      	ldrh	r4, [r3, #0]
 8003146:	ed98 7a00 	vldr	s14, [r8]

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800314a:	eddf 4a39 	vldr	s9, [pc, #228]	; 8003230 <SDR_demodAM_AGC+0xfc>

		if(hangcnt == 0)
			pk  *= Decay[AM];

		// DC removal filter -----------------------
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 800314e:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8003234 <SDR_demodAM_AGC+0x100>
 8003152:	4f39      	ldr	r7, [pc, #228]	; (8003238 <SDR_demodAM_AGC+0x104>)
 8003154:	4a39      	ldr	r2, [pc, #228]	; (800323c <SDR_demodAM_AGC+0x108>)
 8003156:	4d3a      	ldr	r5, [pc, #232]	; (8003240 <SDR_demodAM_AGC+0x10c>)
 8003158:	4e3a      	ldr	r6, [pc, #232]	; (8003244 <SDR_demodAM_AGC+0x110>)
			pk  *= Decay[AM];
 800315a:	f8df e0f4 	ldr.w	lr, [pc, #244]	; 8003250 <SDR_demodAM_AGC+0x11c>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 800315e:	edd0 7a01 	vldr	s15, [r0, #4]
			hangcnt = Hcount[AM];
 8003162:	4623      	mov	r3, r4
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 8003164:	edd0 6a00 	vldr	s13, [r0]
 8003168:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800316c:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8003170:	edcd 7a01 	vstr	s15, [sp, #4]
		arm_sqrt_f32(tmp, &audiotmp);      // implement also the AM demod
 8003174:	eddd 7a01 	vldr	s15, [sp, #4]
    if (in >= 0.0f)
 8003178:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      *pOut = sqrtf(in);
 8003180:	bfa8      	it	ge
 8003182:	eef1 5ae7 	vsqrtge.f32	s11, s15
		if(pk < audiotmp)
 8003186:	edd2 7a00 	vldr	s15, [r2]
      *pOut = 0.0f;
 800318a:	bfb8      	it	lt
 800318c:	eef0 5a64 	vmovlt.f32	s11, s9
 8003190:	eef4 7ae5 	vcmpe.f32	s15, s11
 8003194:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003198:	d52c      	bpl.n	80031f4 <SDR_demodAM_AGC+0xc0>
			hangcnt = Hcount[AM];
 800319a:	eef0 7a65 	vmov.f32	s15, s11
			pk = audiotmp;
 800319e:	edc2 5a00 	vstr	s11, [r2]
			hangcnt = Hcount[AM];
 80031a2:	602c      	str	r4, [r5, #0]
		audiotmp /= max(pk, AgcThreshold);
 80031a4:	ed96 6a00 	vldr	s12, [r6]
 80031a8:	fe87 6a86 	vmaxnm.f32	s12, s15, s12
 80031ac:	eec5 6a86 	vdiv.f32	s13, s11, s12
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80031b0:	eef0 5a66 	vmov.f32	s11, s13
		audiotmp /= max(pk, AgcThreshold);
 80031b4:	edc7 6a00 	vstr	s13, [r7]
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80031b8:	eee7 5a05 	vfma.f32	s11, s14, s10
		if(hangcnt == 0)
 80031bc:	b9e3      	cbnz	r3, 80031f8 <SDR_demodAM_AGC+0xc4>
			pk  *= Decay[AM];
 80031be:	edde 6a00 	vldr	s13, [lr]
	for(k=j=0; k<BSIZE*2; k+=2)
 80031c2:	3008      	adds	r0, #8
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80031c4:	edcd 5a00 	vstr	s11, [sp]
			pk  *= Decay[AM];
 80031c8:	ee66 6aa7 	vmul.f32	s13, s13, s15
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80031cc:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80031d0:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80031d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 80031d6:	ed9d 7a00 	vldr	s14, [sp]
			pk  *= Decay[AM];
 80031da:	edc2 6a00 	vstr	s13, [r2]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80031de:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 80031e2:	d1bc      	bne.n	800315e <SDR_demodAM_AGC+0x2a>
		// -----------------------------------------
	}
	PeakAudioValue=pk;
 80031e4:	4b18      	ldr	r3, [pc, #96]	; (8003248 <SDR_demodAM_AGC+0x114>)
 80031e6:	6812      	ldr	r2, [r2, #0]
 80031e8:	ed88 7a00 	vstr	s14, [r8]
 80031ec:	601a      	str	r2, [r3, #0]
	if(hangcnt > 0)  hangcnt--;
}
 80031ee:	b002      	add	sp, #8
 80031f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if(hangcnt == 0)
 80031f4:	682b      	ldr	r3, [r5, #0]
 80031f6:	e7d5      	b.n	80031a4 <SDR_demodAM_AGC+0x70>
		w = audiotmp + wold * 0.96f; // increasing this constant gives more bass response...
 80031f8:	edcd 5a00 	vstr	s11, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 80031fc:	3008      	adds	r0, #8
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 80031fe:	eddd 7a00 	vldr	s15, [sp]
	for(k=j=0; k<BSIZE*2; k+=2)
 8003202:	4584      	cmp	ip, r0
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 8003204:	ee77 7ac7 	vsub.f32	s15, s15, s14
		wold = w;
 8003208:	ed9d 7a00 	vldr	s14, [sp]
		fAudio[j++] = w - wold;      // .... but keep it ALWAYS less than 1 ....  !
 800320c:	ece1 7a01 	vstmia	r1!, {s15}
	for(k=j=0; k<BSIZE*2; k+=2)
 8003210:	d1a5      	bne.n	800315e <SDR_demodAM_AGC+0x2a>
	PeakAudioValue=pk;
 8003212:	490d      	ldr	r1, [pc, #52]	; (8003248 <SDR_demodAM_AGC+0x114>)
	if(hangcnt > 0)  hangcnt--;
 8003214:	2b00      	cmp	r3, #0
	PeakAudioValue=pk;
 8003216:	6812      	ldr	r2, [r2, #0]
 8003218:	ed88 7a00 	vstr	s14, [r8]
 800321c:	600a      	str	r2, [r1, #0]
	if(hangcnt > 0)  hangcnt--;
 800321e:	dd01      	ble.n	8003224 <SDR_demodAM_AGC+0xf0>
 8003220:	3b01      	subs	r3, #1
 8003222:	602b      	str	r3, [r5, #0]
}
 8003224:	b002      	add	sp, #8
 8003226:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800322a:	bf00      	nop
 800322c:	24005100 	.word	0x24005100
 8003230:	00000000 	.word	0x00000000
 8003234:	3f75c28f 	.word	0x3f75c28f
 8003238:	24007ac8 	.word	0x24007ac8
 800323c:	2400afac 	.word	0x2400afac
 8003240:	2400a40c 	.word	0x2400a40c
 8003244:	240006b4 	.word	0x240006b4
 8003248:	24006120 	.word	0x24006120
 800324c:	240005e0 	.word	0x240005e0
 8003250:	24000ed4 	.word	0x24000ed4

08003254 <SDR_demodSSB_CW_AGC>:
#endif

//---------------------------------------------------------------------------
// SSB and CW demodulation with AGC
void SDR_demodSSB_CW_AGC(float32_t * tmpSamp, float32_t * fAudio)
{
 8003254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		if(pk < sav)
		{
			pk = sav;
			if(CurrentMode == CW) hangcnt = Hcount[CW];
			else
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003258:	4b38      	ldr	r3, [pc, #224]	; (800333c <SDR_demodSSB_CW_AGC+0xe8>)
 800325a:	f241 0c04 	movw	ip, #4100	; 0x1004
		if(pk < sav)
 800325e:	4c38      	ldr	r4, [pc, #224]	; (8003340 <SDR_demodSSB_CW_AGC+0xec>)
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 8003260:	f8b3 9004 	ldrh.w	r9, [r3, #4]
 8003264:	4484      	add	ip, r0
 8003266:	f8b3 8002 	ldrh.w	r8, [r3, #2]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 800326a:	f8b3 e006 	ldrh.w	lr, [r3, #6]
 800326e:	1d03      	adds	r3, r0, #4
		if(pk < sav)
 8003270:	edd4 7a00 	vldr	s15, [r4]
 8003274:	4d33      	ldr	r5, [pc, #204]	; (8003344 <SDR_demodSSB_CW_AGC+0xf0>)
 8003276:	4f34      	ldr	r7, [pc, #208]	; (8003348 <SDR_demodSSB_CW_AGC+0xf4>)
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003278:	4e34      	ldr	r6, [pc, #208]	; (800334c <SDR_demodSSB_CW_AGC+0xf8>)

		if(hangcnt == 0)
		{
			if(CurrentMode == CW) pk  *= Decay[CW];
			else
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 800327a:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8003358 <SDR_demodSSB_CW_AGC+0x104>
 800327e:	e011      	b.n	80032a4 <SDR_demodSSB_CW_AGC+0x50>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003280:	7830      	ldrb	r0, [r6, #0]
 8003282:	2803      	cmp	r0, #3
 8003284:	d050      	beq.n	8003328 <SDR_demodSSB_CW_AGC+0xd4>
				pk  *= (CurrentMode == LSB) ? Decay[LSB] : Decay[USB];
 8003286:	2801      	cmp	r0, #1
 8003288:	ed94 7a00 	vldr	s14, [r4]
 800328c:	bf0c      	ite	eq
 800328e:	edda 7a01 	vldreq	s15, [sl, #4]
 8003292:	edda 7a02 	vldrne	s15, [sl, #8]
 8003296:	ee67 7a87 	vmul.f32	s15, s15, s14
 800329a:	edc4 7a00 	vstr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 800329e:	3308      	adds	r3, #8
 80032a0:	459c      	cmp	ip, r3
 80032a2:	d02b      	beq.n	80032fc <SDR_demodSSB_CW_AGC+0xa8>
		tmp = tmpSamp[k]*tmpSamp[k] + tmpSamp[k+1]*tmpSamp[k+1];
 80032a4:	ed93 7a00 	vldr	s14, [r3]
 80032a8:	ed53 6a01 	vldr	s13, [r3, #-4]
 80032ac:	ee27 7a07 	vmul.f32	s14, s14, s14
 80032b0:	eea6 7aa6 	vfma.f32	s14, s13, s13
      *pOut = sqrtf(in);
 80032b4:	eeb1 6ac7 	vsqrt.f32	s12, s14
		if(pk < sav)
 80032b8:	eef4 7ac6 	vcmpe.f32	s15, s12
 80032bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c0:	d528      	bpl.n	8003314 <SDR_demodSSB_CW_AGC+0xc0>
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80032c2:	7830      	ldrb	r0, [r6, #0]
			pk = sav;
 80032c4:	ed84 6a00 	vstr	s12, [r4]
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 80032c8:	2803      	cmp	r0, #3
 80032ca:	d025      	beq.n	8003318 <SDR_demodSSB_CW_AGC+0xc4>
 80032cc:	eef0 7a46 	vmov.f32	s15, s12
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80032d0:	2801      	cmp	r0, #1
 80032d2:	bf0c      	ite	eq
 80032d4:	4642      	moveq	r2, r8
 80032d6:	464a      	movne	r2, r9
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80032d8:	ed53 6a01 	vldr	s13, [r3, #-4]
				hangcnt = (CurrentMode == LSB) ? Hcount[LSB] : Hcount[USB];
 80032dc:	602a      	str	r2, [r5, #0]
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 80032de:	ed97 7a00 	vldr	s14, [r7]
 80032e2:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 80032e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80032ea:	eca1 7a01 	vstmia	r1!, {s14}
		if(hangcnt == 0)
 80032ee:	2a00      	cmp	r2, #0
 80032f0:	d0c6      	beq.n	8003280 <SDR_demodSSB_CW_AGC+0x2c>
	for(k=j=0; k<BSIZE*2; k+=2)
 80032f2:	3308      	adds	r3, #8
			if(CurrentMode == CW) pk  *= Decay[CW];
 80032f4:	edd4 7a00 	vldr	s15, [r4]
	for(k=j=0; k<BSIZE*2; k+=2)
 80032f8:	459c      	cmp	ip, r3
 80032fa:	d1d3      	bne.n	80032a4 <SDR_demodSSB_CW_AGC+0x50>
 80032fc:	4914      	ldr	r1, [pc, #80]	; (8003350 <SDR_demodSSB_CW_AGC+0xfc>)
		}
	}
	PeakAudioValue=pk;
	if(hangcnt > 0)  hangcnt--;
 80032fe:	2a00      	cmp	r2, #0
	PeakAudioValue=pk;
 8003300:	4b14      	ldr	r3, [pc, #80]	; (8003354 <SDR_demodSSB_CW_AGC+0x100>)
 8003302:	ed81 6a00 	vstr	s12, [r1]
 8003306:	edc3 7a00 	vstr	s15, [r3]
	if(hangcnt > 0)  hangcnt--;
 800330a:	dd01      	ble.n	8003310 <SDR_demodSSB_CW_AGC+0xbc>
 800330c:	3a01      	subs	r2, #1
 800330e:	602a      	str	r2, [r5, #0]
}
 8003310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if(hangcnt == 0)
 8003314:	682a      	ldr	r2, [r5, #0]
 8003316:	e7e2      	b.n	80032de <SDR_demodSSB_CW_AGC+0x8a>
		fAudio[j++] = tmpSamp[k] / max(pk, AgcThreshold);
 8003318:	ed53 6a01 	vldr	s13, [r3, #-4]
 800331c:	eef0 7a46 	vmov.f32	s15, s12
 8003320:	4672      	mov	r2, lr
			if(CurrentMode == CW) hangcnt = Hcount[CW];
 8003322:	f8c5 e000 	str.w	lr, [r5]
 8003326:	e7da      	b.n	80032de <SDR_demodSSB_CW_AGC+0x8a>
			if(CurrentMode == CW) pk  *= Decay[CW];
 8003328:	ed94 7a00 	vldr	s14, [r4]
 800332c:	edda 7a03 	vldr	s15, [sl, #12]
 8003330:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003334:	edc4 7a00 	vstr	s15, [r4]
 8003338:	e7b1      	b.n	800329e <SDR_demodSSB_CW_AGC+0x4a>
 800333a:	bf00      	nop
 800333c:	24005100 	.word	0x24005100
 8003340:	2400afac 	.word	0x2400afac
 8003344:	2400a40c 	.word	0x2400a40c
 8003348:	240006b4 	.word	0x240006b4
 800334c:	24000ed0 	.word	0x24000ed0
 8003350:	240005d8 	.word	0x240005d8
 8003354:	24006120 	.word	0x24006120
 8003358:	24000ed4 	.word	0x24000ed4
 800335c:	00000000 	.word	0x00000000

08003360 <make_kaiser>:
	return sum;
}

// Compute an entire Kaiser window
// More efficient than repeatedly calling kaiser(n,M,beta)
int make_kaiser(float * const window,unsigned int const M,float const beta){
 8003360:	b570      	push	{r4, r5, r6, lr}
 8003362:	ed2d 8b02 	vpush	{d8}
	assert(window != NULL);
 8003366:	2800      	cmp	r0, #0
 8003368:	f000 80a1 	beq.w	80034ae <make_kaiser+0x14e>
	if(window == NULL)
		return -1;
	// Precompute unchanging partial values
	float const numc = M_PI * beta;
 800336c:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
	for(int k=2;k<40;k++){
 8003370:	2302      	movs	r3, #2
	const float t = 0.25 * x * x;
 8003372:	eeb5 6b00 	vmov.f64	d6, #80	; 0x3e800000  0.250
	float sum = 1 + t;
 8003376:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
	float const numc = M_PI * beta;
 800337a:	ed9f 4b51 	vldr	d4, [pc, #324]	; 80034c0 <make_kaiser+0x160>
		if(term < 1e-12 * sum)
 800337e:	ed9f 3b52 	vldr	d3, [pc, #328]	; 80034c8 <make_kaiser+0x168>
	float const numc = M_PI * beta;
 8003382:	ee27 7b04 	vmul.f64	d7, d7, d4
 8003386:	eef7 1bc7 	vcvt.f32.f64	s3, d7
	const float t = 0.25 * x * x;
 800338a:	eeb7 7ae1 	vcvt.f64.f32	d7, s3
 800338e:	ee27 7b07 	vmul.f64	d7, d7, d7
 8003392:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003396:	eeb7 5bc7 	vcvt.f32.f64	s10, d7
	float sum = 1 + t;
 800339a:	ee75 5a25 	vadd.f32	s11, s10, s11
	float term = t;
 800339e:	eef0 7a45 	vmov.f32	s15, s10
 80033a2:	e002      	b.n	80033aa <make_kaiser+0x4a>
	for(int k=2;k<40;k++){
 80033a4:	3301      	adds	r3, #1
 80033a6:	2b28      	cmp	r3, #40	; 0x28
 80033a8:	d016      	beq.n	80033d8 <make_kaiser+0x78>
		term *= t/(k*k);
 80033aa:	fb03 f203 	mul.w	r2, r3, r3
 80033ae:	ee07 2a10 	vmov	s14, r2
 80033b2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80033b6:	eec5 6a07 	vdiv.f32	s13, s10, s14
 80033ba:	ee67 7aa6 	vmul.f32	s15, s15, s13
		sum += term;
 80033be:	ee75 5aa7 	vadd.f32	s11, s11, s15
		if(term < 1e-12 * sum)
 80033c2:	eeb7 4ae7 	vcvt.f64.f32	d4, s15
 80033c6:	eeb7 6ae5 	vcvt.f64.f32	d6, s11
 80033ca:	ee26 6b03 	vmul.f64	d6, d6, d3
 80033ce:	eeb4 4bc6 	vcmpe.f64	d4, d6
 80033d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d6:	d5e5      	bpl.n	80033a4 <make_kaiser+0x44>
	float const inv_denom = 1. / i0(numc); // Inverse of denominator
	float const pc = 2.0 / (M-1);
 80033d8:	1e4d      	subs	r5, r1, #1
 80033da:	eeb0 4b00 	vmov.f64	d4, #0	; 0x40000000  2.0
 80033de:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0

	// The window is symmetrical, so compute only half of it and mirror
	// this won't compute the middle value in an odd-length sequence
	for(int n = 0; n < M/2; n++){
 80033e2:	084c      	lsrs	r4, r1, #1
	float const pc = 2.0 / (M-1);
 80033e4:	ee07 5a90 	vmov	s15, r5
 80033e8:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 80033ec:	ee81 0a25 	vdiv.f32	s0, s2, s11
 80033f0:	ee84 7b06 	vdiv.f64	d7, d4, d6
 80033f4:	eef7 0bc7 	vcvt.f32.f64	s1, d7
	for(int n = 0; n < M/2; n++){
 80033f8:	d04d      	beq.n	8003496 <make_kaiser+0x136>
	const float t = 0.25 * x * x;
 80033fa:	eeb5 3b00 	vmov.f64	d3, #80	; 0x3e800000  0.250
 80033fe:	4686      	mov	lr, r0
		float const p = pc * n  - 1;
 8003400:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
	for(int n = 0; n < M/2; n++){
 8003404:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80034d0 <make_kaiser+0x170>
 8003408:	eb00 0c81 	add.w	ip, r0, r1, lsl #2
 800340c:	2200      	movs	r2, #0
		if(term < 1e-12 * sum)
 800340e:	ed9f 4b2e 	vldr	d4, [pc, #184]	; 80034c8 <make_kaiser+0x168>
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 8003412:	ee21 7a87 	vmul.f32	s14, s3, s14
	for(int k=2;k<40;k++){
 8003416:	2302      	movs	r3, #2
	const float t = 0.25 * x * x;
 8003418:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800341c:	ee27 7b07 	vmul.f64	d7, d7, d7
 8003420:	ee27 7b03 	vmul.f64	d7, d7, d3
 8003424:	eeb7 5bc7 	vcvt.f32.f64	s10, d7
	float sum = 1 + t;
 8003428:	ee75 5a01 	vadd.f32	s11, s10, s2
	float term = t;
 800342c:	eef0 7a45 	vmov.f32	s15, s10
 8003430:	e002      	b.n	8003438 <make_kaiser+0xd8>
	for(int k=2;k<40;k++){
 8003432:	3301      	adds	r3, #1
 8003434:	2b28      	cmp	r3, #40	; 0x28
 8003436:	d016      	beq.n	8003466 <make_kaiser+0x106>
		term *= t/(k*k);
 8003438:	fb03 f603 	mul.w	r6, r3, r3
 800343c:	ee07 6a10 	vmov	s14, r6
 8003440:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8003444:	eec5 6a07 	vdiv.f32	s13, s10, s14
 8003448:	ee67 7aa6 	vmul.f32	s15, s15, s13
		sum += term;
 800344c:	ee75 5aa7 	vadd.f32	s11, s11, s15
		if(term < 1e-12 * sum)
 8003450:	eeb7 2ae7 	vcvt.f64.f32	d2, s15
 8003454:	eeb7 6ae5 	vcvt.f64.f32	d6, s11
 8003458:	ee26 6b04 	vmul.f64	d6, d6, d4
 800345c:	eeb4 2bc6 	vcmpe.f64	d2, d6
 8003460:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003464:	d5e5      	bpl.n	8003432 <make_kaiser+0xd2>
	for(int n = 0; n < M/2; n++){
 8003466:	3201      	adds	r2, #1
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 8003468:	ee65 5a80 	vmul.f32	s11, s11, s0
	for(int n = 0; n < M/2; n++){
 800346c:	42a2      	cmp	r2, r4
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 800346e:	ecee 5a01 	vstmia	lr!, {s11}
 8003472:	ed6c 5a01 	vstmdb	ip!, {s11}
	for(int n = 0; n < M/2; n++){
 8003476:	d00e      	beq.n	8003496 <make_kaiser+0x136>
		float const p = pc * n  - 1;
 8003478:	ee07 2a90 	vmov	s15, r2
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 800347c:	eef0 6a41 	vmov.f32	s13, s2
		float const p = pc * n  - 1;
 8003480:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003484:	eef0 7a48 	vmov.f32	s15, s16
 8003488:	eee0 7a87 	vfma.f32	s15, s1, s14
		window[M-1-n] = window[n] = i0(numc * sqrtf(1-p*p)) * inv_denom;
 800348c:	eee7 6ae7 	vfms.f32	s13, s15, s15
 8003490:	eeb1 7ae6 	vsqrt.f32	s14, s13
 8003494:	e7bd      	b.n	8003412 <make_kaiser+0xb2>
	}
	// If sequence length is odd, middle value is unity
	if(M & 1)
 8003496:	07cb      	lsls	r3, r1, #31
 8003498:	d505      	bpl.n	80034a6 <make_kaiser+0x146>
		window[(M-1)/2] = 1; // The -1 is actually unnecessary
 800349a:	086d      	lsrs	r5, r5, #1
 800349c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80034a0:	eb00 0085 	add.w	r0, r0, r5, lsl #2
 80034a4:	6003      	str	r3, [r0, #0]

	return 0;
}
 80034a6:	2000      	movs	r0, #0
 80034a8:	ecbd 8b02 	vpop	{d8}
 80034ac:	bd70      	pop	{r4, r5, r6, pc}
	assert(window != NULL);
 80034ae:	4b09      	ldr	r3, [pc, #36]	; (80034d4 <make_kaiser+0x174>)
 80034b0:	f44f 71c3 	mov.w	r1, #390	; 0x186
 80034b4:	4a08      	ldr	r2, [pc, #32]	; (80034d8 <make_kaiser+0x178>)
 80034b6:	4809      	ldr	r0, [pc, #36]	; (80034dc <make_kaiser+0x17c>)
 80034b8:	f00e fd96 	bl	8011fe8 <__assert_func>
 80034bc:	f3af 8000 	nop.w
 80034c0:	54442d18 	.word	0x54442d18
 80034c4:	400921fb 	.word	0x400921fb
 80034c8:	812dea11 	.word	0x812dea11
 80034cc:	3d719799 	.word	0x3d719799
 80034d0:	00000000 	.word	0x00000000
 80034d4:	08018f70 	.word	0x08018f70
 80034d8:	08018f98 	.word	0x08018f98
 80034dc:	08018f80 	.word	0x08018f80

080034e0 <SetMask>:
		float f;
		if(n <= N/2)
			f = (float)n / N;
		else
			f = (float)(n-N) / N;
		if(f >= low / AudioRate && f <= high /AudioRate)
 80034e0:	4b3e      	ldr	r3, [pc, #248]	; (80035dc <SetMask+0xfc>)
	for(int n=0;n<N;n++){
 80034e2:	2200      	movs	r2, #0
 80034e4:	493e      	ldr	r1, [pc, #248]	; (80035e0 <SetMask+0x100>)
			FFTmask[n * 2] = 1024;
		else
			FFTmask[n * 2] = 0;
 80034e6:	2000      	movs	r0, #0
		if(f >= low / AudioRate && f <= high /AudioRate)
 80034e8:	edd3 7a00 	vldr	s15, [r3]
			f = (float)(n-N) / N;
 80034ec:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 80035e4 <SetMask+0x104>
		if(f >= low / AudioRate && f <= high /AudioRate)
 80034f0:	eec0 6a27 	vdiv.f32	s13, s0, s15
 80034f4:	eec0 5aa7 	vdiv.f32	s11, s1, s15
{
 80034f8:	b5b0      	push	{r4, r5, r7, lr}
 80034fa:	af00      	add	r7, sp, #0
	float kaiser_window[M];
 80034fc:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
			FFTmask[n * 2] = 1024;
 8003500:	f04f 4489 	mov.w	r4, #1149239296	; 0x44800000
	float kaiser_window[M];
 8003504:	466d      	mov	r5, sp
	for(int n=0;n<N;n++){
 8003506:	e00c      	b.n	8003522 <SetMask+0x42>
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003508:	eef4 5ae7 	vcmpe.f32	s11, s15
 800350c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003510:	db1d      	blt.n	800354e <SetMask+0x6e>
	for(int n=0;n<N;n++){
 8003512:	3201      	adds	r2, #1
			FFTmask[n * 2] = 1024;
 8003514:	f841 4c04 	str.w	r4, [r1, #-4]
		FFTmask[n * 2 + 1] = 0; // Imaginary part
 8003518:	f841 0b08 	str.w	r0, [r1], #8
	for(int n=0;n<N;n++){
 800351c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003520:	d01d      	beq.n	800355e <SetMask+0x7e>
			f = (float)n / N;
 8003522:	ee07 2a90 	vmov	s15, r2
			f = (float)(n-N) / N;
 8003526:	f5a2 6380 	sub.w	r3, r2, #1024	; 0x400
		if(n <= N/2)
 800352a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
			f = (float)n / N;
 800352e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
			f = (float)(n-N) / N;
 8003532:	ee07 3a90 	vmov	s15, r3
 8003536:	eef8 7ae7 	vcvt.f32.s32	s15, s15
			f = (float)n / N;
 800353a:	bfd4      	ite	le
 800353c:	ee67 7a06 	vmulle.f32	s15, s14, s12
			f = (float)(n-N) / N;
 8003540:	ee67 7a86 	vmulgt.f32	s15, s15, s12
		if(f >= low / AudioRate && f <= high /AudioRate)
 8003544:	eef4 6ae7 	vcmpe.f32	s13, s15
 8003548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354c:	d9dc      	bls.n	8003508 <SetMask+0x28>
	for(int n=0;n<N;n++){
 800354e:	3201      	adds	r2, #1
			FFTmask[n * 2] = 0;
 8003550:	f841 0c04 	str.w	r0, [r1, #-4]
		FFTmask[n * 2 + 1] = 0; // Imaginary part
 8003554:	f841 0b08 	str.w	r0, [r1], #8
	for(int n=0;n<N;n++){
 8003558:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800355c:	d1e1      	bne.n	8003522 <SetMask+0x42>
	}


	// compute now the inverse FFT
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTmask, INVERSEFFT, NOREVERSE);
 800355e:	2301      	movs	r3, #1
 8003560:	4c21      	ldr	r4, [pc, #132]	; (80035e8 <SetMask+0x108>)
 8003562:	4822      	ldr	r0, [pc, #136]	; (80035ec <SetMask+0x10c>)
 8003564:	461a      	mov	r2, r3
 8003566:	4621      	mov	r1, r4
 8003568:	f7fd fc06 	bl	8000d78 <arm_cfft_f32>
	make_kaiser(kaiser_window,M,Kaiser_beta); //TODO: integrate coefficient in window shaping loop
 800356c:	f240 2101 	movw	r1, #513	; 0x201
 8003570:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003574:	4628      	mov	r0, r5
 8003576:	f7ff fef3 	bl	8003360 <make_kaiser>


	// Round trip through FFT/IFFT scales by N
	float const gain = 1./N;
	// Shift to beginning of buffer to make causal; apply window and gain
	for(int n = M - 1; n >= 0; n--){
 800357a:	f605 0004 	addw	r0, r5, #2052	; 0x804
 800357e:	f504 5280 	add.w	r2, r4, #4096	; 0x1000
	make_kaiser(kaiser_window,M,Kaiser_beta); //TODO: integrate coefficient in window shaping loop
 8003582:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8003586:	eddf 6a17 	vldr	s13, [pc, #92]	; 80035e4 <SetMask+0x104>
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 800358a:	f3c1 0309 	ubfx	r3, r1, #0, #10
 800358e:	ed70 7a01 	vldmdb	r0!, {s15}
 8003592:	4615      	mov	r5, r2
	for(int n = M - 1; n >= 0; n--){
 8003594:	3a08      	subs	r2, #8
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 8003596:	eb04 0cc3 	add.w	ip, r4, r3, lsl #3
 800359a:	ee67 7aa6 	vmul.f32	s15, s15, s13
	for(int n = M - 1; n >= 0; n--){
 800359e:	42a5      	cmp	r5, r4
		FFTmask[n * 2] = FFTmask[((n-M/2+N)%N) * 2] * kaiser_window[n] * gain;
 80035a0:	f101 31ff 	add.w	r1, r1, #4294967295
 80035a4:	ed9c 7a00 	vldr	s14, [ip]
 80035a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035ac:	ed82 7a02 	vstr	s14, [r2, #8]
	//	FFTmask[n * 2 + 1] = FFTmask[((n-M/2+N)%N) * 2 + 1];
		FFTmask[n * 2 + 1] = FFTmask[((n-M/2+N)%N) * 2 + 1] * kaiser_window[n] * gain;
 80035b0:	ed9c 7a01 	vldr	s14, [ip, #4]
 80035b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035b8:	edc2 7a03 	vstr	s15, [r2, #12]
	for(int n = M - 1; n >= 0; n--){
 80035bc:	d1e5      	bne.n	800358a <SetMask+0xaa>
	}
	// Pad with zeroes on right side
	memset(FFTmask + M * 2,0,(N-M)* 2 * sizeof(*FFTmask));
 80035be:	f640 72f8 	movw	r2, #4088	; 0xff8
 80035c2:	2100      	movs	r1, #0
 80035c4:	480a      	ldr	r0, [pc, #40]	; (80035f0 <SetMask+0x110>)
 80035c6:	f00f fb5a 	bl	8012c7e <memset>


	// Now back to frequency domain
	arm_cfft_f32(&arm_cfft_sR_f32_len1024, FFTmask, DIRECTFFT, NOREVERSE);
 80035ca:	2301      	movs	r3, #1
 80035cc:	2200      	movs	r2, #0
 80035ce:	4906      	ldr	r1, [pc, #24]	; (80035e8 <SetMask+0x108>)
 80035d0:	4806      	ldr	r0, [pc, #24]	; (80035ec <SetMask+0x10c>)
 80035d2:	f7fd fbd1 	bl	8000d78 <arm_cfft_f32>

			blkCnt--;
		}
	}
#endif
}
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bdb0      	pop	{r4, r5, r7, pc}
 80035da:	bf00      	nop
 80035dc:	24000ec0 	.word	0x24000ec0
 80035e0:	20006804 	.word	0x20006804
 80035e4:	3a800000 	.word	0x3a800000
 80035e8:	20006800 	.word	0x20006800
 80035ec:	08018e88 	.word	0x08018e88
 80035f0:	20007808 	.word	0x20007808

080035f4 <pack_call>:
	return m;
}

static long
unsigned int pack_call(char const *callsign)
{
 80035f4:	b510      	push	{r4, lr}
	unsigned int i;
	long unsigned int n;
	char call6[6];
	memset(call6,' ',sizeof(call6));
 80035f6:	f04f 3320 	mov.w	r3, #538976288	; 0x20202020
{
 80035fa:	b082      	sub	sp, #8
 80035fc:	4604      	mov	r4, r0
	memset(call6,' ',sizeof(call6));
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	f8ad 3004 	strh.w	r3, [sp, #4]
	// callsign is 6 characters in length. Exactly.
	size_t call_len = strlen(callsign);
 8003604:	f7fc ff1c 	bl	8000440 <strlen>
	if( call_len > 6 ) {
 8003608:	2806      	cmp	r0, #6
 800360a:	f200 808e 	bhi.w	800372a <pack_call+0x136>
		return 0;
	}
	if( isdigit((int) callsign[2]) ) {
 800360e:	78a2      	ldrb	r2, [r4, #2]
 8003610:	4b58      	ldr	r3, [pc, #352]	; (8003774 <pack_call+0x180>)
 8003612:	5c9a      	ldrb	r2, [r3, r2]
 8003614:	0752      	lsls	r2, r2, #29
 8003616:	d57b      	bpl.n	8003710 <pack_call+0x11c>
		for (i=0; i<call_len; i++) {
 8003618:	b120      	cbz	r0, 8003624 <pack_call+0x30>
			call6[i]=callsign[i];
 800361a:	4602      	mov	r2, r0
 800361c:	4621      	mov	r1, r4
 800361e:	4668      	mov	r0, sp
 8003620:	f00f fc20 	bl	8012e64 <memcpy>
		for (i=1; i<call_len+1; i++) {
			call6[i]=callsign[i-1];
		}
	}
	for (i=0; i<6; i++) {
		call6[i]=get_callsign_character_code(call6[i]);
 8003624:	f89d 3000 	ldrb.w	r3, [sp]
	if( ch >=48 && ch <=57 ) { //0-9
 8003628:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800362c:	fa5f fe8e 	uxtb.w	lr, lr
 8003630:	f1be 0f09 	cmp.w	lr, #9
 8003634:	d908      	bls.n	8003648 <pack_call+0x54>
	if( ch == 32 ) {  //space
 8003636:	2b20      	cmp	r3, #32
 8003638:	f000 8095 	beq.w	8003766 <pack_call+0x172>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800363c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003640:	2a19      	cmp	r2, #25
 8003642:	d975      	bls.n	8003730 <pack_call+0x13c>
	return -1;
 8003644:	f04f 0eff 	mov.w	lr, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003648:	f89d 3001 	ldrb.w	r3, [sp, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 800364c:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
 8003650:	b2e4      	uxtb	r4, r4
 8003652:	2c09      	cmp	r4, #9
 8003654:	d907      	bls.n	8003666 <pack_call+0x72>
	if( ch == 32 ) {  //space
 8003656:	2b20      	cmp	r3, #32
 8003658:	f000 8083 	beq.w	8003762 <pack_call+0x16e>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 800365c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003660:	2a19      	cmp	r2, #25
 8003662:	d977      	bls.n	8003754 <pack_call+0x160>
	return -1;
 8003664:	24ff      	movs	r4, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003666:	f89d 3002 	ldrb.w	r3, [sp, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 800366a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800366e:	b2c9      	uxtb	r1, r1
 8003670:	2909      	cmp	r1, #9
 8003672:	d906      	bls.n	8003682 <pack_call+0x8e>
	if( ch == 32 ) {  //space
 8003674:	2b20      	cmp	r3, #32
 8003676:	d072      	beq.n	800375e <pack_call+0x16a>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003678:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800367c:	2a19      	cmp	r2, #25
 800367e:	d966      	bls.n	800374e <pack_call+0x15a>
	return -1;
 8003680:	21ff      	movs	r1, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 8003682:	f89d 3003 	ldrb.w	r3, [sp, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003686:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800368a:	b2d2      	uxtb	r2, r2
 800368c:	2a09      	cmp	r2, #9
 800368e:	d906      	bls.n	800369e <pack_call+0xaa>
	if( ch == 32 ) {  //space
 8003690:	2b20      	cmp	r3, #32
 8003692:	d062      	beq.n	800375a <pack_call+0x166>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 8003694:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8003698:	2a19      	cmp	r2, #25
 800369a:	d955      	bls.n	8003748 <pack_call+0x154>
	return -1;
 800369c:	22ff      	movs	r2, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 800369e:	f89d 0004 	ldrb.w	r0, [sp, #4]
	if( ch >=48 && ch <=57 ) { //0-9
 80036a2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b09      	cmp	r3, #9
 80036aa:	d906      	bls.n	80036ba <pack_call+0xc6>
	if( ch == 32 ) {  //space
 80036ac:	2820      	cmp	r0, #32
 80036ae:	d05d      	beq.n	800376c <pack_call+0x178>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80036b0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80036b4:	2b19      	cmp	r3, #25
 80036b6:	d93f      	bls.n	8003738 <pack_call+0x144>
	return -1;
 80036b8:	23ff      	movs	r3, #255	; 0xff
		call6[i]=get_callsign_character_code(call6[i]);
 80036ba:	f89d c005 	ldrb.w	ip, [sp, #5]
	if( ch >=48 && ch <=57 ) { //0-9
 80036be:	f1ac 0030 	sub.w	r0, ip, #48	; 0x30
 80036c2:	b2c0      	uxtb	r0, r0
 80036c4:	2809      	cmp	r0, #9
 80036c6:	d907      	bls.n	80036d8 <pack_call+0xe4>
	if( ch == 32 ) {  //space
 80036c8:	f1bc 0f20 	cmp.w	ip, #32
 80036cc:	d050      	beq.n	8003770 <pack_call+0x17c>
	if( ch >= 65 && ch <= 90 ) { //A-Z
 80036ce:	f1ac 0041 	sub.w	r0, ip, #65	; 0x41
 80036d2:	2819      	cmp	r0, #25
 80036d4:	d933      	bls.n	800373e <pack_call+0x14a>
	return -1;
 80036d6:	20ff      	movs	r0, #255	; 0xff
	}
	n = call6[0];
	n = n*36+call6[1];
 80036d8:	f04f 0c24 	mov.w	ip, #36	; 0x24
 80036dc:	fb1c 4c0e 	smlabb	ip, ip, lr, r4
	n = n*10+call6[2];
 80036e0:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80036e4:	eb01 014c 	add.w	r1, r1, ip, lsl #1
	n = n*27+call6[3]-10;
 80036e8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80036ec:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80036f0:	390a      	subs	r1, #10
 80036f2:	440a      	add	r2, r1
	n = n*27+call6[4]-10;
 80036f4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80036f8:	eb02 02c2 	add.w	r2, r2, r2, lsl #3
 80036fc:	3a0a      	subs	r2, #10
 80036fe:	4413      	add	r3, r2
	n = n*27+call6[5]-10;
 8003700:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003704:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8003708:	3b0a      	subs	r3, #10
 800370a:	4418      	add	r0, r3
	return n;
}
 800370c:	b002      	add	sp, #8
 800370e:	bd10      	pop	{r4, pc}
	} else if( isdigit((int) callsign[1]) ) {
 8003710:	7862      	ldrb	r2, [r4, #1]
 8003712:	5c9b      	ldrb	r3, [r3, r2]
 8003714:	075b      	lsls	r3, r3, #29
 8003716:	d585      	bpl.n	8003624 <pack_call+0x30>
		for (i=1; i<call_len+1; i++) {
 8003718:	2800      	cmp	r0, #0
 800371a:	d083      	beq.n	8003624 <pack_call+0x30>
			call6[i]=callsign[i-1];
 800371c:	4602      	mov	r2, r0
 800371e:	4621      	mov	r1, r4
 8003720:	f10d 0001 	add.w	r0, sp, #1
 8003724:	f00f fb9e 	bl	8012e64 <memcpy>
 8003728:	e77c      	b.n	8003624 <pack_call+0x30>
		return 0;
 800372a:	2000      	movs	r0, #0
}
 800372c:	b002      	add	sp, #8
 800372e:	bd10      	pop	{r4, pc}
		return ch-55;
 8003730:	3b37      	subs	r3, #55	; 0x37
 8003732:	fa5f fe83 	uxtb.w	lr, r3
 8003736:	e787      	b.n	8003648 <pack_call+0x54>
 8003738:	3837      	subs	r0, #55	; 0x37
 800373a:	b2c3      	uxtb	r3, r0
 800373c:	e7bd      	b.n	80036ba <pack_call+0xc6>
 800373e:	f1ac 0c37 	sub.w	ip, ip, #55	; 0x37
 8003742:	fa5f f08c 	uxtb.w	r0, ip
 8003746:	e7c7      	b.n	80036d8 <pack_call+0xe4>
 8003748:	3b37      	subs	r3, #55	; 0x37
 800374a:	b2da      	uxtb	r2, r3
 800374c:	e7a7      	b.n	800369e <pack_call+0xaa>
 800374e:	3b37      	subs	r3, #55	; 0x37
 8003750:	b2d9      	uxtb	r1, r3
 8003752:	e796      	b.n	8003682 <pack_call+0x8e>
 8003754:	3b37      	subs	r3, #55	; 0x37
 8003756:	b2dc      	uxtb	r4, r3
 8003758:	e785      	b.n	8003666 <pack_call+0x72>
		return 36;
 800375a:	2224      	movs	r2, #36	; 0x24
 800375c:	e79f      	b.n	800369e <pack_call+0xaa>
 800375e:	2124      	movs	r1, #36	; 0x24
 8003760:	e78f      	b.n	8003682 <pack_call+0x8e>
 8003762:	2424      	movs	r4, #36	; 0x24
 8003764:	e77f      	b.n	8003666 <pack_call+0x72>
 8003766:	f04f 0e24 	mov.w	lr, #36	; 0x24
 800376a:	e76d      	b.n	8003648 <pack_call+0x54>
 800376c:	2324      	movs	r3, #36	; 0x24
 800376e:	e7a4      	b.n	80036ba <pack_call+0xc6>
 8003770:	2024      	movs	r0, #36	; 0x24
 8003772:	e7b1      	b.n	80036d8 <pack_call+0xe4>
 8003774:	080195b4 	.word	0x080195b4

08003778 <get_wspr_channel_symbols>:
	memcpy(sym, tmp, sizeof(tmp));
}

int
get_wspr_channel_symbols(char* rawmessage, uint8_t* symbols)
{
 8003778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	};
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
	char *callsign, *grid, *powstr;
	char grid4[5], message[23];

	memset(message,0,sizeof(char)*23);
 800377c:	2300      	movs	r3, #0
{
 800377e:	b0ed      	sub	sp, #436	; 0x1b4
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003780:	4fb0      	ldr	r7, [pc, #704]	; (8003a44 <get_wspr_channel_symbols+0x2cc>)
{
 8003782:	4605      	mov	r5, r0
	memset(message,0,sizeof(char)*23);
 8003784:	930b      	str	r3, [sp, #44]	; 0x2c
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003786:	ae0d      	add	r6, sp, #52	; 0x34
	i=0;
	while ( rawmessage[i] != 0 && i<23 ) {
 8003788:	7804      	ldrb	r4, [r0, #0]
{
 800378a:	9103      	str	r1, [sp, #12]
	memset(message,0,sizeof(char)*23);
 800378c:	f8cd 302f 	str.w	r3, [sp, #47]	; 0x2f
 8003790:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8003794:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
	int nu[10]={0,-1,1,0,-1,2,1,0,-1,1};
 8003798:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800379a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800379c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800379e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80037a0:	e897 0003 	ldmia.w	r7, {r0, r1}
 80037a4:	e886 0003 	stmia.w	r6, {r0, r1}
	while ( rawmessage[i] != 0 && i<23 ) {
 80037a8:	b154      	cbz	r4, 80037c0 <get_wspr_channel_symbols+0x48>
 80037aa:	aa07      	add	r2, sp, #28
 80037ac:	1c6b      	adds	r3, r5, #1
 80037ae:	e000      	b.n	80037b2 <get_wspr_channel_symbols+0x3a>
 80037b0:	b134      	cbz	r4, 80037c0 <get_wspr_channel_symbols+0x48>
		message[i]=rawmessage[i];
 80037b2:	f802 4b01 	strb.w	r4, [r2], #1
	while ( rawmessage[i] != 0 && i<23 ) {
 80037b6:	f813 4b01 	ldrb.w	r4, [r3], #1
 80037ba:	1b59      	subs	r1, r3, r5
 80037bc:	2918      	cmp	r1, #24
 80037be:	d1f7      	bne.n	80037b0 <get_wspr_channel_symbols+0x38>
		i++;
	}

	size_t i1=strcspn(message," ");
 80037c0:	49a1      	ldr	r1, [pc, #644]	; (8003a48 <get_wspr_channel_symbols+0x2d0>)
 80037c2:	a807      	add	r0, sp, #28
 80037c4:	f00f fa63 	bl	8012c8e <strcspn>
	size_t i2=strcspn(message,"/");
 80037c8:	49a0      	ldr	r1, [pc, #640]	; (8003a4c <get_wspr_channel_symbols+0x2d4>)
	size_t i1=strcspn(message," ");
 80037ca:	4604      	mov	r4, r0
	size_t i2=strcspn(message,"/");
 80037cc:	a807      	add	r0, sp, #28
 80037ce:	f00f fa5e 	bl	8012c8e <strcspn>
	size_t i3=strcspn(message,"<");
 80037d2:	499f      	ldr	r1, [pc, #636]	; (8003a50 <get_wspr_channel_symbols+0x2d8>)
	size_t i2=strcspn(message,"/");
 80037d4:	4606      	mov	r6, r0
	size_t i3=strcspn(message,"<");
 80037d6:	a807      	add	r0, sp, #28
 80037d8:	f00f fa59 	bl	8012c8e <strcspn>
	size_t mlen=strlen(message);

	// Use the presence and/or absence of "<" and "/" to decide what
	// type of message. No sanity checks! Beware!

	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80037dc:	3c04      	subs	r4, #4
	size_t i4=strcspn(message,">");
 80037de:	499d      	ldr	r1, [pc, #628]	; (8003a54 <get_wspr_channel_symbols+0x2dc>)
	size_t i3=strcspn(message,"<");
 80037e0:	4605      	mov	r5, r0
	size_t i4=strcspn(message,">");
 80037e2:	a807      	add	r0, sp, #28
 80037e4:	f00f fa53 	bl	8012c8e <strcspn>
 80037e8:	4607      	mov	r7, r0
	size_t mlen=strlen(message);
 80037ea:	a807      	add	r0, sp, #28
 80037ec:	f7fc fe28 	bl	8000440 <strlen>
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80037f0:	2c02      	cmp	r4, #2
	size_t mlen=strlen(message);
 80037f2:	4603      	mov	r3, r0
	if( i1 > 3 && i1 < 7 && i2 == mlen && i3 == mlen ) {
 80037f4:	d804      	bhi.n	8003800 <get_wspr_channel_symbols+0x88>
 80037f6:	4286      	cmp	r6, r0
 80037f8:	d102      	bne.n	8003800 <get_wspr_channel_symbols+0x88>
 80037fa:	4285      	cmp	r5, r0
 80037fc:	f000 8132 	beq.w	8003a64 <get_wspr_channel_symbols+0x2ec>
		for (i=0; i<4; i++) {
			grid4[i]=get_locator_character_code(*(grid+i));
		}
		m = pack_grid4_power(grid4,power);

	} else if ( i3 == 0 && i4 < mlen ) {
 8003800:	b90d      	cbnz	r5, 8003806 <get_wspr_channel_symbols+0x8e>
 8003802:	429f      	cmp	r7, r3
 8003804:	d37e      	bcc.n	8003904 <get_wspr_channel_symbols+0x18c>
		for(i=0; i<j-1; i++) {
			grid6[i]=grid[i+1];
		}
		grid6[5]=grid[0];
		n = pack_call(grid6);
	} else if ( i2 < mlen ) {  // just looks for a right slash
 8003806:	429e      	cmp	r6, r3
 8003808:	d303      	bcc.n	8003812 <get_wspr_channel_symbols+0x9a>
		pack_prefix(callsign, &n1, &ng, &nadd);
		ntype=power + 1 + nadd;
		m=128*ng+ntype+64;
		n=n1;
	} else {
		return 0;
 800380a:	2000      	movs	r0, #0

	for (i=0; i < 162; i++) {
		symbols[i] = 2 * channelbits[i] + pr3[i];
	}
	return 1;
}
 800380c:	b06d      	add	sp, #436	; 0x1b4
 800380e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		callsign = strtok (message," ");
 8003812:	498d      	ldr	r1, [pc, #564]	; (8003a48 <get_wspr_channel_symbols+0x2d0>)
 8003814:	a807      	add	r0, sp, #28
 8003816:	f00f fa4b 	bl	8012cb0 <strtok>
 800381a:	4605      	mov	r5, r0
		if( i2==0 || i2>strlen(callsign) ) return 0; //guards against pathological case
 800381c:	2e00      	cmp	r6, #0
 800381e:	d0f4      	beq.n	800380a <get_wspr_channel_symbols+0x92>
 8003820:	f7fc fe0e 	bl	8000440 <strlen>
 8003824:	42b0      	cmp	r0, r6
 8003826:	d3f0      	bcc.n	800380a <get_wspr_channel_symbols+0x92>
		powstr = strtok (NULL," ");
 8003828:	4987      	ldr	r1, [pc, #540]	; (8003a48 <get_wspr_channel_symbols+0x2d0>)
 800382a:	2000      	movs	r0, #0
 800382c:	f00f fa40 	bl	8012cb0 <strtok>
		int power = atoi (powstr);
 8003830:	f00e fbf8 	bl	8012024 <atoi>
		if( power < 0 ) power=0;
 8003834:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8003836:	4b88      	ldr	r3, [pc, #544]	; (8003a58 <get_wspr_channel_symbols+0x2e0>)
 8003838:	bfa8      	it	ge
 800383a:	203c      	movge	r0, #60	; 0x3c
	size_t i1 = strcspn(callsign,"/");
 800383c:	4983      	ldr	r1, [pc, #524]	; (8003a4c <get_wspr_channel_symbols+0x2d4>)
 800383e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
		power=power+nu[power%10];
 8003842:	fba3 2300 	umull	r2, r3, r3, r0
 8003846:	aa0d      	add	r2, sp, #52	; 0x34
 8003848:	08db      	lsrs	r3, r3, #3
 800384a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800384e:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 8003852:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
 8003856:	4406      	add	r6, r0
	size_t i1 = strcspn(callsign,"/");
 8003858:	4628      	mov	r0, r5
 800385a:	f00f fa18 	bl	8012c8e <strcspn>
	if( callsign[i1+2] == 0 ) {
 800385e:	f100 0802 	add.w	r8, r0, #2
	size_t i1 = strcspn(callsign,"/");
 8003862:	4607      	mov	r7, r0
	if( callsign[i1+2] == 0 ) {
 8003864:	f815 3008 	ldrb.w	r3, [r5, r8]
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 842b 	beq.w	80040c4 <get_wspr_channel_symbols+0x94c>
	} else if( callsign[i1+3]==0 ) {
 800386e:	eb05 0900 	add.w	r9, r5, r0
 8003872:	f899 3003 	ldrb.w	r3, [r9, #3]
 8003876:	2b00      	cmp	r3, #0
 8003878:	f040 8502 	bne.w	8004280 <get_wspr_channel_symbols+0xb08>
		for (i=0; i<i1; i++) {
 800387c:	ab40      	add	r3, sp, #256	; 0x100
 800387e:	2800      	cmp	r0, #0
 8003880:	f000 857d 	beq.w	800437e <get_wspr_channel_symbols+0xc06>
 8003884:	461a      	mov	r2, r3
 8003886:	9302      	str	r3, [sp, #8]
 8003888:	1c6b      	adds	r3, r5, #1
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b02      	cmp	r3, #2
 800388e:	f240 854d 	bls.w	800432c <get_wspr_channel_symbols+0xbb4>
 8003892:	1e43      	subs	r3, r0, #1
 8003894:	2b05      	cmp	r3, #5
 8003896:	f240 8549 	bls.w	800432c <get_wspr_channel_symbols+0xbb4>
			call6[i]=callsign[i];
 800389a:	682b      	ldr	r3, [r5, #0]
 800389c:	0782      	lsls	r2, r0, #30
 800389e:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 80038a0:	f020 0303 	bic.w	r3, r0, #3
 80038a4:	d017      	beq.n	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80038a6:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 80038aa:	5ce9      	ldrb	r1, [r5, r3]
 80038ac:	446a      	add	r2, sp
 80038ae:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 80038b2:	1c5a      	adds	r2, r3, #1
 80038b4:	4290      	cmp	r0, r2
 80038b6:	d90e      	bls.n	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80038b8:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 80038ba:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 80038bc:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 80038c0:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 80038c2:	446a      	add	r2, sp
 80038c4:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 80038c8:	d905      	bls.n	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 80038ca:	5cea      	ldrb	r2, [r5, r3]
 80038cc:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 80038d0:	446b      	add	r3, sp
 80038d2:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 80038d6:	9802      	ldr	r0, [sp, #8]
 80038d8:	f7ff fe8c 	bl	80035f4 <pack_call>
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 80038dc:	f899 3001 	ldrb.w	r3, [r9, #1]
 80038e0:	f815 2008 	ldrb.w	r2, [r5, r8]
		*n=pack_call(call6);
 80038e4:	4604      	mov	r4, r0
		*m=10*(callsign[i1+1]-48)+(callsign[i1+2]-48);
 80038e6:	3b30      	subs	r3, #48	; 0x30
 80038e8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80038ec:	eb02 0243 	add.w	r2, r2, r3, lsl #1
		*m=60000 + 26 + *m;
 80038f0:	f64e 234a 	movw	r3, #59978	; 0xea4a
 80038f4:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 80038f6:	01db      	lsls	r3, r3, #7
		*nadd=1;
 80038f8:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 80038fa:	f106 0541 	add.w	r5, r6, #65	; 0x41
 80038fe:	4405      	add	r5, r0
 8003900:	441d      	add	r5, r3
		n=n1;
 8003902:	e110      	b.n	8003b26 <get_wspr_channel_symbols+0x3ae>
		callsign=strtok(message,"<> ");
 8003904:	4955      	ldr	r1, [pc, #340]	; (8003a5c <get_wspr_channel_symbols+0x2e4>)
 8003906:	a807      	add	r0, sp, #28
 8003908:	f00f f9d2 	bl	8012cb0 <strtok>
		grid=strtok(NULL," ");
 800390c:	494e      	ldr	r1, [pc, #312]	; (8003a48 <get_wspr_channel_symbols+0x2d0>)
		callsign=strtok(message,"<> ");
 800390e:	4607      	mov	r7, r0
		grid=strtok(NULL," ");
 8003910:	2000      	movs	r0, #0
 8003912:	f00f f9cd 	bl	8012cb0 <strtok>
		powstr=strtok(NULL," ");
 8003916:	494c      	ldr	r1, [pc, #304]	; (8003a48 <get_wspr_channel_symbols+0x2d0>)
		grid=strtok(NULL," ");
 8003918:	4604      	mov	r4, r0
		powstr=strtok(NULL," ");
 800391a:	2000      	movs	r0, #0
 800391c:	f00f f9c8 	bl	8012cb0 <strtok>
		int power = atoi(powstr);
 8003920:	f00e fb80 	bl	8012024 <atoi>
		if( power < 0 ) power=0;
 8003924:	283c      	cmp	r0, #60	; 0x3c
		power=power+nu[power%10];
 8003926:	4b4c      	ldr	r3, [pc, #304]	; (8003a58 <get_wspr_channel_symbols+0x2e0>)
 8003928:	bfa8      	it	ge
 800392a:	203c      	movge	r0, #60	; 0x3c
 800392c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8003930:	fba3 2300 	umull	r2, r3, r3, r0
 8003934:	aa0d      	add	r2, sp, #52	; 0x34
 8003936:	08db      	lsrs	r3, r3, #3
 8003938:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800393c:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 8003940:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8003944:	4405      	add	r5, r0
		ihash=nhash(callsign,strlen(callsign),(uint32_t)146);
 8003946:	4638      	mov	r0, r7
 8003948:	f7fc fd7a 	bl	8000440 <strlen>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800394c:	4b44      	ldr	r3, [pc, #272]	; (8003a60 <get_wspr_channel_symbols+0x2e8>)
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 800394e:	07ba      	lsls	r2, r7, #30
		ntype=-(power+1);
 8003950:	ea6f 0505 	mvn.w	r5, r5
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003954:	4403      	add	r3, r0
	if (HASH_LITTLE_ENDIAN && ((u.i & 0x3) == 0)) {
 8003956:	f000 8282 	beq.w	8003e5e <get_wspr_channel_symbols+0x6e6>
	} else if (HASH_LITTLE_ENDIAN && ((u.i & 0x1) == 0)) {
 800395a:	07fe      	lsls	r6, r7, #31
 800395c:	f140 8350 	bpl.w	8004000 <get_wspr_channel_symbols+0x888>
		while (length > 12)
 8003960:	280c      	cmp	r0, #12
 8003962:	f240 853a 	bls.w	80043da <get_wspr_channel_symbols+0xc62>
 8003966:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800396a:	461a      	mov	r2, r3
 800396c:	4619      	mov	r1, r3
 800396e:	469c      	mov	ip, r3
			c += ((uint32_t)k[10])<<16;
 8003970:	f816 ec02 	ldrb.w	lr, [r6, #-2]
			length -= 12;
 8003974:	380c      	subs	r0, #12
			c += ((uint32_t)k[9])<<8;
 8003976:	f816 3c03 	ldrb.w	r3, [r6, #-3]
			c += ((uint32_t)k[10])<<16;
 800397a:	ea4f 4e0e 	mov.w	lr, lr, lsl #16
			a += ((uint32_t)k[2])<<16;
 800397e:	f816 7c0a 	ldrb.w	r7, [r6, #-10]
			c += ((uint32_t)k[11])<<24;
 8003982:	f816 8c01 	ldrb.w	r8, [r6, #-1]
		while (length > 12)
 8003986:	280c      	cmp	r0, #12
			c += ((uint32_t)k[11])<<24;
 8003988:	eb0e 2e03 	add.w	lr, lr, r3, lsl #8
			c += k[8];
 800398c:	f816 3c04 	ldrb.w	r3, [r6, #-4]
			a += ((uint32_t)k[2])<<16;
 8003990:	ea4f 4707 	mov.w	r7, r7, lsl #16
			c += ((uint32_t)k[11])<<24;
 8003994:	449e      	add	lr, r3
			a += ((uint32_t)k[1])<<8;
 8003996:	f816 3c0b 	ldrb.w	r3, [r6, #-11]
			c += ((uint32_t)k[11])<<24;
 800399a:	eb0e 6e08 	add.w	lr, lr, r8, lsl #24
			mix(a,b,c);
 800399e:	eb07 2703 	add.w	r7, r7, r3, lsl #8
			b += ((uint32_t)k[6])<<16;
 80039a2:	f816 3c06 	ldrb.w	r3, [r6, #-6]
			c += ((uint32_t)k[11])<<24;
 80039a6:	4472      	add	r2, lr
			a += k[0];
 80039a8:	f816 ec0c 	ldrb.w	lr, [r6, #-12]
			b += ((uint32_t)k[6])<<16;
 80039ac:	ea4f 4303 	mov.w	r3, r3, lsl #16
			mix(a,b,c);
 80039b0:	4477      	add	r7, lr
			b += ((uint32_t)k[5])<<8;
 80039b2:	f816 ec07 	ldrb.w	lr, [r6, #-7]
			b += ((uint32_t)k[7])<<24;
 80039b6:	eb03 230e 	add.w	r3, r3, lr, lsl #8
			a += ((uint32_t)k[3])<<24;
 80039ba:	f816 ec09 	ldrb.w	lr, [r6, #-9]
			mix(a,b,c);
 80039be:	eb07 670e 	add.w	r7, r7, lr, lsl #24
 80039c2:	eba7 0702 	sub.w	r7, r7, r2
 80039c6:	4467      	add	r7, ip
			b += k[4];
 80039c8:	f816 cc08 	ldrb.w	ip, [r6, #-8]
			b += ((uint32_t)k[7])<<24;
 80039cc:	4463      	add	r3, ip
 80039ce:	f816 cc05 	ldrb.w	ip, [r6, #-5]
			mix(a,b,c);
 80039d2:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += ((uint32_t)k[7])<<24;
 80039d6:	eb03 630c 	add.w	r3, r3, ip, lsl #24
 80039da:	440b      	add	r3, r1
			mix(a,b,c);
 80039dc:	441a      	add	r2, r3
 80039de:	eba3 0307 	sub.w	r3, r3, r7
 80039e2:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 80039e6:	eb07 0102 	add.w	r1, r7, r2
 80039ea:	eba2 0203 	sub.w	r2, r2, r3
 80039ee:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 80039f2:	440b      	add	r3, r1
 80039f4:	eba1 0102 	sub.w	r1, r1, r2
 80039f8:	ea81 4732 	eor.w	r7, r1, r2, ror #16
 80039fc:	441a      	add	r2, r3
 80039fe:	eba3 0307 	sub.w	r3, r3, r7
 8003a02:	eb07 0c02 	add.w	ip, r7, r2
 8003a06:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 8003a0a:	4637      	mov	r7, r6
		while (length > 12)
 8003a0c:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8003a10:	eba2 0201 	sub.w	r2, r2, r1
 8003a14:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003a18:	4461      	add	r1, ip
		while (length > 12)
 8003a1a:	d8a9      	bhi.n	8003970 <get_wspr_channel_symbols+0x1f8>
 8003a1c:	4663      	mov	r3, ip
		switch(length)                   /* all the case statements fall through */
 8003a1e:	3801      	subs	r0, #1
 8003a20:	280b      	cmp	r0, #11
 8003a22:	f200 829c 	bhi.w	8003f5e <get_wspr_channel_symbols+0x7e6>
 8003a26:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003a2a:	027f      	.short	0x027f
 8003a2c:	0279027c 	.word	0x0279027c
 8003a30:	02740276 	.word	0x02740276
 8003a34:	026e0271 	.word	0x026e0271
 8003a38:	0269026b 	.word	0x0269026b
 8003a3c:	02630266 	.word	0x02630266
 8003a40:	0260      	.short	0x0260
 8003a42:	bf00      	nop
 8003a44:	08016048 	.word	0x08016048
 8003a48:	0801917c 	.word	0x0801917c
 8003a4c:	08018fa4 	.word	0x08018fa4
 8003a50:	08018fa8 	.word	0x08018fa8
 8003a54:	08018fac 	.word	0x08018fac
 8003a58:	cccccccd 	.word	0xcccccccd
 8003a5c:	08018fb0 	.word	0x08018fb0
 8003a60:	deadbf81 	.word	0xdeadbf81
		callsign = strtok(message," ");
 8003a64:	49cb      	ldr	r1, [pc, #812]	; (8003d94 <get_wspr_channel_symbols+0x61c>)
 8003a66:	a807      	add	r0, sp, #28
 8003a68:	f00f f922 	bl	8012cb0 <strtok>
		grid = strtok(NULL," ");
 8003a6c:	49c9      	ldr	r1, [pc, #804]	; (8003d94 <get_wspr_channel_symbols+0x61c>)
		callsign = strtok(message," ");
 8003a6e:	4604      	mov	r4, r0
		grid = strtok(NULL," ");
 8003a70:	2000      	movs	r0, #0
 8003a72:	f00f f91d 	bl	8012cb0 <strtok>
		powstr = strtok(NULL," ");
 8003a76:	49c7      	ldr	r1, [pc, #796]	; (8003d94 <get_wspr_channel_symbols+0x61c>)
		grid = strtok(NULL," ");
 8003a78:	4605      	mov	r5, r0
		powstr = strtok(NULL," ");
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f00f f918 	bl	8012cb0 <strtok>
		int power = atoi(powstr);
 8003a80:	f00e fad0 	bl	8012024 <atoi>
 8003a84:	4607      	mov	r7, r0
		n = pack_call(callsign);
 8003a86:	4620      	mov	r0, r4
 8003a88:	f7ff fdb4 	bl	80035f4 <pack_call>
			grid4[i]=get_locator_character_code(*(grid+i));
 8003a8c:	782b      	ldrb	r3, [r5, #0]
		n = pack_call(callsign);
 8003a8e:	4604      	mov	r4, r0
	if( ch >=48 && ch <=57 ) { //0-9
 8003a90:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8003a94:	b2d2      	uxtb	r2, r2
 8003a96:	2a09      	cmp	r2, #9
 8003a98:	d907      	bls.n	8003aaa <get_wspr_channel_symbols+0x332>
	if( ch == 32 ) {  //space
 8003a9a:	2b20      	cmp	r3, #32
 8003a9c:	f000 8439 	beq.w	8004312 <get_wspr_channel_symbols+0xb9a>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003aa0:	3b41      	subs	r3, #65	; 0x41
 8003aa2:	b2da      	uxtb	r2, r3
	return -1;
 8003aa4:	2a12      	cmp	r2, #18
 8003aa6:	bf28      	it	cs
 8003aa8:	22ff      	movcs	r2, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003aaa:	7869      	ldrb	r1, [r5, #1]
	if( ch >=48 && ch <=57 ) { //0-9
 8003aac:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b09      	cmp	r3, #9
 8003ab4:	d907      	bls.n	8003ac6 <get_wspr_channel_symbols+0x34e>
	if( ch == 32 ) {  //space
 8003ab6:	2920      	cmp	r1, #32
 8003ab8:	f000 8428 	beq.w	800430c <get_wspr_channel_symbols+0xb94>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003abc:	3941      	subs	r1, #65	; 0x41
 8003abe:	b2cb      	uxtb	r3, r1
	return -1;
 8003ac0:	2b12      	cmp	r3, #18
 8003ac2:	bf28      	it	cs
 8003ac4:	23ff      	movcs	r3, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003ac6:	78a9      	ldrb	r1, [r5, #2]
	if( ch >=48 && ch <=57 ) { //0-9
 8003ac8:	f1a1 0630 	sub.w	r6, r1, #48	; 0x30
 8003acc:	b2f6      	uxtb	r6, r6
 8003ace:	2e09      	cmp	r6, #9
 8003ad0:	d907      	bls.n	8003ae2 <get_wspr_channel_symbols+0x36a>
	if( ch == 32 ) {  //space
 8003ad2:	2920      	cmp	r1, #32
 8003ad4:	f000 8417 	beq.w	8004306 <get_wspr_channel_symbols+0xb8e>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003ad8:	3941      	subs	r1, #65	; 0x41
 8003ada:	b2ce      	uxtb	r6, r1
	return -1;
 8003adc:	2e12      	cmp	r6, #18
 8003ade:	bf28      	it	cs
 8003ae0:	26ff      	movcs	r6, #255	; 0xff
			grid4[i]=get_locator_character_code(*(grid+i));
 8003ae2:	78e8      	ldrb	r0, [r5, #3]
	if( ch >=48 && ch <=57 ) { //0-9
 8003ae4:	f1a0 0130 	sub.w	r1, r0, #48	; 0x30
 8003ae8:	b2c9      	uxtb	r1, r1
 8003aea:	2909      	cmp	r1, #9
 8003aec:	d907      	bls.n	8003afe <get_wspr_channel_symbols+0x386>
	if( ch == 32 ) {  //space
 8003aee:	2820      	cmp	r0, #32
 8003af0:	f000 8406 	beq.w	8004300 <get_wspr_channel_symbols+0xb88>
	if( ch >= 65 && ch <= 82 ) { //A-Z
 8003af4:	3841      	subs	r0, #65	; 0x41
 8003af6:	b2c1      	uxtb	r1, r0
	return -1;
 8003af8:	2912      	cmp	r1, #18
 8003afa:	bf28      	it	cs
 8003afc:	21ff      	movcs	r1, #255	; 0xff
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003afe:	f06f 0509 	mvn.w	r5, #9
 8003b02:	b21b      	sxth	r3, r3
	m=m*128+power+64;
 8003b04:	f107 0040 	add.w	r0, r7, #64	; 0x40
	m=(179-10*grid4[0]-grid4[2])*180+10*grid4[1]+grid4[3];
 8003b08:	fb05 f202 	mul.w	r2, r5, r2
 8003b0c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003b10:	25b4      	movs	r5, #180	; 0xb4
 8003b12:	32b3      	adds	r2, #179	; 0xb3
 8003b14:	005b      	lsls	r3, r3, #1
 8003b16:	1b92      	subs	r2, r2, r6
 8003b18:	fb05 3302 	mla	r3, r5, r2, r3
 8003b1c:	aa40      	add	r2, sp, #256	; 0x100
 8003b1e:	440b      	add	r3, r1
	return m;
 8003b20:	9202      	str	r2, [sp, #8]
	m=m*128+power+64;
 8003b22:	eb00 15c3 	add.w	r5, r0, r3, lsl #7
	memset(data,0,sizeof(data));
 8003b26:	2600      	movs	r6, #0
	it=0xFF & (n>>20);
 8003b28:	0d21      	lsrs	r1, r4, #20
	it=0xFF & (n>>12);
 8003b2a:	0b23      	lsrs	r3, r4, #12
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003b2c:	f3c5 4083 	ubfx	r0, r5, #18, #4
	data[0]=it;
 8003b30:	4632      	mov	r2, r6
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003b32:	f8dd 9008 	ldr.w	r9, [sp, #8]
	it= ((n&(0x0F))<<4) + ((m>>18)&(0x0F));
 8003b36:	eb00 1004 	add.w	r0, r0, r4, lsl #4
	memset(data,0,sizeof(data));
 8003b3a:	f8cd 6017 	str.w	r6, [sp, #23]
	data[0]=it;
 8003b3e:	f361 0207 	bfi	r2, r1, #0, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003b42:	4631      	mov	r1, r6
			ENCODE(sym,encstate);
 8003b44:	46b2      	mov	sl, r6
	data[0]=it;
 8003b46:	f363 220f 	bfi	r2, r3, #8, #8
	it=0xFF & (n>>4);
 8003b4a:	0923      	lsrs	r3, r4, #4
	data[0]=it;
 8003b4c:	f363 4217 	bfi	r2, r3, #16, #8
	it=0xFF & (m>>10);
 8003b50:	12ab      	asrs	r3, r5, #10
 8003b52:	f88d 3014 	strb.w	r3, [sp, #20]
	it=0xFF & (m>>2);
 8003b56:	10ab      	asrs	r3, r5, #2
	data[0]=it;
 8003b58:	f360 621f 	bfi	r2, r0, #24, #8
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003b5c:	4648      	mov	r0, r9
	it=0xFF & (m>>2);
 8003b5e:	f88d 3015 	strb.w	r3, [sp, #21]
	it=(m & 0x03)<<6 ;
 8003b62:	01ab      	lsls	r3, r5, #6
	data[0]=it;
 8003b64:	9204      	str	r2, [sp, #16]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003b66:	22b0      	movs	r2, #176	; 0xb0
	it=(m & 0x03)<<6 ;
 8003b68:	f88d 3016 	strb.w	r3, [sp, #22]
	memset(channelbits, 0, sizeof(channelbits[0])*nbytes*8*2);
 8003b6c:	f00f f887 	bl	8012c7e <memset>
	while(nbytes-- != 0) {
 8003b70:	ab04      	add	r3, sp, #16
			ENCODE(sym,encstate);
 8003b72:	4989      	ldr	r1, [pc, #548]	; (8003d98 <get_wspr_channel_symbols+0x620>)
 8003b74:	4a89      	ldr	r2, [pc, #548]	; (8003d9c <get_wspr_channel_symbols+0x624>)
 8003b76:	9301      	str	r3, [sp, #4]
 8003b78:	4b89      	ldr	r3, [pc, #548]	; (8003da0 <get_wspr_channel_symbols+0x628>)
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003b7a:	9801      	ldr	r0, [sp, #4]
 8003b7c:	f810 7b01 	ldrb.w	r7, [r0], #1
 8003b80:	9001      	str	r0, [sp, #4]
 8003b82:	09f8      	lsrs	r0, r7, #7
 8003b84:	f3c7 1480 	ubfx	r4, r7, #6, #1
 8003b88:	f3c7 06c0 	ubfx	r6, r7, #3, #1
 8003b8c:	ea40 004a 	orr.w	r0, r0, sl, lsl #1
 8003b90:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003b94:	ea00 0501 	and.w	r5, r0, r1
 8003b98:	4010      	ands	r0, r2
 8003b9a:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003b9e:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003ba2:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003ba6:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003baa:	b2ed      	uxtb	r5, r5
 8003bac:	b2c0      	uxtb	r0, r0
 8003bae:	5d5d      	ldrb	r5, [r3, r5]
 8003bb0:	f813 e000 	ldrb.w	lr, [r3, r0]
 8003bb4:	ea04 0002 	and.w	r0, r4, r2
 8003bb8:	ea4e 0e45 	orr.w	lr, lr, r5, lsl #1
 8003bbc:	ea04 0501 	and.w	r5, r4, r1
 8003bc0:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003bc4:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003bc8:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003bcc:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003bd0:	b2c0      	uxtb	r0, r0
 8003bd2:	b2ed      	uxtb	r5, r5
 8003bd4:	5c18      	ldrb	r0, [r3, r0]
			*symbols++ = sym >> 1;
 8003bd6:	ea4f 0b6e 	mov.w	fp, lr, asr #1
			ENCODE(sym,encstate);
 8003bda:	5d5d      	ldrb	r5, [r3, r5]
			*symbols++ = sym & 1;
 8003bdc:	f00e 0e01 	and.w	lr, lr, #1
			ENCODE(sym,encstate);
 8003be0:	ea40 0045 	orr.w	r0, r0, r5, lsl #1
 8003be4:	9000      	str	r0, [sp, #0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003be6:	f3c7 1040 	ubfx	r0, r7, #5, #1
 8003bea:	ea40 0044 	orr.w	r0, r0, r4, lsl #1
			ENCODE(sym,encstate);
 8003bee:	ea00 0401 	and.w	r4, r0, r1
 8003bf2:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003bf6:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003bfa:	b2e4      	uxtb	r4, r4
 8003bfc:	5d1d      	ldrb	r5, [r3, r4]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003bfe:	f3c7 1400 	ubfx	r4, r7, #4, #1
 8003c02:	ea44 0440 	orr.w	r4, r4, r0, lsl #1
			ENCODE(sym,encstate);
 8003c06:	4010      	ands	r0, r2
 8003c08:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c0c:	ea46 0644 	orr.w	r6, r6, r4, lsl #1
			ENCODE(sym,encstate);
 8003c10:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003c14:	b2c0      	uxtb	r0, r0
 8003c16:	f813 c000 	ldrb.w	ip, [r3, r0]
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c1a:	f3c7 0080 	ubfx	r0, r7, #2, #1
			ENCODE(sym,encstate);
 8003c1e:	ea4c 0c45 	orr.w	ip, ip, r5, lsl #1
			encstate = (encstate << 1) | ((*data >> i) & 1);
 8003c22:	f3c7 0540 	ubfx	r5, r7, #1, #1
 8003c26:	ea40 0046 	orr.w	r0, r0, r6, lsl #1
 8003c2a:	f007 0701 	and.w	r7, r7, #1
 8003c2e:	ea45 0540 	orr.w	r5, r5, r0, lsl #1
 8003c32:	ea47 0a45 	orr.w	sl, r7, r5, lsl #1
			ENCODE(sym,encstate);
 8003c36:	ea06 0701 	and.w	r7, r6, r1
 8003c3a:	4016      	ands	r6, r2
 8003c3c:	ea87 4717 	eor.w	r7, r7, r7, lsr #16
 8003c40:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003c44:	ea87 2717 	eor.w	r7, r7, r7, lsr #8
 8003c48:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003c4c:	b2ff      	uxtb	r7, r7
 8003c4e:	b2f6      	uxtb	r6, r6
 8003c50:	f813 8007 	ldrb.w	r8, [r3, r7]
 8003c54:	5d9f      	ldrb	r7, [r3, r6]
 8003c56:	ea05 0601 	and.w	r6, r5, r1
 8003c5a:	4015      	ands	r5, r2
 8003c5c:	ea86 4616 	eor.w	r6, r6, r6, lsr #16
 8003c60:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003c64:	ea86 2616 	eor.w	r6, r6, r6, lsr #8
 8003c68:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003c6c:	b2f6      	uxtb	r6, r6
 8003c6e:	b2ed      	uxtb	r5, r5
 8003c70:	ea47 0748 	orr.w	r7, r7, r8, lsl #1
 8003c74:	f813 8006 	ldrb.w	r8, [r3, r6]
 8003c78:	5d5e      	ldrb	r6, [r3, r5]
 8003c7a:	ea04 0501 	and.w	r5, r4, r1
 8003c7e:	4014      	ands	r4, r2
 8003c80:	ea85 4515 	eor.w	r5, r5, r5, lsr #16
 8003c84:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003c88:	ea85 2515 	eor.w	r5, r5, r5, lsr #8
 8003c8c:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003c90:	b2ed      	uxtb	r5, r5
 8003c92:	b2e4      	uxtb	r4, r4
 8003c94:	ea46 0648 	orr.w	r6, r6, r8, lsl #1
 8003c98:	f813 8005 	ldrb.w	r8, [r3, r5]
 8003c9c:	5d1d      	ldrb	r5, [r3, r4]
 8003c9e:	ea00 0401 	and.w	r4, r0, r1
 8003ca2:	4010      	ands	r0, r2
 8003ca4:	ea84 4414 	eor.w	r4, r4, r4, lsr #16
 8003ca8:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003cac:	ea84 2414 	eor.w	r4, r4, r4, lsr #8
 8003cb0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003cb4:	b2e4      	uxtb	r4, r4
 8003cb6:	b2c0      	uxtb	r0, r0
 8003cb8:	ea45 0548 	orr.w	r5, r5, r8, lsl #1
 8003cbc:	f813 8004 	ldrb.w	r8, [r3, r4]
 8003cc0:	5c1c      	ldrb	r4, [r3, r0]
 8003cc2:	ea0a 0001 	and.w	r0, sl, r1
 8003cc6:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003cca:	ea44 0448 	orr.w	r4, r4, r8, lsl #1
 8003cce:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003cd2:	b2c0      	uxtb	r0, r0
 8003cd4:	f813 8000 	ldrb.w	r8, [r3, r0]
 8003cd8:	ea0a 0002 	and.w	r0, sl, r2
 8003cdc:	ea80 4010 	eor.w	r0, r0, r0, lsr #16
 8003ce0:	ea80 2010 	eor.w	r0, r0, r0, lsr #8
 8003ce4:	b2c0      	uxtb	r0, r0
 8003ce6:	5c18      	ldrb	r0, [r3, r0]
 8003ce8:	ea40 0048 	orr.w	r0, r0, r8, lsl #1
			*symbols++ = sym >> 1;
 8003cec:	f04f 0800 	mov.w	r8, #0
 8003cf0:	f36b 0807 	bfi	r8, fp, #0, #8
 8003cf4:	ea4f 0b6c 	mov.w	fp, ip, asr #1
			*symbols++ = sym & 1;
 8003cf8:	f00c 0c01 	and.w	ip, ip, #1
			*symbols++ = sym >> 1;
 8003cfc:	f36e 280f 	bfi	r8, lr, #8, #8
 8003d00:	f04f 0e00 	mov.w	lr, #0
 8003d04:	f36b 0e07 	bfi	lr, fp, #0, #8
 8003d08:	ea4f 0b67 	mov.w	fp, r7, asr #1
			*symbols++ = sym & 1;
 8003d0c:	f007 0701 	and.w	r7, r7, #1
			*symbols++ = sym >> 1;
 8003d10:	f36c 2e0f 	bfi	lr, ip, #8, #8
 8003d14:	f04f 0c00 	mov.w	ip, #0
 8003d18:	f36b 0c07 	bfi	ip, fp, #0, #8
 8003d1c:	ea4f 0b66 	mov.w	fp, r6, asr #1
			*symbols++ = sym & 1;
 8003d20:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003d24:	f367 2c0f 	bfi	ip, r7, #8, #8
 8003d28:	2700      	movs	r7, #0
 8003d2a:	f36b 0707 	bfi	r7, fp, #0, #8
 8003d2e:	f366 270f 	bfi	r7, r6, #8, #8
 8003d32:	9e00      	ldr	r6, [sp, #0]
 8003d34:	1076      	asrs	r6, r6, #1
 8003d36:	f366 4817 	bfi	r8, r6, #16, #8
			*symbols++ = sym & 1;
 8003d3a:	9e00      	ldr	r6, [sp, #0]
 8003d3c:	f006 0601 	and.w	r6, r6, #1
			*symbols++ = sym >> 1;
 8003d40:	f366 681f 	bfi	r8, r6, #24, #8
 8003d44:	106e      	asrs	r6, r5, #1
			*symbols++ = sym & 1;
 8003d46:	f005 0501 	and.w	r5, r5, #1
			*symbols++ = sym >> 1;
 8003d4a:	f366 4e17 	bfi	lr, r6, #16, #8
 8003d4e:	f849 8b10 	str.w	r8, [r9], #16
 8003d52:	f365 6e1f 	bfi	lr, r5, #24, #8
 8003d56:	1065      	asrs	r5, r4, #1
			*symbols++ = sym & 1;
 8003d58:	f004 0401 	and.w	r4, r4, #1
			*symbols++ = sym >> 1;
 8003d5c:	f365 4c17 	bfi	ip, r5, #16, #8
 8003d60:	f849 ec0c 	str.w	lr, [r9, #-12]
 8003d64:	f364 6c1f 	bfi	ip, r4, #24, #8
 8003d68:	1044      	asrs	r4, r0, #1
			*symbols++ = sym & 1;
 8003d6a:	f000 0001 	and.w	r0, r0, #1
			*symbols++ = sym >> 1;
 8003d6e:	f364 4717 	bfi	r7, r4, #16, #8
 8003d72:	f849 cc08 	str.w	ip, [r9, #-8]
 8003d76:	f360 671f 	bfi	r7, r0, #24, #8
	while(nbytes-- != 0) {
 8003d7a:	a86c      	add	r0, sp, #432	; 0x1b0
 8003d7c:	4581      	cmp	r9, r0
			*symbols++ = sym >> 1;
 8003d7e:	f849 7c04 	str.w	r7, [r9, #-4]
	while(nbytes-- != 0) {
 8003d82:	f47f aefa 	bne.w	8003b7a <get_wspr_channel_symbols+0x402>
 8003d86:	f04f 0e00 	mov.w	lr, #0
 8003d8a:	a917      	add	r1, sp, #92	; 0x5c
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003d8c:	f8df a014 	ldr.w	sl, [pc, #20]	; 8003da4 <get_wspr_channel_symbols+0x62c>
	i = p = 0;
 8003d90:	46f4      	mov	ip, lr
 8003d92:	e009      	b.n	8003da8 <get_wspr_channel_symbols+0x630>
 8003d94:	0801917c 	.word	0x0801917c
 8003d98:	f2d05351 	.word	0xf2d05351
 8003d9c:	e4613c47 	.word	0xe4613c47
 8003da0:	08018fc4 	.word	0x08018fc4
 8003da4:	84422110 	.word	0x84422110
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003da8:	fa5f f28e 	uxtb.w	r2, lr
 8003dac:	2300      	movs	r3, #0
			tmp[j] = sym[p];
 8003dae:	f50c 70d8 	add.w	r0, ip, #432	; 0x1b0
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003db2:	0295      	lsls	r5, r2, #10
			tmp[j] = sym[p];
 8003db4:	eb0d 0400 	add.w	r4, sp, r0
			p++;
 8003db8:	f10c 0001 	add.w	r0, ip, #1
		j=((i * 0x80200802ULL) & 0x0884422110ULL) * 0x0101010101ULL >> 32;
 8003dbc:	18ad      	adds	r5, r5, r2
 8003dbe:	f143 0300 	adc.w	r3, r3, #0
 8003dc2:	052a      	lsls	r2, r5, #20
 8003dc4:	051e      	lsls	r6, r3, #20
 8003dc6:	18aa      	adds	r2, r5, r2
 8003dc8:	ea46 3615 	orr.w	r6, r6, r5, lsr #12
 8003dcc:	eb43 0306 	adc.w	r3, r3, r6
 8003dd0:	1892      	adds	r2, r2, r2
 8003dd2:	415b      	adcs	r3, r3
 8003dd4:	ea02 060a 	and.w	r6, r2, sl
 8003dd8:	f003 0308 	and.w	r3, r3, #8
 8003ddc:	0235      	lsls	r5, r6, #8
 8003dde:	021a      	lsls	r2, r3, #8
 8003de0:	19ad      	adds	r5, r5, r6
 8003de2:	ea42 6216 	orr.w	r2, r2, r6, lsr #24
 8003de6:	ea4f 4705 	mov.w	r7, r5, lsl #16
 8003dea:	eb43 0202 	adc.w	r2, r3, r2
 8003dee:	19ef      	adds	r7, r5, r7
 8003df0:	ea4f 4902 	mov.w	r9, r2, lsl #16
 8003df4:	ea4f 2807 	mov.w	r8, r7, lsl #8
 8003df8:	ea49 4915 	orr.w	r9, r9, r5, lsr #16
 8003dfc:	eb42 0209 	adc.w	r2, r2, r9
 8003e00:	eb18 0806 	adds.w	r8, r8, r6
 8003e04:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8003e08:	ea42 6217 	orr.w	r2, r2, r7, lsr #24
 8003e0c:	eb43 0302 	adc.w	r3, r3, r2
 8003e10:	b2db      	uxtb	r3, r3
		if (j < 162 ) {
 8003e12:	2ba1      	cmp	r3, #161	; 0xa1
 8003e14:	f200 80ed 	bhi.w	8003ff2 <get_wspr_channel_symbols+0x87a>
			p++;
 8003e18:	fa5f fc80 	uxtb.w	ip, r0
			tmp[j] = sym[p];
 8003e1c:	f814 2cb0 	ldrb.w	r2, [r4, #-176]
	while (p < 162) {
 8003e20:	f10e 0e01 	add.w	lr, lr, #1
 8003e24:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
			tmp[j] = sym[p];
 8003e28:	54ca      	strb	r2, [r1, r3]
	while (p < 162) {
 8003e2a:	d1bd      	bne.n	8003da8 <get_wspr_channel_symbols+0x630>
	memcpy(sym, tmp, sizeof(tmp));
 8003e2c:	22a2      	movs	r2, #162	; 0xa2
 8003e2e:	9802      	ldr	r0, [sp, #8]
 8003e30:	f00f f818 	bl	8012e64 <memcpy>
	for (i=0; i < 162; i++) {
 8003e34:	9b03      	ldr	r3, [sp, #12]
 8003e36:	f10d 02ff 	add.w	r2, sp, #255	; 0xff
 8003e3a:	48ca      	ldr	r0, [pc, #808]	; (8004164 <get_wspr_channel_symbols+0x9ec>)
 8003e3c:	1e59      	subs	r1, r3, #1
 8003e3e:	f20d 15a1 	addw	r5, sp, #417	; 0x1a1
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003e42:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8003e46:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 8003e4a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
	for (i=0; i < 162; i++) {
 8003e4e:	42aa      	cmp	r2, r5
		symbols[i] = 2 * channelbits[i] + pr3[i];
 8003e50:	f801 3f01 	strb.w	r3, [r1, #1]!
	for (i=0; i < 162; i++) {
 8003e54:	d1f5      	bne.n	8003e42 <get_wspr_channel_symbols+0x6ca>
	return 1;
 8003e56:	2001      	movs	r0, #1
}
 8003e58:	b06d      	add	sp, #436	; 0x1b4
 8003e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		while (length > 12)
 8003e5e:	280c      	cmp	r0, #12
 8003e60:	f240 824b 	bls.w	80042fa <get_wspr_channel_symbols+0xb82>
 8003e64:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8003e68:	461a      	mov	r2, r3
 8003e6a:	4619      	mov	r1, r3
			c += k[2];
 8003e6c:	f856 7c04 	ldr.w	r7, [r6, #-4]
			length -= 12;
 8003e70:	380c      	subs	r0, #12
			c += k[2];
 8003e72:	443a      	add	r2, r7
			mix(a,b,c);
 8003e74:	f856 7c0c 	ldr.w	r7, [r6, #-12]
		while (length > 12)
 8003e78:	280c      	cmp	r0, #12
			mix(a,b,c);
 8003e7a:	eba7 0702 	sub.w	r7, r7, r2
 8003e7e:	441f      	add	r7, r3
			b += k[1];
 8003e80:	f856 3c08 	ldr.w	r3, [r6, #-8]
			mix(a,b,c);
 8003e84:	ea87 7732 	eor.w	r7, r7, r2, ror #28
			b += k[1];
 8003e88:	440b      	add	r3, r1
			mix(a,b,c);
 8003e8a:	441a      	add	r2, r3
 8003e8c:	eba3 0307 	sub.w	r3, r3, r7
 8003e90:	ea83 63b7 	eor.w	r3, r3, r7, ror #26
 8003e94:	4417      	add	r7, r2
 8003e96:	eba2 0203 	sub.w	r2, r2, r3
 8003e9a:	ea82 6233 	eor.w	r2, r2, r3, ror #24
 8003e9e:	443b      	add	r3, r7
 8003ea0:	eba7 0702 	sub.w	r7, r7, r2
 8003ea4:	ea87 4732 	eor.w	r7, r7, r2, ror #16
 8003ea8:	441a      	add	r2, r3
 8003eaa:	eba3 0307 	sub.w	r3, r3, r7
 8003eae:	ea83 3177 	eor.w	r1, r3, r7, ror #13
 8003eb2:	eb07 0302 	add.w	r3, r7, r2
 8003eb6:	4637      	mov	r7, r6
		while (length > 12)
 8003eb8:	f106 060c 	add.w	r6, r6, #12
			mix(a,b,c);
 8003ebc:	eba2 0201 	sub.w	r2, r2, r1
 8003ec0:	ea82 7231 	eor.w	r2, r2, r1, ror #28
 8003ec4:	4419      	add	r1, r3
		while (length > 12)
 8003ec6:	d8d1      	bhi.n	8003e6c <get_wspr_channel_symbols+0x6f4>
		switch(length)
 8003ec8:	3801      	subs	r0, #1
 8003eca:	280b      	cmp	r0, #11
 8003ecc:	d847      	bhi.n	8003f5e <get_wspr_channel_symbols+0x7e6>
 8003ece:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003ed2:	002b      	.short	0x002b
 8003ed4:	015f0140 	.word	0x015f0140
 8003ed8:	015a008d 	.word	0x015a008d
 8003edc:	014e0155 	.word	0x014e0155
 8003ee0:	014b008b 	.word	0x014b008b
 8003ee4:	00870146 	.word	0x00870146
 8003ee8:	0143      	.short	0x0143
		case 12: c+=((uint32_t)k[11])<<24;
 8003eea:	7af8      	ldrb	r0, [r7, #11]
 8003eec:	eb02 6200 	add.w	r2, r2, r0, lsl #24
		case 11: c+=((uint32_t)k[10])<<16;
 8003ef0:	7ab8      	ldrb	r0, [r7, #10]
 8003ef2:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		case 10: c+=((uint32_t)k[9])<<8;
 8003ef6:	7a78      	ldrb	r0, [r7, #9]
 8003ef8:	eb02 2200 	add.w	r2, r2, r0, lsl #8
		case 9 : c+=k[8];
 8003efc:	7a38      	ldrb	r0, [r7, #8]
 8003efe:	4402      	add	r2, r0
		case 8 : b+=((uint32_t)k[7])<<24;
 8003f00:	79f8      	ldrb	r0, [r7, #7]
 8003f02:	eb01 6100 	add.w	r1, r1, r0, lsl #24
		case 7 : b+=((uint32_t)k[6])<<16;
 8003f06:	79b8      	ldrb	r0, [r7, #6]
 8003f08:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		case 6 : b+=((uint32_t)k[5])<<8;
 8003f0c:	7978      	ldrb	r0, [r7, #5]
 8003f0e:	eb01 2100 	add.w	r1, r1, r0, lsl #8
		case 5 : b+=k[4];
 8003f12:	7938      	ldrb	r0, [r7, #4]
 8003f14:	4401      	add	r1, r0
		case 4 : a+=((uint32_t)k[3])<<24;
 8003f16:	78f8      	ldrb	r0, [r7, #3]
 8003f18:	eb03 6300 	add.w	r3, r3, r0, lsl #24
		case 3 : a+=((uint32_t)k[2])<<16;
 8003f1c:	78b8      	ldrb	r0, [r7, #2]
 8003f1e:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=((uint32_t)k[1])<<8;
 8003f22:	7878      	ldrb	r0, [r7, #1]
 8003f24:	eb03 2300 	add.w	r3, r3, r0, lsl #8
		case 1 : a+=k[0];
 8003f28:	7838      	ldrb	r0, [r7, #0]
 8003f2a:	4403      	add	r3, r0
	final(a,b,c);
 8003f2c:	404a      	eors	r2, r1
 8003f2e:	eba2 40b1 	sub.w	r0, r2, r1, ror #18
 8003f32:	4043      	eors	r3, r0
 8003f34:	eba3 5370 	sub.w	r3, r3, r0, ror #21
 8003f38:	4059      	eors	r1, r3
 8003f3a:	eba1 12f3 	sub.w	r2, r1, r3, ror #7
 8003f3e:	ea80 0102 	eor.w	r1, r0, r2
 8003f42:	eba1 4132 	sub.w	r1, r1, r2, ror #16
 8003f46:	404b      	eors	r3, r1
 8003f48:	eba3 7331 	sub.w	r3, r3, r1, ror #28
 8003f4c:	405a      	eors	r2, r3
 8003f4e:	eba2 43b3 	sub.w	r3, r2, r3, ror #18
 8003f52:	ea81 0203 	eor.w	r2, r1, r3
 8003f56:	eba2 2233 	sub.w	r2, r2, r3, ror #8
	c=(32767&c);
 8003f5a:	f3c2 020e 	ubfx	r2, r2, #0, #15
		memset(grid6,0,sizeof(char)*7);
 8003f5e:	2300      	movs	r3, #0
		m=128*ihash + ntype + 64;
 8003f60:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
		memset(grid6,0,sizeof(char)*7);
 8003f64:	aa40      	add	r2, sp, #256	; 0x100
		j=strlen(grid);
 8003f66:	4620      	mov	r0, r4
		memset(grid6,0,sizeof(char)*7);
 8003f68:	9340      	str	r3, [sp, #256]	; 0x100
		m=128*ihash + ntype + 64;
 8003f6a:	3540      	adds	r5, #64	; 0x40
		memset(grid6,0,sizeof(char)*7);
 8003f6c:	9202      	str	r2, [sp, #8]
 8003f6e:	f8cd 3103 	str.w	r3, [sp, #259]	; 0x103
		j=strlen(grid);
 8003f72:	f7fc fa65 	bl	8000440 <strlen>
		for(i=0; i<j-1; i++) {
 8003f76:	1e42      	subs	r2, r0, #1
 8003f78:	2a00      	cmp	r2, #0
 8003f7a:	dd29      	ble.n	8003fd0 <get_wspr_channel_symbols+0x858>
 8003f7c:	1ca3      	adds	r3, r4, #2
 8003f7e:	9902      	ldr	r1, [sp, #8]
 8003f80:	1acb      	subs	r3, r1, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	f240 814a 	bls.w	800421c <get_wspr_channel_symbols+0xaa4>
 8003f88:	3802      	subs	r0, #2
 8003f8a:	2805      	cmp	r0, #5
 8003f8c:	f240 8146 	bls.w	800421c <get_wspr_channel_symbols+0xaa4>
			grid6[i]=grid[i+1];
 8003f90:	f8d4 3001 	ldr.w	r3, [r4, #1]
 8003f94:	0790      	lsls	r0, r2, #30
 8003f96:	9340      	str	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8003f98:	f022 0303 	bic.w	r3, r2, #3
 8003f9c:	d018      	beq.n	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8003f9e:	18e0      	adds	r0, r4, r3
		for(i=0; i<j-1; i++) {
 8003fa0:	1c59      	adds	r1, r3, #1
			grid6[i]=grid[i+1];
 8003fa2:	f503 76d8 	add.w	r6, r3, #432	; 0x1b0
 8003fa6:	7847      	ldrb	r7, [r0, #1]
		for(i=0; i<j-1; i++) {
 8003fa8:	428a      	cmp	r2, r1
			grid6[i]=grid[i+1];
 8003faa:	446e      	add	r6, sp
 8003fac:	f806 7cb0 	strb.w	r7, [r6, #-176]
		for(i=0; i<j-1; i++) {
 8003fb0:	dd0e      	ble.n	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8003fb2:	f203 11b1 	addw	r1, r3, #433	; 0x1b1
		for(i=0; i<j-1; i++) {
 8003fb6:	3302      	adds	r3, #2
			grid6[i]=grid[i+1];
 8003fb8:	7886      	ldrb	r6, [r0, #2]
 8003fba:	4469      	add	r1, sp
		for(i=0; i<j-1; i++) {
 8003fbc:	429a      	cmp	r2, r3
			grid6[i]=grid[i+1];
 8003fbe:	f801 6cb0 	strb.w	r6, [r1, #-176]
		for(i=0; i<j-1; i++) {
 8003fc2:	dd05      	ble.n	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8003fc4:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8003fc8:	78c2      	ldrb	r2, [r0, #3]
 8003fca:	446b      	add	r3, sp
 8003fcc:	f803 2cb0 	strb.w	r2, [r3, #-176]
		grid6[5]=grid[0];
 8003fd0:	7823      	ldrb	r3, [r4, #0]
		n = pack_call(grid6);
 8003fd2:	9802      	ldr	r0, [sp, #8]
		grid6[5]=grid[0];
 8003fd4:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		n = pack_call(grid6);
 8003fd8:	f7ff fb0c 	bl	80035f4 <pack_call>
 8003fdc:	4604      	mov	r4, r0
 8003fde:	e5a2      	b.n	8003b26 <get_wspr_channel_symbols+0x3ae>
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8003fe0:	68b8      	ldr	r0, [r7, #8]
 8003fe2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003fe6:	4402      	add	r2, r0
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	4401      	add	r1, r0
 8003fec:	6838      	ldr	r0, [r7, #0]
 8003fee:	4403      	add	r3, r0
 8003ff0:	e79c      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
	while (p < 162) {
 8003ff2:	f1bc 0fa2 	cmp.w	ip, #162	; 0xa2
 8003ff6:	f10e 0e01 	add.w	lr, lr, #1
 8003ffa:	f47f aed5 	bne.w	8003da8 <get_wspr_channel_symbols+0x630>
 8003ffe:	e715      	b.n	8003e2c <get_wspr_channel_symbols+0x6b4>
		while (length > 12)
 8004000:	280c      	cmp	r0, #12
 8004002:	f240 81bf 	bls.w	8004384 <get_wspr_channel_symbols+0xc0c>
 8004006:	f107 060c 	add.w	r6, r7, #12
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 800400a:	461a      	mov	r2, r3
 800400c:	4619      	mov	r1, r3
			c += k[4] + (((uint32_t)k[5])<<16);
 800400e:	f836 cc02 	ldrh.w	ip, [r6, #-2]
			length -= 12;
 8004012:	380c      	subs	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 8004014:	f836 7c04 	ldrh.w	r7, [r6, #-4]
		while (length > 12)
 8004018:	280c      	cmp	r0, #12
			c += k[4] + (((uint32_t)k[5])<<16);
 800401a:	eb07 470c 	add.w	r7, r7, ip, lsl #16
			a += k[0] + (((uint32_t)k[1])<<16);
 800401e:	f836 cc0a 	ldrh.w	ip, [r6, #-10]
			c += k[4] + (((uint32_t)k[5])<<16);
 8004022:	4417      	add	r7, r2
			a += k[0] + (((uint32_t)k[1])<<16);
 8004024:	f836 2c0c 	ldrh.w	r2, [r6, #-12]
			mix(a,b,c);
 8004028:	eb02 420c 	add.w	r2, r2, ip, lsl #16
			b += k[2] + (((uint32_t)k[3])<<16);
 800402c:	f836 cc06 	ldrh.w	ip, [r6, #-6]
			mix(a,b,c);
 8004030:	eba2 0207 	sub.w	r2, r2, r7
 8004034:	441a      	add	r2, r3
			b += k[2] + (((uint32_t)k[3])<<16);
 8004036:	f836 3c08 	ldrh.w	r3, [r6, #-8]
 800403a:	eb03 430c 	add.w	r3, r3, ip, lsl #16
			mix(a,b,c);
 800403e:	ea82 7237 	eor.w	r2, r2, r7, ror #28
			b += k[2] + (((uint32_t)k[3])<<16);
 8004042:	440b      	add	r3, r1
			mix(a,b,c);
 8004044:	441f      	add	r7, r3
 8004046:	eba3 0302 	sub.w	r3, r3, r2
 800404a:	ea83 63b2 	eor.w	r3, r3, r2, ror #26
 800404e:	443a      	add	r2, r7
 8004050:	eba7 0703 	sub.w	r7, r7, r3
 8004054:	ea87 6133 	eor.w	r1, r7, r3, ror #24
 8004058:	4413      	add	r3, r2
 800405a:	eba2 0201 	sub.w	r2, r2, r1
 800405e:	eb01 0703 	add.w	r7, r1, r3
 8004062:	ea82 4231 	eor.w	r2, r2, r1, ror #16
 8004066:	eba3 0302 	sub.w	r3, r3, r2
 800406a:	ea83 3172 	eor.w	r1, r3, r2, ror #13
 800406e:	eb02 0307 	add.w	r3, r2, r7
 8004072:	eba7 0701 	sub.w	r7, r7, r1
 8004076:	ea87 7231 	eor.w	r2, r7, r1, ror #28
 800407a:	4637      	mov	r7, r6
 800407c:	4419      	add	r1, r3
		while (length > 12)
 800407e:	f106 060c 	add.w	r6, r6, #12
 8004082:	d8c4      	bhi.n	800400e <get_wspr_channel_symbols+0x896>
		switch(length)
 8004084:	3801      	subs	r0, #1
 8004086:	280b      	cmp	r0, #11
 8004088:	f63f af69 	bhi.w	8003f5e <get_wspr_channel_symbols+0x7e6>
 800408c:	a601      	add	r6, pc, #4	; (adr r6, 8004094 <get_wspr_channel_symbols+0x91c>)
 800408e:	f856 f020 	ldr.w	pc, [r6, r0, lsl #2]
 8004092:	bf00      	nop
 8004094:	08003f29 	.word	0x08003f29
 8004098:	08004153 	.word	0x08004153
 800409c:	0800414d 	.word	0x0800414d
 80040a0:	080041cf 	.word	0x080041cf
 80040a4:	080041cb 	.word	0x080041cb
 80040a8:	080041bb 	.word	0x080041bb
 80040ac:	080041b5 	.word	0x080041b5
 80040b0:	0800419f 	.word	0x0800419f
 80040b4:	0800419b 	.word	0x0800419b
 80040b8:	080041e1 	.word	0x080041e1
 80040bc:	080041db 	.word	0x080041db
 80040c0:	080041fb 	.word	0x080041fb
		for (i=0; i<i1; i++) {
 80040c4:	ab40      	add	r3, sp, #256	; 0x100
 80040c6:	2800      	cmp	r0, #0
 80040c8:	f000 812e 	beq.w	8004328 <get_wspr_channel_symbols+0xbb0>
 80040cc:	461a      	mov	r2, r3
 80040ce:	9302      	str	r3, [sp, #8]
 80040d0:	1c6b      	adds	r3, r5, #1
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	f240 8158 	bls.w	800438a <get_wspr_channel_symbols+0xc12>
 80040da:	1e43      	subs	r3, r0, #1
 80040dc:	2b05      	cmp	r3, #5
 80040de:	f240 8154 	bls.w	800438a <get_wspr_channel_symbols+0xc12>
			call6[i]=callsign[i];
 80040e2:	682b      	ldr	r3, [r5, #0]
 80040e4:	0781      	lsls	r1, r0, #30
 80040e6:	9340      	str	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 80040e8:	f020 0303 	bic.w	r3, r0, #3
 80040ec:	d017      	beq.n	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80040ee:	f503 72d8 	add.w	r2, r3, #432	; 0x1b0
 80040f2:	5ce9      	ldrb	r1, [r5, r3]
 80040f4:	446a      	add	r2, sp
 80040f6:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 80040fa:	1c5a      	adds	r2, r3, #1
 80040fc:	4290      	cmp	r0, r2
 80040fe:	d90e      	bls.n	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004100:	5ca9      	ldrb	r1, [r5, r2]
		for (i=0; i<i1; i++) {
 8004102:	3302      	adds	r3, #2
			call6[i]=callsign[i];
 8004104:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
		for (i=0; i<i1; i++) {
 8004108:	4298      	cmp	r0, r3
			call6[i]=callsign[i];
 800410a:	446a      	add	r2, sp
 800410c:	f802 1cb0 	strb.w	r1, [r2, #-176]
		for (i=0; i<i1; i++) {
 8004110:	d905      	bls.n	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004112:	5cea      	ldrb	r2, [r5, r3]
 8004114:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
 8004118:	446b      	add	r3, sp
 800411a:	f803 2cb0 	strb.w	r2, [r3, #-176]
		call6[i] = '\0';
 800411e:	f507 73d8 	add.w	r3, r7, #432	; 0x1b0
 8004122:	2200      	movs	r2, #0
		int nc = callsign[i1+1];
 8004124:	442f      	add	r7, r5
		*n=pack_call(call6);
 8004126:	9802      	ldr	r0, [sp, #8]
		call6[i] = '\0';
 8004128:	446b      	add	r3, sp
 800412a:	f803 2cb0 	strb.w	r2, [r3, #-176]
		*n=pack_call(call6);
 800412e:	f7ff fa61 	bl	80035f4 <pack_call>
		int nc = callsign[i1+1];
 8004132:	787a      	ldrb	r2, [r7, #1]
		*n=pack_call(call6);
 8004134:	4604      	mov	r4, r0
		if( nc >= 48 && nc <= 57 ) {
 8004136:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800413a:	2b09      	cmp	r3, #9
 800413c:	f200 8096 	bhi.w	800426c <get_wspr_channel_symbols+0xaf4>
		*m=60000-32768+*m;
 8004140:	f646 2330 	movw	r3, #27184	; 0x6a30
 8004144:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 8004146:	01db      	lsls	r3, r3, #7
 8004148:	f7ff bbd6 	b.w	80038f8 <get_wspr_channel_symbols+0x180>
		case 3 : a+=((uint32_t)k8[2])<<16;      /* fall through */
 800414c:	78b8      	ldrb	r0, [r7, #2]
 800414e:	eb03 4300 	add.w	r3, r3, r0, lsl #16
		case 2 : a+=k[0];
 8004152:	8838      	ldrh	r0, [r7, #0]
 8004154:	4403      	add	r3, r0
		break;
 8004156:	e6e9      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[2]; b+=k[1]; a+=k[0]; break;
 8004158:	68b8      	ldr	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 800415a:	4402      	add	r2, r0
 800415c:	e744      	b.n	8003fe8 <get_wspr_channel_symbols+0x870>
		case 10: c+=k[2]&0xffff; b+=k[1]; a+=k[0]; break;
 800415e:	8938      	ldrh	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 8004160:	4402      	add	r2, r0
 8004162:	e741      	b.n	8003fe8 <get_wspr_channel_symbols+0x870>
 8004164:	080190c3 	.word	0x080190c3
		case 9 : c+=k[2]&0xff; b+=k[1]; a+=k[0]; break;
 8004168:	7a38      	ldrb	r0, [r7, #8]
		case 11: c+=k[2]&0xffffff; b+=k[1]; a+=k[0]; break;
 800416a:	4402      	add	r2, r0
 800416c:	e73c      	b.n	8003fe8 <get_wspr_channel_symbols+0x870>
		case 7 : b+=k[1]&0xffffff; a+=k[0]; break;
 800416e:	e9d7 6000 	ldrd	r6, r0, [r7]
 8004172:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8004176:	4433      	add	r3, r6
 8004178:	4401      	add	r1, r0
 800417a:	e6d7      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 6 : b+=k[1]&0xffff; a+=k[0]; break;
 800417c:	88b8      	ldrh	r0, [r7, #4]
 800417e:	4401      	add	r1, r0
 8004180:	6838      	ldr	r0, [r7, #0]
 8004182:	4403      	add	r3, r0
 8004184:	e6d2      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k[1]&0xff; a+=k[0]; break;
 8004186:	7938      	ldrb	r0, [r7, #4]
 8004188:	4401      	add	r1, r0
 800418a:	6838      	ldr	r0, [r7, #0]
 800418c:	4403      	add	r3, r0
 800418e:	e6cd      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 3 : a+=k[0]&0xffffff; break;
 8004190:	6838      	ldr	r0, [r7, #0]
 8004192:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8004196:	4403      	add	r3, r0
 8004198:	e6c8      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 9 : c+=k8[8];                      /* fall through */
 800419a:	7a38      	ldrb	r0, [r7, #8]
 800419c:	4402      	add	r2, r0
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 800419e:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041a0:	8838      	ldrh	r0, [r7, #0]
 80041a2:	440e      	add	r6, r1
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80041a4:	88f9      	ldrh	r1, [r7, #6]
 80041a6:	4418      	add	r0, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041a8:	887b      	ldrh	r3, [r7, #2]
		case 8 : b+=k[2]+(((uint32_t)k[3])<<16);
 80041aa:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041ae:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80041b2:	e6bb      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 7 : b+=((uint32_t)k8[6])<<16;      /* fall through */
 80041b4:	79b8      	ldrb	r0, [r7, #6]
 80041b6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041ba:	8838      	ldrh	r0, [r7, #0]
 80041bc:	4418      	add	r0, r3
		case 6 : b+=k[2];
 80041be:	88bb      	ldrh	r3, [r7, #4]
 80041c0:	4419      	add	r1, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041c2:	887b      	ldrh	r3, [r7, #2]
 80041c4:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80041c8:	e6b0      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 5 : b+=k8[4];                      /* fall through */
 80041ca:	7938      	ldrb	r0, [r7, #4]
 80041cc:	4401      	add	r1, r0
		case 4 : a+=k[0]+(((uint32_t)k[1])<<16);
 80041ce:	8838      	ldrh	r0, [r7, #0]
 80041d0:	4418      	add	r0, r3
 80041d2:	887b      	ldrh	r3, [r7, #2]
 80041d4:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80041d8:	e6a8      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 11: c+=((uint32_t)k8[10])<<16;     /* fall through */
 80041da:	7ab8      	ldrb	r0, [r7, #10]
 80041dc:	eb02 4200 	add.w	r2, r2, r0, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041e0:	8838      	ldrh	r0, [r7, #0]
		b+=k[2]+(((uint32_t)k[3])<<16);
 80041e2:	88be      	ldrh	r6, [r7, #4]
 80041e4:	4418      	add	r0, r3
		case 10: c+=k[4];
 80041e6:	893b      	ldrh	r3, [r7, #8]
 80041e8:	440e      	add	r6, r1
		b+=k[2]+(((uint32_t)k[3])<<16);
 80041ea:	88f9      	ldrh	r1, [r7, #6]
		case 10: c+=k[4];
 80041ec:	441a      	add	r2, r3
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041ee:	887b      	ldrh	r3, [r7, #2]
		b+=k[2]+(((uint32_t)k[3])<<16);
 80041f0:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 80041f4:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 80041f8:	e698      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 80041fa:	f8b7 c008 	ldrh.w	ip, [r7, #8]
		b+=k[2]+(((uint32_t)k[3])<<16);
 80041fe:	88be      	ldrh	r6, [r7, #4]
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004200:	8838      	ldrh	r0, [r7, #0]
 8004202:	4494      	add	ip, r2
 8004204:	440e      	add	r6, r1
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 8004206:	897a      	ldrh	r2, [r7, #10]
 8004208:	4418      	add	r0, r3
		b+=k[2]+(((uint32_t)k[3])<<16);
 800420a:	88f9      	ldrh	r1, [r7, #6]
		a+=k[0]+(((uint32_t)k[1])<<16);
 800420c:	887b      	ldrh	r3, [r7, #2]
		case 12: c+=k[4]+(((uint32_t)k[5])<<16);
 800420e:	eb0c 4202 	add.w	r2, ip, r2, lsl #16
		b+=k[2]+(((uint32_t)k[3])<<16);
 8004212:	eb06 4101 	add.w	r1, r6, r1, lsl #16
		a+=k[0]+(((uint32_t)k[1])<<16);
 8004216:	eb00 4303 	add.w	r3, r0, r3, lsl #16
		break;
 800421a:	e687      	b.n	8003f2c <get_wspr_channel_symbols+0x7b4>
			grid6[i]=grid[i+1];
 800421c:	7863      	ldrb	r3, [r4, #1]
		for(i=0; i<j-1; i++) {
 800421e:	2a01      	cmp	r2, #1
			grid6[i]=grid[i+1];
 8004220:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for(i=0; i<j-1; i++) {
 8004224:	f43f aed4 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004228:	78a3      	ldrb	r3, [r4, #2]
		for(i=0; i<j-1; i++) {
 800422a:	2a02      	cmp	r2, #2
			grid6[i]=grid[i+1];
 800422c:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for(i=0; i<j-1; i++) {
 8004230:	f43f aece 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004234:	78e3      	ldrb	r3, [r4, #3]
		for(i=0; i<j-1; i++) {
 8004236:	2a03      	cmp	r2, #3
			grid6[i]=grid[i+1];
 8004238:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for(i=0; i<j-1; i++) {
 800423c:	f43f aec8 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004240:	7923      	ldrb	r3, [r4, #4]
		for(i=0; i<j-1; i++) {
 8004242:	2a04      	cmp	r2, #4
			grid6[i]=grid[i+1];
 8004244:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for(i=0; i<j-1; i++) {
 8004248:	f43f aec2 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 800424c:	7963      	ldrb	r3, [r4, #5]
		for(i=0; i<j-1; i++) {
 800424e:	2a05      	cmp	r2, #5
			grid6[i]=grid[i+1];
 8004250:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for(i=0; i<j-1; i++) {
 8004254:	f43f aebc 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004258:	79a3      	ldrb	r3, [r4, #6]
		for(i=0; i<j-1; i++) {
 800425a:	2a06      	cmp	r2, #6
			grid6[i]=grid[i+1];
 800425c:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for(i=0; i<j-1; i++) {
 8004260:	f43f aeb6 	beq.w	8003fd0 <get_wspr_channel_symbols+0x858>
			grid6[i]=grid[i+1];
 8004264:	79e3      	ldrb	r3, [r4, #7]
 8004266:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for(i=0; i<j-1; i++) {
 800426a:	e6b1      	b.n	8003fd0 <get_wspr_channel_symbols+0x858>
		} else if ( nc >= 65 && nc <= 90 ) {
 800426c:	f1a2 0341 	sub.w	r3, r2, #65	; 0x41
 8004270:	2b19      	cmp	r3, #25
 8004272:	d851      	bhi.n	8004318 <get_wspr_channel_symbols+0xba0>
		*m=60000-32768+*m;
 8004274:	f646 2329 	movw	r3, #27177	; 0x6a29
 8004278:	4413      	add	r3, r2
		m=128*ng+ntype+64;
 800427a:	01db      	lsls	r3, r3, #7
 800427c:	f7ff bb3c 	b.w	80038f8 <get_wspr_channel_symbols+0x180>
		char const * pfx = strtok (callsign,"/");
 8004280:	495d      	ldr	r1, [pc, #372]	; (80043f8 <get_wspr_channel_symbols+0xc80>)
 8004282:	4628      	mov	r0, r5
 8004284:	f00e fd14 	bl	8012cb0 <strtok>
		char const * call = strtok(NULL," ");
 8004288:	495c      	ldr	r1, [pc, #368]	; (80043fc <get_wspr_channel_symbols+0xc84>)
		char const * pfx = strtok (callsign,"/");
 800428a:	4607      	mov	r7, r0
		char const * call = strtok(NULL," ");
 800428c:	2000      	movs	r0, #0
 800428e:	f00e fd0f 	bl	8012cb0 <strtok>
		*n = pack_call (call);
 8004292:	f7ff f9af 	bl	80035f4 <pack_call>
 8004296:	4604      	mov	r4, r0
		size_t plen=strlen (pfx);
 8004298:	4638      	mov	r0, r7
 800429a:	f7fc f8d1 	bl	8000440 <strlen>
		if( plen ==1 ) {
 800429e:	2801      	cmp	r0, #1
 80042a0:	d03f      	beq.n	8004322 <get_wspr_channel_symbols+0xbaa>
		} else if( plen == 2 ) {
 80042a2:	2802      	cmp	r0, #2
 80042a4:	d03b      	beq.n	800431e <get_wspr_channel_symbols+0xba6>
		for (i=0; i<plen; i++) {
 80042a6:	2800      	cmp	r0, #0
 80042a8:	f000 80a1 	beq.w	80043ee <get_wspr_channel_symbols+0xc76>
			*m=0;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f105 3cff 	add.w	ip, r5, #4294967295
			} else if ( nc >= 65 && nc <= 90 ) {
 80042b2:	4662      	mov	r2, ip
			int nc = callsign[i];
 80042b4:	f81c 7f01 	ldrb.w	r7, [ip, #1]!
			if( nc >= 48 && nc <= 57 ) {
 80042b8:	f1a7 0130 	sub.w	r1, r7, #48	; 0x30
			} else if ( nc >= 65 && nc <= 90 ) {
 80042bc:	f1a7 0e41 	sub.w	lr, r7, #65	; 0x41
			if( nc >= 48 && nc <= 57 ) {
 80042c0:	2909      	cmp	r1, #9
 80042c2:	d906      	bls.n	80042d2 <get_wspr_channel_symbols+0xb5a>
			} else if ( nc >= 65 && nc <= 90 ) {
 80042c4:	f1be 0f19 	cmp.w	lr, #25
				nc=36;
 80042c8:	f04f 0124 	mov.w	r1, #36	; 0x24
				nc=nc-65+10;
 80042cc:	bf98      	it	ls
 80042ce:	f1a7 0137 	subls.w	r1, r7, #55	; 0x37
		for (i=0; i<plen; i++) {
 80042d2:	3202      	adds	r2, #2
			*m=37*(*m)+nc;
 80042d4:	eb03 07c3 	add.w	r7, r3, r3, lsl #3
		for (i=0; i<plen; i++) {
 80042d8:	1b52      	subs	r2, r2, r5
			*m=37*(*m)+nc;
 80042da:	eb03 0387 	add.w	r3, r3, r7, lsl #2
		for (i=0; i<plen; i++) {
 80042de:	4290      	cmp	r0, r2
			*m=37*(*m)+nc;
 80042e0:	440b      	add	r3, r1
		for (i=0; i<plen; i++) {
 80042e2:	d8e6      	bhi.n	80042b2 <get_wspr_channel_symbols+0xb3a>
		if( *m > 32768 ) {
 80042e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042e8:	dd7b      	ble.n	80043e2 <get_wspr_channel_symbols+0xc6a>
			*m=*m-32768;
 80042ea:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80042ee:	aa40      	add	r2, sp, #256	; 0x100
			*nadd=1;
 80042f0:	2001      	movs	r0, #1
		m=128*ng+ntype+64;
 80042f2:	01db      	lsls	r3, r3, #7
 80042f4:	9202      	str	r2, [sp, #8]
 80042f6:	f7ff bb00 	b.w	80038fa <get_wspr_channel_symbols+0x182>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80042fa:	461a      	mov	r2, r3
 80042fc:	4619      	mov	r1, r3
 80042fe:	e5e3      	b.n	8003ec8 <get_wspr_channel_symbols+0x750>
		return 36;
 8004300:	2124      	movs	r1, #36	; 0x24
 8004302:	f7ff bbfc 	b.w	8003afe <get_wspr_channel_symbols+0x386>
 8004306:	2624      	movs	r6, #36	; 0x24
 8004308:	f7ff bbeb 	b.w	8003ae2 <get_wspr_channel_symbols+0x36a>
 800430c:	2324      	movs	r3, #36	; 0x24
 800430e:	f7ff bbda 	b.w	8003ac6 <get_wspr_channel_symbols+0x34e>
 8004312:	2224      	movs	r2, #36	; 0x24
 8004314:	f7ff bbc9 	b.w	8003aaa <get_wspr_channel_symbols+0x332>
 8004318:	4b39      	ldr	r3, [pc, #228]	; (8004400 <get_wspr_channel_symbols+0xc88>)
		*m=60000-32768+*m;
 800431a:	f7ff baed 	b.w	80038f8 <get_wspr_channel_symbols+0x180>
			*m=36;
 800431e:	2324      	movs	r3, #36	; 0x24
		for (i=0; i<plen; i++) {
 8004320:	e7c5      	b.n	80042ae <get_wspr_channel_symbols+0xb36>
			*m=37*(*m)+36;
 8004322:	f44f 63ab 	mov.w	r3, #1368	; 0x558
 8004326:	e7c2      	b.n	80042ae <get_wspr_channel_symbols+0xb36>
 8004328:	9302      	str	r3, [sp, #8]
 800432a:	e6f8      	b.n	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 800432c:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 800432e:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 8004330:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8004334:	f43f aacf 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004338:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 800433a:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 800433c:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 8004340:	f43f aac9 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004344:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 8004346:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 8004348:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 800434c:	f43f aac3 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004350:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 8004352:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 8004354:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 8004358:	f43f aabd 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 800435c:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 800435e:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 8004360:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 8004364:	f43f aab7 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004368:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 800436a:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 800436c:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 8004370:	f43f aab1 	beq.w	80038d6 <get_wspr_channel_symbols+0x15e>
			call6[i]=callsign[i];
 8004374:	79ab      	ldrb	r3, [r5, #6]
 8004376:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 800437a:	f7ff baac 	b.w	80038d6 <get_wspr_channel_symbols+0x15e>
 800437e:	9302      	str	r3, [sp, #8]
 8004380:	f7ff baa9 	b.w	80038d6 <get_wspr_channel_symbols+0x15e>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 8004384:	461a      	mov	r2, r3
 8004386:	4619      	mov	r1, r3
 8004388:	e67c      	b.n	8004084 <get_wspr_channel_symbols+0x90c>
			call6[i]=callsign[i];
 800438a:	782b      	ldrb	r3, [r5, #0]
		for (i=0; i<i1; i++) {
 800438c:	2f01      	cmp	r7, #1
			call6[i]=callsign[i];
 800438e:	f88d 3100 	strb.w	r3, [sp, #256]	; 0x100
		for (i=0; i<i1; i++) {
 8004392:	f43f aec4 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 8004396:	786b      	ldrb	r3, [r5, #1]
		for (i=0; i<i1; i++) {
 8004398:	2f02      	cmp	r7, #2
			call6[i]=callsign[i];
 800439a:	f88d 3101 	strb.w	r3, [sp, #257]	; 0x101
		for (i=0; i<i1; i++) {
 800439e:	f43f aebe 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043a2:	78ab      	ldrb	r3, [r5, #2]
		for (i=0; i<i1; i++) {
 80043a4:	2f03      	cmp	r7, #3
			call6[i]=callsign[i];
 80043a6:	f88d 3102 	strb.w	r3, [sp, #258]	; 0x102
		for (i=0; i<i1; i++) {
 80043aa:	f43f aeb8 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043ae:	78eb      	ldrb	r3, [r5, #3]
		for (i=0; i<i1; i++) {
 80043b0:	2f04      	cmp	r7, #4
			call6[i]=callsign[i];
 80043b2:	f88d 3103 	strb.w	r3, [sp, #259]	; 0x103
		for (i=0; i<i1; i++) {
 80043b6:	f43f aeb2 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043ba:	792b      	ldrb	r3, [r5, #4]
		for (i=0; i<i1; i++) {
 80043bc:	2f05      	cmp	r7, #5
			call6[i]=callsign[i];
 80043be:	f88d 3104 	strb.w	r3, [sp, #260]	; 0x104
		for (i=0; i<i1; i++) {
 80043c2:	f43f aeac 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043c6:	796b      	ldrb	r3, [r5, #5]
		for (i=0; i<i1; i++) {
 80043c8:	2f06      	cmp	r7, #6
			call6[i]=callsign[i];
 80043ca:	f88d 3105 	strb.w	r3, [sp, #261]	; 0x105
		for (i=0; i<i1; i++) {
 80043ce:	f43f aea6 	beq.w	800411e <get_wspr_channel_symbols+0x9a6>
			call6[i]=callsign[i];
 80043d2:	79ab      	ldrb	r3, [r5, #6]
 80043d4:	f88d 3106 	strb.w	r3, [sp, #262]	; 0x106
		for (i=0; i<i1; i++) {
 80043d8:	e6a1      	b.n	800411e <get_wspr_channel_symbols+0x9a6>
	a = b = c = 0xdeadbeef + ((uint32_t)length) + initval;
 80043da:	461a      	mov	r2, r3
 80043dc:	4619      	mov	r1, r3
 80043de:	f7ff bb1e 	b.w	8003a1e <get_wspr_channel_symbols+0x2a6>
 80043e2:	aa40      	add	r2, sp, #256	; 0x100
		m=128*ng+ntype+64;
 80043e4:	01db      	lsls	r3, r3, #7
		*nadd=0;
 80043e6:	2000      	movs	r0, #0
 80043e8:	9202      	str	r2, [sp, #8]
 80043ea:	f7ff ba86 	b.w	80038fa <get_wspr_channel_symbols+0x182>
 80043ee:	aa40      	add	r2, sp, #256	; 0x100
		for (i=0; i<plen; i++) {
 80043f0:	4603      	mov	r3, r0
 80043f2:	9202      	str	r2, [sp, #8]
 80043f4:	f7ff ba81 	b.w	80038fa <get_wspr_channel_symbols+0x182>
 80043f8:	08018fa4 	.word	0x08018fa4
 80043fc:	0801917c 	.word	0x0801917c
 8004400:	00354300 	.word	0x00354300
 8004404:	00000000 	.word	0x00000000

08004408 <SendWSPR>:
{
 8004408:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800440c:	496a      	ldr	r1, [pc, #424]	; (80045b8 <SendWSPR+0x1b0>)
 800440e:	486b      	ldr	r0, [pc, #428]	; (80045bc <SendWSPR+0x1b4>)
	LOfreq = (double)WSPR_FREQ;
 8004410:	4c6b      	ldr	r4, [pc, #428]	; (80045c0 <SendWSPR+0x1b8>)
 8004412:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 80045f8 <SendWSPR+0x1f0>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004416:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 80045fc <SendWSPR+0x1f4>
{
 800441a:	ed2d 8b02 	vpush	{d8}
	(void) get_wspr_channel_symbols("I4NZX JN54 30", syms);
 800441e:	f7ff f9ab 	bl	8003778 <get_wspr_channel_symbols>
	LOfreq = (double)WSPR_FREQ;
 8004422:	4b68      	ldr	r3, [pc, #416]	; (80045c4 <SendWSPR+0x1bc>)
	LastTXFreq = LOfreq;
 8004424:	4a68      	ldr	r2, [pc, #416]	; (80045c8 <SendWSPR+0x1c0>)
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 8004426:	4969      	ldr	r1, [pc, #420]	; (80045cc <SendWSPR+0x1c4>)
 8004428:	4869      	ldr	r0, [pc, #420]	; (80045d0 <SendWSPR+0x1c8>)
	LastTXFreq = LOfreq;
 800442a:	6013      	str	r3, [r2, #0]
	LOfreq = (double)WSPR_FREQ;
 800442c:	6023      	str	r3, [r4, #0]
	SetWSPRPLLCoeff((double)WSPR_FREQ, FracDivCoeff, FracPWMCoeff);
 800442e:	ed9f 0b60 	vldr	d0, [pc, #384]	; 80045b0 <SendWSPR+0x1a8>
 8004432:	f000 fc35 	bl	8004ca0 <SetWSPRPLLCoeff>
	WSPRTXFraction = 20; //percentage
 8004436:	2314      	movs	r3, #20
 8004438:	4a66      	ldr	r2, [pc, #408]	; (80045d4 <SendWSPR+0x1cc>)
 800443a:	7013      	strb	r3, [r2, #0]
				LED_GREEN_ON;
 800443c:	4d66      	ldr	r5, [pc, #408]	; (80045d8 <SendWSPR+0x1d0>)
			if(KEYER_DASH || KEYER_DOT)
 800443e:	4c67      	ldr	r4, [pc, #412]	; (80045dc <SendWSPR+0x1d4>)
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004440:	e012      	b.n	8004468 <SendWSPR+0x60>
 8004442:	f8db 3000 	ldr.w	r3, [fp]
 8004446:	07da      	lsls	r2, r3, #31
 8004448:	d51e      	bpl.n	8004488 <SendWSPR+0x80>
				LED_GREEN_ON;
 800444a:	2201      	movs	r2, #1
 800444c:	f006 f8d8 	bl	800a600 <HAL_GPIO_WritePin>
			if(KEYER_DASH || KEYER_DOT)
 8004450:	2140      	movs	r1, #64	; 0x40
 8004452:	4620      	mov	r0, r4
 8004454:	f006 f8ce 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8004458:	4603      	mov	r3, r0
 800445a:	2180      	movs	r1, #128	; 0x80
 800445c:	4620      	mov	r0, r4
 800445e:	2b00      	cmp	r3, #0
 8004460:	d036      	beq.n	80044d0 <SendWSPR+0xc8>
 8004462:	f006 f8c7 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8004466:	b398      	cbz	r0, 80044d0 <SendWSPR+0xc8>
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004468:	f8d8 3000 	ldr.w	r3, [r8]
				LED_GREEN_OFF;
 800446c:	2200      	movs	r2, #0
				LED_GREEN_ON;
 800446e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004472:	4628      	mov	r0, r5
		while ((SystemSeconds != 0) || ((SystemMinutes % 2) != 0))
 8004474:	2b00      	cmp	r3, #0
 8004476:	d0e4      	beq.n	8004442 <SendWSPR+0x3a>
			if (SystemSeconds % 2 == 0)
 8004478:	07de      	lsls	r6, r3, #31
 800447a:	d5e6      	bpl.n	800444a <SendWSPR+0x42>
				LED_GREEN_OFF;
 800447c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004480:	4628      	mov	r0, r5
 8004482:	f006 f8bd 	bl	800a600 <HAL_GPIO_WritePin>
 8004486:	e7e3      	b.n	8004450 <SendWSPR+0x48>
		if (((rand() % 101) > WSPRTXFraction) && (!WSPRFirstTime))
 8004488:	f00d fdd0 	bl	801202c <rand>
 800448c:	4b51      	ldr	r3, [pc, #324]	; (80045d4 <SendWSPR+0x1cc>)
 800448e:	2165      	movs	r1, #101	; 0x65
 8004490:	781a      	ldrb	r2, [r3, #0]
 8004492:	4b53      	ldr	r3, [pc, #332]	; (80045e0 <SendWSPR+0x1d8>)
 8004494:	fb83 3400 	smull	r3, r4, r3, r0
 8004498:	17c3      	asrs	r3, r0, #31
 800449a:	ebc3 1324 	rsb	r3, r3, r4, asr #4
 800449e:	4c51      	ldr	r4, [pc, #324]	; (80045e4 <SendWSPR+0x1dc>)
 80044a0:	fb01 0013 	mls	r0, r1, r3, r0
 80044a4:	4290      	cmp	r0, r2
 80044a6:	dd17      	ble.n	80044d8 <SendWSPR+0xd0>
 80044a8:	7823      	ldrb	r3, [r4, #0]
 80044aa:	b9ab      	cbnz	r3, 80044d8 <SendWSPR+0xd0>
				if(KEYER_DASH || KEYER_DOT)
 80044ac:	4c4b      	ldr	r4, [pc, #300]	; (80045dc <SendWSPR+0x1d4>)
 80044ae:	e002      	b.n	80044b6 <SendWSPR+0xae>
 80044b0:	f006 f8a0 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80044b4:	b160      	cbz	r0, 80044d0 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 80044b6:	f8d8 3000 	ldr.w	r3, [r8]
				if(KEYER_DASH || KEYER_DOT)
 80044ba:	2140      	movs	r1, #64	; 0x40
 80044bc:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d0bc      	beq.n	800443c <SendWSPR+0x34>
				if(KEYER_DASH || KEYER_DOT)
 80044c2:	f006 f897 	bl	800a5f4 <HAL_GPIO_ReadPin>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2180      	movs	r1, #128	; 0x80
 80044ca:	4620      	mov	r0, r4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1ef      	bne.n	80044b0 <SendWSPR+0xa8>
}
 80044d0:	ecbd 8b02 	vpop	{d8}
 80044d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (HAL_ADCEx_MultiModeStart_DMA(HAdc1,
 80044d8:	4b43      	ldr	r3, [pc, #268]	; (80045e8 <SendWSPR+0x1e0>)
 80044da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044de:	4943      	ldr	r1, [pc, #268]	; (80045ec <SendWSPR+0x1e4>)
 80044e0:	6818      	ldr	r0, [r3, #0]
 80044e2:	f004 f8ad 	bl	8008640 <HAL_ADCEx_MultiModeStart_DMA>
 80044e6:	2800      	cmp	r0, #0
 80044e8:	d15f      	bne.n	80045aa <SendWSPR+0x1a2>
			WSPRFirstTime = 0;
 80044ea:	2300      	movs	r3, #0
			TXSwitch(1);
 80044ec:	2001      	movs	r0, #1
			WSPRFirstTime = 0;
 80044ee:	7023      	strb	r3, [r4, #0]
			TXSwitch(1);
 80044f0:	f000 fe72 	bl	80051d8 <TXSwitch>
			CarrierEnable(1);
 80044f4:	2001      	movs	r0, #1
				if(KEYER_DASH || KEYER_DOT)
 80044f6:	4c39      	ldr	r4, [pc, #228]	; (80045dc <SendWSPR+0x1d4>)
			CarrierEnable(1);
 80044f8:	f000 fed6 	bl	80052a8 <CarrierEnable>
			while (SystemSeconds != 1)
 80044fc:	e00a      	b.n	8004514 <SendWSPR+0x10c>
				if(KEYER_DASH || KEYER_DOT)
 80044fe:	f006 f879 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8004502:	4603      	mov	r3, r0
 8004504:	2180      	movs	r1, #128	; 0x80
 8004506:	4620      	mov	r0, r4
 8004508:	2b00      	cmp	r3, #0
 800450a:	d0e1      	beq.n	80044d0 <SendWSPR+0xc8>
 800450c:	f006 f872 	bl	800a5f4 <HAL_GPIO_ReadPin>
 8004510:	2800      	cmp	r0, #0
 8004512:	d0dd      	beq.n	80044d0 <SendWSPR+0xc8>
			while (SystemSeconds != 1)
 8004514:	f8d8 7000 	ldr.w	r7, [r8]
				if(KEYER_DASH || KEYER_DOT)
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	4620      	mov	r0, r4
			while (SystemSeconds != 1)
 800451c:	2f01      	cmp	r7, #1
 800451e:	d1ee      	bne.n	80044fe <SendWSPR+0xf6>
			WSPRTone = syms[txIndex++];
 8004520:	4b25      	ldr	r3, [pc, #148]	; (80045b8 <SendWSPR+0x1b0>)
 8004522:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8004600 <SendWSPR+0x1f8>
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	4699      	mov	r9, r3
			WSPRStartTick = HAL_GetTick();
 800452a:	4d31      	ldr	r5, [pc, #196]	; (80045f0 <SendWSPR+0x1e8>)
						LED_GREEN_OFF;
 800452c:	ed9f 8a2a 	vldr	s16, [pc, #168]	; 80045d8 <SendWSPR+0x1d0>
			WSPRTone = syms[txIndex++];
 8004530:	f88a 2000 	strb.w	r2, [sl]
			WSPRStartTick = HAL_GetTick();
 8004534:	f002 fe78 	bl	8007228 <HAL_GetTick>
 8004538:	6028      	str	r0, [r5, #0]
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 800453a:	4b2e      	ldr	r3, [pc, #184]	; (80045f4 <SendWSPR+0x1ec>)
 800453c:	037c      	lsls	r4, r7, #13
 800453e:	fba3 3404 	umull	r3, r4, r3, r4
 8004542:	07fb      	lsls	r3, r7, #31
 8004544:	ea4f 04d4 	mov.w	r4, r4, lsr #3
 8004548:	d522      	bpl.n	8004590 <SendWSPR+0x188>
 800454a:	e001      	b.n	8004550 <SendWSPR+0x148>
						LED_GREEN_OFF;
 800454c:	f006 f858 	bl	800a600 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004550:	f002 fe6a 	bl	8007228 <HAL_GetTick>
 8004554:	682e      	ldr	r6, [r5, #0]
 8004556:	4603      	mov	r3, r0
						LED_GREEN_OFF;
 8004558:	2200      	movs	r2, #0
 800455a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800455e:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004562:	1b9b      	subs	r3, r3, r6
 8004564:	429c      	cmp	r4, r3
 8004566:	d8f1      	bhi.n	800454c <SendWSPR+0x144>
				WSPRTone = syms[txIndex++];
 8004568:	3701      	adds	r7, #1
 800456a:	f819 3f01 	ldrb.w	r3, [r9, #1]!
			while (txIndex < 162) {
 800456e:	2fa2      	cmp	r7, #162	; 0xa2
				WSPRTone = syms[txIndex++];
 8004570:	f88a 3000 	strb.w	r3, [sl]
			while (txIndex < 162) {
 8004574:	d1e1      	bne.n	800453a <SendWSPR+0x132>
			TXSwitch(0);
 8004576:	2000      	movs	r0, #0
 8004578:	f000 fe2e 	bl	80051d8 <TXSwitch>
			CarrierEnable(0);
 800457c:	2000      	movs	r0, #0
 800457e:	f000 fe93 	bl	80052a8 <CarrierEnable>
			HAL_ADCEx_MultiModeStop_DMA(HAdc1);
 8004582:	4b19      	ldr	r3, [pc, #100]	; (80045e8 <SendWSPR+0x1e0>)
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	f004 f8d7 	bl	8008738 <HAL_ADCEx_MultiModeStop_DMA>
 800458a:	e757      	b.n	800443c <SendWSPR+0x34>
						LED_GREEN_ON;
 800458c:	f006 f838 	bl	800a600 <HAL_GPIO_WritePin>
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 8004590:	f002 fe4a 	bl	8007228 <HAL_GetTick>
 8004594:	682e      	ldr	r6, [r5, #0]
 8004596:	4603      	mov	r3, r0
						LED_GREEN_ON;
 8004598:	2201      	movs	r2, #1
 800459a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800459e:	ee18 0a10 	vmov	r0, s16
				while ((HAL_GetTick() - WSPRStartTick) < ((uint32_t)txIndex * 8192L / 12L) )
 80045a2:	1b9b      	subs	r3, r3, r6
 80045a4:	42a3      	cmp	r3, r4
 80045a6:	d3f1      	bcc.n	800458c <SendWSPR+0x184>
 80045a8:	e7de      	b.n	8004568 <SendWSPR+0x160>
				Error_Handler();
 80045aa:	f000 fedb 	bl	8005364 <Error_Handler>
 80045ae:	e79c      	b.n	80044ea <SendWSPR+0xe2>
 80045b0:	c0000000 	.word	0xc0000000
 80045b4:	415adb21 	.word	0x415adb21
 80045b8:	24000604 	.word	0x24000604
 80045bc:	08018fb4 	.word	0x08018fb4
 80045c0:	2400610c 	.word	0x2400610c
 80045c4:	4ad6d90e 	.word	0x4ad6d90e
 80045c8:	24006114 	.word	0x24006114
 80045cc:	240050ec 	.word	0x240050ec
 80045d0:	240050e0 	.word	0x240050e0
 80045d4:	240072ad 	.word	0x240072ad
 80045d8:	58020400 	.word	0x58020400
 80045dc:	58020000 	.word	0x58020000
 80045e0:	288df0cb 	.word	0x288df0cb
 80045e4:	2400020c 	.word	0x2400020c
 80045e8:	240050f8 	.word	0x240050f8
 80045ec:	240072c0 	.word	0x240072c0
 80045f0:	24000600 	.word	0x24000600
 80045f4:	aaaaaaab 	.word	0xaaaaaaab
 80045f8:	24006184 	.word	0x24006184
 80045fc:	24006180 	.word	0x24006180
 8004600:	240072ae 	.word	0x240072ae

08004604 <DisplayStatus.part.0>:
	static char StringStep[8];
	static char StringTxPower[8];

	if (!DisableDisplay)
	{
		switch(Fstep)
 8004604:	4b7b      	ldr	r3, [pc, #492]	; (80047f4 <DisplayStatus.part.0+0x1f0>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
void DisplayStatus(void)
 800460c:	b570      	push	{r4, r5, r6, lr}
 800460e:	b084      	sub	sp, #16
		switch(Fstep)
 8004610:	f000 80e7 	beq.w	80047e2 <DisplayStatus.part.0+0x1de>
 8004614:	d81f      	bhi.n	8004656 <DisplayStatus.part.0+0x52>
 8004616:	2b0a      	cmp	r3, #10
 8004618:	f000 80d5 	beq.w	80047c6 <DisplayStatus.part.0+0x1c2>
 800461c:	2b64      	cmp	r3, #100	; 0x64
 800461e:	d110      	bne.n	8004642 <DisplayStatus.part.0+0x3e>
		{
		case 1:			strcpy(StringStep,"   1 "); break;
		case 10: 		strcpy(StringStep,"  10 "); break;
		case 100: 		strcpy(StringStep," 100 "); break;
 8004620:	4b75      	ldr	r3, [pc, #468]	; (80047f8 <DisplayStatus.part.0+0x1f4>)
 8004622:	4a76      	ldr	r2, [pc, #472]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 8004624:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004628:	6010      	str	r0, [r2, #0]
 800462a:	8091      	strh	r1, [r2, #4]
		case 9000: 		strcpy(StringStep,"   9K"); break;
		case 10000:		strcpy(StringStep,"  10K"); break;
		case 100000: 	strcpy(StringStep," 100K"); break;
		}

		switch(CurrentMode)
 800462c:	4b74      	ldr	r3, [pc, #464]	; (8004800 <DisplayStatus.part.0+0x1fc>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	2b03      	cmp	r3, #3
 8004632:	f200 80dd 	bhi.w	80047f0 <DisplayStatus.part.0+0x1ec>
 8004636:	e8df f013 	tbh	[pc, r3, lsl #1]
 800463a:	00bd      	.short	0x00bd
 800463c:	009800b9 	.word	0x009800b9
 8004640:	0029      	.short	0x0029
		switch(Fstep)
 8004642:	2b01      	cmp	r3, #1
 8004644:	f040 80ba 	bne.w	80047bc <DisplayStatus.part.0+0x1b8>
		case 1:			strcpy(StringStep,"   1 "); break;
 8004648:	4b6e      	ldr	r3, [pc, #440]	; (8004804 <DisplayStatus.part.0+0x200>)
 800464a:	4a6c      	ldr	r2, [pc, #432]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 800464c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004650:	6010      	str	r0, [r2, #0]
 8004652:	8091      	strh	r1, [r2, #4]
 8004654:	e7ea      	b.n	800462c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 8004656:	f242 7210 	movw	r2, #10000	; 0x2710
 800465a:	4293      	cmp	r3, r2
 800465c:	f000 80ba 	beq.w	80047d4 <DisplayStatus.part.0+0x1d0>
 8004660:	4a69      	ldr	r2, [pc, #420]	; (8004808 <DisplayStatus.part.0+0x204>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d106      	bne.n	8004674 <DisplayStatus.part.0+0x70>
		case 100000: 	strcpy(StringStep," 100K"); break;
 8004666:	4b69      	ldr	r3, [pc, #420]	; (800480c <DisplayStatus.part.0+0x208>)
 8004668:	4a64      	ldr	r2, [pc, #400]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 800466a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800466e:	6010      	str	r0, [r2, #0]
 8004670:	8091      	strh	r1, [r2, #4]
 8004672:	e7db      	b.n	800462c <DisplayStatus.part.0+0x28>
		switch(Fstep)
 8004674:	f242 3228 	movw	r2, #9000	; 0x2328
 8004678:	4293      	cmp	r3, r2
 800467a:	f040 809f 	bne.w	80047bc <DisplayStatus.part.0+0x1b8>
		case 9000: 		strcpy(StringStep,"   9K"); break;
 800467e:	4b64      	ldr	r3, [pc, #400]	; (8004810 <DisplayStatus.part.0+0x20c>)
 8004680:	4a5e      	ldr	r2, [pc, #376]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 8004682:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004686:	6010      	str	r0, [r2, #0]
 8004688:	8091      	strh	r1, [r2, #4]
 800468a:	e7cf      	b.n	800462c <DisplayStatus.part.0+0x28>
		{
		case LSB: strcpy(StringMode,"LSB"); break;
		case USB: strcpy(StringMode,"USB"); break;
		case AM: strcpy(StringMode,"AM"); break;
		case CW: strcpy(StringMode,"CW"); break;
 800468c:	4b61      	ldr	r3, [pc, #388]	; (8004814 <DisplayStatus.part.0+0x210>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4e61      	ldr	r6, [pc, #388]	; (8004818 <DisplayStatus.part.0+0x214>)
 8004692:	0c19      	lsrs	r1, r3, #16
 8004694:	8033      	strh	r3, [r6, #0]
 8004696:	70b1      	strb	r1, [r6, #2]
		}
		switch (CurrentAGC)
 8004698:	4b60      	ldr	r3, [pc, #384]	; (800481c <DisplayStatus.part.0+0x218>)
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d06b      	beq.n	8004778 <DisplayStatus.part.0+0x174>
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d104      	bne.n	80046ae <DisplayStatus.part.0+0xaa>
		{
		case Fast: strcpy(StringAGC,"Fast"); break;
		case Slow: strcpy(StringAGC,"Slow"); break;
 80046a4:	495e      	ldr	r1, [pc, #376]	; (8004820 <DisplayStatus.part.0+0x21c>)
 80046a6:	4b5f      	ldr	r3, [pc, #380]	; (8004824 <DisplayStatus.part.0+0x220>)
 80046a8:	c903      	ldmia	r1, {r0, r1}
 80046aa:	6018      	str	r0, [r3, #0]
 80046ac:	7119      	strb	r1, [r3, #4]
		}
		switch (CurrentBW)
 80046ae:	4b5e      	ldr	r3, [pc, #376]	; (8004828 <DisplayStatus.part.0+0x224>)
 80046b0:	781b      	ldrb	r3, [r3, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d069      	beq.n	800478a <DisplayStatus.part.0+0x186>
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d17e      	bne.n	80047b8 <DisplayStatus.part.0+0x1b4>
		{
		case Narrow: strcpy(StringWidth,"Narrow"); break;
		case Wide: strcpy(StringWidth,"Wide"); break;
 80046ba:	4b5c      	ldr	r3, [pc, #368]	; (800482c <DisplayStatus.part.0+0x228>)
 80046bc:	4c5c      	ldr	r4, [pc, #368]	; (8004830 <DisplayStatus.part.0+0x22c>)
 80046be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80046c2:	6020      	str	r0, [r4, #0]
 80046c4:	7121      	strb	r1, [r4, #4]
		}
		switch (TxPowerOut)
 80046c6:	4b5b      	ldr	r3, [pc, #364]	; (8004834 <DisplayStatus.part.0+0x230>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ce:	d069      	beq.n	80047a4 <DisplayStatus.part.0+0x1a0>
 80046d0:	f640 71ff 	movw	r1, #4095	; 0xfff
 80046d4:	4d58      	ldr	r5, [pc, #352]	; (8004838 <DisplayStatus.part.0+0x234>)
 80046d6:	428b      	cmp	r3, r1
 80046d8:	d072      	beq.n	80047c0 <DisplayStatus.part.0+0x1bc>
 80046da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
		{
		case LOW_POWER_OUT: strcpy(StringTxPower,"Low"); break;
 80046de:	bf04      	itt	eq
 80046e0:	4b56      	ldreq	r3, [pc, #344]	; (800483c <DisplayStatus.part.0+0x238>)
 80046e2:	602b      	streq	r3, [r5, #0]
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
		}
		//		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s AGGprovaprova %s ERR %d WPM %d PWR %s Volume %1.1f   \r", LOfreq/1000.f, StringStep, StringMode, StringWidth, StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
		//sprintf((char *)UartTXString, "\e[6;1H123456789012345678901234567890123456789012345678901234567890\r");
		sprintf((char *)UartTXString, "\e[3;1HFreq %5.3f  Step %s\e[5;1HMode %s BW %s    \r", LOfreq/1000.f, StringStep, StringMode, StringWidth);
 80046e4:	4b56      	ldr	r3, [pc, #344]	; (8004840 <DisplayStatus.part.0+0x23c>)
 80046e6:	9402      	str	r4, [sp, #8]
 80046e8:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8004844 <DisplayStatus.part.0+0x240>
 80046ec:	edd3 7a00 	vldr	s15, [r3]
 80046f0:	4955      	ldr	r1, [pc, #340]	; (8004848 <DisplayStatus.part.0+0x244>)
 80046f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046f6:	4855      	ldr	r0, [pc, #340]	; (800484c <DisplayStatus.part.0+0x248>)
 80046f8:	e9cd 2600 	strd	r2, r6, [sp]
 80046fc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004700:	ec53 2b17 	vmov	r2, r3, d7
 8004704:	f00e fa58 	bl	8012bb8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8004708:	4850      	ldr	r0, [pc, #320]	; (800484c <DisplayStatus.part.0+0x248>)
 800470a:	f7fb fe99 	bl	8000440 <strlen>
  return tud_cdc_n_write_char(0, ch);
}

static inline uint32_t tud_cdc_write (void const* buffer, uint32_t bufsize)
{
  return tud_cdc_n_write(0, buffer, bufsize);
 800470e:	494f      	ldr	r1, [pc, #316]	; (800484c <DisplayStatus.part.0+0x248>)
 8004710:	4602      	mov	r2, r0
 8004712:	2000      	movs	r0, #0
 8004714:	f00a fe16 	bl	800f344 <tud_cdc_n_write>
  return tud_cdc_n_write_str(0, str);
}

static inline uint32_t tud_cdc_write_flush (void)
{
  return tud_cdc_n_write_flush(0);
 8004718:	2000      	movs	r0, #0
 800471a:	f00a fdcf 	bl	800f2bc <tud_cdc_n_write_flush>
	HAL_Delay(1);
 800471e:	2001      	movs	r0, #1
 8004720:	f002 fd88 	bl	8007234 <HAL_Delay>
		//TODO: TinyUSB seems to have a 64 byte limit in USB out buffer. For now we split the string.
		//		Best solution would be to have an auto split write function

		PrintUI(UartTXString);
		sprintf((char *)UartTXString, "\e[6;1HAGC %s ERR %d WPM %d PWR %s Volume %1.1f   \r", StringAGC, TXFreqError, keyer_speed, StringTxPower, RXVolume);
 8004724:	494a      	ldr	r1, [pc, #296]	; (8004850 <DisplayStatus.part.0+0x24c>)
 8004726:	4a4b      	ldr	r2, [pc, #300]	; (8004854 <DisplayStatus.part.0+0x250>)
 8004728:	ed91 7a00 	vldr	s14, [r1]
 800472c:	6810      	ldr	r0, [r2, #0]
 800472e:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004732:	4b49      	ldr	r3, [pc, #292]	; (8004858 <DisplayStatus.part.0+0x254>)
 8004734:	4949      	ldr	r1, [pc, #292]	; (800485c <DisplayStatus.part.0+0x258>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a3a      	ldr	r2, [pc, #232]	; (8004824 <DisplayStatus.part.0+0x220>)
 800473a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800473e:	e9cd 0500 	strd	r0, r5, [sp]
 8004742:	4842      	ldr	r0, [pc, #264]	; (800484c <DisplayStatus.part.0+0x248>)
 8004744:	f00e fa38 	bl	8012bb8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8004748:	4840      	ldr	r0, [pc, #256]	; (800484c <DisplayStatus.part.0+0x248>)
 800474a:	f7fb fe79 	bl	8000440 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 800474e:	493f      	ldr	r1, [pc, #252]	; (800484c <DisplayStatus.part.0+0x248>)
 8004750:	4602      	mov	r2, r0
 8004752:	2000      	movs	r0, #0
 8004754:	f00a fdf6 	bl	800f344 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 8004758:	2000      	movs	r0, #0
 800475a:	f00a fdaf 	bl	800f2bc <tud_cdc_n_write_flush>
	HAL_Delay(1);
 800475e:	2001      	movs	r0, #1
		PrintUI(UartTXString);
	}
}
 8004760:	b004      	add	sp, #16
 8004762:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(1);
 8004766:	f002 bd65 	b.w	8007234 <HAL_Delay>
		case USB: strcpy(StringMode,"USB"); break;
 800476a:	4b3d      	ldr	r3, [pc, #244]	; (8004860 <DisplayStatus.part.0+0x25c>)
 800476c:	4e2a      	ldr	r6, [pc, #168]	; (8004818 <DisplayStatus.part.0+0x214>)
 800476e:	6033      	str	r3, [r6, #0]
		switch (CurrentAGC)
 8004770:	4b2a      	ldr	r3, [pc, #168]	; (800481c <DisplayStatus.part.0+0x218>)
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d193      	bne.n	80046a0 <DisplayStatus.part.0+0x9c>
		case Fast: strcpy(StringAGC,"Fast"); break;
 8004778:	493a      	ldr	r1, [pc, #232]	; (8004864 <DisplayStatus.part.0+0x260>)
 800477a:	4b2a      	ldr	r3, [pc, #168]	; (8004824 <DisplayStatus.part.0+0x220>)
 800477c:	c903      	ldmia	r1, {r0, r1}
 800477e:	6018      	str	r0, [r3, #0]
 8004780:	7119      	strb	r1, [r3, #4]
		switch (CurrentBW)
 8004782:	4b29      	ldr	r3, [pc, #164]	; (8004828 <DisplayStatus.part.0+0x224>)
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d195      	bne.n	80046b6 <DisplayStatus.part.0+0xb2>
		case Narrow: strcpy(StringWidth,"Narrow"); break;
 800478a:	4b37      	ldr	r3, [pc, #220]	; (8004868 <DisplayStatus.part.0+0x264>)
 800478c:	4c28      	ldr	r4, [pc, #160]	; (8004830 <DisplayStatus.part.0+0x22c>)
 800478e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004792:	0c0b      	lsrs	r3, r1, #16
 8004794:	6020      	str	r0, [r4, #0]
 8004796:	80a1      	strh	r1, [r4, #4]
 8004798:	71a3      	strb	r3, [r4, #6]
		switch (TxPowerOut)
 800479a:	4b26      	ldr	r3, [pc, #152]	; (8004834 <DisplayStatus.part.0+0x230>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047a2:	d195      	bne.n	80046d0 <DisplayStatus.part.0+0xcc>
		case MID_POWER_OUT: strcpy(StringTxPower,"Mid"); break;
 80047a4:	4d24      	ldr	r5, [pc, #144]	; (8004838 <DisplayStatus.part.0+0x234>)
 80047a6:	4b31      	ldr	r3, [pc, #196]	; (800486c <DisplayStatus.part.0+0x268>)
 80047a8:	602b      	str	r3, [r5, #0]
 80047aa:	e79b      	b.n	80046e4 <DisplayStatus.part.0+0xe0>
		case LSB: strcpy(StringMode,"LSB"); break;
 80047ac:	4e1a      	ldr	r6, [pc, #104]	; (8004818 <DisplayStatus.part.0+0x214>)
 80047ae:	4b30      	ldr	r3, [pc, #192]	; (8004870 <DisplayStatus.part.0+0x26c>)
 80047b0:	6033      	str	r3, [r6, #0]
 80047b2:	e771      	b.n	8004698 <DisplayStatus.part.0+0x94>
		case AM: strcpy(StringMode,"AM"); break;
 80047b4:	4b2f      	ldr	r3, [pc, #188]	; (8004874 <DisplayStatus.part.0+0x270>)
 80047b6:	e76a      	b.n	800468e <DisplayStatus.part.0+0x8a>
 80047b8:	4c1d      	ldr	r4, [pc, #116]	; (8004830 <DisplayStatus.part.0+0x22c>)
 80047ba:	e784      	b.n	80046c6 <DisplayStatus.part.0+0xc2>
 80047bc:	4a0f      	ldr	r2, [pc, #60]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 80047be:	e735      	b.n	800462c <DisplayStatus.part.0+0x28>
		case MAX_POWER_OUT: strcpy(StringTxPower,"Max"); break;
 80047c0:	4b2d      	ldr	r3, [pc, #180]	; (8004878 <DisplayStatus.part.0+0x274>)
 80047c2:	602b      	str	r3, [r5, #0]
 80047c4:	e78e      	b.n	80046e4 <DisplayStatus.part.0+0xe0>
		case 10: 		strcpy(StringStep,"  10 "); break;
 80047c6:	4b2d      	ldr	r3, [pc, #180]	; (800487c <DisplayStatus.part.0+0x278>)
 80047c8:	4a0c      	ldr	r2, [pc, #48]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 80047ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80047ce:	6010      	str	r0, [r2, #0]
 80047d0:	8091      	strh	r1, [r2, #4]
 80047d2:	e72b      	b.n	800462c <DisplayStatus.part.0+0x28>
		case 10000:		strcpy(StringStep,"  10K"); break;
 80047d4:	4b2a      	ldr	r3, [pc, #168]	; (8004880 <DisplayStatus.part.0+0x27c>)
 80047d6:	4a09      	ldr	r2, [pc, #36]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 80047d8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80047dc:	6010      	str	r0, [r2, #0]
 80047de:	8091      	strh	r1, [r2, #4]
 80047e0:	e724      	b.n	800462c <DisplayStatus.part.0+0x28>
		case 1000: 		strcpy(StringStep,"   1K"); break;
 80047e2:	4b28      	ldr	r3, [pc, #160]	; (8004884 <DisplayStatus.part.0+0x280>)
 80047e4:	4a05      	ldr	r2, [pc, #20]	; (80047fc <DisplayStatus.part.0+0x1f8>)
 80047e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 80047ea:	6010      	str	r0, [r2, #0]
 80047ec:	8091      	strh	r1, [r2, #4]
 80047ee:	e71d      	b.n	800462c <DisplayStatus.part.0+0x28>
 80047f0:	4e09      	ldr	r6, [pc, #36]	; (8004818 <DisplayStatus.part.0+0x214>)
 80047f2:	e751      	b.n	8004698 <DisplayStatus.part.0+0x94>
 80047f4:	240050f4 	.word	0x240050f4
 80047f8:	08019178 	.word	0x08019178
 80047fc:	24006168 	.word	0x24006168
 8004800:	24000ed0 	.word	0x24000ed0
 8004804:	08019168 	.word	0x08019168
 8004808:	000186a0 	.word	0x000186a0
 800480c:	08019198 	.word	0x08019198
 8004810:	08019188 	.word	0x08019188
 8004814:	080191a4 	.word	0x080191a4
 8004818:	24006160 	.word	0x24006160
 800481c:	24000ece 	.word	0x24000ece
 8004820:	080191b0 	.word	0x080191b0
 8004824:	24006158 	.word	0x24006158
 8004828:	24000ecf 	.word	0x24000ecf
 800482c:	080191c0 	.word	0x080191c0
 8004830:	24006178 	.word	0x24006178
 8004834:	24006198 	.word	0x24006198
 8004838:	24006170 	.word	0x24006170
 800483c:	00776f4c 	.word	0x00776f4c
 8004840:	2400610c 	.word	0x2400610c
 8004844:	3a83126f 	.word	0x3a83126f
 8004848:	080191c8 	.word	0x080191c8
 800484c:	240062a8 	.word	0x240062a8
 8004850:	24006128 	.word	0x24006128
 8004854:	2400ac6c 	.word	0x2400ac6c
 8004858:	2400618c 	.word	0x2400618c
 800485c:	080191fc 	.word	0x080191fc
 8004860:	00425355 	.word	0x00425355
 8004864:	080191a8 	.word	0x080191a8
 8004868:	080191b8 	.word	0x080191b8
 800486c:	0064694d 	.word	0x0064694d
 8004870:	0042534c 	.word	0x0042534c
 8004874:	080191a0 	.word	0x080191a0
 8004878:	0078614d 	.word	0x0078614d
 800487c:	08019170 	.word	0x08019170
 8004880:	08019190 	.word	0x08019190
 8004884:	08019180 	.word	0x08019180

08004888 <tud_mount_cb>:
}
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop

0800488c <tud_umount_cb>:
}
 800488c:	4770      	bx	lr
 800488e:	bf00      	nop

08004890 <tud_suspend_cb>:
}
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop

08004894 <tud_resume_cb>:
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop

08004898 <tud_audio_get_req_entity_cb>:
{
 8004898:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 800489a:	794d      	ldrb	r5, [r1, #5]
{
 800489c:	b08f      	sub	sp, #60	; 0x3c
 800489e:	460c      	mov	r4, r1
 80048a0:	4606      	mov	r6, r0
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 80048a2:	2d04      	cmp	r5, #4
 80048a4:	d004      	beq.n	80048b0 <tud_audio_get_req_entity_cb+0x18>
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 80048a6:	2d02      	cmp	r5, #2
 80048a8:	d010      	beq.n	80048cc <tud_audio_get_req_entity_cb+0x34>
	return false;
 80048aa:	2000      	movs	r0, #0
}
 80048ac:	b00f      	add	sp, #60	; 0x3c
 80048ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 80048b0:	78cf      	ldrb	r7, [r1, #3]
 80048b2:	2f01      	cmp	r7, #1
 80048b4:	d01e      	beq.n	80048f4 <tud_audio_get_req_entity_cb+0x5c>
	else if (request->bControlSelector == AUDIO_CS_CTRL_CLK_VALID &&
 80048b6:	2f02      	cmp	r7, #2
 80048b8:	d1f7      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
 80048ba:	784b      	ldrb	r3, [r1, #1]
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d1f4      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 80048c0:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t cur_valid = { .bCur = 1 };
 80048c2:	f88d 3004 	strb.w	r3, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_valid, sizeof(cur_valid));
 80048c6:	f00a fc13 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 80048ca:	e7ef      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 80048cc:	78cb      	ldrb	r3, [r1, #3]
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d04c      	beq.n	800496c <tud_audio_get_req_entity_cb+0xd4>
	else if (UAC2_ENTITY_SPK_FEATURE_UNIT && request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 80048d2:	2b02      	cmp	r3, #2
 80048d4:	d1e9      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
		if (request->bRequest == AUDIO_CS_REQ_RANGE)
 80048d6:	784a      	ldrb	r2, [r1, #1]
 80048d8:	2a02      	cmp	r2, #2
 80048da:	d05b      	beq.n	8004994 <tud_audio_get_req_entity_cb+0xfc>
		else if (request->bRequest == AUDIO_CS_REQ_CUR)
 80048dc:	2a01      	cmp	r2, #1
 80048de:	d1e4      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 80048e0:	788c      	ldrb	r4, [r1, #2]
 80048e2:	4a32      	ldr	r2, [pc, #200]	; (80049ac <tud_audio_get_req_entity_cb+0x114>)
 80048e4:	f832 4014 	ldrh.w	r4, [r2, r4, lsl #1]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 80048e8:	aa01      	add	r2, sp, #4
			audio_control_cur_2_t cur_vol = { .bCur = tu_htole16(volume[request->bChannelNumber]) };
 80048ea:	f8ad 4004 	strh.w	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &cur_vol, sizeof(cur_vol));
 80048ee:	f00a fbff 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 80048f2:	e7db      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
		if (request->bRequest == AUDIO_CS_REQ_CUR)
 80048f4:	784b      	ldrb	r3, [r1, #1]
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	d044      	beq.n	8004984 <tud_audio_get_req_entity_cb+0xec>
		else if (request->bRequest == AUDIO_CS_REQ_RANGE)
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d1d5      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 80048fe:	222a      	movs	r2, #42	; 0x2a
 8004900:	2100      	movs	r1, #0
 8004902:	a803      	add	r0, sp, #12
 8004904:	f00e f9bb 	bl	8012c7e <memset>
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004908:	2300      	movs	r3, #0
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 800490a:	4621      	mov	r1, r4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800490c:	f64a 4444 	movw	r4, #44100	; 0xac44
 8004910:	f645 0288 	movw	r2, #22664	; 0x5888
 8004914:	f8ad 3008 	strh.w	r3, [sp, #8]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004918:	f8ad 300c 	strh.w	r3, [sp, #12]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 800491c:	4630      	mov	r0, r6
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800491e:	f8ad 3014 	strh.w	r3, [sp, #20]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004922:	f8ad 3018 	strh.w	r3, [sp, #24]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004926:	f44f 43ee 	mov.w	r3, #30464	; 0x7700
 800492a:	f8ad 4006 	strh.w	r4, [sp, #6]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 800492e:	f8ad 400a 	strh.w	r4, [sp, #10]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004932:	f64b 3480 	movw	r4, #48000	; 0xbb80
 8004936:	f8ad 201e 	strh.w	r2, [sp, #30]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 800493a:	f8ad 2022 	strh.w	r2, [sp, #34]	; 0x22
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 800493e:	aa01      	add	r2, sp, #4
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004940:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004944:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 8004948:	2332      	movs	r3, #50	; 0x32
			audio_control_range_4_n_t(N_SAMPLE_RATES) rangef =
 800494a:	f8ad 5004 	strh.w	r5, [sp, #4]
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800494e:	f8ad 7020 	strh.w	r7, [sp, #32]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004952:	f8ad 7024 	strh.w	r7, [sp, #36]	; 0x24
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 8004956:	f8ad 702c 	strh.w	r7, [sp, #44]	; 0x2c
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 800495a:	f8ad 7030 	strh.w	r7, [sp, #48]	; 0x30
				rangef.subrange[i].bMin = (int32_t) sample_rates[i];
 800495e:	f8ad 4012 	strh.w	r4, [sp, #18]
				rangef.subrange[i].bMax = (int32_t) sample_rates[i];
 8004962:	f8ad 4016 	strh.w	r4, [sp, #22]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &rangef, sizeof(rangef));
 8004966:	f00a fbc3 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 800496a:	e79f      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE && request->bRequest == AUDIO_CS_REQ_CUR)
 800496c:	784b      	ldrb	r3, [r1, #1]
 800496e:	2b01      	cmp	r3, #1
 8004970:	d19b      	bne.n	80048aa <tud_audio_get_req_entity_cb+0x12>
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 8004972:	788a      	ldrb	r2, [r1, #2]
 8004974:	4c0e      	ldr	r4, [pc, #56]	; (80049b0 <tud_audio_get_req_entity_cb+0x118>)
 8004976:	5ca4      	ldrb	r4, [r4, r2]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 8004978:	aa01      	add	r2, sp, #4
		audio_control_cur_1_t mute1 = { .bCur = mute[request->bChannelNumber] };
 800497a:	f88d 4004 	strb.w	r4, [sp, #4]
		return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &mute1, sizeof(mute1));
 800497e:	f00a fbb7 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 8004982:	e793      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 8004984:	4c0b      	ldr	r4, [pc, #44]	; (80049b4 <tud_audio_get_req_entity_cb+0x11c>)
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 8004986:	462b      	mov	r3, r5
 8004988:	aa01      	add	r2, sp, #4
			audio_control_cur_4_t curf = { (int32_t) tu_htole32(current_sample_rate) };
 800498a:	6824      	ldr	r4, [r4, #0]
 800498c:	9401      	str	r4, [sp, #4]
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &curf, sizeof(curf));
 800498e:	f00a fbaf 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 8004992:	e78b      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
			audio_control_range_2_n_t(1) range_vol = {
 8004994:	4b08      	ldr	r3, [pc, #32]	; (80049b8 <tud_audio_get_req_entity_cb+0x120>)
 8004996:	aa01      	add	r2, sp, #4
 8004998:	e893 0003 	ldmia.w	r3, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 800499c:	2308      	movs	r3, #8
			audio_control_range_2_n_t(1) range_vol = {
 800499e:	e882 0003 	stmia.w	r2, {r0, r1}
			return tud_audio_buffer_and_schedule_control_xfer(rhport, (tusb_control_request_t const *)request, &range_vol, sizeof(range_vol));
 80049a2:	4621      	mov	r1, r4
 80049a4:	4630      	mov	r0, r6
 80049a6:	f00a fba3 	bl	800f0f0 <tud_audio_buffer_and_schedule_control_xfer>
 80049aa:	e77f      	b.n	80048ac <tud_audio_get_req_entity_cb+0x14>
 80049ac:	2400c74c 	.word	0x2400c74c
 80049b0:	2400afa4 	.word	0x2400afa4
 80049b4:	24000310 	.word	0x24000310
 80049b8:	08016070 	.word	0x08016070

080049bc <tud_audio_set_req_entity_cb>:
	if (request->bEntityID == UAC2_ENTITY_SPK_FEATURE_UNIT)
 80049bc:	794b      	ldrb	r3, [r1, #5]
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d010      	beq.n	80049e4 <tud_audio_set_req_entity_cb+0x28>
	if (request->bEntityID == UAC2_ENTITY_CLOCK)
 80049c2:	2b04      	cmp	r3, #4
 80049c4:	d001      	beq.n	80049ca <tud_audio_set_req_entity_cb+0xe>
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 80049c6:	2000      	movs	r0, #0
}
 80049c8:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 80049ca:	784b      	ldrb	r3, [r1, #1]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d1fa      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_CS_CTRL_SAM_FREQ)
 80049d0:	78c8      	ldrb	r0, [r1, #3]
 80049d2:	2801      	cmp	r0, #1
 80049d4:	d1f7      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_4_t));
 80049d6:	88cb      	ldrh	r3, [r1, #6]
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d1f4      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
		current_sample_rate = (uint32_t) ((audio_control_cur_4_t const *)buf)->bCur;
 80049dc:	4b0f      	ldr	r3, [pc, #60]	; (8004a1c <tud_audio_set_req_entity_cb+0x60>)
 80049de:	6812      	ldr	r2, [r2, #0]
 80049e0:	601a      	str	r2, [r3, #0]
		return true;
 80049e2:	4770      	bx	lr
	TU_VERIFY(request->bRequest == AUDIO_CS_REQ_CUR);
 80049e4:	7848      	ldrb	r0, [r1, #1]
 80049e6:	2801      	cmp	r0, #1
 80049e8:	d1ed      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
	if (request->bControlSelector == AUDIO_FU_CTRL_MUTE)
 80049ea:	78cb      	ldrb	r3, [r1, #3]
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d00b      	beq.n	8004a08 <tud_audio_set_req_entity_cb+0x4c>
	else if (request->bControlSelector == AUDIO_FU_CTRL_VOLUME)
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d1e8      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_2_t));
 80049f4:	88cb      	ldrh	r3, [r1, #6]
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d1e5      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
		volume[request->bChannelNumber] = ((audio_control_cur_2_t const *)buf)->bCur;
 80049fa:	f9b2 c000 	ldrsh.w	ip, [r2]
 80049fe:	4b08      	ldr	r3, [pc, #32]	; (8004a20 <tud_audio_set_req_entity_cb+0x64>)
 8004a00:	788a      	ldrb	r2, [r1, #2]
 8004a02:	f823 c012 	strh.w	ip, [r3, r2, lsl #1]
		return true;
 8004a06:	4770      	bx	lr
		TU_VERIFY(request->wLength == sizeof(audio_control_cur_1_t));
 8004a08:	88c8      	ldrh	r0, [r1, #6]
 8004a0a:	2801      	cmp	r0, #1
 8004a0c:	d1db      	bne.n	80049c6 <tud_audio_set_req_entity_cb+0xa>
		mute[request->bChannelNumber] = ((audio_control_cur_1_t const *)buf)->bCur;
 8004a0e:	f992 c000 	ldrsb.w	ip, [r2]
 8004a12:	788b      	ldrb	r3, [r1, #2]
 8004a14:	4a03      	ldr	r2, [pc, #12]	; (8004a24 <tud_audio_set_req_entity_cb+0x68>)
 8004a16:	f802 c003 	strb.w	ip, [r2, r3]
		return true;
 8004a1a:	4770      	bx	lr
 8004a1c:	24000310 	.word	0x24000310
 8004a20:	2400c74c 	.word	0x2400c74c
 8004a24:	2400afa4 	.word	0x2400afa4

08004a28 <tud_audio_set_itf_close_EP_cb>:
}
 8004a28:	2001      	movs	r0, #1
 8004a2a:	4770      	bx	lr

08004a2c <tud_audio_set_itf_cb>:
	uint8_t const alt = tu_u16_low(tu_le16toh(p_request->wValue));
 8004a2c:	884b      	ldrh	r3, [r1, #2]
	spk_data_size = 0;
 8004a2e:	2000      	movs	r0, #0
 8004a30:	4a05      	ldr	r2, [pc, #20]	; (8004a48 <tud_audio_set_itf_cb+0x1c>)

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_high16(uint32_t ui32) { return (uint16_t) (ui32 >> 16); }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_u32_low16 (uint32_t ui32) { return (uint16_t) (ui32 & 0x0000ffffu); }

TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	6010      	str	r0, [r2, #0]
	if(alt != 0)
 8004a36:	b12b      	cbz	r3, 8004a44 <tud_audio_set_itf_cb+0x18>
		current_resolution = resolutions_per_format[alt-1];
 8004a38:	4a04      	ldr	r2, [pc, #16]	; (8004a4c <tud_audio_set_itf_cb+0x20>)
 8004a3a:	4905      	ldr	r1, [pc, #20]	; (8004a50 <tud_audio_set_itf_cb+0x24>)
 8004a3c:	4413      	add	r3, r2
 8004a3e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8004a42:	700b      	strb	r3, [r1, #0]
}
 8004a44:	2001      	movs	r0, #1
 8004a46:	4770      	bx	lr
 8004a48:	2400b714 	.word	0x2400b714
 8004a4c:	08019268 	.word	0x08019268
 8004a50:	24007ad4 	.word	0x24007ad4

08004a54 <tud_audio_rx_done_pre_read_cb>:
{
 8004a54:	460a      	mov	r2, r1
  return tud_audio_n_available(0);
}

static inline uint16_t tud_audio_read(void* buffer, uint16_t bufsize)
{
  return tud_audio_n_read(0, buffer, bufsize);
 8004a56:	2000      	movs	r0, #0
 8004a58:	4904      	ldr	r1, [pc, #16]	; (8004a6c <tud_audio_rx_done_pre_read_cb+0x18>)
 8004a5a:	b508      	push	{r3, lr}
 8004a5c:	f009 ffea 	bl	800ea34 <tud_audio_n_read>
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 8004a60:	4b03      	ldr	r3, [pc, #12]	; (8004a70 <tud_audio_rx_done_pre_read_cb+0x1c>)
 8004a62:	4602      	mov	r2, r0
}
 8004a64:	2001      	movs	r0, #1
	spk_data_size = tud_audio_read(spk_buf, n_bytes_received);
 8004a66:	601a      	str	r2, [r3, #0]
}
 8004a68:	bd08      	pop	{r3, pc}
 8004a6a:	bf00      	nop
 8004a6c:	2400b104 	.word	0x2400b104
 8004a70:	2400b714 	.word	0x2400b714

08004a74 <tud_audio_tx_done_pre_load_cb>:
}
 8004a74:	2001      	movs	r0, #1
 8004a76:	4770      	bx	lr

08004a78 <tud_audio_tx_done_post_load_cb>:
{
 8004a78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*dst = (int16_t*)mic_buf;
 8004a7c:	4b35      	ldr	r3, [pc, #212]	; (8004b54 <tud_audio_tx_done_post_load_cb+0xdc>)
	for (uint16_t i = 0; i < 48; i++ )
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f8df a0e0 	ldr.w	sl, [pc, #224]	; 8004b64 <tud_audio_tx_done_post_load_cb+0xec>
		SDRAudioPtr = (USBAudioPtr * 2 * 15625 + 24000)/ 48000;
 8004a84:	f647 2e12 	movw	lr, #31250	; 0x7a12
 8004a88:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8004b68 <tud_audio_tx_done_post_load_cb+0xf0>
	int16_t* dst = (int16_t*)mic_buf;
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f89a 5000 	ldrb.w	r5, [sl]
 8004a92:	f103 0860 	add.w	r8, r3, #96	; 0x60
 8004a96:	f8db 4000 	ldr.w	r4, [fp]
		SDRAudioPtr = (USBAudioPtr * 2 * 15625 + 24000)/ 48000;
 8004a9a:	f645 5cc0 	movw	ip, #24000	; 0x5dc0
 8004a9e:	4e2e      	ldr	r6, [pc, #184]	; (8004b58 <tud_audio_tx_done_post_load_cb+0xe0>)
 8004aa0:	4f2e      	ldr	r7, [pc, #184]	; (8004b5c <tud_audio_tx_done_post_load_cb+0xe4>)
			if (ConvCompleteAudioPtr > 100)
 8004aa2:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 8004b6c <tud_audio_tx_done_post_load_cb+0xf4>
	*dst = (int16_t*)mic_buf;
 8004aa6:	801b      	strh	r3, [r3, #0]
		SDRAudioPtr = (USBAudioPtr * 2 * 15625 + 24000)/ 48000;
 8004aa8:	fb0e c304 	mla	r3, lr, r4, ip
 8004aac:	fba7 1303 	umull	r1, r3, r7, r3
 8004ab0:	0a9b      	lsrs	r3, r3, #10
		if (SDRAudioPtr == 2 * BSIZE){
 8004ab2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ab6:	d101      	bne.n	8004abc <tud_audio_tx_done_post_load_cb+0x44>
			SDRAudioPtr = 0;
 8004ab8:	2400      	movs	r4, #0
			USBAudioPtr = 0;
 8004aba:	4623      	mov	r3, r4
		*dst ++ =  4 * ((int16_t)AudioOut[SDRAudioPtr]); //DAC out is 12 bit, USB 16
 8004abc:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
 8004ac0:	0089      	lsls	r1, r1, #2
 8004ac2:	f820 1b02 	strh.w	r1, [r0], #2
		if (ConvComplete)
 8004ac6:	bb75      	cbnz	r5, 8004b26 <tud_audio_tx_done_post_load_cb+0xae>
	for (uint16_t i = 0; i < 48; i++ )
 8004ac8:	3201      	adds	r2, #1
 8004aca:	4540      	cmp	r0, r8
				USBAudioPtr++;
 8004acc:	f104 0401 	add.w	r4, r4, #1
	for (uint16_t i = 0; i < 48; i++ )
 8004ad0:	b292      	uxth	r2, r2
 8004ad2:	d01a      	beq.n	8004b0a <tud_audio_tx_done_post_load_cb+0x92>
 8004ad4:	f1c2 022f 	rsb	r2, r2, #47	; 0x2f
		SDRAudioPtr = (USBAudioPtr * 2 * 15625 + 24000)/ 48000;
 8004ad8:	f647 2c12 	movw	ip, #31250	; 0x7a12
 8004adc:	f645 57c0 	movw	r7, #24000	; 0x5dc0
 8004ae0:	4d1e      	ldr	r5, [pc, #120]	; (8004b5c <tud_audio_tx_done_post_load_cb+0xe4>)
 8004ae2:	b292      	uxth	r2, r2
 8004ae4:	3201      	adds	r2, #1
 8004ae6:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 8004aea:	fb0c 7304 	mla	r3, ip, r4, r7
				USBAudioPtr++;
 8004aee:	3401      	adds	r4, #1
		SDRAudioPtr = (USBAudioPtr * 2 * 15625 + 24000)/ 48000;
 8004af0:	fba5 1303 	umull	r1, r3, r5, r3
 8004af4:	0a9b      	lsrs	r3, r3, #10
		if (SDRAudioPtr == 2 * BSIZE){
 8004af6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004afa:	d021      	beq.n	8004b40 <tud_audio_tx_done_post_load_cb+0xc8>
		*dst ++ =  4 * ((int16_t)AudioOut[SDRAudioPtr]); //DAC out is 12 bit, USB 16
 8004afc:	f836 1013 	ldrh.w	r1, [r6, r3, lsl #1]
 8004b00:	0089      	lsls	r1, r1, #2
 8004b02:	f820 1b02 	strh.w	r1, [r0], #2
	for (uint16_t i = 0; i < 48; i++ )
 8004b06:	4282      	cmp	r2, r0
 8004b08:	d1ef      	bne.n	8004aea <tud_audio_tx_done_post_load_cb+0x72>
 8004b0a:	4915      	ldr	r1, [pc, #84]	; (8004b60 <tud_audio_tx_done_post_load_cb+0xe8>)
 8004b0c:	2000      	movs	r0, #0

#if CFG_TUD_AUDIO_ENABLE_EP_IN && !CFG_TUD_AUDIO_ENABLE_ENCODING

static inline uint16_t tud_audio_write(const void * data, uint16_t len)
{
  return tud_audio_n_write(0, data, len);
 8004b0e:	2260      	movs	r2, #96	; 0x60
 8004b10:	f8cb 4000 	str.w	r4, [fp]
 8004b14:	600b      	str	r3, [r1, #0]
 8004b16:	490f      	ldr	r1, [pc, #60]	; (8004b54 <tud_audio_tx_done_post_load_cb+0xdc>)
 8004b18:	f88a 0000 	strb.w	r0, [sl]
 8004b1c:	f009 ff96 	bl	800ea4c <tud_audio_n_write>
}
 8004b20:	2001      	movs	r0, #1
 8004b22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (ConvCompleteAudioPtr > 100)
 8004b26:	f8b9 1000 	ldrh.w	r1, [r9]
 8004b2a:	b209      	sxth	r1, r1
 8004b2c:	2964      	cmp	r1, #100	; 0x64
 8004b2e:	dc00      	bgt.n	8004b32 <tud_audio_tx_done_post_load_cb+0xba>
		USBAudioPtr++;
 8004b30:	3402      	adds	r4, #2
	for (uint16_t i = 0; i < 48; i++ )
 8004b32:	3201      	adds	r2, #1
 8004b34:	4540      	cmp	r0, r8
 8004b36:	f04f 0500 	mov.w	r5, #0
 8004b3a:	b292      	uxth	r2, r2
 8004b3c:	d1b4      	bne.n	8004aa8 <tud_audio_tx_done_post_load_cb+0x30>
 8004b3e:	e7e4      	b.n	8004b0a <tud_audio_tx_done_post_load_cb+0x92>
		*dst ++ =  4 * ((int16_t)AudioOut[SDRAudioPtr]); //DAC out is 12 bit, USB 16
 8004b40:	8833      	ldrh	r3, [r6, #0]
				USBAudioPtr++;
 8004b42:	2401      	movs	r4, #1
		*dst ++ =  4 * ((int16_t)AudioOut[SDRAudioPtr]); //DAC out is 12 bit, USB 16
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	f820 3b02 	strh.w	r3, [r0], #2
	for (uint16_t i = 0; i < 48; i++ )
 8004b4a:	4282      	cmp	r2, r0
 8004b4c:	d1cd      	bne.n	8004aea <tud_audio_tx_done_post_load_cb+0x72>
			SDRAudioPtr = 0;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	e7db      	b.n	8004b0a <tud_audio_tx_done_post_load_cb+0x92>
 8004b52:	bf00      	nop
 8004b54:	2400ac7c 	.word	0x2400ac7c
 8004b58:	240006c0 	.word	0x240006c0
 8004b5c:	057619f1 	.word	0x057619f1
 8004b60:	2400612c 	.word	0x2400612c
 8004b64:	24000eca 	.word	0x24000eca
 8004b68:	2400619c 	.word	0x2400619c
 8004b6c:	24000ecc 	.word	0x24000ecc

08004b70 <tud_cdc_line_state_cb>:
}
 8004b70:	4770      	bx	lr
 8004b72:	bf00      	nop

08004b74 <tud_cdc_rx_cb>:
}
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop

08004b78 <cdc_task>:
}
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop

08004b7c <audio_task>:
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop

08004b80 <HAL_TIM_PeriodElapsedCallback>:
	if (htim->Instance == TIM7)
 8004b80:	4b03      	ldr	r3, [pc, #12]	; (8004b90 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8004b82:	6802      	ldr	r2, [r0, #0]
 8004b84:	429a      	cmp	r2, r3
 8004b86:	d000      	beq.n	8004b8a <HAL_TIM_PeriodElapsedCallback+0xa>
}
 8004b88:	4770      	bx	lr
		DoKeyer();
 8004b8a:	f7fc bcb5 	b.w	80014f8 <DoKeyer>
 8004b8e:	bf00      	nop
 8004b90:	40001400 	.word	0x40001400

08004b94 <HAL_ADC_ConvCpltCallback>:
{
 8004b94:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004b96:	4b0b      	ldr	r3, [pc, #44]	; (8004bc4 <HAL_ADC_ConvCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004b98:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004b9c:	490a      	ldr	r1, [pc, #40]	; (8004bc8 <HAL_ADC_ConvCpltCallback+0x34>)
 8004b9e:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8004ba2:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004ba6:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d1fa      	bne.n	8004ba2 <HAL_ADC_ConvCpltCallback+0xe>
 8004bac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bb0:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(1);
 8004bb4:	2001      	movs	r0, #1
 8004bb6:	f7fd fb47 	bl	8002248 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = SET;
 8004bba:	4b04      	ldr	r3, [pc, #16]	; (8004bcc <HAL_ADC_ConvCpltCallback+0x38>)
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	701a      	strb	r2, [r3, #0]
}
 8004bc0:	bd08      	pop	{r3, pc}
 8004bc2:	bf00      	nop
 8004bc4:	240076c0 	.word	0x240076c0
 8004bc8:	e000ed00 	.word	0xe000ed00
 8004bcc:	2400c74a 	.word	0x2400c74a

08004bd0 <HAL_ADC_ConvHalfCpltCallback>:
{
 8004bd0:	b508      	push	{r3, lr}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004bd2:	4b0b      	ldr	r3, [pc, #44]	; (8004c00 <HAL_ADC_ConvHalfCpltCallback+0x30>)
  __ASM volatile ("dsb 0xF":::"memory");
 8004bd4:	f3bf 8f4f 	dsb	sy
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8004bd8:	490a      	ldr	r1, [pc, #40]	; (8004c04 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 8004bda:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 8004bde:	f8c1 325c 	str.w	r3, [r1, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004be2:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d1fa      	bne.n	8004bde <HAL_ADC_ConvHalfCpltCallback+0xe>
 8004be8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004bec:	f3bf 8f6f 	isb	sy
	ADC_Stream0_Handler(0);
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	f7fd fb29 	bl	8002248 <ADC_Stream0_Handler>
	ubADCDualConversionComplete = RESET;
 8004bf6:	4b04      	ldr	r3, [pc, #16]	; (8004c08 <HAL_ADC_ConvHalfCpltCallback+0x38>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	701a      	strb	r2, [r3, #0]
}
 8004bfc:	bd08      	pop	{r3, pc}
 8004bfe:	bf00      	nop
 8004c00:	240072c0 	.word	0x240072c0
 8004c04:	e000ed00 	.word	0xe000ed00
 8004c08:	2400c74a 	.word	0x2400c74a

08004c0c <HAL_DAC_ConvCpltCallbackCh1>:
	ConvCompleteAudioPtr = USBAudioPtr;
 8004c0c:	4b09      	ldr	r3, [pc, #36]	; (8004c34 <HAL_DAC_ConvCpltCallbackCh1+0x28>)
	ConvComplete = 1;
 8004c0e:	2201      	movs	r2, #1
	ValidAudioHalf = &AudioOut[BSIZE];
 8004c10:	4809      	ldr	r0, [pc, #36]	; (8004c38 <HAL_DAC_ConvCpltCallbackCh1+0x2c>)
	ConvCompleteAudioPtr = USBAudioPtr;
 8004c12:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004c16:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <HAL_DAC_ConvCpltCallbackCh1+0x30>)
{
 8004c18:	b410      	push	{r4}
	ConvCompleteAudioPtr = USBAudioPtr;
 8004c1a:	8019      	strh	r1, [r3, #0]
	LED_RED_ON;
 8004c1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	ConvComplete = 1;
 8004c20:	4b07      	ldr	r3, [pc, #28]	; (8004c40 <HAL_DAC_ConvCpltCallbackCh1+0x34>)
	ValidAudioHalf = &AudioOut[BSIZE];
 8004c22:	4c08      	ldr	r4, [pc, #32]	; (8004c44 <HAL_DAC_ConvCpltCallbackCh1+0x38>)
	ConvComplete = 1;
 8004c24:	701a      	strb	r2, [r3, #0]
	ValidAudioHalf = &AudioOut[BSIZE];
 8004c26:	6004      	str	r4, [r0, #0]
	LED_RED_ON;
 8004c28:	4807      	ldr	r0, [pc, #28]	; (8004c48 <HAL_DAC_ConvCpltCallbackCh1+0x3c>)
}
 8004c2a:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_ON;
 8004c2e:	f005 bce7 	b.w	800a600 <HAL_GPIO_WritePin>
 8004c32:	bf00      	nop
 8004c34:	2400619c 	.word	0x2400619c
 8004c38:	240072a8 	.word	0x240072a8
 8004c3c:	24000ecc 	.word	0x24000ecc
 8004c40:	24000eca 	.word	0x24000eca
 8004c44:	24000ac0 	.word	0x24000ac0
 8004c48:	58020400 	.word	0x58020400

08004c4c <HAL_DAC_ConvHalfCpltCallbackCh1>:
{
 8004c4c:	b410      	push	{r4}
	ValidAudioHalf = &AudioOut[0];
 8004c4e:	4b05      	ldr	r3, [pc, #20]	; (8004c64 <HAL_DAC_ConvHalfCpltCallbackCh1+0x18>)
	LED_RED_OFF;
 8004c50:	2200      	movs	r2, #0
	ValidAudioHalf = &AudioOut[0];
 8004c52:	4c05      	ldr	r4, [pc, #20]	; (8004c68 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
	LED_RED_OFF;
 8004c54:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004c58:	4804      	ldr	r0, [pc, #16]	; (8004c6c <HAL_DAC_ConvHalfCpltCallbackCh1+0x20>)
	ValidAudioHalf = &AudioOut[0];
 8004c5a:	601c      	str	r4, [r3, #0]
}
 8004c5c:	f85d 4b04 	ldr.w	r4, [sp], #4
	LED_RED_OFF;
 8004c60:	f005 bcce 	b.w	800a600 <HAL_GPIO_WritePin>
 8004c64:	240072a8 	.word	0x240072a8
 8004c68:	240006c0 	.word	0x240006c0
 8004c6c:	58020400 	.word	0x58020400

08004c70 <HAL_ADC_LevelOutOfWindowCallback>:
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004c70:	4907      	ldr	r1, [pc, #28]	; (8004c90 <HAL_ADC_LevelOutOfWindowCallback+0x20>)
	OVFDetected = OVF_TIMEOUT;
 8004c72:	2002      	movs	r0, #2
 8004c74:	4b07      	ldr	r3, [pc, #28]	; (8004c94 <HAL_ADC_LevelOutOfWindowCallback+0x24>)
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004c76:	6809      	ldr	r1, [r1, #0]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004c78:	4a07      	ldr	r2, [pc, #28]	; (8004c98 <HAL_ADC_LevelOutOfWindowCallback+0x28>)
	OVFDetected = OVF_TIMEOUT;
 8004c7a:	8018      	strh	r0, [r3, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004c7c:	684b      	ldr	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004c7e:	6812      	ldr	r2, [r2, #0]
	__HAL_ADC_DISABLE_IT(&hadc1, (ADC_IT_AWD1));
 8004c80:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c84:	604b      	str	r3, [r1, #4]
	__HAL_ADC_DISABLE_IT(&hadc2, (ADC_IT_AWD1));
 8004c86:	6853      	ldr	r3, [r2, #4]
 8004c88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c8c:	6053      	str	r3, [r2, #4]
}
 8004c8e:	4770      	bx	lr
 8004c90:	2400a2e0 	.word	0x2400a2e0
 8004c94:	2400611c 	.word	0x2400611c
 8004c98:	2400a344 	.word	0x2400a344
 8004c9c:	00000000 	.word	0x00000000

08004ca0 <SetWSPRPLLCoeff>:
 * for 7040.1 PLL coeffs are N 450, M 17, P 94, FracDiv 48
 */


void SetWSPRPLLCoeff(double TXFreq, uint16_t *FracDivCoeff, uint16_t *FracPWMCoeff)
{
 8004ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
	uint32_t m, n, p, od;
	volatile uint32_t fm, fn, fp, fod, FracDiv, i;
	LastTXFreq = (float)TXFreq;
#define TEST_COEFF 1
	for (i = 0; i < 4; i++) {
 8004ca4:	2300      	movs	r3, #0
	LastTXFreq = (float)TXFreq;
 8004ca6:	eef7 7bc0 	vcvt.f32.f64	s15, d0
 8004caa:	4aad      	ldr	r2, [pc, #692]	; (8004f60 <SetWSPRPLLCoeff+0x2c0>)
{
 8004cac:	ed2d 8b02 	vpush	{d8}
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004cb0:	f20f 2b9c 	addw	fp, pc, #668	; 0x29c
 8004cb4:	e9db ab00 	ldrd	sl, fp, [fp]
{
 8004cb8:	b08f      	sub	sp, #60	; 0x3c
	LastTXFreq = (float)TXFreq;
 8004cba:	edc2 7a00 	vstr	s15, [r2]
	volatile double TF, OutFHigherStep, OutF, MinDiff = 999999999;
 8004cbe:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
	for (i = 0; i < 4; i++) {
 8004cc2:	9305      	str	r3, [sp, #20]
 8004cc4:	9b05      	ldr	r3, [sp, #20]
 8004cc6:	2b03      	cmp	r3, #3
 8004cc8:	f200 80e0 	bhi.w	8004e8c <SetWSPRPLLCoeff+0x1ec>
		for (m = 2; m <= 25; m++) //was 64
		{
			for (n = 2; n <= 512; n++) //was 1
			{
				for (p = 2; p <= 128; p += 2) {
					OutF = XTalFreq * n / m / p / od;
 8004ccc:	4ba5      	ldr	r3, [pc, #660]	; (8004f64 <SetWSPRPLLCoeff+0x2c4>)
 8004cce:	4604      	mov	r4, r0
 8004cd0:	460d      	mov	r5, r1
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004cd2:	ed9f 8aa5 	vldr	s16, [pc, #660]	; 8004f68 <SetWSPRPLLCoeff+0x2c8>
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
							&& ((XTalFreq * n / m) > 150000000.0)
 8004cd6:	ed9f 2aa5 	vldr	s4, [pc, #660]	; 8004f6c <SetWSPRPLLCoeff+0x2cc>
						MinDiff = fabs(OutF - TF);

						fp = p;
						fn = n;
						fm = m;
						fod = od;
 8004cda:	2001      	movs	r0, #1
					OutF = XTalFreq * n / m / p / od;
 8004cdc:	edd3 2a00 	vldr	s5, [r3]
 8004ce0:	4ea3      	ldr	r6, [pc, #652]	; (8004f70 <SetWSPRPLLCoeff+0x2d0>)
							&& ((XTalFreq * n / m) < 960000000.0)) {
 8004ce2:	ed9f 1aa4 	vldr	s2, [pc, #656]	; 8004f74 <SetWSPRPLLCoeff+0x2d4>
		}
		if (fn < 511) {
			OutF = XTalFreq * fn / fm / fp / fod;
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004ce6:	ed9f 3b9c 	vldr	d3, [pc, #624]	; 8004f58 <SetWSPRPLLCoeff+0x2b8>
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004cea:	ed9d 7a05 	vldr	s14, [sp, #20]
 8004cee:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
		for (m = 2; m <= 25; m++) //was 64
 8004cf2:	2102      	movs	r1, #2
			for (n = 2; n <= 512; n++) //was 1
 8004cf4:	f240 2e01 	movw	lr, #513	; 0x201
		TF = TXFreq + i * 1.4648f * TEST_COEFF; // WSPR shift
 8004cf8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004cfc:	ee27 7a08 	vmul.f32	s14, s14, s16
 8004d00:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004d04:	ee37 7b00 	vadd.f64	d7, d7, d0
 8004d08:	ed8d 7b06 	vstr	d7, [sp, #24]
		MinDiff = 999999999;
 8004d0c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
					OutF = XTalFreq * n / m / p / od;
 8004d10:	ee07 1a90 	vmov	s15, r1
			for (n = 2; n <= 512; n++) //was 1
 8004d14:	2202      	movs	r2, #2
					OutF = XTalFreq * n / m / p / od;
 8004d16:	eeb8 4ae7 	vcvt.f32.s32	s8, s15
 8004d1a:	eec8 1a84 	vdiv.f32	s3, s17, s8
 8004d1e:	ee07 2a90 	vmov	s15, r2
				for (p = 2; p <= 128; p += 2) {
 8004d22:	2302      	movs	r3, #2
					OutF = XTalFreq * n / m / p / od;
 8004d24:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8004d28:	ee64 4aa2 	vmul.f32	s9, s9, s5
							&& ((XTalFreq * n / m) > 150000000.0)
 8004d2c:	ee64 7aa1 	vmul.f32	s15, s9, s3
 8004d30:	eef4 7a42 	vcmp.f32	s15, s4
 8004d34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d38:	dd05      	ble.n	8004d46 <SetWSPRPLLCoeff+0xa6>
 8004d3a:	eef4 7ac1 	vcmpe.f32	s15, s2
 8004d3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d42:	f100 80c4 	bmi.w	8004ece <SetWSPRPLLCoeff+0x22e>
					OutF = XTalFreq * n / m / p / od;
 8004d46:	ee07 3a90 	vmov	s15, r3
 8004d4a:	3302      	adds	r3, #2
 8004d4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d50:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004d54:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004d58:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004d5c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8004d60:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004d64:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004d68:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004d6c:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004d70:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d78:	dd03      	ble.n	8004d82 <SetWSPRPLLCoeff+0xe2>
 8004d7a:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004d7e:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
				for (p = 2; p <= 128; p += 2) {
 8004d82:	2b82      	cmp	r3, #130	; 0x82
 8004d84:	d1df      	bne.n	8004d46 <SetWSPRPLLCoeff+0xa6>
			for (n = 2; n <= 512; n++) //was 1
 8004d86:	3201      	adds	r2, #1
 8004d88:	4572      	cmp	r2, lr
 8004d8a:	d1c8      	bne.n	8004d1e <SetWSPRPLLCoeff+0x7e>
		for (m = 2; m <= 25; m++) //was 64
 8004d8c:	3101      	adds	r1, #1
 8004d8e:	291a      	cmp	r1, #26
 8004d90:	d1be      	bne.n	8004d10 <SetWSPRPLLCoeff+0x70>
		if (fn < 511) {
 8004d92:	9b01      	ldr	r3, [sp, #4]
 8004d94:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 8004d98:	f200 80d3 	bhi.w	8004f42 <SetWSPRPLLCoeff+0x2a2>
			OutF = XTalFreq * fn / fm / fp / fod;
 8004d9c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8004da0:	eddd 7a00 	vldr	s15, [sp]
 8004da4:	eddd 6a02 	vldr	s13, [sp, #8]
 8004da8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004dac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004db0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004db4:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004db8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004dbc:	eddd 6a03 	vldr	s13, [sp, #12]
 8004dc0:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004dc4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004dc8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004dcc:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004dd0:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
			OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 8004dd4:	9b01      	ldr	r3, [sp, #4]
 8004dd6:	eddd 7a00 	vldr	s15, [sp]
 8004dda:	eddd 6a02 	vldr	s13, [sp, #8]
 8004dde:	3301      	adds	r3, #1
 8004de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004de4:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004de8:	ee07 3a10 	vmov	s14, r3
 8004dec:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004df0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004df4:	eddd 6a03 	vldr	s13, [sp, #12]
 8004df8:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8004dfc:	ee27 7a22 	vmul.f32	s14, s14, s5
 8004e00:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004e04:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004e08:	eeb7 7ae6 	vcvt.f64.f32	d7, s13
 8004e0c:	ed8d 7b08 	vstr	d7, [sp, #32]
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004e10:	ed9d 5b06 	vldr	d5, [sp, #24]
 8004e14:	ed9d 4b0a 	vldr	d4, [sp, #40]	; 0x28
 8004e18:	ed9d 6b08 	vldr	d6, [sp, #32]
 8004e1c:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004e20:	ee35 5b44 	vsub.f64	d5, d5, d4
 8004e24:	ee36 6b47 	vsub.f64	d6, d6, d7
 8004e28:	ee85 7b06 	vdiv.f64	d7, d5, d6
					* 8192 * 8); //FracDiv PWM has 8 levels
 8004e2c:	ee27 7b03 	vmul.f64	d7, d7, d3
			FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)
 8004e30:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 8004e34:	ed8d 7a04 	vstr	s14, [sp, #16]
		} else {
			FracDiv = 8191 * 8;
		}

		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004e38:	9b04      	ldr	r3, [sp, #16]
		FracDiv >>= 0x03;
 8004e3a:	9a04      	ldr	r2, [sp, #16]
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004e3c:	f003 0307 	and.w	r3, r3, #7
		FracDiv >>= 0x03;
 8004e40:	ea4f 08d2 	mov.w	r8, r2, lsr #3
		FracDivPWM = LowestWSPRToneFracDivPWM = FracDiv & 0x07;
 8004e44:	8033      	strh	r3, [r6, #0]
		FracDiv >>= 0x03;
 8004e46:	f8cd 8010 	str.w	r8, [sp, #16]
		FracDivCoeff[i] = FracDiv;
 8004e4a:	9f04      	ldr	r7, [sp, #16]
 8004e4c:	9a05      	ldr	r2, [sp, #20]
 8004e4e:	b2bf      	uxth	r7, r7
 8004e50:	eb04 0942 	add.w	r9, r4, r2, lsl #1
 8004e54:	f824 7012 	strh.w	r7, [r4, r2, lsl #1]
		FracPWMCoeff[i] = FracDivPWM;
 8004e58:	9a05      	ldr	r2, [sp, #20]
	for (i = 0; i < 4; i++) {
 8004e5a:	9905      	ldr	r1, [sp, #20]
		FracPWMCoeff[i] = FracDivPWM;
 8004e5c:	f8b6 e000 	ldrh.w	lr, [r6]
	for (i = 0; i < 4; i++) {
 8004e60:	3101      	adds	r1, #1
		FracPWMCoeff[i] = FracDivPWM;
 8004e62:	f825 e012 	strh.w	lr, [r5, r2, lsl #1]
 8004e66:	eb05 0242 	add.w	r2, r5, r2, lsl #1
	for (i = 0; i < 4; i++) {
 8004e6a:	9105      	str	r1, [sp, #20]
 8004e6c:	f8dd c014 	ldr.w	ip, [sp, #20]
 8004e70:	f1bc 0f03 	cmp.w	ip, #3
 8004e74:	f67f af39 	bls.w	8004cea <SetWSPRPLLCoeff+0x4a>
 8004e78:	f8cd 8010 	str.w	r8, [sp, #16]
 8004e7c:	9105      	str	r1, [sp, #20]
 8004e7e:	493e      	ldr	r1, [pc, #248]	; (8004f78 <SetWSPRPLLCoeff+0x2d8>)
 8004e80:	8033      	strh	r3, [r6, #0]
 8004e82:	800b      	strh	r3, [r1, #0]
 8004e84:	f8a9 7000 	strh.w	r7, [r9]
 8004e88:	f8a2 e000 	strh.w	lr, [r2]
	}
	__HAL_RCC_PLL2_DISABLE();
 8004e8c:	4a3b      	ldr	r2, [pc, #236]	; (8004f7c <SetWSPRPLLCoeff+0x2dc>)
 8004e8e:	6813      	ldr	r3, [r2, #0]
 8004e90:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004e94:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1); //These parameters should stay the same for the 4 WSPR tones
 8004e96:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8004e98:	9900      	ldr	r1, [sp, #0]
 8004e9a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004e9e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8004ea2:	6293      	str	r3, [r2, #40]	; 0x28
 8004ea4:	9901      	ldr	r1, [sp, #4]
 8004ea6:	9b02      	ldr	r3, [sp, #8]
 8004ea8:	3901      	subs	r1, #1
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8004eb0:	025b      	lsls	r3, r3, #9
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	430b      	orrs	r3, r1
 8004eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eba:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 8004ebc:	6813      	ldr	r3, [r2, #0]
 8004ebe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004ec2:	6013      	str	r3, [r2, #0]
}
 8004ec4:	b00f      	add	sp, #60	; 0x3c
 8004ec6:	ecbd 8b02 	vpop	{d8}
 8004eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
					OutF = XTalFreq * n / m / p / od;
 8004ece:	ee07 3a90 	vmov	s15, r3
 8004ed2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ed6:	ee67 7a84 	vmul.f32	s15, s15, s8
 8004eda:	ee84 7aa7 	vdiv.f32	s14, s9, s15
 8004ede:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8004ee2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
					if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0)
 8004ee6:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004eea:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8004eee:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8004ef2:	ee37 7b45 	vsub.f64	d7, d7, d5
 8004ef6:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004efe:	d518      	bpl.n	8004f32 <SetWSPRPLLCoeff+0x292>
 8004f00:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004f04:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8004f08:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004f0c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8004f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f14:	dd0d      	ble.n	8004f32 <SetWSPRPLLCoeff+0x292>
						MinDiff = fabs(OutF - TF);
 8004f16:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 8004f1a:	ed9d 6b06 	vldr	d6, [sp, #24]
 8004f1e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8004f22:	eeb0 7bc7 	vabs.f64	d7, d7
 8004f26:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
						fp = p;
 8004f2a:	9302      	str	r3, [sp, #8]
						fn = n;
 8004f2c:	9201      	str	r2, [sp, #4]
						fm = m;
 8004f2e:	9100      	str	r1, [sp, #0]
						fod = od;
 8004f30:	9003      	str	r0, [sp, #12]
				for (p = 2; p <= 128; p += 2) {
 8004f32:	3302      	adds	r3, #2
 8004f34:	2b82      	cmp	r3, #130	; 0x82
 8004f36:	d1ca      	bne.n	8004ece <SetWSPRPLLCoeff+0x22e>
			for (n = 2; n <= 512; n++) //was 1
 8004f38:	3201      	adds	r2, #1
 8004f3a:	4572      	cmp	r2, lr
 8004f3c:	f47f aeef 	bne.w	8004d1e <SetWSPRPLLCoeff+0x7e>
 8004f40:	e724      	b.n	8004d8c <SetWSPRPLLCoeff+0xec>
			FracDiv = 8191 * 8;
 8004f42:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8004f46:	9304      	str	r3, [sp, #16]
 8004f48:	e776      	b.n	8004e38 <SetWSPRPLLCoeff+0x198>
 8004f4a:	bf00      	nop
 8004f4c:	f3af 8000 	nop.w
 8004f50:	ff800000 	.word	0xff800000
 8004f54:	41cdcd64 	.word	0x41cdcd64
 8004f58:	00000000 	.word	0x00000000
 8004f5c:	40f00000 	.word	0x40f00000
 8004f60:	24006114 	.word	0x24006114
 8004f64:	240072b0 	.word	0x240072b0
 8004f68:	3fbb7e91 	.word	0x3fbb7e91
 8004f6c:	4d0f0d18 	.word	0x4d0f0d18
 8004f70:	240050e8 	.word	0x240050e8
 8004f74:	4e64e1c0 	.word	0x4e64e1c0
 8004f78:	24006118 	.word	0x24006118
 8004f7c:	58024400 	.word	0x58024400

08004f80 <SetTXPLL>:
	{
		for (n = 2; n <= 512; n++) //was 1
		{
			for (p = 2; p <= 128; p+=2)
			{
				OutF = XTalFreq * n / m / p / od;
 8004f80:	4a8c      	ldr	r2, [pc, #560]	; (80051b4 <SetTXPLL+0x234>)
 8004f82:	eef7 3a00 	vmov.f32	s7, #112	; 0x3f800000  1.0
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004f86:	4b8c      	ldr	r3, [pc, #560]	; (80051b8 <SetTXPLL+0x238>)
	for (m = 2; m <= 25; m++) //was 64
 8004f88:	2002      	movs	r0, #2
				OutF = XTalFreq * n / m / p / od;
 8004f8a:	edd2 5a00 	vldr	s11, [r2]
		for (n = 2; n <= 512; n++) //was 1
 8004f8e:	f240 2c01 	movw	ip, #513	; 0x201
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004f92:	ed9f 5a8a 	vldr	s10, [pc, #552]	; 80051bc <SetTXPLL+0x23c>
 8004f96:	ed9f 4a8a 	vldr	s8, [pc, #552]	; 80051c0 <SetTXPLL+0x240>
{
 8004f9a:	b410      	push	{r4}
					MinDiff = fabs(OutF - TF);

					fp = p;
					fn = n;
					fm = m;
					fod = od;
 8004f9c:	2401      	movs	r4, #1
{
 8004f9e:	b08b      	sub	sp, #44	; 0x2c
	volatile float OutFHigherStep, OutF, MinDiff = 999999999;
 8004fa0:	9303      	str	r3, [sp, #12]
	MinDiff = 999999999;
 8004fa2:	9303      	str	r3, [sp, #12]
				OutF = XTalFreq * n / m / p / od;
 8004fa4:	ee07 0a90 	vmov	s15, r0
		for (n = 2; n <= 512; n++) //was 1
 8004fa8:	2102      	movs	r1, #2
				OutF = XTalFreq * n / m / p / od;
 8004faa:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8004fae:	eec3 4a86 	vdiv.f32	s9, s7, s12
 8004fb2:	ee07 1a90 	vmov	s15, r1
			for (p = 2; p <= 128; p+=2)
 8004fb6:	2302      	movs	r3, #2
				OutF = XTalFreq * n / m / p / od;
 8004fb8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fbc:	ee66 6aa5 	vmul.f32	s13, s13, s11
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004fc0:	ee66 7aa4 	vmul.f32	s15, s13, s9
 8004fc4:	eef4 7a45 	vcmp.f32	s15, s10
 8004fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fcc:	dd05      	ble.n	8004fda <SetTXPLL+0x5a>
 8004fce:	eef4 7ac4 	vcmpe.f32	s15, s8
 8004fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd6:	f100 80b6 	bmi.w	8005146 <SetTXPLL+0x1c6>
				OutF = XTalFreq * n / m / p / od;
 8004fda:	ee07 3a90 	vmov	s15, r3
 8004fde:	3302      	adds	r3, #2
 8004fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fe4:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004fe8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fec:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 8004ff0:	eddd 7a02 	vldr	s15, [sp, #8]
 8004ff4:	ed9d 7a03 	vldr	s14, [sp, #12]
 8004ff8:	ee70 7a67 	vsub.f32	s15, s0, s15
 8004ffc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005004:	dd00      	ble.n	8005008 <SetTXPLL+0x88>
 8005006:	9a02      	ldr	r2, [sp, #8]
			for (p = 2; p <= 128; p+=2)
 8005008:	2b82      	cmp	r3, #130	; 0x82
 800500a:	d1e6      	bne.n	8004fda <SetTXPLL+0x5a>
		for (n = 2; n <= 512; n++) //was 1
 800500c:	3101      	adds	r1, #1
 800500e:	4561      	cmp	r1, ip
 8005010:	d1cf      	bne.n	8004fb2 <SetTXPLL+0x32>
	for (m = 2; m <= 25; m++) //was 64
 8005012:	3001      	adds	r0, #1
 8005014:	281a      	cmp	r0, #26
 8005016:	d1c5      	bne.n	8004fa4 <SetTXPLL+0x24>
				}
			}
		}
	}
	if (fn < 511)
 8005018:	9b05      	ldr	r3, [sp, #20]
 800501a:	f5b3 7fff 	cmp.w	r3, #510	; 0x1fe
 800501e:	f200 80c4 	bhi.w	80051aa <SetTXPLL+0x22a>
	{
		OutF = XTalFreq * fn / fm / fp / fod;
 8005022:	ed9d 7a05 	vldr	s14, [sp, #20]
 8005026:	eddd 7a04 	vldr	s15, [sp, #16]
 800502a:	ed9d 6a06 	vldr	s12, [sp, #24]
 800502e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8005032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005036:	eddd 6a07 	vldr	s13, [sp, #28]
 800503a:	eeb8 6a46 	vcvt.f32.u32	s12, s12
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 800503e:	ed9f 5a61 	vldr	s10, [pc, #388]	; 80051c4 <SetTXPLL+0x244>
		OutF = XTalFreq * fn / fm / fp / fod;
 8005042:	eef8 6a66 	vcvt.f32.u32	s13, s13
 8005046:	ee27 7a25 	vmul.f32	s14, s14, s11
 800504a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800504e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005052:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005056:	edcd 6a02 	vstr	s13, [sp, #8]
		OutFHigherStep = XTalFreq * (fn + 1) / fm / fp / fod;
 800505a:	9b05      	ldr	r3, [sp, #20]
 800505c:	eddd 7a04 	vldr	s15, [sp, #16]
 8005060:	ed9d 6a06 	vldr	s12, [sp, #24]
 8005064:	3301      	adds	r3, #1
 8005066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800506a:	eddd 6a07 	vldr	s13, [sp, #28]
 800506e:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8005072:	ee07 3a10 	vmov	s14, r3
 8005076:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800507a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800507e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005082:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005086:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800508a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800508e:	edcd 6a01 	vstr	s13, [sp, #4]
		FracDiv = (uint32_t) ((TF - OutF) / (OutFHigherStep - OutF)  * 8192);
 8005092:	eddd 6a02 	vldr	s13, [sp, #8]
 8005096:	ed9d 7a01 	vldr	s14, [sp, #4]
 800509a:	eddd 7a02 	vldr	s15, [sp, #8]
 800509e:	ee30 0a66 	vsub.f32	s0, s0, s13
 80050a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80050a6:	eec0 7a07 	vdiv.f32	s15, s0, s14
 80050aa:	ee67 7a85 	vmul.f32	s15, s15, s10
 80050ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050b2:	edcd 7a08 	vstr	s15, [sp, #32]
	else
	{
		FracDiv = 8191;
	}

	TXFreqError = MinDiff;
 80050b6:	eddd 7a03 	vldr	s15, [sp, #12]
	for (i=0; i< 50; i++)
 80050ba:	2000      	movs	r0, #0
	__HAL_RCC_PLL2_DISABLE();
 80050bc:	4a42      	ldr	r2, [pc, #264]	; (80051c8 <SetTXPLL+0x248>)
	TXFreqError = MinDiff;
 80050be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80050c2:	4b42      	ldr	r3, [pc, #264]	; (80051cc <SetTXPLL+0x24c>)
 80050c4:	edc3 7a00 	vstr	s15, [r3]
	__HAL_RCC_PLL2_DISABLE();
 80050c8:	6813      	ldr	r3, [r2, #0]
 80050ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80050ce:	6013      	str	r3, [r2, #0]
	__HAL_RCC_PLL2_CONFIG(fm, fn, fp, 2, 1);
 80050d0:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80050d2:	9904      	ldr	r1, [sp, #16]
 80050d4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80050d8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80050dc:	6293      	str	r3, [r2, #40]	; 0x28
 80050de:	9905      	ldr	r1, [sp, #20]
 80050e0:	9b06      	ldr	r3, [sp, #24]
 80050e2:	3901      	subs	r1, #1
 80050e4:	3b01      	subs	r3, #1
 80050e6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80050ea:	025b      	lsls	r3, r3, #9
 80050ec:	b29b      	uxth	r3, r3
 80050ee:	430b      	orrs	r3, r1
 80050f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050f4:	6393      	str	r3, [r2, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 80050f6:	6813      	ldr	r3, [r2, #0]
 80050f8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80050fc:	6013      	str	r3, [r2, #0]

	SetFracPLL(FracDiv);
 80050fe:	9908      	ldr	r1, [sp, #32]
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005100:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005102:	f023 0310 	bic.w	r3, r3, #16
 8005106:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8005108:	9009      	str	r0, [sp, #36]	; 0x24
 800510a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800510c:	2b31      	cmp	r3, #49	; 0x31
 800510e:	d80b      	bhi.n	8005128 <SetTXPLL+0x1a8>
		i++;
 8005110:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005112:	3301      	adds	r3, #1
 8005114:	9309      	str	r3, [sp, #36]	; 0x24
		i--;
 8005116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005118:	3b01      	subs	r3, #1
 800511a:	9309      	str	r3, [sp, #36]	; 0x24
	for (i=0; i< 50; i++)
 800511c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800511e:	3301      	adds	r3, #1
 8005120:	9309      	str	r3, [sp, #36]	; 0x24
 8005122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005124:	2b31      	cmp	r3, #49	; 0x31
 8005126:	d9f3      	bls.n	8005110 <SetTXPLL+0x190>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8005128:	4a27      	ldr	r2, [pc, #156]	; (80051c8 <SetTXPLL+0x248>)
 800512a:	4b29      	ldr	r3, [pc, #164]	; (80051d0 <SetTXPLL+0x250>)
 800512c:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 800512e:	4003      	ands	r3, r0
 8005130:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005134:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8005136:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005138:	f043 0310 	orr.w	r3, r3, #16
 800513c:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif

}
 800513e:	b00b      	add	sp, #44	; 0x2c
 8005140:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005144:	4770      	bx	lr
				OutF = XTalFreq * n / m / p / od;
 8005146:	ee07 3a90 	vmov	s15, r3
 800514a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800514e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8005152:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005156:	ed8d 7a02 	vstr	s14, [sp, #8]
				if (((TF - OutF) < MinDiff) && ((TF - OutF) > 0) && ((XTalFreq * n / m)> 150000000.0) && ((XTalFreq * n / m)< 960000000.0))
 800515a:	eddd 7a02 	vldr	s15, [sp, #8]
 800515e:	ed9d 7a03 	vldr	s14, [sp, #12]
 8005162:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800516a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800516e:	d514      	bpl.n	800519a <SetTXPLL+0x21a>
 8005170:	eddd 7a02 	vldr	s15, [sp, #8]
 8005174:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005178:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800517c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005180:	dd0b      	ble.n	800519a <SetTXPLL+0x21a>
					MinDiff = fabs(OutF - TF);
 8005182:	eddd 7a02 	vldr	s15, [sp, #8]
 8005186:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800518a:	eef0 7ae7 	vabs.f32	s15, s15
 800518e:	edcd 7a03 	vstr	s15, [sp, #12]
					fp = p;
 8005192:	9306      	str	r3, [sp, #24]
					fn = n;
 8005194:	9105      	str	r1, [sp, #20]
					fm = m;
 8005196:	9004      	str	r0, [sp, #16]
					fod = od;
 8005198:	9407      	str	r4, [sp, #28]
			for (p = 2; p <= 128; p+=2)
 800519a:	3302      	adds	r3, #2
 800519c:	2b82      	cmp	r3, #130	; 0x82
 800519e:	d1d2      	bne.n	8005146 <SetTXPLL+0x1c6>
		for (n = 2; n <= 512; n++) //was 1
 80051a0:	3101      	adds	r1, #1
 80051a2:	4561      	cmp	r1, ip
 80051a4:	f47f af05 	bne.w	8004fb2 <SetTXPLL+0x32>
 80051a8:	e733      	b.n	8005012 <SetTXPLL+0x92>
		FracDiv = 8191;
 80051aa:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80051ae:	9308      	str	r3, [sp, #32]
 80051b0:	e781      	b.n	80050b6 <SetTXPLL+0x136>
 80051b2:	bf00      	nop
 80051b4:	240072b0 	.word	0x240072b0
 80051b8:	4e6e6b28 	.word	0x4e6e6b28
 80051bc:	4d0f0d18 	.word	0x4d0f0d18
 80051c0:	4e64e1c0 	.word	0x4e64e1c0
 80051c4:	46000000 	.word	0x46000000
 80051c8:	58024400 	.word	0x58024400
 80051cc:	2400618c 	.word	0x2400618c
 80051d0:	ffff0007 	.word	0xffff0007
 80051d4:	00000000 	.word	0x00000000

080051d8 <TXSwitch>:


void TXSwitch(uint8_t Status)
{
 80051d8:	b510      	push	{r4, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051da:	2300      	movs	r3, #0
{
 80051dc:	b086      	sub	sp, #24
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80051de:	e9cd 3300 	strd	r3, r3, [sp]
 80051e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80051e6:	9304      	str	r3, [sp, #16]

	if (Status)
 80051e8:	b380      	cbz	r0, 800524c <TXSwitch+0x74>
	{
		TransmissionEnabled = 1;
		//TODO: TXFreq should be calculated in a low priority task every time F is changed, during RX. In this way TX would start immediately and without
		// audio noise caused by RX starving
		if (LastTXFreq != LOfreq)
 80051ea:	4929      	ldr	r1, [pc, #164]	; (8005290 <TXSwitch+0xb8>)
		TransmissionEnabled = 1;
 80051ec:	2201      	movs	r2, #1
		if (LastTXFreq != LOfreq)
 80051ee:	4c29      	ldr	r4, [pc, #164]	; (8005294 <TXSwitch+0xbc>)
 80051f0:	ed91 3a00 	vldr	s6, [r1]
 80051f4:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 80051f8:	4b27      	ldr	r3, [pc, #156]	; (8005298 <TXSwitch+0xc0>)
		if (LastTXFreq != LOfreq)
 80051fa:	eef4 7a43 	vcmp.f32	s15, s6
		TransmissionEnabled = 1;
 80051fe:	701a      	strb	r2, [r3, #0]
		if (LastTXFreq != LOfreq)
 8005200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005204:	d11b      	bne.n	800523e <TXSwitch+0x66>
			SetTXPLL(LOfreq);
			LastTXFreq = LOfreq;
		}

		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005206:	f44f 7400 	mov.w	r4, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800520a:	2002      	movs	r0, #2
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800520c:	2300      	movs	r3, #0
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800520e:	2203      	movs	r2, #3
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005210:	4669      	mov	r1, sp
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005212:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005214:	e9cd 4000 	strd	r4, r0, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005218:	4820      	ldr	r0, [pc, #128]	; (800529c <TXSwitch+0xc4>)
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800521a:	e9cd 3202 	strd	r3, r2, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800521e:	f005 f8b7 	bl	800a390 <HAL_GPIO_Init>

		RELAY_TX_ON;
 8005222:	2201      	movs	r2, #1
 8005224:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005228:	481d      	ldr	r0, [pc, #116]	; (80052a0 <TXSwitch+0xc8>)
 800522a:	f005 f9e9 	bl	800a600 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 800522e:	2201      	movs	r2, #1
 8005230:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005234:	481b      	ldr	r0, [pc, #108]	; (80052a4 <TXSwitch+0xcc>)
 8005236:	f005 f9e3 	bl	800a600 <HAL_GPIO_WritePin>
		RELAY_TX_OFF;
		LED_YELLOW_OFF;
		TransmissionEnabled = 0;

	}
}
 800523a:	b006      	add	sp, #24
 800523c:	bd10      	pop	{r4, pc}
			SetTXPLL(LOfreq);
 800523e:	eeb0 0a43 	vmov.f32	s0, s6
 8005242:	f7ff fe9d 	bl	8004f80 <SetTXPLL>
			LastTXFreq = LOfreq;
 8005246:	ed84 3a00 	vstr	s6, [r4]
 800524a:	e7dc      	b.n	8005206 <TXSwitch+0x2e>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800524c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8005288 <TXSwitch+0xb0>
 8005250:	4604      	mov	r4, r0
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005252:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005254:	4669      	mov	r1, sp
 8005256:	4811      	ldr	r0, [pc, #68]	; (800529c <TXSwitch+0xc4>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005258:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800525a:	ed8d 7b00 	vstr	d7, [sp]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800525e:	f005 f897 	bl	800a390 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005262:	4622      	mov	r2, r4
 8005264:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005268:	480d      	ldr	r0, [pc, #52]	; (80052a0 <TXSwitch+0xc8>)
 800526a:	f005 f9c9 	bl	800a600 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 800526e:	4622      	mov	r2, r4
 8005270:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005274:	480b      	ldr	r0, [pc, #44]	; (80052a4 <TXSwitch+0xcc>)
 8005276:	f005 f9c3 	bl	800a600 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 800527a:	4b07      	ldr	r3, [pc, #28]	; (8005298 <TXSwitch+0xc0>)
 800527c:	701c      	strb	r4, [r3, #0]
}
 800527e:	b006      	add	sp, #24
 8005280:	bd10      	pop	{r4, pc}
 8005282:	bf00      	nop
 8005284:	f3af 8000 	nop.w
 8005288:	00000200 	.word	0x00000200
 800528c:	00000001 	.word	0x00000001
 8005290:	2400610c 	.word	0x2400610c
 8005294:	24006114 	.word	0x24006114
 8005298:	24006194 	.word	0x24006194
 800529c:	58020800 	.word	0x58020800
 80052a0:	58020c00 	.word	0x58020c00
 80052a4:	58020400 	.word	0x58020400

080052a8 <CarrierEnable>:


void CarrierEnable(uint8_t Status)
{
 80052a8:	b530      	push	{r4, r5, lr}
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052aa:	2400      	movs	r4, #0
{
 80052ac:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052ae:	e9cd 4400 	strd	r4, r4, [sp]
 80052b2:	e9cd 4402 	strd	r4, r4, [sp, #8]
 80052b6:	9404      	str	r4, [sp, #16]
	if (Status)
 80052b8:	b320      	cbz	r0, 8005304 <CarrierEnable+0x5c>
	{
		//TODO: Ramping
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 80052ba:	4622      	mov	r2, r4
 80052bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80052c0:	4822      	ldr	r0, [pc, #136]	; (800534c <CarrierEnable+0xa4>)
 80052c2:	f005 f99d 	bl	800a600 <HAL_GPIO_WritePin>
		//approx bias vs. VRMS 50 Ohm out vs power
		//4095 17.1  5.8
		//2048 13.1  3.4
		//1024 7.5	 1.1
		// 256 3.8   0.3
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 80052c6:	4b22      	ldr	r3, [pc, #136]	; (8005350 <CarrierEnable+0xa8>)
 80052c8:	4622      	mov	r2, r4
 80052ca:	2110      	movs	r1, #16
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4821      	ldr	r0, [pc, #132]	; (8005354 <CarrierEnable+0xac>)
 80052d0:	f003 fc7e 	bl	8008bd0 <HAL_DAC_SetValue>
		/*Configure GPIO pin : PC9 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052d8:	2302      	movs	r3, #2
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
		GPIO_InitStruct.Pull = GPIO_NOPULL;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052da:	4669      	mov	r1, sp
 80052dc:	481e      	ldr	r0, [pc, #120]	; (8005358 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80052de:	9404      	str	r4, [sp, #16]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052e0:	e9cd 2300 	strd	r2, r3, [sp]
 80052e4:	2200      	movs	r2, #0
 80052e6:	2303      	movs	r3, #3
 80052e8:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80052ec:	f005 f850 	bl	800a390 <HAL_GPIO_Init>

		TXCarrierEnabled = 1;
 80052f0:	2201      	movs	r2, #1
 80052f2:	4b1a      	ldr	r3, [pc, #104]	; (800535c <CarrierEnable+0xb4>)
		LED_GREEN_ON;
 80052f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80052f8:	4819      	ldr	r0, [pc, #100]	; (8005360 <CarrierEnable+0xb8>)
		TXCarrierEnabled = 1;
 80052fa:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 80052fc:	f005 f980 	bl	800a600 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
		LED_GREEN_OFF;
	}
}
 8005300:	b007      	add	sp, #28
 8005302:	bd30      	pop	{r4, r5, pc}
 8005304:	4605      	mov	r5, r0
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005306:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800530a:	4810      	ldr	r0, [pc, #64]	; (800534c <CarrierEnable+0xa4>)
 800530c:	2201      	movs	r2, #1
 800530e:	f005 f977 	bl	800a600 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005312:	462b      	mov	r3, r5
 8005314:	462a      	mov	r2, r5
 8005316:	2110      	movs	r1, #16
 8005318:	480e      	ldr	r0, [pc, #56]	; (8005354 <CarrierEnable+0xac>)
 800531a:	f003 fc59 	bl	8008bd0 <HAL_DAC_SetValue>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800531e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005322:	2301      	movs	r3, #1
		TXCarrierEnabled = 0;
 8005324:	480d      	ldr	r0, [pc, #52]	; (800535c <CarrierEnable+0xb4>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005326:	4669      	mov	r1, sp
		TXCarrierEnabled = 0;
 8005328:	7005      	strb	r5, [r0, #0]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800532a:	480b      	ldr	r0, [pc, #44]	; (8005358 <CarrierEnable+0xb0>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 800532c:	e9cd 2300 	strd	r2, r3, [sp]
 8005330:	2300      	movs	r3, #0
 8005332:	2202      	movs	r2, #2
 8005334:	e9cd 2302 	strd	r2, r3, [sp, #8]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005338:	f005 f82a 	bl	800a390 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 800533c:	462a      	mov	r2, r5
 800533e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005342:	4807      	ldr	r0, [pc, #28]	; (8005360 <CarrierEnable+0xb8>)
 8005344:	f005 f95c 	bl	800a600 <HAL_GPIO_WritePin>
}
 8005348:	b007      	add	sp, #28
 800534a:	bd30      	pop	{r4, r5, pc}
 800534c:	58020c00 	.word	0x58020c00
 8005350:	24006198 	.word	0x24006198
 8005354:	2400a410 	.word	0x2400a410
 8005358:	58020800 	.word	0x58020800
 800535c:	24006188 	.word	0x24006188
 8005360:	58020400 	.word	0x58020400

08005364 <Error_Handler>:
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	while(1)
	{
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005364:	4e09      	ldr	r6, [pc, #36]	; (800538c <Error_Handler+0x28>)
{
 8005366:	4d0a      	ldr	r5, [pc, #40]	; (8005390 <Error_Handler+0x2c>)
 8005368:	4c0a      	ldr	r4, [pc, #40]	; (8005394 <Error_Handler+0x30>)
 800536a:	b508      	push	{r3, lr}
 800536c:	6833      	ldr	r3, [r6, #0]
 800536e:	fb05 f303 	mul.w	r3, r5, r3
 8005372:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005376:	d200      	bcs.n	800537a <Error_Handler+0x16>
		if((os_time % 50) == 0)  // blink fast the two leds in case of errors
 8005378:	e7fe      	b.n	8005378 <Error_Handler+0x14>
			LED_switch();
 800537a:	f7fc fe8b 	bl	8002094 <LED_switch>
 800537e:	6833      	ldr	r3, [r6, #0]
 8005380:	fb05 f303 	mul.w	r3, r5, r3
 8005384:	ebb4 0f73 	cmp.w	r4, r3, ror #1
 8005388:	d2f7      	bcs.n	800537a <Error_Handler+0x16>
 800538a:	e7f5      	b.n	8005378 <Error_Handler+0x14>
 800538c:	2400afa8 	.word	0x2400afa8
 8005390:	c28f5c29 	.word	0xc28f5c29
 8005394:	051eb851 	.word	0x051eb851

08005398 <SystemClock_Config_For_OC>:
{
 8005398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800539c:	b0ce      	sub	sp, #312	; 0x138
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800539e:	224c      	movs	r2, #76	; 0x4c
 80053a0:	2100      	movs	r1, #0
 80053a2:	a80a      	add	r0, sp, #40	; 0x28
 80053a4:	f00d fc6b 	bl	8012c7e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80053a8:	2220      	movs	r2, #32
 80053aa:	2100      	movs	r1, #0
 80053ac:	a802      	add	r0, sp, #8
 80053ae:	f00d fc66 	bl	8012c7e <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80053b2:	22c0      	movs	r2, #192	; 0xc0
 80053b4:	2100      	movs	r1, #0
 80053b6:	a81e      	add	r0, sp, #120	; 0x78
 80053b8:	f00d fc61 	bl	8012c7e <memset>
	HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80053bc:	2002      	movs	r0, #2
 80053be:	f005 fa61 	bl	800a884 <HAL_PWREx_ConfigSupply>
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80053c2:	4a44      	ldr	r2, [pc, #272]	; (80054d4 <SystemClock_Config_For_OC+0x13c>)
 80053c4:	2300      	movs	r3, #0
 80053c6:	9301      	str	r3, [sp, #4]
 80053c8:	6991      	ldr	r1, [r2, #24]
 80053ca:	4b43      	ldr	r3, [pc, #268]	; (80054d8 <SystemClock_Config_For_OC+0x140>)
 80053cc:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 80053d0:	6191      	str	r1, [r2, #24]
 80053d2:	6991      	ldr	r1, [r2, #24]
 80053d4:	f401 4140 	and.w	r1, r1, #49152	; 0xc000
 80053d8:	9101      	str	r1, [sp, #4]
 80053da:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053dc:	f041 0101 	orr.w	r1, r1, #1
 80053e0:	62d9      	str	r1, [r3, #44]	; 0x2c
 80053e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053e4:	f003 0301 	and.w	r3, r3, #1
 80053e8:	9301      	str	r3, [sp, #4]
 80053ea:	9b01      	ldr	r3, [sp, #4]
	while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80053ec:	6993      	ldr	r3, [r2, #24]
 80053ee:	0498      	lsls	r0, r3, #18
 80053f0:	d5fc      	bpl.n	80053ec <SystemClock_Config_For_OC+0x54>
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80053f2:	4a3a      	ldr	r2, [pc, #232]	; (80054dc <SystemClock_Config_For_OC+0x144>)
	RCC_OscInitStruct.PLL.PLLM = 10;
 80053f4:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80053f8:	2402      	movs	r4, #2
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 80053fa:	2504      	movs	r5, #4
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80053fc:	6a93      	ldr	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80053fe:	2601      	movs	r6, #1
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005400:	a80a      	add	r0, sp, #40	; 0x28
	__HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8005402:	f023 0303 	bic.w	r3, r3, #3
 8005406:	f043 0302 	orr.w	r3, r3, #2
 800540a:	6293      	str	r3, [r2, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800540c:	2300      	movs	r3, #0
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 800540e:	4a34      	ldr	r2, [pc, #208]	; (80054e0 <SystemClock_Config_For_OC+0x148>)
	RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8005410:	9610      	str	r6, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = 2;
 8005412:	9417      	str	r4, [sp, #92]	; 0x5c
	RCC_OscInitStruct.PLL.PLLR = 2;
 8005414:	9419      	str	r4, [sp, #100]	; 0x64
	RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8005416:	951a      	str	r5, [sp, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8005418:	9518      	str	r5, [sp, #96]	; 0x60
	RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800541a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 10;
 800541e:	230a      	movs	r3, #10
 8005420:	e9cd 3115 	strd	r3, r1, [sp, #84]	; 0x54
	XTalFreq += XTalFreq * XTAL_F_ERROR;
 8005424:	4b2f      	ldr	r3, [pc, #188]	; (80054e4 <SystemClock_Config_For_OC+0x14c>)
 8005426:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8005428:	2221      	movs	r2, #33	; 0x21
 800542a:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800542e:	e9cd 4413 	strd	r4, r4, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8005432:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005436:	f005 fad7 	bl	800a9e8 <HAL_RCC_OscConfig>
 800543a:	2800      	cmp	r0, #0
 800543c:	d147      	bne.n	80054ce <SystemClock_Config_For_OC+0x136>
	RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800543e:	2340      	movs	r3, #64	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005440:	f04f 0808 	mov.w	r8, #8
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005444:	223f      	movs	r2, #63	; 0x3f
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005446:	f44f 6780 	mov.w	r7, #1024	; 0x400
	RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800544a:	9309      	str	r3, [sp, #36]	; 0x24
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 800544c:	4629      	mov	r1, r5
	RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800544e:	9004      	str	r0, [sp, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8005450:	eb0d 0008 	add.w	r0, sp, r8
	RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8005454:	f8cd 8014 	str.w	r8, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8005458:	9708      	str	r7, [sp, #32]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800545a:	e9cd 3306 	strd	r3, r3, [sp, #24]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800545e:	2303      	movs	r3, #3
 8005460:	e9cd 2302 	strd	r2, r3, [sp, #8]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) //was FLASH_LATENCY_4
 8005464:	f005 fea8 	bl	800b1b8 <HAL_RCC_ClockConfig>
 8005468:	4603      	mov	r3, r0
 800546a:	bb80      	cbnz	r0, 80054ce <SystemClock_Config_For_OC+0x136>
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 800546c:	2226      	movs	r2, #38	; 0x26
	PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800546e:	933c      	str	r3, [sp, #240]	; 0xf0
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 8005470:	f44f 3180 	mov.w	r1, #65536	; 0x10000
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005474:	a81e      	add	r0, sp, #120	; 0x78
	PeriphClkInitStruct.PLL2.PLL2N = 38;
 8005476:	9221      	str	r2, [sp, #132]	; 0x84
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 8005478:	2218      	movs	r2, #24
	PeriphClkInitStruct.PLL2.PLL2M = 4;
 800547a:	9520      	str	r5, [sp, #128]	; 0x80
	PeriphClkInitStruct.PLL2.PLL2P = 24;
 800547c:	9222      	str	r2, [sp, #136]	; 0x88
	PeriphClkInitStruct.PLL3.PLL3M = 5;
 800547e:	2205      	movs	r2, #5
	PeriphClkInitStruct.PLL3.PLL3Q = 8;
 8005480:	f8cd 80ac 	str.w	r8, [sp, #172]	; 0xac
	PeriphClkInitStruct.PLL3.PLL3R = 5;
 8005484:	922c      	str	r2, [sp, #176]	; 0xb0
	PeriphClkInitStruct.PLL3.PLL3P = 2;
 8005486:	942a      	str	r4, [sp, #168]	; 0xa8
	PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_1;
 8005488:	972d      	str	r7, [sp, #180]	; 0xb4
	PeriphClkInitStruct.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_PLL2;
 800548a:	9745      	str	r7, [sp, #276]	; 0x114
	PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL3;
 800548c:	9147      	str	r1, [sp, #284]	; 0x11c
	PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800548e:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
	PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8005492:	e9cd 332e 	strd	r3, r3, [sp, #184]	; 0xb8
	PeriphClkInitStruct.PLL3.PLL3N = 128;
 8005496:	2380      	movs	r3, #128	; 0x80
 8005498:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
	PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_2;
 800549c:	9325      	str	r3, [sp, #148]	; 0x94
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800549e:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80054a2:	4a11      	ldr	r2, [pc, #68]	; (80054e8 <SystemClock_Config_For_OC+0x150>)
	PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80054a4:	9340      	str	r3, [sp, #256]	; 0x100
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80054a6:	2300      	movs	r3, #0
	PeriphClkInitStruct.PLL2.PLL2R = 2;
 80054a8:	e9cd 4423 	strd	r4, r4, [sp, #140]	; 0x8c
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPTIM2
 80054ac:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80054b0:	f006 f96e 	bl	800b790 <HAL_RCCEx_PeriphCLKConfig>
 80054b4:	b958      	cbnz	r0, 80054ce <SystemClock_Config_For_OC+0x136>
	HAL_PWREx_EnableUSBVoltageDetector();
 80054b6:	f005 fa09 	bl	800a8cc <HAL_PWREx_EnableUSBVoltageDetector>
	HAL_RCC_MCOConfig(RCC_MCO2, RCC_MCO2SOURCE_PLL2PCLK, RCC_MCODIV_1);
 80054ba:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80054be:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 80054c2:	4630      	mov	r0, r6
 80054c4:	f005 fd84 	bl	800afd0 <HAL_RCC_MCOConfig>
}
 80054c8:	b04e      	add	sp, #312	; 0x138
 80054ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		Error_Handler();
 80054ce:	f7ff ff49 	bl	8005364 <Error_Handler>
 80054d2:	bf00      	nop
 80054d4:	58024800 	.word	0x58024800
 80054d8:	58000400 	.word	0x58000400
 80054dc:	58024400 	.word	0x58024400
 80054e0:	4bbebbd3 	.word	0x4bbebbd3
 80054e4:	240072b0 	.word	0x240072b0
 80054e8:	000c0042 	.word	0x000c0042
 80054ec:	00000000 	.word	0x00000000

080054f0 <UserInput>:
{
 80054f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	if (WSPRBeaconState == SEND_WSPR)
 80054f2:	4e5f      	ldr	r6, [pc, #380]	; (8005670 <UserInput+0x180>)
{
 80054f4:	b08b      	sub	sp, #44	; 0x2c
	if (WSPRBeaconState == SEND_WSPR)
 80054f6:	7835      	ldrb	r5, [r6, #0]
 80054f8:	2d02      	cmp	r5, #2
 80054fa:	f000 815b 	beq.w	80057b4 <UserInput+0x2c4>
	if (USBRXLength)
 80054fe:	4b5d      	ldr	r3, [pc, #372]	; (8005674 <UserInput+0x184>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	2a00      	cmp	r2, #0
 8005504:	d12e      	bne.n	8005564 <UserInput+0x74>
		result = HAL_ERROR;
 8005506:	2301      	movs	r3, #1
  return tud_cdc_n_connected(0);
 8005508:	2000      	movs	r0, #0
 800550a:	f88d 300f 	strb.w	r3, [sp, #15]
 800550e:	f009 fe77 	bl	800f200 <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 8005512:	2800      	cmp	r0, #0
 8005514:	d12f      	bne.n	8005576 <UserInput+0x86>
		result = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 800551c:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8005520:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005524:	2b00      	cmp	r3, #0
 8005526:	d03a      	beq.n	800559e <UserInput+0xae>
 8005528:	4c53      	ldr	r4, [pc, #332]	; (8005678 <UserInput+0x188>)
	EncVal = TIM4->CNT;
 800552a:	4b54      	ldr	r3, [pc, #336]	; (800567c <UserInput+0x18c>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800552c:	4e54      	ldr	r6, [pc, #336]	; (8005680 <UserInput+0x190>)
	EncVal = TIM4->CNT;
 800552e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005530:	8832      	ldrh	r2, [r6, #0]
	EncVal = TIM4->CNT;
 8005532:	b29b      	uxth	r3, r3
 8005534:	4f53      	ldr	r7, [pc, #332]	; (8005684 <UserInput+0x194>)
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 8005536:	1a98      	subs	r0, r3, r2
	EncVal = TIM4->CNT;
 8005538:	803b      	strh	r3, [r7, #0]
	DiffEncVal = (int32_t) (EncVal - LastEncVal);
 800553a:	b201      	sxth	r1, r0
 800553c:	b280      	uxth	r0, r0
	if (DiffEncVal < 0)
 800553e:	2900      	cmp	r1, #0
 8005540:	f2c0 812f 	blt.w	80057a2 <UserInput+0x2b2>
	if (DiffEncVal > 0)
 8005544:	f000 80a6 	beq.w	8005694 <UserInput+0x1a4>
		FminusClicked(DiffEncVal); // One encoder click is two counts
 8005548:	f7fc fd00 	bl	8001f4c <FminusClicked>
	if (!DisableDisplay)
 800554c:	7825      	ldrb	r5, [r4, #0]
 800554e:	b915      	cbnz	r5, 8005556 <UserInput+0x66>
 8005550:	f7ff f858 	bl	8004604 <DisplayStatus.part.0>
	if (!DisableDisplay)
 8005554:	7825      	ldrb	r5, [r4, #0]
		LastEncVal = EncVal;
 8005556:	883b      	ldrh	r3, [r7, #0]
 8005558:	8033      	strh	r3, [r6, #0]
	if (!DisableDisplay)
 800555a:	2d00      	cmp	r5, #0
 800555c:	f000 809e 	beq.w	800569c <UserInput+0x1ac>
}
 8005560:	b00b      	add	sp, #44	; 0x2c
 8005562:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = HAL_OK;
 8005564:	2200      	movs	r2, #0
 8005566:	2000      	movs	r0, #0
 8005568:	f88d 200f 	strb.w	r2, [sp, #15]
		USBRXLength = 0;
 800556c:	601a      	str	r2, [r3, #0]
 800556e:	f009 fe47 	bl	800f200 <tud_cdc_n_connected>
	if ( tud_cdc_connected() )
 8005572:	2800      	cmp	r0, #0
 8005574:	d0cf      	beq.n	8005516 <UserInput+0x26>
  return tud_cdc_n_available(0);
 8005576:	2000      	movs	r0, #0
 8005578:	f009 fe58 	bl	800f22c <tud_cdc_n_available>
		if ( tud_cdc_available() )
 800557c:	2800      	cmp	r0, #0
 800557e:	d0cd      	beq.n	800551c <UserInput+0x2c>
  return tud_cdc_n_read(0, buffer, bufsize);
 8005580:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005584:	4940      	ldr	r1, [pc, #256]	; (8005688 <UserInput+0x198>)
 8005586:	2000      	movs	r0, #0
 8005588:	f009 fe5c 	bl	800f244 <tud_cdc_n_read>
			result = HAL_OK;
 800558c:	2300      	movs	r3, #0
 800558e:	f88d 300f 	strb.w	r3, [sp, #15]
	if (result == HAL_OK)
 8005592:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8005596:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1c4      	bne.n	8005528 <UserInput+0x38>
		switch (UartRXString[0])
 800559e:	4b3a      	ldr	r3, [pc, #232]	; (8005688 <UserInput+0x198>)
		UartRXDataReady = RESET;
 80055a0:	493a      	ldr	r1, [pc, #232]	; (800568c <UserInput+0x19c>)
		switch (UartRXString[0])
 80055a2:	781b      	ldrb	r3, [r3, #0]
		UartRXDataReady = RESET;
 80055a4:	700a      	strb	r2, [r1, #0]
		switch (UartRXString[0])
 80055a6:	3b2b      	subs	r3, #43	; 0x2b
 80055a8:	2b4c      	cmp	r3, #76	; 0x4c
 80055aa:	d859      	bhi.n	8005660 <UserInput+0x170>
 80055ac:	e8df f013 	tbh	[pc, r3, lsl #1]
 80055b0:	0058016e 	.word	0x0058016e
 80055b4:	00580180 	.word	0x00580180
 80055b8:	00580058 	.word	0x00580058
 80055bc:	01990195 	.word	0x01990195
 80055c0:	01a1019d 	.word	0x01a1019d
 80055c4:	01a901a5 	.word	0x01a901a5
 80055c8:	01b101ad 	.word	0x01b101ad
 80055cc:	005801b5 	.word	0x005801b5
 80055d0:	00580058 	.word	0x00580058
 80055d4:	00580058 	.word	0x00580058
 80055d8:	00580058 	.word	0x00580058
 80055dc:	01b90058 	.word	0x01b90058
 80055e0:	01c101bd 	.word	0x01c101bd
 80055e4:	00580058 	.word	0x00580058
 80055e8:	00580058 	.word	0x00580058
 80055ec:	01c50058 	.word	0x01c50058
 80055f0:	01cf01ca 	.word	0x01cf01ca
 80055f4:	00580058 	.word	0x00580058
 80055f8:	00580058 	.word	0x00580058
 80055fc:	00580058 	.word	0x00580058
 8005600:	00580058 	.word	0x00580058
 8005604:	00580058 	.word	0x00580058
 8005608:	005801d4 	.word	0x005801d4
 800560c:	030b01dc 	.word	0x030b01dc
 8005610:	00580058 	.word	0x00580058
 8005614:	00580058 	.word	0x00580058
 8005618:	00580058 	.word	0x00580058
 800561c:	02f60313 	.word	0x02f60313
 8005620:	005802fa 	.word	0x005802fa
 8005624:	02fe0058 	.word	0x02fe0058
 8005628:	004d0302 	.word	0x004d0302
 800562c:	00580058 	.word	0x00580058
 8005630:	01eb0058 	.word	0x01eb0058
 8005634:	02340058 	.word	0x02340058
 8005638:	00580058 	.word	0x00580058
 800563c:	02380058 	.word	0x02380058
 8005640:	027d0279 	.word	0x027d0279
 8005644:	02d402d0 	.word	0x02d402d0
 8005648:	016a      	.short	0x016a
			keyer_speed += 1;
 800564a:	4b11      	ldr	r3, [pc, #68]	; (8005690 <UserInput+0x1a0>)
 800564c:	6818      	ldr	r0, [r3, #0]
 800564e:	3001      	adds	r0, #1
			if (keyer_speed > 50)
 8005650:	2832      	cmp	r0, #50	; 0x32
 8005652:	f340 82c4 	ble.w	8005bde <UserInput+0x6ee>
				keyer_speed = 50;
 8005656:	2232      	movs	r2, #50	; 0x32
 8005658:	4610      	mov	r0, r2
 800565a:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 800565c:	f7fb ff3e 	bl	80014dc <loadWPM>
	if (!DisableDisplay)
 8005660:	4c05      	ldr	r4, [pc, #20]	; (8005678 <UserInput+0x188>)
 8005662:	7823      	ldrb	r3, [r4, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	f47f af60 	bne.w	800552a <UserInput+0x3a>
 800566a:	f7fe ffcb 	bl	8004604 <DisplayStatus.part.0>
 800566e:	e75c      	b.n	800552a <UserInput+0x3a>
 8005670:	240072ac 	.word	0x240072ac
 8005674:	240061a0 	.word	0x240061a0
 8005678:	24000ee4 	.word	0x24000ee4
 800567c:	40000800 	.word	0x40000800
 8005680:	24006112 	.word	0x24006112
 8005684:	24000ee6 	.word	0x24000ee6
 8005688:	240061a8 	.word	0x240061a8
 800568c:	240061a6 	.word	0x240061a6
 8005690:	2400ac6c 	.word	0x2400ac6c
	if (!DisableDisplay)
 8005694:	7825      	ldrb	r5, [r4, #0]
 8005696:	2d00      	cmp	r5, #0
 8005698:	f47f af62 	bne.w	8005560 <UserInput+0x70>
	HAL_ADC_Start(&hadc3);
 800569c:	48c2      	ldr	r0, [pc, #776]	; (80059a8 <UserInput+0x4b8>)
 800569e:	f002 fcd5 	bl	800804c <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc3, 100);
 80056a2:	2164      	movs	r1, #100	; 0x64
 80056a4:	48c0      	ldr	r0, [pc, #768]	; (80059a8 <UserInput+0x4b8>)
 80056a6:	f001 fe09 	bl	80072bc <HAL_ADC_PollForConversion>
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 80056aa:	48bf      	ldr	r0, [pc, #764]	; (80059a8 <UserInput+0x4b8>)
 80056ac:	f001 fe8c 	bl	80073c8 <HAL_ADC_GetValue>
	HAL_ADC_PollForConversion(&hadc3, 100);
 80056b0:	2164      	movs	r1, #100	; 0x64
	adcTempVal = HAL_ADC_GetValue(&hadc3);
 80056b2:	4604      	mov	r4, r0
	HAL_ADC_PollForConversion(&hadc3, 100);
 80056b4:	48bc      	ldr	r0, [pc, #752]	; (80059a8 <UserInput+0x4b8>)
 80056b6:	f001 fe01 	bl	80072bc <HAL_ADC_PollForConversion>
	adcVRefVal = HAL_ADC_GetValue(&hadc3);
 80056ba:	48bb      	ldr	r0, [pc, #748]	; (80059a8 <UserInput+0x4b8>)
 80056bc:	f001 fe84 	bl	80073c8 <HAL_ADC_GetValue>
 80056c0:	4606      	mov	r6, r0
	HAL_ADC_Stop(&hadc3);
 80056c2:	48b9      	ldr	r0, [pc, #740]	; (80059a8 <UserInput+0x4b8>)
 80056c4:	f002 fd7a 	bl	80081bc <HAL_ADC_Stop>
	HAL_ADC_Start(&hadc3);
 80056c8:	48b7      	ldr	r0, [pc, #732]	; (80059a8 <UserInput+0x4b8>)
 80056ca:	f002 fcbf 	bl	800804c <HAL_ADC_Start>
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80056ce:	49b7      	ldr	r1, [pc, #732]	; (80059ac <UserInput+0x4bc>)
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 80056d0:	f640 40e4 	movw	r0, #3300	; 0xce4
 80056d4:	f8b1 2060 	ldrh.w	r2, [r1, #96]	; 0x60
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80056d8:	8c0b      	ldrh	r3, [r1, #32]
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 80056da:	fb00 f202 	mul.w	r2, r0, r2
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80056de:	f8b1 1040 	ldrh.w	r1, [r1, #64]	; 0x40
	VRefMilliVoltsValue = __HAL_ADC_CALC_VREFANALOG_VOLTAGE(adcVRefVal, ADC_RESOLUTION_16B);
 80056e2:	fbb2 f2f6 	udiv	r2, r2, r6
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80056e6:	fb04 f002 	mul.w	r0, r4, r2
 80056ea:	4cb1      	ldr	r4, [pc, #708]	; (80059b0 <UserInput+0x4c0>)
 80056ec:	1ac9      	subs	r1, r1, r3
 80056ee:	0882      	lsrs	r2, r0, #2
 80056f0:	fba4 4202 	umull	r4, r2, r4, r2
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80056f4:	4caf      	ldr	r4, [pc, #700]	; (80059b4 <UserInput+0x4c4>)
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 80056f6:	ebc3 1052 	rsb	r0, r3, r2, lsr #5
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 80056fa:	ed94 7a00 	vldr	s14, [r4]
 80056fe:	ed9f 0ba4 	vldr	d0, [pc, #656]	; 8005990 <UserInput+0x4a0>
 8005702:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005706:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 800570a:	0124      	lsls	r4, r4, #4
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800570c:	ee27 0b00 	vmul.f64	d0, d7, d0
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 8005710:	fb94 f4f1 	sdiv	r4, r4, r1
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005714:	f00f fb6c 	bl	8014df0 <log10>
 8005718:	eeb1 7b00 	vmov.f64	d7, #16	; 0x40800000  4.0
	Temp = __HAL_ADC_CALC_TEMPERATURE(VRefMilliVoltsValue, adcTempVal, ADC_RESOLUTION_16B);
 800571c:	341e      	adds	r4, #30
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d %d     \r", SValue, (int)Temp, AudioCounter);
 800571e:	4aa6      	ldr	r2, [pc, #664]	; (80059b8 <UserInput+0x4c8>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 8005720:	4ba6      	ldr	r3, [pc, #664]	; (80059bc <UserInput+0x4cc>)
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d %d     \r", SValue, (int)Temp, AudioCounter);
 8005722:	9400      	str	r4, [sp, #0]
 8005724:	6812      	ldr	r2, [r2, #0]
 8005726:	49a6      	ldr	r1, [pc, #664]	; (80059c0 <UserInput+0x4d0>)
 8005728:	9201      	str	r2, [sp, #4]
 800572a:	48a6      	ldr	r0, [pc, #664]	; (80059c4 <UserInput+0x4d4>)
		SValue = 4 + 10 / 3.01 * log10(PeakAudioValue * 2000.0);
 800572c:	ed9f 6b9a 	vldr	d6, [pc, #616]	; 8005998 <UserInput+0x4a8>
 8005730:	eea0 7b06 	vfma.f64	d7, d0, d6
 8005734:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
 8005738:	ed83 7a00 	vstr	s14, [r3]
		sprintf((char*)UartTXString, "\e[1;1HS %-4.1f TEMP %d %d     \r", SValue, (int)Temp, AudioCounter);
 800573c:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8005740:	ec53 2b17 	vmov	r2, r3, d7
 8005744:	f00d fa38 	bl	8012bb8 <siprintf>
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8005748:	489e      	ldr	r0, [pc, #632]	; (80059c4 <UserInput+0x4d4>)
 800574a:	f7fa fe79 	bl	8000440 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 800574e:	499d      	ldr	r1, [pc, #628]	; (80059c4 <UserInput+0x4d4>)
 8005750:	4602      	mov	r2, r0
 8005752:	4628      	mov	r0, r5
 8005754:	f009 fdf6 	bl	800f344 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 8005758:	4628      	mov	r0, r5
 800575a:	f009 fdaf 	bl	800f2bc <tud_cdc_n_write_flush>
	HAL_Delay(1);
 800575e:	2001      	movs	r0, #1
 8005760:	f001 fd68 	bl	8007234 <HAL_Delay>
		if (OVFDetected)
 8005764:	4a98      	ldr	r2, [pc, #608]	; (80059c8 <UserInput+0x4d8>)
 8005766:	8813      	ldrh	r3, [r2, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d072      	beq.n	8005852 <UserInput+0x362>
			OVFDetected--;
 800576c:	3b01      	subs	r3, #1
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800576e:	4997      	ldr	r1, [pc, #604]	; (80059cc <UserInput+0x4dc>)
 8005770:	4c94      	ldr	r4, [pc, #592]	; (80059c4 <UserInput+0x4d4>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005772:	2580      	movs	r5, #128	; 0x80
			OVFDetected--;
 8005774:	b29b      	uxth	r3, r3
 8005776:	8013      	strh	r3, [r2, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 8005778:	4a95      	ldr	r2, [pc, #596]	; (80059d0 <UserInput+0x4e0>)
 800577a:	6816      	ldr	r6, [r2, #0]
			sprintf((char*)UartTXString, "\e[4;1HOVF\r");
 800577c:	c907      	ldmia	r1, {r0, r1, r2}
 800577e:	c403      	stmia	r4!, {r0, r1}
 8005780:	f824 2b02 	strh.w	r2, [r4], #2
 8005784:	0c12      	lsrs	r2, r2, #16
 8005786:	7022      	strb	r2, [r4, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 8005788:	4a92      	ldr	r2, [pc, #584]	; (80059d4 <UserInput+0x4e4>)
			__HAL_ADC_CLEAR_FLAG(&hadc1, ADC_FLAG_AWD1);
 800578a:	6035      	str	r5, [r6, #0]
			__HAL_ADC_CLEAR_FLAG(&hadc2, ADC_FLAG_AWD1);
 800578c:	6812      	ldr	r2, [r2, #0]
 800578e:	6015      	str	r5, [r2, #0]
			if (!OVFDetected)
 8005790:	2b00      	cmp	r3, #0
 8005792:	d166      	bne.n	8005862 <UserInput+0x372>
				__HAL_ADC_ENABLE_IT(&hadc1, (ADC_IT_AWD1));
 8005794:	6873      	ldr	r3, [r6, #4]
 8005796:	432b      	orrs	r3, r5
 8005798:	6073      	str	r3, [r6, #4]
				__HAL_ADC_ENABLE_IT(&hadc2, (ADC_IT_AWD1));
 800579a:	6853      	ldr	r3, [r2, #4]
 800579c:	432b      	orrs	r3, r5
 800579e:	6053      	str	r3, [r2, #4]
 80057a0:	e05f      	b.n	8005862 <UserInput+0x372>
		FplusClicked(-DiffEncVal); // One encoder click is two counts
 80057a2:	1ad0      	subs	r0, r2, r3
 80057a4:	b280      	uxth	r0, r0
 80057a6:	f7fc fb2d 	bl	8001e04 <FplusClicked>
	if (!DisableDisplay)
 80057aa:	7825      	ldrb	r5, [r4, #0]
 80057ac:	2d00      	cmp	r5, #0
 80057ae:	f47f aed2 	bne.w	8005556 <UserInput+0x66>
 80057b2:	e6cd      	b.n	8005550 <UserInput+0x60>
		HAL_ADCEx_MultiModeStop_DMA(&hadc1);
 80057b4:	4886      	ldr	r0, [pc, #536]	; (80059d0 <UserInput+0x4e0>)
 80057b6:	f002 ffbf 	bl	8008738 <HAL_ADCEx_MultiModeStop_DMA>
		SendWSPR(); //endless loop, only way to exit is by CW keying.
 80057ba:	f7fe fe25 	bl	8004408 <SendWSPR>
		if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80057be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80057c2:	4985      	ldr	r1, [pc, #532]	; (80059d8 <UserInput+0x4e8>)
 80057c4:	4882      	ldr	r0, [pc, #520]	; (80059d0 <UserInput+0x4e0>)
 80057c6:	f002 ff3b 	bl	8008640 <HAL_ADCEx_MultiModeStart_DMA>
 80057ca:	4604      	mov	r4, r0
 80057cc:	2800      	cmp	r0, #0
 80057ce:	f040 8212 	bne.w	8005bf6 <UserInput+0x706>
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80057d2:	2301      	movs	r3, #1
 80057d4:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057d8:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80057da:	9506      	str	r5, [sp, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80057dc:	e9cd 0007 	strd	r0, r0, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057e0:	487e      	ldr	r0, [pc, #504]	; (80059dc <UserInput+0x4ec>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 80057e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80057e6:	f004 fdd3 	bl	800a390 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 80057ea:	4622      	mov	r2, r4
 80057ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80057f0:	487b      	ldr	r0, [pc, #492]	; (80059e0 <UserInput+0x4f0>)
 80057f2:	f004 ff05 	bl	800a600 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 80057f6:	4622      	mov	r2, r4
 80057f8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80057fc:	4879      	ldr	r0, [pc, #484]	; (80059e4 <UserInput+0x4f4>)
 80057fe:	f004 feff 	bl	800a600 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005802:	4b79      	ldr	r3, [pc, #484]	; (80059e8 <UserInput+0x4f8>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005804:	2201      	movs	r2, #1
 8005806:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800580a:	4875      	ldr	r0, [pc, #468]	; (80059e0 <UserInput+0x4f0>)
		TransmissionEnabled = 0;
 800580c:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800580e:	9408      	str	r4, [sp, #32]
 8005810:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005814:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005818:	f004 fef2 	bl	800a600 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 800581c:	4622      	mov	r2, r4
 800581e:	4623      	mov	r3, r4
 8005820:	2110      	movs	r1, #16
 8005822:	4872      	ldr	r0, [pc, #456]	; (80059ec <UserInput+0x4fc>)
 8005824:	f003 f9d4 	bl	8008bd0 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005828:	4b71      	ldr	r3, [pc, #452]	; (80059f0 <UserInput+0x500>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800582a:	a904      	add	r1, sp, #16
 800582c:	486b      	ldr	r0, [pc, #428]	; (80059dc <UserInput+0x4ec>)
		TXCarrierEnabled = 0;
 800582e:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005830:	f44f 7300 	mov.w	r3, #512	; 0x200
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005834:	9506      	str	r5, [sp, #24]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005836:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005838:	2301      	movs	r3, #1
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800583a:	9407      	str	r4, [sp, #28]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 800583c:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800583e:	f004 fda7 	bl	800a390 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005842:	4622      	mov	r2, r4
 8005844:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005848:	4866      	ldr	r0, [pc, #408]	; (80059e4 <UserInput+0x4f4>)
 800584a:	f004 fed9 	bl	800a600 <HAL_GPIO_WritePin>
		WSPRBeaconState = NO_FIX;
 800584e:	7034      	strb	r4, [r6, #0]
 8005850:	e655      	b.n	80054fe <UserInput+0xe>
			sprintf((char*)UartTXString, "\e[4;1H   \r");
 8005852:	4a68      	ldr	r2, [pc, #416]	; (80059f4 <UserInput+0x504>)
 8005854:	4b5b      	ldr	r3, [pc, #364]	; (80059c4 <UserInput+0x4d4>)
 8005856:	ca07      	ldmia	r2, {r0, r1, r2}
 8005858:	0c14      	lsrs	r4, r2, #16
 800585a:	c303      	stmia	r3!, {r0, r1}
 800585c:	f823 2b02 	strh.w	r2, [r3], #2
 8005860:	701c      	strb	r4, [r3, #0]
	tud_cdc_write(UartTXString, strlen((char *)UartTXString));
 8005862:	4858      	ldr	r0, [pc, #352]	; (80059c4 <UserInput+0x4d4>)
 8005864:	f7fa fdec 	bl	8000440 <strlen>
  return tud_cdc_n_write(0, buffer, bufsize);
 8005868:	4956      	ldr	r1, [pc, #344]	; (80059c4 <UserInput+0x4d4>)
 800586a:	4602      	mov	r2, r0
 800586c:	2000      	movs	r0, #0
 800586e:	f009 fd69 	bl	800f344 <tud_cdc_n_write>
  return tud_cdc_n_write_flush(0);
 8005872:	2000      	movs	r0, #0
 8005874:	f009 fd22 	bl	800f2bc <tud_cdc_n_write_flush>
	HAL_Delay(1);
 8005878:	2001      	movs	r0, #1
}
 800587a:	b00b      	add	sp, #44	; 0x2c
 800587c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_Delay(1);
 8005880:	f001 bcd8 	b.w	8007234 <HAL_Delay>
			SetBW((Bwidth)Wide);  break;
 8005884:	2001      	movs	r0, #1
 8005886:	f7fc f8f3 	bl	8001a70 <SetBW>
 800588a:	e6e9      	b.n	8005660 <UserInput+0x170>
			RXVolume += 0.1;
 800588c:	4b5a      	ldr	r3, [pc, #360]	; (80059f8 <UserInput+0x508>)
			if (RXVolume > 1.0)
 800588e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
			RXVolume += 0.1;
 8005892:	ed93 7a00 	vldr	s14, [r3]
 8005896:	ed9f 5b42 	vldr	d5, [pc, #264]	; 80059a0 <UserInput+0x4b0>
 800589a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 800589e:	ee37 7b05 	vadd.f64	d7, d7, d5
 80058a2:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80058a6:	fec7 7ae6 	vminnm.f32	s15, s15, s13
 80058aa:	edc3 7a00 	vstr	s15, [r3]
 80058ae:	e6d7      	b.n	8005660 <UserInput+0x170>
			RXVolume -= 0.1;
 80058b0:	4b51      	ldr	r3, [pc, #324]	; (80059f8 <UserInput+0x508>)
			if (RXVolume < 0)
 80058b2:	2200      	movs	r2, #0
			RXVolume -= 0.1;
 80058b4:	ed93 7a00 	vldr	s14, [r3]
 80058b8:	ed9f 6b39 	vldr	d6, [pc, #228]	; 80059a0 <UserInput+0x4b0>
 80058bc:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 80058c0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80058c4:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
			if (RXVolume < 0)
 80058c8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80058cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
			RXVolume -= 0.1;
 80058d0:	bf54      	ite	pl
 80058d2:	ed83 7a00 	vstrpl	s14, [r3]
				RXVolume = 0;
 80058d6:	601a      	strmi	r2, [r3, #0]
 80058d8:	e6c2      	b.n	8005660 <UserInput+0x170>
			FminusClicked(1); break; //change to 2 for step equal to selection
 80058da:	2001      	movs	r0, #1
 80058dc:	f7fc fb36 	bl	8001f4c <FminusClicked>
 80058e0:	e6be      	b.n	8005660 <UserInput+0x170>
			FplusClicked(1); break;  //change to 2 for step equal to selection
 80058e2:	2001      	movs	r0, #1
 80058e4:	f7fc fa8e 	bl	8001e04 <FplusClicked>
 80058e8:	e6ba      	b.n	8005660 <UserInput+0x170>
			SetFstep(5);  break;
 80058ea:	2005      	movs	r0, #5
 80058ec:	f7fc fa68 	bl	8001dc0 <SetFstep>
 80058f0:	e6b6      	b.n	8005660 <UserInput+0x170>
			SetFstep(4);  break;
 80058f2:	2004      	movs	r0, #4
 80058f4:	f7fc fa64 	bl	8001dc0 <SetFstep>
 80058f8:	e6b2      	b.n	8005660 <UserInput+0x170>
			SetFstep(3);  break;
 80058fa:	2003      	movs	r0, #3
 80058fc:	f7fc fa60 	bl	8001dc0 <SetFstep>
 8005900:	e6ae      	b.n	8005660 <UserInput+0x170>
			SetFstep(2);  break;
 8005902:	2002      	movs	r0, #2
 8005904:	f7fc fa5c 	bl	8001dc0 <SetFstep>
 8005908:	e6aa      	b.n	8005660 <UserInput+0x170>
			SetFstep(1); break;
 800590a:	2001      	movs	r0, #1
 800590c:	f7fc fa58 	bl	8001dc0 <SetFstep>
 8005910:	e6a6      	b.n	8005660 <UserInput+0x170>
			SetFstep(0); break;
 8005912:	2000      	movs	r0, #0
 8005914:	f7fc fa54 	bl	8001dc0 <SetFstep>
 8005918:	e6a2      	b.n	8005660 <UserInput+0x170>
			SetFstep(9); break;
 800591a:	2009      	movs	r0, #9
 800591c:	f7fc fa50 	bl	8001dc0 <SetFstep>
 8005920:	e69e      	b.n	8005660 <UserInput+0x170>
			DisableDisplay = 1; break;
 8005922:	4c36      	ldr	r4, [pc, #216]	; (80059fc <UserInput+0x50c>)
 8005924:	2301      	movs	r3, #1
 8005926:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005928:	e5ff      	b.n	800552a <UserInput+0x3a>
			SendCWMessage(0); break;
 800592a:	2000      	movs	r0, #0
 800592c:	f7fc f860 	bl	80019f0 <SendCWMessage>
 8005930:	e696      	b.n	8005660 <UserInput+0x170>
			SendCWMessage(1); break;
 8005932:	2001      	movs	r0, #1
 8005934:	f7fc f85c 	bl	80019f0 <SendCWMessage>
 8005938:	e692      	b.n	8005660 <UserInput+0x170>
			TxPowerOut = LOW_POWER_OUT;
 800593a:	4b31      	ldr	r3, [pc, #196]	; (8005a00 <UserInput+0x510>)
 800593c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005940:	601a      	str	r2, [r3, #0]
			break;
 8005942:	e68d      	b.n	8005660 <UserInput+0x170>
			TxPowerOut = MID_POWER_OUT;
 8005944:	4b2e      	ldr	r3, [pc, #184]	; (8005a00 <UserInput+0x510>)
 8005946:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800594a:	601a      	str	r2, [r3, #0]
			break;
 800594c:	e688      	b.n	8005660 <UserInput+0x170>
			TxPowerOut = MAX_POWER_OUT;
 800594e:	4b2c      	ldr	r3, [pc, #176]	; (8005a00 <UserInput+0x510>)
 8005950:	f640 72ff 	movw	r2, #4095	; 0xfff
 8005954:	601a      	str	r2, [r3, #0]
			break;
 8005956:	e683      	b.n	8005660 <UserInput+0x170>
			if (ShowWF)
 8005958:	4b2a      	ldr	r3, [pc, #168]	; (8005a04 <UserInput+0x514>)
 800595a:	781a      	ldrb	r2, [r3, #0]
 800595c:	2a00      	cmp	r2, #0
 800595e:	f000 8140 	beq.w	8005be2 <UserInput+0x6f2>
				ShowWF=0;
 8005962:	2200      	movs	r2, #0
 8005964:	701a      	strb	r2, [r3, #0]
 8005966:	e67b      	b.n	8005660 <UserInput+0x170>
			SetWSPRPLLCoeff((double)LOfreq, FracDivCoeff, FracPWMCoeff);
 8005968:	4b27      	ldr	r3, [pc, #156]	; (8005a08 <UserInput+0x518>)
 800596a:	4928      	ldr	r1, [pc, #160]	; (8005a0c <UserInput+0x51c>)
 800596c:	ed93 0a00 	vldr	s0, [r3]
 8005970:	4827      	ldr	r0, [pc, #156]	; (8005a10 <UserInput+0x520>)
 8005972:	eeb7 0ac0 	vcvt.f64.f32	d0, s0
 8005976:	f7ff f993 	bl	8004ca0 <SetWSPRPLLCoeff>
			TransmittingWSPR = 1;
 800597a:	4b26      	ldr	r3, [pc, #152]	; (8005a14 <UserInput+0x524>)
 800597c:	2201      	movs	r2, #1
 800597e:	701a      	strb	r2, [r3, #0]
			SendWSPR();
 8005980:	f7fe fd42 	bl	8004408 <SendWSPR>
			break;
 8005984:	e66c      	b.n	8005660 <UserInput+0x170>
			SetMode((Mode)LSB); break;
 8005986:	2001      	movs	r0, #1
 8005988:	f7fc f9de 	bl	8001d48 <SetMode>
 800598c:	e668      	b.n	8005660 <UserInput+0x170>
 800598e:	bf00      	nop
 8005990:	00000000 	.word	0x00000000
 8005994:	409f4000 	.word	0x409f4000
 8005998:	9916f6a6 	.word	0x9916f6a6
 800599c:	400a93fc 	.word	0x400a93fc
 80059a0:	9999999a 	.word	0x9999999a
 80059a4:	3fb99999 	.word	0x3fb99999
 80059a8:	2400a3a8 	.word	0x2400a3a8
 80059ac:	1ff1e800 	.word	0x1ff1e800
 80059b0:	09ee009f 	.word	0x09ee009f
 80059b4:	24006120 	.word	0x24006120
 80059b8:	240006b8 	.word	0x240006b8
 80059bc:	24006130 	.word	0x24006130
 80059c0:	08019230 	.word	0x08019230
 80059c4:	240062a8 	.word	0x240062a8
 80059c8:	2400611c 	.word	0x2400611c
 80059cc:	08019250 	.word	0x08019250
 80059d0:	2400a2e0 	.word	0x2400a2e0
 80059d4:	2400a344 	.word	0x2400a344
 80059d8:	240072c0 	.word	0x240072c0
 80059dc:	58020800 	.word	0x58020800
 80059e0:	58020c00 	.word	0x58020c00
 80059e4:	58020400 	.word	0x58020400
 80059e8:	24006194 	.word	0x24006194
 80059ec:	2400a410 	.word	0x2400a410
 80059f0:	24006188 	.word	0x24006188
 80059f4:	0801925c 	.word	0x0801925c
 80059f8:	24006128 	.word	0x24006128
 80059fc:	24000ee4 	.word	0x24000ee4
 8005a00:	24006198 	.word	0x24006198
 8005a04:	24006154 	.word	0x24006154
 8005a08:	2400610c 	.word	0x2400610c
 8005a0c:	240050ec 	.word	0x240050ec
 8005a10:	240050e0 	.word	0x240050e0
 8005a14:	24006195 	.word	0x24006195
			SetBW((Bwidth)Narrow);  break;
 8005a18:	2000      	movs	r0, #0
 8005a1a:	f7fc f829 	bl	8001a70 <SetBW>
 8005a1e:	e61f      	b.n	8005660 <UserInput+0x170>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a20:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005a22:	2301      	movs	r3, #1
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a24:	2502      	movs	r5, #2
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005a26:	f44f 7200 	mov.w	r2, #512	; 0x200
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a2a:	a904      	add	r1, sp, #16
 8005a2c:	4873      	ldr	r0, [pc, #460]	; (8005bfc <UserInput+0x70c>)
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a2e:	9506      	str	r5, [sp, #24]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005a30:	e9cd 2304 	strd	r2, r3, [sp, #16]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a34:	e9cd 4407 	strd	r4, r4, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a38:	f004 fcaa 	bl	800a390 <HAL_GPIO_Init>
		RELAY_TX_OFF;
 8005a3c:	4622      	mov	r2, r4
 8005a3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005a42:	486f      	ldr	r0, [pc, #444]	; (8005c00 <UserInput+0x710>)
 8005a44:	f004 fddc 	bl	800a600 <HAL_GPIO_WritePin>
		LED_YELLOW_OFF;
 8005a48:	4622      	mov	r2, r4
 8005a4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005a4e:	486d      	ldr	r0, [pc, #436]	; (8005c04 <UserInput+0x714>)
 8005a50:	f004 fdd6 	bl	800a600 <HAL_GPIO_WritePin>
		TransmissionEnabled = 0;
 8005a54:	4b6c      	ldr	r3, [pc, #432]	; (8005c08 <UserInput+0x718>)
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005a56:	2201      	movs	r2, #1
 8005a58:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005a5c:	4868      	ldr	r0, [pc, #416]	; (8005c00 <UserInput+0x710>)
		TransmissionEnabled = 0;
 8005a5e:	701c      	strb	r4, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a60:	9408      	str	r4, [sp, #32]
 8005a62:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005a66:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_SET);
 8005a6a:	f004 fdc9 	bl	800a600 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias. TODO: Need ramping
 8005a6e:	4622      	mov	r2, r4
 8005a70:	4623      	mov	r3, r4
 8005a72:	2110      	movs	r1, #16
 8005a74:	4865      	ldr	r0, [pc, #404]	; (8005c0c <UserInput+0x71c>)
 8005a76:	f003 f8ab 	bl	8008bd0 <HAL_DAC_SetValue>
		TXCarrierEnabled = 0;
 8005a7a:	4b65      	ldr	r3, [pc, #404]	; (8005c10 <UserInput+0x720>)
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a7c:	a904      	add	r1, sp, #16
 8005a7e:	485f      	ldr	r0, [pc, #380]	; (8005bfc <UserInput+0x70c>)
		TXCarrierEnabled = 0;
 8005a80:	701c      	strb	r4, [r3, #0]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005a82:	f44f 7300 	mov.w	r3, #512	; 0x200
		GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005a86:	9506      	str	r5, [sp, #24]
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005a88:	9304      	str	r3, [sp, #16]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005a8a:	2301      	movs	r3, #1
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005a8c:	9407      	str	r4, [sp, #28]
		GPIO_InitStruct.Mode =  GPIO_MODE_OUTPUT_PP;
 8005a8e:	9305      	str	r3, [sp, #20]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005a90:	f004 fc7e 	bl	800a390 <HAL_GPIO_Init>
		LED_GREEN_OFF;
 8005a94:	4622      	mov	r2, r4
 8005a96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005a9a:	485a      	ldr	r0, [pc, #360]	; (8005c04 <UserInput+0x714>)
 8005a9c:	f004 fdb0 	bl	800a600 <HAL_GPIO_WritePin>
}
 8005aa0:	e5de      	b.n	8005660 <UserInput+0x170>
			SetAGC((Agctype)Slow);  break;
 8005aa2:	2001      	movs	r0, #1
 8005aa4:	f7fc f848 	bl	8001b38 <SetAGC>
 8005aa8:	e5da      	b.n	8005660 <UserInput+0x170>
		if (LastTXFreq != LOfreq)
 8005aaa:	485a      	ldr	r0, [pc, #360]	; (8005c14 <UserInput+0x724>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005aac:	2300      	movs	r3, #0
		if (LastTXFreq != LOfreq)
 8005aae:	4c5a      	ldr	r4, [pc, #360]	; (8005c18 <UserInput+0x728>)
		TransmissionEnabled = 1;
 8005ab0:	2101      	movs	r1, #1
		if (LastTXFreq != LOfreq)
 8005ab2:	ed90 3a00 	vldr	s6, [r0]
 8005ab6:	edd4 7a00 	vldr	s15, [r4]
		TransmissionEnabled = 1;
 8005aba:	4a53      	ldr	r2, [pc, #332]	; (8005c08 <UserInput+0x718>)
		if (LastTXFreq != LOfreq)
 8005abc:	eef4 7a43 	vcmp.f32	s15, s6
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ac0:	9304      	str	r3, [sp, #16]
		TransmissionEnabled = 1;
 8005ac2:	7011      	strb	r1, [r2, #0]
		if (LastTXFreq != LOfreq)
 8005ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ac8:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8005acc:	e9cd 3307 	strd	r3, r3, [sp, #28]
		if (LastTXFreq != LOfreq)
 8005ad0:	f040 808a 	bne.w	8005be8 <UserInput+0x6f8>
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ad4:	2400      	movs	r4, #0
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ad6:	f44f 7700 	mov.w	r7, #512	; 0x200
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ada:	2602      	movs	r6, #2
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005adc:	2503      	movs	r5, #3
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ade:	a904      	add	r1, sp, #16
 8005ae0:	4846      	ldr	r0, [pc, #280]	; (8005bfc <UserInput+0x70c>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005ae2:	9704      	str	r7, [sp, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ae4:	e9cd 6405 	strd	r6, r4, [sp, #20]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005ae8:	e9cd 5407 	strd	r5, r4, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005aec:	f004 fc50 	bl	800a390 <HAL_GPIO_Init>
		RELAY_TX_ON;
 8005af0:	2201      	movs	r2, #1
 8005af2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005af6:	4842      	ldr	r0, [pc, #264]	; (8005c00 <UserInput+0x710>)
 8005af8:	f004 fd82 	bl	800a600 <HAL_GPIO_WritePin>
		LED_YELLOW_ON;
 8005afc:	2201      	movs	r2, #1
 8005afe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005b02:	4840      	ldr	r0, [pc, #256]	; (8005c04 <UserInput+0x714>)
 8005b04:	f004 fd7c 	bl	800a600 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005b08:	4622      	mov	r2, r4
 8005b0a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005b0e:	483c      	ldr	r0, [pc, #240]	; (8005c00 <UserInput+0x710>)
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005b10:	9408      	str	r4, [sp, #32]
 8005b12:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8005b16:	e9cd 4406 	strd	r4, r4, [sp, #24]
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_11, GPIO_PIN_RESET);
 8005b1a:	f004 fd71 	bl	800a600 <HAL_GPIO_WritePin>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, TxPowerOut); // TX gate bias
 8005b1e:	4b3f      	ldr	r3, [pc, #252]	; (8005c1c <UserInput+0x72c>)
 8005b20:	4622      	mov	r2, r4
 8005b22:	2110      	movs	r1, #16
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4839      	ldr	r0, [pc, #228]	; (8005c0c <UserInput+0x71c>)
 8005b28:	f003 f852 	bl	8008bd0 <HAL_DAC_SetValue>
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b2c:	a904      	add	r1, sp, #16
 8005b2e:	4833      	ldr	r0, [pc, #204]	; (8005bfc <UserInput+0x70c>)
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005b30:	9704      	str	r7, [sp, #16]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b32:	e9cd 6405 	strd	r6, r4, [sp, #20]
		GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005b36:	e9cd 5407 	strd	r5, r4, [sp, #28]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b3a:	f004 fc29 	bl	800a390 <HAL_GPIO_Init>
		TXCarrierEnabled = 1;
 8005b3e:	2201      	movs	r2, #1
 8005b40:	4b33      	ldr	r3, [pc, #204]	; (8005c10 <UserInput+0x720>)
		LED_GREEN_ON;
 8005b42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8005b46:	482f      	ldr	r0, [pc, #188]	; (8005c04 <UserInput+0x714>)
		TXCarrierEnabled = 1;
 8005b48:	701a      	strb	r2, [r3, #0]
		LED_GREEN_ON;
 8005b4a:	f004 fd59 	bl	800a600 <HAL_GPIO_WritePin>
}
 8005b4e:	e587      	b.n	8005660 <UserInput+0x170>
			SetMode((Mode)USB); break;
 8005b50:	2002      	movs	r0, #2
 8005b52:	f7fc f8f9 	bl	8001d48 <SetMode>
 8005b56:	e583      	b.n	8005660 <UserInput+0x170>
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005b58:	4a31      	ldr	r2, [pc, #196]	; (8005c20 <UserInput+0x730>)
	for (i=0; i< 50; i++)
 8005b5a:	2100      	movs	r1, #0
	__HAL_RCC_PLL2FRACN_DISABLE();
 8005b5c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005b5e:	f023 0310 	bic.w	r3, r3, #16
 8005b62:	62d3      	str	r3, [r2, #44]	; 0x2c
	for (i=0; i< 50; i++)
 8005b64:	9104      	str	r1, [sp, #16]
 8005b66:	9b04      	ldr	r3, [sp, #16]
 8005b68:	2b31      	cmp	r3, #49	; 0x31
 8005b6a:	d80b      	bhi.n	8005b84 <UserInput+0x694>
		i++;
 8005b6c:	9b04      	ldr	r3, [sp, #16]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	9304      	str	r3, [sp, #16]
		i--;
 8005b72:	9b04      	ldr	r3, [sp, #16]
 8005b74:	3b01      	subs	r3, #1
 8005b76:	9304      	str	r3, [sp, #16]
	for (i=0; i< 50; i++)
 8005b78:	9b04      	ldr	r3, [sp, #16]
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	9304      	str	r3, [sp, #16]
 8005b7e:	9b04      	ldr	r3, [sp, #16]
 8005b80:	2b31      	cmp	r3, #49	; 0x31
 8005b82:	d9f3      	bls.n	8005b6c <UserInput+0x67c>
	__HAL_RCC_PLL2FRACN_CONFIG(Coeff); // 0-8191, can be issued at any time  TODO: It seems necessary to have a delay between disable and set new value
 8005b84:	4a26      	ldr	r2, [pc, #152]	; (8005c20 <UserInput+0x730>)
 8005b86:	4b27      	ldr	r3, [pc, #156]	; (8005c24 <UserInput+0x734>)
 8005b88:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005b8a:	400b      	ands	r3, r1
 8005b8c:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005b90:	63d3      	str	r3, [r2, #60]	; 0x3c
	__HAL_RCC_PLL2FRACN_ENABLE();
 8005b92:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005b94:	f043 0310 	orr.w	r3, r3, #16
 8005b98:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8005b9a:	e561      	b.n	8005660 <UserInput+0x170>
			DisableDisplay = 0; break;
 8005b9c:	4c22      	ldr	r4, [pc, #136]	; (8005c28 <UserInput+0x738>)
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	7023      	strb	r3, [r4, #0]
	if (!DisableDisplay)
 8005ba2:	e562      	b.n	800566a <UserInput+0x17a>
			SetMode((Mode)CW); break;
 8005ba4:	2003      	movs	r0, #3
 8005ba6:	f7fc f8cf 	bl	8001d48 <SetMode>
 8005baa:	e559      	b.n	8005660 <UserInput+0x170>
			SetAGC((Agctype)Fast);  break;
 8005bac:	2000      	movs	r0, #0
 8005bae:	f7fb ffc3 	bl	8001b38 <SetAGC>
 8005bb2:	e555      	b.n	8005660 <UserInput+0x170>
			keyer_speed -= 1;
 8005bb4:	4b1d      	ldr	r3, [pc, #116]	; (8005c2c <UserInput+0x73c>)
 8005bb6:	6818      	ldr	r0, [r3, #0]
 8005bb8:	3801      	subs	r0, #1
			if (keyer_speed < 3)
 8005bba:	2802      	cmp	r0, #2
 8005bbc:	dc0f      	bgt.n	8005bde <UserInput+0x6ee>
				keyer_speed = 3;
 8005bbe:	2203      	movs	r2, #3
 8005bc0:	4610      	mov	r0, r2
 8005bc2:	601a      	str	r2, [r3, #0]
			loadWPM(keyer_speed);
 8005bc4:	e54a      	b.n	800565c <UserInput+0x16c>
			uwTick = SystemSeconds = SystemMinutes = 0;
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	4819      	ldr	r0, [pc, #100]	; (8005c30 <UserInput+0x740>)
 8005bca:	491a      	ldr	r1, [pc, #104]	; (8005c34 <UserInput+0x744>)
 8005bcc:	4a1a      	ldr	r2, [pc, #104]	; (8005c38 <UserInput+0x748>)
 8005bce:	6003      	str	r3, [r0, #0]
 8005bd0:	600b      	str	r3, [r1, #0]
 8005bd2:	6013      	str	r3, [r2, #0]
			break;
 8005bd4:	e544      	b.n	8005660 <UserInput+0x170>
			SetMode((Mode)AM); break;
 8005bd6:	2000      	movs	r0, #0
 8005bd8:	f7fc f8b6 	bl	8001d48 <SetMode>
 8005bdc:	e540      	b.n	8005660 <UserInput+0x170>
			keyer_speed += 1;
 8005bde:	6018      	str	r0, [r3, #0]
 8005be0:	e53c      	b.n	800565c <UserInput+0x16c>
				ShowWF=1;
 8005be2:	2201      	movs	r2, #1
 8005be4:	701a      	strb	r2, [r3, #0]
 8005be6:	e53b      	b.n	8005660 <UserInput+0x170>
			SetTXPLL(LOfreq);
 8005be8:	eeb0 0a43 	vmov.f32	s0, s6
 8005bec:	f7ff f9c8 	bl	8004f80 <SetTXPLL>
			LastTXFreq = LOfreq;
 8005bf0:	ed84 3a00 	vstr	s6, [r4]
 8005bf4:	e76e      	b.n	8005ad4 <UserInput+0x5e4>
			Error_Handler();
 8005bf6:	f7ff fbb5 	bl	8005364 <Error_Handler>
 8005bfa:	bf00      	nop
 8005bfc:	58020800 	.word	0x58020800
 8005c00:	58020c00 	.word	0x58020c00
 8005c04:	58020400 	.word	0x58020400
 8005c08:	24006194 	.word	0x24006194
 8005c0c:	2400a410 	.word	0x2400a410
 8005c10:	24006188 	.word	0x24006188
 8005c14:	2400610c 	.word	0x2400610c
 8005c18:	24006114 	.word	0x24006114
 8005c1c:	24006198 	.word	0x24006198
 8005c20:	58024400 	.word	0x58024400
 8005c24:	ffff0007 	.word	0xffff0007
 8005c28:	24000ee4 	.word	0x24000ee4
 8005c2c:	2400ac6c 	.word	0x2400ac6c
 8005c30:	24006180 	.word	0x24006180
 8005c34:	24006184 	.word	0x24006184
 8005c38:	2400c79c 	.word	0x2400c79c

08005c3c <MX_TIM6_Init_Custom_Rate>:
{
 8005c3c:	b510      	push	{r4, lr}
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c3e:	2300      	movs	r3, #0
	htim6.Instance = TIM6;
 8005c40:	4c0f      	ldr	r4, [pc, #60]	; (8005c80 <MX_TIM6_Init_Custom_Rate+0x44>)
 8005c42:	4810      	ldr	r0, [pc, #64]	; (8005c84 <MX_TIM6_Init_Custom_Rate+0x48>)
{
 8005c44:	b084      	sub	sp, #16
	htim6.Init.Period = 9599; //
 8005c46:	f242 517f 	movw	r1, #9599	; 0x257f
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c4a:	2280      	movs	r2, #128	; 0x80
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c4c:	9301      	str	r3, [sp, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c4e:	61a2      	str	r2, [r4, #24]
	htim6.Init.Prescaler = 0;
 8005c50:	e9c4 0300 	strd	r0, r3, [r4]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005c54:	4620      	mov	r0, r4
	htim6.Init.Period = 9599; //
 8005c56:	e9c4 3102 	strd	r3, r1, [r4, #8]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005c5a:	e9cd 3302 	strd	r3, r3, [sp, #8]
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8005c5e:	f006 ff7d 	bl	800cb5c <HAL_TIM_Base_Init>
 8005c62:	b950      	cbnz	r0, 8005c7a <MX_TIM6_Init_Custom_Rate+0x3e>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005c64:	4603      	mov	r3, r0
 8005c66:	2220      	movs	r2, #32
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005c68:	a901      	add	r1, sp, #4
 8005c6a:	4620      	mov	r0, r4
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005c6c:	9303      	str	r3, [sp, #12]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005c6e:	9201      	str	r2, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8005c70:	f007 fd44 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 8005c74:	b908      	cbnz	r0, 8005c7a <MX_TIM6_Init_Custom_Rate+0x3e>
}
 8005c76:	b004      	add	sp, #16
 8005c78:	bd10      	pop	{r4, pc}
		Error_Handler();
 8005c7a:	f7ff fb73 	bl	8005364 <Error_Handler>
 8005c7e:	bf00      	nop
 8005c80:	2400ab3c 	.word	0x2400ab3c
 8005c84:	40001000 	.word	0x40001000

08005c88 <main>:
{
 8005c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c8c:	b0db      	sub	sp, #364	; 0x16c
	HAL_Init();
 8005c8e:	f001 fa8f 	bl	80071b0 <HAL_Init>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8005c92:	4ac9      	ldr	r2, [pc, #804]	; (8005fb8 <main+0x330>)
 8005c94:	6953      	ldr	r3, [r2, #20]
 8005c96:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8005c9a:	d111      	bne.n	8005cc0 <main+0x38>
  __ASM volatile ("dsb 0xF":::"memory");
 8005c9c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005ca0:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8005ca4:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8005ca8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005cac:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8005cb0:	6953      	ldr	r3, [r2, #20]
 8005cb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005cb6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8005cb8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005cbc:	f3bf 8f6f 	isb	sy
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cc0:	2600      	movs	r6, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005cc2:	4cbe      	ldr	r4, [pc, #760]	; (8005fbc <main+0x334>)
	SystemClock_Config_For_OC();
 8005cc4:	f7ff fb68 	bl	8005398 <SystemClock_Config_For_OC>
	HAL_Delay(20);  //needed for USB setup. USB sometimes (and almost always on an Android phone) does not initialize
 8005cc8:	2014      	movs	r0, #20
 8005cca:	f001 fab3 	bl	8007234 <HAL_Delay>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cce:	9655      	str	r6, [sp, #340]	; 0x154
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8005cd0:	4632      	mov	r2, r6
 8005cd2:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8005cd6:	48ba      	ldr	r0, [pc, #744]	; (8005fc0 <main+0x338>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005cd8:	2501      	movs	r5, #1
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8005cda:	f44f 4880 	mov.w	r8, #16384	; 0x4000
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005cde:	f44f 1988 	mov.w	r9, #1114112	; 0x110000
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005ce2:	2702      	movs	r7, #2
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005ce4:	f44f 2b80 	mov.w	fp, #262144	; 0x40000
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ce8:	e9cd 6651 	strd	r6, r6, [sp, #324]	; 0x144
 8005cec:	e9cd 6653 	strd	r6, r6, [sp, #332]	; 0x14c
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005cf0:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005cf4:	f043 0304 	orr.w	r3, r3, #4
 8005cf8:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005cfc:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d00:	f003 0304 	and.w	r3, r3, #4
 8005d04:	9304      	str	r3, [sp, #16]
 8005d06:	9b04      	ldr	r3, [sp, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8005d08:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005d10:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005d14:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1c:	9305      	str	r3, [sp, #20]
 8005d1e:	9b05      	ldr	r3, [sp, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005d20:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d24:	f043 0301 	orr.w	r3, r3, #1
 8005d28:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005d2c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	9306      	str	r3, [sp, #24]
 8005d36:	9b06      	ldr	r3, [sp, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005d38:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d3c:	f043 0302 	orr.w	r3, r3, #2
 8005d40:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005d44:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d48:	f003 0302 	and.w	r3, r3, #2
 8005d4c:	9307      	str	r3, [sp, #28]
 8005d4e:	9b07      	ldr	r3, [sp, #28]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8005d50:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d54:	f043 0308 	orr.w	r3, r3, #8
 8005d58:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8005d5c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8005d60:	f003 0308 	and.w	r3, r3, #8
 8005d64:	9308      	str	r3, [sp, #32]
 8005d66:	9b08      	ldr	r3, [sp, #32]
	HAL_GPIO_WritePin(GPIOB, LedYellow_Pin|LedGreen_Pin|LedRed_Pin, GPIO_PIN_RESET);
 8005d68:	f004 fc4a 	bl	800a600 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, RXTX_Pin|TX_ENA_Pin, GPIO_PIN_RESET);
 8005d6c:	4632      	mov	r2, r6
 8005d6e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005d72:	4894      	ldr	r0, [pc, #592]	; (8005fc4 <main+0x33c>)
 8005d74:	f004 fc44 	bl	800a600 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005d78:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005d7c:	a951      	add	r1, sp, #324	; 0x144
 8005d7e:	4892      	ldr	r0, [pc, #584]	; (8005fc8 <main+0x340>)
	GPIO_InitStruct.Pin = IN_SW01_Pin;
 8005d80:	9351      	str	r3, [sp, #324]	; 0x144
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d82:	e9cd 6552 	strd	r6, r5, [sp, #328]	; 0x148
	HAL_GPIO_Init(IN_SW01_GPIO_Port, &GPIO_InitStruct);
 8005d86:	f004 fb03 	bl	800a390 <HAL_GPIO_Init>
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005d8a:	a951      	add	r1, sp, #324	; 0x144
 8005d8c:	488e      	ldr	r0, [pc, #568]	; (8005fc8 <main+0x340>)
	GPIO_InitStruct.Pin = SwInt1_Pin;
 8005d8e:	f8cd 8144 	str.w	r8, [sp, #324]	; 0x144
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005d92:	9553      	str	r5, [sp, #332]	; 0x14c
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005d94:	f8cd 9148 	str.w	r9, [sp, #328]	; 0x148
	HAL_GPIO_Init(SwInt1_GPIO_Port, &GPIO_InitStruct);
 8005d98:	f004 fafa 	bl	800a390 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005d9c:	23c0      	movs	r3, #192	; 0xc0
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d9e:	a951      	add	r1, sp, #324	; 0x144
 8005da0:	488a      	ldr	r0, [pc, #552]	; (8005fcc <main+0x344>)
	GPIO_InitStruct.Pin = KEYER_DASH_Pin|KEYER_DOT_Pin;
 8005da2:	9351      	str	r3, [sp, #324]	; 0x144
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005da4:	e9cd 6552 	strd	r6, r5, [sp, #328]	; 0x148
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005da8:	f004 faf2 	bl	800a390 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005dac:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005db0:	a951      	add	r1, sp, #324	; 0x144
 8005db2:	4883      	ldr	r0, [pc, #524]	; (8005fc0 <main+0x338>)
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005db4:	9654      	str	r6, [sp, #336]	; 0x150
	GPIO_InitStruct.Pin = LedYellow_Pin|LedGreen_Pin|LedRed_Pin;
 8005db6:	9351      	str	r3, [sp, #324]	; 0x144
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005db8:	e9cd 5652 	strd	r5, r6, [sp, #328]	; 0x148
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005dbc:	f004 fae8 	bl	800a390 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005dc0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005dc4:	a951      	add	r1, sp, #324	; 0x144
 8005dc6:	487f      	ldr	r0, [pc, #508]	; (8005fc4 <main+0x33c>)
	GPIO_InitStruct.Pin = RXTX_Pin|TX_ENA_Pin;
 8005dc8:	9351      	str	r3, [sp, #324]	; 0x144
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005dca:	9654      	str	r6, [sp, #336]	; 0x150
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005dcc:	9552      	str	r5, [sp, #328]	; 0x148
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005dce:	9753      	str	r7, [sp, #332]	; 0x14c
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005dd0:	f004 fade 	bl	800a390 <HAL_GPIO_Init>
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005dd4:	a951      	add	r1, sp, #324	; 0x144
 8005dd6:	487b      	ldr	r0, [pc, #492]	; (8005fc4 <main+0x33c>)
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005dd8:	9553      	str	r5, [sp, #332]	; 0x14c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005dda:	e9cd 8651 	strd	r8, r6, [sp, #324]	; 0x144
	HAL_GPIO_Init(ENC_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8005dde:	f004 fad7 	bl	800a390 <HAL_GPIO_Init>
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005de2:	f04f 0803 	mov.w	r8, #3
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005de6:	f44f 7300 	mov.w	r3, #512	; 0x200
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dea:	a951      	add	r1, sp, #324	; 0x144
 8005dec:	4876      	ldr	r0, [pc, #472]	; (8005fc8 <main+0x340>)
	GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005dee:	9351      	str	r3, [sp, #324]	; 0x144
	GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8005df0:	9655      	str	r6, [sp, #340]	; 0x154
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005df2:	f8cd 8150 	str.w	r8, [sp, #336]	; 0x150
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005df6:	e9cd 7652 	strd	r7, r6, [sp, #328]	; 0x148
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005dfa:	f004 fac9 	bl	800a390 <HAL_GPIO_Init>
	HAL_GPIO_Init(TinyUSB_GPIO_Port, &GPIO_InitStruct);
 8005dfe:	4871      	ldr	r0, [pc, #452]	; (8005fc4 <main+0x33c>)
 8005e00:	a951      	add	r1, sp, #324	; 0x144
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005e02:	9553      	str	r5, [sp, #332]	; 0x14c
	GPIO_InitStruct.Pin = TinyUSB_Pin;
 8005e04:	e9cd 5951 	strd	r5, r9, [sp, #324]	; 0x144
	HAL_GPIO_Init(TinyUSB_GPIO_Port, &GPIO_InitStruct);
 8005e08:	f004 fac2 	bl	800a390 <HAL_GPIO_Init>
	HAL_NVIC_SetPriority(EXTI0_IRQn, 1, 0);
 8005e0c:	4632      	mov	r2, r6
 8005e0e:	4629      	mov	r1, r5
 8005e10:	2006      	movs	r0, #6
 8005e12:	f002 fda5 	bl	8008960 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8005e16:	2006      	movs	r0, #6
 8005e18:	f002 fde0 	bl	80089dc <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8005e1c:	4632      	mov	r2, r6
 8005e1e:	2104      	movs	r1, #4
 8005e20:	2028      	movs	r0, #40	; 0x28
 8005e22:	f002 fd9d 	bl	8008960 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005e26:	2028      	movs	r0, #40	; 0x28
 8005e28:	f002 fdd8 	bl	80089dc <HAL_NVIC_EnableIRQ>
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005e2c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005e30:	4632      	mov	r2, r6
 8005e32:	4631      	mov	r1, r6
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005e34:	432b      	orrs	r3, r5
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005e36:	200b      	movs	r0, #11
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005e38:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8005e3c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
	hadc1.Instance = ADC1;
 8005e40:	4c63      	ldr	r4, [pc, #396]	; (8005fd0 <main+0x348>)
	__HAL_RCC_DMA1_CLK_ENABLE();
 8005e42:	402b      	ands	r3, r5
 8005e44:	9303      	str	r3, [sp, #12]
 8005e46:	9b03      	ldr	r3, [sp, #12]
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005e48:	f002 fd8a 	bl	8008960 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8005e4c:	200b      	movs	r0, #11
 8005e4e:	f002 fdc5 	bl	80089dc <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 8005e52:	4632      	mov	r2, r6
 8005e54:	4639      	mov	r1, r7
 8005e56:	200c      	movs	r0, #12
 8005e58:	f002 fd82 	bl	8008960 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8005e5c:	200c      	movs	r0, #12
 8005e5e:	f002 fdbd 	bl	80089dc <HAL_NVIC_EnableIRQ>
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005e62:	4b5c      	ldr	r3, [pc, #368]	; (8005fd4 <main+0x34c>)
	hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8005e64:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005e68:	f44f 7880 	mov.w	r8, #256	; 0x100
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005e6c:	962d      	str	r6, [sp, #180]	; 0xb4
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005e6e:	4620      	mov	r0, r4
	ADC_ChannelConfTypeDef sConfig = {0};
 8005e70:	9641      	str	r6, [sp, #260]	; 0x104
	ADC_MultiModeTypeDef multimode = {0};
 8005e72:	961a      	str	r6, [sp, #104]	; 0x68
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005e74:	9632      	str	r6, [sp, #200]	; 0xc8
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8005e76:	60e6      	str	r6, [r4, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005e78:	7726      	strb	r6, [r4, #28]
	hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005e7a:	6366      	str	r6, [r4, #52]	; 0x34
	hadc1.Init.OversamplingMode = DISABLE;
 8005e7c:	f884 6038 	strb.w	r6, [r4, #56]	; 0x38
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8005e80:	f8a4 8014 	strh.w	r8, [r4, #20]
	hadc1.Init.NbrOfConversion = 1;
 8005e84:	61a5      	str	r5, [r4, #24]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005e86:	e9c4 3b00 	strd	r3, fp, [r4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005e8a:	2308      	movs	r3, #8
	ADC_MultiModeTypeDef multimode = {0};
 8005e8c:	e9cd 6618 	strd	r6, r6, [sp, #96]	; 0x60
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005e90:	e9cd 662e 	strd	r6, r6, [sp, #184]	; 0xb8
 8005e94:	e9cd 6630 	strd	r6, r6, [sp, #192]	; 0xc0
	ADC_ChannelConfTypeDef sConfig = {0};
 8005e98:	e9cd 6642 	strd	r6, r6, [sp, #264]	; 0x108
 8005e9c:	e9cd 6644 	strd	r6, r6, [sp, #272]	; 0x110
 8005ea0:	e9cd 6646 	strd	r6, r6, [sp, #280]	; 0x118
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005ea4:	e9c4 6609 	strd	r6, r6, [r4, #36]	; 0x24
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005ea8:	60a3      	str	r3, [r4, #8]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005eaa:	2604      	movs	r6, #4
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005eac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005eb0:	6126      	str	r6, [r4, #16]
	hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005eb2:	6323      	str	r3, [r4, #48]	; 0x30
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005eb4:	f002 fa64 	bl	8008380 <HAL_ADC_Init>
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f040 842f 	bne.w	800671c <main+0xa94>
	multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8005ebe:	f04f 0e07 	mov.w	lr, #7
 8005ec2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005ec6:	a918      	add	r1, sp, #96	; 0x60
 8005ec8:	4620      	mov	r0, r4
	multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_2CYCLES;
 8005eca:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
	multimode.DualModeData = ADC_DUALMODEDATAFORMAT_32_10_BITS;
 8005ece:	e9cd e318 	strd	lr, r3, [sp, #96]	; 0x60
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005ed2:	f002 fccb 	bl	800886c <HAL_ADCEx_MultiModeConfigChannel>
 8005ed6:	2800      	cmp	r0, #0
 8005ed8:	f040 8420 	bne.w	800671c <main+0xa94>
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005edc:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8005ee0:	4b3d      	ldr	r3, [pc, #244]	; (8005fd8 <main+0x350>)
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005ee2:	4f3e      	ldr	r7, [pc, #248]	; (8005fdc <main+0x354>)
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005ee4:	a92d      	add	r1, sp, #180	; 0xb4
 8005ee6:	4620      	mov	r0, r4
	AnalogWDGConfig.ITMode = ENABLE;
 8005ee8:	f88d 50c0 	strb.w	r5, [sp, #192]	; 0xc0
	AnalogWDGConfig.LowThreshold = 1;
 8005eec:	9532      	str	r5, [sp, #200]	; 0xc8
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005eee:	972f      	str	r7, [sp, #188]	; 0xbc
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005ef0:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
	AnalogWDGConfig.HighThreshold = 4094;
 8005ef4:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005ef8:	9231      	str	r2, [sp, #196]	; 0xc4
	if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8005efa:	f001 fe19 	bl	8007b30 <HAL_ADC_AnalogWDGConfig>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	f040 840c 	bne.w	800671c <main+0xa94>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8005f04:	f04f 0a06 	mov.w	sl, #6
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005f08:	f240 72ff 	movw	r2, #2047	; 0x7ff
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005f0c:	9043      	str	r0, [sp, #268]	; 0x10c
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f0e:	a941      	add	r1, sp, #260	; 0x104
	sConfig.OffsetSignedSaturation = DISABLE;
 8005f10:	f88d 011d 	strb.w	r0, [sp, #285]	; 0x11d
	sConfig.Channel = ADC_CHANNEL_5;
 8005f14:	9741      	str	r7, [sp, #260]	; 0x104
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8005f16:	f8cd a108 	str.w	sl, [sp, #264]	; 0x108
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005f1a:	9244      	str	r2, [sp, #272]	; 0x110
	sConfig.Offset = 0;
 8005f1c:	e9cd 6045 	strd	r6, r0, [sp, #276]	; 0x114
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005f20:	4620      	mov	r0, r4
 8005f22:	f001 fbdd 	bl	80076e0 <HAL_ADC_ConfigChannel>
 8005f26:	2800      	cmp	r0, #0
 8005f28:	f040 83f8 	bne.w	800671c <main+0xa94>
	hadc2.Instance = ADC2;
 8005f2c:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 8005fe4 <main+0x35c>
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005f30:	2208      	movs	r2, #8
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005f32:	9027      	str	r0, [sp, #156]	; 0x9c
	hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005f34:	f8c9 2008 	str.w	r2, [r9, #8]
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005f38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
	ADC_ChannelConfTypeDef sConfig = {0};
 8005f3c:	903a      	str	r0, [sp, #232]	; 0xe8
	hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005f3e:	f8c9 2030 	str.w	r2, [r9, #48]	; 0x30
	hadc2.Instance = ADC2;
 8005f42:	4a27      	ldr	r2, [pc, #156]	; (8005fe0 <main+0x358>)
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005f44:	902c      	str	r0, [sp, #176]	; 0xb0
	hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005f46:	f889 001c 	strb.w	r0, [r9, #28]
	hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8005f4a:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
	hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8005f4e:	f8c9 0034 	str.w	r0, [r9, #52]	; 0x34
	hadc2.Init.OversamplingMode = DISABLE;
 8005f52:	f889 0038 	strb.w	r0, [r9, #56]	; 0x38
	hadc2.Init.LowPowerAutoWait = DISABLE;
 8005f56:	f8a9 8014 	strh.w	r8, [r9, #20]
	hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8005f5a:	f8c9 b004 	str.w	fp, [r9, #4]
	hadc2.Init.NbrOfConversion = 1;
 8005f5e:	f8c9 5018 	str.w	r5, [r9, #24]
	hadc2.Instance = ADC2;
 8005f62:	f8c9 2000 	str.w	r2, [r9]
	ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8005f66:	e9cd 0028 	strd	r0, r0, [sp, #160]	; 0xa0
 8005f6a:	e9cd 002a 	strd	r0, r0, [sp, #168]	; 0xa8
	ADC_ChannelConfTypeDef sConfig = {0};
 8005f6e:	e9cd 003b 	strd	r0, r0, [sp, #236]	; 0xec
 8005f72:	e9cd 003d 	strd	r0, r0, [sp, #244]	; 0xf4
 8005f76:	e9cd 003f 	strd	r0, r0, [sp, #252]	; 0xfc
	hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005f7a:	e9c9 0603 	strd	r0, r6, [r9, #12]
	if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005f7e:	4648      	mov	r0, r9
 8005f80:	f002 f9fe 	bl	8008380 <HAL_ADC_Init>
 8005f84:	2800      	cmp	r0, #0
 8005f86:	f040 83c9 	bne.w	800671c <main+0xa94>
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005f8a:	f8df c04c 	ldr.w	ip, [pc, #76]	; 8005fd8 <main+0x350>
 8005f8e:	f44f 0340 	mov.w	r3, #12582912	; 0xc00000
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005f92:	a927      	add	r1, sp, #156	; 0x9c
 8005f94:	4648      	mov	r0, r9
	AnalogWDGConfig.Channel = ADC_CHANNEL_5;
 8005f96:	9729      	str	r7, [sp, #164]	; 0xa4
	AnalogWDGConfig.ITMode = ENABLE;
 8005f98:	f88d 50a8 	strb.w	r5, [sp, #168]	; 0xa8
	AnalogWDGConfig.LowThreshold = 1;
 8005f9c:	952c      	str	r5, [sp, #176]	; 0xb0
	AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8005f9e:	e9cd c327 	strd	ip, r3, [sp, #156]	; 0x9c
	AnalogWDGConfig.HighThreshold = 4094;
 8005fa2:	f640 73fe 	movw	r3, #4094	; 0xffe
 8005fa6:	932b      	str	r3, [sp, #172]	; 0xac
	if (HAL_ADC_AnalogWDGConfig(&hadc2, &AnalogWDGConfig) != HAL_OK)
 8005fa8:	f001 fdc2 	bl	8007b30 <HAL_ADC_AnalogWDGConfig>
 8005fac:	4602      	mov	r2, r0
 8005fae:	2800      	cmp	r0, #0
 8005fb0:	f040 83b4 	bne.w	800671c <main+0xa94>
 8005fb4:	e018      	b.n	8005fe8 <main+0x360>
 8005fb6:	bf00      	nop
 8005fb8:	e000ed00 	.word	0xe000ed00
 8005fbc:	58024400 	.word	0x58024400
 8005fc0:	58020400 	.word	0x58020400
 8005fc4:	58020c00 	.word	0x58020c00
 8005fc8:	58020800 	.word	0x58020800
 8005fcc:	58020000 	.word	0x58020000
 8005fd0:	2400a2e0 	.word	0x2400a2e0
 8005fd4:	40022000 	.word	0x40022000
 8005fd8:	7dc00000 	.word	0x7dc00000
 8005fdc:	14f00020 	.word	0x14f00020
 8005fe0:	40022100 	.word	0x40022100
 8005fe4:	2400a344 	.word	0x2400a344
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005fe8:	f240 73ff 	movw	r3, #2047	; 0x7ff
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005fec:	a93a      	add	r1, sp, #232	; 0xe8
 8005fee:	4648      	mov	r0, r9
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005ff0:	923c      	str	r2, [sp, #240]	; 0xf0
	sConfig.Offset = 0;
 8005ff2:	923f      	str	r2, [sp, #252]	; 0xfc
	sConfig.OffsetSignedSaturation = DISABLE;
 8005ff4:	f88d 2101 	strb.w	r2, [sp, #257]	; 0x101
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8005ff8:	e9cd 7a3a 	strd	r7, sl, [sp, #232]	; 0xe8
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005ffc:	e9cd 363d 	strd	r3, r6, [sp, #244]	; 0xf4
	if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8006000:	f001 fb6e 	bl	80076e0 <HAL_ADC_ConfigChannel>
 8006004:	4601      	mov	r1, r0
 8006006:	2800      	cmp	r0, #0
 8006008:	f040 8388 	bne.w	800671c <main+0xa94>
	hdac1.Instance = DAC1;
 800600c:	4eb5      	ldr	r6, [pc, #724]	; (80062e4 <main+0x65c>)
	DAC_ChannelConfTypeDef sConfig = {0};
 800600e:	2224      	movs	r2, #36	; 0x24
 8006010:	a851      	add	r0, sp, #324	; 0x144
 8006012:	f00c fe34 	bl	8012c7e <memset>
	hdac1.Instance = DAC1;
 8006016:	4bb4      	ldr	r3, [pc, #720]	; (80062e8 <main+0x660>)
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006018:	4630      	mov	r0, r6
	hdac1.Instance = DAC1;
 800601a:	6033      	str	r3, [r6, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800601c:	f002 fd02 	bl	8008a24 <HAL_DAC_Init>
 8006020:	2800      	cmp	r0, #0
 8006022:	f040 837b 	bne.w	800671c <main+0xa94>
	sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8006026:	2316      	movs	r3, #22
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006028:	4602      	mov	r2, r0
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800602a:	9051      	str	r0, [sp, #324]	; 0x144
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800602c:	a951      	add	r1, sp, #324	; 0x144
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800602e:	9053      	str	r0, [sp, #332]	; 0x14c
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006030:	9055      	str	r0, [sp, #340]	; 0x154
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006032:	4630      	mov	r0, r6
	sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8006034:	9352      	str	r3, [sp, #328]	; 0x148
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006036:	9554      	str	r5, [sp, #336]	; 0x150
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006038:	f002 fe34 	bl	8008ca4 <HAL_DAC_ConfigChannel>
 800603c:	4603      	mov	r3, r0
 800603e:	2800      	cmp	r0, #0
 8006040:	f040 836c 	bne.w	800671c <main+0xa94>
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8006044:	2210      	movs	r2, #16
 8006046:	a951      	add	r1, sp, #324	; 0x144
 8006048:	4630      	mov	r0, r6
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800604a:	9352      	str	r3, [sp, #328]	; 0x148
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800604c:	f002 fe2a 	bl	8008ca4 <HAL_DAC_ConfigChannel>
 8006050:	2800      	cmp	r0, #0
 8006052:	f040 8363 	bne.w	800671c <main+0xa94>
	hlptim2.Instance = LPTIM2;
 8006056:	48a5      	ldr	r0, [pc, #660]	; (80062ec <main+0x664>)
	hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 8006058:	2300      	movs	r3, #0
	hlptim2.Instance = LPTIM2;
 800605a:	4aa5      	ldr	r2, [pc, #660]	; (80062f0 <main+0x668>)
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 800605c:	f64f 76ff 	movw	r6, #65535	; 0xffff
	hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV1;
 8006060:	e9c0 3301 	strd	r3, r3, [r0, #4]
	hlptim2.Init.UltraLowPowerClock.SampleTime = LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION;
 8006064:	e9c0 3303 	strd	r3, r3, [r0, #12]
	hlptim2.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE;
 8006068:	e9c0 3308 	strd	r3, r3, [r0, #32]
	hlptim2.Init.Input2Source = LPTIM_INPUT2SOURCE_GPIO;
 800606c:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8006070:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
	hlptim2.Instance = LPTIM2;
 8006074:	6002      	str	r2, [r0, #0]
	hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 8006076:	6146      	str	r6, [r0, #20]
	hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_EXTERNAL;
 8006078:	6283      	str	r3, [r0, #40]	; 0x28
	if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 800607a:	f004 fae3 	bl	800a644 <HAL_LPTIM_Init>
 800607e:	2800      	cmp	r0, #0
 8006080:	f040 834c 	bne.w	800671c <main+0xa94>
	htim6.Instance = TIM6;
 8006084:	4d9b      	ldr	r5, [pc, #620]	; (80062f4 <main+0x66c>)
	htim6.Init.Period = 8191;
 8006086:	f641 73ff 	movw	r3, #8191	; 0x1fff
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800608a:	9017      	str	r0, [sp, #92]	; 0x5c
	htim6.Init.Period = 8191;
 800608c:	60eb      	str	r3, [r5, #12]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800608e:	2380      	movs	r3, #128	; 0x80
	htim6.Init.Prescaler = 0;
 8006090:	6068      	str	r0, [r5, #4]
	htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006092:	61ab      	str	r3, [r5, #24]
	htim6.Instance = TIM6;
 8006094:	4b98      	ldr	r3, [pc, #608]	; (80062f8 <main+0x670>)
	htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006096:	60a8      	str	r0, [r5, #8]
	htim6.Instance = TIM6;
 8006098:	602b      	str	r3, [r5, #0]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800609a:	e9cd 0015 	strd	r0, r0, [sp, #84]	; 0x54
	if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800609e:	4628      	mov	r0, r5
 80060a0:	f006 fd5c 	bl	800cb5c <HAL_TIM_Base_Init>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	f040 8339 	bne.w	800671c <main+0xa94>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80060aa:	2320      	movs	r3, #32
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80060ac:	9017      	str	r0, [sp, #92]	; 0x5c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80060ae:	a915      	add	r1, sp, #84	; 0x54
 80060b0:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80060b2:	9315      	str	r3, [sp, #84]	; 0x54
	if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80060b4:	f007 fb22 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2800      	cmp	r0, #0
 80060bc:	f040 832e 	bne.w	800671c <main+0xa94>
	huart3.Instance = USART3;
 80060c0:	4d8e      	ldr	r5, [pc, #568]	; (80062fc <main+0x674>)
 80060c2:	4a8f      	ldr	r2, [pc, #572]	; (8006300 <main+0x678>)
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80060c4:	60a8      	str	r0, [r5, #8]
	huart3.Instance = USART3;
 80060c6:	602a      	str	r2, [r5, #0]
	huart3.Init.BaudRate = 115200;
 80060c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80060cc:	61a8      	str	r0, [r5, #24]
	huart3.Init.BaudRate = 115200;
 80060ce:	606a      	str	r2, [r5, #4]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80060d0:	220c      	movs	r2, #12
	huart3.Init.Parity = UART_PARITY_NONE;
 80060d2:	e9c5 0003 	strd	r0, r0, [r5, #12]
	huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80060d6:	e9c5 0007 	strd	r0, r0, [r5, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80060da:	4628      	mov	r0, r5
	huart3.Init.Mode = UART_MODE_TX_RX;
 80060dc:	616a      	str	r2, [r5, #20]
	huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80060de:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80060e2:	f008 f95b 	bl	800e39c <HAL_UART_Init>
 80060e6:	4601      	mov	r1, r0
 80060e8:	2800      	cmp	r0, #0
 80060ea:	f040 8317 	bne.w	800671c <main+0xa94>
	if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80060ee:	4628      	mov	r0, r5
 80060f0:	f008 f9ac 	bl	800e44c <HAL_UARTEx_SetTxFifoThreshold>
 80060f4:	4601      	mov	r1, r0
 80060f6:	2800      	cmp	r0, #0
 80060f8:	f040 8310 	bne.w	800671c <main+0xa94>
	if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80060fc:	4628      	mov	r0, r5
 80060fe:	f008 f9e7 	bl	800e4d0 <HAL_UARTEx_SetRxFifoThreshold>
 8006102:	2800      	cmp	r0, #0
 8006104:	f040 830a 	bne.w	800671c <main+0xa94>
	if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8006108:	4628      	mov	r0, r5
 800610a:	f008 f981 	bl	800e410 <HAL_UARTEx_DisableFifoMode>
 800610e:	2800      	cmp	r0, #0
 8006110:	f040 8304 	bne.w	800671c <main+0xa94>
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8006114:	2301      	movs	r3, #1
	htim4.Instance = TIM4;
 8006116:	4d7b      	ldr	r5, [pc, #492]	; (8006304 <main+0x67c>)
	TIM_Encoder_InitTypeDef sConfig = {0};
 8006118:	904b      	str	r0, [sp, #300]	; 0x12c
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800611a:	a948      	add	r1, sp, #288	; 0x120
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800611c:	9348      	str	r3, [sp, #288]	; 0x120
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800611e:	934a      	str	r3, [sp, #296]	; 0x128
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8006120:	934e      	str	r3, [sp, #312]	; 0x138
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8006122:	2302      	movs	r3, #2
	TIM_Encoder_InitTypeDef sConfig = {0};
 8006124:	904f      	str	r0, [sp, #316]	; 0x13c
	sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8006126:	9349      	str	r3, [sp, #292]	; 0x124
	sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8006128:	934d      	str	r3, [sp, #308]	; 0x134
	sConfig.IC1Filter = 8;
 800612a:	2308      	movs	r3, #8
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800612c:	9014      	str	r0, [sp, #80]	; 0x50
	sConfig.IC1Filter = 8;
 800612e:	934c      	str	r3, [sp, #304]	; 0x130
	sConfig.IC2Filter = 8;
 8006130:	9350      	str	r3, [sp, #320]	; 0x140
	htim4.Instance = TIM4;
 8006132:	4b75      	ldr	r3, [pc, #468]	; (8006308 <main+0x680>)
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006134:	6128      	str	r0, [r5, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006136:	61a8      	str	r0, [r5, #24]
	htim4.Instance = TIM4;
 8006138:	602b      	str	r3, [r5, #0]
	htim4.Init.Period = 65535;
 800613a:	60ee      	str	r6, [r5, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800613c:	e9cd 0012 	strd	r0, r0, [sp, #72]	; 0x48
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006140:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8006144:	4628      	mov	r0, r5
 8006146:	f006 ff2b 	bl	800cfa0 <HAL_TIM_Encoder_Init>
 800614a:	4603      	mov	r3, r0
 800614c:	2800      	cmp	r0, #0
 800614e:	f040 82e5 	bne.w	800671c <main+0xa94>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8006152:	a912      	add	r1, sp, #72	; 0x48
 8006154:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006156:	9312      	str	r3, [sp, #72]	; 0x48
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006158:	9314      	str	r3, [sp, #80]	; 0x50
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800615a:	f007 facf 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 800615e:	2800      	cmp	r0, #0
 8006160:	f040 82dc 	bne.w	800671c <main+0xa94>
	htim7.Instance = TIM7;
 8006164:	4d69      	ldr	r5, [pc, #420]	; (800630c <main+0x684>)
 8006166:	4b6a      	ldr	r3, [pc, #424]	; (8006310 <main+0x688>)
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006168:	9011      	str	r0, [sp, #68]	; 0x44
	htim7.Instance = TIM7;
 800616a:	602b      	str	r3, [r5, #0]
	htim7.Init.Period = 8192;
 800616c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006170:	61a8      	str	r0, [r5, #24]
	htim7.Init.Period = 8192;
 8006172:	60eb      	str	r3, [r5, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006174:	e9cd 000f 	strd	r0, r0, [sp, #60]	; 0x3c
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006178:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800617c:	4628      	mov	r0, r5
 800617e:	f006 fced 	bl	800cb5c <HAL_TIM_Base_Init>
 8006182:	2800      	cmp	r0, #0
 8006184:	f040 82ca 	bne.w	800671c <main+0xa94>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006188:	2300      	movs	r3, #0
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800618a:	a90f      	add	r1, sp, #60	; 0x3c
 800618c:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800618e:	930f      	str	r3, [sp, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006190:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8006192:	f007 fab3 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 8006196:	2800      	cmp	r0, #0
 8006198:	f040 82c0 	bne.w	800671c <main+0xa94>
	htim7.Instance = TIM7;
 800619c:	4b5c      	ldr	r3, [pc, #368]	; (8006310 <main+0x688>)
	htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800619e:	61a8      	str	r0, [r5, #24]
	htim7.Instance = TIM7;
 80061a0:	602b      	str	r3, [r5, #0]
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 80061a2:	f247 5330 	movw	r3, #30000	; 0x7530
	htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061a6:	e9c5 0001 	strd	r0, r0, [r5, #4]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80061aa:	4628      	mov	r0, r5
	htim7.Init.Period = 30000; //SCAMP is called at Fclock / 2 / 30000 = 10 KHz
 80061ac:	60eb      	str	r3, [r5, #12]
	if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80061ae:	f006 fcd5 	bl	800cb5c <HAL_TIM_Base_Init>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2800      	cmp	r0, #0
 80061b6:	f040 82b1 	bne.w	800671c <main+0xa94>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80061ba:	a90f      	add	r1, sp, #60	; 0x3c
 80061bc:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80061be:	930f      	str	r3, [sp, #60]	; 0x3c
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80061c0:	9311      	str	r3, [sp, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80061c2:	f007 fa9b 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 80061c6:	2800      	cmp	r0, #0
 80061c8:	f040 82a8 	bne.w	800671c <main+0xa94>
	htim2.Instance = TIM2;
 80061cc:	4d51      	ldr	r5, [pc, #324]	; (8006314 <main+0x68c>)
 80061ce:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
	htim2.Init.Period = 10000;
 80061d2:	f242 7310 	movw	r3, #10000	; 0x2710
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061d6:	9023      	str	r0, [sp, #140]	; 0x8c
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061d8:	900e      	str	r0, [sp, #56]	; 0x38
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80061da:	60a8      	str	r0, [r5, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80061dc:	6128      	str	r0, [r5, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80061de:	61a8      	str	r0, [r5, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061e0:	9026      	str	r0, [sp, #152]	; 0x98
	htim2.Init.Period = 10000;
 80061e2:	60eb      	str	r3, [r5, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80061e4:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
	htim2.Init.Prescaler = 0;
 80061e8:	e9c5 6000 	strd	r6, r0, [r5]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80061ec:	e9cd 0024 	strd	r0, r0, [sp, #144]	; 0x90
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80061f0:	4628      	mov	r0, r5
 80061f2:	f006 fcb3 	bl	800cb5c <HAL_TIM_Base_Init>
 80061f6:	2800      	cmp	r0, #0
 80061f8:	f040 8290 	bne.w	800671c <main+0xa94>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80061fc:	f44f 5780 	mov.w	r7, #4096	; 0x1000
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006200:	a923      	add	r1, sp, #140	; 0x8c
 8006202:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006204:	9723      	str	r7, [sp, #140]	; 0x8c
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006206:	f007 f8ed 	bl	800d3e4 <HAL_TIM_ConfigClockSource>
 800620a:	2800      	cmp	r0, #0
 800620c:	f040 8286 	bne.w	800671c <main+0xa94>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006210:	900c      	str	r0, [sp, #48]	; 0x30
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006212:	a90c      	add	r1, sp, #48	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006214:	900e      	str	r0, [sp, #56]	; 0x38
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006216:	4628      	mov	r0, r5
 8006218:	f007 fa70 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 800621c:	2800      	cmp	r0, #0
 800621e:	f040 827d 	bne.w	800671c <main+0xa94>
	htim2.Init.Period = 15000;
 8006222:	f643 2398 	movw	r3, #15000	; 0x3a98
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006226:	60a8      	str	r0, [r5, #8]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006228:	6128      	str	r0, [r5, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800622a:	61a8      	str	r0, [r5, #24]
	htim2.Init.Period = 15000;
 800622c:	60eb      	str	r3, [r5, #12]
	htim2.Init.Prescaler = 0;
 800622e:	e9c5 6000 	strd	r6, r0, [r5]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006232:	4628      	mov	r0, r5
 8006234:	f006 fc92 	bl	800cb5c <HAL_TIM_Base_Init>
 8006238:	2800      	cmp	r0, #0
 800623a:	f040 826f 	bne.w	800671c <main+0xa94>
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800623e:	a923      	add	r1, sp, #140	; 0x8c
 8006240:	4628      	mov	r0, r5
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006242:	9723      	str	r7, [sp, #140]	; 0x8c
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8006244:	f007 f8ce 	bl	800d3e4 <HAL_TIM_ConfigClockSource>
 8006248:	4603      	mov	r3, r0
 800624a:	2800      	cmp	r0, #0
 800624c:	f040 8266 	bne.w	800671c <main+0xa94>
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006250:	a90c      	add	r1, sp, #48	; 0x30
 8006252:	4628      	mov	r0, r5
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006254:	930c      	str	r3, [sp, #48]	; 0x30
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006256:	930e      	str	r3, [sp, #56]	; 0x38
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006258:	f007 fa50 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 800625c:	4603      	mov	r3, r0
 800625e:	2800      	cmp	r0, #0
 8006260:	f040 825c 	bne.w	800671c <main+0xa94>
	htim3.Instance = TIM3;
 8006264:	482c      	ldr	r0, [pc, #176]	; (8006318 <main+0x690>)
 8006266:	4a2d      	ldr	r2, [pc, #180]	; (800631c <main+0x694>)
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006268:	931b      	str	r3, [sp, #108]	; 0x6c
	htim3.Instance = TIM3;
 800626a:	6002      	str	r2, [r0, #0]
	htim3.Init.Period = 65535;
 800626c:	f64f 72ff 	movw	r2, #65535	; 0xffff
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006270:	930b      	str	r3, [sp, #44]	; 0x2c
	TIM_IC_InitTypeDef sConfigIC = {0};
 8006272:	931f      	str	r3, [sp, #124]	; 0x7c
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006274:	6183      	str	r3, [r0, #24]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006276:	931e      	str	r3, [sp, #120]	; 0x78
	TIM_IC_InitTypeDef sConfigIC = {0};
 8006278:	9322      	str	r3, [sp, #136]	; 0x88
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800627a:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800627e:	e9c0 3301 	strd	r3, r3, [r0, #4]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006282:	e9c0 2303 	strd	r2, r3, [r0, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006286:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
	TIM_IC_InitTypeDef sConfigIC = {0};
 800628a:	e9cd 3320 	strd	r3, r3, [sp, #128]	; 0x80
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800628e:	f006 fc65 	bl	800cb5c <HAL_TIM_Base_Init>
 8006292:	2800      	cmp	r0, #0
 8006294:	f040 8242 	bne.w	800671c <main+0xa94>
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8006298:	a91b      	add	r1, sp, #108	; 0x6c
 800629a:	481f      	ldr	r0, [pc, #124]	; (8006318 <main+0x690>)
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800629c:	463e      	mov	r6, r7
 800629e:	971b      	str	r7, [sp, #108]	; 0x6c
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80062a0:	f007 f8a0 	bl	800d3e4 <HAL_TIM_ConfigClockSource>
 80062a4:	2800      	cmp	r0, #0
 80062a6:	f040 8239 	bne.w	800671c <main+0xa94>
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80062aa:	481b      	ldr	r0, [pc, #108]	; (8006318 <main+0x690>)
 80062ac:	f006 fdc2 	bl	800ce34 <HAL_TIM_IC_Init>
 80062b0:	2800      	cmp	r0, #0
 80062b2:	f040 8233 	bne.w	800671c <main+0xa94>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062b6:	9009      	str	r0, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80062b8:	a909      	add	r1, sp, #36	; 0x24
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062ba:	900b      	str	r0, [sp, #44]	; 0x2c
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80062bc:	4816      	ldr	r0, [pc, #88]	; (8006318 <main+0x690>)
 80062be:	f007 fa1d 	bl	800d6fc <HAL_TIMEx_MasterConfigSynchronization>
 80062c2:	4602      	mov	r2, r0
 80062c4:	2800      	cmp	r0, #0
 80062c6:	f040 8229 	bne.w	800671c <main+0xa94>
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80062ca:	2701      	movs	r7, #1
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80062cc:	901f      	str	r0, [sp, #124]	; 0x7c
	sConfigIC.ICFilter = 0;
 80062ce:	9022      	str	r0, [sp, #136]	; 0x88
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80062d0:	a91f      	add	r1, sp, #124	; 0x7c
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80062d2:	e9cd 7020 	strd	r7, r0, [sp, #128]	; 0x80
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80062d6:	4810      	ldr	r0, [pc, #64]	; (8006318 <main+0x690>)
 80062d8:	f006 ffa6 	bl	800d228 <HAL_TIM_IC_ConfigChannel>
 80062dc:	2800      	cmp	r0, #0
 80062de:	f040 821d 	bne.w	800671c <main+0xa94>
 80062e2:	e01d      	b.n	8006320 <main+0x698>
 80062e4:	2400a410 	.word	0x2400a410
 80062e8:	40007400 	.word	0x40007400
 80062ec:	2400a514 	.word	0x2400a514
 80062f0:	58002400 	.word	0x58002400
 80062f4:	2400ab3c 	.word	0x2400ab3c
 80062f8:	40001000 	.word	0x40001000
 80062fc:	2400abd4 	.word	0x2400abd4
 8006300:	40004800 	.word	0x40004800
 8006304:	2400aaf0 	.word	0x2400aaf0
 8006308:	40000800 	.word	0x40000800
 800630c:	2400ab88 	.word	0x2400ab88
 8006310:	40001400 	.word	0x40001400
 8006314:	2400aa58 	.word	0x2400aa58
 8006318:	2400aaa4 	.word	0x2400aaa4
 800631c:	40000400 	.word	0x40000400
	hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006320:	4ba5      	ldr	r3, [pc, #660]	; (80065b8 <main+0x930>)
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006322:	f04f 0802 	mov.w	r8, #2
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006326:	2209      	movs	r2, #9
 8006328:	4da4      	ldr	r5, [pc, #656]	; (80065bc <main+0x934>)
	hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800632a:	60d8      	str	r0, [r3, #12]
	hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800632c:	f8c3 8010 	str.w	r8, [r3, #16]
	hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006330:	f8c3 8018 	str.w	r8, [r3, #24]
	hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006334:	e9c3 0007 	strd	r0, r0, [r3, #28]
	hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8006338:	e9c3 0009 	strd	r0, r0, [r3, #36]	; 0x24
	hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800633c:	e9c3 000b 	strd	r0, r0, [r3, #44]	; 0x2c
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006340:	4618      	mov	r0, r3
	hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8006342:	e9c3 5200 	strd	r5, r2, [r3]
	if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006346:	f004 f9ef 	bl	800a728 <HAL_PCD_Init>
 800634a:	4603      	mov	r3, r0
 800634c:	2800      	cmp	r0, #0
 800634e:	f040 81e5 	bne.w	800671c <main+0xa94>
	hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64; //TODO: the MX code generator does not generate this line for ADC3?
 8006352:	4d9b      	ldr	r5, [pc, #620]	; (80065c0 <main+0x938>)
	hadc3.Instance = ADC3;
 8006354:	f44f 1210 	mov.w	r2, #2359296	; 0x240000
	ADC_ChannelConfTypeDef sConfig = {0};
 8006358:	9039      	str	r0, [sp, #228]	; 0xe4
	hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 800635a:	60ab      	str	r3, [r5, #8]
	hadc3.Init.LowPowerAutoWait = DISABLE;
 800635c:	82ab      	strh	r3, [r5, #20]
	hadc3.Init.DiscontinuousConvMode = DISABLE;
 800635e:	772b      	strb	r3, [r5, #28]
	hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8006360:	636b      	str	r3, [r5, #52]	; 0x34
	hadc3.Init.OversamplingMode = DISABLE;
 8006362:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
	hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8006366:	60ef      	str	r7, [r5, #12]
	hadc3.Init.NbrOfConversion = 2;
 8006368:	f8c5 8018 	str.w	r8, [r5, #24]
	hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800636c:	e9c5 360b 	strd	r3, r6, [r5, #44]	; 0x2c
	hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006370:	e9c5 3309 	strd	r3, r3, [r5, #36]	; 0x24
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006374:	2604      	movs	r6, #4
	hadc3.Instance = ADC3;
 8006376:	4b93      	ldr	r3, [pc, #588]	; (80065c4 <main+0x93c>)
	ADC_ChannelConfTypeDef sConfig = {0};
 8006378:	e9cd 0033 	strd	r0, r0, [sp, #204]	; 0xcc
 800637c:	e9cd 0035 	strd	r0, r0, [sp, #212]	; 0xd4
 8006380:	e9cd 0037 	strd	r0, r0, [sp, #220]	; 0xdc
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8006384:	4628      	mov	r0, r5
	hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8006386:	612e      	str	r6, [r5, #16]
	hadc3.Instance = ADC3;
 8006388:	e9c5 3200 	strd	r3, r2, [r5]
	if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800638c:	f001 fff8 	bl	8008380 <HAL_ADC_Init>
 8006390:	2800      	cmp	r0, #0
 8006392:	f040 81c3 	bne.w	800671c <main+0xa94>
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8006396:	4b8c      	ldr	r3, [pc, #560]	; (80065c8 <main+0x940>)
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8006398:	a933      	add	r1, sp, #204	; 0xcc
	sConfig.Offset = 0;
 800639a:	9038      	str	r0, [sp, #224]	; 0xe0
	sConfig.OffsetSignedSaturation = DISABLE;
 800639c:	f88d 00e5 	strb.w	r0, [sp, #229]	; 0xe5
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80063a0:	2005      	movs	r0, #5
	sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80063a2:	9333      	str	r3, [sp, #204]	; 0xcc
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80063a4:	f240 73ff 	movw	r3, #2047	; 0x7ff
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80063a8:	9637      	str	r6, [sp, #220]	; 0xdc
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80063aa:	f8cd a0d0 	str.w	sl, [sp, #208]	; 0xd0
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80063ae:	e9cd 0335 	strd	r0, r3, [sp, #212]	; 0xd4
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80063b2:	4628      	mov	r0, r5
 80063b4:	f001 f994 	bl	80076e0 <HAL_ADC_ConfigChannel>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	f040 81af 	bne.w	800671c <main+0xa94>
	sConfig.Channel = ADC_CHANNEL_VREFINT;
 80063be:	4a83      	ldr	r2, [pc, #524]	; (80065cc <main+0x944>)
	sConfig.Rank = ADC_REGULAR_RANK_2;
 80063c0:	230c      	movs	r3, #12
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80063c2:	a933      	add	r1, sp, #204	; 0xcc
 80063c4:	4628      	mov	r0, r5
	sConfig.Rank = ADC_REGULAR_RANK_2;
 80063c6:	e9cd 2333 	strd	r2, r3, [sp, #204]	; 0xcc
	if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80063ca:	f001 f989 	bl	80076e0 <HAL_ADC_ConfigChannel>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	f040 81a4 	bne.w	800671c <main+0xa94>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80063d4:	487e      	ldr	r0, [pc, #504]	; (80065d0 <main+0x948>)
 80063d6:	6943      	ldr	r3, [r0, #20]
 80063d8:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 80063dc:	d124      	bne.n	8006428 <main+0x7a0>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80063de:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80063e2:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 80063e6:	f8d0 6080 	ldr.w	r6, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80063ea:	f643 77e0 	movw	r7, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80063ee:	f3c6 354e 	ubfx	r5, r6, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80063f2:	f3c6 06c9 	ubfx	r6, r6, #3, #10
 80063f6:	016d      	lsls	r5, r5, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80063f8:	ea05 0107 	and.w	r1, r5, r7
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80063fc:	4633      	mov	r3, r6
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80063fe:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8006402:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8006404:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8006408:	1c5a      	adds	r2, r3, #1
 800640a:	d1f8      	bne.n	80063fe <main+0x776>
    } while(sets-- != 0U);
 800640c:	3d20      	subs	r5, #32
 800640e:	f115 0f20 	cmn.w	r5, #32
 8006412:	d1f1      	bne.n	80063f8 <main+0x770>
 8006414:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8006418:	6943      	ldr	r3, [r0, #20]
 800641a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800641e:	6143      	str	r3, [r0, #20]
 8006420:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8006424:	f3bf 8f6f 	isb	sy
	TU_ASSERT(tusb_init());
 8006428:	f00b fd44 	bl	8011eb4 <tusb_init>
 800642c:	b950      	cbnz	r0, 8006444 <main+0x7bc>
 800642e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8006432:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8006436:	07db      	lsls	r3, r3, #31
 8006438:	d500      	bpl.n	800643c <main+0x7b4>
 800643a:	be00      	bkpt	0x0000
}
 800643c:	2000      	movs	r0, #0
 800643e:	b05b      	add	sp, #364	; 0x16c
 8006440:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	MX_TIM6_Init_Custom_Rate();
 8006444:	f7ff fbfa 	bl	8005c3c <MX_TIM6_Init_Custom_Rate>
	if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8006448:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800644c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006450:	4860      	ldr	r0, [pc, #384]	; (80065d4 <main+0x94c>)
 8006452:	f002 f8a3 	bl	800859c <HAL_ADCEx_Calibration_Start>
 8006456:	2800      	cmp	r0, #0
 8006458:	f040 8160 	bne.w	800671c <main+0xa94>
	if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 800645c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006460:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006464:	485c      	ldr	r0, [pc, #368]	; (80065d8 <main+0x950>)
 8006466:	f002 f899 	bl	800859c <HAL_ADCEx_Calibration_Start>
 800646a:	2800      	cmp	r0, #0
 800646c:	f040 8156 	bne.w	800671c <main+0xa94>
	if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET_LINEARITY, ADC_SINGLE_ENDED) != HAL_OK)
 8006470:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006474:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006478:	4851      	ldr	r0, [pc, #324]	; (80065c0 <main+0x938>)
 800647a:	f002 f88f 	bl	800859c <HAL_ADCEx_Calibration_Start>
 800647e:	4605      	mov	r5, r0
 8006480:	2800      	cmp	r0, #0
 8006482:	f040 814b 	bne.w	800671c <main+0xa94>
	HAL_Delay(1);
 8006486:	2001      	movs	r0, #1
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8006488:	4f54      	ldr	r7, [pc, #336]	; (80065dc <main+0x954>)
	AMindex  = LSBindex = 1;
 800648a:	4606      	mov	r6, r0
	HAL_Delay(1);
 800648c:	f000 fed2 	bl	8007234 <HAL_Delay>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8006490:	4629      	mov	r1, r5
 8006492:	4853      	ldr	r0, [pc, #332]	; (80065e0 <main+0x958>)
 8006494:	f006 fe68 	bl	800d168 <HAL_TIM_Encoder_Start>
	RXVolume= 0.1;
 8006498:	4b52      	ldr	r3, [pc, #328]	; (80065e4 <main+0x95c>)
 800649a:	4a53      	ldr	r2, [pc, #332]	; (80065e8 <main+0x960>)
	SetFstep(2);
 800649c:	2002      	movs	r0, #2
	RXVolume= 0.1;
 800649e:	601a      	str	r2, [r3, #0]
	SetFstep(2);
 80064a0:	f7fb fc8e 	bl	8001dc0 <SetFstep>
	cwpitch = CWPITCH;
 80064a4:	4b51      	ldr	r3, [pc, #324]	; (80065ec <main+0x964>)
	meanavg = 0.f;
 80064a6:	2100      	movs	r1, #0
	cwpitch = CWPITCH;
 80064a8:	4a51      	ldr	r2, [pc, #324]	; (80065f0 <main+0x968>)
	CarrierEnable(0);
 80064aa:	4628      	mov	r0, r5
	cwpitch = CWPITCH;
 80064ac:	601a      	str	r2, [r3, #0]
	meanavg = 0.f;
 80064ae:	4a51      	ldr	r2, [pc, #324]	; (80065f4 <main+0x96c>)
	os_time = 0;
 80064b0:	4b51      	ldr	r3, [pc, #324]	; (80065f8 <main+0x970>)
	meanavg = 0.f;
 80064b2:	6011      	str	r1, [r2, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 80064b4:	4a51      	ldr	r2, [pc, #324]	; (80065fc <main+0x974>)
 80064b6:	4952      	ldr	r1, [pc, #328]	; (8006600 <main+0x978>)
	os_time = 0;
 80064b8:	601d      	str	r5, [r3, #0]
	Qfactor = 0.987f;         // Q factor for the CW peak filter
 80064ba:	6011      	str	r1, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 80064bc:	f04f 3101 	mov.w	r1, #16843009	; 0x1010101
	Muted   = false;
 80064c0:	4a50      	ldr	r2, [pc, #320]	; (8006604 <main+0x97c>)
	AGC_decay[Fast] = 0.9995f;
 80064c2:	4b51      	ldr	r3, [pc, #324]	; (8006608 <main+0x980>)
	Muted   = false;
 80064c4:	7015      	strb	r5, [r2, #0]
	AMindex  = LSBindex = 1;
 80064c6:	4a51      	ldr	r2, [pc, #324]	; (800660c <main+0x984>)
 80064c8:	8016      	strh	r6, [r2, #0]
 80064ca:	4a51      	ldr	r2, [pc, #324]	; (8006610 <main+0x988>)
 80064cc:	8016      	strh	r6, [r2, #0]
	USBindex = CWindex  = 1;
 80064ce:	4a51      	ldr	r2, [pc, #324]	; (8006614 <main+0x98c>)
 80064d0:	8016      	strh	r6, [r2, #0]
 80064d2:	4a51      	ldr	r2, [pc, #324]	; (8006618 <main+0x990>)
 80064d4:	8016      	strh	r6, [r2, #0]
	bw[AM]   = bw[LSB]  = Wide;
 80064d6:	4a51      	ldr	r2, [pc, #324]	; (800661c <main+0x994>)
 80064d8:	6011      	str	r1, [r2, #0]
	agc[AM]  = agc[LSB] = Slow;
 80064da:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
 80064de:	4a50      	ldr	r2, [pc, #320]	; (8006620 <main+0x998>)
 80064e0:	6011      	str	r1, [r2, #0]
	AGC_decay[Fast] = 0.9995f;
 80064e2:	4a50      	ldr	r2, [pc, #320]	; (8006624 <main+0x99c>)
 80064e4:	601a      	str	r2, [r3, #0]
	AGC_decay[Slow] = 0.99995f;
 80064e6:	4a50      	ldr	r2, [pc, #320]	; (8006628 <main+0x9a0>)
 80064e8:	605a      	str	r2, [r3, #4]
	Hangcount[Fast] = 2;
 80064ea:	4b50      	ldr	r3, [pc, #320]	; (800662c <main+0x9a4>)
 80064ec:	4a50      	ldr	r2, [pc, #320]	; (8006630 <main+0x9a8>)
 80064ee:	601a      	str	r2, [r3, #0]
	AgcThreshold    = 1.92e-4f;
 80064f0:	4b50      	ldr	r3, [pc, #320]	; (8006634 <main+0x9ac>)
 80064f2:	4a51      	ldr	r2, [pc, #324]	; (8006638 <main+0x9b0>)
 80064f4:	601a      	str	r2, [r3, #0]
	pk = 0.02f;
 80064f6:	4b51      	ldr	r3, [pc, #324]	; (800663c <main+0x9b4>)
 80064f8:	4a51      	ldr	r2, [pc, #324]	; (8006640 <main+0x9b8>)
 80064fa:	601a      	str	r2, [r3, #0]
	SDRAudioPtr = 256;
 80064fc:	f44f 7280 	mov.w	r2, #256	; 0x100
	HAdc1 = &hadc1;
 8006500:	4b50      	ldr	r3, [pc, #320]	; (8006644 <main+0x9bc>)
 8006502:	601c      	str	r4, [r3, #0]
	SDRAudioPtr = 256;
 8006504:	4b50      	ldr	r3, [pc, #320]	; (8006648 <main+0x9c0>)
 8006506:	601a      	str	r2, [r3, #0]
	SamplingRate = ((128000000) / 4) * 2 / 8.f;//ADC Clock /async div * 2 ADC channels /8 cycles for 12 bit ADC
 8006508:	4b50      	ldr	r3, [pc, #320]	; (800664c <main+0x9c4>)
 800650a:	603b      	str	r3, [r7, #0]
	CarrierEnable(0);
 800650c:	f7fe fecc 	bl	80052a8 <CarrierEnable>
	TXSwitch(0);
 8006510:	4628      	mov	r0, r5
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 8006512:	f44f 6500 	mov.w	r5, #2048	; 0x800
	TXSwitch(0);
 8006516:	f7fe fe5f 	bl	80051d8 <TXSwitch>
	__HAL_RCC_PLL2_DISABLE();
 800651a:	4b4d      	ldr	r3, [pc, #308]	; (8006650 <main+0x9c8>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 800651c:	221a      	movs	r2, #26
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800651e:	ed97 7a00 	vldr	s14, [r7]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006522:	494c      	ldr	r1, [pc, #304]	; (8006654 <main+0x9cc>)
	DivN2 = (((uint64_t)FHz * 24 * 4 * 0x2000) / (uint64_t)25000000) >> 13;
 8006524:	9202      	str	r2, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006526:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	__HAL_RCC_PLL2_DISABLE();
 800652a:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800652c:	eddf 6a4a 	vldr	s13, [pc, #296]	; 8006658 <main+0x9d0>
	__HAL_RCC_PLL2_DISABLE();
 8006530:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
	CWThreshold = 0.01;
 8006534:	4849      	ldr	r0, [pc, #292]	; (800665c <main+0x9d4>)
	__HAL_RCC_PLL2_DISABLE();
 8006536:	601a      	str	r2, [r3, #0]
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006538:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800653a:	f422 327c 	bic.w	r2, r2, #258048	; 0x3f000
 800653e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006542:	ed9f 5b1b 	vldr	d5, [pc, #108]	; 80065b0 <main+0x928>
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 8006546:	629a      	str	r2, [r3, #40]	; 0x28
 8006548:	9a02      	ldr	r2, [sp, #8]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800654a:	ee27 7b05 	vmul.f64	d7, d7, d5
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800654e:	3a01      	subs	r2, #1
 8006550:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006554:	4311      	orrs	r1, r2
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 8006556:	eeb7 7bc7 	vcvt.f32.f64	s14, d7
	__HAL_RCC_PLL2_CONFIG(4, DivN2, 24, 2, 2);
 800655a:	6399      	str	r1, [r3, #56]	; 0x38
	__HAL_RCC_PLL2_ENABLE();
 800655c:	681a      	ldr	r2, [r3, #0]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800655e:	ee67 7a26 	vmul.f32	s15, s14, s13
	__HAL_RCC_PLL2_ENABLE();
 8006562:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006566:	601a      	str	r2, [r3, #0]
	CWThreshold = 0.01;
 8006568:	4a3d      	ldr	r2, [pc, #244]	; (8006660 <main+0x9d8>)
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 800656a:	4b3e      	ldr	r3, [pc, #248]	; (8006664 <main+0x9dc>)
	CWThreshold = 0.01;
 800656c:	6002      	str	r2, [r0, #0]
	SamplingRate += SamplingRate * XTAL_F_ERROR / 2.0;
 800656e:	ed87 7a00 	vstr	s14, [r7]
	AudioRate = SamplingRate / 4 /16.f / 4.f; //First decimation was 16, now is 64
 8006572:	edc3 7a00 	vstr	s15, [r3]
	SDR_compute_IIR_parms();  // compute the IIR parms for the CW peak filter
 8006576:	f7fc fce9 	bl	8002f4c <SDR_compute_IIR_parms>
	arc = arm_fir_decimate_init_f32(&SfirR, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1R, BSIZE*4);
 800657a:	493b      	ldr	r1, [pc, #236]	; (8006668 <main+0x9e0>)
 800657c:	2204      	movs	r2, #4
 800657e:	4f3b      	ldr	r7, [pc, #236]	; (800666c <main+0x9e4>)
 8006580:	4b3b      	ldr	r3, [pc, #236]	; (8006670 <main+0x9e8>)
 8006582:	483c      	ldr	r0, [pc, #240]	; (8006674 <main+0x9ec>)
 8006584:	e9cd 1500 	strd	r1, r5, [sp]
 8006588:	2140      	movs	r1, #64	; 0x40
 800658a:	f7fa ff8d 	bl	80014a8 <arm_fir_decimate_init_f32>
 800658e:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 8006590:	b100      	cbz	r0, 8006594 <main+0x90c>
 8006592:	e7fe      	b.n	8006592 <main+0x90a>
	arc = arm_fir_decimate_init_f32(&SfirI, NUMFIRCOEFS, 4, FIRcoefs, FIRstate1I, BSIZE*4);
 8006594:	4a38      	ldr	r2, [pc, #224]	; (8006678 <main+0x9f0>)
 8006596:	2140      	movs	r1, #64	; 0x40
 8006598:	4b35      	ldr	r3, [pc, #212]	; (8006670 <main+0x9e8>)
 800659a:	4838      	ldr	r0, [pc, #224]	; (800667c <main+0x9f4>)
 800659c:	e9cd 2500 	strd	r2, r5, [sp]
 80065a0:	2204      	movs	r2, #4
 80065a2:	f7fa ff81 	bl	80014a8 <arm_fir_decimate_init_f32>
 80065a6:	4604      	mov	r4, r0
 80065a8:	7038      	strb	r0, [r7, #0]
	while(arc != ARM_MATH_SUCCESS)
 80065aa:	2800      	cmp	r0, #0
 80065ac:	d068      	beq.n	8006680 <main+0x9f8>
 80065ae:	e7fe      	b.n	80065ae <main+0x926>
 80065b0:	8f04fefd 	.word	0x8f04fefd
 80065b4:	3feffff9 	.word	0x3feffff9
 80065b8:	2400a54c 	.word	0x2400a54c
 80065bc:	40080000 	.word	0x40080000
 80065c0:	2400a3a8 	.word	0x2400a3a8
 80065c4:	58026000 	.word	0x58026000
 80065c8:	cb840000 	.word	0xcb840000
 80065cc:	cfb80000 	.word	0xcfb80000
 80065d0:	e000ed00 	.word	0xe000ed00
 80065d4:	2400a2e0 	.word	0x2400a2e0
 80065d8:	2400a344 	.word	0x2400a344
 80065dc:	24006134 	.word	0x24006134
 80065e0:	2400aaf0 	.word	0x2400aaf0
 80065e4:	24006128 	.word	0x24006128
 80065e8:	3dcccccd 	.word	0x3dcccccd
 80065ec:	24007ad8 	.word	0x24007ad8
 80065f0:	44228000 	.word	0x44228000
 80065f4:	2400ac78 	.word	0x2400ac78
 80065f8:	2400afa8 	.word	0x2400afa8
 80065fc:	24006124 	.word	0x24006124
 8006600:	3f7cac08 	.word	0x3f7cac08
 8006604:	2400611a 	.word	0x2400611a
 8006608:	240006a8 	.word	0x240006a8
 800660c:	24006110 	.word	0x24006110
 8006610:	240006b0 	.word	0x240006b0
 8006614:	24000ec8 	.word	0x24000ec8
 8006618:	240061a4 	.word	0x240061a4
 800661c:	24007ad0 	.word	0x24007ad0
 8006620:	24007ac0 	.word	0x24007ac0
 8006624:	3f7fdf3b 	.word	0x3f7fdf3b
 8006628:	3f7ffcb9 	.word	0x3f7ffcb9
 800662c:	240050fc 	.word	0x240050fc
 8006630:	001e0002 	.word	0x001e0002
 8006634:	240006b4 	.word	0x240006b4
 8006638:	3949539c 	.word	0x3949539c
 800663c:	2400afac 	.word	0x2400afac
 8006640:	3ca3d70a 	.word	0x3ca3d70a
 8006644:	240050f8 	.word	0x240050f8
 8006648:	2400612c 	.word	0x2400612c
 800664c:	4af42400 	.word	0x4af42400
 8006650:	58024400 	.word	0x58024400
 8006654:	01012e00 	.word	0x01012e00
 8006658:	3b800000 	.word	0x3b800000
 800665c:	24000ec4 	.word	0x24000ec4
 8006660:	3c23d70a 	.word	0x3c23d70a
 8006664:	24000ec0 	.word	0x24000ec0
 8006668:	24002fe4 	.word	0x24002fe4
 800666c:	24007ac4 	.word	0x24007ac4
 8006670:	24000210 	.word	0x24000210
 8006674:	24006148 	.word	0x24006148
 8006678:	24000ee8 	.word	0x24000ee8
 800667c:	2400613c 	.word	0x2400613c
	Load_Presets();
 8006680:	f7fb f9cc 	bl	8001a1c <Load_Presets>
	Tune_Preset(1);      // Set the initial tuning to Preset 1
 8006684:	4630      	mov	r0, r6
 8006686:	f7fb fab1 	bl	8001bec <Tune_Preset>
	keyerState = IDLE;
 800668a:	4a25      	ldr	r2, [pc, #148]	; (8006720 <main+0xa98>)
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 800668c:	4b25      	ldr	r3, [pc, #148]	; (8006724 <main+0xa9c>)
	keyer_speed = 15;
 800668e:	200f      	movs	r0, #15
	keyerState = IDLE;
 8006690:	7014      	strb	r4, [r2, #0]
	keyerControl = IAMBICB;      // Or 0 for IAMBICA
 8006692:	2210      	movs	r2, #16
 8006694:	701a      	strb	r2, [r3, #0]
	keyer_speed = 15;
 8006696:	4b24      	ldr	r3, [pc, #144]	; (8006728 <main+0xaa0>)
 8006698:	6018      	str	r0, [r3, #0]
	loadWPM(keyer_speed);        // Fix speed at 15 WPM
 800669a:	f7fa ff1f 	bl	80014dc <loadWPM>
	keyer_mode = 1; //->  iambic
 800669e:	4a23      	ldr	r2, [pc, #140]	; (800672c <main+0xaa4>)
	txdelay = 10;
 80066a0:	200a      	movs	r0, #10
	if (!DisableDisplay)
 80066a2:	4b23      	ldr	r3, [pc, #140]	; (8006730 <main+0xaa8>)
	keyer_mode = 1; //->  iambic
 80066a4:	7016      	strb	r6, [r2, #0]
	keyer_swap = 0; //->  DI/DAH
 80066a6:	4a23      	ldr	r2, [pc, #140]	; (8006734 <main+0xaac>)
	txdelay = 10;
 80066a8:	4923      	ldr	r1, [pc, #140]	; (8006738 <main+0xab0>)
	keyer_swap = 0; //->  DI/DAH
 80066aa:	7014      	strb	r4, [r2, #0]
	if (!DisableDisplay)
 80066ac:	781b      	ldrb	r3, [r3, #0]
	TxPowerOut = MID_POWER_OUT;
 80066ae:	4a23      	ldr	r2, [pc, #140]	; (800673c <main+0xab4>)
	txdelay = 10;
 80066b0:	7008      	strb	r0, [r1, #0]
	TxPowerOut = MID_POWER_OUT;
 80066b2:	6015      	str	r5, [r2, #0]
	if (!DisableDisplay)
 80066b4:	b90b      	cbnz	r3, 80066ba <main+0xa32>
 80066b6:	f7fd ffa5 	bl	8004604 <DisplayStatus.part.0>
	if (HAL_ADCEx_MultiModeStart_DMA(&hadc1,
 80066ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80066be:	4920      	ldr	r1, [pc, #128]	; (8006740 <main+0xab8>)
 80066c0:	4820      	ldr	r0, [pc, #128]	; (8006744 <main+0xabc>)
 80066c2:	f001 ffbd 	bl	8008640 <HAL_ADCEx_MultiModeStart_DMA>
 80066c6:	bb48      	cbnz	r0, 800671c <main+0xa94>
	if (HAL_TIM_Base_Start_IT(&htim7) != HAL_OK)
 80066c8:	481f      	ldr	r0, [pc, #124]	; (8006748 <main+0xac0>)
 80066ca:	f006 fb55 	bl	800cd78 <HAL_TIM_Base_Start_IT>
 80066ce:	4604      	mov	r4, r0
 80066d0:	bb20      	cbnz	r0, 800671c <main+0xa94>
	HAL_TIM_Base_Start(&htim6);
 80066d2:	481e      	ldr	r0, [pc, #120]	; (800674c <main+0xac4>)
 80066d4:	f006 faf8 	bl	800ccc8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim2);
 80066d8:	481d      	ldr	r0, [pc, #116]	; (8006750 <main+0xac8>)
 80066da:	f006 faf5 	bl	800ccc8 <HAL_TIM_Base_Start>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80066de:	4621      	mov	r1, r4
 80066e0:	481c      	ldr	r0, [pc, #112]	; (8006754 <main+0xacc>)
 80066e2:	f002 f9b5 	bl	8008a50 <HAL_DAC_Start>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*)AudioOut, BSIZE * 2, DAC_ALIGN_12B_R);
 80066e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80066ea:	4a1b      	ldr	r2, [pc, #108]	; (8006758 <main+0xad0>)
 80066ec:	4621      	mov	r1, r4
 80066ee:	4819      	ldr	r0, [pc, #100]	; (8006754 <main+0xacc>)
 80066f0:	9400      	str	r4, [sp, #0]
 80066f2:	f002 f9e1 	bl	8008ab8 <HAL_DAC_Start_DMA>
	HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80066f6:	4620      	mov	r0, r4
 80066f8:	f000 fdb4 	bl	8007264 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 80066fc:	2110      	movs	r1, #16
 80066fe:	4815      	ldr	r0, [pc, #84]	; (8006754 <main+0xacc>)
 8006700:	f002 f9a6 	bl	8008a50 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0); // TX gate bias
 8006704:	4623      	mov	r3, r4
 8006706:	4622      	mov	r2, r4
 8006708:	2110      	movs	r1, #16
 800670a:	4812      	ldr	r0, [pc, #72]	; (8006754 <main+0xacc>)
 800670c:	f002 fa60 	bl	8008bd0 <HAL_DAC_SetValue>
		UserInput();
 8006710:	f7fe feee 	bl	80054f0 <UserInput>
		HAL_Delay(50);
 8006714:	2032      	movs	r0, #50	; 0x32
 8006716:	f000 fd8d 	bl	8007234 <HAL_Delay>
	while (1)
 800671a:	e7f9      	b.n	8006710 <main+0xa88>
		Error_Handler();
 800671c:	f7fe fe22 	bl	8005364 <Error_Handler>
 8006720:	2400ac69 	.word	0x2400ac69
 8006724:	2400ac68 	.word	0x2400ac68
 8006728:	2400ac6c 	.word	0x2400ac6c
 800672c:	2400ac6a 	.word	0x2400ac6a
 8006730:	24000ee4 	.word	0x24000ee4
 8006734:	2400ac70 	.word	0x2400ac70
 8006738:	2400c749 	.word	0x2400c749
 800673c:	24006198 	.word	0x24006198
 8006740:	240072c0 	.word	0x240072c0
 8006744:	2400a2e0 	.word	0x2400a2e0
 8006748:	2400ab88 	.word	0x2400ab88
 800674c:	2400ab3c 	.word	0x2400ab3c
 8006750:	2400aa58 	.word	0x2400aa58
 8006754:	2400a410 	.word	0x2400a410
 8006758:	240006c0 	.word	0x240006c0

0800675c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800675c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800675e:	4c18      	ldr	r4, [pc, #96]	; (80067c0 <HAL_MspInit+0x64>)

  /* System interrupt init*/
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006760:	2102      	movs	r1, #2
{
 8006762:	b082      	sub	sp, #8
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 8006764:	2200      	movs	r2, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006766:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800676a:	f06f 0004 	mvn.w	r0, #4
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800676e:	430b      	orrs	r3, r1
 8006770:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8006774:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8006778:	400b      	ands	r3, r1
 800677a:	9300      	str	r3, [sp, #0]
 800677c:	9b00      	ldr	r3, [sp, #0]
  HAL_NVIC_SetPriority(SVCall_IRQn, 2, 0);
 800677e:	f002 f8ef 	bl	8008960 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* HSEM1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM1_IRQn, 0, 0);
 8006782:	2200      	movs	r2, #0
 8006784:	207d      	movs	r0, #125	; 0x7d
 8006786:	4611      	mov	r1, r2
 8006788:	f002 f8ea 	bl	8008960 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM1_IRQn);
 800678c:	207d      	movs	r0, #125	; 0x7d
 800678e:	f002 f925 	bl	80089dc <HAL_NVIC_EnableIRQ>

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8006792:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 8006796:	2020      	movs	r0, #32
  __HAL_RCC_VREF_CLK_ENABLE();
 8006798:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800679c:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 80067a0:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 80067a4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	9b01      	ldr	r3, [sp, #4]
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE2);
 80067ac:	f000 fd5a 	bl	8007264 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80067b0:	f000 fd6c 	bl	800728c <HAL_SYSCFG_EnableVREFBUF>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80067b4:	2000      	movs	r0, #0

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80067b6:	b002      	add	sp, #8
 80067b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80067bc:	f000 bd5c 	b.w	8007278 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
 80067c0:	58024400 	.word	0x58024400

080067c4 <HAL_ADC_MspInit>:
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hadc->Instance==ADC1)
 80067c4:	4956      	ldr	r1, [pc, #344]	; (8006920 <HAL_ADC_MspInit+0x15c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067c6:	2300      	movs	r3, #0
  if(hadc->Instance==ADC1)
 80067c8:	6802      	ldr	r2, [r0, #0]
{
 80067ca:	b570      	push	{r4, r5, r6, lr}
  if(hadc->Instance==ADC1)
 80067cc:	428a      	cmp	r2, r1
{
 80067ce:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067d0:	e9cd 3306 	strd	r3, r3, [sp, #24]
 80067d4:	9308      	str	r3, [sp, #32]
 80067d6:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  if(hadc->Instance==ADC1)
 80067da:	d02d      	beq.n	8006838 <HAL_ADC_MspInit+0x74>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(hadc->Instance==ADC2)
 80067dc:	4b51      	ldr	r3, [pc, #324]	; (8006924 <HAL_ADC_MspInit+0x160>)
 80067de:	429a      	cmp	r2, r3
 80067e0:	d005      	beq.n	80067ee <HAL_ADC_MspInit+0x2a>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(hadc->Instance==ADC3)
 80067e2:	4b51      	ldr	r3, [pc, #324]	; (8006928 <HAL_ADC_MspInit+0x164>)
 80067e4:	429a      	cmp	r2, r3
 80067e6:	f000 8088 	beq.w	80068fa <HAL_ADC_MspInit+0x136>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80067ea:	b00c      	add	sp, #48	; 0x30
 80067ec:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 80067ee:	4a4f      	ldr	r2, [pc, #316]	; (800692c <HAL_ADC_MspInit+0x168>)
 80067f0:	6813      	ldr	r3, [r2, #0]
 80067f2:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80067f4:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 80067f6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80067f8:	d071      	beq.n	80068de <HAL_ADC_MspInit+0x11a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067fa:	4b4d      	ldr	r3, [pc, #308]	; (8006930 <HAL_ADC_MspInit+0x16c>)
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80067fc:	2402      	movs	r4, #2
 80067fe:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006800:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006802:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006806:	484b      	ldr	r0, [pc, #300]	; (8006934 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006808:	f042 0202 	orr.w	r2, r2, #2
 800680c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006814:	f003 0302 	and.w	r3, r3, #2
 8006818:	9304      	str	r3, [sp, #16]
 800681a:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800681c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006820:	f003 fdb6 	bl	800a390 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8006824:	2200      	movs	r2, #0
 8006826:	2012      	movs	r0, #18
 8006828:	4611      	mov	r1, r2
 800682a:	f002 f899 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800682e:	2012      	movs	r0, #18
 8006830:	f002 f8d4 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006834:	b00c      	add	sp, #48	; 0x30
 8006836:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006838:	4a3c      	ldr	r2, [pc, #240]	; (800692c <HAL_ADC_MspInit+0x168>)
 800683a:	4604      	mov	r4, r0
 800683c:	6813      	ldr	r3, [r2, #0]
 800683e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006840:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8006842:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8006844:	d03d      	beq.n	80068c2 <HAL_ADC_MspInit+0xfe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006846:	4b3a      	ldr	r3, [pc, #232]	; (8006930 <HAL_ADC_MspInit+0x16c>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006848:	a906      	add	r1, sp, #24
 800684a:	483a      	ldr	r0, [pc, #232]	; (8006934 <HAL_ADC_MspInit+0x170>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800684c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    hdma_adc1.Instance = DMA1_Stream0;
 8006850:	4d39      	ldr	r5, [pc, #228]	; (8006938 <HAL_ADC_MspInit+0x174>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006852:	f042 0202 	orr.w	r2, r2, #2
 8006856:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800685a:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800685c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006860:	f003 0302 	and.w	r3, r3, #2
 8006864:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006866:	2303      	movs	r3, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006868:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800686a:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800686e:	f003 fd8f 	bl	800a390 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Stream0;
 8006872:	4932      	ldr	r1, [pc, #200]	; (800693c <HAL_ADC_MspInit+0x178>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8006874:	2209      	movs	r2, #9
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006876:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006878:	4628      	mov	r0, r5
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800687a:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800687c:	e9c5 1200 	strd	r1, r2, [r5]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006880:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006884:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006888:	e9c5 3302 	strd	r3, r3, [r5, #8]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800688c:	e9c5 1204 	strd	r1, r2, [r5, #16]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006890:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006894:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8006898:	e9c5 2306 	strd	r2, r3, [r5, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800689c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80068a0:	622b      	str	r3, [r5, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80068a2:	f002 fbaf 	bl	8009004 <HAL_DMA_Init>
 80068a6:	2800      	cmp	r0, #0
 80068a8:	d137      	bne.n	800691a <HAL_ADC_MspInit+0x156>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80068aa:	2200      	movs	r2, #0
 80068ac:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80068ae:	64e5      	str	r5, [r4, #76]	; 0x4c
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80068b0:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80068b2:	63ac      	str	r4, [r5, #56]	; 0x38
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80068b4:	f002 f854 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80068b8:	2012      	movs	r0, #18
 80068ba:	f002 f88f 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 80068be:	b00c      	add	sp, #48	; 0x30
 80068c0:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_ADC12_CLK_ENABLE();
 80068c2:	4b1b      	ldr	r3, [pc, #108]	; (8006930 <HAL_ADC_MspInit+0x16c>)
 80068c4:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80068c8:	f042 0220 	orr.w	r2, r2, #32
 80068cc:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80068d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80068d4:	f003 0320 	and.w	r3, r3, #32
 80068d8:	9301      	str	r3, [sp, #4]
 80068da:	9b01      	ldr	r3, [sp, #4]
 80068dc:	e7b3      	b.n	8006846 <HAL_ADC_MspInit+0x82>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80068de:	4b14      	ldr	r3, [pc, #80]	; (8006930 <HAL_ADC_MspInit+0x16c>)
 80068e0:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80068e4:	f042 0220 	orr.w	r2, r2, #32
 80068e8:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 80068ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80068f0:	f003 0320 	and.w	r3, r3, #32
 80068f4:	9303      	str	r3, [sp, #12]
 80068f6:	9b03      	ldr	r3, [sp, #12]
 80068f8:	e77f      	b.n	80067fa <HAL_ADC_MspInit+0x36>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80068fa:	f5a3 53e0 	sub.w	r3, r3, #7168	; 0x1c00
 80068fe:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006902:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8006906:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800690a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800690e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006912:	9305      	str	r3, [sp, #20]
 8006914:	9b05      	ldr	r3, [sp, #20]
}
 8006916:	b00c      	add	sp, #48	; 0x30
 8006918:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 800691a:	f7fe fd23 	bl	8005364 <Error_Handler>
 800691e:	e7c4      	b.n	80068aa <HAL_ADC_MspInit+0xe6>
 8006920:	40022000 	.word	0x40022000
 8006924:	40022100 	.word	0x40022100
 8006928:	58026000 	.word	0x58026000
 800692c:	2400c754 	.word	0x2400c754
 8006930:	58024400 	.word	0x58024400
 8006934:	58020400 	.word	0x58020400
 8006938:	2400a424 	.word	0x2400a424
 800693c:	40020010 	.word	0x40020010

08006940 <HAL_DAC_MspInit>:
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hdac->Instance==DAC1)
 8006940:	4b2c      	ldr	r3, [pc, #176]	; (80069f4 <HAL_DAC_MspInit+0xb4>)
 8006942:	6802      	ldr	r2, [r0, #0]
{
 8006944:	b570      	push	{r4, r5, r6, lr}
  if(hdac->Instance==DAC1)
 8006946:	429a      	cmp	r2, r3
{
 8006948:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800694a:	f04f 0400 	mov.w	r4, #0
 800694e:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8006952:	9404      	str	r4, [sp, #16]
 8006954:	e9cd 4405 	strd	r4, r4, [sp, #20]
  if(hdac->Instance==DAC1)
 8006958:	d001      	beq.n	800695e <HAL_DAC_MspInit+0x1e>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 800695a:	b008      	add	sp, #32
 800695c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800695e:	4b26      	ldr	r3, [pc, #152]	; (80069f8 <HAL_DAC_MspInit+0xb8>)
 8006960:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006962:	a902      	add	r1, sp, #8
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 8006964:	4e25      	ldr	r6, [pc, #148]	; (80069fc <HAL_DAC_MspInit+0xbc>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8006966:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800696a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800696e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006972:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006976:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 800697a:	9200      	str	r2, [sp, #0]
 800697c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800697e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006982:	f042 0201 	orr.w	r2, r2, #1
 8006986:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800698a:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800698c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006990:	f003 0301 	and.w	r3, r3, #1
 8006994:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006996:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006998:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800699a:	4819      	ldr	r0, [pc, #100]	; (8006a00 <HAL_DAC_MspInit+0xc0>)
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800699c:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069a0:	f003 fcf6 	bl	800a390 <HAL_GPIO_Init>
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80069a4:	4a17      	ldr	r2, [pc, #92]	; (8006a04 <HAL_DAC_MspInit+0xc4>)
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80069a6:	2343      	movs	r3, #67	; 0x43
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80069a8:	4630      	mov	r0, r6
    hdma_dac1_ch1.Instance = DMA1_Stream1;
 80069aa:	6032      	str	r2, [r6, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80069ac:	2240      	movs	r2, #64	; 0x40
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1;
 80069ae:	6073      	str	r3, [r6, #4]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80069b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80069b4:	60b2      	str	r2, [r6, #8]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80069b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80069ba:	6133      	str	r3, [r6, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80069bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80069c0:	60f4      	str	r4, [r6, #12]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80069c2:	6234      	str	r4, [r6, #32]
    hdma_dac1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80069c4:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80069c6:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80069ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80069ce:	61f3      	str	r3, [r6, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80069d0:	f002 fb18 	bl	8009004 <HAL_DMA_Init>
 80069d4:	b958      	cbnz	r0, 80069ee <HAL_DAC_MspInit+0xae>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80069d6:	2200      	movs	r2, #0
 80069d8:	2101      	movs	r1, #1
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80069da:	60ae      	str	r6, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80069dc:	2036      	movs	r0, #54	; 0x36
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80069de:	63b5      	str	r5, [r6, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80069e0:	f001 ffbe 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80069e4:	2036      	movs	r0, #54	; 0x36
 80069e6:	f001 fff9 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 80069ea:	b008      	add	sp, #32
 80069ec:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80069ee:	f7fe fcb9 	bl	8005364 <Error_Handler>
 80069f2:	e7f0      	b.n	80069d6 <HAL_DAC_MspInit+0x96>
 80069f4:	40007400 	.word	0x40007400
 80069f8:	58024400 	.word	0x58024400
 80069fc:	2400a49c 	.word	0x2400a49c
 8006a00:	58020000 	.word	0x58020000
 8006a04:	40020028 	.word	0x40020028

08006a08 <HAL_LPTIM_MspInit>:
* @retval None
*/
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hlptim->Instance==LPTIM2)
 8006a08:	4a1b      	ldr	r2, [pc, #108]	; (8006a78 <HAL_LPTIM_MspInit+0x70>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a0a:	2300      	movs	r3, #0
  if(hlptim->Instance==LPTIM2)
 8006a0c:	6801      	ldr	r1, [r0, #0]
{
 8006a0e:	b510      	push	{r4, lr}
  if(hlptim->Instance==LPTIM2)
 8006a10:	4291      	cmp	r1, r2
{
 8006a12:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a14:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006a18:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006a1c:	9306      	str	r3, [sp, #24]
  if(hlptim->Instance==LPTIM2)
 8006a1e:	d001      	beq.n	8006a24 <HAL_LPTIM_MspInit+0x1c>
  /* USER CODE BEGIN LPTIM2_MspInit 1 */

  /* USER CODE END LPTIM2_MspInit 1 */
  }

}
 8006a20:	b008      	add	sp, #32
 8006a22:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006a24:	4b15      	ldr	r3, [pc, #84]	; (8006a7c <HAL_LPTIM_MspInit+0x74>)
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006a26:	2403      	movs	r4, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a28:	a902      	add	r1, sp, #8
 8006a2a:	4815      	ldr	r0, [pc, #84]	; (8006a80 <HAL_LPTIM_MspInit+0x78>)
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8006a2c:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006a30:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006a34:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8006a38:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8006a3c:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8006a40:	9200      	str	r2, [sp, #0]
 8006a42:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a44:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006a48:	f042 0202 	orr.w	r2, r2, #2
 8006a4c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF3_LPTIM2;
 8006a54:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a56:	f003 0302 	and.w	r3, r3, #2
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006a5a:	ed9f 7b05 	vldr	d7, [pc, #20]	; 8006a70 <HAL_LPTIM_MspInit+0x68>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a5e:	9301      	str	r3, [sp, #4]
 8006a60:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006a62:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a66:	f003 fc93 	bl	800a390 <HAL_GPIO_Init>
}
 8006a6a:	b008      	add	sp, #32
 8006a6c:	bd10      	pop	{r4, pc}
 8006a6e:	bf00      	nop
 8006a70:	00000400 	.word	0x00000400
 8006a74:	00000002 	.word	0x00000002
 8006a78:	58002400 	.word	0x58002400
 8006a7c:	58024400 	.word	0x58024400
 8006a80:	58020400 	.word	0x58020400
 8006a84:	00000000 	.word	0x00000000

08006a88 <HAL_TIM_Base_MspInit>:
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_base->Instance==TIM2)
 8006a88:	6803      	ldr	r3, [r0, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a8a:	2200      	movs	r2, #0
{
 8006a8c:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 8006a8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
{
 8006a92:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a94:	e9cd 2206 	strd	r2, r2, [sp, #24]
 8006a98:	e9cd 2208 	strd	r2, r2, [sp, #32]
 8006a9c:	920a      	str	r2, [sp, #40]	; 0x28
  if(htim_base->Instance==TIM2)
 8006a9e:	d01f      	beq.n	8006ae0 <HAL_TIM_Base_MspInit+0x58>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8006aa0:	4939      	ldr	r1, [pc, #228]	; (8006b88 <HAL_TIM_Base_MspInit+0x100>)
 8006aa2:	428b      	cmp	r3, r1
 8006aa4:	d032      	beq.n	8006b0c <HAL_TIM_Base_MspInit+0x84>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 8006aa6:	4939      	ldr	r1, [pc, #228]	; (8006b8c <HAL_TIM_Base_MspInit+0x104>)
 8006aa8:	428b      	cmp	r3, r1
 8006aaa:	d050      	beq.n	8006b4e <HAL_TIM_Base_MspInit+0xc6>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
  else if(htim_base->Instance==TIM7)
 8006aac:	4938      	ldr	r1, [pc, #224]	; (8006b90 <HAL_TIM_Base_MspInit+0x108>)
 8006aae:	428b      	cmp	r3, r1
 8006ab0:	d001      	beq.n	8006ab6 <HAL_TIM_Base_MspInit+0x2e>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006ab2:	b00c      	add	sp, #48	; 0x30
 8006ab4:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006ab6:	4b37      	ldr	r3, [pc, #220]	; (8006b94 <HAL_TIM_Base_MspInit+0x10c>)
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8006ab8:	2037      	movs	r0, #55	; 0x37
 8006aba:	2101      	movs	r1, #1
    __HAL_RCC_TIM7_CLK_ENABLE();
 8006abc:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006ac0:	f044 0420 	orr.w	r4, r4, #32
 8006ac4:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006ac8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006acc:	f003 0320 	and.w	r3, r3, #32
 8006ad0:	9305      	str	r3, [sp, #20]
 8006ad2:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8006ad4:	f001 ff44 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8006ad8:	2037      	movs	r0, #55	; 0x37
 8006ada:	f001 ff7f 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006ade:	e7e8      	b.n	8006ab2 <HAL_TIM_Base_MspInit+0x2a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006ae0:	4b2c      	ldr	r3, [pc, #176]	; (8006b94 <HAL_TIM_Base_MspInit+0x10c>)
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8006ae2:	2104      	movs	r1, #4
 8006ae4:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006ae6:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006aea:	f044 0401 	orr.w	r4, r4, #1
 8006aee:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006af2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006af6:	f003 0301 	and.w	r3, r3, #1
 8006afa:	9301      	str	r3, [sp, #4]
 8006afc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 4, 0);
 8006afe:	f001 ff2f 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006b02:	201c      	movs	r0, #28
 8006b04:	f001 ff6a 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006b08:	b00c      	add	sp, #48	; 0x30
 8006b0a:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006b0c:	4b21      	ldr	r3, [pc, #132]	; (8006b94 <HAL_TIM_Base_MspInit+0x10c>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006b0e:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b10:	a906      	add	r1, sp, #24
 8006b12:	4821      	ldr	r0, [pc, #132]	; (8006b98 <HAL_TIM_Base_MspInit+0x110>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006b14:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006b18:	4322      	orrs	r2, r4
 8006b1a:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006b1e:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006b22:	4022      	ands	r2, r4
 8006b24:	9202      	str	r2, [sp, #8]
 8006b26:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b28:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006b2c:	4322      	orrs	r2, r4
 8006b2e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8006b36:	940a      	str	r4, [sp, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b38:	4023      	ands	r3, r4
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006b3a:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8006b80 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006b3e:	9303      	str	r3, [sp, #12]
 8006b40:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8006b42:	ed8d 7b06 	vstr	d7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006b46:	f003 fc23 	bl	800a390 <HAL_GPIO_Init>
}
 8006b4a:	b00c      	add	sp, #48	; 0x30
 8006b4c:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006b4e:	4b11      	ldr	r3, [pc, #68]	; (8006b94 <HAL_TIM_Base_MspInit+0x10c>)
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006b50:	2101      	movs	r1, #1
 8006b52:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8006b54:	f8d3 40e8 	ldr.w	r4, [r3, #232]	; 0xe8
 8006b58:	f044 0410 	orr.w	r4, r4, #16
 8006b5c:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
 8006b60:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8006b64:	f003 0310 	and.w	r3, r3, #16
 8006b68:	9304      	str	r3, [sp, #16]
 8006b6a:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8006b6c:	f001 fef8 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8006b70:	2036      	movs	r0, #54	; 0x36
 8006b72:	f001 ff33 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006b76:	b00c      	add	sp, #48	; 0x30
 8006b78:	bd10      	pop	{r4, pc}
 8006b7a:	bf00      	nop
 8006b7c:	f3af 8000 	nop.w
 8006b80:	00000010 	.word	0x00000010
 8006b84:	00000002 	.word	0x00000002
 8006b88:	40000400 	.word	0x40000400
 8006b8c:	40001000 	.word	0x40001000
 8006b90:	40001400 	.word	0x40001400
 8006b94:	58024400 	.word	0x58024400
 8006b98:	58020400 	.word	0x58020400
 8006b9c:	00000000 	.word	0x00000000

08006ba0 <HAL_TIM_Encoder_MspInit>:
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(htim_encoder->Instance==TIM4)
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	; (8006c18 <HAL_TIM_Encoder_MspInit+0x78>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ba2:	2300      	movs	r3, #0
  if(htim_encoder->Instance==TIM4)
 8006ba4:	6801      	ldr	r1, [r0, #0]
{
 8006ba6:	b500      	push	{lr}
  if(htim_encoder->Instance==TIM4)
 8006ba8:	4291      	cmp	r1, r2
{
 8006baa:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006bac:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bb0:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8006bb4:	9306      	str	r3, [sp, #24]
  if(htim_encoder->Instance==TIM4)
 8006bb6:	d002      	beq.n	8006bbe <HAL_TIM_Encoder_MspInit+0x1e>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006bb8:	b009      	add	sp, #36	; 0x24
 8006bba:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006bbe:	4b17      	ldr	r3, [pc, #92]	; (8006c1c <HAL_TIM_Encoder_MspInit+0x7c>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006bc0:	2001      	movs	r0, #1
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006bc2:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006bc4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006bc8:	f042 0204 	orr.w	r2, r2, #4
 8006bcc:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006bd0:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006bd4:	f002 0204 	and.w	r2, r2, #4
 8006bd8:	9200      	str	r2, [sp, #0]
 8006bda:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bdc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006be0:	f042 0208 	orr.w	r2, r2, #8
 8006be4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006be8:	2202      	movs	r2, #2
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006bee:	9004      	str	r0, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bf0:	f003 0308 	and.w	r3, r3, #8
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006bf4:	480a      	ldr	r0, [pc, #40]	; (8006c20 <HAL_TIM_Encoder_MspInit+0x80>)
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006bf6:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006bf8:	9301      	str	r3, [sp, #4]
 8006bfa:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8006bfc:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8006c10 <HAL_TIM_Encoder_MspInit+0x70>
 8006c00:	ed8d 7b02 	vstr	d7, [sp, #8]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006c04:	f003 fbc4 	bl	800a390 <HAL_GPIO_Init>
}
 8006c08:	b009      	add	sp, #36	; 0x24
 8006c0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c0e:	bf00      	nop
 8006c10:	00003000 	.word	0x00003000
 8006c14:	00000002 	.word	0x00000002
 8006c18:	40000800 	.word	0x40000800
 8006c1c:	58024400 	.word	0x58024400
 8006c20:	58020c00 	.word	0x58020c00

08006c24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006c24:	b5d0      	push	{r4, r6, r7, lr}
 8006c26:	b0ba      	sub	sp, #232	; 0xe8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c28:	2100      	movs	r1, #0
{
 8006c2a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006c2c:	22c0      	movs	r2, #192	; 0xc0
 8006c2e:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c30:	9108      	str	r1, [sp, #32]
 8006c32:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8006c36:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006c3a:	f00c f820 	bl	8012c7e <memset>
  if(huart->Instance==USART3)
 8006c3e:	4b2e      	ldr	r3, [pc, #184]	; (8006cf8 <HAL_UART_MspInit+0xd4>)
 8006c40:	6822      	ldr	r2, [r4, #0]
 8006c42:	429a      	cmp	r2, r3
 8006c44:	d001      	beq.n	8006c4a <HAL_UART_MspInit+0x26>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006c46:	b03a      	add	sp, #232	; 0xe8
 8006c48:	bdd0      	pop	{r4, r6, r7, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006c4a:	2202      	movs	r2, #2
 8006c4c:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c4e:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8006c50:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006c54:	f004 fd9c 	bl	800b790 <HAL_RCCEx_PeriphCLKConfig>
 8006c58:	2800      	cmp	r0, #0
 8006c5a:	d149      	bne.n	8006cf0 <HAL_UART_MspInit+0xcc>
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c5c:	4b27      	ldr	r3, [pc, #156]	; (8006cfc <HAL_UART_MspInit+0xd8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c5e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006c62:	2102      	movs	r1, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006c64:	2407      	movs	r4, #7
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c66:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c6a:	2600      	movs	r6, #0
 8006c6c:	2700      	movs	r7, #0
    __HAL_RCC_USART3_CLK_ENABLE();
 8006c6e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8006c72:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 8006c76:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8006c7a:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8006c7e:	9201      	str	r2, [sp, #4]
 8006c80:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c82:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006c86:	f042 0202 	orr.w	r2, r2, #2
 8006c8a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006c8e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006c92:	f002 0202 	and.w	r2, r2, #2
 8006c96:	9202      	str	r2, [sp, #8]
 8006c98:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006c9a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8006c9e:	f042 0208 	orr.w	r2, r2, #8
 8006ca2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8006ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006caa:	9408      	str	r4, [sp, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cac:	f003 0308 	and.w	r3, r3, #8
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006cb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cb4:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cb6:	a904      	add	r1, sp, #16
 8006cb8:	4811      	ldr	r0, [pc, #68]	; (8006d00 <HAL_UART_MspInit+0xdc>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8006cba:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006cbc:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cc0:	f003 fb66 	bl	800a390 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006cc4:	2302      	movs	r3, #2
 8006cc6:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cca:	a904      	add	r1, sp, #16
 8006ccc:	480d      	ldr	r0, [pc, #52]	; (8006d04 <HAL_UART_MspInit+0xe0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006cce:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006cd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006cd4:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006cd8:	f003 fb5a 	bl	800a390 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8006cdc:	2200      	movs	r2, #0
 8006cde:	2101      	movs	r1, #1
 8006ce0:	2027      	movs	r0, #39	; 0x27
 8006ce2:	f001 fe3d 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006ce6:	2027      	movs	r0, #39	; 0x27
 8006ce8:	f001 fe78 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006cec:	b03a      	add	sp, #232	; 0xe8
 8006cee:	bdd0      	pop	{r4, r6, r7, pc}
      Error_Handler();
 8006cf0:	f7fe fb38 	bl	8005364 <Error_Handler>
 8006cf4:	e7b2      	b.n	8006c5c <HAL_UART_MspInit+0x38>
 8006cf6:	bf00      	nop
 8006cf8:	40004800 	.word	0x40004800
 8006cfc:	58024400 	.word	0x58024400
 8006d00:	58020400 	.word	0x58020400
 8006d04:	58020c00 	.word	0x58020c00

08006d08 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8006d08:	b510      	push	{r4, lr}
 8006d0a:	b0b8      	sub	sp, #224	; 0xe0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d0c:	2100      	movs	r1, #0
{
 8006d0e:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006d10:	22c0      	movs	r2, #192	; 0xc0
 8006d12:	a808      	add	r0, sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006d14:	9106      	str	r1, [sp, #24]
 8006d16:	e9cd 1102 	strd	r1, r1, [sp, #8]
 8006d1a:	e9cd 1104 	strd	r1, r1, [sp, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006d1e:	f00b ffae 	bl	8012c7e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8006d22:	4b27      	ldr	r3, [pc, #156]	; (8006dc0 <HAL_PCD_MspInit+0xb8>)
 8006d24:	6822      	ldr	r2, [r4, #0]
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d001      	beq.n	8006d2e <HAL_PCD_MspInit+0x26>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8006d2a:	b038      	add	sp, #224	; 0xe0
 8006d2c:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006d2e:	ed9f 7b20 	vldr	d7, [pc, #128]	; 8006db0 <HAL_PCD_MspInit+0xa8>
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8006d32:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006d36:	a808      	add	r0, sp, #32
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8006d38:	ed8d 7b08 	vstr	d7, [sp, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8006d3c:	932a      	str	r3, [sp, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8006d3e:	f004 fd27 	bl	800b790 <HAL_RCCEx_PeriphCLKConfig>
 8006d42:	bb90      	cbnz	r0, 8006daa <HAL_PCD_MspInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d44:	4c1f      	ldr	r4, [pc, #124]	; (8006dc4 <HAL_PCD_MspInit+0xbc>)
    HAL_PWREx_EnableUSBVoltageDetector();
 8006d46:	f003 fdc1 	bl	800a8cc <HAL_PWREx_EnableUSBVoltageDetector>
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006d4a:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d4c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d4e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d52:	481d      	ldr	r0, [pc, #116]	; (8006dc8 <HAL_PCD_MspInit+0xc0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d54:	f043 0301 	orr.w	r3, r3, #1
 8006d58:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8006d5c:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8006d60:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006d62:	2200      	movs	r2, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d64:	f003 0301 	and.w	r3, r3, #1
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006d68:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8006db8 <HAL_PCD_MspInit+0xb0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006d70:	2300      	movs	r3, #0
 8006d72:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006d76:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d7a:	f003 fb09 	bl	800a390 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006d7e:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006d82:	2200      	movs	r2, #0
 8006d84:	2065      	movs	r0, #101	; 0x65
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006d86:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006d8a:	4611      	mov	r1, r2
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006d8c:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006d90:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8006d94:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d98:	9301      	str	r3, [sp, #4]
 8006d9a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006d9c:	f001 fde0 	bl	8008960 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006da0:	2065      	movs	r0, #101	; 0x65
 8006da2:	f001 fe1b 	bl	80089dc <HAL_NVIC_EnableIRQ>
}
 8006da6:	b038      	add	sp, #224	; 0xe0
 8006da8:	bd10      	pop	{r4, pc}
      Error_Handler();
 8006daa:	f7fe fadb 	bl	8005364 <Error_Handler>
 8006dae:	e7c9      	b.n	8006d44 <HAL_PCD_MspInit+0x3c>
 8006db0:	00040000 	.word	0x00040000
 8006db4:	00000000 	.word	0x00000000
 8006db8:	00001800 	.word	0x00001800
 8006dbc:	00000002 	.word	0x00000002
 8006dc0:	40080000 	.word	0x40080000
 8006dc4:	58024400 	.word	0x58024400
 8006dc8:	58020000 	.word	0x58020000

08006dcc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006dcc:	4770      	bx	lr
 8006dce:	bf00      	nop

08006dd0 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006dd0:	e7fe      	b.n	8006dd0 <HardFault_Handler>
 8006dd2:	bf00      	nop

08006dd4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006dd4:	e7fe      	b.n	8006dd4 <MemManage_Handler>
 8006dd6:	bf00      	nop

08006dd8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006dd8:	e7fe      	b.n	8006dd8 <BusFault_Handler>
 8006dda:	bf00      	nop

08006ddc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006ddc:	e7fe      	b.n	8006ddc <UsageFault_Handler>
 8006dde:	bf00      	nop

08006de0 <SVC_Handler>:
{
  /* USER CODE BEGIN SVCall_IRQn 0 */

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */
	EXTI1_IRQHandler();
 8006de0:	f000 b9be 	b.w	8007160 <ADC3_IRQHandler>

08006de4 <DebugMon_Handler>:
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop

08006de8 <PendSV_Handler>:
 8006de8:	4770      	bx	lr
 8006dea:	bf00      	nop

08006dec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006dec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
	extern uint32_t SystemSeconds, SystemMinutes;
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006dee:	f000 fa0f 	bl	8007210 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
	if ((uwTick % 1000) == 0)
 8006df2:	4b0d      	ldr	r3, [pc, #52]	; (8006e28 <SysTick_Handler+0x3c>)
 8006df4:	490d      	ldr	r1, [pc, #52]	; (8006e2c <SysTick_Handler+0x40>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a0d      	ldr	r2, [pc, #52]	; (8006e30 <SysTick_Handler+0x44>)
 8006dfa:	fb01 f303 	mul.w	r3, r1, r3
 8006dfe:	ebb2 0ff3 	cmp.w	r2, r3, ror #3
 8006e02:	d310      	bcc.n	8006e26 <SysTick_Handler+0x3a>
	{
		SystemSeconds++;
 8006e04:	490b      	ldr	r1, [pc, #44]	; (8006e34 <SysTick_Handler+0x48>)
 8006e06:	4a0c      	ldr	r2, [pc, #48]	; (8006e38 <SysTick_Handler+0x4c>)
 8006e08:	680b      	ldr	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006e0a:	480c      	ldr	r0, [pc, #48]	; (8006e3c <SysTick_Handler+0x50>)
		SystemSeconds++;
 8006e0c:	3301      	adds	r3, #1
 8006e0e:	fb03 f202 	mul.w	r2, r3, r2
 8006e12:	600b      	str	r3, [r1, #0]
		if((SystemSeconds % 60) == 0)
 8006e14:	ebb0 0fb2 	cmp.w	r0, r2, ror #2
 8006e18:	d305      	bcc.n	8006e26 <SysTick_Handler+0x3a>
		{
			SystemMinutes++;
 8006e1a:	4a09      	ldr	r2, [pc, #36]	; (8006e40 <SysTick_Handler+0x54>)
			SystemSeconds = 0;
 8006e1c:	2000      	movs	r0, #0
			SystemMinutes++;
 8006e1e:	6813      	ldr	r3, [r2, #0]
			SystemSeconds = 0;
 8006e20:	6008      	str	r0, [r1, #0]
			SystemMinutes++;
 8006e22:	3301      	adds	r3, #1
 8006e24:	6013      	str	r3, [r2, #0]
		}
	}

  /* USER CODE END SysTick_IRQn 1 */
}
 8006e26:	bd08      	pop	{r3, pc}
 8006e28:	2400c79c 	.word	0x2400c79c
 8006e2c:	26e978d5 	.word	0x26e978d5
 8006e30:	00418937 	.word	0x00418937
 8006e34:	24006184 	.word	0x24006184
 8006e38:	eeeeeeef 	.word	0xeeeeeeef
 8006e3c:	04444444 	.word	0x04444444
 8006e40:	24006180 	.word	0x24006180

08006e44 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006e44:	b508      	push	{r3, lr}

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void)
{
  tud_task_ext(UINT32_MAX, false);
 8006e46:	2100      	movs	r1, #0
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	f009 f8e2 	bl	8010014 <tud_task_ext>
  /* USER CODE BEGIN EXTI0_IRQn 0 */

		tud_task();
		audio_task();
 8006e50:	f7fd fe94 	bl	8004b7c <audio_task>
		//		MainLoopCounter++;  //used with debugger to check frequency of main loop
		cdc_task();
 8006e54:	f7fd fe90 	bl	8004b78 <cdc_task>
//		__HAL_GPIO_EXTI_CLEAR_IT(TinyUSB_Pin);
//		return;

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TinyUSB_Pin);
 8006e58:	2001      	movs	r0, #1
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8006e5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_GPIO_EXTI_IRQHandler(TinyUSB_Pin);
 8006e5e:	f003 bbd3 	b.w	800a608 <HAL_GPIO_EXTI_IRQHandler>
 8006e62:	bf00      	nop

08006e64 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <DMA1_Stream0_IRQHandler+0x8>)
 8006e66:	f002 bf45 	b.w	8009cf4 <HAL_DMA_IRQHandler>
 8006e6a:	bf00      	nop
 8006e6c:	2400a424 	.word	0x2400a424

08006e70 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <DMA1_Stream1_IRQHandler+0x8>)
 8006e72:	f002 bf3f 	b.w	8009cf4 <HAL_DMA_IRQHandler>
 8006e76:	bf00      	nop
 8006e78:	2400a49c 	.word	0x2400a49c

08006e7c <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8006e7c:	4804      	ldr	r0, [pc, #16]	; (8006e90 <ADC_IRQHandler+0x14>)
{
 8006e7e:	b508      	push	{r3, lr}
  HAL_ADC_IRQHandler(&hadc1);
 8006e80:	f000 faae 	bl	80073e0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8006e84:	4803      	ldr	r0, [pc, #12]	; (8006e94 <ADC_IRQHandler+0x18>)
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8006e86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8006e8a:	f000 baa9 	b.w	80073e0 <HAL_ADC_IRQHandler>
 8006e8e:	bf00      	nop
 8006e90:	2400a2e0 	.word	0x2400a2e0
 8006e94:	2400a344 	.word	0x2400a344

08006e98 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006e98:	4801      	ldr	r0, [pc, #4]	; (8006ea0 <TIM2_IRQHandler+0x8>)
 8006e9a:	f006 bb77 	b.w	800d58c <HAL_TIM_IRQHandler>
 8006e9e:	bf00      	nop
 8006ea0:	2400aa58 	.word	0x2400aa58

08006ea4 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006ea4:	4801      	ldr	r0, [pc, #4]	; (8006eac <USART3_IRQHandler+0x8>)
 8006ea6:	f006 bc99 	b.w	800d7dc <HAL_UART_IRQHandler>
 8006eaa:	bf00      	nop
 8006eac:	2400abd4 	.word	0x2400abd4

08006eb0 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SwInt1_Pin);
 8006eb0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006eb4:	f003 bba8 	b.w	800a608 <HAL_GPIO_EXTI_IRQHandler>

08006eb8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 8006eb8:	4804      	ldr	r0, [pc, #16]	; (8006ecc <TIM6_DAC_IRQHandler+0x14>)
{
 8006eba:	b508      	push	{r3, lr}
  HAL_DAC_IRQHandler(&hdac1);
 8006ebc:	f001 febe 	bl	8008c3c <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 8006ec0:	4803      	ldr	r0, [pc, #12]	; (8006ed0 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8006ec2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_TIM_IRQHandler(&htim6);
 8006ec6:	f006 bb61 	b.w	800d58c <HAL_TIM_IRQHandler>
 8006eca:	bf00      	nop
 8006ecc:	2400a410 	.word	0x2400a410
 8006ed0:	2400ab3c 	.word	0x2400ab3c

08006ed4 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8006ed4:	4801      	ldr	r0, [pc, #4]	; (8006edc <TIM7_IRQHandler+0x8>)
 8006ed6:	f006 bb59 	b.w	800d58c <HAL_TIM_IRQHandler>
 8006eda:	bf00      	nop
 8006edc:	2400ab88 	.word	0x2400ab88

08006ee0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8006ee0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(BOARD_DEVICE_RHPORT_NUM);
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	f00a fc48 	bl	8011778 <dcd_int_handler>
	__HAL_GPIO_EXTI_GENERATE_SWIT(GPIO_PIN_0);  // Triggers a lower priority ISR
 8006ee8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006eec:	6893      	ldr	r3, [r2, #8]
 8006eee:	f043 0301 	orr.w	r3, r3, #1
 8006ef2:	6093      	str	r3, [r2, #8]
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006ef4:	bd08      	pop	{r3, pc}
 8006ef6:	bf00      	nop

08006ef8 <HSEM1_IRQHandler>:
void HSEM1_IRQHandler(void)
{
  /* USER CODE BEGIN HSEM1_IRQn 0 */

  /* USER CODE END HSEM1_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8006ef8:	f003 bb96 	b.w	800a628 <HAL_HSEM_IRQHandler>

08006efc <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8006efc:	2001      	movs	r0, #1
 8006efe:	4770      	bx	lr

08006f00 <_kill>:

int _kill(int pid, int sig)
{
 8006f00:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006f02:	f00b ff7b 	bl	8012dfc <__errno>
 8006f06:	2216      	movs	r2, #22
 8006f08:	4603      	mov	r3, r0
	return -1;
}
 8006f0a:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8006f0e:	601a      	str	r2, [r3, #0]
}
 8006f10:	bd08      	pop	{r3, pc}
 8006f12:	bf00      	nop

08006f14 <_exit>:

void _exit (int status)
{
 8006f14:	b508      	push	{r3, lr}
	errno = EINVAL;
 8006f16:	f00b ff71 	bl	8012dfc <__errno>
 8006f1a:	2316      	movs	r3, #22
 8006f1c:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8006f1e:	e7fe      	b.n	8006f1e <_exit+0xa>

08006f20 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006f20:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f22:	1e16      	subs	r6, r2, #0
 8006f24:	dd07      	ble.n	8006f36 <_read+0x16>
 8006f26:	460c      	mov	r4, r1
 8006f28:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8006f2a:	f3af 8000 	nop.w
 8006f2e:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f32:	42a5      	cmp	r5, r4
 8006f34:	d1f9      	bne.n	8006f2a <_read+0xa>
	}

return len;
}
 8006f36:	4630      	mov	r0, r6
 8006f38:	bd70      	pop	{r4, r5, r6, pc}
 8006f3a:	bf00      	nop

08006f3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006f3c:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f3e:	1e16      	subs	r6, r2, #0
 8006f40:	dd07      	ble.n	8006f52 <_write+0x16>
 8006f42:	460c      	mov	r4, r1
 8006f44:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8006f46:	f814 0b01 	ldrb.w	r0, [r4], #1
 8006f4a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006f4e:	42ac      	cmp	r4, r5
 8006f50:	d1f9      	bne.n	8006f46 <_write+0xa>
	}
	return len;
}
 8006f52:	4630      	mov	r0, r6
 8006f54:	bd70      	pop	{r4, r5, r6, pc}
 8006f56:	bf00      	nop

08006f58 <_close>:

int _close(int file)
{
	return -1;
}
 8006f58:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5c:	4770      	bx	lr
 8006f5e:	bf00      	nop

08006f60 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8006f60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 8006f64:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 8006f66:	604b      	str	r3, [r1, #4]
}
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop

08006f6c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8006f6c:	2001      	movs	r0, #1
 8006f6e:	4770      	bx	lr

08006f70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8006f70:	2000      	movs	r0, #0
 8006f72:	4770      	bx	lr

08006f74 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006f74:	b538      	push	{r3, r4, r5, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006f76:	4c0d      	ldr	r4, [pc, #52]	; (8006fac <_sbrk+0x38>)
{
 8006f78:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006f7a:	490d      	ldr	r1, [pc, #52]	; (8006fb0 <_sbrk+0x3c>)
 8006f7c:	4d0d      	ldr	r5, [pc, #52]	; (8006fb4 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 8006f7e:	6822      	ldr	r2, [r4, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006f80:	1b49      	subs	r1, r1, r5
  if (NULL == __sbrk_heap_end)
 8006f82:	b12a      	cbz	r2, 8006f90 <_sbrk+0x1c>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006f84:	4413      	add	r3, r2
 8006f86:	428b      	cmp	r3, r1
 8006f88:	d808      	bhi.n	8006f9c <_sbrk+0x28>

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8006f8a:	4610      	mov	r0, r2
  __sbrk_heap_end += incr;
 8006f8c:	6023      	str	r3, [r4, #0]
}
 8006f8e:	bd38      	pop	{r3, r4, r5, pc}
    __sbrk_heap_end = &_end;
 8006f90:	4809      	ldr	r0, [pc, #36]	; (8006fb8 <_sbrk+0x44>)
 8006f92:	4602      	mov	r2, r0
 8006f94:	6020      	str	r0, [r4, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8006f96:	4413      	add	r3, r2
 8006f98:	428b      	cmp	r3, r1
 8006f9a:	d9f6      	bls.n	8006f8a <_sbrk+0x16>
    errno = ENOMEM;
 8006f9c:	f00b ff2e 	bl	8012dfc <__errno>
 8006fa0:	230c      	movs	r3, #12
    return (void *)-1;
 8006fa2:	f04f 32ff 	mov.w	r2, #4294967295
    errno = ENOMEM;
 8006fa6:	6003      	str	r3, [r0, #0]
}
 8006fa8:	4610      	mov	r0, r2
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	2400c758 	.word	0x2400c758
 8006fb0:	24080000 	.word	0x24080000
 8006fb4:	00000620 	.word	0x00000620
 8006fb8:	2400d638 	.word	0x2400d638

08006fbc <SystemInit>:
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006fbc:	4929      	ldr	r1, [pc, #164]	; (8007064 <SystemInit+0xa8>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006fbe:	4a2a      	ldr	r2, [pc, #168]	; (8007068 <SystemInit+0xac>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006fc0:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8006fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
{
 8006fc8:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006fca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006fce:	6813      	ldr	r3, [r2, #0]
 8006fd0:	f003 030f 	and.w	r3, r3, #15
 8006fd4:	2b06      	cmp	r3, #6
 8006fd6:	d805      	bhi.n	8006fe4 <SystemInit+0x28>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8006fd8:	6813      	ldr	r3, [r2, #0]
 8006fda:	f023 030f 	bic.w	r3, r3, #15
 8006fde:	f043 0307 	orr.w	r3, r3, #7
 8006fe2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8006fe4:	4b21      	ldr	r3, [pc, #132]	; (800706c <SystemInit+0xb0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006fe6:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8006fe8:	4a21      	ldr	r2, [pc, #132]	; (8007070 <SystemInit+0xb4>)
  RCC->CR |= RCC_CR_HSION;
 8006fea:	6819      	ldr	r1, [r3, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006fec:	481e      	ldr	r0, [pc, #120]	; (8007068 <SystemInit+0xac>)
  RCC->CR |= RCC_CR_HSION;
 8006fee:	f041 0101 	orr.w	r1, r1, #1
 8006ff2:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006ff4:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 8006ff6:	6819      	ldr	r1, [r3, #0]
 8006ff8:	400a      	ands	r2, r1
 8006ffa:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006ffc:	6803      	ldr	r3, [r0, #0]
 8006ffe:	071b      	lsls	r3, r3, #28
 8007000:	d505      	bpl.n	800700e <SystemInit+0x52>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8007002:	6803      	ldr	r3, [r0, #0]
 8007004:	f023 030f 	bic.w	r3, r3, #15
 8007008:	f043 0307 	orr.w	r3, r3, #7
 800700c:	6003      	str	r3, [r0, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800700e:	4b17      	ldr	r3, [pc, #92]	; (800706c <SystemInit+0xb0>)
 8007010:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8007012:	4918      	ldr	r1, [pc, #96]	; (8007074 <SystemInit+0xb8>)
  RCC->PLLCKSELR = 0x02020200;
 8007014:	4c18      	ldr	r4, [pc, #96]	; (8007078 <SystemInit+0xbc>)
  RCC->PLLCFGR = 0x01FF0000;
 8007016:	4819      	ldr	r0, [pc, #100]	; (800707c <SystemInit+0xc0>)
  RCC->D1CFGR = 0x00000000;
 8007018:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800701a:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 800701c:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 800701e:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8007020:	62d8      	str	r0, [r3, #44]	; 0x2c
  RCC->PLL1DIVR = 0x01010280;
 8007022:	6319      	str	r1, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8007024:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8007026:	6399      	str	r1, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8007028:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800702a:	6419      	str	r1, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800702c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800702e:	6818      	ldr	r0, [r3, #0]
  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007030:	4c13      	ldr	r4, [pc, #76]	; (8007080 <SystemInit+0xc4>)
  RCC->CR &= 0xFFFBFFFFU;
 8007032:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8007036:	4913      	ldr	r1, [pc, #76]	; (8007084 <SystemInit+0xc8>)
  RCC->CR &= 0xFFFBFFFFU;
 8007038:	6018      	str	r0, [r3, #0]
  RCC->CIER = 0x00000000;
 800703a:	661a      	str	r2, [r3, #96]	; 0x60
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	4019      	ands	r1, r3
 8007040:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8007044:	d203      	bcs.n	800704e <SystemInit+0x92>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8007046:	4b10      	ldr	r3, [pc, #64]	; (8007088 <SystemInit+0xcc>)
 8007048:	2201      	movs	r2, #1
 800704a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800704e:	490f      	ldr	r1, [pc, #60]	; (800708c <SystemInit+0xd0>)
 8007050:	f243 00d2 	movw	r0, #12498	; 0x30d2

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007054:	4b03      	ldr	r3, [pc, #12]	; (8007064 <SystemInit+0xa8>)
 8007056:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800705a:	6008      	str	r0, [r1, #0]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800705c:	f85d 4b04 	ldr.w	r4, [sp], #4
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007060:	609a      	str	r2, [r3, #8]
}
 8007062:	4770      	bx	lr
 8007064:	e000ed00 	.word	0xe000ed00
 8007068:	52002000 	.word	0x52002000
 800706c:	58024400 	.word	0x58024400
 8007070:	eaf6ed7f 	.word	0xeaf6ed7f
 8007074:	01010280 	.word	0x01010280
 8007078:	02020200 	.word	0x02020200
 800707c:	01ff0000 	.word	0x01ff0000
 8007080:	5c001000 	.word	0x5c001000
 8007084:	ffff0000 	.word	0xffff0000
 8007088:	51008000 	.word	0x51008000
 800708c:	52004000 	.word	0x52004000

08007090 <tud_descriptor_device_cb>:
// Invoked when received GET DEVICE DESCRIPTOR
// Application return pointer to descriptor
uint8_t const * tud_descriptor_device_cb(void)
{
	return (uint8_t const *)&desc_device;
}
 8007090:	4800      	ldr	r0, [pc, #0]	; (8007094 <tud_descriptor_device_cb+0x4>)
 8007092:	4770      	bx	lr
 8007094:	08019458 	.word	0x08019458

08007098 <tud_descriptor_configuration_cb>:
// Descriptor contents must exist long enough for transfer to complete
uint8_t const * tud_descriptor_configuration_cb(uint8_t index)
{
	(void)index; // for multiple configurations
	return desc_configuration;
}
 8007098:	4800      	ldr	r0, [pc, #0]	; (800709c <tud_descriptor_configuration_cb+0x4>)
 800709a:	4770      	bx	lr
 800709c:	080192d4 	.word	0x080192d4

080070a0 <tud_descriptor_string_cb>:
static uint16_t _desc_str[32];

// Invoked when received GET STRING DESCRIPTOR request
// Application return pointer to descriptor, whose contents must exist long enough for transfer to complete
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid)
{
 80070a0:	b538      	push	{r3, r4, r5, lr}
	(void)langid;

	uint8_t chr_count;

	if (index == 0)
 80070a2:	b948      	cbnz	r0, 80070b8 <tud_descriptor_string_cb+0x18>
	{
		memcpy(&_desc_str[1], string_desc_arr[0], 2);
 80070a4:	4a18      	ldr	r2, [pc, #96]	; (8007108 <tud_descriptor_string_cb+0x68>)
 80070a6:	f44f 7341 	mov.w	r3, #772	; 0x304
 80070aa:	4d18      	ldr	r5, [pc, #96]	; (800710c <tud_descriptor_string_cb+0x6c>)
 80070ac:	6812      	ldr	r2, [r2, #0]
 80070ae:	8812      	ldrh	r2, [r2, #0]
 80070b0:	806a      	strh	r2, [r5, #2]
	}

	// first byte is length (including header), second byte is string type
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));

	return _desc_str;
 80070b2:	4816      	ldr	r0, [pc, #88]	; (800710c <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 80070b4:	802b      	strh	r3, [r5, #0]
}
 80070b6:	bd38      	pop	{r3, r4, r5, pc}
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 80070b8:	2806      	cmp	r0, #6
 80070ba:	d81f      	bhi.n	80070fc <tud_descriptor_string_cb+0x5c>
		const char* str = string_desc_arr[index];
 80070bc:	4b12      	ldr	r3, [pc, #72]	; (8007108 <tud_descriptor_string_cb+0x68>)
 80070be:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
		chr_count = (uint8_t) strlen(str);
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7f9 f9bc 	bl	8000440 <strlen>
 80070c8:	b2c0      	uxtb	r0, r0
		if (chr_count > 31) chr_count = 31;
 80070ca:	281f      	cmp	r0, #31
 80070cc:	4602      	mov	r2, r0
 80070ce:	bf28      	it	cs
 80070d0:	221f      	movcs	r2, #31
		for (uint8_t i = 0; i < chr_count; i++)
 80070d2:	b1a8      	cbz	r0, 8007100 <tud_descriptor_string_cb+0x60>
 80070d4:	4d0d      	ldr	r5, [pc, #52]	; (800710c <tud_descriptor_string_cb+0x6c>)
 80070d6:	1e60      	subs	r0, r4, #1
 80070d8:	2300      	movs	r3, #0
 80070da:	4629      	mov	r1, r5
			_desc_str[1 + i] = str[i];
 80070dc:	3301      	adds	r3, #1
 80070de:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	f821 4f02 	strh.w	r4, [r1, #2]!
		for (uint8_t i = 0; i < chr_count; i++)
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d8f7      	bhi.n	80070dc <tud_descriptor_string_cb+0x3c>
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 80070ec:	1c53      	adds	r3, r2, #1
	return _desc_str;
 80070ee:	4807      	ldr	r0, [pc, #28]	; (800710c <tud_descriptor_string_cb+0x6c>)
	_desc_str[0] = (uint16_t) ((TUSB_DESC_STRING << 8 ) | (2*chr_count + 2));
 80070f0:	b2db      	uxtb	r3, r3
 80070f2:	005b      	lsls	r3, r3, #1
 80070f4:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80070f8:	802b      	strh	r3, [r5, #0]
	return _desc_str;
 80070fa:	e7dc      	b.n	80070b6 <tud_descriptor_string_cb+0x16>
		if (!(index < sizeof(string_desc_arr)/sizeof(string_desc_arr[0]))) return NULL;
 80070fc:	2000      	movs	r0, #0
}
 80070fe:	bd38      	pop	{r3, r4, r5, pc}
		for (uint8_t i = 0; i < chr_count; i++)
 8007100:	f240 3302 	movw	r3, #770	; 0x302
 8007104:	4d01      	ldr	r5, [pc, #4]	; (800710c <tud_descriptor_string_cb+0x6c>)
 8007106:	e7d4      	b.n	80070b2 <tud_descriptor_string_cb+0x12>
 8007108:	2400031c 	.word	0x2400031c
 800710c:	2400c75c 	.word	0x2400c75c

08007110 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007110:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007148 <LoopFillZerobss+0x10>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8007114:	f7ff ff52 	bl	8006fbc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007118:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800711a:	e003      	b.n	8007124 <LoopCopyDataInit>

0800711c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800711c:	4b0b      	ldr	r3, [pc, #44]	; (800714c <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800711e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007120:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007122:	3104      	adds	r1, #4

08007124 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007124:	480a      	ldr	r0, [pc, #40]	; (8007150 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8007126:	4b0b      	ldr	r3, [pc, #44]	; (8007154 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8007128:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800712a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800712c:	d3f6      	bcc.n	800711c <CopyDataInit>
  ldr  r2, =_sbss
 800712e:	4a0a      	ldr	r2, [pc, #40]	; (8007158 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8007130:	e002      	b.n	8007138 <LoopFillZerobss>

08007132 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007132:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007134:	f842 3b04 	str.w	r3, [r2], #4

08007138 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007138:	4b08      	ldr	r3, [pc, #32]	; (800715c <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800713a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800713c:	d3f9      	bcc.n	8007132 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800713e:	f00b fe63 	bl	8012e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007142:	f7fe fda1 	bl	8005c88 <main>
  bx  lr    
 8007146:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007148:	24080000 	.word	0x24080000
  ldr  r3, =_sidata
 800714c:	0801ac18 	.word	0x0801ac18
  ldr  r0, =_sdata
 8007150:	24000000 	.word	0x24000000
  ldr  r3, =_edata
 8007154:	2400051c 	.word	0x2400051c
  ldr  r2, =_sbss
 8007158:	24000520 	.word	0x24000520
  ldr  r3, = _ebss
 800715c:	2400d634 	.word	0x2400d634

08007160 <ADC3_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007160:	e7fe      	b.n	8007160 <ADC3_IRQHandler>
	...

08007164 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8007164:	4b0f      	ldr	r3, [pc, #60]	; (80071a4 <HAL_InitTick+0x40>)
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	b90b      	cbnz	r3, 800716e <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 800716a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800716c:	4770      	bx	lr
{
 800716e:	b510      	push	{r4, lr}
 8007170:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8007172:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007176:	4a0c      	ldr	r2, [pc, #48]	; (80071a8 <HAL_InitTick+0x44>)
 8007178:	fbb0 f3f3 	udiv	r3, r0, r3
 800717c:	6810      	ldr	r0, [r2, #0]
 800717e:	fbb0 f0f3 	udiv	r0, r0, r3
 8007182:	f001 fc39 	bl	80089f8 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007186:	2c0f      	cmp	r4, #15
 8007188:	d800      	bhi.n	800718c <HAL_InitTick+0x28>
 800718a:	b108      	cbz	r0, 8007190 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 800718c:	2001      	movs	r0, #1
}
 800718e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007190:	2200      	movs	r2, #0
 8007192:	4621      	mov	r1, r4
 8007194:	f04f 30ff 	mov.w	r0, #4294967295
 8007198:	f001 fbe2 	bl	8008960 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800719c:	4b03      	ldr	r3, [pc, #12]	; (80071ac <HAL_InitTick+0x48>)
 800719e:	2000      	movs	r0, #0
 80071a0:	601c      	str	r4, [r3, #0]
}
 80071a2:	bd10      	pop	{r4, pc}
 80071a4:	24000338 	.word	0x24000338
 80071a8:	24000314 	.word	0x24000314
 80071ac:	2400033c 	.word	0x2400033c

080071b0 <HAL_Init>:
{
 80071b0:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80071b2:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071b4:	4c12      	ldr	r4, [pc, #72]	; (8007200 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80071b6:	f001 fbc1 	bl	800893c <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071ba:	f003 ff5b 	bl	800b074 <HAL_RCC_GetSysClockFreq>
 80071be:	4b11      	ldr	r3, [pc, #68]	; (8007204 <HAL_Init+0x54>)
 80071c0:	4911      	ldr	r1, [pc, #68]	; (8007208 <HAL_Init+0x58>)
 80071c2:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071c4:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071c6:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071ca:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071ce:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071d0:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071d2:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 80071d6:	490d      	ldr	r1, [pc, #52]	; (800720c <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071d8:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80071dc:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071de:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 80071e2:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80071e4:	2000      	movs	r0, #0
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80071e6:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80071e8:	f7ff ffbc 	bl	8007164 <HAL_InitTick>
 80071ec:	b110      	cbz	r0, 80071f4 <HAL_Init+0x44>
    return HAL_ERROR;
 80071ee:	2401      	movs	r4, #1
}
 80071f0:	4620      	mov	r0, r4
 80071f2:	bd10      	pop	{r4, pc}
 80071f4:	4604      	mov	r4, r0
  HAL_MspInit();
 80071f6:	f7ff fab1 	bl	800675c <HAL_MspInit>
}
 80071fa:	4620      	mov	r0, r4
 80071fc:	bd10      	pop	{r4, pc}
 80071fe:	bf00      	nop
 8007200:	24000318 	.word	0x24000318
 8007204:	58024400 	.word	0x58024400
 8007208:	0801926c 	.word	0x0801926c
 800720c:	24000314 	.word	0x24000314

08007210 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8007210:	4a03      	ldr	r2, [pc, #12]	; (8007220 <HAL_IncTick+0x10>)
 8007212:	4b04      	ldr	r3, [pc, #16]	; (8007224 <HAL_IncTick+0x14>)
 8007214:	6811      	ldr	r1, [r2, #0]
 8007216:	781b      	ldrb	r3, [r3, #0]
 8007218:	440b      	add	r3, r1
 800721a:	6013      	str	r3, [r2, #0]
}
 800721c:	4770      	bx	lr
 800721e:	bf00      	nop
 8007220:	2400c79c 	.word	0x2400c79c
 8007224:	24000338 	.word	0x24000338

08007228 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8007228:	4b01      	ldr	r3, [pc, #4]	; (8007230 <HAL_GetTick+0x8>)
 800722a:	6818      	ldr	r0, [r3, #0]
}
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	2400c79c 	.word	0x2400c79c

08007234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007234:	b538      	push	{r3, r4, r5, lr}
 8007236:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8007238:	f7ff fff6 	bl	8007228 <HAL_GetTick>
 800723c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800723e:	1c63      	adds	r3, r4, #1
 8007240:	d002      	beq.n	8007248 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8007242:	4b04      	ldr	r3, [pc, #16]	; (8007254 <HAL_Delay+0x20>)
 8007244:	781b      	ldrb	r3, [r3, #0]
 8007246:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007248:	f7ff ffee 	bl	8007228 <HAL_GetTick>
 800724c:	1b43      	subs	r3, r0, r5
 800724e:	42a3      	cmp	r3, r4
 8007250:	d3fa      	bcc.n	8007248 <HAL_Delay+0x14>
  {
  }
}
 8007252:	bd38      	pop	{r3, r4, r5, pc}
 8007254:	24000338 	.word	0x24000338

08007258 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 8007258:	4b01      	ldr	r3, [pc, #4]	; (8007260 <HAL_GetREVID+0x8>)
 800725a:	6818      	ldr	r0, [r3, #0]
}
 800725c:	0c00      	lsrs	r0, r0, #16
 800725e:	4770      	bx	lr
 8007260:	5c001000 	.word	0x5c001000

08007264 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 8007264:	4a03      	ldr	r2, [pc, #12]	; (8007274 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x10>)
 8007266:	6813      	ldr	r3, [r2, #0]
 8007268:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800726c:	4318      	orrs	r0, r3
 800726e:	6010      	str	r0, [r2, #0]
}
 8007270:	4770      	bx	lr
 8007272:	bf00      	nop
 8007274:	58003c00 	.word	0x58003c00

08007278 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8007278:	4a03      	ldr	r2, [pc, #12]	; (8007288 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x10>)
 800727a:	6813      	ldr	r3, [r2, #0]
 800727c:	f023 0302 	bic.w	r3, r3, #2
 8007280:	4318      	orrs	r0, r3
 8007282:	6010      	str	r0, [r2, #0]
}
 8007284:	4770      	bx	lr
 8007286:	bf00      	nop
 8007288:	58003c00 	.word	0x58003c00

0800728c <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 800728c:	b538      	push	{r3, r4, r5, lr}
  uint32_t  tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 800728e:	4c0a      	ldr	r4, [pc, #40]	; (80072b8 <HAL_SYSCFG_EnableVREFBUF+0x2c>)
 8007290:	6823      	ldr	r3, [r4, #0]
 8007292:	f043 0301 	orr.w	r3, r3, #1
 8007296:	6023      	str	r3, [r4, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007298:	f7ff ffc6 	bl	8007228 <HAL_GetTick>
 800729c:	4605      	mov	r5, r0

  /* Wait for VRR bit  */
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 800729e:	e004      	b.n	80072aa <HAL_SYSCFG_EnableVREFBUF+0x1e>
  {
    if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80072a0:	f7ff ffc2 	bl	8007228 <HAL_GetTick>
 80072a4:	1b40      	subs	r0, r0, r5
 80072a6:	280a      	cmp	r0, #10
 80072a8:	d804      	bhi.n	80072b4 <HAL_SYSCFG_EnableVREFBUF+0x28>
  while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0UL)
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	071b      	lsls	r3, r3, #28
 80072ae:	d5f7      	bpl.n	80072a0 <HAL_SYSCFG_EnableVREFBUF+0x14>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80072b0:	2000      	movs	r0, #0
}
 80072b2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 80072b4:	2003      	movs	r0, #3
}
 80072b6:	bd38      	pop	{r3, r4, r5, pc}
 80072b8:	58003c00 	.word	0x58003c00

080072bc <HAL_ADC_PollForConversion>:
{
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80072bc:	4b3e      	ldr	r3, [pc, #248]	; (80073b8 <HAL_ADC_PollForConversion+0xfc>)
 80072be:	6802      	ldr	r2, [r0, #0]
 80072c0:	429a      	cmp	r2, r3
{
 80072c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072c6:	4605      	mov	r5, r0
 80072c8:	460e      	mov	r6, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80072ca:	d059      	beq.n	8007380 <HAL_ADC_PollForConversion+0xc4>
 80072cc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d055      	beq.n	8007380 <HAL_ADC_PollForConversion+0xc4>
 80072d4:	4939      	ldr	r1, [pc, #228]	; (80073bc <HAL_ADC_PollForConversion+0x100>)

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80072d6:	692c      	ldr	r4, [r5, #16]
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80072d8:	688f      	ldr	r7, [r1, #8]
 80072da:	2c08      	cmp	r4, #8
 80072dc:	f007 071f 	and.w	r7, r7, #31
 80072e0:	d009      	beq.n	80072f6 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80072e2:	f240 2321 	movw	r3, #545	; 0x221
 80072e6:	40fb      	lsrs	r3, r7
 80072e8:	07d8      	lsls	r0, r3, #31
 80072ea:	d458      	bmi.n	800739e <HAL_ADC_PollForConversion+0xe2>
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80072ec:	688b      	ldr	r3, [r1, #8]
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80072ee:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 80072f2:	d157      	bne.n	80073a4 <HAL_ADC_PollForConversion+0xe8>
        tmp_Flag_End = (ADC_FLAG_EOC);
 80072f4:	2404      	movs	r4, #4
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80072f6:	f7ff ff97 	bl	8007228 <HAL_GetTick>
 80072fa:	682a      	ldr	r2, [r5, #0]
 80072fc:	4680      	mov	r8, r0

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80072fe:	1c73      	adds	r3, r6, #1
 8007300:	d127      	bne.n	8007352 <HAL_ADC_PollForConversion+0x96>
 8007302:	6813      	ldr	r3, [r2, #0]
 8007304:	4223      	tst	r3, r4
 8007306:	d0fc      	beq.n	8007302 <HAL_ADC_PollForConversion+0x46>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007308:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800730a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800730e:	656b      	str	r3, [r5, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007310:	68d3      	ldr	r3, [r2, #12]
 8007312:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8007316:	d10f      	bne.n	8007338 <HAL_ADC_PollForConversion+0x7c>

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8007318:	7d6b      	ldrb	r3, [r5, #21]
 800731a:	b96b      	cbnz	r3, 8007338 <HAL_ADC_PollForConversion+0x7c>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800731c:	6813      	ldr	r3, [r2, #0]
 800731e:	0718      	lsls	r0, r3, #28
 8007320:	d50a      	bpl.n	8007338 <HAL_ADC_PollForConversion+0x7c>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007322:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8007324:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007328:	656b      	str	r3, [r5, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800732a:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 800732c:	04d9      	lsls	r1, r3, #19
 800732e:	d403      	bmi.n	8007338 <HAL_ADC_PollForConversion+0x7c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007330:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8007332:	f043 0301 	orr.w	r3, r3, #1
 8007336:	656b      	str	r3, [r5, #84]	; 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007338:	4b21      	ldr	r3, [pc, #132]	; (80073c0 <HAL_ADC_PollForConversion+0x104>)
 800733a:	429a      	cmp	r2, r3
 800733c:	d022      	beq.n	8007384 <HAL_ADC_PollForConversion+0xc8>
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800733e:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007340:	68d0      	ldr	r0, [r2, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007342:	d028      	beq.n	8007396 <HAL_ADC_PollForConversion+0xda>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8007344:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8007348:	d133      	bne.n	80073b2 <HAL_ADC_PollForConversion+0xf6>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800734a:	230c      	movs	r3, #12
 800734c:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
}
 800734e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8007352:	6813      	ldr	r3, [r2, #0]
 8007354:	4223      	tst	r3, r4
 8007356:	d1d7      	bne.n	8007308 <HAL_ADC_PollForConversion+0x4c>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8007358:	f7ff ff66 	bl	8007228 <HAL_GetTick>
 800735c:	eba0 0008 	sub.w	r0, r0, r8
 8007360:	682a      	ldr	r2, [r5, #0]
 8007362:	42b0      	cmp	r0, r6
 8007364:	d801      	bhi.n	800736a <HAL_ADC_PollForConversion+0xae>
 8007366:	2e00      	cmp	r6, #0
 8007368:	d1c9      	bne.n	80072fe <HAL_ADC_PollForConversion+0x42>
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800736a:	6813      	ldr	r3, [r2, #0]
 800736c:	4023      	ands	r3, r4
 800736e:	d1c6      	bne.n	80072fe <HAL_ADC_PollForConversion+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007370:	6d6a      	ldr	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 8007372:	2003      	movs	r0, #3
          __HAL_UNLOCK(hadc);
 8007374:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007378:	f042 0204 	orr.w	r2, r2, #4
 800737c:	656a      	str	r2, [r5, #84]	; 0x54
          return HAL_TIMEOUT;
 800737e:	e7e6      	b.n	800734e <HAL_ADC_PollForConversion+0x92>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007380:	4910      	ldr	r1, [pc, #64]	; (80073c4 <HAL_ADC_PollForConversion+0x108>)
 8007382:	e7a8      	b.n	80072d6 <HAL_ADC_PollForConversion+0x1a>
 8007384:	f240 2321 	movw	r3, #545	; 0x221
 8007388:	40fb      	lsrs	r3, r7
 800738a:	07db      	lsls	r3, r3, #31
 800738c:	d4d7      	bmi.n	800733e <HAL_ADC_PollForConversion+0x82>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800738e:	4b0a      	ldr	r3, [pc, #40]	; (80073b8 <HAL_ADC_PollForConversion+0xfc>)
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007390:	2c08      	cmp	r4, #8
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007392:	68d8      	ldr	r0, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8007394:	d1d6      	bne.n	8007344 <HAL_ADC_PollForConversion+0x88>
  return HAL_OK;
 8007396:	2000      	movs	r0, #0
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8007398:	6014      	str	r4, [r2, #0]
}
 800739a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800739e:	68d3      	ldr	r3, [r2, #12]
 80073a0:	07da      	lsls	r2, r3, #31
 80073a2:	d5a7      	bpl.n	80072f4 <HAL_ADC_PollForConversion+0x38>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073a4:	6d6b      	ldr	r3, [r5, #84]	; 0x54
        return HAL_ERROR;
 80073a6:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80073a8:	f043 0320 	orr.w	r3, r3, #32
 80073ac:	656b      	str	r3, [r5, #84]	; 0x54
}
 80073ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 80073b2:	2000      	movs	r0, #0
}
 80073b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073b8:	40022000 	.word	0x40022000
 80073bc:	58026300 	.word	0x58026300
 80073c0:	40022100 	.word	0x40022100
 80073c4:	40022300 	.word	0x40022300

080073c8 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80073c8:	6803      	ldr	r3, [r0, #0]
 80073ca:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80073cc:	4770      	bx	lr
 80073ce:	bf00      	nop

080073d0 <ADC_DMAHalfConvCplt>:

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80073d0:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80073d2:	b508      	push	{r3, lr}
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80073d4:	f7fd fbfc 	bl	8004bd0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80073d8:	bd08      	pop	{r3, pc}
 80073da:	bf00      	nop

080073dc <HAL_ADC_ErrorCallback>:
 80073dc:	4770      	bx	lr
 80073de:	bf00      	nop

080073e0 <HAL_ADC_IRQHandler>:
{
 80073e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80073e2:	4a8e      	ldr	r2, [pc, #568]	; (800761c <HAL_ADC_IRQHandler+0x23c>)
{
 80073e4:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 80073e6:	6803      	ldr	r3, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80073e8:	4293      	cmp	r3, r2
  uint32_t tmp_isr = hadc->Instance->ISR;
 80073ea:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 80073ec:	685e      	ldr	r6, [r3, #4]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80073ee:	f000 8095 	beq.w	800751c <HAL_ADC_IRQHandler+0x13c>
 80073f2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 80073f6:	4293      	cmp	r3, r2
 80073f8:	f000 8090 	beq.w	800751c <HAL_ADC_IRQHandler+0x13c>
 80073fc:	4a88      	ldr	r2, [pc, #544]	; (8007620 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80073fe:	6897      	ldr	r7, [r2, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8007400:	07a9      	lsls	r1, r5, #30
 8007402:	f007 071f 	and.w	r7, r7, #31
 8007406:	d502      	bpl.n	800740e <HAL_ADC_IRQHandler+0x2e>
 8007408:	07b2      	lsls	r2, r6, #30
 800740a:	f100 80aa 	bmi.w	8007562 <HAL_ADC_IRQHandler+0x182>
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800740e:	0769      	lsls	r1, r5, #29
 8007410:	d579      	bpl.n	8007506 <HAL_ADC_IRQHandler+0x126>
 8007412:	0772      	lsls	r2, r6, #29
 8007414:	d577      	bpl.n	8007506 <HAL_ADC_IRQHandler+0x126>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007416:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007418:	06d2      	lsls	r2, r2, #27
 800741a:	d403      	bmi.n	8007424 <HAL_ADC_IRQHandler+0x44>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800741c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800741e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007422:	6562      	str	r2, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8007424:	68da      	ldr	r2, [r3, #12]
 8007426:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800742a:	d11c      	bne.n	8007466 <HAL_ADC_IRQHandler+0x86>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800742c:	4a7d      	ldr	r2, [pc, #500]	; (8007624 <HAL_ADC_IRQHandler+0x244>)
 800742e:	4293      	cmp	r3, r2
 8007430:	f000 80e7 	beq.w	8007602 <HAL_ADC_IRQHandler+0x222>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007434:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8007436:	0490      	lsls	r0, r2, #18
 8007438:	d415      	bmi.n	8007466 <HAL_ADC_IRQHandler+0x86>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	0711      	lsls	r1, r2, #28
 800743e:	d512      	bpl.n	8007466 <HAL_ADC_IRQHandler+0x86>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007440:	689a      	ldr	r2, [r3, #8]
 8007442:	0752      	lsls	r2, r2, #29
 8007444:	f100 80f2 	bmi.w	800762c <HAL_ADC_IRQHandler+0x24c>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8007448:	685a      	ldr	r2, [r3, #4]
 800744a:	f022 020c 	bic.w	r2, r2, #12
 800744e:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007450:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007452:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007456:	6563      	str	r3, [r4, #84]	; 0x54
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8007458:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800745a:	04db      	lsls	r3, r3, #19
 800745c:	d403      	bmi.n	8007466 <HAL_ADC_IRQHandler+0x86>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800745e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007460:	f043 0301 	orr.w	r3, r3, #1
 8007464:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 8007466:	4620      	mov	r0, r4
 8007468:	f7fd fb94 	bl	8004b94 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800746c:	6823      	ldr	r3, [r4, #0]
 800746e:	220c      	movs	r2, #12
 8007470:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8007472:	06a8      	lsls	r0, r5, #26
 8007474:	d54d      	bpl.n	8007512 <HAL_ADC_IRQHandler+0x132>
 8007476:	06b1      	lsls	r1, r6, #26
 8007478:	d54b      	bpl.n	8007512 <HAL_ADC_IRQHandler+0x132>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800747a:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800747c:	06d1      	lsls	r1, r2, #27
 800747e:	d403      	bmi.n	8007488 <HAL_ADC_IRQHandler+0xa8>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8007480:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8007482:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007486:	6562      	str	r2, [r4, #84]	; 0x54
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8007488:	4966      	ldr	r1, [pc, #408]	; (8007624 <HAL_ADC_IRQHandler+0x244>)
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800748a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800748c:	428b      	cmp	r3, r1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800748e:	68d8      	ldr	r0, [r3, #12]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8007490:	f402 72c0 	and.w	r2, r2, #384	; 0x180
 8007494:	d073      	beq.n	800757e <HAL_ADC_IRQHandler+0x19e>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8007496:	68d9      	ldr	r1, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8007498:	b9d2      	cbnz	r2, 80074d0 <HAL_ADC_IRQHandler+0xf0>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800749a:	018a      	lsls	r2, r1, #6
 800749c:	f100 80a9 	bmi.w	80075f2 <HAL_ADC_IRQHandler+0x212>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80074a0:	681a      	ldr	r2, [r3, #0]
 80074a2:	0650      	lsls	r0, r2, #25
 80074a4:	d514      	bpl.n	80074d0 <HAL_ADC_IRQHandler+0xf0>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80074a6:	0289      	lsls	r1, r1, #10
 80074a8:	d412      	bmi.n	80074d0 <HAL_ADC_IRQHandler+0xf0>
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80074aa:	689a      	ldr	r2, [r3, #8]
 80074ac:	0712      	lsls	r2, r2, #28
 80074ae:	f100 80c8 	bmi.w	8007642 <HAL_ADC_IRQHandler+0x262>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80074b2:	685a      	ldr	r2, [r3, #4]
 80074b4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80074b8:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80074ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80074bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80074c0:	6563      	str	r3, [r4, #84]	; 0x54
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80074c2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80074c4:	05d8      	lsls	r0, r3, #23
 80074c6:	d403      	bmi.n	80074d0 <HAL_ADC_IRQHandler+0xf0>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80074c8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80074ca:	f043 0301 	orr.w	r3, r3, #1
 80074ce:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80074d0:	4620      	mov	r0, r4
 80074d2:	f001 f9c1 	bl	8008858 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	2260      	movs	r2, #96	; 0x60
 80074da:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80074dc:	0629      	lsls	r1, r5, #24
 80074de:	d501      	bpl.n	80074e4 <HAL_ADC_IRQHandler+0x104>
 80074e0:	0632      	lsls	r2, r6, #24
 80074e2:	d45f      	bmi.n	80075a4 <HAL_ADC_IRQHandler+0x1c4>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80074e4:	05e8      	lsls	r0, r5, #23
 80074e6:	d501      	bpl.n	80074ec <HAL_ADC_IRQHandler+0x10c>
 80074e8:	05f1      	lsls	r1, r6, #23
 80074ea:	d466      	bmi.n	80075ba <HAL_ADC_IRQHandler+0x1da>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80074ec:	05aa      	lsls	r2, r5, #22
 80074ee:	d501      	bpl.n	80074f4 <HAL_ADC_IRQHandler+0x114>
 80074f0:	05b0      	lsls	r0, r6, #22
 80074f2:	d44b      	bmi.n	800758c <HAL_ADC_IRQHandler+0x1ac>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80074f4:	06e9      	lsls	r1, r5, #27
 80074f6:	d501      	bpl.n	80074fc <HAL_ADC_IRQHandler+0x11c>
 80074f8:	06f2      	lsls	r2, r6, #27
 80074fa:	d411      	bmi.n	8007520 <HAL_ADC_IRQHandler+0x140>
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80074fc:	056d      	lsls	r5, r5, #21
 80074fe:	d501      	bpl.n	8007504 <HAL_ADC_IRQHandler+0x124>
 8007500:	0570      	lsls	r0, r6, #21
 8007502:	d466      	bmi.n	80075d2 <HAL_ADC_IRQHandler+0x1f2>
}
 8007504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8007506:	0728      	lsls	r0, r5, #28
 8007508:	d5b3      	bpl.n	8007472 <HAL_ADC_IRQHandler+0x92>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800750a:	0731      	lsls	r1, r6, #28
 800750c:	d483      	bmi.n	8007416 <HAL_ADC_IRQHandler+0x36>
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800750e:	06a8      	lsls	r0, r5, #26
 8007510:	d4b1      	bmi.n	8007476 <HAL_ADC_IRQHandler+0x96>
 8007512:	066a      	lsls	r2, r5, #25
 8007514:	d5e2      	bpl.n	80074dc <HAL_ADC_IRQHandler+0xfc>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8007516:	0670      	lsls	r0, r6, #25
 8007518:	d5e0      	bpl.n	80074dc <HAL_ADC_IRQHandler+0xfc>
 800751a:	e7ae      	b.n	800747a <HAL_ADC_IRQHandler+0x9a>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800751c:	4a42      	ldr	r2, [pc, #264]	; (8007628 <HAL_ADC_IRQHandler+0x248>)
 800751e:	e76e      	b.n	80073fe <HAL_ADC_IRQHandler+0x1e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8007520:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8007522:	b17a      	cbz	r2, 8007544 <HAL_ADC_IRQHandler+0x164>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8007524:	2f00      	cmp	r7, #0
 8007526:	d075      	beq.n	8007614 <HAL_ADC_IRQHandler+0x234>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8007528:	4a3c      	ldr	r2, [pc, #240]	; (800761c <HAL_ADC_IRQHandler+0x23c>)
 800752a:	4293      	cmp	r3, r2
 800752c:	f000 8087 	beq.w	800763e <HAL_ADC_IRQHandler+0x25e>
 8007530:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007534:	4293      	cmp	r3, r2
 8007536:	f000 8082 	beq.w	800763e <HAL_ADC_IRQHandler+0x25e>
 800753a:	4a39      	ldr	r2, [pc, #228]	; (8007620 <HAL_ADC_IRQHandler+0x240>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 800753c:	6892      	ldr	r2, [r2, #8]
 800753e:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8007542:	d00b      	beq.n	800755c <HAL_ADC_IRQHandler+0x17c>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007544:	6d63      	ldr	r3, [r4, #84]	; 0x54
      HAL_ADC_ErrorCallback(hadc);
 8007546:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8007548:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800754c:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800754e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007550:	f043 0302 	orr.w	r3, r3, #2
 8007554:	65a3      	str	r3, [r4, #88]	; 0x58
      HAL_ADC_ErrorCallback(hadc);
 8007556:	f7ff ff41 	bl	80073dc <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800755a:	6823      	ldr	r3, [r4, #0]
 800755c:	2210      	movs	r2, #16
 800755e:	601a      	str	r2, [r3, #0]
 8007560:	e7cc      	b.n	80074fc <HAL_ADC_IRQHandler+0x11c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8007562:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007564:	06d8      	lsls	r0, r3, #27
 8007566:	d403      	bmi.n	8007570 <HAL_ADC_IRQHandler+0x190>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8007568:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800756a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800756e:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8007570:	4620      	mov	r0, r4
 8007572:	f001 f979 	bl	8008868 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8007576:	6823      	ldr	r3, [r4, #0]
 8007578:	2202      	movs	r2, #2
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	e747      	b.n	800740e <HAL_ADC_IRQHandler+0x2e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800757e:	21c1      	movs	r1, #193	; 0xc1
 8007580:	40f9      	lsrs	r1, r7
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8007582:	07c9      	lsls	r1, r1, #31
 8007584:	d487      	bmi.n	8007496 <HAL_ADC_IRQHandler+0xb6>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8007586:	4925      	ldr	r1, [pc, #148]	; (800761c <HAL_ADC_IRQHandler+0x23c>)
 8007588:	68c9      	ldr	r1, [r1, #12]
 800758a:	e785      	b.n	8007498 <HAL_ADC_IRQHandler+0xb8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800758c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800758e:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007590:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007594:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8007596:	f001 f965 	bl	8008864 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	e7a7      	b.n	80074f4 <HAL_ADC_IRQHandler+0x114>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80075a4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80075a6:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80075a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80075ac:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80075ae:	f7fd fb5f 	bl	8004c70 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80075b2:	6823      	ldr	r3, [r4, #0]
 80075b4:	2280      	movs	r2, #128	; 0x80
 80075b6:	601a      	str	r2, [r3, #0]
 80075b8:	e794      	b.n	80074e4 <HAL_ADC_IRQHandler+0x104>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80075ba:	6d63      	ldr	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80075bc:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80075be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80075c2:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80075c4:	f001 f94c 	bl	8008860 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80075c8:	6823      	ldr	r3, [r4, #0]
 80075ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075ce:	601a      	str	r2, [r3, #0]
 80075d0:	e78c      	b.n	80074ec <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80075d2:	6d62      	ldr	r2, [r4, #84]	; 0x54
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80075d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80075d8:	4620      	mov	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80075da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80075de:	6562      	str	r2, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80075e0:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80075e2:	f042 0208 	orr.w	r2, r2, #8
 80075e6:	65a2      	str	r2, [r4, #88]	; 0x58
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80075e8:	6019      	str	r1, [r3, #0]
}
 80075ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80075ee:	f001 b935 	b.w	800885c <HAL_ADCEx_InjectedQueueOverflowCallback>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80075f2:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80075f6:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80075fa:	4302      	orrs	r2, r0
 80075fc:	f47f af68 	bne.w	80074d0 <HAL_ADC_IRQHandler+0xf0>
 8007600:	e74e      	b.n	80074a0 <HAL_ADC_IRQHandler+0xc0>
 8007602:	f240 2221 	movw	r2, #545	; 0x221
 8007606:	40fa      	lsrs	r2, r7
 8007608:	07d2      	lsls	r2, r2, #31
 800760a:	f53f af13 	bmi.w	8007434 <HAL_ADC_IRQHandler+0x54>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800760e:	4a03      	ldr	r2, [pc, #12]	; (800761c <HAL_ADC_IRQHandler+0x23c>)
 8007610:	68d2      	ldr	r2, [r2, #12]
 8007612:	e710      	b.n	8007436 <HAL_ADC_IRQHandler+0x56>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8007614:	68da      	ldr	r2, [r3, #12]
 8007616:	0797      	lsls	r7, r2, #30
 8007618:	d0a0      	beq.n	800755c <HAL_ADC_IRQHandler+0x17c>
 800761a:	e793      	b.n	8007544 <HAL_ADC_IRQHandler+0x164>
 800761c:	40022000 	.word	0x40022000
 8007620:	58026300 	.word	0x58026300
 8007624:	40022100 	.word	0x40022100
 8007628:	40022300 	.word	0x40022300
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800762c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800762e:	f043 0310 	orr.w	r3, r3, #16
 8007632:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007634:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007636:	f043 0301 	orr.w	r3, r3, #1
 800763a:	65a3      	str	r3, [r4, #88]	; 0x58
 800763c:	e713      	b.n	8007466 <HAL_ADC_IRQHandler+0x86>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800763e:	4a05      	ldr	r2, [pc, #20]	; (8007654 <HAL_ADC_IRQHandler+0x274>)
 8007640:	e77c      	b.n	800753c <HAL_ADC_IRQHandler+0x15c>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007642:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8007644:	f043 0310 	orr.w	r3, r3, #16
 8007648:	6563      	str	r3, [r4, #84]	; 0x54
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800764a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800764c:	f043 0301 	orr.w	r3, r3, #1
 8007650:	65a3      	str	r3, [r4, #88]	; 0x58
 8007652:	e73d      	b.n	80074d0 <HAL_ADC_IRQHandler+0xf0>
 8007654:	40022300 	.word	0x40022300

08007658 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007658:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800765a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800765c:	f012 0f50 	tst.w	r2, #80	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007660:	6d5a      	ldr	r2, [r3, #84]	; 0x54
{
 8007662:	b510      	push	{r4, lr}
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8007664:	d11d      	bne.n	80076a2 <ADC_DMAConvCplt+0x4a>
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8007666:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007668:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800766c:	655a      	str	r2, [r3, #84]	; 0x54
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800766e:	680a      	ldr	r2, [r1, #0]
 8007670:	f012 0f08 	tst.w	r2, #8
 8007674:	68ca      	ldr	r2, [r1, #12]
 8007676:	d01b      	beq.n	80076b0 <ADC_DMAConvCplt+0x58>
 8007678:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800767c:	d10d      	bne.n	800769a <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800767e:	68ca      	ldr	r2, [r1, #12]
 8007680:	0494      	lsls	r4, r2, #18
 8007682:	d40a      	bmi.n	800769a <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8007684:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007686:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800768a:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800768c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800768e:	04d1      	lsls	r1, r2, #19
 8007690:	d403      	bmi.n	800769a <ADC_DMAConvCplt+0x42>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007692:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007694:	f042 0201 	orr.w	r2, r2, #1
 8007698:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 800769a:	4618      	mov	r0, r3
 800769c:	f7fd fa7a 	bl	8004b94 <HAL_ADC_ConvCpltCallback>
}
 80076a0:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80076a2:	06d2      	lsls	r2, r2, #27
 80076a4:	d40a      	bmi.n	80076bc <ADC_DMAConvCplt+0x64>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80076a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80076a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80076ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076ae:	4718      	bx	r3
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 80076b0:	0790      	lsls	r0, r2, #30
 80076b2:	d0e7      	beq.n	8007684 <ADC_DMAConvCplt+0x2c>
    HAL_ADC_ConvCpltCallback(hadc);
 80076b4:	4618      	mov	r0, r3
 80076b6:	f7fd fa6d 	bl	8004b94 <HAL_ADC_ConvCpltCallback>
 80076ba:	e7f1      	b.n	80076a0 <ADC_DMAConvCplt+0x48>
      HAL_ADC_ErrorCallback(hadc);
 80076bc:	4618      	mov	r0, r3
 80076be:	f7ff fe8d 	bl	80073dc <HAL_ADC_ErrorCallback>
}
 80076c2:	bd10      	pop	{r4, pc}

080076c4 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076c4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 80076c6:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80076c8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80076ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80076ce:	6543      	str	r3, [r0, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80076d0:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80076d2:	f043 0304 	orr.w	r3, r3, #4
 80076d6:	6583      	str	r3, [r0, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80076d8:	f7ff fe80 	bl	80073dc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80076dc:	bd08      	pop	{r3, pc}
 80076de:	bf00      	nop

080076e0 <HAL_ADC_ConfigChannel>:
{
 80076e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0;
 80076e2:	2200      	movs	r2, #0
{
 80076e4:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 80076e6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80076e8:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
 80076ec:	2a01      	cmp	r2, #1
 80076ee:	f000 8136 	beq.w	800795e <HAL_ADC_ConfigChannel+0x27e>
 80076f2:	4603      	mov	r3, r0
 80076f4:	2001      	movs	r0, #1
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80076f6:	681a      	ldr	r2, [r3, #0]
  __HAL_LOCK(hadc);
 80076f8:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80076fc:	6894      	ldr	r4, [r2, #8]
 80076fe:	0766      	lsls	r6, r4, #29
 8007700:	f100 809a 	bmi.w	8007838 <HAL_ADC_ConfigChannel+0x158>
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007704:	680c      	ldr	r4, [r1, #0]
 8007706:	f3c4 0513 	ubfx	r5, r4, #0, #20
 800770a:	2d00      	cmp	r5, #0
 800770c:	f040 809d 	bne.w	800784a <HAL_ADC_ConfigChannel+0x16a>
 8007710:	f3c4 6484 	ubfx	r4, r4, #26, #5
 8007714:	40a0      	lsls	r0, r4
 8007716:	69d6      	ldr	r6, [r2, #28]
  MODIFY_REG(*preg,
 8007718:	f04f 0e1f 	mov.w	lr, #31
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800771c:	684d      	ldr	r5, [r1, #4]
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800771e:	4330      	orrs	r0, r6
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8007720:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8007724:	61d0      	str	r0, [r2, #28]
  MODIFY_REG(*preg,
 8007726:	f005 001f 	and.w	r0, r5, #31
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800772a:	f00c 050c 	and.w	r5, ip, #12
 800772e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
  MODIFY_REG(*preg,
 8007732:	4084      	lsls	r4, r0
 8007734:	fa0e fe00 	lsl.w	lr, lr, r0
 8007738:	f85c 0005 	ldr.w	r0, [ip, r5]
 800773c:	ea20 000e 	bic.w	r0, r0, lr
 8007740:	4320      	orrs	r0, r4
 8007742:	f84c 0005 	str.w	r0, [ip, r5]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007746:	6890      	ldr	r0, [r2, #8]
 8007748:	f010 0f04 	tst.w	r0, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800774c:	6890      	ldr	r0, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800774e:	d159      	bne.n	8007804 <HAL_ADC_ConfigChannel+0x124>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007750:	0705      	lsls	r5, r0, #28
 8007752:	d457      	bmi.n	8007804 <HAL_ADC_ConfigChannel+0x124>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8007754:	680c      	ldr	r4, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007756:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 800775a:	f04f 0c07 	mov.w	ip, #7
 800775e:	688f      	ldr	r7, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007760:	0de5      	lsrs	r5, r4, #23
  MODIFY_REG(*preg,
 8007762:	f3c4 5404 	ubfx	r4, r4, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007766:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800776a:	fa0c fc04 	lsl.w	ip, ip, r4
 800776e:	fa07 f404 	lsl.w	r4, r7, r4
 8007772:	5970      	ldr	r0, [r6, r5]
 8007774:	ea20 000c 	bic.w	r0, r0, ip
 8007778:	4320      	orrs	r0, r4
 800777a:	5170      	str	r0, [r6, r5]
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800777c:	48bd      	ldr	r0, [pc, #756]	; (8007a74 <HAL_ADC_ConfigChannel+0x394>)
 800777e:	6800      	ldr	r0, [r0, #0]
 8007780:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007784:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007788:	68d0      	ldr	r0, [r2, #12]
 800778a:	f000 80e2 	beq.w	8007952 <HAL_ADC_ConfigChannel+0x272>
 800778e:	f010 0f10 	tst.w	r0, #16
 8007792:	694d      	ldr	r5, [r1, #20]
 8007794:	68d0      	ldr	r0, [r2, #12]
 8007796:	f040 8102 	bne.w	800799e <HAL_ADC_ConfigChannel+0x2be>
 800779a:	f3c0 0082 	ubfx	r0, r0, #2, #3
 800779e:	0040      	lsls	r0, r0, #1
 80077a0:	4085      	lsls	r5, r0
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80077a2:	690e      	ldr	r6, [r1, #16]
 80077a4:	2e04      	cmp	r6, #4
 80077a6:	f000 80dd 	beq.w	8007964 <HAL_ADC_ConfigChannel+0x284>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80077aa:	f102 0460 	add.w	r4, r2, #96	; 0x60
    MODIFY_REG(*preg,
 80077ae:	6808      	ldr	r0, [r1, #0]
 80077b0:	f854 7026 	ldr.w	r7, [r4, r6, lsl #2]
 80077b4:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80077b8:	f007 4c00 	and.w	ip, r7, #2147483648	; 0x80000000
 80077bc:	ea40 000c 	orr.w	r0, r0, ip
 80077c0:	4328      	orrs	r0, r5
 80077c2:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80077c6:	7e4d      	ldrb	r5, [r1, #25]
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80077c8:	690e      	ldr	r6, [r1, #16]
 80077ca:	f1a5 0501 	sub.w	r5, r5, #1
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80077ce:	f854 0026 	ldr.w	r0, [r4, r6, lsl #2]
 80077d2:	fab5 f585 	clz	r5, r5
 80077d6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80077da:	096d      	lsrs	r5, r5, #5
 80077dc:	ea40 70c5 	orr.w	r0, r0, r5, lsl #31
 80077e0:	f844 0026 	str.w	r0, [r4, r6, lsl #2]
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80077e4:	7e08      	ldrb	r0, [r1, #24]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80077e6:	690d      	ldr	r5, [r1, #16]
 80077e8:	f1a0 0001 	sub.w	r0, r0, #1
 80077ec:	6914      	ldr	r4, [r2, #16]
 80077ee:	f005 051f 	and.w	r5, r5, #31
 80077f2:	fab0 f080 	clz	r0, r0
 80077f6:	f424 44f0 	bic.w	r4, r4, #30720	; 0x7800
 80077fa:	0940      	lsrs	r0, r0, #5
 80077fc:	02c0      	lsls	r0, r0, #11
 80077fe:	40a8      	lsls	r0, r5
 8007800:	4320      	orrs	r0, r4
 8007802:	6110      	str	r0, [r2, #16]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007804:	6890      	ldr	r0, [r2, #8]
 8007806:	07c4      	lsls	r4, r0, #31
 8007808:	d414      	bmi.n	8007834 <HAL_ADC_ConfigChannel+0x154>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800780a:	68ce      	ldr	r6, [r1, #12]
 800780c:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->DIFSEL,
 800780e:	f006 0718 	and.w	r7, r6, #24
 8007812:	4899      	ldr	r0, [pc, #612]	; (8007a78 <HAL_ADC_ConfigChannel+0x398>)
 8007814:	f8d2 50c0 	ldr.w	r5, [r2, #192]	; 0xc0
 8007818:	40f8      	lsrs	r0, r7
 800781a:	f3c4 0713 	ubfx	r7, r4, #0, #20
 800781e:	4020      	ands	r0, r4
 8007820:	ea25 0507 	bic.w	r5, r5, r7
 8007824:	4328      	orrs	r0, r5
 8007826:	f8c2 00c0 	str.w	r0, [r2, #192]	; 0xc0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800782a:	4894      	ldr	r0, [pc, #592]	; (8007a7c <HAL_ADC_ConfigChannel+0x39c>)
 800782c:	4286      	cmp	r6, r0
 800782e:	d043      	beq.n	80078b8 <HAL_ADC_ConfigChannel+0x1d8>
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8007830:	2c00      	cmp	r4, #0
 8007832:	db13      	blt.n	800785c <HAL_ADC_ConfigChannel+0x17c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007834:	2000      	movs	r0, #0
 8007836:	e003      	b.n	8007840 <HAL_ADC_ConfigChannel+0x160>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007838:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800783a:	f042 0220 	orr.w	r2, r2, #32
 800783e:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007840:	2200      	movs	r2, #0
 8007842:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007846:	b003      	add	sp, #12
 8007848:	bdf0      	pop	{r4, r5, r6, r7, pc}
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800784a:	fa94 f5a4 	rbit	r5, r4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800784e:	b115      	cbz	r5, 8007856 <HAL_ADC_ConfigChannel+0x176>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8007850:	fab5 f585 	clz	r5, r5
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8007854:	40a8      	lsls	r0, r5
 8007856:	f3c4 6484 	ubfx	r4, r4, #26, #5
 800785a:	e75c      	b.n	8007716 <HAL_ADC_ConfigChannel+0x36>
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800785c:	4988      	ldr	r1, [pc, #544]	; (8007a80 <HAL_ADC_ConfigChannel+0x3a0>)
 800785e:	428a      	cmp	r2, r1
 8007860:	f000 80c1 	beq.w	80079e6 <HAL_ADC_ConfigChannel+0x306>
 8007864:	f501 7180 	add.w	r1, r1, #256	; 0x100
 8007868:	428a      	cmp	r2, r1
 800786a:	f000 80bc 	beq.w	80079e6 <HAL_ADC_ConfigChannel+0x306>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800786e:	4d85      	ldr	r5, [pc, #532]	; (8007a84 <HAL_ADC_ConfigChannel+0x3a4>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007870:	4885      	ldr	r0, [pc, #532]	; (8007a88 <HAL_ADC_ConfigChannel+0x3a8>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007872:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007874:	6880      	ldr	r0, [r0, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8007876:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800787a:	43c0      	mvns	r0, r0
 800787c:	f000 0001 	and.w	r0, r0, #1
 8007880:	2800      	cmp	r0, #0
 8007882:	f000 80bf 	beq.w	8007a04 <HAL_ADC_ConfigChannel+0x324>
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007886:	4881      	ldr	r0, [pc, #516]	; (8007a8c <HAL_ADC_ConfigChannel+0x3ac>)
 8007888:	4284      	cmp	r4, r0
 800788a:	f000 8107 	beq.w	8007a9c <HAL_ADC_ConfigChannel+0x3bc>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800788e:	4880      	ldr	r0, [pc, #512]	; (8007a90 <HAL_ADC_ConfigChannel+0x3b0>)
 8007890:	4284      	cmp	r4, r0
 8007892:	f000 8126 	beq.w	8007ae2 <HAL_ADC_ConfigChannel+0x402>
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8007896:	487f      	ldr	r0, [pc, #508]	; (8007a94 <HAL_ADC_ConfigChannel+0x3b4>)
 8007898:	4284      	cmp	r4, r0
 800789a:	d1cb      	bne.n	8007834 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_VREFINT_INSTANCE(hadc))
 800789c:	0249      	lsls	r1, r1, #9
 800789e:	d4c9      	bmi.n	8007834 <HAL_ADC_ConfigChannel+0x154>
 80078a0:	4979      	ldr	r1, [pc, #484]	; (8007a88 <HAL_ADC_ConfigChannel+0x3a8>)
 80078a2:	428a      	cmp	r2, r1
 80078a4:	d1c6      	bne.n	8007834 <HAL_ADC_ConfigChannel+0x154>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80078a6:	68aa      	ldr	r2, [r5, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80078a8:	2000      	movs	r0, #0
 80078aa:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80078ae:	4332      	orrs	r2, r6
 80078b0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80078b4:	60aa      	str	r2, [r5, #8]
}
 80078b6:	e7c3      	b.n	8007840 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80078b8:	2f00      	cmp	r7, #0
 80078ba:	d075      	beq.n	80079a8 <HAL_ADC_ConfigChannel+0x2c8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078bc:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80078c0:	2800      	cmp	r0, #0
 80078c2:	f000 80b3 	beq.w	8007a2c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80078c6:	fab0 f080 	clz	r0, r0
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80078ca:	3001      	adds	r0, #1
 80078cc:	f000 001f 	and.w	r0, r0, #31
 80078d0:	2809      	cmp	r0, #9
 80078d2:	f240 80ab 	bls.w	8007a2c <HAL_ADC_ConfigChannel+0x34c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078d6:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 80078da:	2d00      	cmp	r5, #0
 80078dc:	f000 8115 	beq.w	8007b0a <HAL_ADC_ConfigChannel+0x42a>
  return __builtin_clz(value);
 80078e0:	fab5 f585 	clz	r5, r5
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80078e4:	3501      	adds	r5, #1
 80078e6:	06ad      	lsls	r5, r5, #26
 80078e8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078ec:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 80078f0:	2800      	cmp	r0, #0
 80078f2:	f000 8108 	beq.w	8007b06 <HAL_ADC_ConfigChannel+0x426>
  return __builtin_clz(value);
 80078f6:	fab0 f080 	clz	r0, r0
 80078fa:	2601      	movs	r6, #1
 80078fc:	3001      	adds	r0, #1
 80078fe:	f000 001f 	and.w	r0, r0, #31
 8007902:	fa06 f000 	lsl.w	r0, r6, r0
 8007906:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007908:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800790c:	2c00      	cmp	r4, #0
 800790e:	f000 80f8 	beq.w	8007b02 <HAL_ADC_ConfigChannel+0x422>
  return __builtin_clz(value);
 8007912:	fab4 f484 	clz	r4, r4
 8007916:	2003      	movs	r0, #3
 8007918:	f06f 061d 	mvn.w	r6, #29
 800791c:	3401      	adds	r4, #1
 800791e:	f004 041f 	and.w	r4, r4, #31
 8007922:	fb10 6004 	smlabb	r0, r0, r4, r6
 8007926:	0500      	lsls	r0, r0, #20
 8007928:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800792c:	4328      	orrs	r0, r5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800792e:	f102 0614 	add.w	r6, r2, #20
  MODIFY_REG(*preg,
 8007932:	2707      	movs	r7, #7
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8007934:	0dc5      	lsrs	r5, r0, #23
  MODIFY_REG(*preg,
 8007936:	f3c0 5004 	ubfx	r0, r0, #20, #5
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800793a:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 800793e:	4087      	lsls	r7, r0
 8007940:	5974      	ldr	r4, [r6, r5]
 8007942:	ea24 0407 	bic.w	r4, r4, r7
 8007946:	688f      	ldr	r7, [r1, #8]
 8007948:	4087      	lsls	r7, r0
 800794a:	433c      	orrs	r4, r7
 800794c:	5174      	str	r4, [r6, r5]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800794e:	680c      	ldr	r4, [r1, #0]
}
 8007950:	e76e      	b.n	8007830 <HAL_ADC_ConfigChannel+0x150>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8007952:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007956:	694d      	ldr	r5, [r1, #20]
 8007958:	0040      	lsls	r0, r0, #1
 800795a:	4085      	lsls	r5, r0
 800795c:	e721      	b.n	80077a2 <HAL_ADC_ConfigChannel+0xc2>
  __HAL_LOCK(hadc);
 800795e:	2002      	movs	r0, #2
}
 8007960:	b003      	add	sp, #12
 8007962:	bdf0      	pop	{r4, r5, r6, r7, pc}
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007964:	6e10      	ldr	r0, [r2, #96]	; 0x60
 8007966:	680c      	ldr	r4, [r1, #0]
 8007968:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800796c:	06a5      	lsls	r5, r4, #26
 800796e:	ebb0 6f84 	cmp.w	r0, r4, lsl #26
 8007972:	d02e      	beq.n	80079d2 <HAL_ADC_ConfigChannel+0x2f2>
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007974:	6e50      	ldr	r0, [r2, #100]	; 0x64
 8007976:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800797a:	4285      	cmp	r5, r0
 800797c:	d024      	beq.n	80079c8 <HAL_ADC_ConfigChannel+0x2e8>
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800797e:	6e90      	ldr	r0, [r2, #104]	; 0x68
 8007980:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007984:	4285      	cmp	r5, r0
 8007986:	d029      	beq.n	80079dc <HAL_ADC_ConfigChannel+0x2fc>
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8007988:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 800798a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800798e:	4285      	cmp	r5, r0
 8007990:	f47f af38 	bne.w	8007804 <HAL_ADC_ConfigChannel+0x124>
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8007994:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 8007996:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800799a:	66d0      	str	r0, [r2, #108]	; 0x6c
 800799c:	e732      	b.n	8007804 <HAL_ADC_ConfigChannel+0x124>
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800799e:	0840      	lsrs	r0, r0, #1
 80079a0:	f000 0008 	and.w	r0, r0, #8
 80079a4:	4085      	lsls	r5, r0
 80079a6:	e6fc      	b.n	80077a2 <HAL_ADC_ConfigChannel+0xc2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80079a8:	0ea0      	lsrs	r0, r4, #26
 80079aa:	3001      	adds	r0, #1
 80079ac:	f000 041f 	and.w	r4, r0, #31
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80079b0:	2c09      	cmp	r4, #9
 80079b2:	d82d      	bhi.n	8007a10 <HAL_ADC_ConfigChannel+0x330>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80079b4:	0685      	lsls	r5, r0, #26
 80079b6:	2001      	movs	r0, #1
 80079b8:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 80079bc:	40a0      	lsls	r0, r4
 80079be:	4305      	orrs	r5, r0
 80079c0:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 80079c4:	0500      	lsls	r0, r0, #20
 80079c6:	e7b1      	b.n	800792c <HAL_ADC_ConfigChannel+0x24c>
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80079c8:	6e50      	ldr	r0, [r2, #100]	; 0x64
 80079ca:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80079ce:	6650      	str	r0, [r2, #100]	; 0x64
 80079d0:	e7d5      	b.n	800797e <HAL_ADC_ConfigChannel+0x29e>
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80079d2:	6e10      	ldr	r0, [r2, #96]	; 0x60
 80079d4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80079d8:	6610      	str	r0, [r2, #96]	; 0x60
 80079da:	e7cb      	b.n	8007974 <HAL_ADC_ConfigChannel+0x294>
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 80079dc:	6e90      	ldr	r0, [r2, #104]	; 0x68
 80079de:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80079e2:	6690      	str	r0, [r2, #104]	; 0x68
 80079e4:	e7d0      	b.n	8007988 <HAL_ADC_ConfigChannel+0x2a8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80079e6:	4826      	ldr	r0, [pc, #152]	; (8007a80 <HAL_ADC_ConfigChannel+0x3a0>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80079e8:	4d2b      	ldr	r5, [pc, #172]	; (8007a98 <HAL_ADC_ConfigChannel+0x3b8>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80079ea:	f500 7080 	add.w	r0, r0, #256	; 0x100
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80079ee:	68a9      	ldr	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80079f0:	f850 6cf8 	ldr.w	r6, [r0, #-248]
 80079f4:	6880      	ldr	r0, [r0, #8]
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80079f6:	4330      	orrs	r0, r6
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80079f8:	f001 76e0 	and.w	r6, r1, #29360128	; 0x1c00000
 80079fc:	43c0      	mvns	r0, r0
 80079fe:	f000 0001 	and.w	r0, r0, #1
 8007a02:	e73d      	b.n	8007880 <HAL_ADC_ConfigChannel+0x1a0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8007a06:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007a08:	f042 0220 	orr.w	r2, r2, #32
 8007a0c:	655a      	str	r2, [r3, #84]	; 0x54
          tmp_hal_status = HAL_ERROR;
 8007a0e:	e717      	b.n	8007840 <HAL_ADC_ConfigChannel+0x160>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8007a10:	0685      	lsls	r5, r0, #26
 8007a12:	2601      	movs	r6, #1
 8007a14:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 8007a18:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
 8007a1c:	fa06 f404 	lsl.w	r4, r6, r4
 8007a20:	381e      	subs	r0, #30
 8007a22:	4325      	orrs	r5, r4
 8007a24:	0500      	lsls	r0, r0, #20
 8007a26:	f040 7000 	orr.w	r0, r0, #33554432	; 0x2000000
 8007a2a:	e77f      	b.n	800792c <HAL_ADC_ConfigChannel+0x24c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a2c:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8007a30:	2d00      	cmp	r5, #0
 8007a32:	d072      	beq.n	8007b1a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8007a34:	fab5 f585 	clz	r5, r5
 8007a38:	3501      	adds	r5, #1
 8007a3a:	06ad      	lsls	r5, r5, #26
 8007a3c:	f005 45f8 	and.w	r5, r5, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a40:	fa94 f0a4 	rbit	r0, r4
  if (value == 0U)
 8007a44:	2800      	cmp	r0, #0
 8007a46:	d066      	beq.n	8007b16 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 8007a48:	fab0 f080 	clz	r0, r0
 8007a4c:	2601      	movs	r6, #1
 8007a4e:	3001      	adds	r0, #1
 8007a50:	f000 001f 	and.w	r0, r0, #31
 8007a54:	fa06 f000 	lsl.w	r0, r6, r0
 8007a58:	4305      	orrs	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a5a:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 8007a5e:	2c00      	cmp	r4, #0
 8007a60:	d056      	beq.n	8007b10 <HAL_ADC_ConfigChannel+0x430>
  return __builtin_clz(value);
 8007a62:	fab4 f084 	clz	r0, r4
 8007a66:	3001      	adds	r0, #1
 8007a68:	f000 001f 	and.w	r0, r0, #31
 8007a6c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8007a70:	0500      	lsls	r0, r0, #20
 8007a72:	e75b      	b.n	800792c <HAL_ADC_ConfigChannel+0x24c>
 8007a74:	5c001000 	.word	0x5c001000
 8007a78:	000fffff 	.word	0x000fffff
 8007a7c:	47ff0000 	.word	0x47ff0000
 8007a80:	40022000 	.word	0x40022000
 8007a84:	58026300 	.word	0x58026300
 8007a88:	58026000 	.word	0x58026000
 8007a8c:	cb840000 	.word	0xcb840000
 8007a90:	c7520000 	.word	0xc7520000
 8007a94:	cfb80000 	.word	0xcfb80000
 8007a98:	40022300 	.word	0x40022300
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8007a9c:	0208      	lsls	r0, r1, #8
 8007a9e:	f53f aec9 	bmi.w	8007834 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8007aa2:	491f      	ldr	r1, [pc, #124]	; (8007b20 <HAL_ADC_ConfigChannel+0x440>)
 8007aa4:	428a      	cmp	r2, r1
 8007aa6:	f47f aec5 	bne.w	8007834 <HAL_ADC_ConfigChannel+0x154>
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8007aaa:	4a1e      	ldr	r2, [pc, #120]	; (8007b24 <HAL_ADC_ConfigChannel+0x444>)
 8007aac:	481e      	ldr	r0, [pc, #120]	; (8007b28 <HAL_ADC_ConfigChannel+0x448>)
 8007aae:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8007ab0:	68a9      	ldr	r1, [r5, #8]
 8007ab2:	0992      	lsrs	r2, r2, #6
 8007ab4:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8007ab8:	fba0 0202 	umull	r0, r2, r0, r2
 8007abc:	4331      	orrs	r1, r6
 8007abe:	0992      	lsrs	r2, r2, #6
 8007ac0:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8007ac4:	3201      	adds	r2, #1
 8007ac6:	60a9      	str	r1, [r5, #8]
 8007ac8:	0052      	lsls	r2, r2, #1
 8007aca:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8007acc:	9a01      	ldr	r2, [sp, #4]
 8007ace:	2a00      	cmp	r2, #0
 8007ad0:	f43f aeb0 	beq.w	8007834 <HAL_ADC_ConfigChannel+0x154>
                wait_loop_index--;
 8007ad4:	9a01      	ldr	r2, [sp, #4]
 8007ad6:	3a01      	subs	r2, #1
 8007ad8:	9201      	str	r2, [sp, #4]
              while (wait_loop_index != 0UL)
 8007ada:	9a01      	ldr	r2, [sp, #4]
 8007adc:	2a00      	cmp	r2, #0
 8007ade:	d1f9      	bne.n	8007ad4 <HAL_ADC_ConfigChannel+0x3f4>
 8007ae0:	e6a8      	b.n	8007834 <HAL_ADC_ConfigChannel+0x154>
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8007ae2:	f011 7080 	ands.w	r0, r1, #16777216	; 0x1000000
 8007ae6:	f47f aea5 	bne.w	8007834 <HAL_ADC_ConfigChannel+0x154>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8007aea:	490d      	ldr	r1, [pc, #52]	; (8007b20 <HAL_ADC_ConfigChannel+0x440>)
 8007aec:	428a      	cmp	r2, r1
 8007aee:	f47f aea1 	bne.w	8007834 <HAL_ADC_ConfigChannel+0x154>
 8007af2:	68aa      	ldr	r2, [r5, #8]
 8007af4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8007af8:	4332      	orrs	r2, r6
 8007afa:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8007afe:	60aa      	str	r2, [r5, #8]
}
 8007b00:	e69e      	b.n	8007840 <HAL_ADC_ConfigChannel+0x160>
 8007b02:	480a      	ldr	r0, [pc, #40]	; (8007b2c <HAL_ADC_ConfigChannel+0x44c>)
 8007b04:	e712      	b.n	800792c <HAL_ADC_ConfigChannel+0x24c>
 8007b06:	2002      	movs	r0, #2
 8007b08:	e6fd      	b.n	8007906 <HAL_ADC_ConfigChannel+0x226>
 8007b0a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8007b0e:	e6ed      	b.n	80078ec <HAL_ADC_ConfigChannel+0x20c>
 8007b10:	f44f 1040 	mov.w	r0, #3145728	; 0x300000
 8007b14:	e70a      	b.n	800792c <HAL_ADC_ConfigChannel+0x24c>
 8007b16:	2002      	movs	r0, #2
 8007b18:	e79e      	b.n	8007a58 <HAL_ADC_ConfigChannel+0x378>
 8007b1a:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
 8007b1e:	e78f      	b.n	8007a40 <HAL_ADC_ConfigChannel+0x360>
 8007b20:	58026000 	.word	0x58026000
 8007b24:	24000314 	.word	0x24000314
 8007b28:	053e2d63 	.word	0x053e2d63
 8007b2c:	fe500000 	.word	0xfe500000

08007b30 <HAL_ADC_AnalogWDGConfig>:
  __HAL_LOCK(hadc);
 8007b30:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8007b34:	4603      	mov	r3, r0
  if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8007b36:	6848      	ldr	r0, [r1, #4]
  __HAL_LOCK(hadc);
 8007b38:	2a01      	cmp	r2, #1
 8007b3a:	f000 80ea 	beq.w	8007d12 <HAL_ADC_AnalogWDGConfig+0x1e2>
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007b3e:	681a      	ldr	r2, [r3, #0]
{
 8007b40:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(hadc);
 8007b42:	2401      	movs	r4, #1
 8007b44:	f883 4050 	strb.w	r4, [r3, #80]	; 0x50
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007b48:	6894      	ldr	r4, [r2, #8]
 8007b4a:	0765      	lsls	r5, r4, #29
 8007b4c:	d428      	bmi.n	8007ba0 <HAL_ADC_AnalogWDGConfig+0x70>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007b4e:	6894      	ldr	r4, [r2, #8]
 8007b50:	0724      	lsls	r4, r4, #28
 8007b52:	d426      	bmi.n	8007ba2 <HAL_ADC_AnalogWDGConfig+0x72>
    if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 8007b54:	680c      	ldr	r4, [r1, #0]
 8007b56:	4db8      	ldr	r5, [pc, #736]	; (8007e38 <HAL_ADC_AnalogWDGConfig+0x308>)
 8007b58:	42ac      	cmp	r4, r5
 8007b5a:	f000 8097 	beq.w	8007c8c <HAL_ADC_AnalogWDGConfig+0x15c>
      switch (AnalogWDGConfig->WatchdogMode)
 8007b5e:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007b62:	d02e      	beq.n	8007bc2 <HAL_ADC_AnalogWDGConfig+0x92>
 8007b64:	d827      	bhi.n	8007bb6 <HAL_ADC_AnalogWDGConfig+0x86>
 8007b66:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007b6a:	d02a      	beq.n	8007bc2 <HAL_ADC_AnalogWDGConfig+0x92>
 8007b6c:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007b70:	d027      	beq.n	8007bc2 <HAL_ADC_AnalogWDGConfig+0x92>
 8007b72:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007b76:	d024      	beq.n	8007bc2 <HAL_ADC_AnalogWDGConfig+0x92>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007b78:	f004 0001 	and.w	r0, r4, #1
 8007b7c:	f3c4 5501 	ubfx	r5, r4, #20, #2
  MODIFY_REG(*preg,
 8007b80:	4eae      	ldr	r6, [pc, #696]	; (8007e3c <HAL_ADC_AnalogWDGConfig+0x30c>)
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007b82:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
  MODIFY_REG(*preg,
 8007b86:	4026      	ands	r6, r4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS)
 8007b88:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 8007b8c:	f102 000c 	add.w	r0, r2, #12
  MODIFY_REG(*preg,
 8007b90:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
 8007b94:	ea24 0406 	bic.w	r4, r4, r6
 8007b98:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007b9c:	680c      	ldr	r4, [r1, #0]
}
 8007b9e:	e023      	b.n	8007be8 <HAL_ADC_AnalogWDGConfig+0xb8>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007ba0:	6892      	ldr	r2, [r2, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007ba2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8007ba4:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007ba6:	f042 0220 	orr.w	r2, r2, #32
 8007baa:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007bb2:	bc70      	pop	{r4, r5, r6}
 8007bb4:	4770      	bx	lr
      switch (AnalogWDGConfig->WatchdogMode)
 8007bb6:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8007bba:	d002      	beq.n	8007bc2 <HAL_ADC_AnalogWDGConfig+0x92>
 8007bbc:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007bc0:	d1da      	bne.n	8007b78 <HAL_ADC_AnalogWDGConfig+0x48>
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007bc2:	489f      	ldr	r0, [pc, #636]	; (8007e40 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007bc4:	4284      	cmp	r4, r0
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007bc6:	6888      	ldr	r0, [r1, #8]
 8007bc8:	f3c0 0513 	ubfx	r5, r0, #0, #20
            if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007bcc:	f000 80cf 	beq.w	8007d6e <HAL_ADC_AnalogWDGConfig+0x23e>
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007bd0:	2d00      	cmp	r5, #0
 8007bd2:	f040 80e3 	bne.w	8007d9c <HAL_ADC_AnalogWDGConfig+0x26c>
 8007bd6:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8007bda:	2501      	movs	r5, #1
 8007bdc:	4085      	lsls	r5, r0
 8007bde:	f8d2 00a4 	ldr.w	r0, [r2, #164]	; 0xa4
 8007be2:	4328      	orrs	r0, r5
 8007be4:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007be8:	4896      	ldr	r0, [pc, #600]	; (8007e44 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007bea:	6800      	ldr	r0, [r0, #0]
 8007bec:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007bf0:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007bf4:	f000 808f 	beq.w	8007d16 <HAL_ADC_AnalogWDGConfig+0x1e6>
 8007bf8:	68d0      	ldr	r0, [r2, #12]
 8007bfa:	68d5      	ldr	r5, [r2, #12]
 8007bfc:	06c0      	lsls	r0, r0, #27
 8007bfe:	f100 80b0 	bmi.w	8007d62 <HAL_ADC_AnalogWDGConfig+0x232>
 8007c02:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007c06:	6908      	ldr	r0, [r1, #16]
 8007c08:	006d      	lsls	r5, r5, #1
 8007c0a:	40a8      	lsls	r0, r5
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007c0c:	4d8d      	ldr	r5, [pc, #564]	; (8007e44 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007c0e:	682d      	ldr	r5, [r5, #0]
 8007c10:	f005 4c70 	and.w	ip, r5, #4026531840	; 0xf0000000
 8007c14:	68d5      	ldr	r5, [r2, #12]
 8007c16:	f1bc 5f80 	cmp.w	ip, #268435456	; 0x10000000
 8007c1a:	d030      	beq.n	8007c7e <HAL_ADC_AnalogWDGConfig+0x14e>
 8007c1c:	f015 0f10 	tst.w	r5, #16
 8007c20:	68d5      	ldr	r5, [r2, #12]
 8007c22:	d02c      	beq.n	8007c7e <HAL_ADC_AnalogWDGConfig+0x14e>
 8007c24:	086d      	lsrs	r5, r5, #1
 8007c26:	694e      	ldr	r6, [r1, #20]
 8007c28:	f005 0508 	and.w	r5, r5, #8
 8007c2c:	fa06 fc05 	lsl.w	ip, r6, r5
      if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 8007c30:	4d83      	ldr	r5, [pc, #524]	; (8007e40 <HAL_ADC_AnalogWDGConfig+0x310>)
 8007c32:	42ac      	cmp	r4, r5
 8007c34:	d076      	beq.n	8007d24 <HAL_ADC_AnalogWDGConfig+0x1f4>
        MODIFY_REG(hadc->Instance->LTR3,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007c36:	f8d2 40b8 	ldr.w	r4, [r2, #184]	; 0xb8
 8007c3a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007c3e:	ea44 040c 	orr.w	r4, r4, ip
 8007c42:	f8c2 40b8 	str.w	r4, [r2, #184]	; 0xb8
        MODIFY_REG(hadc->Instance->HTR3,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007c46:	f8d2 40bc 	ldr.w	r4, [r2, #188]	; 0xbc
 8007c4a:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007c4e:	4320      	orrs	r0, r4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 8007c50:	f44f 7400 	mov.w	r4, #512	; 0x200
 8007c54:	f8c2 00bc 	str.w	r0, [r2, #188]	; 0xbc
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8007c58:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007c5a:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8007c5e:	6558      	str	r0, [r3, #84]	; 0x54
 8007c60:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007c62:	7b09      	ldrb	r1, [r1, #12]
 8007c64:	2901      	cmp	r1, #1
 8007c66:	f000 8093 	beq.w	8007d90 <HAL_ADC_AnalogWDGConfig+0x260>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007c6a:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8007c72:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007c74:	2200      	movs	r2, #0
 8007c76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007c7a:	bc70      	pop	{r4, r5, r6}
 8007c7c:	4770      	bx	lr
      tmpAWDLowThresholdShifted  = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007c7e:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007c82:	694e      	ldr	r6, [r1, #20]
 8007c84:	006d      	lsls	r5, r5, #1
 8007c86:	fa06 fc05 	lsl.w	ip, r6, r5
 8007c8a:	e7d1      	b.n	8007c30 <HAL_ADC_AnalogWDGConfig+0x100>
      switch (AnalogWDGConfig->WatchdogMode)
 8007c8c:	f1b0 7fa0 	cmp.w	r0, #20971520	; 0x1400000
 8007c90:	f000 80fb 	beq.w	8007e8a <HAL_ADC_AnalogWDGConfig+0x35a>
 8007c94:	d82a      	bhi.n	8007cec <HAL_ADC_AnalogWDGConfig+0x1bc>
 8007c96:	f5b0 0f40 	cmp.w	r0, #12582912	; 0xc00000
 8007c9a:	f000 80eb 	beq.w	8007e74 <HAL_ADC_AnalogWDGConfig+0x344>
 8007c9e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8007ca2:	d118      	bne.n	8007cd6 <HAL_ADC_AnalogWDGConfig+0x1a6>
  MODIFY_REG(*preg,
 8007ca4:	68d4      	ldr	r4, [r2, #12]
 8007ca6:	4868      	ldr	r0, [pc, #416]	; (8007e48 <HAL_ADC_AnalogWDGConfig+0x318>)
 8007ca8:	4020      	ands	r0, r4
 8007caa:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8007cae:	60d0      	str	r0, [r2, #12]
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007cb0:	4864      	ldr	r0, [pc, #400]	; (8007e44 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007cb2:	6800      	ldr	r0, [r0, #0]
 8007cb4:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007cb8:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007cbc:	68d0      	ldr	r0, [r2, #12]
 8007cbe:	d076      	beq.n	8007dae <HAL_ADC_AnalogWDGConfig+0x27e>
 8007cc0:	f010 0f10 	tst.w	r0, #16
 8007cc4:	690c      	ldr	r4, [r1, #16]
 8007cc6:	68d0      	ldr	r0, [r2, #12]
 8007cc8:	f040 80a5 	bne.w	8007e16 <HAL_ADC_AnalogWDGConfig+0x2e6>
 8007ccc:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007cd0:	0040      	lsls	r0, r0, #1
 8007cd2:	4084      	lsls	r4, r0
 8007cd4:	e070      	b.n	8007db8 <HAL_ADC_AnalogWDGConfig+0x288>
      switch (AnalogWDGConfig->WatchdogMode)
 8007cd6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8007cda:	f040 80bf 	bne.w	8007e5c <HAL_ADC_AnalogWDGConfig+0x32c>
 8007cde:	68d4      	ldr	r4, [r2, #12]
 8007ce0:	4859      	ldr	r0, [pc, #356]	; (8007e48 <HAL_ADC_AnalogWDGConfig+0x318>)
 8007ce2:	4020      	ands	r0, r4
 8007ce4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8007ce8:	60d0      	str	r0, [r2, #12]
}
 8007cea:	e7e1      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
 8007cec:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8007cf0:	f000 80b9 	beq.w	8007e66 <HAL_ADC_AnalogWDGConfig+0x336>
 8007cf4:	f1b0 7fe0 	cmp.w	r0, #29360128	; 0x1c00000
 8007cf8:	f040 80b0 	bne.w	8007e5c <HAL_ADC_AnalogWDGConfig+0x32c>
  MODIFY_REG(*preg,
 8007cfc:	68d5      	ldr	r5, [r2, #12]
 8007cfe:	6888      	ldr	r0, [r1, #8]
 8007d00:	4c51      	ldr	r4, [pc, #324]	; (8007e48 <HAL_ADC_AnalogWDGConfig+0x318>)
 8007d02:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007d06:	402c      	ands	r4, r5
 8007d08:	4320      	orrs	r0, r4
 8007d0a:	f040 70e0 	orr.w	r0, r0, #29360128	; 0x1c00000
 8007d0e:	60d0      	str	r0, [r2, #12]
}
 8007d10:	e7ce      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
  __HAL_LOCK(hadc);
 8007d12:	2002      	movs	r0, #2
}
 8007d14:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007d16:	68d5      	ldr	r5, [r2, #12]
 8007d18:	6908      	ldr	r0, [r1, #16]
 8007d1a:	f3c5 0582 	ubfx	r5, r5, #2, #3
 8007d1e:	006d      	lsls	r5, r5, #1
 8007d20:	40a8      	lsls	r0, r5
 8007d22:	e773      	b.n	8007c0c <HAL_ADC_AnalogWDGConfig+0xdc>
        MODIFY_REG(hadc->Instance->LTR2,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007d24:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8007d28:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007d2c:	ea44 040c 	orr.w	r4, r4, ip
 8007d30:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
        MODIFY_REG(hadc->Instance->HTR2,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007d34:	f8d2 40b4 	ldr.w	r4, [r2, #180]	; 0xb4
 8007d38:	f004 447c 	and.w	r4, r4, #4227858432	; 0xfc000000
 8007d3c:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 8007d3e:	f44f 7480 	mov.w	r4, #256	; 0x100
 8007d42:	f8c2 00b4 	str.w	r0, [r2, #180]	; 0xb4
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8007d46:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007d48:	f420 3000 	bic.w	r0, r0, #131072	; 0x20000
 8007d4c:	6558      	str	r0, [r3, #84]	; 0x54
 8007d4e:	6014      	str	r4, [r2, #0]
        if (AnalogWDGConfig->ITMode == ENABLE)
 8007d50:	7b09      	ldrb	r1, [r1, #12]
 8007d52:	2901      	cmp	r1, #1
 8007d54:	d07c      	beq.n	8007e50 <HAL_ADC_AnalogWDGConfig+0x320>
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007d56:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d58:	2000      	movs	r0, #0
 8007d5a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8007d5e:	6051      	str	r1, [r2, #4]
}
 8007d60:	e724      	b.n	8007bac <HAL_ADC_AnalogWDGConfig+0x7c>
      tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007d62:	086d      	lsrs	r5, r5, #1
 8007d64:	6908      	ldr	r0, [r1, #16]
 8007d66:	f005 0508 	and.w	r5, r5, #8
 8007d6a:	40a8      	lsls	r0, r5
 8007d6c:	e74e      	b.n	8007c0c <HAL_ADC_AnalogWDGConfig+0xdc>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007d6e:	2d00      	cmp	r5, #0
 8007d70:	d05c      	beq.n	8007e2c <HAL_ADC_AnalogWDGConfig+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d72:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007d76:	2800      	cmp	r0, #0
 8007d78:	f000 8092 	beq.w	8007ea0 <HAL_ADC_AnalogWDGConfig+0x370>
  return __builtin_clz(value);
 8007d7c:	fab0 f080 	clz	r0, r0
 8007d80:	2501      	movs	r5, #1
 8007d82:	4085      	lsls	r5, r0
 8007d84:	f8d2 00a0 	ldr.w	r0, [r2, #160]	; 0xa0
 8007d88:	4328      	orrs	r0, r5
 8007d8a:	f8c2 00a0 	str.w	r0, [r2, #160]	; 0xa0
 8007d8e:	e72b      	b.n	8007be8 <HAL_ADC_AnalogWDGConfig+0xb8>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 8007d90:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007d92:	2000      	movs	r0, #0
 8007d94:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8007d98:	6051      	str	r1, [r2, #4]
}
 8007d9a:	e707      	b.n	8007bac <HAL_ADC_AnalogWDGConfig+0x7c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d9c:	fa90 f0a0 	rbit	r0, r0
  if (value == 0U)
 8007da0:	2800      	cmp	r0, #0
 8007da2:	d053      	beq.n	8007e4c <HAL_ADC_AnalogWDGConfig+0x31c>
  return __builtin_clz(value);
 8007da4:	fab0 f080 	clz	r0, r0
              SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007da8:	2501      	movs	r5, #1
 8007daa:	4085      	lsls	r5, r0
 8007dac:	e717      	b.n	8007bde <HAL_ADC_AnalogWDGConfig+0xae>
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007dae:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007db2:	690c      	ldr	r4, [r1, #16]
 8007db4:	0040      	lsls	r0, r0, #1
 8007db6:	4084      	lsls	r4, r0
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007db8:	4822      	ldr	r0, [pc, #136]	; (8007e44 <HAL_ADC_AnalogWDGConfig+0x314>)
 8007dba:	6800      	ldr	r0, [r0, #0]
 8007dbc:	f000 4070 	and.w	r0, r0, #4026531840	; 0xf0000000
 8007dc0:	f1b0 5f80 	cmp.w	r0, #268435456	; 0x10000000
 8007dc4:	68d0      	ldr	r0, [r2, #12]
 8007dc6:	d003      	beq.n	8007dd0 <HAL_ADC_AnalogWDGConfig+0x2a0>
 8007dc8:	f010 0f10 	tst.w	r0, #16
 8007dcc:	68d0      	ldr	r0, [r2, #12]
 8007dce:	d127      	bne.n	8007e20 <HAL_ADC_AnalogWDGConfig+0x2f0>
 8007dd0:	f3c0 0082 	ubfx	r0, r0, #2, #3
 8007dd4:	694d      	ldr	r5, [r1, #20]
 8007dd6:	0040      	lsls	r0, r0, #1
 8007dd8:	4085      	lsls	r5, r0
      MODIFY_REG(hadc->Instance->LTR1,  ADC_LTR_LT, tmpAWDLowThresholdShifted);
 8007dda:	6a10      	ldr	r0, [r2, #32]
 8007ddc:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8007de0:	4328      	orrs	r0, r5
 8007de2:	6210      	str	r0, [r2, #32]
      MODIFY_REG(hadc->Instance->HTR1,  ADC_HTR_HT, tmpAWDHighThresholdShifted);
 8007de4:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8007de6:	f000 407c 	and.w	r0, r0, #4227858432	; 0xfc000000
 8007dea:	4320      	orrs	r0, r4
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 8007dec:	2480      	movs	r4, #128	; 0x80
 8007dee:	6250      	str	r0, [r2, #36]	; 0x24
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8007df0:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8007df2:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8007df6:	6558      	str	r0, [r3, #84]	; 0x54
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007df8:	2000      	movs	r0, #0
 8007dfa:	6014      	str	r4, [r2, #0]
      if (AnalogWDGConfig->ITMode == ENABLE)
 8007dfc:	7b09      	ldrb	r1, [r1, #12]
 8007dfe:	2901      	cmp	r1, #1
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007e00:	6851      	ldr	r1, [r2, #4]
 8007e02:	bf0c      	ite	eq
 8007e04:	4321      	orreq	r1, r4
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 8007e06:	f021 0180 	bicne.w	r1, r1, #128	; 0x80
 8007e0a:	6051      	str	r1, [r2, #4]
  __HAL_UNLOCK(hadc);
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8007e12:	bc70      	pop	{r4, r5, r6}
 8007e14:	4770      	bx	lr
      tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold);
 8007e16:	0840      	lsrs	r0, r0, #1
 8007e18:	f000 0008 	and.w	r0, r0, #8
 8007e1c:	4084      	lsls	r4, r0
 8007e1e:	e7cb      	b.n	8007db8 <HAL_ADC_AnalogWDGConfig+0x288>
      tmpAWDLowThresholdShifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold);
 8007e20:	0840      	lsrs	r0, r0, #1
 8007e22:	694d      	ldr	r5, [r1, #20]
 8007e24:	f000 0008 	and.w	r0, r0, #8
 8007e28:	4085      	lsls	r5, r0
 8007e2a:	e7d6      	b.n	8007dda <HAL_ADC_AnalogWDGConfig+0x2aa>
              SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL)));
 8007e2c:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8007e30:	2501      	movs	r5, #1
 8007e32:	4085      	lsls	r5, r0
 8007e34:	e7a6      	b.n	8007d84 <HAL_ADC_AnalogWDGConfig+0x254>
 8007e36:	bf00      	nop
 8007e38:	7dc00000 	.word	0x7dc00000
 8007e3c:	7dcfffff 	.word	0x7dcfffff
 8007e40:	001fffff 	.word	0x001fffff
 8007e44:	5c001000 	.word	0x5c001000
 8007e48:	823fffff 	.word	0x823fffff
 8007e4c:	2501      	movs	r5, #1
 8007e4e:	e6c6      	b.n	8007bde <HAL_ADC_AnalogWDGConfig+0xae>
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 8007e50:	6851      	ldr	r1, [r2, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e52:	2000      	movs	r0, #0
 8007e54:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007e58:	6051      	str	r1, [r2, #4]
}
 8007e5a:	e6a7      	b.n	8007bac <HAL_ADC_AnalogWDGConfig+0x7c>
  MODIFY_REG(*preg,
 8007e5c:	68d4      	ldr	r4, [r2, #12]
 8007e5e:	4811      	ldr	r0, [pc, #68]	; (8007ea4 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007e60:	4020      	ands	r0, r4
 8007e62:	60d0      	str	r0, [r2, #12]
}
 8007e64:	e724      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007e66:	68d4      	ldr	r4, [r2, #12]
 8007e68:	480e      	ldr	r0, [pc, #56]	; (8007ea4 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007e6a:	4020      	ands	r0, r4
 8007e6c:	f040 70c0 	orr.w	r0, r0, #25165824	; 0x1800000
 8007e70:	60d0      	str	r0, [r2, #12]
}
 8007e72:	e71d      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007e74:	68d5      	ldr	r5, [r2, #12]
 8007e76:	6888      	ldr	r0, [r1, #8]
 8007e78:	4c0a      	ldr	r4, [pc, #40]	; (8007ea4 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007e7a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007e7e:	402c      	ands	r4, r5
 8007e80:	4320      	orrs	r0, r4
 8007e82:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8007e86:	60d0      	str	r0, [r2, #12]
}
 8007e88:	e712      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
  MODIFY_REG(*preg,
 8007e8a:	68d5      	ldr	r5, [r2, #12]
 8007e8c:	6888      	ldr	r0, [r1, #8]
 8007e8e:	4c05      	ldr	r4, [pc, #20]	; (8007ea4 <HAL_ADC_AnalogWDGConfig+0x374>)
 8007e90:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8007e94:	402c      	ands	r4, r5
 8007e96:	4320      	orrs	r0, r4
 8007e98:	f040 70a0 	orr.w	r0, r0, #20971520	; 0x1400000
 8007e9c:	60d0      	str	r0, [r2, #12]
}
 8007e9e:	e707      	b.n	8007cb0 <HAL_ADC_AnalogWDGConfig+0x180>
 8007ea0:	2501      	movs	r5, #1
 8007ea2:	e76f      	b.n	8007d84 <HAL_ADC_AnalogWDGConfig+0x254>
 8007ea4:	823fffff 	.word	0x823fffff

08007ea8 <ADC_ConversionStop>:
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8007ea8:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007eb0:	689a      	ldr	r2, [r3, #8]
{
 8007eb2:	b570      	push	{r4, r5, r6, lr}
 8007eb4:	4604      	mov	r4, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007eb6:	d103      	bne.n	8007ec0 <ADC_ConversionStop+0x18>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007eb8:	0712      	lsls	r2, r2, #28
 8007eba:	d401      	bmi.n	8007ec0 <ADC_ConversionStop+0x18>
  return HAL_OK;
 8007ebc:	2000      	movs	r0, #0
}
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8007ec0:	68da      	ldr	r2, [r3, #12]
 8007ec2:	0196      	lsls	r6, r2, #6
 8007ec4:	d504      	bpl.n	8007ed0 <ADC_ConversionStop+0x28>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8007ec6:	8aa0      	ldrh	r0, [r4, #20]
 8007ec8:	f240 1201 	movw	r2, #257	; 0x101
 8007ecc:	4290      	cmp	r0, r2
 8007ece:	d01a      	beq.n	8007f06 <ADC_ConversionStop+0x5e>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8007ed0:	2902      	cmp	r1, #2
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007ed2:	689a      	ldr	r2, [r3, #8]
 8007ed4:	d040      	beq.n	8007f58 <ADC_ConversionStop+0xb0>
 8007ed6:	0750      	lsls	r0, r2, #29
 8007ed8:	d508      	bpl.n	8007eec <ADC_ConversionStop+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007eda:	689a      	ldr	r2, [r3, #8]
 8007edc:	0792      	lsls	r2, r2, #30
 8007ede:	d405      	bmi.n	8007eec <ADC_ConversionStop+0x44>
  MODIFY_REG(ADCx->CR,
 8007ee0:	6898      	ldr	r0, [r3, #8]
 8007ee2:	4a2d      	ldr	r2, [pc, #180]	; (8007f98 <ADC_ConversionStop+0xf0>)
 8007ee4:	4002      	ands	r2, r0
 8007ee6:	f042 0210 	orr.w	r2, r2, #16
 8007eea:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007eec:	2901      	cmp	r1, #1
 8007eee:	d019      	beq.n	8007f24 <ADC_ConversionStop+0x7c>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007ef0:	689a      	ldr	r2, [r3, #8]
 8007ef2:	0716      	lsls	r6, r2, #28
 8007ef4:	d502      	bpl.n	8007efc <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	0790      	lsls	r0, r2, #30
 8007efa:	d534      	bpl.n	8007f66 <ADC_ConversionStop+0xbe>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8007efc:	2903      	cmp	r1, #3
 8007efe:	bf14      	ite	ne
 8007f00:	2504      	movne	r5, #4
 8007f02:	250c      	moveq	r5, #12
 8007f04:	e00f      	b.n	8007f26 <ADC_ConversionStop+0x7e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007f06:	681a      	ldr	r2, [r3, #0]
 8007f08:	0650      	lsls	r0, r2, #25
 8007f0a:	d406      	bmi.n	8007f1a <ADC_ConversionStop+0x72>
 8007f0c:	4a23      	ldr	r2, [pc, #140]	; (8007f9c <ADC_ConversionStop+0xf4>)
 8007f0e:	e001      	b.n	8007f14 <ADC_ConversionStop+0x6c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8007f10:	3a01      	subs	r2, #1
 8007f12:	d018      	beq.n	8007f46 <ADC_ConversionStop+0x9e>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8007f14:	6819      	ldr	r1, [r3, #0]
 8007f16:	0649      	lsls	r1, r1, #25
 8007f18:	d5fa      	bpl.n	8007f10 <ADC_ConversionStop+0x68>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8007f1a:	2240      	movs	r2, #64	; 0x40
 8007f1c:	601a      	str	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8007f1e:	689a      	ldr	r2, [r3, #8]
 8007f20:	0756      	lsls	r6, r2, #29
 8007f22:	d427      	bmi.n	8007f74 <ADC_ConversionStop+0xcc>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007f24:	2504      	movs	r5, #4
    tickstart = HAL_GetTick();
 8007f26:	f7ff f97f 	bl	8007228 <HAL_GetTick>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f2a:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8007f2c:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f2e:	689b      	ldr	r3, [r3, #8]
 8007f30:	421d      	tst	r5, r3
 8007f32:	d0c3      	beq.n	8007ebc <ADC_ConversionStop+0x14>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007f34:	f7ff f978 	bl	8007228 <HAL_GetTick>
 8007f38:	1b83      	subs	r3, r0, r6
 8007f3a:	2b05      	cmp	r3, #5
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f3c:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8007f3e:	d9f6      	bls.n	8007f2e <ADC_ConversionStop+0x86>
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8007f40:	689a      	ldr	r2, [r3, #8]
 8007f42:	422a      	tst	r2, r5
 8007f44:	d0f3      	beq.n	8007f2e <ADC_ConversionStop+0x86>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f46:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 8007f48:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8007f4a:	f043 0310 	orr.w	r3, r3, #16
 8007f4e:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8007f50:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f52:	4303      	orrs	r3, r0
 8007f54:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8007f56:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8007f58:	0715      	lsls	r5, r2, #28
 8007f5a:	d502      	bpl.n	8007f62 <ADC_ConversionStop+0xba>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007f5c:	689a      	ldr	r2, [r3, #8]
 8007f5e:	0792      	lsls	r2, r2, #30
 8007f60:	d513      	bpl.n	8007f8a <ADC_ConversionStop+0xe2>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8007f62:	2508      	movs	r5, #8
 8007f64:	e7df      	b.n	8007f26 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007f66:	6898      	ldr	r0, [r3, #8]
 8007f68:	4a0b      	ldr	r2, [pc, #44]	; (8007f98 <ADC_ConversionStop+0xf0>)
 8007f6a:	4002      	ands	r2, r0
 8007f6c:	f042 0220 	orr.w	r2, r2, #32
 8007f70:	609a      	str	r2, [r3, #8]
}
 8007f72:	e7c3      	b.n	8007efc <ADC_ConversionStop+0x54>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8007f74:	689a      	ldr	r2, [r3, #8]
 8007f76:	0791      	lsls	r1, r2, #30
 8007f78:	d4d4      	bmi.n	8007f24 <ADC_ConversionStop+0x7c>
  MODIFY_REG(ADCx->CR,
 8007f7a:	6899      	ldr	r1, [r3, #8]
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8007f7c:	2504      	movs	r5, #4
 8007f7e:	4a06      	ldr	r2, [pc, #24]	; (8007f98 <ADC_ConversionStop+0xf0>)
 8007f80:	400a      	ands	r2, r1
 8007f82:	f042 0210 	orr.w	r2, r2, #16
 8007f86:	609a      	str	r2, [r3, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8007f88:	e7cd      	b.n	8007f26 <ADC_ConversionStop+0x7e>
  MODIFY_REG(ADCx->CR,
 8007f8a:	6899      	ldr	r1, [r3, #8]
 8007f8c:	4a02      	ldr	r2, [pc, #8]	; (8007f98 <ADC_ConversionStop+0xf0>)
 8007f8e:	400a      	ands	r2, r1
 8007f90:	f042 0220 	orr.w	r2, r2, #32
 8007f94:	609a      	str	r2, [r3, #8]
    switch (conversion_group_reassigned)
 8007f96:	e7e4      	b.n	8007f62 <ADC_ConversionStop+0xba>
 8007f98:	7fffffc0 	.word	0x7fffffc0
 8007f9c:	000cdc00 	.word	0x000cdc00

08007fa0 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8007fa0:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007fa2:	689a      	ldr	r2, [r3, #8]
 8007fa4:	07d1      	lsls	r1, r2, #31
 8007fa6:	d501      	bpl.n	8007fac <ADC_Enable+0xc>
  return HAL_OK;
 8007fa8:	2000      	movs	r0, #0
}
 8007faa:	4770      	bx	lr
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007fac:	6899      	ldr	r1, [r3, #8]
 8007fae:	4a21      	ldr	r2, [pc, #132]	; (8008034 <ADC_Enable+0x94>)
 8007fb0:	4211      	tst	r1, r2
{
 8007fb2:	b570      	push	{r4, r5, r6, lr}
 8007fb4:	4604      	mov	r4, r0
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8007fb6:	d12c      	bne.n	8008012 <ADC_Enable+0x72>
  MODIFY_REG(ADCx->CR,
 8007fb8:	6899      	ldr	r1, [r3, #8]
 8007fba:	4a1f      	ldr	r2, [pc, #124]	; (8008038 <ADC_Enable+0x98>)
 8007fbc:	400a      	ands	r2, r1
 8007fbe:	f042 0201 	orr.w	r2, r2, #1
 8007fc2:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8007fc4:	f7ff f930 	bl	8007228 <HAL_GetTick>
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	4a1c      	ldr	r2, [pc, #112]	; (800803c <ADC_Enable+0x9c>)
    tickstart = HAL_GetTick();
 8007fcc:	4605      	mov	r5, r0
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d028      	beq.n	8008024 <ADC_Enable+0x84>
 8007fd2:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8007fd6:	4293      	cmp	r3, r2
 8007fd8:	d024      	beq.n	8008024 <ADC_Enable+0x84>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8007fda:	4a19      	ldr	r2, [pc, #100]	; (8008040 <ADC_Enable+0xa0>)
 8007fdc:	6892      	ldr	r2, [r2, #8]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007fde:	681a      	ldr	r2, [r3, #0]
 8007fe0:	07d6      	lsls	r6, r2, #31
 8007fe2:	d414      	bmi.n	800800e <ADC_Enable+0x6e>
  MODIFY_REG(ADCx->CR,
 8007fe4:	4e14      	ldr	r6, [pc, #80]	; (8008038 <ADC_Enable+0x98>)
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8007fe6:	689a      	ldr	r2, [r3, #8]
 8007fe8:	07d0      	lsls	r0, r2, #31
 8007fea:	d404      	bmi.n	8007ff6 <ADC_Enable+0x56>
  MODIFY_REG(ADCx->CR,
 8007fec:	689a      	ldr	r2, [r3, #8]
 8007fee:	4032      	ands	r2, r6
 8007ff0:	f042 0201 	orr.w	r2, r2, #1
 8007ff4:	609a      	str	r2, [r3, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8007ff6:	f7ff f917 	bl	8007228 <HAL_GetTick>
 8007ffa:	1b43      	subs	r3, r0, r5
 8007ffc:	2b02      	cmp	r3, #2
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8007ffe:	6823      	ldr	r3, [r4, #0]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8008000:	d902      	bls.n	8008008 <ADC_Enable+0x68>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008002:	681a      	ldr	r2, [r3, #0]
 8008004:	07d1      	lsls	r1, r2, #31
 8008006:	d504      	bpl.n	8008012 <ADC_Enable+0x72>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8008008:	681a      	ldr	r2, [r3, #0]
 800800a:	07d2      	lsls	r2, r2, #31
 800800c:	d5eb      	bpl.n	8007fe6 <ADC_Enable+0x46>
  return HAL_OK;
 800800e:	2000      	movs	r0, #0
}
 8008010:	bd70      	pop	{r4, r5, r6, pc}
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008012:	6d63      	ldr	r3, [r4, #84]	; 0x54
            return HAL_ERROR;
 8008014:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008016:	f043 0310 	orr.w	r3, r3, #16
 800801a:	6563      	str	r3, [r4, #84]	; 0x54
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800801c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800801e:	4303      	orrs	r3, r0
 8008020:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8008022:	bd70      	pop	{r4, r5, r6, pc}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008024:	4a07      	ldr	r2, [pc, #28]	; (8008044 <ADC_Enable+0xa4>)
 8008026:	6892      	ldr	r2, [r2, #8]
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008028:	06d2      	lsls	r2, r2, #27
 800802a:	d0d8      	beq.n	8007fde <ADC_Enable+0x3e>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800802c:	4a06      	ldr	r2, [pc, #24]	; (8008048 <ADC_Enable+0xa8>)
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800802e:	4293      	cmp	r3, r2
 8008030:	d1d5      	bne.n	8007fde <ADC_Enable+0x3e>
 8008032:	e7ec      	b.n	800800e <ADC_Enable+0x6e>
 8008034:	8000003f 	.word	0x8000003f
 8008038:	7fffffc0 	.word	0x7fffffc0
 800803c:	40022000 	.word	0x40022000
 8008040:	58026300 	.word	0x58026300
 8008044:	40022300 	.word	0x40022300
 8008048:	40022100 	.word	0x40022100

0800804c <HAL_ADC_Start>:
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800804c:	4a38      	ldr	r2, [pc, #224]	; (8008130 <HAL_ADC_Start+0xe4>)
 800804e:	6803      	ldr	r3, [r0, #0]
 8008050:	4293      	cmp	r3, r2
{
 8008052:	b570      	push	{r4, r5, r6, lr}
 8008054:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008056:	d049      	beq.n	80080ec <HAL_ADC_Start+0xa0>
 8008058:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800805c:	4293      	cmp	r3, r2
 800805e:	d045      	beq.n	80080ec <HAL_ADC_Start+0xa0>
 8008060:	4a34      	ldr	r2, [pc, #208]	; (8008134 <HAL_ADC_Start+0xe8>)
 8008062:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008064:	689d      	ldr	r5, [r3, #8]
 8008066:	f015 0504 	ands.w	r5, r5, #4
 800806a:	d145      	bne.n	80080f8 <HAL_ADC_Start+0xac>
    __HAL_LOCK(hadc);
 800806c:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8008070:	2b01      	cmp	r3, #1
 8008072:	d041      	beq.n	80080f8 <HAL_ADC_Start+0xac>
 8008074:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8008076:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8008078:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 800807c:	f7ff ff90 	bl	8007fa0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008080:	2800      	cmp	r0, #0
 8008082:	d13b      	bne.n	80080fc <HAL_ADC_Start+0xb0>
      ADC_STATE_CLR_SET(hadc->State,
 8008084:	6d63      	ldr	r3, [r4, #84]	; 0x54
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8008086:	f006 061f 	and.w	r6, r6, #31
 800808a:	4a2b      	ldr	r2, [pc, #172]	; (8008138 <HAL_ADC_Start+0xec>)
 800808c:	401a      	ands	r2, r3
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800808e:	6823      	ldr	r3, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8008090:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008094:	6562      	str	r2, [r4, #84]	; 0x54
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008096:	4a29      	ldr	r2, [pc, #164]	; (800813c <HAL_ADC_Start+0xf0>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d032      	beq.n	8008102 <HAL_ADC_Start+0xb6>
 800809c:	4619      	mov	r1, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800809e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80080a0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80080a4:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80080a6:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80080a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080ac:	d03d      	beq.n	800812a <HAL_ADC_Start+0xde>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80080ae:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80080b0:	f022 0206 	bic.w	r2, r2, #6
 80080b4:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80080b6:	221c      	movs	r2, #28
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80080b8:	428b      	cmp	r3, r1
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80080ba:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80080bc:	f04f 0200 	mov.w	r2, #0
 80080c0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80080c4:	d021      	beq.n	800810a <HAL_ADC_Start+0xbe>
 80080c6:	f240 2221 	movw	r2, #545	; 0x221
 80080ca:	40f2      	lsrs	r2, r6
 80080cc:	07d5      	lsls	r5, r2, #31
 80080ce:	d41c      	bmi.n	800810a <HAL_ADC_Start+0xbe>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80080d0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80080d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80080d6:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80080d8:	68cb      	ldr	r3, [r1, #12]
 80080da:	019b      	lsls	r3, r3, #6
 80080dc:	d505      	bpl.n	80080ea <HAL_ADC_Start+0x9e>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80080de:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80080e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80080e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80080e8:	6563      	str	r3, [r4, #84]	; 0x54
}
 80080ea:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80080ec:	4a14      	ldr	r2, [pc, #80]	; (8008140 <HAL_ADC_Start+0xf4>)
 80080ee:	6896      	ldr	r6, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80080f0:	689d      	ldr	r5, [r3, #8]
 80080f2:	f015 0504 	ands.w	r5, r5, #4
 80080f6:	d0b9      	beq.n	800806c <HAL_ADC_Start+0x20>
    tmp_hal_status = HAL_BUSY;
 80080f8:	2002      	movs	r0, #2
}
 80080fa:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 80080fc:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
}
 8008100:	bd70      	pop	{r4, r5, r6, pc}
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8008102:	490b      	ldr	r1, [pc, #44]	; (8008130 <HAL_ADC_Start+0xe4>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8008104:	2e00      	cmp	r6, #0
 8008106:	d0ca      	beq.n	800809e <HAL_ADC_Start+0x52>
 8008108:	e7cd      	b.n	80080a6 <HAL_ADC_Start+0x5a>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800810a:	68da      	ldr	r2, [r3, #12]
 800810c:	0192      	lsls	r2, r2, #6
 800810e:	d505      	bpl.n	800811c <HAL_ADC_Start+0xd0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8008110:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8008112:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008116:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800811a:	6562      	str	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 800811c:	6899      	ldr	r1, [r3, #8]
 800811e:	4a09      	ldr	r2, [pc, #36]	; (8008144 <HAL_ADC_Start+0xf8>)
 8008120:	400a      	ands	r2, r1
 8008122:	f042 0204 	orr.w	r2, r2, #4
 8008126:	609a      	str	r2, [r3, #8]
}
 8008128:	bd70      	pop	{r4, r5, r6, pc}
        ADC_CLEAR_ERRORCODE(hadc);
 800812a:	65a2      	str	r2, [r4, #88]	; 0x58
 800812c:	e7c3      	b.n	80080b6 <HAL_ADC_Start+0x6a>
 800812e:	bf00      	nop
 8008130:	40022000 	.word	0x40022000
 8008134:	58026300 	.word	0x58026300
 8008138:	fffff0fe 	.word	0xfffff0fe
 800813c:	40022100 	.word	0x40022100
 8008140:	40022300 	.word	0x40022300
 8008144:	7fffffc0 	.word	0x7fffffc0

08008148 <ADC_Disable>:
{
 8008148:	b538      	push	{r3, r4, r5, lr}
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800814a:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800814c:	689a      	ldr	r2, [r3, #8]
 800814e:	0795      	lsls	r5, r2, #30
 8008150:	d502      	bpl.n	8008158 <ADC_Disable+0x10>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008152:	689b      	ldr	r3, [r3, #8]
  return HAL_OK;
 8008154:	2000      	movs	r0, #0
}
 8008156:	bd38      	pop	{r3, r4, r5, pc}
 8008158:	689a      	ldr	r2, [r3, #8]
 800815a:	07d4      	lsls	r4, r2, #31
 800815c:	d529      	bpl.n	80081b2 <ADC_Disable+0x6a>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800815e:	689a      	ldr	r2, [r3, #8]
 8008160:	4604      	mov	r4, r0
 8008162:	f002 020d 	and.w	r2, r2, #13
 8008166:	2a01      	cmp	r2, #1
 8008168:	d008      	beq.n	800817c <ADC_Disable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800816a:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 800816c:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800816e:	f043 0310 	orr.w	r3, r3, #16
 8008172:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008174:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008176:	4303      	orrs	r3, r0
 8008178:	65a3      	str	r3, [r4, #88]	; 0x58
}
 800817a:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG(ADCx->CR,
 800817c:	6898      	ldr	r0, [r3, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800817e:	2103      	movs	r1, #3
 8008180:	4a0d      	ldr	r2, [pc, #52]	; (80081b8 <ADC_Disable+0x70>)
 8008182:	4002      	ands	r2, r0
 8008184:	f042 0202 	orr.w	r2, r2, #2
 8008188:	609a      	str	r2, [r3, #8]
 800818a:	6019      	str	r1, [r3, #0]
    tickstart = HAL_GetTick();
 800818c:	f7ff f84c 	bl	8007228 <HAL_GetTick>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008190:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 8008192:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	07d9      	lsls	r1, r3, #31
 8008198:	d50b      	bpl.n	80081b2 <ADC_Disable+0x6a>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800819a:	f7ff f845 	bl	8007228 <HAL_GetTick>
 800819e:	1b40      	subs	r0, r0, r5
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80081a0:	6823      	ldr	r3, [r4, #0]
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80081a2:	2802      	cmp	r0, #2
 80081a4:	d902      	bls.n	80081ac <ADC_Disable+0x64>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80081a6:	689a      	ldr	r2, [r3, #8]
 80081a8:	07d2      	lsls	r2, r2, #31
 80081aa:	d4de      	bmi.n	800816a <ADC_Disable+0x22>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80081ac:	689b      	ldr	r3, [r3, #8]
 80081ae:	07db      	lsls	r3, r3, #31
 80081b0:	d4f3      	bmi.n	800819a <ADC_Disable+0x52>
  return HAL_OK;
 80081b2:	2000      	movs	r0, #0
}
 80081b4:	bd38      	pop	{r3, r4, r5, pc}
 80081b6:	bf00      	nop
 80081b8:	7fffffc0 	.word	0x7fffffc0

080081bc <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80081bc:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d01b      	beq.n	80081fc <HAL_ADC_Stop+0x40>
 80081c4:	2301      	movs	r3, #1
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80081c6:	2103      	movs	r1, #3
{
 80081c8:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80081ca:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80081ce:	4604      	mov	r4, r0
 80081d0:	f7ff fe6a 	bl	8007ea8 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80081d4:	b118      	cbz	r0, 80081de <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 80081d6:	2300      	movs	r3, #0
 80081d8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80081dc:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 80081de:	4620      	mov	r0, r4
 80081e0:	f7ff ffb2 	bl	8008148 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80081e4:	2800      	cmp	r0, #0
 80081e6:	d1f6      	bne.n	80081d6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 80081e8:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80081ea:	4b05      	ldr	r3, [pc, #20]	; (8008200 <HAL_ADC_Stop+0x44>)
 80081ec:	4013      	ands	r3, r2
 80081ee:	f043 0301 	orr.w	r3, r3, #1
 80081f2:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80081f4:	2300      	movs	r3, #0
 80081f6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80081fa:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 80081fc:	2002      	movs	r0, #2
}
 80081fe:	4770      	bx	lr
 8008200:	ffffeefe 	.word	0xffffeefe

08008204 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8008204:	b538      	push	{r3, r4, r5, lr}
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8008206:	4a57      	ldr	r2, [pc, #348]	; (8008364 <ADC_ConfigureBoostMode+0x160>)
{
 8008208:	4604      	mov	r4, r0
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800820a:	6803      	ldr	r3, [r0, #0]
 800820c:	4293      	cmp	r3, r2
 800820e:	d026      	beq.n	800825e <ADC_ConfigureBoostMode+0x5a>
 8008210:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8008214:	4293      	cmp	r3, r2
 8008216:	d022      	beq.n	800825e <ADC_ConfigureBoostMode+0x5a>
 8008218:	4b53      	ldr	r3, [pc, #332]	; (8008368 <ADC_ConfigureBoostMode+0x164>)
 800821a:	689b      	ldr	r3, [r3, #8]
 800821c:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8008220:	d022      	beq.n	8008268 <ADC_ConfigureBoostMode+0x64>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8008222:	f003 f8f1 	bl	800b408 <HAL_RCC_GetHCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8008226:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCC_GetHCLKFreq();
 8008228:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 800822a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800822e:	f000 8088 	beq.w	8008342 <ADC_ConfigureBoostMode+0x13e>
 8008232:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8008236:	d06c      	beq.n	8008312 <ADC_ConfigureBoostMode+0x10e>
 8008238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800823c:	f000 8081 	beq.w	8008342 <ADC_ConfigureBoostMode+0x13e>
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8008240:	f7ff f80a 	bl	8007258 <HAL_GetREVID>
 8008244:	f241 0303 	movw	r3, #4099	; 0x1003
 8008248:	4298      	cmp	r0, r3
 800824a:	d84b      	bhi.n	80082e4 <ADC_ConfigureBoostMode+0xe0>
  {
    if (freq > 20000000UL)
 800824c:	4b47      	ldr	r3, [pc, #284]	; (800836c <ADC_ConfigureBoostMode+0x168>)
 800824e:	429d      	cmp	r5, r3
 8008250:	d92a      	bls.n	80082a8 <ADC_ConfigureBoostMode+0xa4>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8008252:	6822      	ldr	r2, [r4, #0]
 8008254:	6893      	ldr	r3, [r2, #8]
 8008256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800825a:	6093      	str	r3, [r2, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800825c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800825e:	4b44      	ldr	r3, [pc, #272]	; (8008370 <ADC_ConfigureBoostMode+0x16c>)
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f413 3f40 	tst.w	r3, #196608	; 0x30000
 8008266:	d1dc      	bne.n	8008222 <ADC_ConfigureBoostMode+0x1e>
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8008268:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800826c:	2100      	movs	r1, #0
 800826e:	f004 faad 	bl	800c7cc <HAL_RCCEx_GetPeriphCLKFreq>
    switch (hadc->Init.ClockPrescaler)
 8008272:	6863      	ldr	r3, [r4, #4]
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8008274:	4605      	mov	r5, r0
    switch (hadc->Init.ClockPrescaler)
 8008276:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 800827a:	d06c      	beq.n	8008356 <ADC_ConfigureBoostMode+0x152>
 800827c:	d808      	bhi.n	8008290 <ADC_ConfigureBoostMode+0x8c>
 800827e:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8008282:	d050      	beq.n	8008326 <ADC_ConfigureBoostMode+0x122>
 8008284:	d916      	bls.n	80082b4 <ADC_ConfigureBoostMode+0xb0>
 8008286:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800828a:	d1d9      	bne.n	8008240 <ADC_ConfigureBoostMode+0x3c>
        freq /= 32UL;
 800828c:	0945      	lsrs	r5, r0, #5
        break;
 800828e:	e7d7      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 8008290:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8008294:	d045      	beq.n	8008322 <ADC_ConfigureBoostMode+0x11e>
 8008296:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 800829a:	d1d1      	bne.n	8008240 <ADC_ConfigureBoostMode+0x3c>
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 800829c:	f7fe ffdc 	bl	8007258 <HAL_GetREVID>
 80082a0:	f241 0303 	movw	r3, #4099	; 0x1003
 80082a4:	4298      	cmp	r0, r3
 80082a6:	d840      	bhi.n	800832a <ADC_ConfigureBoostMode+0x126>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80082a8:	6822      	ldr	r2, [r4, #0]
 80082aa:	6893      	ldr	r3, [r2, #8]
 80082ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80082b0:	6093      	str	r3, [r2, #8]
}
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
    switch (hadc->Init.ClockPrescaler)
 80082b4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80082b8:	d006      	beq.n	80082c8 <ADC_ConfigureBoostMode+0xc4>
 80082ba:	d90a      	bls.n	80082d2 <ADC_ConfigureBoostMode+0xce>
 80082bc:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 80082c0:	d002      	beq.n	80082c8 <ADC_ConfigureBoostMode+0xc4>
 80082c2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 80082c6:	d1bb      	bne.n	8008240 <ADC_ConfigureBoostMode+0x3c>
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80082c8:	0c9b      	lsrs	r3, r3, #18
 80082ca:	005b      	lsls	r3, r3, #1
 80082cc:	fbb5 f5f3 	udiv	r5, r5, r3
        break;
 80082d0:	e7b6      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
    switch (hadc->Init.ClockPrescaler)
 80082d2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80082d6:	d0f7      	beq.n	80082c8 <ADC_ConfigureBoostMode+0xc4>
 80082d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80082dc:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80082e0:	d0f2      	beq.n	80082c8 <ADC_ConfigureBoostMode+0xc4>
 80082e2:	e7ad      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 80082e4:	4b23      	ldr	r3, [pc, #140]	; (8008374 <ADC_ConfigureBoostMode+0x170>)
 80082e6:	429d      	cmp	r5, r3
 80082e8:	d805      	bhi.n	80082f6 <ADC_ConfigureBoostMode+0xf2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80082ea:	6822      	ldr	r2, [r4, #0]
 80082ec:	6893      	ldr	r3, [r2, #8]
 80082ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082f2:	6093      	str	r3, [r2, #8]
}
 80082f4:	bd38      	pop	{r3, r4, r5, pc}
    else if (freq <= 12500000UL)
 80082f6:	4b20      	ldr	r3, [pc, #128]	; (8008378 <ADC_ConfigureBoostMode+0x174>)
 80082f8:	429d      	cmp	r5, r3
 80082fa:	d91a      	bls.n	8008332 <ADC_ConfigureBoostMode+0x12e>
    else if (freq <= 25000000UL)
 80082fc:	4b1f      	ldr	r3, [pc, #124]	; (800837c <ADC_ConfigureBoostMode+0x178>)
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 80082fe:	6822      	ldr	r2, [r4, #0]
    else if (freq <= 25000000UL)
 8008300:	429d      	cmp	r5, r3
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8008302:	6893      	ldr	r3, [r2, #8]
    else if (freq <= 25000000UL)
 8008304:	d829      	bhi.n	800835a <ADC_ConfigureBoostMode+0x156>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8008306:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800830a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800830e:	6093      	str	r3, [r2, #8]
}
 8008310:	bd38      	pop	{r3, r4, r5, pc}
        freq /= 4UL;
 8008312:	0885      	lsrs	r5, r0, #2
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8008314:	f7fe ffa0 	bl	8007258 <HAL_GetREVID>
 8008318:	f241 0303 	movw	r3, #4099	; 0x1003
 800831c:	4298      	cmp	r0, r3
 800831e:	d8e1      	bhi.n	80082e4 <ADC_ConfigureBoostMode+0xe0>
 8008320:	e794      	b.n	800824c <ADC_ConfigureBoostMode+0x48>
        freq /= 128UL;
 8008322:	09c5      	lsrs	r5, r0, #7
        break;
 8008324:	e78c      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
        freq /= 16UL;
 8008326:	0905      	lsrs	r5, r0, #4
        break;
 8008328:	e78a      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
    if (freq <= 6250000UL)
 800832a:	4b12      	ldr	r3, [pc, #72]	; (8008374 <ADC_ConfigureBoostMode+0x170>)
 800832c:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 8008330:	d2db      	bcs.n	80082ea <ADC_ConfigureBoostMode+0xe6>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8008332:	6822      	ldr	r2, [r4, #0]
 8008334:	6893      	ldr	r3, [r2, #8]
 8008336:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800833a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800833e:	6093      	str	r3, [r2, #8]
}
 8008340:	bd38      	pop	{r3, r4, r5, pc}
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8008342:	0c1b      	lsrs	r3, r3, #16
 8008344:	fbb5 f5f3 	udiv	r5, r5, r3
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8008348:	f7fe ff86 	bl	8007258 <HAL_GetREVID>
 800834c:	f241 0303 	movw	r3, #4099	; 0x1003
 8008350:	4298      	cmp	r0, r3
 8008352:	d8c7      	bhi.n	80082e4 <ADC_ConfigureBoostMode+0xe0>
 8008354:	e77a      	b.n	800824c <ADC_ConfigureBoostMode+0x48>
        freq /= 64UL;
 8008356:	0985      	lsrs	r5, r0, #6
        break;
 8008358:	e772      	b.n	8008240 <ADC_ConfigureBoostMode+0x3c>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800835a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800835e:	6093      	str	r3, [r2, #8]
}
 8008360:	bd38      	pop	{r3, r4, r5, pc}
 8008362:	bf00      	nop
 8008364:	40022000 	.word	0x40022000
 8008368:	58026300 	.word	0x58026300
 800836c:	01312d00 	.word	0x01312d00
 8008370:	40022300 	.word	0x40022300
 8008374:	00bebc21 	.word	0x00bebc21
 8008378:	017d7841 	.word	0x017d7841
 800837c:	02faf081 	.word	0x02faf081

08008380 <HAL_ADC_Init>:
{
 8008380:	b570      	push	{r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8008382:	2300      	movs	r3, #0
{
 8008384:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0UL;
 8008386:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8008388:	2800      	cmp	r0, #0
 800838a:	f000 80d1 	beq.w	8008530 <HAL_ADC_Init+0x1b0>
  if (hadc->State == HAL_ADC_STATE_RESET)
 800838e:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8008390:	4604      	mov	r4, r0
 8008392:	2d00      	cmp	r5, #0
 8008394:	f000 80bb 	beq.w	800850e <HAL_ADC_Init+0x18e>
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008398:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800839a:	6893      	ldr	r3, [r2, #8]
 800839c:	009d      	lsls	r5, r3, #2
 800839e:	d503      	bpl.n	80083a8 <HAL_ADC_Init+0x28>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80083a0:	6891      	ldr	r1, [r2, #8]
 80083a2:	4b72      	ldr	r3, [pc, #456]	; (800856c <HAL_ADC_Init+0x1ec>)
 80083a4:	400b      	ands	r3, r1
 80083a6:	6093      	str	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80083a8:	6893      	ldr	r3, [r2, #8]
 80083aa:	00d8      	lsls	r0, r3, #3
 80083ac:	d416      	bmi.n	80083dc <HAL_ADC_Init+0x5c>
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80083ae:	4b70      	ldr	r3, [pc, #448]	; (8008570 <HAL_ADC_Init+0x1f0>)
 80083b0:	4970      	ldr	r1, [pc, #448]	; (8008574 <HAL_ADC_Init+0x1f4>)
 80083b2:	681b      	ldr	r3, [r3, #0]
  MODIFY_REG(ADCx->CR,
 80083b4:	6890      	ldr	r0, [r2, #8]
 80083b6:	099b      	lsrs	r3, r3, #6
 80083b8:	fba1 1303 	umull	r1, r3, r1, r3
 80083bc:	496e      	ldr	r1, [pc, #440]	; (8008578 <HAL_ADC_Init+0x1f8>)
 80083be:	099b      	lsrs	r3, r3, #6
 80083c0:	4001      	ands	r1, r0
 80083c2:	3301      	adds	r3, #1
 80083c4:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80083c8:	6091      	str	r1, [r2, #8]
 80083ca:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	b12b      	cbz	r3, 80083dc <HAL_ADC_Init+0x5c>
      wait_loop_index--;
 80083d0:	9b01      	ldr	r3, [sp, #4]
 80083d2:	3b01      	subs	r3, #1
 80083d4:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 80083d6:	9b01      	ldr	r3, [sp, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d1f9      	bne.n	80083d0 <HAL_ADC_Init+0x50>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80083dc:	6893      	ldr	r3, [r2, #8]
 80083de:	00d9      	lsls	r1, r3, #3
 80083e0:	d424      	bmi.n	800842c <HAL_ADC_Init+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083e2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80083e4:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083e6:	f043 0310 	orr.w	r3, r3, #16
 80083ea:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80083ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083ee:	432b      	orrs	r3, r5
 80083f0:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80083f2:	6893      	ldr	r3, [r2, #8]
 80083f4:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80083f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80083fa:	d11d      	bne.n	8008438 <HAL_ADC_Init+0xb8>
 80083fc:	06db      	lsls	r3, r3, #27
 80083fe:	d41b      	bmi.n	8008438 <HAL_ADC_Init+0xb8>
    ADC_STATE_CLR_SET(hadc->State,
 8008400:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008402:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8008406:	f043 0302 	orr.w	r3, r3, #2
 800840a:	6563      	str	r3, [r4, #84]	; 0x54
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800840c:	6893      	ldr	r3, [r2, #8]
 800840e:	07de      	lsls	r6, r3, #31
 8008410:	d428      	bmi.n	8008464 <HAL_ADC_Init+0xe4>
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008412:	4b5a      	ldr	r3, [pc, #360]	; (800857c <HAL_ADC_Init+0x1fc>)
 8008414:	429a      	cmp	r2, r3
 8008416:	d017      	beq.n	8008448 <HAL_ADC_Init+0xc8>
 8008418:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800841c:	429a      	cmp	r2, r3
 800841e:	d013      	beq.n	8008448 <HAL_ADC_Init+0xc8>
 8008420:	4b57      	ldr	r3, [pc, #348]	; (8008580 <HAL_ADC_Init+0x200>)
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	07d9      	lsls	r1, r3, #31
 8008426:	d41d      	bmi.n	8008464 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008428:	4a56      	ldr	r2, [pc, #344]	; (8008584 <HAL_ADC_Init+0x204>)
 800842a:	e015      	b.n	8008458 <HAL_ADC_Init+0xd8>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800842c:	6893      	ldr	r3, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800842e:	2500      	movs	r5, #0
 8008430:	f013 0f04 	tst.w	r3, #4
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8008434:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8008436:	d0e1      	beq.n	80083fc <HAL_ADC_Init+0x7c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008438:	6d63      	ldr	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 800843a:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800843c:	f043 0310 	orr.w	r3, r3, #16
}
 8008440:	4628      	mov	r0, r5
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008442:	6563      	str	r3, [r4, #84]	; 0x54
}
 8008444:	b002      	add	sp, #8
 8008446:	bd70      	pop	{r4, r5, r6, pc}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008448:	4a4c      	ldr	r2, [pc, #304]	; (800857c <HAL_ADC_Init+0x1fc>)
 800844a:	4b4f      	ldr	r3, [pc, #316]	; (8008588 <HAL_ADC_Init+0x208>)
 800844c:	6892      	ldr	r2, [r2, #8]
 800844e:	689b      	ldr	r3, [r3, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008450:	4313      	orrs	r3, r2
 8008452:	07d8      	lsls	r0, r3, #31
 8008454:	d406      	bmi.n	8008464 <HAL_ADC_Init+0xe4>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008456:	4a4d      	ldr	r2, [pc, #308]	; (800858c <HAL_ADC_Init+0x20c>)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008458:	6893      	ldr	r3, [r2, #8]
 800845a:	6861      	ldr	r1, [r4, #4]
 800845c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8008460:	430b      	orrs	r3, r1
 8008462:	6093      	str	r3, [r2, #8]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8008464:	f7fe fef8 	bl	8007258 <HAL_GetREVID>
 8008468:	f241 0303 	movw	r3, #4099	; 0x1003
 800846c:	68a1      	ldr	r1, [r4, #8]
 800846e:	4298      	cmp	r0, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008470:	7f23      	ldrb	r3, [r4, #28]
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8008472:	d852      	bhi.n	800851a <HAL_ADC_Init+0x19a>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008474:	f894 c015 	ldrb.w	ip, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008478:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800847a:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800847c:	ea42 324c 	orr.w	r2, r2, ip, lsl #13
 8008480:	4302      	orrs	r2, r0
 8008482:	430a      	orrs	r2, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008484:	2b01      	cmp	r3, #1
 8008486:	d103      	bne.n	8008490 <HAL_ADC_Init+0x110>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8008488:	6a23      	ldr	r3, [r4, #32]
 800848a:	3b01      	subs	r3, #1
 800848c:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008490:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008492:	b123      	cbz	r3, 800849e <HAL_ADC_Init+0x11e>
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8008494:	f403 7378 	and.w	r3, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8008498:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800849a:	430b      	orrs	r3, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800849c:	431a      	orrs	r2, r3
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800849e:	6823      	ldr	r3, [r4, #0]
 80084a0:	493b      	ldr	r1, [pc, #236]	; (8008590 <HAL_ADC_Init+0x210>)
 80084a2:	68d8      	ldr	r0, [r3, #12]
 80084a4:	4001      	ands	r1, r0
 80084a6:	4311      	orrs	r1, r2
 80084a8:	60d9      	str	r1, [r3, #12]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80084aa:	689a      	ldr	r2, [r3, #8]
 80084ac:	f012 0f04 	tst.w	r2, #4
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80084b0:	689a      	ldr	r2, [r3, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80084b2:	d11c      	bne.n	80084ee <HAL_ADC_Init+0x16e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80084b4:	0712      	lsls	r2, r2, #28
 80084b6:	d41a      	bmi.n	80084ee <HAL_ADC_Init+0x16e>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80084b8:	68d8      	ldr	r0, [r3, #12]
 80084ba:	4a36      	ldr	r2, [pc, #216]	; (8008594 <HAL_ADC_Init+0x214>)
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80084bc:	7d21      	ldrb	r1, [r4, #20]
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80084be:	4002      	ands	r2, r0
 80084c0:	ea42 3281 	orr.w	r2, r2, r1, lsl #14
 80084c4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80084c6:	430a      	orrs	r2, r1
 80084c8:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80084ca:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80084ce:	2a01      	cmp	r2, #1
 80084d0:	d03a      	beq.n	8008548 <HAL_ADC_Init+0x1c8>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80084d2:	691a      	ldr	r2, [r3, #16]
 80084d4:	f022 0201 	bic.w	r2, r2, #1
 80084d8:	611a      	str	r2, [r3, #16]
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80084da:	691a      	ldr	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80084dc:	4620      	mov	r0, r4
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 80084de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80084e0:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80084e4:	430a      	orrs	r2, r1
 80084e6:	611a      	str	r2, [r3, #16]
      ADC_ConfigureBoostMode(hadc);
 80084e8:	f7ff fe8c 	bl	8008204 <ADC_ConfigureBoostMode>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80084ec:	6823      	ldr	r3, [r4, #0]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80084ee:	68e2      	ldr	r2, [r4, #12]
 80084f0:	2a01      	cmp	r2, #1
 80084f2:	d021      	beq.n	8008538 <HAL_ADC_Init+0x1b8>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80084f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084f6:	f022 020f 	bic.w	r2, r2, #15
 80084fa:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80084fc:	6d63      	ldr	r3, [r4, #84]	; 0x54
}
 80084fe:	4628      	mov	r0, r5
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8008500:	f023 0303 	bic.w	r3, r3, #3
 8008504:	f043 0301 	orr.w	r3, r3, #1
 8008508:	6563      	str	r3, [r4, #84]	; 0x54
}
 800850a:	b002      	add	sp, #8
 800850c:	bd70      	pop	{r4, r5, r6, pc}
    HAL_ADC_MspInit(hadc);
 800850e:	f7fe f959 	bl	80067c4 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8008512:	65a5      	str	r5, [r4, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8008514:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8008518:	e73e      	b.n	8008398 <HAL_ADC_Init+0x18>
    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 800851a:	2910      	cmp	r1, #16
 800851c:	d1aa      	bne.n	8008474 <HAL_ADC_Init+0xf4>
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800851e:	7d61      	ldrb	r1, [r4, #21]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008520:	041a      	lsls	r2, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8008522:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8008526:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008528:	430a      	orrs	r2, r1
 800852a:	f042 021c 	orr.w	r2, r2, #28
 800852e:	e7a9      	b.n	8008484 <HAL_ADC_Init+0x104>
    return HAL_ERROR;
 8008530:	2501      	movs	r5, #1
}
 8008532:	4628      	mov	r0, r5
 8008534:	b002      	add	sp, #8
 8008536:	bd70      	pop	{r4, r5, r6, pc}
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008538:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800853a:	69a2      	ldr	r2, [r4, #24]
 800853c:	f021 010f 	bic.w	r1, r1, #15
 8008540:	3a01      	subs	r2, #1
 8008542:	430a      	orrs	r2, r1
 8008544:	631a      	str	r2, [r3, #48]	; 0x30
 8008546:	e7d9      	b.n	80084fc <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8008548:	e9d4 120f 	ldrd	r1, r2, [r4, #60]	; 0x3c
 800854c:	6c66      	ldr	r6, [r4, #68]	; 0x44
 800854e:	3901      	subs	r1, #1
 8008550:	6918      	ldr	r0, [r3, #16]
 8008552:	4332      	orrs	r2, r6
 8008554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8008558:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800855a:	430a      	orrs	r2, r1
 800855c:	490e      	ldr	r1, [pc, #56]	; (8008598 <HAL_ADC_Init+0x218>)
 800855e:	4001      	ands	r1, r0
 8008560:	430a      	orrs	r2, r1
 8008562:	f042 0201 	orr.w	r2, r2, #1
 8008566:	611a      	str	r2, [r3, #16]
 8008568:	e7b7      	b.n	80084da <HAL_ADC_Init+0x15a>
 800856a:	bf00      	nop
 800856c:	5fffffc0 	.word	0x5fffffc0
 8008570:	24000314 	.word	0x24000314
 8008574:	053e2d63 	.word	0x053e2d63
 8008578:	6fffffc0 	.word	0x6fffffc0
 800857c:	40022000 	.word	0x40022000
 8008580:	58026000 	.word	0x58026000
 8008584:	58026300 	.word	0x58026300
 8008588:	40022100 	.word	0x40022100
 800858c:	40022300 	.word	0x40022300
 8008590:	fff0c003 	.word	0xfff0c003
 8008594:	ffffbffc 	.word	0xffffbffc
 8008598:	fc00f81e 	.word	0xfc00f81e

0800859c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 800859c:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800859e:	2300      	movs	r3, #0
{
 80085a0:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0UL;
 80085a2:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80085a4:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80085a8:	2b01      	cmp	r3, #1
 80085aa:	d040      	beq.n	800862e <HAL_ADCEx_Calibration_Start+0x92>
 80085ac:	2301      	movs	r3, #1
 80085ae:	4604      	mov	r4, r0
 80085b0:	460e      	mov	r6, r1
 80085b2:	4615      	mov	r5, r2
 80085b4:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80085b8:	f7ff fdc6 	bl	8008148 <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80085bc:	b9e8      	cbnz	r0, 80085fa <HAL_ADCEx_Calibration_Start+0x5e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80085be:	6d67      	ldr	r7, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 80085c0:	f005 4280 	and.w	r2, r5, #1073741824	; 0x40000000
 80085c4:	4b1b      	ldr	r3, [pc, #108]	; (8008634 <HAL_ADCEx_Calibration_Start+0x98>)
 80085c6:	f406 3180 	and.w	r1, r6, #65536	; 0x10000
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 80085ca:	6825      	ldr	r5, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80085cc:	403b      	ands	r3, r7

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80085ce:	4f1a      	ldr	r7, [pc, #104]	; (8008638 <HAL_ADCEx_Calibration_Start+0x9c>)
    ADC_STATE_CLR_SET(hadc->State,
 80085d0:	f043 0302 	orr.w	r3, r3, #2
 80085d4:	6563      	str	r3, [r4, #84]	; 0x54
 80085d6:	4b19      	ldr	r3, [pc, #100]	; (800863c <HAL_ADCEx_Calibration_Start+0xa0>)
 80085d8:	68ae      	ldr	r6, [r5, #8]
 80085da:	4033      	ands	r3, r6
 80085dc:	4313      	orrs	r3, r2
 80085de:	4319      	orrs	r1, r3
 80085e0:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 80085e4:	60a9      	str	r1, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80085e6:	68ab      	ldr	r3, [r5, #8]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	db0f      	blt.n	800860c <HAL_ADCEx_Calibration_Start+0x70>
        return HAL_ERROR;
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80085ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80085ee:	f023 0303 	bic.w	r3, r3, #3
 80085f2:	f043 0301 	orr.w	r3, r3, #1
 80085f6:	6563      	str	r3, [r4, #84]	; 0x54
 80085f8:	e003      	b.n	8008602 <HAL_ADCEx_Calibration_Start+0x66>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80085fa:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80085fc:	f043 0310 	orr.w	r3, r3, #16
 8008600:	6563      	str	r3, [r4, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008602:	2300      	movs	r3, #0
 8008604:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
}
 8008608:	b003      	add	sp, #12
 800860a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      wait_loop_index++;
 800860c:	9b01      	ldr	r3, [sp, #4]
 800860e:	3301      	adds	r3, #1
 8008610:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8008612:	9b01      	ldr	r3, [sp, #4]
 8008614:	42bb      	cmp	r3, r7
 8008616:	d3e6      	bcc.n	80085e6 <HAL_ADCEx_Calibration_Start+0x4a>
        ADC_STATE_CLR_SET(hadc->State,
 8008618:	6d63      	ldr	r3, [r4, #84]	; 0x54
        __HAL_UNLOCK(hadc);
 800861a:	2200      	movs	r2, #0
        return HAL_ERROR;
 800861c:	2001      	movs	r0, #1
        ADC_STATE_CLR_SET(hadc->State,
 800861e:	f023 0312 	bic.w	r3, r3, #18
        __HAL_UNLOCK(hadc);
 8008622:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
        ADC_STATE_CLR_SET(hadc->State,
 8008626:	f043 0310 	orr.w	r3, r3, #16
 800862a:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_ERROR;
 800862c:	e7ec      	b.n	8008608 <HAL_ADCEx_Calibration_Start+0x6c>
  __HAL_LOCK(hadc);
 800862e:	2002      	movs	r0, #2
}
 8008630:	b003      	add	sp, #12
 8008632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008634:	ffffeefd 	.word	0xffffeefd
 8008638:	25c3f800 	.word	0x25c3f800
 800863c:	3ffeffc0 	.word	0x3ffeffc0

08008640 <HAL_ADCEx_MultiModeStart_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Length of data to be transferred from ADC peripheral to memory (in bytes).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8008644:	f8d0 8000 	ldr.w	r8, [r0]
{
 8008648:	b09a      	sub	sp, #104	; 0x68
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800864a:	f8d8 5008 	ldr.w	r5, [r8, #8]
 800864e:	f015 0504 	ands.w	r5, r5, #4
 8008652:	d117      	bne.n	8008684 <HAL_ADCEx_MultiModeStart_DMA+0x44>
    return HAL_BUSY;
  }
  else
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8008654:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8008658:	4604      	mov	r4, r0
 800865a:	2b01      	cmp	r3, #1
 800865c:	d012      	beq.n	8008684 <HAL_ADCEx_MultiModeStart_DMA+0x44>

    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800865e:	4b2d      	ldr	r3, [pc, #180]	; (8008714 <HAL_ADCEx_MultiModeStart_DMA+0xd4>)
    __HAL_LOCK(hadc);
 8008660:	f04f 0c01 	mov.w	ip, #1
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008664:	9516      	str	r5, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008666:	4598      	cmp	r8, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8008668:	9517      	str	r5, [sp, #92]	; 0x5c
    __HAL_LOCK(hadc);
 800866a:	f880 c050 	strb.w	ip, [r0, #80]	; 0x50
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800866e:	d00d      	beq.n	800868c <HAL_ADCEx_MultiModeStart_DMA+0x4c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008670:	6d43      	ldr	r3, [r0, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8008672:	4660      	mov	r0, ip
      __HAL_UNLOCK(hadc);
 8008674:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008678:	f043 0320 	orr.w	r3, r3, #32
 800867c:	6563      	str	r3, [r4, #84]	; 0x54
    }

    /* Return function status */
    return tmp_hal_status;
  }
}
 800867e:	b01a      	add	sp, #104	; 0x68
 8008680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8008684:	2002      	movs	r0, #2
}
 8008686:	b01a      	add	sp, #104	; 0x68
 8008688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800868c:	4d22      	ldr	r5, [pc, #136]	; (8008718 <HAL_ADCEx_MultiModeStart_DMA+0xd8>)
 800868e:	460e      	mov	r6, r1
 8008690:	4617      	mov	r7, r2
 8008692:	9501      	str	r5, [sp, #4]
    tmp_hal_status = ADC_Enable(hadc);
 8008694:	f7ff fc84 	bl	8007fa0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8008698:	b128      	cbz	r0, 80086a6 <HAL_ADCEx_MultiModeStart_DMA+0x66>
      __HAL_UNLOCK(hadc);
 800869a:	2300      	movs	r3, #0
 800869c:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80086a0:	b01a      	add	sp, #104	; 0x68
 80086a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmp_hal_status = ADC_Enable(&tmphadcSlave);
 80086a6:	a801      	add	r0, sp, #4
 80086a8:	f7ff fc7a 	bl	8007fa0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80086ac:	2800      	cmp	r0, #0
 80086ae:	d1f4      	bne.n	800869a <HAL_ADCEx_MultiModeStart_DMA+0x5a>
      ADC_STATE_CLR_SET(hadc->State,
 80086b0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80086b2:	4a1a      	ldr	r2, [pc, #104]	; (800871c <HAL_ADCEx_MultiModeStart_DMA+0xdc>)
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80086b4:	4b1a      	ldr	r3, [pc, #104]	; (8008720 <HAL_ADCEx_MultiModeStart_DMA+0xe0>)
      ADC_STATE_CLR_SET(hadc->State,
 80086b6:	400a      	ands	r2, r1
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80086b8:	f8d4 c000 	ldr.w	ip, [r4]
      ADC_STATE_CLR_SET(hadc->State,
 80086bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80086c0:	45c4      	cmp	ip, r8
      ADC_STATE_CLR_SET(hadc->State,
 80086c2:	6562      	str	r2, [r4, #84]	; 0x54
      ADC_CLEAR_ERRORCODE(hadc);
 80086c4:	65a0      	str	r0, [r4, #88]	; 0x58
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80086c6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80086c8:	63c3      	str	r3, [r0, #60]	; 0x3c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80086ca:	4b16      	ldr	r3, [pc, #88]	; (8008724 <HAL_ADCEx_MultiModeStart_DMA+0xe4>)
 80086cc:	6403      	str	r3, [r0, #64]	; 0x40
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError ;
 80086ce:	4b16      	ldr	r3, [pc, #88]	; (8008728 <HAL_ADCEx_MultiModeStart_DMA+0xe8>)
 80086d0:	64c3      	str	r3, [r0, #76]	; 0x4c
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80086d2:	d01d      	beq.n	8008710 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 80086d4:	45ac      	cmp	ip, r5
 80086d6:	d01b      	beq.n	8008710 <HAL_ADCEx_MultiModeStart_DMA+0xd0>
 80086d8:	4914      	ldr	r1, [pc, #80]	; (800872c <HAL_ADCEx_MultiModeStart_DMA+0xec>)
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80086da:	251c      	movs	r5, #28
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80086dc:	463b      	mov	r3, r7
 80086de:	4632      	mov	r2, r6
 80086e0:	310c      	adds	r1, #12
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80086e2:	f8cc 5000 	str.w	r5, [ip]
      __HAL_UNLOCK(hadc);
 80086e6:	2500      	movs	r5, #0
 80086e8:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80086ec:	f8dc 5004 	ldr.w	r5, [ip, #4]
 80086f0:	f045 0510 	orr.w	r5, r5, #16
 80086f4:	f8cc 5004 	str.w	r5, [ip, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
 80086f8:	f000 ff22 	bl	8009540 <HAL_DMA_Start_IT>
      LL_ADC_REG_StartConversion(hadc->Instance);
 80086fc:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80086fe:	4b0c      	ldr	r3, [pc, #48]	; (8008730 <HAL_ADCEx_MultiModeStart_DMA+0xf0>)
 8008700:	6891      	ldr	r1, [r2, #8]
 8008702:	400b      	ands	r3, r1
 8008704:	f043 0304 	orr.w	r3, r3, #4
 8008708:	6093      	str	r3, [r2, #8]
}
 800870a:	b01a      	add	sp, #104	; 0x68
 800870c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008710:	4908      	ldr	r1, [pc, #32]	; (8008734 <HAL_ADCEx_MultiModeStart_DMA+0xf4>)
 8008712:	e7e2      	b.n	80086da <HAL_ADCEx_MultiModeStart_DMA+0x9a>
 8008714:	40022000 	.word	0x40022000
 8008718:	40022100 	.word	0x40022100
 800871c:	fffff0fe 	.word	0xfffff0fe
 8008720:	08007659 	.word	0x08007659
 8008724:	080073d1 	.word	0x080073d1
 8008728:	080076c5 	.word	0x080076c5
 800872c:	58026300 	.word	0x58026300
 8008730:	7fffffc0 	.word	0x7fffffc0
 8008734:	40022300 	.word	0x40022300

08008738 <HAL_ADCEx_MultiModeStop_DMA>:
  *         ADC slave, to properly disable the DMA channel.
  * @param hadc ADC handle of ADC master (handle of ADC slave must not be used)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
{
 8008738:	b570      	push	{r4, r5, r6, lr}

  /* Check the parameters */
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800873a:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
{
 800873e:	b09a      	sub	sp, #104	; 0x68
  __HAL_LOCK(hadc);
 8008740:	2b01      	cmp	r3, #1
 8008742:	d05a      	beq.n	80087fa <HAL_ADCEx_MultiModeStop_DMA+0xc2>
 8008744:	2601      	movs	r6, #1


  /* 1. Stop potential multimode conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8008746:	2103      	movs	r1, #3
 8008748:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 800874a:	f880 6050 	strb.w	r6, [r0, #80]	; 0x50
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800874e:	f7ff fbab 	bl	8007ea8 <ADC_ConversionStop>

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8008752:	4605      	mov	r5, r0
 8008754:	bb40      	cbnz	r0, 80087a8 <HAL_ADCEx_MultiModeStop_DMA+0x70>
  {
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

    /* Set a temporary handle of the ADC slave associated to the ADC master   */
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008756:	4b3d      	ldr	r3, [pc, #244]	; (800884c <HAL_ADCEx_MultiModeStop_DMA+0x114>)
 8008758:	6822      	ldr	r2, [r4, #0]
    tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800875a:	9016      	str	r0, [sp, #88]	; 0x58
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800875c:	429a      	cmp	r2, r3
    tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800875e:	9017      	str	r0, [sp, #92]	; 0x5c
    ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008760:	d028      	beq.n	80087b4 <HAL_ADCEx_MultiModeStop_DMA+0x7c>

    if (tmphadcSlave.Instance == NULL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008762:	6d63      	ldr	r3, [r4, #84]	; 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);

      return HAL_ERROR;
 8008764:	4635      	mov	r5, r6
      __HAL_UNLOCK(hadc);
 8008766:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800876a:	f043 0320 	orr.w	r3, r3, #32
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800876e:	4628      	mov	r0, r5
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008770:	6563      	str	r3, [r4, #84]	; 0x54
}
 8008772:	b01a      	add	sp, #104	; 0x68
 8008774:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8008776:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8008778:	f001 f87a 	bl	8009870 <HAL_DMA_Abort>
    if (tmp_hal_status == HAL_ERROR)
 800877c:	2801      	cmp	r0, #1
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800877e:	4605      	mov	r5, r0
    if (tmp_hal_status == HAL_ERROR)
 8008780:	d053      	beq.n	800882a <HAL_ADCEx_MultiModeStop_DMA+0xf2>
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008782:	6822      	ldr	r2, [r4, #0]
 8008784:	6853      	ldr	r3, [r2, #4]
 8008786:	f023 0310 	bic.w	r3, r3, #16
 800878a:	6053      	str	r3, [r2, #4]
    if (tmp_hal_status == HAL_OK)
 800878c:	2800      	cmp	r0, #0
 800878e:	d155      	bne.n	800883c <HAL_ADCEx_MultiModeStop_DMA+0x104>
      tmphadcSlave_disable_status = ADC_Disable(&tmphadcSlave);
 8008790:	a801      	add	r0, sp, #4
 8008792:	f7ff fcd9 	bl	8008148 <ADC_Disable>
      if ((ADC_Disable(hadc) == HAL_OK)           &&
 8008796:	4620      	mov	r0, r4
 8008798:	f7ff fcd6 	bl	8008148 <ADC_Disable>
    ADC_STATE_CLR_SET(hadc->State,
 800879c:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800879e:	4b2c      	ldr	r3, [pc, #176]	; (8008850 <HAL_ADCEx_MultiModeStop_DMA+0x118>)
 80087a0:	4013      	ands	r3, r2
 80087a2:	f043 0301 	orr.w	r3, r3, #1
 80087a6:	6563      	str	r3, [r4, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4628      	mov	r0, r5
  __HAL_UNLOCK(hadc);
 80087ac:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80087b0:	b01a      	add	sp, #104	; 0x68
 80087b2:	bd70      	pop	{r4, r5, r6, pc}
 80087b4:	4b27      	ldr	r3, [pc, #156]	; (8008854 <HAL_ADCEx_MultiModeStop_DMA+0x11c>)
 80087b6:	9301      	str	r3, [sp, #4]
    tickstart = HAL_GetTick();
 80087b8:	f7fe fd36 	bl	8007228 <HAL_GetTick>
    tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80087bc:	9b01      	ldr	r3, [sp, #4]
    tickstart = HAL_GetTick();
 80087be:	4605      	mov	r5, r0
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80087c0:	689b      	ldr	r3, [r3, #8]
 80087c2:	075b      	lsls	r3, r3, #29
 80087c4:	d41d      	bmi.n	8008802 <HAL_ADCEx_MultiModeStop_DMA+0xca>
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80087c6:	6823      	ldr	r3, [r4, #0]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	075a      	lsls	r2, r3, #29
 80087cc:	d5d3      	bpl.n	8008776 <HAL_ADCEx_MultiModeStop_DMA+0x3e>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80087ce:	f7fe fd2b 	bl	8007228 <HAL_GetTick>
 80087d2:	1b43      	subs	r3, r0, r5
 80087d4:	2b05      	cmp	r3, #5
 80087d6:	d91b      	bls.n	8008810 <HAL_ADCEx_MultiModeStop_DMA+0xd8>
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80087d8:	9b01      	ldr	r3, [sp, #4]
 80087da:	689a      	ldr	r2, [r3, #8]
 80087dc:	0750      	lsls	r0, r2, #29
 80087de:	d51f      	bpl.n	8008820 <HAL_ADCEx_MultiModeStop_DMA+0xe8>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	689b      	ldr	r3, [r3, #8]
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
          return HAL_ERROR;
 80087e6:	2501      	movs	r5, #1
          __HAL_UNLOCK(hadc);
 80087e8:	2200      	movs	r2, #0
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087ea:	f043 0310 	orr.w	r3, r3, #16
}
 80087ee:	4628      	mov	r0, r5
          __HAL_UNLOCK(hadc);
 80087f0:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80087f4:	6563      	str	r3, [r4, #84]	; 0x54
}
 80087f6:	b01a      	add	sp, #104	; 0x68
 80087f8:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 80087fa:	2502      	movs	r5, #2
}
 80087fc:	4628      	mov	r0, r5
 80087fe:	b01a      	add	sp, #104	; 0x68
 8008800:	bd70      	pop	{r4, r5, r6, pc}
    while ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008802:	6823      	ldr	r3, [r4, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8008806:	f7fe fd0f 	bl	8007228 <HAL_GetTick>
 800880a:	1b43      	subs	r3, r0, r5
 800880c:	2b05      	cmp	r3, #5
 800880e:	d8e3      	bhi.n	80087d8 <HAL_ADCEx_MultiModeStop_DMA+0xa0>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008810:	6822      	ldr	r2, [r4, #0]
        tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8008812:	9b01      	ldr	r3, [sp, #4]
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f013 0f04 	tst.w	r3, #4
 800881a:	6893      	ldr	r3, [r2, #8]
 800881c:	d1d7      	bne.n	80087ce <HAL_ADCEx_MultiModeStop_DMA+0x96>
 800881e:	e7d4      	b.n	80087ca <HAL_ADCEx_MultiModeStop_DMA+0x92>
        if((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 1UL)
 8008820:	6822      	ldr	r2, [r4, #0]
 8008822:	6891      	ldr	r1, [r2, #8]
 8008824:	0749      	lsls	r1, r1, #29
 8008826:	d5f5      	bpl.n	8008814 <HAL_ADCEx_MultiModeStop_DMA+0xdc>
 8008828:	e7dc      	b.n	80087e4 <HAL_ADCEx_MultiModeStop_DMA+0xac>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800882a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800882c:	6822      	ldr	r2, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800882e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008832:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008834:	6853      	ldr	r3, [r2, #4]
 8008836:	f023 0310 	bic.w	r3, r3, #16
 800883a:	6053      	str	r3, [r2, #4]
      (void) ADC_Disable(hadc);
 800883c:	4620      	mov	r0, r4
 800883e:	f7ff fc83 	bl	8008148 <ADC_Disable>
      (void) ADC_Disable(&tmphadcSlave);
 8008842:	a801      	add	r0, sp, #4
 8008844:	f7ff fc80 	bl	8008148 <ADC_Disable>
 8008848:	e7a8      	b.n	800879c <HAL_ADCEx_MultiModeStop_DMA+0x64>
 800884a:	bf00      	nop
 800884c:	40022000 	.word	0x40022000
 8008850:	ffffeefe 	.word	0xffffeefe
 8008854:	40022100 	.word	0x40022100

08008858 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop

0800885c <HAL_ADCEx_InjectedQueueOverflowCallback>:
 800885c:	4770      	bx	lr
 800885e:	bf00      	nop

08008860 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop

08008864 <HAL_ADCEx_LevelOutOfWindow3Callback>:
 8008864:	4770      	bx	lr
 8008866:	bf00      	nop

08008868 <HAL_ADCEx_EndOfSamplingCallback>:
 8008868:	4770      	bx	lr
 800886a:	bf00      	nop

0800886c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800886c:	b4f0      	push	{r4, r5, r6, r7}
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800886e:	f890 2050 	ldrb.w	r2, [r0, #80]	; 0x50
{
 8008872:	b09a      	sub	sp, #104	; 0x68
  if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8008874:	680e      	ldr	r6, [r1, #0]
  __HAL_LOCK(hadc);
 8008876:	2a01      	cmp	r2, #1
 8008878:	d04d      	beq.n	8008916 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 800887a:	4603      	mov	r3, r0

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800887c:	4c2b      	ldr	r4, [pc, #172]	; (800892c <HAL_ADCEx_MultiModeConfigChannel+0xc0>)
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800887e:	2200      	movs	r2, #0
  __HAL_LOCK(hadc);
 8008880:	2001      	movs	r0, #1
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008882:	681d      	ldr	r5, [r3, #0]
  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8008884:	9216      	str	r2, [sp, #88]	; 0x58
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8008886:	42a5      	cmp	r5, r4
  __HAL_LOCK(hadc);
 8008888:	f883 0050 	strb.w	r0, [r3, #80]	; 0x50
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800888c:	9217      	str	r2, [sp, #92]	; 0x5c
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800888e:	d008      	beq.n	80088a2 <HAL_ADCEx_MultiModeConfigChannel+0x36>

  if (tmphadcSlave.Instance == NULL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008890:	6d59      	ldr	r1, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008892:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008896:	f041 0120 	orr.w	r1, r1, #32
 800889a:	6559      	str	r1, [r3, #84]	; 0x54
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800889c:	b01a      	add	sp, #104	; 0x68
 800889e:	bcf0      	pop	{r4, r5, r6, r7}
 80088a0:	4770      	bx	lr
 80088a2:	4c23      	ldr	r4, [pc, #140]	; (8008930 <HAL_ADCEx_MultiModeConfigChannel+0xc4>)
 80088a4:	68a2      	ldr	r2, [r4, #8]
 80088a6:	0752      	lsls	r2, r2, #29
 80088a8:	d50b      	bpl.n	80088c2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80088aa:	68aa      	ldr	r2, [r5, #8]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80088ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 80088ae:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80088b0:	f042 0220 	orr.w	r2, r2, #32
 80088b4:	655a      	str	r2, [r3, #84]	; 0x54
  __HAL_UNLOCK(hadc);
 80088b6:	2200      	movs	r2, #0
 80088b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80088bc:	b01a      	add	sp, #104	; 0x68
 80088be:	bcf0      	pop	{r4, r5, r6, r7}
 80088c0:	4770      	bx	lr
 80088c2:	68a8      	ldr	r0, [r5, #8]
 80088c4:	f010 0004 	ands.w	r0, r0, #4
 80088c8:	d1f0      	bne.n	80088ac <HAL_ADCEx_MultiModeConfigChannel+0x40>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80088ca:	b1c6      	cbz	r6, 80088fe <HAL_ADCEx_MultiModeConfigChannel+0x92>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80088cc:	f8df c068 	ldr.w	ip, [pc, #104]	; 8008938 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 80088d0:	684f      	ldr	r7, [r1, #4]
 80088d2:	f8dc 2008 	ldr.w	r2, [ip, #8]
 80088d6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80088da:	433a      	orrs	r2, r7
 80088dc:	f8cc 2008 	str.w	r2, [ip, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80088e0:	68ad      	ldr	r5, [r5, #8]
 80088e2:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80088e4:	432a      	orrs	r2, r5
 80088e6:	07d4      	lsls	r4, r2, #31
 80088e8:	d413      	bmi.n	8008912 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
        MODIFY_REG(tmpADC_Common->CCR,
 80088ea:	688a      	ldr	r2, [r1, #8]
 80088ec:	f8dc 4008 	ldr.w	r4, [ip, #8]
 80088f0:	4910      	ldr	r1, [pc, #64]	; (8008934 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 80088f2:	4332      	orrs	r2, r6
 80088f4:	4021      	ands	r1, r4
 80088f6:	430a      	orrs	r2, r1
 80088f8:	f8cc 2008 	str.w	r2, [ip, #8]
 80088fc:	e7db      	b.n	80088b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80088fe:	490e      	ldr	r1, [pc, #56]	; (8008938 <HAL_ADCEx_MultiModeConfigChannel+0xcc>)
 8008900:	688a      	ldr	r2, [r1, #8]
 8008902:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8008906:	608a      	str	r2, [r1, #8]
 8008908:	68a8      	ldr	r0, [r5, #8]
 800890a:	68a2      	ldr	r2, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800890c:	4302      	orrs	r2, r0
 800890e:	07d0      	lsls	r0, r2, #31
 8008910:	d505      	bpl.n	800891e <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008912:	2000      	movs	r0, #0
 8008914:	e7cf      	b.n	80088b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
  __HAL_LOCK(hadc);
 8008916:	2002      	movs	r0, #2
}
 8008918:	b01a      	add	sp, #104	; 0x68
 800891a:	bcf0      	pop	{r4, r5, r6, r7}
 800891c:	4770      	bx	lr
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800891e:	688c      	ldr	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008920:	4630      	mov	r0, r6
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008922:	4a04      	ldr	r2, [pc, #16]	; (8008934 <HAL_ADCEx_MultiModeConfigChannel+0xc8>)
 8008924:	4022      	ands	r2, r4
 8008926:	608a      	str	r2, [r1, #8]
 8008928:	e7c5      	b.n	80088b6 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800892a:	bf00      	nop
 800892c:	40022000 	.word	0x40022000
 8008930:	40022100 	.word	0x40022100
 8008934:	fffff0e0 	.word	0xfffff0e0
 8008938:	40022300 	.word	0x40022300

0800893c <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800893c:	4906      	ldr	r1, [pc, #24]	; (8008958 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800893e:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008942:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 8008944:	4b05      	ldr	r3, [pc, #20]	; (800895c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008946:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008948:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800894c:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008950:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 8008952:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8008954:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8008956:	4770      	bx	lr
 8008958:	e000ed00 	.word	0xe000ed00
 800895c:	05fa0000 	.word	0x05fa0000

08008960 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008960:	4b1b      	ldr	r3, [pc, #108]	; (80089d0 <HAL_NVIC_SetPriority+0x70>)
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008968:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800896a:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800896e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008972:	f1be 0f04 	cmp.w	lr, #4
 8008976:	bf28      	it	cs
 8008978:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800897c:	f1bc 0f06 	cmp.w	ip, #6
 8008980:	d91a      	bls.n	80089b8 <HAL_NVIC_SetPriority+0x58>
 8008982:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008984:	f04f 3cff 	mov.w	ip, #4294967295
 8008988:	fa0c fc03 	lsl.w	ip, ip, r3
 800898c:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008990:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 8008994:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008996:	fa0c fc0e 	lsl.w	ip, ip, lr
 800899a:	ea21 010c 	bic.w	r1, r1, ip
 800899e:	fa01 f103 	lsl.w	r1, r1, r3
 80089a2:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80089a6:	db0a      	blt.n	80089be <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089a8:	0109      	lsls	r1, r1, #4
 80089aa:	4b0a      	ldr	r3, [pc, #40]	; (80089d4 <HAL_NVIC_SetPriority+0x74>)
 80089ac:	b2c9      	uxtb	r1, r1
 80089ae:	4403      	add	r3, r0
 80089b0:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80089b4:	f85d fb04 	ldr.w	pc, [sp], #4
 80089b8:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80089ba:	4613      	mov	r3, r2
 80089bc:	e7e8      	b.n	8008990 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089be:	f000 000f 	and.w	r0, r0, #15
 80089c2:	0109      	lsls	r1, r1, #4
 80089c4:	4b04      	ldr	r3, [pc, #16]	; (80089d8 <HAL_NVIC_SetPriority+0x78>)
 80089c6:	b2c9      	uxtb	r1, r1
 80089c8:	4403      	add	r3, r0
 80089ca:	7619      	strb	r1, [r3, #24]
 80089cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80089d0:	e000ed00 	.word	0xe000ed00
 80089d4:	e000e100 	.word	0xe000e100
 80089d8:	e000ecfc 	.word	0xe000ecfc

080089dc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80089dc:	2800      	cmp	r0, #0
 80089de:	db07      	blt.n	80089f0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80089e0:	2301      	movs	r3, #1
 80089e2:	f000 011f 	and.w	r1, r0, #31
 80089e6:	4a03      	ldr	r2, [pc, #12]	; (80089f4 <HAL_NVIC_EnableIRQ+0x18>)
 80089e8:	0940      	lsrs	r0, r0, #5
 80089ea:	408b      	lsls	r3, r1
 80089ec:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80089f0:	4770      	bx	lr
 80089f2:	bf00      	nop
 80089f4:	e000e100 	.word	0xe000e100

080089f8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80089f8:	1e43      	subs	r3, r0, #1
 80089fa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80089fe:	d20c      	bcs.n	8008a1a <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a00:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a04:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a06:	4906      	ldr	r1, [pc, #24]	; (8008a20 <HAL_SYSTICK_Config+0x28>)
 8008a08:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008a0c:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a0e:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008a10:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008a14:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008a16:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008a18:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8008a1a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8008a1c:	4770      	bx	lr
 8008a1e:	bf00      	nop
 8008a20:	e000ed00 	.word	0xe000ed00

08008a24 <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8008a24:	b188      	cbz	r0, 8008a4a <HAL_DAC_Init+0x26>
{
 8008a26:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8008a28:	7903      	ldrb	r3, [r0, #4]
 8008a2a:	4604      	mov	r4, r0
 8008a2c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8008a30:	b13b      	cbz	r3, 8008a42 <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008a32:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 8008a34:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8008a36:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8008a38:	7121      	strb	r1, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8008a3a:	4618      	mov	r0, r3
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8008a3c:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8008a3e:	7122      	strb	r2, [r4, #4]
}
 8008a40:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8008a42:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8008a44:	f7fd ff7c 	bl	8006940 <HAL_DAC_MspInit>
 8008a48:	e7f3      	b.n	8008a32 <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8008a4a:	2001      	movs	r0, #1
}
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop

08008a50 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008a50:	7942      	ldrb	r2, [r0, #5]
 8008a52:	2a01      	cmp	r2, #1
 8008a54:	d02e      	beq.n	8008ab4 <HAL_DAC_Start+0x64>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8008a56:	4603      	mov	r3, r0
 8008a58:	f04f 0c02 	mov.w	ip, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8008a5c:	6800      	ldr	r0, [r0, #0]
 8008a5e:	2201      	movs	r2, #1
{
 8008a60:	b510      	push	{r4, lr}
  __HAL_DAC_ENABLE(hdac, Channel);
 8008a62:	f001 0e10 	and.w	lr, r1, #16
  hdac->State = HAL_DAC_STATE_BUSY;
 8008a66:	f883 c004 	strb.w	ip, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 8008a6a:	6804      	ldr	r4, [r0, #0]
 8008a6c:	fa02 f20e 	lsl.w	r2, r2, lr
 8008a70:	4322      	orrs	r2, r4
 8008a72:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008a74:	6802      	ldr	r2, [r0, #0]
  if (Channel == DAC_CHANNEL_1)
 8008a76:	b969      	cbnz	r1, 8008a94 <HAL_DAC_Start+0x44>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8008a78:	f002 023e 	and.w	r2, r2, #62	; 0x3e
 8008a7c:	4562      	cmp	r2, ip
 8008a7e:	d103      	bne.n	8008a88 <HAL_DAC_Start+0x38>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8008a80:	6842      	ldr	r2, [r0, #4]
 8008a82:	f042 0201 	orr.w	r2, r2, #1
 8008a86:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8008a88:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008a8a:	2101      	movs	r1, #1

  /* Return function status */
  return HAL_OK;
 8008a8c:	4610      	mov	r0, r2
  hdac->State = HAL_DAC_STATE_READY;
 8008a8e:	7119      	strb	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8008a90:	715a      	strb	r2, [r3, #5]
}
 8008a92:	bd10      	pop	{r4, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8008a94:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008a98:	f402 1278 	and.w	r2, r2, #4063232	; 0x3e0000
 8008a9c:	4562      	cmp	r2, ip
 8008a9e:	d1f3      	bne.n	8008a88 <HAL_DAC_Start+0x38>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008aa0:	6842      	ldr	r2, [r0, #4]
  hdac->State = HAL_DAC_STATE_READY;
 8008aa2:	2101      	movs	r1, #1
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8008aa4:	f042 0202 	orr.w	r2, r2, #2
 8008aa8:	6042      	str	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8008aaa:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 8008aac:	7119      	strb	r1, [r3, #4]
  return HAL_OK;
 8008aae:	4610      	mov	r0, r2
  __HAL_UNLOCK(hdac);
 8008ab0:	715a      	strb	r2, [r3, #5]
}
 8008ab2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdac);
 8008ab4:	2002      	movs	r0, #2
}
 8008ab6:	4770      	bx	lr

08008ab8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8008ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aba:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8008abc:	7940      	ldrb	r0, [r0, #5]
{
 8008abe:	9f06      	ldr	r7, [sp, #24]
  __HAL_LOCK(hdac);
 8008ac0:	2801      	cmp	r0, #1
 8008ac2:	d053      	beq.n	8008b6c <HAL_DAC_Start_DMA+0xb4>
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	4611      	mov	r1, r2
 8008ac8:	2201      	movs	r2, #1

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008aca:	6826      	ldr	r6, [r4, #0]
  __HAL_LOCK(hdac);
 8008acc:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008ace:	2202      	movs	r2, #2
 8008ad0:	7122      	strb	r2, [r4, #4]
  if (Channel == DAC_CHANNEL_1)
 8008ad2:	bb3d      	cbnz	r5, 8008b24 <HAL_DAC_Start_DMA+0x6c>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008ad4:	68a0      	ldr	r0, [r4, #8]

    /* Case of use of channel 1 */
    switch (Alignment)
 8008ad6:	2f04      	cmp	r7, #4
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008ad8:	4a37      	ldr	r2, [pc, #220]	; (8008bb8 <HAL_DAC_Start_DMA+0x100>)
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008ada:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008bc0 <HAL_DAC_Start_DMA+0x108>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008ade:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008ae0:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8008ae2:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008ae6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8008aea:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 8008bc4 <HAL_DAC_Start_DMA+0x10c>
 8008aee:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008af2:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8008af4:	d042      	beq.n	8008b7c <HAL_DAC_Start_DMA+0xc4>
 8008af6:	2f08      	cmp	r7, #8
 8008af8:	d03d      	beq.n	8008b76 <HAL_DAC_Start_DMA+0xbe>
 8008afa:	2f00      	cmp	r7, #0
 8008afc:	d038      	beq.n	8008b70 <HAL_DAC_Start_DMA+0xb8>
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8008afe:	462a      	mov	r2, r5

  /* Enable the DMA Stream */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8008b00:	6837      	ldr	r7, [r6, #0]
 8008b02:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 8008b06:	6037      	str	r7, [r6, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8008b08:	f000 fd1a 	bl	8009540 <HAL_DMA_Start_IT>
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	7163      	strb	r3, [r4, #5]

  if (status == HAL_OK)
 8008b10:	bb38      	cbnz	r0, 8008b62 <HAL_DAC_Start_DMA+0xaa>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8008b12:	6822      	ldr	r2, [r4, #0]
 8008b14:	f005 0510 	and.w	r5, r5, #16
 8008b18:	2301      	movs	r3, #1
 8008b1a:	6811      	ldr	r1, [r2, #0]
 8008b1c:	40ab      	lsls	r3, r5
 8008b1e:	430b      	orrs	r3, r1
 8008b20:	6013      	str	r3, [r2, #0]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
  }

  /* Return function status */
  return status;
}
 8008b22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008b24:	68e0      	ldr	r0, [r4, #12]
    switch (Alignment)
 8008b26:	2f04      	cmp	r7, #4
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008b28:	4a24      	ldr	r2, [pc, #144]	; (8008bbc <HAL_DAC_Start_DMA+0x104>)
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008b2a:	f8df c09c 	ldr.w	ip, [pc, #156]	; 8008bc8 <HAL_DAC_Start_DMA+0x110>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008b2e:	63c2      	str	r2, [r0, #60]	; 0x3c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008b30:	6832      	ldr	r2, [r6, #0]
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8008b32:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008b36:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8008b3a:	f8df c090 	ldr.w	ip, [pc, #144]	; 8008bcc <HAL_DAC_Start_DMA+0x114>
 8008b3e:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008b42:	6032      	str	r2, [r6, #0]
    switch (Alignment)
 8008b44:	d02f      	beq.n	8008ba6 <HAL_DAC_Start_DMA+0xee>
 8008b46:	2f08      	cmp	r7, #8
 8008b48:	d024      	beq.n	8008b94 <HAL_DAC_Start_DMA+0xdc>
 8008b4a:	b1d7      	cbz	r7, 8008b82 <HAL_DAC_Start_DMA+0xca>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b4c:	6837      	ldr	r7, [r6, #0]
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8008b4e:	2200      	movs	r2, #0
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b50:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008b54:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008b56:	f000 fcf3 	bl	8009540 <HAL_DMA_Start_IT>
  __HAL_UNLOCK(hdac);
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	7163      	strb	r3, [r4, #5]
  if (status == HAL_OK)
 8008b5e:	2800      	cmp	r0, #0
 8008b60:	d0d7      	beq.n	8008b12 <HAL_DAC_Start_DMA+0x5a>
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008b62:	6923      	ldr	r3, [r4, #16]
 8008b64:	f043 0304 	orr.w	r3, r3, #4
 8008b68:	6123      	str	r3, [r4, #16]
}
 8008b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdac);
 8008b6c:	2002      	movs	r0, #2
}
 8008b6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8008b70:	f106 0208 	add.w	r2, r6, #8
        break;
 8008b74:	e7c4      	b.n	8008b00 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8008b76:	f106 0210 	add.w	r2, r6, #16
        break;
 8008b7a:	e7c1      	b.n	8008b00 <HAL_DAC_Start_DMA+0x48>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8008b7c:	f106 020c 	add.w	r2, r6, #12
        break;
 8008b80:	e7be      	b.n	8008b00 <HAL_DAC_Start_DMA+0x48>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b82:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8008b84:	f106 0214 	add.w	r2, r6, #20
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b88:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008b8c:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008b8e:	f000 fcd7 	bl	8009540 <HAL_DMA_Start_IT>
 8008b92:	e7e2      	b.n	8008b5a <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b94:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8008b96:	f106 021c 	add.w	r2, r6, #28
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008b9a:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008b9e:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008ba0:	f000 fcce 	bl	8009540 <HAL_DMA_Start_IT>
 8008ba4:	e7d9      	b.n	8008b5a <HAL_DAC_Start_DMA+0xa2>
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008ba6:	6837      	ldr	r7, [r6, #0]
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8008ba8:	f106 0218 	add.w	r2, r6, #24
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8008bac:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
 8008bb0:	6037      	str	r7, [r6, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8008bb2:	f000 fcc5 	bl	8009540 <HAL_DMA_Start_IT>
 8008bb6:	e7d0      	b.n	8008b5a <HAL_DAC_Start_DMA+0xa2>
 8008bb8:	08008c01 	.word	0x08008c01
 8008bbc:	08008e01 	.word	0x08008e01
 8008bc0:	08008c11 	.word	0x08008c11
 8008bc4:	08008c21 	.word	0x08008c21
 8008bc8:	08008e15 	.word	0x08008e15
 8008bcc:	08008e25 	.word	0x08008e25

08008bd0 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8008bd0:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8008bd2:	6800      	ldr	r0, [r0, #0]
{
 8008bd4:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 8008bd6:	2400      	movs	r4, #0
 8008bd8:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 8008bda:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 8008bdc:	b951      	cbnz	r1, 8008bf4 <HAL_DAC_SetValue+0x24>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8008bde:	9901      	ldr	r1, [sp, #4]
 8008be0:	3108      	adds	r1, #8
 8008be2:	440a      	add	r2, r1
 8008be4:	9201      	str	r2, [sp, #4]
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8008be6:	9a01      	ldr	r2, [sp, #4]

  /* Return function status */
  return HAL_OK;
}
 8008be8:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 8008bea:	6013      	str	r3, [r2, #0]
}
 8008bec:	b003      	add	sp, #12
 8008bee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008bf2:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8008bf4:	9901      	ldr	r1, [sp, #4]
 8008bf6:	3114      	adds	r1, #20
 8008bf8:	440a      	add	r2, r1
 8008bfa:	9201      	str	r2, [sp, #4]
 8008bfc:	e7f3      	b.n	8008be6 <HAL_DAC_SetValue+0x16>
 8008bfe:	bf00      	nop

08008c00 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8008c00:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c02:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8008c04:	4620      	mov	r0, r4
 8008c06:	f7fc f801 	bl	8004c0c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	7123      	strb	r3, [r4, #4]
}
 8008c0e:	bd10      	pop	{r4, pc}

08008c10 <DAC_DMAHalfConvCpltCh1>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008c10:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8008c12:	b508      	push	{r3, lr}
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8008c14:	f7fc f81a 	bl	8004c4c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008c18:	bd08      	pop	{r3, pc}
 8008c1a:	bf00      	nop

08008c1c <HAL_DAC_ErrorCallbackCh1>:
 8008c1c:	4770      	bx	lr
 8008c1e:	bf00      	nop

08008c20 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8008c20:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008c22:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008c24:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008c26:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008c28:	f043 0304 	orr.w	r3, r3, #4
 8008c2c:	6123      	str	r3, [r4, #16]
  HAL_DAC_ErrorCallbackCh1(hdac);
 8008c2e:	f7ff fff5 	bl	8008c1c <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008c32:	2301      	movs	r3, #1
 8008c34:	7123      	strb	r3, [r4, #4]
}
 8008c36:	bd10      	pop	{r4, pc}

08008c38 <HAL_DAC_DMAUnderrunCallbackCh1>:
 8008c38:	4770      	bx	lr
 8008c3a:	bf00      	nop

08008c3c <HAL_DAC_IRQHandler>:
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008c3c:	6803      	ldr	r3, [r0, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	0491      	lsls	r1, r2, #18
{
 8008c42:	b510      	push	{r4, lr}
 8008c44:	4604      	mov	r4, r0
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8008c46:	d502      	bpl.n	8008c4e <HAL_DAC_IRQHandler+0x12>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8008c48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c4a:	0492      	lsls	r2, r2, #18
 8008c4c:	d418      	bmi.n	8008c80 <HAL_DAC_IRQHandler+0x44>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	0091      	lsls	r1, r2, #2
 8008c52:	d502      	bpl.n	8008c5a <HAL_DAC_IRQHandler+0x1e>
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8008c54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008c56:	0092      	lsls	r2, r2, #2
 8008c58:	d400      	bmi.n	8008c5c <HAL_DAC_IRQHandler+0x20>
}
 8008c5a:	bd10      	pop	{r4, pc}
      hdac->State = HAL_DAC_STATE_ERROR;
 8008c5c:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008c5e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008c62:	4620      	mov	r0, r4
      hdac->State = HAL_DAC_STATE_ERROR;
 8008c64:	7122      	strb	r2, [r4, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8008c66:	6922      	ldr	r2, [r4, #16]
 8008c68:	f042 0202 	orr.w	r2, r2, #2
 8008c6c:	6122      	str	r2, [r4, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8008c6e:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008c70:	681a      	ldr	r2, [r3, #0]
 8008c72:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
}
 8008c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8008c7a:	601a      	str	r2, [r3, #0]
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8008c7c:	f000 b8de 	b.w	8008e3c <HAL_DACEx_DMAUnderrunCallbackCh2>
      hdac->State = HAL_DAC_STATE_ERROR;
 8008c80:	2204      	movs	r2, #4
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008c82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
      hdac->State = HAL_DAC_STATE_ERROR;
 8008c86:	7102      	strb	r2, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8008c88:	6902      	ldr	r2, [r0, #16]
 8008c8a:	f042 0201 	orr.w	r2, r2, #1
 8008c8e:	6102      	str	r2, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8008c90:	6359      	str	r1, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8008c92:	681a      	ldr	r2, [r3, #0]
 8008c94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008c98:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8008c9a:	f7ff ffcd 	bl	8008c38 <HAL_DAC_DMAUnderrunCallbackCh1>
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	e7d5      	b.n	8008c4e <HAL_DAC_IRQHandler+0x12>
 8008ca2:	bf00      	nop

08008ca4 <HAL_DAC_ConfigChannel>:
{
 8008ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hdac);
 8008ca8:	7943      	ldrb	r3, [r0, #5]
{
 8008caa:	460e      	mov	r6, r1
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8008cac:	6809      	ldr	r1, [r1, #0]
  __HAL_LOCK(hdac);
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	f000 8097 	beq.w	8008de2 <HAL_DAC_ConfigChannel+0x13e>
 8008cb4:	2301      	movs	r3, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008cb6:	2904      	cmp	r1, #4
 8008cb8:	4605      	mov	r5, r0
 8008cba:	4614      	mov	r4, r2
  __HAL_LOCK(hdac);
 8008cbc:	7143      	strb	r3, [r0, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8008cbe:	f04f 0302 	mov.w	r3, #2
 8008cc2:	7103      	strb	r3, [r0, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8008cc4:	d044      	beq.n	8008d50 <HAL_DAC_ConfigChannel+0xac>
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008cc6:	f002 0210 	and.w	r2, r2, #16
    tmpreg1 = hdac->Instance->CCR;
 8008cca:	6800      	ldr	r0, [r0, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8008ccc:	6933      	ldr	r3, [r6, #16]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d108      	bne.n	8008ce4 <HAL_DAC_ConfigChannel+0x40>
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008cd2:	231f      	movs	r3, #31
    tmpreg1 = hdac->Instance->CCR;
 8008cd4:	6b84      	ldr	r4, [r0, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8008cd6:	4093      	lsls	r3, r2
 8008cd8:	ea24 0403 	bic.w	r4, r4, r3
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008cdc:	6973      	ldr	r3, [r6, #20]
 8008cde:	4093      	lsls	r3, r2
 8008ce0:	4323      	orrs	r3, r4
    hdac->Instance->CCR = tmpreg1;
 8008ce2:	6383      	str	r3, [r0, #56]	; 0x38
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008ce4:	2307      	movs	r3, #7
  tmpreg1 = hdac->Instance->MCR;
 8008ce6:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8008ce8:	4093      	lsls	r3, r2
 8008cea:	ea24 0403 	bic.w	r4, r4, r3
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008cee:	e9d6 7302 	ldrd	r7, r3, [r6, #8]
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d028      	beq.n	8008d48 <HAL_DAC_ConfigChannel+0xa4>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8008cf6:	2b02      	cmp	r3, #2
 8008cf8:	d028      	beq.n	8008d4c <HAL_DAC_ConfigChannel+0xa8>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8008cfa:	fab7 f387 	clz	r3, r7
 8008cfe:	095b      	lsrs	r3, r3, #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008d00:	433b      	orrs	r3, r7
 8008d02:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008d04:	6871      	ldr	r1, [r6, #4]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008d06:	4093      	lsls	r3, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008d08:	4091      	lsls	r1, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008d0a:	4323      	orrs	r3, r4
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008d0c:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  hdac->Instance->MCR = tmpreg1;
 8008d10:	63c3      	str	r3, [r0, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008d12:	4094      	lsls	r4, r2
 8008d14:	6803      	ldr	r3, [r0, #0]
 8008d16:	ea23 0304 	bic.w	r3, r3, r4
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008d1a:	f640 74fe 	movw	r4, #4094	; 0xffe
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8008d1e:	6003      	str	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008d20:	4094      	lsls	r4, r2
  tmpreg1 = hdac->Instance->CR;
 8008d22:	6803      	ldr	r3, [r0, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8008d24:	ea23 0304 	bic.w	r3, r3, r4
  hdac->State = HAL_DAC_STATE_READY;
 8008d28:	2401      	movs	r4, #1
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8008d2a:	430b      	orrs	r3, r1
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008d2c:	21c0      	movs	r1, #192	; 0xc0
  hdac->Instance->CR = tmpreg1;
 8008d2e:	6003      	str	r3, [r0, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008d30:	fa01 f202 	lsl.w	r2, r1, r2
 8008d34:	6803      	ldr	r3, [r0, #0]
  __HAL_UNLOCK(hdac);
 8008d36:	2100      	movs	r1, #0
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8008d38:	ea23 0302 	bic.w	r3, r3, r2
 8008d3c:	6003      	str	r3, [r0, #0]
  return HAL_OK;
 8008d3e:	4608      	mov	r0, r1
  hdac->State = HAL_DAC_STATE_READY;
 8008d40:	712c      	strb	r4, [r5, #4]
  __HAL_UNLOCK(hdac);
 8008d42:	7169      	strb	r1, [r5, #5]
}
 8008d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = 0x00000000UL;
 8008d48:	2300      	movs	r3, #0
 8008d4a:	e7d9      	b.n	8008d00 <HAL_DAC_ConfigChannel+0x5c>
    connectOnChip = DAC_MCR_MODE1_0;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e7d7      	b.n	8008d00 <HAL_DAC_ConfigChannel+0x5c>
    tickstart = HAL_GetTick();
 8008d50:	f7fe fa6a 	bl	8007228 <HAL_GetTick>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d54:	682b      	ldr	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8008d56:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if (Channel == DAC_CHANNEL_1)
 8008d5a:	bb1c      	cbnz	r4, 8008da4 <HAL_DAC_ConfigChannel+0x100>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d5c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8008df8 <HAL_DAC_ConfigChannel+0x154>
 8008d60:	ea13 0f08 	tst.w	r3, r8
 8008d64:	d00d      	beq.n	8008d82 <HAL_DAC_ConfigChannel+0xde>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008d66:	f7fe fa5f 	bl	8007228 <HAL_GetTick>
 8008d6a:	1bc3      	subs	r3, r0, r7
 8008d6c:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d6e:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008d70:	d903      	bls.n	8008d7a <HAL_DAC_ConfigChannel+0xd6>
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d74:	ea12 0f08 	tst.w	r2, r8
 8008d78:	d136      	bne.n	8008de8 <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8008d7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d7c:	ea13 0f08 	tst.w	r3, r8
 8008d80:	d1f1      	bne.n	8008d66 <HAL_DAC_ConfigChannel+0xc2>
      HAL_Delay(1);
 8008d82:	2001      	movs	r0, #1
 8008d84:	f7fe fa56 	bl	8007234 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008d88:	6828      	ldr	r0, [r5, #0]
 8008d8a:	69b3      	ldr	r3, [r6, #24]
 8008d8c:	6403      	str	r3, [r0, #64]	; 0x40
 8008d8e:	e011      	b.n	8008db4 <HAL_DAC_ConfigChannel+0x110>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008d90:	f7fe fa4a 	bl	8007228 <HAL_GetTick>
 8008d94:	1bc3      	subs	r3, r0, r7
 8008d96:	2b01      	cmp	r3, #1
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008d98:	682b      	ldr	r3, [r5, #0]
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8008d9a:	d902      	bls.n	8008da2 <HAL_DAC_ConfigChannel+0xfe>
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008d9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d9e:	2a00      	cmp	r2, #0
 8008da0:	db22      	blt.n	8008de8 <HAL_DAC_ConfigChannel+0x144>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8008da2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	dbf3      	blt.n	8008d90 <HAL_DAC_ConfigChannel+0xec>
      HAL_Delay(1U);
 8008da8:	2001      	movs	r0, #1
 8008daa:	f7fe fa43 	bl	8007234 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8008dae:	6828      	ldr	r0, [r5, #0]
 8008db0:	69b3      	ldr	r3, [r6, #24]
 8008db2:	6443      	str	r3, [r0, #68]	; 0x44
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008db4:	f004 0210 	and.w	r2, r4, #16
 8008db8:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8008dbc:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8008dbe:	4091      	lsls	r1, r2
 8008dc0:	ea23 0301 	bic.w	r3, r3, r1
 8008dc4:	69f1      	ldr	r1, [r6, #28]
 8008dc6:	4091      	lsls	r1, r2
 8008dc8:	430b      	orrs	r3, r1
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008dca:	21ff      	movs	r1, #255	; 0xff
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8008dcc:	6483      	str	r3, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008dce:	4091      	lsls	r1, r2
 8008dd0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8008dd2:	ea23 0301 	bic.w	r3, r3, r1
 8008dd6:	6a31      	ldr	r1, [r6, #32]
 8008dd8:	4091      	lsls	r1, r2
 8008dda:	430b      	orrs	r3, r1
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8008ddc:	6831      	ldr	r1, [r6, #0]
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8008dde:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008de0:	e774      	b.n	8008ccc <HAL_DAC_ConfigChannel+0x28>
  __HAL_LOCK(hdac);
 8008de2:	2002      	movs	r0, #2
}
 8008de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008de8:	692b      	ldr	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008dea:	2203      	movs	r2, #3
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008dec:	f043 0308 	orr.w	r3, r3, #8
            return HAL_TIMEOUT;
 8008df0:	4610      	mov	r0, r2
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8008df2:	612b      	str	r3, [r5, #16]
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8008df4:	712a      	strb	r2, [r5, #4]
            return HAL_TIMEOUT;
 8008df6:	e7a5      	b.n	8008d44 <HAL_DAC_ConfigChannel+0xa0>
 8008df8:	20008000 	.word	0x20008000

08008dfc <HAL_DACEx_ConvCpltCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8008dfc:	4770      	bx	lr
 8008dfe:	bf00      	nop

08008e00 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8008e00:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e02:	6b84      	ldr	r4, [r0, #56]	; 0x38

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8008e04:	4620      	mov	r0, r4
 8008e06:	f7ff fff9 	bl	8008dfc <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	7123      	strb	r3, [r4, #4]
}
 8008e0e:	bd10      	pop	{r4, pc}

08008e10 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8008e10:	4770      	bx	lr
 8008e12:	bf00      	nop

08008e14 <DAC_DMAHalfConvCpltCh2>:
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008e14:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8008e16:	b508      	push	{r3, lr}
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8008e18:	f7ff fffa 	bl	8008e10 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8008e1c:	bd08      	pop	{r3, pc}
 8008e1e:	bf00      	nop

08008e20 <HAL_DACEx_ErrorCallbackCh2>:
 8008e20:	4770      	bx	lr
 8008e22:	bf00      	nop

08008e24 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8008e24:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e26:	6b84      	ldr	r4, [r0, #56]	; 0x38

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008e28:	6923      	ldr	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008e2a:	4620      	mov	r0, r4
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8008e2c:	f043 0304 	orr.w	r3, r3, #4
 8008e30:	6123      	str	r3, [r4, #16]
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8008e32:	f7ff fff5 	bl	8008e20 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8008e36:	2301      	movs	r3, #1
 8008e38:	7123      	strb	r3, [r4, #4]
}
 8008e3a:	bd10      	pop	{r4, pc}

08008e3c <HAL_DACEx_DMAUnderrunCallbackCh2>:
 8008e3c:	4770      	bx	lr
 8008e3e:	bf00      	nop

08008e40 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008e40:	6802      	ldr	r2, [r0, #0]
{
 8008e42:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008e44:	4b32      	ldr	r3, [pc, #200]	; (8008f10 <DMA_CalcBaseAndBitshift+0xd0>)
 8008e46:	4833      	ldr	r0, [pc, #204]	; (8008f14 <DMA_CalcBaseAndBitshift+0xd4>)
{
 8008e48:	b470      	push	{r4, r5, r6}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008e4a:	4e33      	ldr	r6, [pc, #204]	; (8008f18 <DMA_CalcBaseAndBitshift+0xd8>)
 8008e4c:	4d33      	ldr	r5, [pc, #204]	; (8008f1c <DMA_CalcBaseAndBitshift+0xdc>)
 8008e4e:	42b2      	cmp	r2, r6
 8008e50:	bf18      	it	ne
 8008e52:	429a      	cmpne	r2, r3
 8008e54:	4c32      	ldr	r4, [pc, #200]	; (8008f20 <DMA_CalcBaseAndBitshift+0xe0>)
 8008e56:	bf0c      	ite	eq
 8008e58:	2301      	moveq	r3, #1
 8008e5a:	2300      	movne	r3, #0
 8008e5c:	42aa      	cmp	r2, r5
 8008e5e:	bf08      	it	eq
 8008e60:	f043 0301 	orreq.w	r3, r3, #1
 8008e64:	42a2      	cmp	r2, r4
 8008e66:	bf08      	it	eq
 8008e68:	f043 0301 	orreq.w	r3, r3, #1
 8008e6c:	3430      	adds	r4, #48	; 0x30
 8008e6e:	4282      	cmp	r2, r0
 8008e70:	bf08      	it	eq
 8008e72:	f043 0301 	orreq.w	r3, r3, #1
 8008e76:	3030      	adds	r0, #48	; 0x30
 8008e78:	42a2      	cmp	r2, r4
 8008e7a:	bf08      	it	eq
 8008e7c:	f043 0301 	orreq.w	r3, r3, #1
 8008e80:	3430      	adds	r4, #48	; 0x30
 8008e82:	4282      	cmp	r2, r0
 8008e84:	bf08      	it	eq
 8008e86:	f043 0301 	orreq.w	r3, r3, #1
 8008e8a:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8008e8e:	42a2      	cmp	r2, r4
 8008e90:	bf08      	it	eq
 8008e92:	f043 0301 	orreq.w	r3, r3, #1
 8008e96:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8008e9a:	4282      	cmp	r2, r0
 8008e9c:	bf08      	it	eq
 8008e9e:	f043 0301 	orreq.w	r3, r3, #1
 8008ea2:	3030      	adds	r0, #48	; 0x30
 8008ea4:	42a2      	cmp	r2, r4
 8008ea6:	bf08      	it	eq
 8008ea8:	f043 0301 	orreq.w	r3, r3, #1
 8008eac:	3430      	adds	r4, #48	; 0x30
 8008eae:	4282      	cmp	r2, r0
 8008eb0:	bf08      	it	eq
 8008eb2:	f043 0301 	orreq.w	r3, r3, #1
 8008eb6:	3030      	adds	r0, #48	; 0x30
 8008eb8:	42a2      	cmp	r2, r4
 8008eba:	bf08      	it	eq
 8008ebc:	f043 0301 	orreq.w	r3, r3, #1
 8008ec0:	3430      	adds	r4, #48	; 0x30
 8008ec2:	4282      	cmp	r2, r0
 8008ec4:	bf08      	it	eq
 8008ec6:	f043 0301 	orreq.w	r3, r3, #1
 8008eca:	3030      	adds	r0, #48	; 0x30
 8008ecc:	42a2      	cmp	r2, r4
 8008ece:	bf08      	it	eq
 8008ed0:	f043 0301 	orreq.w	r3, r3, #1
 8008ed4:	4282      	cmp	r2, r0
 8008ed6:	bf08      	it	eq
 8008ed8:	f043 0301 	orreq.w	r3, r3, #1
 8008edc:	b913      	cbnz	r3, 8008ee4 <DMA_CalcBaseAndBitshift+0xa4>
 8008ede:	4b11      	ldr	r3, [pc, #68]	; (8008f24 <DMA_CalcBaseAndBitshift+0xe4>)
 8008ee0:	429a      	cmp	r2, r3
 8008ee2:	d112      	bne.n	8008f0a <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008ee4:	b2d3      	uxtb	r3, r2
 8008ee6:	4810      	ldr	r0, [pc, #64]	; (8008f28 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008ee8:	4c10      	ldr	r4, [pc, #64]	; (8008f2c <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008eea:	3b10      	subs	r3, #16
 8008eec:	fba0 5003 	umull	r5, r0, r0, r3

    if (stream_number > 3U)
 8008ef0:	2b5f      	cmp	r3, #95	; 0x5f
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008ef2:	ea4f 1010 	mov.w	r0, r0, lsr #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008ef6:	5c20      	ldrb	r0, [r4, r0]
 8008ef8:	65c8      	str	r0, [r1, #92]	; 0x5c
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008efa:	480d      	ldr	r0, [pc, #52]	; (8008f30 <DMA_CalcBaseAndBitshift+0xf0>)
 8008efc:	ea00 0002 	and.w	r0, r0, r2
 8008f00:	bf88      	it	hi
 8008f02:	3004      	addhi	r0, #4
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008f04:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 8008f06:	bc70      	pop	{r4, r5, r6}
 8008f08:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008f0a:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 8008f0e:	e7f9      	b.n	8008f04 <DMA_CalcBaseAndBitshift+0xc4>
 8008f10:	40020010 	.word	0x40020010
 8008f14:	40020070 	.word	0x40020070
 8008f18:	40020028 	.word	0x40020028
 8008f1c:	40020040 	.word	0x40020040
 8008f20:	40020058 	.word	0x40020058
 8008f24:	400204b8 	.word	0x400204b8
 8008f28:	aaaaaaab 	.word	0xaaaaaaab
 8008f2c:	0801946c 	.word	0x0801946c
 8008f30:	fffffc00 	.word	0xfffffc00

08008f34 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008f34:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008f36:	4a27      	ldr	r2, [pc, #156]	; (8008fd4 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 8008f38:	4927      	ldr	r1, [pc, #156]	; (8008fd8 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 8008f3a:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008f3c:	4d27      	ldr	r5, [pc, #156]	; (8008fdc <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 8008f3e:	4c28      	ldr	r4, [pc, #160]	; (8008fe0 <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 8008f40:	42ab      	cmp	r3, r5
 8008f42:	bf18      	it	ne
 8008f44:	4293      	cmpne	r3, r2
 8008f46:	bf0c      	ite	eq
 8008f48:	2201      	moveq	r2, #1
 8008f4a:	2200      	movne	r2, #0
 8008f4c:	428b      	cmp	r3, r1
 8008f4e:	bf08      	it	eq
 8008f50:	f042 0201 	orreq.w	r2, r2, #1
 8008f54:	3128      	adds	r1, #40	; 0x28
 8008f56:	42a3      	cmp	r3, r4
 8008f58:	bf08      	it	eq
 8008f5a:	f042 0201 	orreq.w	r2, r2, #1
 8008f5e:	3428      	adds	r4, #40	; 0x28
 8008f60:	428b      	cmp	r3, r1
 8008f62:	bf08      	it	eq
 8008f64:	f042 0201 	orreq.w	r2, r2, #1
 8008f68:	3128      	adds	r1, #40	; 0x28
 8008f6a:	42a3      	cmp	r3, r4
 8008f6c:	bf08      	it	eq
 8008f6e:	f042 0201 	orreq.w	r2, r2, #1
 8008f72:	428b      	cmp	r3, r1
 8008f74:	bf08      	it	eq
 8008f76:	f042 0201 	orreq.w	r2, r2, #1
 8008f7a:	b912      	cbnz	r2, 8008f82 <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8008f7c:	4a19      	ldr	r2, [pc, #100]	; (8008fe4 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d113      	bne.n	8008faa <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	4918      	ldr	r1, [pc, #96]	; (8008fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008f86:	4a19      	ldr	r2, [pc, #100]	; (8008fec <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008f88:	3b08      	subs	r3, #8
 8008f8a:	4c19      	ldr	r4, [pc, #100]	; (8008ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
 8008f8c:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008f90:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008f92:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008f96:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008f9a:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008f9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008fa0:	6683      	str	r3, [r0, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008fa2:	e9c0 2418 	strd	r2, r4, [r0, #96]	; 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008fa6:	bc30      	pop	{r4, r5}
 8008fa8:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008faa:	b2d9      	uxtb	r1, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008fac:	4a11      	ldr	r2, [pc, #68]	; (8008ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008fae:	4c12      	ldr	r4, [pc, #72]	; (8008ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
 8008fb0:	3910      	subs	r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008fb2:	441a      	add	r2, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008fb4:	fba4 4101 	umull	r4, r1, r4, r1
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008fb8:	2aa8      	cmp	r2, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008fba:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008fbe:	d800      	bhi.n	8008fc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 8008fc0:	3108      	adds	r1, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008fc2:	4a0e      	ldr	r2, [pc, #56]	; (8008ffc <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008fc4:	f001 041f 	and.w	r4, r1, #31
 8008fc8:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008fca:	440a      	add	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008fcc:	40a3      	lsls	r3, r4
 8008fce:	4c0c      	ldr	r4, [pc, #48]	; (8009000 <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008fd0:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008fd2:	e7e5      	b.n	8008fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8008fd4:	58025408 	.word	0x58025408
 8008fd8:	58025430 	.word	0x58025430
 8008fdc:	5802541c 	.word	0x5802541c
 8008fe0:	58025444 	.word	0x58025444
 8008fe4:	58025494 	.word	0x58025494
 8008fe8:	cccccccd 	.word	0xcccccccd
 8008fec:	16009600 	.word	0x16009600
 8008ff0:	58025880 	.word	0x58025880
 8008ff4:	bffdfbf0 	.word	0xbffdfbf0
 8008ff8:	aaaaaaab 	.word	0xaaaaaaab
 8008ffc:	10008200 	.word	0x10008200
 8009000:	40020880 	.word	0x40020880

08009004 <HAL_DMA_Init>:
{
 8009004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009008:	4605      	mov	r5, r0
 800900a:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 800900c:	f7fe f90c 	bl	8007228 <HAL_GetTick>
  if(hdma == NULL)
 8009010:	2d00      	cmp	r5, #0
 8009012:	f000 8199 	beq.w	8009348 <HAL_DMA_Init+0x344>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009016:	682c      	ldr	r4, [r5, #0]
 8009018:	4606      	mov	r6, r0
 800901a:	4ba0      	ldr	r3, [pc, #640]	; (800929c <HAL_DMA_Init+0x298>)
 800901c:	429c      	cmp	r4, r3
 800901e:	d048      	beq.n	80090b2 <HAL_DMA_Init+0xae>
 8009020:	3318      	adds	r3, #24
 8009022:	429c      	cmp	r4, r3
 8009024:	d045      	beq.n	80090b2 <HAL_DMA_Init+0xae>
 8009026:	3330      	adds	r3, #48	; 0x30
 8009028:	4a9d      	ldr	r2, [pc, #628]	; (80092a0 <HAL_DMA_Init+0x29c>)
 800902a:	4294      	cmp	r4, r2
 800902c:	bf18      	it	ne
 800902e:	429c      	cmpne	r4, r3
 8009030:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8009034:	bf0c      	ite	eq
 8009036:	2301      	moveq	r3, #1
 8009038:	2300      	movne	r3, #0
 800903a:	4294      	cmp	r4, r2
 800903c:	bf08      	it	eq
 800903e:	f043 0301 	orreq.w	r3, r3, #1
 8009042:	3218      	adds	r2, #24
 8009044:	4294      	cmp	r4, r2
 8009046:	bf08      	it	eq
 8009048:	f043 0301 	orreq.w	r3, r3, #1
 800904c:	3218      	adds	r2, #24
 800904e:	4294      	cmp	r4, r2
 8009050:	bf08      	it	eq
 8009052:	f043 0301 	orreq.w	r3, r3, #1
 8009056:	3218      	adds	r2, #24
 8009058:	4294      	cmp	r4, r2
 800905a:	bf08      	it	eq
 800905c:	f043 0301 	orreq.w	r3, r3, #1
 8009060:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8009064:	4294      	cmp	r4, r2
 8009066:	bf08      	it	eq
 8009068:	f043 0301 	orreq.w	r3, r3, #1
 800906c:	3218      	adds	r2, #24
 800906e:	4294      	cmp	r4, r2
 8009070:	bf08      	it	eq
 8009072:	f043 0301 	orreq.w	r3, r3, #1
 8009076:	3218      	adds	r2, #24
 8009078:	4294      	cmp	r4, r2
 800907a:	bf08      	it	eq
 800907c:	f043 0301 	orreq.w	r3, r3, #1
 8009080:	3218      	adds	r2, #24
 8009082:	4294      	cmp	r4, r2
 8009084:	bf08      	it	eq
 8009086:	f043 0301 	orreq.w	r3, r3, #1
 800908a:	3218      	adds	r2, #24
 800908c:	4294      	cmp	r4, r2
 800908e:	bf08      	it	eq
 8009090:	f043 0301 	orreq.w	r3, r3, #1
 8009094:	3218      	adds	r2, #24
 8009096:	4294      	cmp	r4, r2
 8009098:	bf08      	it	eq
 800909a:	f043 0301 	orreq.w	r3, r3, #1
 800909e:	3218      	adds	r2, #24
 80090a0:	4294      	cmp	r4, r2
 80090a2:	bf08      	it	eq
 80090a4:	f043 0301 	orreq.w	r3, r3, #1
 80090a8:	b91b      	cbnz	r3, 80090b2 <HAL_DMA_Init+0xae>
 80090aa:	4b7e      	ldr	r3, [pc, #504]	; (80092a4 <HAL_DMA_Init+0x2a0>)
 80090ac:	429c      	cmp	r4, r3
 80090ae:	f040 81a4 	bne.w	80093fa <HAL_DMA_Init+0x3f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 80090b2:	2302      	movs	r3, #2
 80090b4:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 80090b8:	2300      	movs	r3, #0
 80090ba:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 80090be:	6823      	ldr	r3, [r4, #0]
 80090c0:	f023 0301 	bic.w	r3, r3, #1
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	e006      	b.n	80090d6 <HAL_DMA_Init+0xd2>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80090c8:	f7fe f8ae 	bl	8007228 <HAL_GetTick>
 80090cc:	1b80      	subs	r0, r0, r6
 80090ce:	2805      	cmp	r0, #5
 80090d0:	f200 8120 	bhi.w	8009314 <HAL_DMA_Init+0x310>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80090d4:	682c      	ldr	r4, [r5, #0]
 80090d6:	6823      	ldr	r3, [r4, #0]
 80090d8:	07df      	lsls	r7, r3, #31
 80090da:	d4f5      	bmi.n	80090c8 <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 80090dc:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80090e0:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 80090e2:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80090e4:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80090e6:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80090e8:	430b      	orrs	r3, r1
 80090ea:	6969      	ldr	r1, [r5, #20]
 80090ec:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80090ee:	69e9      	ldr	r1, [r5, #28]
 80090f0:	4313      	orrs	r3, r2
 80090f2:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80090f4:	496c      	ldr	r1, [pc, #432]	; (80092a8 <HAL_DMA_Init+0x2a4>)
 80090f6:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 80090f8:	6a28      	ldr	r0, [r5, #32]
 80090fa:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80090fc:	486b      	ldr	r0, [pc, #428]	; (80092ac <HAL_DMA_Init+0x2a8>)
    registerValue |=  hdma->Init.Direction           |
 80090fe:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009100:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8009102:	2904      	cmp	r1, #4
 8009104:	f000 8124 	beq.w	8009350 <HAL_DMA_Init+0x34c>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8009108:	6806      	ldr	r6, [r0, #0]
 800910a:	4869      	ldr	r0, [pc, #420]	; (80092b0 <HAL_DMA_Init+0x2ac>)
 800910c:	4030      	ands	r0, r6
 800910e:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 8009112:	f080 80dd 	bcs.w	80092d0 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8009116:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009118:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800911a:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800911e:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8009120:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009122:	4628      	mov	r0, r5
 8009124:	f7ff fe8c 	bl	8008e40 <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009128:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 800912a:	233f      	movs	r3, #63	; 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800912c:	495b      	ldr	r1, [pc, #364]	; (800929c <HAL_DMA_Init+0x298>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800912e:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009132:	4e60      	ldr	r6, [pc, #384]	; (80092b4 <HAL_DMA_Init+0x2b0>)
 8009134:	4f60      	ldr	r7, [pc, #384]	; (80092b8 <HAL_DMA_Init+0x2b4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009136:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009138:	4a60      	ldr	r2, [pc, #384]	; (80092bc <HAL_DMA_Init+0x2b8>)
 800913a:	1ba6      	subs	r6, r4, r6
 800913c:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800913e:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009140:	eba4 0b02 	sub.w	fp, r4, r2
 8009144:	4b5e      	ldr	r3, [pc, #376]	; (80092c0 <HAL_DMA_Init+0x2bc>)
 8009146:	fab6 f686 	clz	r6, r6
 800914a:	fabb fb8b 	clz	fp, fp
 800914e:	fab7 f787 	clz	r7, r7
 8009152:	eba4 0a03 	sub.w	sl, r4, r3
 8009156:	4b5b      	ldr	r3, [pc, #364]	; (80092c4 <HAL_DMA_Init+0x2c0>)
 8009158:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800915c:	485a      	ldr	r0, [pc, #360]	; (80092c8 <HAL_DMA_Init+0x2c4>)
 800915e:	429c      	cmp	r4, r3
 8009160:	bf18      	it	ne
 8009162:	428c      	cmpne	r4, r1
 8009164:	f103 0318 	add.w	r3, r3, #24
 8009168:	faba fa8a 	clz	sl, sl
 800916c:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8009170:	bf0c      	ite	eq
 8009172:	2101      	moveq	r1, #1
 8009174:	2100      	movne	r1, #0
 8009176:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 800917a:	1a22      	subs	r2, r4, r0
 800917c:	429c      	cmp	r4, r3
 800917e:	bf08      	it	eq
 8009180:	f041 0101 	orreq.w	r1, r1, #1
 8009184:	3318      	adds	r3, #24
 8009186:	097f      	lsrs	r7, r7, #5
 8009188:	fab2 f282 	clz	r2, r2
 800918c:	429c      	cmp	r4, r3
 800918e:	bf08      	it	eq
 8009190:	f041 0101 	orreq.w	r1, r1, #1
 8009194:	3318      	adds	r3, #24
 8009196:	0952      	lsrs	r2, r2, #5
 8009198:	429c      	cmp	r4, r3
 800919a:	bf08      	it	eq
 800919c:	f041 0101 	orreq.w	r1, r1, #1
 80091a0:	3318      	adds	r3, #24
 80091a2:	9201      	str	r2, [sp, #4]
 80091a4:	429c      	cmp	r4, r3
 80091a6:	bf08      	it	eq
 80091a8:	f041 0101 	orreq.w	r1, r1, #1
 80091ac:	3318      	adds	r3, #24
 80091ae:	429c      	cmp	r4, r3
 80091b0:	bf08      	it	eq
 80091b2:	f041 0101 	orreq.w	r1, r1, #1
 80091b6:	3318      	adds	r3, #24
 80091b8:	429c      	cmp	r4, r3
 80091ba:	bf08      	it	eq
 80091bc:	f041 0101 	orreq.w	r1, r1, #1
 80091c0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80091c4:	429c      	cmp	r4, r3
 80091c6:	bf08      	it	eq
 80091c8:	f041 0101 	orreq.w	r1, r1, #1
 80091cc:	3318      	adds	r3, #24
 80091ce:	429c      	cmp	r4, r3
 80091d0:	bf08      	it	eq
 80091d2:	f041 0101 	orreq.w	r1, r1, #1
 80091d6:	3318      	adds	r3, #24
 80091d8:	429c      	cmp	r4, r3
 80091da:	bf08      	it	eq
 80091dc:	f041 0101 	orreq.w	r1, r1, #1
 80091e0:	3318      	adds	r3, #24
 80091e2:	429c      	cmp	r4, r3
 80091e4:	bf08      	it	eq
 80091e6:	f041 0101 	orreq.w	r1, r1, #1
 80091ea:	3318      	adds	r3, #24
 80091ec:	429c      	cmp	r4, r3
 80091ee:	bf08      	it	eq
 80091f0:	f041 0101 	orreq.w	r1, r1, #1
 80091f4:	3318      	adds	r3, #24
 80091f6:	429c      	cmp	r4, r3
 80091f8:	bf08      	it	eq
 80091fa:	f041 0101 	orreq.w	r1, r1, #1
 80091fe:	3318      	adds	r3, #24
 8009200:	429c      	cmp	r4, r3
 8009202:	bf08      	it	eq
 8009204:	f041 0101 	orreq.w	r1, r1, #1
 8009208:	3318      	adds	r3, #24
 800920a:	429c      	cmp	r4, r3
 800920c:	bf08      	it	eq
 800920e:	f041 0101 	orreq.w	r1, r1, #1
 8009212:	4b2e      	ldr	r3, [pc, #184]	; (80092cc <HAL_DMA_Init+0x2c8>)
 8009214:	ea4b 0101 	orr.w	r1, fp, r1
 8009218:	eba4 0803 	sub.w	r8, r4, r3
 800921c:	3314      	adds	r3, #20
 800921e:	ea4a 0101 	orr.w	r1, sl, r1
 8009222:	fab8 f888 	clz	r8, r8
 8009226:	eba4 0903 	sub.w	r9, r4, r3
 800922a:	3314      	adds	r3, #20
 800922c:	4331      	orrs	r1, r6
 800922e:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009232:	fab9 f989 	clz	r9, r9
 8009236:	1ae3      	subs	r3, r4, r3
 8009238:	4339      	orrs	r1, r7
 800923a:	ea4f 1959 	mov.w	r9, r9, lsr #5
 800923e:	fab3 f383 	clz	r3, r3
 8009242:	ea48 0101 	orr.w	r1, r8, r1
 8009246:	095b      	lsrs	r3, r3, #5
 8009248:	ea49 0101 	orr.w	r1, r9, r1
 800924c:	4319      	orrs	r1, r3
 800924e:	d100      	bne.n	8009252 <HAL_DMA_Init+0x24e>
 8009250:	b1da      	cbz	r2, 800928a <HAL_DMA_Init+0x286>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8009252:	4628      	mov	r0, r5
 8009254:	9300      	str	r3, [sp, #0]
 8009256:	f7ff fe6d 	bl	8008f34 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800925a:	68a9      	ldr	r1, [r5, #8]
 800925c:	9b00      	ldr	r3, [sp, #0]
 800925e:	2980      	cmp	r1, #128	; 0x80
 8009260:	d066      	beq.n	8009330 <HAL_DMA_Init+0x32c>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009262:	6868      	ldr	r0, [r5, #4]
 8009264:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8009266:	b2c4      	uxtb	r4, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009268:	3801      	subs	r0, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800926a:	e9d5 c119 	ldrd	ip, r1, [r5, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800926e:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8009270:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009272:	f8cc 1004 	str.w	r1, [ip, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8009276:	d862      	bhi.n	800933e <HAL_DMA_Init+0x33a>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8009278:	1e61      	subs	r1, r4, #1
 800927a:	2907      	cmp	r1, #7
 800927c:	d979      	bls.n	8009372 <HAL_DMA_Init+0x36e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800927e:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 8009280:	e9d5 301b 	ldrd	r3, r0, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8009284:	2100      	movs	r1, #0
 8009286:	6019      	str	r1, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009288:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800928a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800928c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800928e:	6568      	str	r0, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8009290:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8009294:	b003      	add	sp, #12
 8009296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800929a:	bf00      	nop
 800929c:	40020010 	.word	0x40020010
 80092a0:	40020040 	.word	0x40020040
 80092a4:	400204b8 	.word	0x400204b8
 80092a8:	fe10803f 	.word	0xfe10803f
 80092ac:	5c001000 	.word	0x5c001000
 80092b0:	ffff0000 	.word	0xffff0000
 80092b4:	58025430 	.word	0x58025430
 80092b8:	58025444 	.word	0x58025444
 80092bc:	58025408 	.word	0x58025408
 80092c0:	5802541c 	.word	0x5802541c
 80092c4:	40020028 	.word	0x40020028
 80092c8:	58025494 	.word	0x58025494
 80092cc:	58025458 	.word	0x58025458
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80092d0:	6868      	ldr	r0, [r5, #4]
 80092d2:	f1a0 0629 	sub.w	r6, r0, #41	; 0x29
 80092d6:	2e1f      	cmp	r6, #31
 80092d8:	d925      	bls.n	8009326 <HAL_DMA_Init+0x322>
 80092da:	384f      	subs	r0, #79	; 0x4f
 80092dc:	2803      	cmp	r0, #3
 80092de:	d801      	bhi.n	80092e4 <HAL_DMA_Init+0x2e0>
        registerValue |= DMA_SxCR_TRBUFF;
 80092e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80092e4:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80092e6:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80092e8:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80092ea:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80092ee:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80092f2:	f47f af15 	bne.w	8009120 <HAL_DMA_Init+0x11c>
 80092f6:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 80092f8:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80092fa:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80092fc:	2800      	cmp	r0, #0
 80092fe:	f43f af0f 	beq.w	8009120 <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009302:	2a00      	cmp	r2, #0
 8009304:	d153      	bne.n	80093ae <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8009306:	2901      	cmp	r1, #1
 8009308:	d072      	beq.n	80093f0 <HAL_DMA_Init+0x3ec>
 800930a:	f031 0202 	bics.w	r2, r1, #2
 800930e:	f47f af07 	bne.w	8009120 <HAL_DMA_Init+0x11c>
 8009312:	e054      	b.n	80093be <HAL_DMA_Init+0x3ba>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009314:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8009316:	2303      	movs	r3, #3
        return HAL_ERROR;
 8009318:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800931a:	656a      	str	r2, [r5, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 800931c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8009320:	b003      	add	sp, #12
 8009322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8009326:	4878      	ldr	r0, [pc, #480]	; (8009508 <HAL_DMA_Init+0x504>)
 8009328:	40f0      	lsrs	r0, r6
 800932a:	07c0      	lsls	r0, r0, #31
 800932c:	d5da      	bpl.n	80092e4 <HAL_DMA_Init+0x2e0>
 800932e:	e7d7      	b.n	80092e0 <HAL_DMA_Init+0x2dc>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009330:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009332:	6ea9      	ldr	r1, [r5, #104]	; 0x68
 8009334:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8009338:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800933a:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800933c:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 800933e:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8009340:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8009344:	676b      	str	r3, [r5, #116]	; 0x74
 8009346:	e7a0      	b.n	800928a <HAL_DMA_Init+0x286>
    return HAL_ERROR;
 8009348:	2001      	movs	r0, #1
}
 800934a:	b003      	add	sp, #12
 800934c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8009350:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009352:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	; 0x2c
 8009356:	4306      	orrs	r6, r0
 8009358:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800935a:	4e6c      	ldr	r6, [pc, #432]	; (800950c <HAL_DMA_Init+0x508>)
 800935c:	403e      	ands	r6, r7
 800935e:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8009362:	d2b5      	bcs.n	80092d0 <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8009364:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8009366:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009368:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 800936c:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009370:	e7c2      	b.n	80092f8 <HAL_DMA_Init+0x2f4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009372:	9a01      	ldr	r2, [sp, #4]
 8009374:	431a      	orrs	r2, r3
 8009376:	ea49 0902 	orr.w	r9, r9, r2
 800937a:	ea48 0809 	orr.w	r8, r8, r9
 800937e:	ea47 0708 	orr.w	r7, r7, r8
 8009382:	433e      	orrs	r6, r7
 8009384:	ea5a 0606 	orrs.w	r6, sl, r6
 8009388:	d107      	bne.n	800939a <HAL_DMA_Init+0x396>
 800938a:	f1bb 0f00 	cmp.w	fp, #0
 800938e:	d104      	bne.n	800939a <HAL_DMA_Init+0x396>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009390:	4b5f      	ldr	r3, [pc, #380]	; (8009510 <HAL_DMA_Init+0x50c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009392:	4860      	ldr	r0, [pc, #384]	; (8009514 <HAL_DMA_Init+0x510>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009394:	4423      	add	r3, r4
 8009396:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009398:	e003      	b.n	80093a2 <HAL_DMA_Init+0x39e>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800939a:	4b5f      	ldr	r3, [pc, #380]	; (8009518 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800939c:	485f      	ldr	r0, [pc, #380]	; (800951c <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800939e:	4423      	add	r3, r4
 80093a0:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 80093a2:	2201      	movs	r2, #1
 80093a4:	408a      	lsls	r2, r1
 80093a6:	e9c5 301b 	strd	r3, r0, [r5, #108]	; 0x6c
 80093aa:	676a      	str	r2, [r5, #116]	; 0x74
 80093ac:	e76a      	b.n	8009284 <HAL_DMA_Init+0x280>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80093ae:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80093b2:	d00e      	beq.n	80093d2 <HAL_DMA_Init+0x3ce>
    switch (hdma->Init.FIFOThreshold)
 80093b4:	2902      	cmp	r1, #2
 80093b6:	d905      	bls.n	80093c4 <HAL_DMA_Init+0x3c0>
 80093b8:	2903      	cmp	r1, #3
 80093ba:	f47f aeb1 	bne.w	8009120 <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80093be:	01c2      	lsls	r2, r0, #7
 80093c0:	f57f aeae 	bpl.w	8009120 <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 80093c4:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093c6:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 80093c8:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80093ca:	656a      	str	r2, [r5, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 80093cc:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
          return HAL_ERROR;
 80093d0:	e7a6      	b.n	8009320 <HAL_DMA_Init+0x31c>
    switch (hdma->Init.FIFOThreshold)
 80093d2:	2903      	cmp	r1, #3
 80093d4:	f63f aea4 	bhi.w	8009120 <HAL_DMA_Init+0x11c>
 80093d8:	a201      	add	r2, pc, #4	; (adr r2, 80093e0 <HAL_DMA_Init+0x3dc>)
 80093da:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 80093de:	bf00      	nop
 80093e0:	080093c5 	.word	0x080093c5
 80093e4:	080093bf 	.word	0x080093bf
 80093e8:	080093c5 	.word	0x080093c5
 80093ec:	080093f1 	.word	0x080093f1
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80093f0:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 80093f4:	f47f ae94 	bne.w	8009120 <HAL_DMA_Init+0x11c>
 80093f8:	e7e4      	b.n	80093c4 <HAL_DMA_Init+0x3c0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80093fa:	4a49      	ldr	r2, [pc, #292]	; (8009520 <HAL_DMA_Init+0x51c>)
 80093fc:	4b49      	ldr	r3, [pc, #292]	; (8009524 <HAL_DMA_Init+0x520>)
 80093fe:	eba4 0b02 	sub.w	fp, r4, r2
 8009402:	4e49      	ldr	r6, [pc, #292]	; (8009528 <HAL_DMA_Init+0x524>)
 8009404:	eba4 0a03 	sub.w	sl, r4, r3
 8009408:	4f48      	ldr	r7, [pc, #288]	; (800952c <HAL_DMA_Init+0x528>)
 800940a:	fabb fb8b 	clz	fp, fp
 800940e:	1ba6      	subs	r6, r4, r6
 8009410:	faba fa8a 	clz	sl, sl
 8009414:	333c      	adds	r3, #60	; 0x3c
 8009416:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 800941a:	fab6 f686 	clz	r6, r6
 800941e:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8009422:	1be7      	subs	r7, r4, r7
 8009424:	eba4 0803 	sub.w	r8, r4, r3
 8009428:	0976      	lsrs	r6, r6, #5
 800942a:	3314      	adds	r3, #20
 800942c:	fab7 f787 	clz	r7, r7
 8009430:	ea4b 010a 	orr.w	r1, fp, sl
 8009434:	fab8 f888 	clz	r8, r8
 8009438:	eba4 0903 	sub.w	r9, r4, r3
 800943c:	097f      	lsrs	r7, r7, #5
 800943e:	4331      	orrs	r1, r6
 8009440:	3314      	adds	r3, #20
 8009442:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8009446:	fab9 f989 	clz	r9, r9
 800944a:	4339      	orrs	r1, r7
 800944c:	1ae3      	subs	r3, r4, r3
 800944e:	4838      	ldr	r0, [pc, #224]	; (8009530 <HAL_DMA_Init+0x52c>)
 8009450:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8009454:	ea48 0101 	orr.w	r1, r8, r1
 8009458:	fab3 f383 	clz	r3, r3
 800945c:	1a22      	subs	r2, r4, r0
 800945e:	ea49 0101 	orr.w	r1, r9, r1
 8009462:	095b      	lsrs	r3, r3, #5
 8009464:	fab2 f282 	clz	r2, r2
 8009468:	4319      	orrs	r1, r3
 800946a:	ea4f 1252 	mov.w	r2, r2, lsr #5
 800946e:	9201      	str	r2, [sp, #4]
 8009470:	d101      	bne.n	8009476 <HAL_DMA_Init+0x472>
 8009472:	2a00      	cmp	r2, #0
 8009474:	d041      	beq.n	80094fa <HAL_DMA_Init+0x4f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8009476:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8009478:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800953c <HAL_DMA_Init+0x538>
    hdma->State = HAL_DMA_STATE_BUSY;
 800947c:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8009480:	2100      	movs	r1, #0
 8009482:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8009486:	6821      	ldr	r1, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8009488:	ea01 0c0c 	and.w	ip, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800948c:	68a9      	ldr	r1, [r5, #8]
 800948e:	2940      	cmp	r1, #64	; 0x40
 8009490:	d030      	beq.n	80094f4 <HAL_DMA_Init+0x4f0>
 8009492:	f1a1 0180 	sub.w	r1, r1, #128	; 0x80
 8009496:	fab1 f181 	clz	r1, r1
 800949a:	0949      	lsrs	r1, r1, #5
 800949c:	ea4f 3e81 	mov.w	lr, r1, lsl #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80094a0:	6929      	ldr	r1, [r5, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80094a2:	68e8      	ldr	r0, [r5, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80094a4:	08c9      	lsrs	r1, r1, #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80094a6:	4a23      	ldr	r2, [pc, #140]	; (8009534 <HAL_DMA_Init+0x530>)
 80094a8:	9300      	str	r3, [sp, #0]
 80094aa:	ea41 00d0 	orr.w	r0, r1, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80094ae:	6969      	ldr	r1, [r5, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80094b0:	4422      	add	r2, r4
 80094b2:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80094b6:	69a9      	ldr	r1, [r5, #24]
 80094b8:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80094bc:	69e9      	ldr	r1, [r5, #28]
 80094be:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 80094c2:	6a29      	ldr	r1, [r5, #32]
 80094c4:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
 80094c8:	ea41 010c 	orr.w	r1, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80094cc:	ea4e 0101 	orr.w	r1, lr, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80094d0:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80094d2:	4919      	ldr	r1, [pc, #100]	; (8009538 <HAL_DMA_Init+0x534>)
 80094d4:	fba1 0102 	umull	r0, r1, r1, r2
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80094d8:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80094da:	0909      	lsrs	r1, r1, #4
 80094dc:	0089      	lsls	r1, r1, #2
 80094de:	65e9      	str	r1, [r5, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80094e0:	f7ff fcae 	bl	8008e40 <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80094e4:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 80094e6:	9b00      	ldr	r3, [sp, #0]
 80094e8:	f001 041f 	and.w	r4, r1, #31
 80094ec:	2101      	movs	r1, #1
 80094ee:	40a1      	lsls	r1, r4
 80094f0:	6041      	str	r1, [r0, #4]
 80094f2:	e6ae      	b.n	8009252 <HAL_DMA_Init+0x24e>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80094f4:	f04f 0e10 	mov.w	lr, #16
 80094f8:	e7d2      	b.n	80094a0 <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80094fa:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 80094fc:	2303      	movs	r3, #3
    return HAL_ERROR;
 80094fe:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009500:	656a      	str	r2, [r5, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8009502:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    return HAL_ERROR;
 8009506:	e70b      	b.n	8009320 <HAL_DMA_Init+0x31c>
 8009508:	c3c0003f 	.word	0xc3c0003f
 800950c:	ffff0000 	.word	0xffff0000
 8009510:	1000823f 	.word	0x1000823f
 8009514:	40020940 	.word	0x40020940
 8009518:	1600963f 	.word	0x1600963f
 800951c:	58025940 	.word	0x58025940
 8009520:	58025408 	.word	0x58025408
 8009524:	5802541c 	.word	0x5802541c
 8009528:	58025430 	.word	0x58025430
 800952c:	58025444 	.word	0x58025444
 8009530:	58025494 	.word	0x58025494
 8009534:	a7fdabf8 	.word	0xa7fdabf8
 8009538:	cccccccd 	.word	0xcccccccd
 800953c:	fffe000f 	.word	0xfffe000f

08009540 <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8009540:	2800      	cmp	r0, #0
 8009542:	f000 8177 	beq.w	8009834 <HAL_DMA_Start_IT+0x2f4>
 8009546:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8009548:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800954c:	2801      	cmp	r0, #1
 800954e:	f000 8173 	beq.w	8009838 <HAL_DMA_Start_IT+0x2f8>
 8009552:	2001      	movs	r0, #1
{
 8009554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8009558:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 800955c:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8009560:	4284      	cmp	r4, r0
 8009562:	d008      	beq.n	8009576 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8009564:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8009568:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800956a:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 800956e:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8009572:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8009576:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8009578:	f8dc 4000 	ldr.w	r4, [ip]
 800957c:	4d53      	ldr	r5, [pc, #332]	; (80096cc <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 800957e:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009582:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8009584:	4e52      	ldr	r6, [pc, #328]	; (80096d0 <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009586:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 800958a:	4852      	ldr	r0, [pc, #328]	; (80096d4 <HAL_DMA_Start_IT+0x194>)
 800958c:	42ac      	cmp	r4, r5
 800958e:	bf18      	it	ne
 8009590:	4284      	cmpne	r4, r0
 8009592:	f105 0518 	add.w	r5, r5, #24
 8009596:	bf0c      	ite	eq
 8009598:	2001      	moveq	r0, #1
 800959a:	2000      	movne	r0, #0
 800959c:	42ac      	cmp	r4, r5
 800959e:	bf08      	it	eq
 80095a0:	f040 0001 	orreq.w	r0, r0, #1
 80095a4:	3518      	adds	r5, #24
 80095a6:	42ac      	cmp	r4, r5
 80095a8:	bf08      	it	eq
 80095aa:	f040 0001 	orreq.w	r0, r0, #1
 80095ae:	3518      	adds	r5, #24
 80095b0:	42ac      	cmp	r4, r5
 80095b2:	bf08      	it	eq
 80095b4:	f040 0001 	orreq.w	r0, r0, #1
 80095b8:	3518      	adds	r5, #24
 80095ba:	42ac      	cmp	r4, r5
 80095bc:	bf08      	it	eq
 80095be:	f040 0001 	orreq.w	r0, r0, #1
 80095c2:	f505 7556 	add.w	r5, r5, #856	; 0x358
 80095c6:	42ac      	cmp	r4, r5
 80095c8:	bf08      	it	eq
 80095ca:	f040 0001 	orreq.w	r0, r0, #1
 80095ce:	3518      	adds	r5, #24
 80095d0:	42ac      	cmp	r4, r5
 80095d2:	bf08      	it	eq
 80095d4:	f040 0001 	orreq.w	r0, r0, #1
 80095d8:	3518      	adds	r5, #24
 80095da:	42ac      	cmp	r4, r5
 80095dc:	bf08      	it	eq
 80095de:	f040 0001 	orreq.w	r0, r0, #1
 80095e2:	3518      	adds	r5, #24
 80095e4:	42ac      	cmp	r4, r5
 80095e6:	bf08      	it	eq
 80095e8:	f040 0001 	orreq.w	r0, r0, #1
 80095ec:	3518      	adds	r5, #24
 80095ee:	42ac      	cmp	r4, r5
 80095f0:	bf08      	it	eq
 80095f2:	f040 0001 	orreq.w	r0, r0, #1
 80095f6:	3518      	adds	r5, #24
 80095f8:	42ac      	cmp	r4, r5
 80095fa:	bf08      	it	eq
 80095fc:	f040 0001 	orreq.w	r0, r0, #1
 8009600:	3518      	adds	r5, #24
 8009602:	42ac      	cmp	r4, r5
 8009604:	bf08      	it	eq
 8009606:	f040 0001 	orreq.w	r0, r0, #1
 800960a:	3518      	adds	r5, #24
 800960c:	42ac      	cmp	r4, r5
 800960e:	bf14      	ite	ne
 8009610:	4681      	movne	r9, r0
 8009612:	f040 0901 	orreq.w	r9, r0, #1
 8009616:	f5a5 6595 	sub.w	r5, r5, #1192	; 0x4a8
 800961a:	42b4      	cmp	r4, r6
 800961c:	bf18      	it	ne
 800961e:	42ac      	cmpne	r4, r5
 8009620:	bf0c      	ite	eq
 8009622:	2501      	moveq	r5, #1
 8009624:	2500      	movne	r5, #0
 8009626:	d002      	beq.n	800962e <HAL_DMA_Start_IT+0xee>
 8009628:	f1b9 0f00 	cmp.w	r9, #0
 800962c:	d054      	beq.n	80096d8 <HAL_DMA_Start_IT+0x198>
 800962e:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009630:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8009634:	f026 0601 	bic.w	r6, r6, #1
 8009638:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800963a:	2d00      	cmp	r5, #0
 800963c:	d078      	beq.n	8009730 <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800963e:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8009642:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8009644:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8009648:	b117      	cbz	r7, 8009650 <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800964a:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 800964e:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009650:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8009654:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8009658:	f006 081f 	and.w	r8, r6, #31
 800965c:	fa0e fe08 	lsl.w	lr, lr, r8
 8009660:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009664:	6826      	ldr	r6, [r4, #0]
 8009666:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 800966a:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 800966c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800966e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8009672:	2b40      	cmp	r3, #64	; 0x40
 8009674:	f000 80e2 	beq.w	800983c <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009678:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 800967a:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800967c:	b91d      	cbnz	r5, 8009686 <HAL_DMA_Start_IT+0x146>
 800967e:	f1b9 0f00 	cmp.w	r9, #0
 8009682:	f000 80e1 	beq.w	8009848 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8009686:	6823      	ldr	r3, [r4, #0]
 8009688:	f023 031e 	bic.w	r3, r3, #30
 800968c:	f043 0316 	orr.w	r3, r3, #22
 8009690:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009692:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009696:	b11b      	cbz	r3, 80096a0 <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8009698:	6823      	ldr	r3, [r4, #0]
 800969a:	f043 0308 	orr.w	r3, r3, #8
 800969e:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80096a0:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	03d2      	lsls	r2, r2, #15
 80096a8:	d503      	bpl.n	80096b2 <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096b0:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 80096b2:	b11f      	cbz	r7, 80096bc <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80096ba:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 80096bc:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80096be:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80096c0:	f043 0301 	orr.w	r3, r3, #1
 80096c4:	6023      	str	r3, [r4, #0]
}
 80096c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096ca:	bf00      	nop
 80096cc:	40020058 	.word	0x40020058
 80096d0:	40020028 	.word	0x40020028
 80096d4:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096d8:	4f61      	ldr	r7, [pc, #388]	; (8009860 <HAL_DMA_Start_IT+0x320>)
 80096da:	4e62      	ldr	r6, [pc, #392]	; (8009864 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80096dc:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80096e0:	42b4      	cmp	r4, r6
 80096e2:	bf18      	it	ne
 80096e4:	42bc      	cmpne	r4, r7
 80096e6:	f106 0628 	add.w	r6, r6, #40	; 0x28
 80096ea:	bf0c      	ite	eq
 80096ec:	2701      	moveq	r7, #1
 80096ee:	2700      	movne	r7, #0
 80096f0:	42b4      	cmp	r4, r6
 80096f2:	bf08      	it	eq
 80096f4:	f047 0701 	orreq.w	r7, r7, #1
 80096f8:	3614      	adds	r6, #20
 80096fa:	42b4      	cmp	r4, r6
 80096fc:	bf08      	it	eq
 80096fe:	f047 0701 	orreq.w	r7, r7, #1
 8009702:	3614      	adds	r6, #20
 8009704:	42b4      	cmp	r4, r6
 8009706:	bf08      	it	eq
 8009708:	f047 0701 	orreq.w	r7, r7, #1
 800970c:	3614      	adds	r6, #20
 800970e:	42b4      	cmp	r4, r6
 8009710:	bf08      	it	eq
 8009712:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8009716:	6826      	ldr	r6, [r4, #0]
 8009718:	f026 0601 	bic.w	r6, r6, #1
 800971c:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800971e:	4e52      	ldr	r6, [pc, #328]	; (8009868 <HAL_DMA_Start_IT+0x328>)
 8009720:	42b4      	cmp	r4, r6
 8009722:	bf08      	it	eq
 8009724:	f047 0701 	orreq.w	r7, r7, #1
 8009728:	b917      	cbnz	r7, 8009730 <HAL_DMA_Start_IT+0x1f0>
 800972a:	4f50      	ldr	r7, [pc, #320]	; (800986c <HAL_DMA_Start_IT+0x32c>)
 800972c:	42bc      	cmp	r4, r7
 800972e:	d10b      	bne.n	8009748 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009730:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8009734:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8009736:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 800973a:	b117      	cbz	r7, 8009742 <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800973c:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8009740:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009742:	f1b9 0f00 	cmp.w	r9, #0
 8009746:	d183      	bne.n	8009650 <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009748:	4f46      	ldr	r7, [pc, #280]	; (8009864 <HAL_DMA_Start_IT+0x324>)
 800974a:	f8df e114 	ldr.w	lr, [pc, #276]	; 8009860 <HAL_DMA_Start_IT+0x320>
 800974e:	4574      	cmp	r4, lr
 8009750:	bf18      	it	ne
 8009752:	42bc      	cmpne	r4, r7
 8009754:	f10e 0e14 	add.w	lr, lr, #20
 8009758:	bf0c      	ite	eq
 800975a:	2701      	moveq	r7, #1
 800975c:	2700      	movne	r7, #0
 800975e:	4574      	cmp	r4, lr
 8009760:	bf08      	it	eq
 8009762:	f047 0701 	orreq.w	r7, r7, #1
 8009766:	f10e 0e14 	add.w	lr, lr, #20
 800976a:	4574      	cmp	r4, lr
 800976c:	bf08      	it	eq
 800976e:	f047 0701 	orreq.w	r7, r7, #1
 8009772:	f10e 0e14 	add.w	lr, lr, #20
 8009776:	4574      	cmp	r4, lr
 8009778:	bf08      	it	eq
 800977a:	f047 0701 	orreq.w	r7, r7, #1
 800977e:	f10e 0e14 	add.w	lr, lr, #20
 8009782:	4574      	cmp	r4, lr
 8009784:	bf08      	it	eq
 8009786:	f047 0701 	orreq.w	r7, r7, #1
 800978a:	f10e 0e14 	add.w	lr, lr, #20
 800978e:	4574      	cmp	r4, lr
 8009790:	bf08      	it	eq
 8009792:	f047 0701 	orreq.w	r7, r7, #1
 8009796:	b917      	cbnz	r7, 800979e <HAL_DMA_Start_IT+0x25e>
 8009798:	4f34      	ldr	r7, [pc, #208]	; (800986c <HAL_DMA_Start_IT+0x32c>)
 800979a:	42bc      	cmp	r4, r7
 800979c:	d154      	bne.n	8009848 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800979e:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 80097a2:	2701      	movs	r7, #1
 80097a4:	f000 0e1f 	and.w	lr, r0, #31
 80097a8:	fa07 f70e 	lsl.w	r7, r7, lr
 80097ac:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80097b0:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80097b2:	f8dc 3008 	ldr.w	r3, [ip, #8]
 80097b6:	2b40      	cmp	r3, #64	; 0x40
 80097b8:	d043      	beq.n	8009842 <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80097ba:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 80097bc:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80097be:	6823      	ldr	r3, [r4, #0]
 80097c0:	f023 030e 	bic.w	r3, r3, #14
 80097c4:	f043 030a 	orr.w	r3, r3, #10
 80097c8:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80097ca:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d02d      	beq.n	800982e <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 80097d2:	6823      	ldr	r3, [r4, #0]
 80097d4:	f043 0304 	orr.w	r3, r3, #4
 80097d8:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80097da:	4b21      	ldr	r3, [pc, #132]	; (8009860 <HAL_DMA_Start_IT+0x320>)
 80097dc:	4a21      	ldr	r2, [pc, #132]	; (8009864 <HAL_DMA_Start_IT+0x324>)
 80097de:	4294      	cmp	r4, r2
 80097e0:	bf18      	it	ne
 80097e2:	429c      	cmpne	r4, r3
 80097e4:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80097e8:	bf0c      	ite	eq
 80097ea:	2301      	moveq	r3, #1
 80097ec:	2300      	movne	r3, #0
 80097ee:	4294      	cmp	r4, r2
 80097f0:	bf08      	it	eq
 80097f2:	f043 0301 	orreq.w	r3, r3, #1
 80097f6:	3214      	adds	r2, #20
 80097f8:	4294      	cmp	r4, r2
 80097fa:	bf08      	it	eq
 80097fc:	f043 0301 	orreq.w	r3, r3, #1
 8009800:	3214      	adds	r2, #20
 8009802:	4294      	cmp	r4, r2
 8009804:	bf08      	it	eq
 8009806:	f043 0301 	orreq.w	r3, r3, #1
 800980a:	3214      	adds	r2, #20
 800980c:	4294      	cmp	r4, r2
 800980e:	bf08      	it	eq
 8009810:	f043 0301 	orreq.w	r3, r3, #1
 8009814:	3214      	adds	r2, #20
 8009816:	4294      	cmp	r4, r2
 8009818:	bf08      	it	eq
 800981a:	f043 0301 	orreq.w	r3, r3, #1
 800981e:	3214      	adds	r2, #20
 8009820:	4294      	cmp	r4, r2
 8009822:	bf08      	it	eq
 8009824:	f043 0301 	orreq.w	r3, r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	f43f af47 	beq.w	80096bc <HAL_DMA_Start_IT+0x17c>
 800982e:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8009832:	e735      	b.n	80096a0 <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 8009834:	2001      	movs	r0, #1
 8009836:	4770      	bx	lr
  __HAL_LOCK(hdma);
 8009838:	2002      	movs	r0, #2
}
 800983a:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800983c:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800983e:	60e1      	str	r1, [r4, #12]
 8009840:	e71c      	b.n	800967c <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009842:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009844:	60e1      	str	r1, [r4, #12]
 8009846:	e7ba      	b.n	80097be <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8009848:	6823      	ldr	r3, [r4, #0]
 800984a:	f023 030e 	bic.w	r3, r3, #14
 800984e:	f043 030a 	orr.w	r3, r3, #10
 8009852:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8009854:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1ba      	bne.n	80097d2 <HAL_DMA_Start_IT+0x292>
 800985c:	e7bd      	b.n	80097da <HAL_DMA_Start_IT+0x29a>
 800985e:	bf00      	nop
 8009860:	5802541c 	.word	0x5802541c
 8009864:	58025408 	.word	0x58025408
 8009868:	58025480 	.word	0x58025480
 800986c:	58025494 	.word	0x58025494

08009870 <HAL_DMA_Abort>:
{
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8009874:	f7fd fcd8 	bl	8007228 <HAL_GetTick>
  if(hdma == NULL)
 8009878:	2d00      	cmp	r5, #0
 800987a:	f000 8124 	beq.w	8009ac6 <HAL_DMA_Abort+0x256>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800987e:	f895 3035 	ldrb.w	r3, [r5, #53]	; 0x35
 8009882:	2b02      	cmp	r3, #2
 8009884:	f040 80dd 	bne.w	8009a42 <HAL_DMA_Abort+0x1d2>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009888:	682c      	ldr	r4, [r5, #0]
 800988a:	4606      	mov	r6, r0
 800988c:	4b8f      	ldr	r3, [pc, #572]	; (8009acc <HAL_DMA_Abort+0x25c>)
 800988e:	4890      	ldr	r0, [pc, #576]	; (8009ad0 <HAL_DMA_Abort+0x260>)
 8009890:	4a90      	ldr	r2, [pc, #576]	; (8009ad4 <HAL_DMA_Abort+0x264>)
 8009892:	4284      	cmp	r4, r0
 8009894:	bf18      	it	ne
 8009896:	429c      	cmpne	r4, r3
 8009898:	f100 0030 	add.w	r0, r0, #48	; 0x30
 800989c:	498e      	ldr	r1, [pc, #568]	; (8009ad8 <HAL_DMA_Abort+0x268>)
 800989e:	bf0c      	ite	eq
 80098a0:	2301      	moveq	r3, #1
 80098a2:	2300      	movne	r3, #0
 80098a4:	4284      	cmp	r4, r0
 80098a6:	bf08      	it	eq
 80098a8:	f043 0301 	orreq.w	r3, r3, #1
 80098ac:	3018      	adds	r0, #24
 80098ae:	4284      	cmp	r4, r0
 80098b0:	bf08      	it	eq
 80098b2:	f043 0301 	orreq.w	r3, r3, #1
 80098b6:	3018      	adds	r0, #24
 80098b8:	4284      	cmp	r4, r0
 80098ba:	bf08      	it	eq
 80098bc:	f043 0301 	orreq.w	r3, r3, #1
 80098c0:	3018      	adds	r0, #24
 80098c2:	4284      	cmp	r4, r0
 80098c4:	bf08      	it	eq
 80098c6:	f043 0301 	orreq.w	r3, r3, #1
 80098ca:	f500 7056 	add.w	r0, r0, #856	; 0x358
 80098ce:	4284      	cmp	r4, r0
 80098d0:	bf08      	it	eq
 80098d2:	f043 0301 	orreq.w	r3, r3, #1
 80098d6:	3018      	adds	r0, #24
 80098d8:	4284      	cmp	r4, r0
 80098da:	bf08      	it	eq
 80098dc:	f043 0301 	orreq.w	r3, r3, #1
 80098e0:	3018      	adds	r0, #24
 80098e2:	4284      	cmp	r4, r0
 80098e4:	bf08      	it	eq
 80098e6:	f043 0301 	orreq.w	r3, r3, #1
 80098ea:	3018      	adds	r0, #24
 80098ec:	4284      	cmp	r4, r0
 80098ee:	bf08      	it	eq
 80098f0:	f043 0301 	orreq.w	r3, r3, #1
 80098f4:	3018      	adds	r0, #24
 80098f6:	4284      	cmp	r4, r0
 80098f8:	bf08      	it	eq
 80098fa:	f043 0301 	orreq.w	r3, r3, #1
 80098fe:	3018      	adds	r0, #24
 8009900:	4284      	cmp	r4, r0
 8009902:	bf08      	it	eq
 8009904:	f043 0301 	orreq.w	r3, r3, #1
 8009908:	3018      	adds	r0, #24
 800990a:	4284      	cmp	r4, r0
 800990c:	bf08      	it	eq
 800990e:	f043 0301 	orreq.w	r3, r3, #1
 8009912:	3018      	adds	r0, #24
 8009914:	4284      	cmp	r4, r0
 8009916:	bf08      	it	eq
 8009918:	f043 0301 	orreq.w	r3, r3, #1
 800991c:	428c      	cmp	r4, r1
 800991e:	bf18      	it	ne
 8009920:	4294      	cmpne	r4, r2
 8009922:	bf0c      	ite	eq
 8009924:	2201      	moveq	r2, #1
 8009926:	2200      	movne	r2, #0
 8009928:	d002      	beq.n	8009930 <HAL_DMA_Abort+0xc0>
 800992a:	2b00      	cmp	r3, #0
 800992c:	f000 8090 	beq.w	8009a50 <HAL_DMA_Abort+0x1e0>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8009930:	6821      	ldr	r1, [r4, #0]
 8009932:	f021 011e 	bic.w	r1, r1, #30
 8009936:	6021      	str	r1, [r4, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009938:	6961      	ldr	r1, [r4, #20]
 800993a:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800993e:	6161      	str	r1, [r4, #20]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009940:	2a00      	cmp	r2, #0
 8009942:	f000 80b0 	beq.w	8009aa6 <HAL_DMA_Abort+0x236>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009946:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8009948:	6813      	ldr	r3, [r2, #0]
 800994a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800994e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8009950:	6823      	ldr	r3, [r4, #0]
 8009952:	f023 0301 	bic.w	r3, r3, #1
 8009956:	6023      	str	r3, [r4, #0]
 8009958:	e005      	b.n	8009966 <HAL_DMA_Abort+0xf6>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800995a:	f7fd fc65 	bl	8007228 <HAL_GetTick>
 800995e:	1b83      	subs	r3, r0, r6
 8009960:	2b05      	cmp	r3, #5
 8009962:	f200 80a6 	bhi.w	8009ab2 <HAL_DMA_Abort+0x242>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8009966:	6823      	ldr	r3, [r4, #0]
 8009968:	07db      	lsls	r3, r3, #31
 800996a:	d4f6      	bmi.n	800995a <HAL_DMA_Abort+0xea>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800996c:	682a      	ldr	r2, [r5, #0]
 800996e:	4b57      	ldr	r3, [pc, #348]	; (8009acc <HAL_DMA_Abort+0x25c>)
 8009970:	4857      	ldr	r0, [pc, #348]	; (8009ad0 <HAL_DMA_Abort+0x260>)
 8009972:	495a      	ldr	r1, [pc, #360]	; (8009adc <HAL_DMA_Abort+0x26c>)
 8009974:	4282      	cmp	r2, r0
 8009976:	bf18      	it	ne
 8009978:	429a      	cmpne	r2, r3
 800997a:	f100 0048 	add.w	r0, r0, #72	; 0x48
 800997e:	bf0c      	ite	eq
 8009980:	2301      	moveq	r3, #1
 8009982:	2300      	movne	r3, #0
 8009984:	428a      	cmp	r2, r1
 8009986:	bf08      	it	eq
 8009988:	f043 0301 	orreq.w	r3, r3, #1
 800998c:	3130      	adds	r1, #48	; 0x30
 800998e:	4282      	cmp	r2, r0
 8009990:	bf08      	it	eq
 8009992:	f043 0301 	orreq.w	r3, r3, #1
 8009996:	3030      	adds	r0, #48	; 0x30
 8009998:	428a      	cmp	r2, r1
 800999a:	bf08      	it	eq
 800999c:	f043 0301 	orreq.w	r3, r3, #1
 80099a0:	f501 715c 	add.w	r1, r1, #880	; 0x370
 80099a4:	4282      	cmp	r2, r0
 80099a6:	bf08      	it	eq
 80099a8:	f043 0301 	orreq.w	r3, r3, #1
 80099ac:	f500 705c 	add.w	r0, r0, #880	; 0x370
 80099b0:	428a      	cmp	r2, r1
 80099b2:	bf08      	it	eq
 80099b4:	f043 0301 	orreq.w	r3, r3, #1
 80099b8:	3130      	adds	r1, #48	; 0x30
 80099ba:	4282      	cmp	r2, r0
 80099bc:	bf08      	it	eq
 80099be:	f043 0301 	orreq.w	r3, r3, #1
 80099c2:	3030      	adds	r0, #48	; 0x30
 80099c4:	428a      	cmp	r2, r1
 80099c6:	bf08      	it	eq
 80099c8:	f043 0301 	orreq.w	r3, r3, #1
 80099cc:	3130      	adds	r1, #48	; 0x30
 80099ce:	4282      	cmp	r2, r0
 80099d0:	bf08      	it	eq
 80099d2:	f043 0301 	orreq.w	r3, r3, #1
 80099d6:	3030      	adds	r0, #48	; 0x30
 80099d8:	428a      	cmp	r2, r1
 80099da:	bf08      	it	eq
 80099dc:	f043 0301 	orreq.w	r3, r3, #1
 80099e0:	3130      	adds	r1, #48	; 0x30
 80099e2:	4282      	cmp	r2, r0
 80099e4:	bf08      	it	eq
 80099e6:	f043 0301 	orreq.w	r3, r3, #1
 80099ea:	428a      	cmp	r2, r1
 80099ec:	bf08      	it	eq
 80099ee:	f043 0301 	orreq.w	r3, r3, #1
 80099f2:	3118      	adds	r1, #24
 80099f4:	428a      	cmp	r2, r1
 80099f6:	bf08      	it	eq
 80099f8:	f043 0301 	orreq.w	r3, r3, #1
 80099fc:	b933      	cbnz	r3, 8009a0c <HAL_DMA_Abort+0x19c>
 80099fe:	f5a1 6195 	sub.w	r1, r1, #1192	; 0x4a8
 8009a02:	4b35      	ldr	r3, [pc, #212]	; (8009ad8 <HAL_DMA_Abort+0x268>)
 8009a04:	429a      	cmp	r2, r3
 8009a06:	bf18      	it	ne
 8009a08:	428a      	cmpne	r2, r1
 8009a0a:	d16f      	bne.n	8009aec <HAL_DMA_Abort+0x27c>
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009a0c:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8009a0e:	233f      	movs	r3, #63	; 0x3f
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009a10:	6da9      	ldr	r1, [r5, #88]	; 0x58
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009a12:	f002 021f 	and.w	r2, r2, #31
 8009a16:	4093      	lsls	r3, r2
 8009a18:	608b      	str	r3, [r1, #8]
      if(hdma->DMAmuxRequestGen != 0U)
 8009a1a:	6eeb      	ldr	r3, [r5, #108]	; 0x6c
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009a1c:	e9d5 2119 	ldrd	r2, r1, [r5, #100]	; 0x64
 8009a20:	6051      	str	r1, [r2, #4]
      if(hdma->DMAmuxRequestGen != 0U)
 8009a22:	b133      	cbz	r3, 8009a32 <HAL_DMA_Abort+0x1c2>
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009a24:	681a      	ldr	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a26:	e9d5 101c 	ldrd	r1, r0, [r5, #112]	; 0x70
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009a2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009a2e:	601a      	str	r2, [r3, #0]
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009a30:	6048      	str	r0, [r1, #4]
    __HAL_UNLOCK(hdma);
 8009a32:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8009a34:	2201      	movs	r2, #1
  return HAL_OK;
 8009a36:	4618      	mov	r0, r3
    hdma->State = HAL_DMA_STATE_READY;
 8009a38:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8009a3c:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8009a40:	bd70      	pop	{r4, r5, r6, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a42:	2280      	movs	r2, #128	; 0x80
    __HAL_UNLOCK(hdma);
 8009a44:	2300      	movs	r3, #0
    return HAL_ERROR;
 8009a46:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009a48:	656a      	str	r2, [r5, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8009a4a:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
}
 8009a4e:	bd70      	pop	{r4, r5, r6, pc}
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009a50:	6822      	ldr	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009a52:	4923      	ldr	r1, [pc, #140]	; (8009ae0 <HAL_DMA_Abort+0x270>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009a54:	f022 020e 	bic.w	r2, r2, #14
 8009a58:	6022      	str	r2, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009a5a:	4a22      	ldr	r2, [pc, #136]	; (8009ae4 <HAL_DMA_Abort+0x274>)
 8009a5c:	428c      	cmp	r4, r1
 8009a5e:	bf18      	it	ne
 8009a60:	4294      	cmpne	r4, r2
 8009a62:	f101 0128 	add.w	r1, r1, #40	; 0x28
 8009a66:	bf0c      	ite	eq
 8009a68:	2201      	moveq	r2, #1
 8009a6a:	2200      	movne	r2, #0
 8009a6c:	428c      	cmp	r4, r1
 8009a6e:	bf08      	it	eq
 8009a70:	f042 0201 	orreq.w	r2, r2, #1
 8009a74:	3114      	adds	r1, #20
 8009a76:	428c      	cmp	r4, r1
 8009a78:	bf08      	it	eq
 8009a7a:	f042 0201 	orreq.w	r2, r2, #1
 8009a7e:	3114      	adds	r1, #20
 8009a80:	428c      	cmp	r4, r1
 8009a82:	bf08      	it	eq
 8009a84:	f042 0201 	orreq.w	r2, r2, #1
 8009a88:	3114      	adds	r1, #20
 8009a8a:	428c      	cmp	r4, r1
 8009a8c:	bf08      	it	eq
 8009a8e:	f042 0201 	orreq.w	r2, r2, #1
 8009a92:	3114      	adds	r1, #20
 8009a94:	428c      	cmp	r4, r1
 8009a96:	bf08      	it	eq
 8009a98:	f042 0201 	orreq.w	r2, r2, #1
 8009a9c:	b91a      	cbnz	r2, 8009aa6 <HAL_DMA_Abort+0x236>
 8009a9e:	4a12      	ldr	r2, [pc, #72]	; (8009ae8 <HAL_DMA_Abort+0x278>)
 8009aa0:	4294      	cmp	r4, r2
 8009aa2:	f47f af55 	bne.w	8009950 <HAL_DMA_Abort+0xe0>
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009aa6:	6e29      	ldr	r1, [r5, #96]	; 0x60
 8009aa8:	680a      	ldr	r2, [r1, #0]
 8009aaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009aae:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8009ab0:	e74e      	b.n	8009950 <HAL_DMA_Abort+0xe0>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009ab2:	2120      	movs	r1, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8009ab4:	2203      	movs	r2, #3
        __HAL_UNLOCK(hdma);
 8009ab6:	2300      	movs	r3, #0
        return HAL_ERROR;
 8009ab8:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009aba:	6569      	str	r1, [r5, #84]	; 0x54
        __HAL_UNLOCK(hdma);
 8009abc:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_ERROR;
 8009ac0:	f885 2035 	strb.w	r2, [r5, #53]	; 0x35
}
 8009ac4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8009ac6:	2001      	movs	r0, #1
}
 8009ac8:	bd70      	pop	{r4, r5, r6, pc}
 8009aca:	bf00      	nop
 8009acc:	40020058 	.word	0x40020058
 8009ad0:	40020040 	.word	0x40020040
 8009ad4:	40020010 	.word	0x40020010
 8009ad8:	40020028 	.word	0x40020028
 8009adc:	40020070 	.word	0x40020070
 8009ae0:	58025408 	.word	0x58025408
 8009ae4:	5802541c 	.word	0x5802541c
 8009ae8:	58025494 	.word	0x58025494
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009aec:	6de8      	ldr	r0, [r5, #92]	; 0x5c
 8009aee:	2101      	movs	r1, #1
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009af0:	4b16      	ldr	r3, [pc, #88]	; (8009b4c <HAL_DMA_Abort+0x2dc>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009af2:	f000 001f 	and.w	r0, r0, #31
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009af6:	4c16      	ldr	r4, [pc, #88]	; (8009b50 <HAL_DMA_Abort+0x2e0>)
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009af8:	4081      	lsls	r1, r0
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009afa:	42a2      	cmp	r2, r4
 8009afc:	bf18      	it	ne
 8009afe:	429a      	cmpne	r2, r3
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b00:	6da8      	ldr	r0, [r5, #88]	; 0x58
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b02:	bf0c      	ite	eq
 8009b04:	2301      	moveq	r3, #1
 8009b06:	2300      	movne	r3, #0
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009b08:	6041      	str	r1, [r0, #4]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009b0a:	4812      	ldr	r0, [pc, #72]	; (8009b54 <HAL_DMA_Abort+0x2e4>)
 8009b0c:	4912      	ldr	r1, [pc, #72]	; (8009b58 <HAL_DMA_Abort+0x2e8>)
 8009b0e:	4282      	cmp	r2, r0
 8009b10:	bf08      	it	eq
 8009b12:	f043 0301 	orreq.w	r3, r3, #1
 8009b16:	3028      	adds	r0, #40	; 0x28
 8009b18:	428a      	cmp	r2, r1
 8009b1a:	bf08      	it	eq
 8009b1c:	f043 0301 	orreq.w	r3, r3, #1
 8009b20:	3128      	adds	r1, #40	; 0x28
 8009b22:	4282      	cmp	r2, r0
 8009b24:	bf08      	it	eq
 8009b26:	f043 0301 	orreq.w	r3, r3, #1
 8009b2a:	428a      	cmp	r2, r1
 8009b2c:	bf08      	it	eq
 8009b2e:	f043 0301 	orreq.w	r3, r3, #1
 8009b32:	3114      	adds	r1, #20
 8009b34:	428a      	cmp	r2, r1
 8009b36:	bf08      	it	eq
 8009b38:	f043 0301 	orreq.w	r3, r3, #1
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f47f af6c 	bne.w	8009a1a <HAL_DMA_Abort+0x1aa>
 8009b42:	4b06      	ldr	r3, [pc, #24]	; (8009b5c <HAL_DMA_Abort+0x2ec>)
 8009b44:	429a      	cmp	r2, r3
 8009b46:	f43f af68 	beq.w	8009a1a <HAL_DMA_Abort+0x1aa>
 8009b4a:	e772      	b.n	8009a32 <HAL_DMA_Abort+0x1c2>
 8009b4c:	5802541c 	.word	0x5802541c
 8009b50:	58025408 	.word	0x58025408
 8009b54:	58025430 	.word	0x58025430
 8009b58:	58025444 	.word	0x58025444
 8009b5c:	58025494 	.word	0x58025494

08009b60 <HAL_DMA_Abort_IT>:
  if(hdma == NULL)
 8009b60:	2800      	cmp	r0, #0
 8009b62:	d05f      	beq.n	8009c24 <HAL_DMA_Abort_IT+0xc4>
{
 8009b64:	b538      	push	{r3, r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009b66:	f890 2035 	ldrb.w	r2, [r0, #53]	; 0x35
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2a02      	cmp	r2, #2
 8009b6e:	d155      	bne.n	8009c1c <HAL_DMA_Abort_IT+0xbc>
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009b70:	6801      	ldr	r1, [r0, #0]
 8009b72:	4a57      	ldr	r2, [pc, #348]	; (8009cd0 <HAL_DMA_Abort_IT+0x170>)
 8009b74:	4291      	cmp	r1, r2
 8009b76:	d048      	beq.n	8009c0a <HAL_DMA_Abort_IT+0xaa>
 8009b78:	3218      	adds	r2, #24
 8009b7a:	4291      	cmp	r1, r2
 8009b7c:	d045      	beq.n	8009c0a <HAL_DMA_Abort_IT+0xaa>
 8009b7e:	3230      	adds	r2, #48	; 0x30
 8009b80:	4c54      	ldr	r4, [pc, #336]	; (8009cd4 <HAL_DMA_Abort_IT+0x174>)
 8009b82:	4855      	ldr	r0, [pc, #340]	; (8009cd8 <HAL_DMA_Abort_IT+0x178>)
 8009b84:	42a1      	cmp	r1, r4
 8009b86:	bf18      	it	ne
 8009b88:	4291      	cmpne	r1, r2
 8009b8a:	f104 0448 	add.w	r4, r4, #72	; 0x48
 8009b8e:	bf0c      	ite	eq
 8009b90:	2201      	moveq	r2, #1
 8009b92:	2200      	movne	r2, #0
 8009b94:	4281      	cmp	r1, r0
 8009b96:	bf08      	it	eq
 8009b98:	f042 0201 	orreq.w	r2, r2, #1
 8009b9c:	3030      	adds	r0, #48	; 0x30
 8009b9e:	42a1      	cmp	r1, r4
 8009ba0:	bf08      	it	eq
 8009ba2:	f042 0201 	orreq.w	r2, r2, #1
 8009ba6:	3430      	adds	r4, #48	; 0x30
 8009ba8:	4281      	cmp	r1, r0
 8009baa:	bf08      	it	eq
 8009bac:	f042 0201 	orreq.w	r2, r2, #1
 8009bb0:	f500 705c 	add.w	r0, r0, #880	; 0x370
 8009bb4:	42a1      	cmp	r1, r4
 8009bb6:	bf08      	it	eq
 8009bb8:	f042 0201 	orreq.w	r2, r2, #1
 8009bbc:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8009bc0:	4281      	cmp	r1, r0
 8009bc2:	bf08      	it	eq
 8009bc4:	f042 0201 	orreq.w	r2, r2, #1
 8009bc8:	3030      	adds	r0, #48	; 0x30
 8009bca:	42a1      	cmp	r1, r4
 8009bcc:	bf08      	it	eq
 8009bce:	f042 0201 	orreq.w	r2, r2, #1
 8009bd2:	3430      	adds	r4, #48	; 0x30
 8009bd4:	4281      	cmp	r1, r0
 8009bd6:	bf08      	it	eq
 8009bd8:	f042 0201 	orreq.w	r2, r2, #1
 8009bdc:	3030      	adds	r0, #48	; 0x30
 8009bde:	42a1      	cmp	r1, r4
 8009be0:	bf08      	it	eq
 8009be2:	f042 0201 	orreq.w	r2, r2, #1
 8009be6:	3430      	adds	r4, #48	; 0x30
 8009be8:	4281      	cmp	r1, r0
 8009bea:	bf08      	it	eq
 8009bec:	f042 0201 	orreq.w	r2, r2, #1
 8009bf0:	3030      	adds	r0, #48	; 0x30
 8009bf2:	42a1      	cmp	r1, r4
 8009bf4:	bf08      	it	eq
 8009bf6:	f042 0201 	orreq.w	r2, r2, #1
 8009bfa:	4281      	cmp	r1, r0
 8009bfc:	bf08      	it	eq
 8009bfe:	f042 0201 	orreq.w	r2, r2, #1
 8009c02:	b912      	cbnz	r2, 8009c0a <HAL_DMA_Abort_IT+0xaa>
 8009c04:	4a35      	ldr	r2, [pc, #212]	; (8009cdc <HAL_DMA_Abort_IT+0x17c>)
 8009c06:	4291      	cmp	r1, r2
 8009c08:	d10e      	bne.n	8009c28 <HAL_DMA_Abort_IT+0xc8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8009c0a:	2204      	movs	r2, #4
  return HAL_OK;
 8009c0c:	2000      	movs	r0, #0
      hdma->State = HAL_DMA_STATE_ABORT;
 8009c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8009c12:	680b      	ldr	r3, [r1, #0]
 8009c14:	f023 0301 	bic.w	r3, r3, #1
 8009c18:	600b      	str	r3, [r1, #0]
}
 8009c1a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009c1c:	2280      	movs	r2, #128	; 0x80
    return HAL_ERROR;
 8009c1e:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009c20:	655a      	str	r2, [r3, #84]	; 0x54
}
 8009c22:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8009c24:	2001      	movs	r0, #1
}
 8009c26:	4770      	bx	lr
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c28:	4a2d      	ldr	r2, [pc, #180]	; (8009ce0 <HAL_DMA_Abort_IT+0x180>)
 8009c2a:	4d2e      	ldr	r5, [pc, #184]	; (8009ce4 <HAL_DMA_Abort_IT+0x184>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009c2c:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c2e:	42a9      	cmp	r1, r5
 8009c30:	bf18      	it	ne
 8009c32:	4291      	cmpne	r1, r2
 8009c34:	4c2c      	ldr	r4, [pc, #176]	; (8009ce8 <HAL_DMA_Abort_IT+0x188>)
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009c36:	f020 000e 	bic.w	r0, r0, #14
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c3a:	f105 053c 	add.w	r5, r5, #60	; 0x3c
 8009c3e:	bf0c      	ite	eq
 8009c40:	2201      	moveq	r2, #1
 8009c42:	2200      	movne	r2, #0
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8009c44:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c46:	42a1      	cmp	r1, r4
 8009c48:	bf08      	it	eq
 8009c4a:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8009c4e:	6808      	ldr	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c50:	3428      	adds	r4, #40	; 0x28
 8009c52:	42a9      	cmp	r1, r5
 8009c54:	bf08      	it	eq
 8009c56:	f042 0201 	orreq.w	r2, r2, #1
      __HAL_DMA_DISABLE(hdma);
 8009c5a:	f020 0001 	bic.w	r0, r0, #1
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c5e:	42a1      	cmp	r1, r4
 8009c60:	bf08      	it	eq
 8009c62:	f042 0201 	orreq.w	r2, r2, #1
 8009c66:	3414      	adds	r4, #20
      __HAL_DMA_DISABLE(hdma);
 8009c68:	6008      	str	r0, [r1, #0]
      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009c6a:	42a1      	cmp	r1, r4
 8009c6c:	bf08      	it	eq
 8009c6e:	f042 0201 	orreq.w	r2, r2, #1
 8009c72:	481e      	ldr	r0, [pc, #120]	; (8009cec <HAL_DMA_Abort_IT+0x18c>)
 8009c74:	4281      	cmp	r1, r0
 8009c76:	bf08      	it	eq
 8009c78:	f042 0201 	orreq.w	r2, r2, #1
 8009c7c:	b912      	cbnz	r2, 8009c84 <HAL_DMA_Abort_IT+0x124>
 8009c7e:	4a1c      	ldr	r2, [pc, #112]	; (8009cf0 <HAL_DMA_Abort_IT+0x190>)
 8009c80:	4291      	cmp	r1, r2
 8009c82:	d117      	bne.n	8009cb4 <HAL_DMA_Abort_IT+0x154>
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009c84:	2201      	movs	r2, #1
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009c86:	6d9d      	ldr	r5, [r3, #88]	; 0x58
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009c88:	e9d3 0417 	ldrd	r0, r4, [r3, #92]	; 0x5c
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009c8c:	6821      	ldr	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009c8e:	f000 001f 	and.w	r0, r0, #31
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009c92:	f421 7180 	bic.w	r1, r1, #256	; 0x100
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009c96:	4082      	lsls	r2, r0
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8009c98:	6021      	str	r1, [r4, #0]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8009c9a:	606a      	str	r2, [r5, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009c9c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009c9e:	e9d3 1019 	ldrd	r1, r0, [r3, #100]	; 0x64
 8009ca2:	6048      	str	r0, [r1, #4]
        if(hdma->DMAmuxRequestGen != 0U)
 8009ca4:	b132      	cbz	r2, 8009cb4 <HAL_DMA_Abort_IT+0x154>
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009ca6:	6811      	ldr	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ca8:	e9d3 041c 	ldrd	r0, r4, [r3, #112]	; 0x70
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8009cac:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8009cb0:	6011      	str	r1, [r2, #0]
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009cb2:	6044      	str	r4, [r0, #4]
      hdma->State = HAL_DMA_STATE_READY;
 8009cb4:	2101      	movs	r1, #1
      __HAL_UNLOCK(hdma);
 8009cb6:	2400      	movs	r4, #0
      if(hdma->XferAbortCallback != NULL)
 8009cb8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
      hdma->State = HAL_DMA_STATE_READY;
 8009cba:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8009cbe:	f883 4034 	strb.w	r4, [r3, #52]	; 0x34
      if(hdma->XferAbortCallback != NULL)
 8009cc2:	b11a      	cbz	r2, 8009ccc <HAL_DMA_Abort_IT+0x16c>
        hdma->XferAbortCallback(hdma);
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	4790      	blx	r2
  return HAL_OK;
 8009cc8:	4620      	mov	r0, r4
}
 8009cca:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8009ccc:	4610      	mov	r0, r2
}
 8009cce:	bd38      	pop	{r3, r4, r5, pc}
 8009cd0:	40020010 	.word	0x40020010
 8009cd4:	40020040 	.word	0x40020040
 8009cd8:	40020070 	.word	0x40020070
 8009cdc:	400204b8 	.word	0x400204b8
 8009ce0:	5802541c 	.word	0x5802541c
 8009ce4:	58025408 	.word	0x58025408
 8009ce8:	58025430 	.word	0x58025430
 8009cec:	58025480 	.word	0x58025480
 8009cf0:	58025494 	.word	0x58025494

08009cf4 <HAL_DMA_IRQHandler>:
{
 8009cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8009cf8:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009cfa:	4b9e      	ldr	r3, [pc, #632]	; (8009f74 <HAL_DMA_IRQHandler+0x280>)
{
 8009cfc:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009cfe:	6d84      	ldr	r4, [r0, #88]	; 0x58
{
 8009d00:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 8009d02:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 8009d04:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009d06:	6803      	ldr	r3, [r0, #0]
 8009d08:	4a9b      	ldr	r2, [pc, #620]	; (8009f78 <HAL_DMA_IRQHandler+0x284>)
 8009d0a:	489c      	ldr	r0, [pc, #624]	; (8009f7c <HAL_DMA_IRQHandler+0x288>)
  tmpisr_dma  = regs_dma->ISR;
 8009d0c:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	bf18      	it	ne
 8009d12:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 8009d14:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8009d16:	bf0c      	ite	eq
 8009d18:	2001      	moveq	r0, #1
 8009d1a:	2000      	movne	r0, #0
 8009d1c:	d04f      	beq.n	8009dbe <HAL_DMA_IRQHandler+0xca>
 8009d1e:	3218      	adds	r2, #24
 8009d20:	f8df c260 	ldr.w	ip, [pc, #608]	; 8009f84 <HAL_DMA_IRQHandler+0x290>
 8009d24:	4563      	cmp	r3, ip
 8009d26:	bf18      	it	ne
 8009d28:	4293      	cmpne	r3, r2
 8009d2a:	f10c 0c18 	add.w	ip, ip, #24
 8009d2e:	bf0c      	ite	eq
 8009d30:	2201      	moveq	r2, #1
 8009d32:	2200      	movne	r2, #0
 8009d34:	4563      	cmp	r3, ip
 8009d36:	bf08      	it	eq
 8009d38:	f042 0201 	orreq.w	r2, r2, #1
 8009d3c:	f10c 0c18 	add.w	ip, ip, #24
 8009d40:	4563      	cmp	r3, ip
 8009d42:	bf08      	it	eq
 8009d44:	f042 0201 	orreq.w	r2, r2, #1
 8009d48:	f10c 0c18 	add.w	ip, ip, #24
 8009d4c:	4563      	cmp	r3, ip
 8009d4e:	bf08      	it	eq
 8009d50:	f042 0201 	orreq.w	r2, r2, #1
 8009d54:	f10c 0c18 	add.w	ip, ip, #24
 8009d58:	4563      	cmp	r3, ip
 8009d5a:	bf08      	it	eq
 8009d5c:	f042 0201 	orreq.w	r2, r2, #1
 8009d60:	f50c 7c56 	add.w	ip, ip, #856	; 0x358
 8009d64:	4563      	cmp	r3, ip
 8009d66:	bf08      	it	eq
 8009d68:	f042 0201 	orreq.w	r2, r2, #1
 8009d6c:	f10c 0c18 	add.w	ip, ip, #24
 8009d70:	4563      	cmp	r3, ip
 8009d72:	bf08      	it	eq
 8009d74:	f042 0201 	orreq.w	r2, r2, #1
 8009d78:	f10c 0c18 	add.w	ip, ip, #24
 8009d7c:	4563      	cmp	r3, ip
 8009d7e:	bf08      	it	eq
 8009d80:	f042 0201 	orreq.w	r2, r2, #1
 8009d84:	f10c 0c18 	add.w	ip, ip, #24
 8009d88:	4563      	cmp	r3, ip
 8009d8a:	bf08      	it	eq
 8009d8c:	f042 0201 	orreq.w	r2, r2, #1
 8009d90:	f10c 0c18 	add.w	ip, ip, #24
 8009d94:	4563      	cmp	r3, ip
 8009d96:	bf08      	it	eq
 8009d98:	f042 0201 	orreq.w	r2, r2, #1
 8009d9c:	f10c 0c18 	add.w	ip, ip, #24
 8009da0:	4563      	cmp	r3, ip
 8009da2:	bf08      	it	eq
 8009da4:	f042 0201 	orreq.w	r2, r2, #1
 8009da8:	f10c 0c18 	add.w	ip, ip, #24
 8009dac:	4563      	cmp	r3, ip
 8009dae:	bf08      	it	eq
 8009db0:	f042 0201 	orreq.w	r2, r2, #1
 8009db4:	b91a      	cbnz	r2, 8009dbe <HAL_DMA_IRQHandler+0xca>
 8009db6:	4a72      	ldr	r2, [pc, #456]	; (8009f80 <HAL_DMA_IRQHandler+0x28c>)
 8009db8:	4293      	cmp	r3, r2
 8009dba:	f040 824b 	bne.w	800a254 <HAL_DMA_IRQHandler+0x560>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009dbe:	6df1      	ldr	r1, [r6, #92]	; 0x5c
 8009dc0:	2208      	movs	r2, #8
 8009dc2:	f001 0c1f 	and.w	ip, r1, #31
 8009dc6:	fa02 f20c 	lsl.w	r2, r2, ip
 8009dca:	4217      	tst	r7, r2
 8009dcc:	f040 817d 	bne.w	800a0ca <HAL_DMA_IRQHandler+0x3d6>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009dd0:	fa27 f20c 	lsr.w	r2, r7, ip
 8009dd4:	07d2      	lsls	r2, r2, #31
 8009dd6:	d50a      	bpl.n	8009dee <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8009dd8:	695a      	ldr	r2, [r3, #20]
 8009dda:	0612      	lsls	r2, r2, #24
 8009ddc:	d507      	bpl.n	8009dee <HAL_DMA_IRQHandler+0xfa>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009dde:	2201      	movs	r2, #1
 8009de0:	fa02 f20c 	lsl.w	r2, r2, ip
 8009de4:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009de6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009de8:	f042 0202 	orr.w	r2, r2, #2
 8009dec:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009dee:	f04f 0e04 	mov.w	lr, #4
 8009df2:	fa0e fe0c 	lsl.w	lr, lr, ip
 8009df6:	ea1e 0f07 	tst.w	lr, r7
 8009dfa:	d05a      	beq.n	8009eb2 <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8009dfc:	2800      	cmp	r0, #0
 8009dfe:	d14f      	bne.n	8009ea0 <HAL_DMA_IRQHandler+0x1ac>
 8009e00:	4a60      	ldr	r2, [pc, #384]	; (8009f84 <HAL_DMA_IRQHandler+0x290>)
 8009e02:	f8df 8184 	ldr.w	r8, [pc, #388]	; 8009f88 <HAL_DMA_IRQHandler+0x294>
 8009e06:	4543      	cmp	r3, r8
 8009e08:	bf18      	it	ne
 8009e0a:	4293      	cmpne	r3, r2
 8009e0c:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8009e10:	bf0c      	ite	eq
 8009e12:	2201      	moveq	r2, #1
 8009e14:	2200      	movne	r2, #0
 8009e16:	4543      	cmp	r3, r8
 8009e18:	bf08      	it	eq
 8009e1a:	f042 0201 	orreq.w	r2, r2, #1
 8009e1e:	f108 0818 	add.w	r8, r8, #24
 8009e22:	4543      	cmp	r3, r8
 8009e24:	bf08      	it	eq
 8009e26:	f042 0201 	orreq.w	r2, r2, #1
 8009e2a:	f108 0818 	add.w	r8, r8, #24
 8009e2e:	4543      	cmp	r3, r8
 8009e30:	bf08      	it	eq
 8009e32:	f042 0201 	orreq.w	r2, r2, #1
 8009e36:	f108 0818 	add.w	r8, r8, #24
 8009e3a:	4543      	cmp	r3, r8
 8009e3c:	bf08      	it	eq
 8009e3e:	f042 0201 	orreq.w	r2, r2, #1
 8009e42:	f508 7856 	add.w	r8, r8, #856	; 0x358
 8009e46:	4543      	cmp	r3, r8
 8009e48:	bf08      	it	eq
 8009e4a:	f042 0201 	orreq.w	r2, r2, #1
 8009e4e:	f108 0818 	add.w	r8, r8, #24
 8009e52:	4543      	cmp	r3, r8
 8009e54:	bf08      	it	eq
 8009e56:	f042 0201 	orreq.w	r2, r2, #1
 8009e5a:	f108 0818 	add.w	r8, r8, #24
 8009e5e:	4543      	cmp	r3, r8
 8009e60:	bf08      	it	eq
 8009e62:	f042 0201 	orreq.w	r2, r2, #1
 8009e66:	f108 0818 	add.w	r8, r8, #24
 8009e6a:	4543      	cmp	r3, r8
 8009e6c:	bf08      	it	eq
 8009e6e:	f042 0201 	orreq.w	r2, r2, #1
 8009e72:	f108 0818 	add.w	r8, r8, #24
 8009e76:	4543      	cmp	r3, r8
 8009e78:	bf08      	it	eq
 8009e7a:	f042 0201 	orreq.w	r2, r2, #1
 8009e7e:	f108 0818 	add.w	r8, r8, #24
 8009e82:	4543      	cmp	r3, r8
 8009e84:	bf08      	it	eq
 8009e86:	f042 0201 	orreq.w	r2, r2, #1
 8009e8a:	f108 0818 	add.w	r8, r8, #24
 8009e8e:	4543      	cmp	r3, r8
 8009e90:	bf08      	it	eq
 8009e92:	f042 0201 	orreq.w	r2, r2, #1
 8009e96:	b91a      	cbnz	r2, 8009ea0 <HAL_DMA_IRQHandler+0x1ac>
 8009e98:	4a39      	ldr	r2, [pc, #228]	; (8009f80 <HAL_DMA_IRQHandler+0x28c>)
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	f040 8214 	bne.w	800a2c8 <HAL_DMA_IRQHandler+0x5d4>
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	0792      	lsls	r2, r2, #30
 8009ea4:	d505      	bpl.n	8009eb2 <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009ea6:	f8c4 e008 	str.w	lr, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009eaa:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8009eac:	f042 0204 	orr.w	r2, r2, #4
 8009eb0:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009eb2:	2210      	movs	r2, #16
 8009eb4:	fa02 fc0c 	lsl.w	ip, r2, ip
 8009eb8:	ea1c 0f07 	tst.w	ip, r7
 8009ebc:	d069      	beq.n	8009f92 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8009ebe:	2800      	cmp	r0, #0
 8009ec0:	d145      	bne.n	8009f4e <HAL_DMA_IRQHandler+0x25a>
 8009ec2:	4a30      	ldr	r2, [pc, #192]	; (8009f84 <HAL_DMA_IRQHandler+0x290>)
 8009ec4:	4830      	ldr	r0, [pc, #192]	; (8009f88 <HAL_DMA_IRQHandler+0x294>)
 8009ec6:	4283      	cmp	r3, r0
 8009ec8:	bf18      	it	ne
 8009eca:	4293      	cmpne	r3, r2
 8009ecc:	f100 0030 	add.w	r0, r0, #48	; 0x30
 8009ed0:	bf0c      	ite	eq
 8009ed2:	2201      	moveq	r2, #1
 8009ed4:	2200      	movne	r2, #0
 8009ed6:	4283      	cmp	r3, r0
 8009ed8:	bf08      	it	eq
 8009eda:	f042 0201 	orreq.w	r2, r2, #1
 8009ede:	3018      	adds	r0, #24
 8009ee0:	4283      	cmp	r3, r0
 8009ee2:	bf08      	it	eq
 8009ee4:	f042 0201 	orreq.w	r2, r2, #1
 8009ee8:	3018      	adds	r0, #24
 8009eea:	4283      	cmp	r3, r0
 8009eec:	bf08      	it	eq
 8009eee:	f042 0201 	orreq.w	r2, r2, #1
 8009ef2:	3018      	adds	r0, #24
 8009ef4:	4283      	cmp	r3, r0
 8009ef6:	bf08      	it	eq
 8009ef8:	f042 0201 	orreq.w	r2, r2, #1
 8009efc:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8009f00:	4283      	cmp	r3, r0
 8009f02:	bf08      	it	eq
 8009f04:	f042 0201 	orreq.w	r2, r2, #1
 8009f08:	3018      	adds	r0, #24
 8009f0a:	4283      	cmp	r3, r0
 8009f0c:	bf08      	it	eq
 8009f0e:	f042 0201 	orreq.w	r2, r2, #1
 8009f12:	3018      	adds	r0, #24
 8009f14:	4283      	cmp	r3, r0
 8009f16:	bf08      	it	eq
 8009f18:	f042 0201 	orreq.w	r2, r2, #1
 8009f1c:	3018      	adds	r0, #24
 8009f1e:	4283      	cmp	r3, r0
 8009f20:	bf08      	it	eq
 8009f22:	f042 0201 	orreq.w	r2, r2, #1
 8009f26:	3018      	adds	r0, #24
 8009f28:	4283      	cmp	r3, r0
 8009f2a:	bf08      	it	eq
 8009f2c:	f042 0201 	orreq.w	r2, r2, #1
 8009f30:	3018      	adds	r0, #24
 8009f32:	4283      	cmp	r3, r0
 8009f34:	bf08      	it	eq
 8009f36:	f042 0201 	orreq.w	r2, r2, #1
 8009f3a:	3018      	adds	r0, #24
 8009f3c:	4283      	cmp	r3, r0
 8009f3e:	bf08      	it	eq
 8009f40:	f042 0201 	orreq.w	r2, r2, #1
 8009f44:	b91a      	cbnz	r2, 8009f4e <HAL_DMA_IRQHandler+0x25a>
 8009f46:	4a0e      	ldr	r2, [pc, #56]	; (8009f80 <HAL_DMA_IRQHandler+0x28c>)
 8009f48:	4293      	cmp	r3, r2
 8009f4a:	f040 81c5 	bne.w	800a2d8 <HAL_DMA_IRQHandler+0x5e4>
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	0712      	lsls	r2, r2, #28
 8009f52:	d51e      	bpl.n	8009f92 <HAL_DMA_IRQHandler+0x29e>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009f54:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	0352      	lsls	r2, r2, #13
 8009f5c:	f100 814e 	bmi.w	800a1fc <HAL_DMA_IRQHandler+0x508>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8009f60:	681a      	ldr	r2, [r3, #0]
 8009f62:	05d2      	lsls	r2, r2, #23
 8009f64:	d403      	bmi.n	8009f6e <HAL_DMA_IRQHandler+0x27a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009f66:	681a      	ldr	r2, [r3, #0]
 8009f68:	f022 0208 	bic.w	r2, r2, #8
 8009f6c:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8009f6e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8009f70:	b17b      	cbz	r3, 8009f92 <HAL_DMA_IRQHandler+0x29e>
 8009f72:	e00b      	b.n	8009f8c <HAL_DMA_IRQHandler+0x298>
 8009f74:	24000314 	.word	0x24000314
 8009f78:	40020028 	.word	0x40020028
 8009f7c:	40020010 	.word	0x40020010
 8009f80:	400204b8 	.word	0x400204b8
 8009f84:	40020058 	.word	0x40020058
 8009f88:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 8009f8c:	4630      	mov	r0, r6
 8009f8e:	4798      	blx	r3
 8009f90:	6df1      	ldr	r1, [r6, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8009f92:	f001 011f 	and.w	r1, r1, #31
 8009f96:	2020      	movs	r0, #32
 8009f98:	4088      	lsls	r0, r1
 8009f9a:	4238      	tst	r0, r7
 8009f9c:	d066      	beq.n	800a06c <HAL_DMA_IRQHandler+0x378>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009f9e:	6832      	ldr	r2, [r6, #0]
 8009fa0:	4ba4      	ldr	r3, [pc, #656]	; (800a234 <HAL_DMA_IRQHandler+0x540>)
 8009fa2:	4fa5      	ldr	r7, [pc, #660]	; (800a238 <HAL_DMA_IRQHandler+0x544>)
 8009fa4:	42ba      	cmp	r2, r7
 8009fa6:	bf18      	it	ne
 8009fa8:	429a      	cmpne	r2, r3
 8009faa:	f107 0718 	add.w	r7, r7, #24
 8009fae:	bf0c      	ite	eq
 8009fb0:	2301      	moveq	r3, #1
 8009fb2:	2300      	movne	r3, #0
 8009fb4:	42ba      	cmp	r2, r7
 8009fb6:	bf08      	it	eq
 8009fb8:	f043 0301 	orreq.w	r3, r3, #1
 8009fbc:	3718      	adds	r7, #24
 8009fbe:	42ba      	cmp	r2, r7
 8009fc0:	bf08      	it	eq
 8009fc2:	f043 0301 	orreq.w	r3, r3, #1
 8009fc6:	3718      	adds	r7, #24
 8009fc8:	42ba      	cmp	r2, r7
 8009fca:	bf08      	it	eq
 8009fcc:	f043 0301 	orreq.w	r3, r3, #1
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	42ba      	cmp	r2, r7
 8009fd4:	bf08      	it	eq
 8009fd6:	f043 0301 	orreq.w	r3, r3, #1
 8009fda:	3718      	adds	r7, #24
 8009fdc:	42ba      	cmp	r2, r7
 8009fde:	bf08      	it	eq
 8009fe0:	f043 0301 	orreq.w	r3, r3, #1
 8009fe4:	3718      	adds	r7, #24
 8009fe6:	42ba      	cmp	r2, r7
 8009fe8:	bf08      	it	eq
 8009fea:	f043 0301 	orreq.w	r3, r3, #1
 8009fee:	f507 7756 	add.w	r7, r7, #856	; 0x358
 8009ff2:	42ba      	cmp	r2, r7
 8009ff4:	bf08      	it	eq
 8009ff6:	f043 0301 	orreq.w	r3, r3, #1
 8009ffa:	3718      	adds	r7, #24
 8009ffc:	42ba      	cmp	r2, r7
 8009ffe:	bf08      	it	eq
 800a000:	f043 0301 	orreq.w	r3, r3, #1
 800a004:	3718      	adds	r7, #24
 800a006:	42ba      	cmp	r2, r7
 800a008:	bf08      	it	eq
 800a00a:	f043 0301 	orreq.w	r3, r3, #1
 800a00e:	3718      	adds	r7, #24
 800a010:	42ba      	cmp	r2, r7
 800a012:	bf08      	it	eq
 800a014:	f043 0301 	orreq.w	r3, r3, #1
 800a018:	3718      	adds	r7, #24
 800a01a:	42ba      	cmp	r2, r7
 800a01c:	bf08      	it	eq
 800a01e:	f043 0301 	orreq.w	r3, r3, #1
 800a022:	3718      	adds	r7, #24
 800a024:	42ba      	cmp	r2, r7
 800a026:	bf08      	it	eq
 800a028:	f043 0301 	orreq.w	r3, r3, #1
 800a02c:	3718      	adds	r7, #24
 800a02e:	42ba      	cmp	r2, r7
 800a030:	bf08      	it	eq
 800a032:	f043 0301 	orreq.w	r3, r3, #1
 800a036:	b91b      	cbnz	r3, 800a040 <HAL_DMA_IRQHandler+0x34c>
 800a038:	4b80      	ldr	r3, [pc, #512]	; (800a23c <HAL_DMA_IRQHandler+0x548>)
 800a03a:	429a      	cmp	r2, r3
 800a03c:	f040 8161 	bne.w	800a302 <HAL_DMA_IRQHandler+0x60e>
 800a040:	6813      	ldr	r3, [r2, #0]
 800a042:	06df      	lsls	r7, r3, #27
 800a044:	d512      	bpl.n	800a06c <HAL_DMA_IRQHandler+0x378>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a046:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a048:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 800a04c:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a04e:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 800a050:	f000 80b6 	beq.w	800a1c0 <HAL_DMA_IRQHandler+0x4cc>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a054:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a058:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800a05a:	f000 80d8 	beq.w	800a20e <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a05e:	031f      	lsls	r7, r3, #12
 800a060:	f140 80e3 	bpl.w	800a22a <HAL_DMA_IRQHandler+0x536>
          if(hdma->XferCpltCallback != NULL)
 800a064:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 800a066:	b10b      	cbz	r3, 800a06c <HAL_DMA_IRQHandler+0x378>
            hdma->XferCpltCallback(hdma);
 800a068:	4630      	mov	r0, r6
 800a06a:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a06c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 80c1 	beq.w	800a1f6 <HAL_DMA_IRQHandler+0x502>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800a074:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800a076:	07dc      	lsls	r4, r3, #31
 800a078:	d51e      	bpl.n	800a0b8 <HAL_DMA_IRQHandler+0x3c4>
        __HAL_DMA_DISABLE(hdma);
 800a07a:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 800a07c:	2104      	movs	r1, #4
 800a07e:	f886 1035 	strb.w	r1, [r6, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 800a082:	496f      	ldr	r1, [pc, #444]	; (800a240 <HAL_DMA_IRQHandler+0x54c>)
        __HAL_DMA_DISABLE(hdma);
 800a084:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a086:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 800a08a:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 800a08e:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 800a090:	6013      	str	r3, [r2, #0]
 800a092:	e002      	b.n	800a09a <HAL_DMA_IRQHandler+0x3a6>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800a094:	6813      	ldr	r3, [r2, #0]
 800a096:	07d8      	lsls	r0, r3, #31
 800a098:	d504      	bpl.n	800a0a4 <HAL_DMA_IRQHandler+0x3b0>
          if (++count > timeout)
 800a09a:	9b01      	ldr	r3, [sp, #4]
 800a09c:	3301      	adds	r3, #1
 800a09e:	428b      	cmp	r3, r1
 800a0a0:	9301      	str	r3, [sp, #4]
 800a0a2:	d9f7      	bls.n	800a094 <HAL_DMA_IRQHandler+0x3a0>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800a0a4:	6813      	ldr	r3, [r2, #0]
 800a0a6:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 800a0a8:	bf4c      	ite	mi
 800a0aa:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 800a0ac:	2301      	movpl	r3, #1
 800a0ae:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 800a0b8:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	f000 809b 	beq.w	800a1f6 <HAL_DMA_IRQHandler+0x502>
          hdma->XferCpltCallback(hdma);
 800a0c0:	4630      	mov	r0, r6
}
 800a0c2:	b002      	add	sp, #8
 800a0c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 800a0c8:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 800a0ca:	f8d3 e000 	ldr.w	lr, [r3]
 800a0ce:	f01e 0f04 	tst.w	lr, #4
 800a0d2:	d00a      	beq.n	800a0ea <HAL_DMA_IRQHandler+0x3f6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 800a0d4:	f8d3 e000 	ldr.w	lr, [r3]
 800a0d8:	f02e 0e04 	bic.w	lr, lr, #4
 800a0dc:	f8c3 e000 	str.w	lr, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 800a0e0:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a0e2:	6d72      	ldr	r2, [r6, #84]	; 0x54
 800a0e4:	f042 0201 	orr.w	r2, r2, #1
 800a0e8:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a0ea:	fa27 f20c 	lsr.w	r2, r7, ip
 800a0ee:	07d2      	lsls	r2, r2, #31
 800a0f0:	f57f ae7d 	bpl.w	8009dee <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800a0f4:	4a53      	ldr	r2, [pc, #332]	; (800a244 <HAL_DMA_IRQHandler+0x550>)
 800a0f6:	f8df e150 	ldr.w	lr, [pc, #336]	; 800a248 <HAL_DMA_IRQHandler+0x554>
 800a0fa:	4573      	cmp	r3, lr
 800a0fc:	bf18      	it	ne
 800a0fe:	4293      	cmpne	r3, r2
 800a100:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800a104:	bf0c      	ite	eq
 800a106:	2201      	moveq	r2, #1
 800a108:	2200      	movne	r2, #0
 800a10a:	4573      	cmp	r3, lr
 800a10c:	bf08      	it	eq
 800a10e:	f042 0201 	orreq.w	r2, r2, #1
 800a112:	f10e 0e18 	add.w	lr, lr, #24
 800a116:	4573      	cmp	r3, lr
 800a118:	bf08      	it	eq
 800a11a:	f042 0201 	orreq.w	r2, r2, #1
 800a11e:	f10e 0e18 	add.w	lr, lr, #24
 800a122:	4573      	cmp	r3, lr
 800a124:	bf08      	it	eq
 800a126:	f042 0201 	orreq.w	r2, r2, #1
 800a12a:	f10e 0e18 	add.w	lr, lr, #24
 800a12e:	4573      	cmp	r3, lr
 800a130:	bf08      	it	eq
 800a132:	f042 0201 	orreq.w	r2, r2, #1
 800a136:	f50e 7e56 	add.w	lr, lr, #856	; 0x358
 800a13a:	4573      	cmp	r3, lr
 800a13c:	bf08      	it	eq
 800a13e:	f042 0201 	orreq.w	r2, r2, #1
 800a142:	f10e 0e18 	add.w	lr, lr, #24
 800a146:	4573      	cmp	r3, lr
 800a148:	bf08      	it	eq
 800a14a:	f042 0201 	orreq.w	r2, r2, #1
 800a14e:	f10e 0e18 	add.w	lr, lr, #24
 800a152:	4573      	cmp	r3, lr
 800a154:	bf08      	it	eq
 800a156:	f042 0201 	orreq.w	r2, r2, #1
 800a15a:	f10e 0e18 	add.w	lr, lr, #24
 800a15e:	4573      	cmp	r3, lr
 800a160:	bf08      	it	eq
 800a162:	f042 0201 	orreq.w	r2, r2, #1
 800a166:	f10e 0e18 	add.w	lr, lr, #24
 800a16a:	4573      	cmp	r3, lr
 800a16c:	bf08      	it	eq
 800a16e:	f042 0201 	orreq.w	r2, r2, #1
 800a172:	f10e 0e18 	add.w	lr, lr, #24
 800a176:	4573      	cmp	r3, lr
 800a178:	bf08      	it	eq
 800a17a:	f042 0201 	orreq.w	r2, r2, #1
 800a17e:	f10e 0e18 	add.w	lr, lr, #24
 800a182:	4573      	cmp	r3, lr
 800a184:	bf08      	it	eq
 800a186:	f042 0201 	orreq.w	r2, r2, #1
 800a18a:	f10e 0e18 	add.w	lr, lr, #24
 800a18e:	4573      	cmp	r3, lr
 800a190:	bf08      	it	eq
 800a192:	f042 0201 	orreq.w	r2, r2, #1
 800a196:	2a00      	cmp	r2, #0
 800a198:	f47f ae1e 	bne.w	8009dd8 <HAL_DMA_IRQHandler+0xe4>
 800a19c:	2800      	cmp	r0, #0
 800a19e:	f47f ae1b 	bne.w	8009dd8 <HAL_DMA_IRQHandler+0xe4>
 800a1a2:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a1a4:	2204      	movs	r2, #4
 800a1a6:	fa02 f20c 	lsl.w	r2, r2, ip
 800a1aa:	423a      	tst	r2, r7
 800a1ac:	f040 808c 	bne.w	800a2c8 <HAL_DMA_IRQHandler+0x5d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a1b0:	2210      	movs	r2, #16
 800a1b2:	fa02 fc0c 	lsl.w	ip, r2, ip
 800a1b6:	ea17 0f0c 	tst.w	r7, ip
 800a1ba:	f43f aeea 	beq.w	8009f92 <HAL_DMA_IRQHandler+0x29e>
 800a1be:	e680      	b.n	8009ec2 <HAL_DMA_IRQHandler+0x1ce>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a1c0:	f023 0316 	bic.w	r3, r3, #22
 800a1c4:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800a1c6:	6953      	ldr	r3, [r2, #20]
 800a1c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1cc:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a1ce:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d03b      	beq.n	800a24c <HAL_DMA_IRQHandler+0x558>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800a1d4:	6813      	ldr	r3, [r2, #0]
 800a1d6:	f023 0308 	bic.w	r3, r3, #8
 800a1da:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a1dc:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 800a1de:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 800a1e0:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a1e2:	408b      	lsls	r3, r1
 800a1e4:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 800a1e6:	6d33      	ldr	r3, [r6, #80]	; 0x50
          hdma->State = HAL_DMA_STATE_READY;
 800a1e8:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800a1ec:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	f47f af65 	bne.w	800a0c0 <HAL_DMA_IRQHandler+0x3cc>
}
 800a1f6:	b002      	add	sp, #8
 800a1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	0318      	lsls	r0, r3, #12
 800a200:	f57f aeb5 	bpl.w	8009f6e <HAL_DMA_IRQHandler+0x27a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800a204:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a206:	2b00      	cmp	r3, #0
 800a208:	f47f aec0 	bne.w	8009f8c <HAL_DMA_IRQHandler+0x298>
 800a20c:	e6c1      	b.n	8009f92 <HAL_DMA_IRQHandler+0x29e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800a20e:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800a212:	f47f af27 	bne.w	800a064 <HAL_DMA_IRQHandler+0x370>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800a216:	6811      	ldr	r1, [r2, #0]
 800a218:	f021 0110 	bic.w	r1, r1, #16
 800a21c:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 800a21e:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 800a220:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 800a224:	f886 2035 	strb.w	r2, [r6, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 800a228:	e71c      	b.n	800a064 <HAL_DMA_IRQHandler+0x370>
            if(hdma->XferM1CpltCallback != NULL)
 800a22a:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f47f af1b 	bne.w	800a068 <HAL_DMA_IRQHandler+0x374>
 800a232:	e71b      	b.n	800a06c <HAL_DMA_IRQHandler+0x378>
 800a234:	40020010 	.word	0x40020010
 800a238:	40020028 	.word	0x40020028
 800a23c:	400204b8 	.word	0x400204b8
 800a240:	1b4e81b5 	.word	0x1b4e81b5
 800a244:	40020058 	.word	0x40020058
 800a248:	40020040 	.word	0x40020040
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a24c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d1c0      	bne.n	800a1d4 <HAL_DMA_IRQHandler+0x4e0>
 800a252:	e7c3      	b.n	800a1dc <HAL_DMA_IRQHandler+0x4e8>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800a254:	4a4b      	ldr	r2, [pc, #300]	; (800a384 <HAL_DMA_IRQHandler+0x690>)
 800a256:	484c      	ldr	r0, [pc, #304]	; (800a388 <HAL_DMA_IRQHandler+0x694>)
 800a258:	4283      	cmp	r3, r0
 800a25a:	bf18      	it	ne
 800a25c:	4293      	cmpne	r3, r2
 800a25e:	f100 0014 	add.w	r0, r0, #20
 800a262:	bf0c      	ite	eq
 800a264:	2201      	moveq	r2, #1
 800a266:	2200      	movne	r2, #0
 800a268:	4283      	cmp	r3, r0
 800a26a:	bf08      	it	eq
 800a26c:	f042 0201 	orreq.w	r2, r2, #1
 800a270:	3014      	adds	r0, #20
 800a272:	4283      	cmp	r3, r0
 800a274:	bf08      	it	eq
 800a276:	f042 0201 	orreq.w	r2, r2, #1
 800a27a:	3014      	adds	r0, #20
 800a27c:	4283      	cmp	r3, r0
 800a27e:	bf08      	it	eq
 800a280:	f042 0201 	orreq.w	r2, r2, #1
 800a284:	3014      	adds	r0, #20
 800a286:	4283      	cmp	r3, r0
 800a288:	bf08      	it	eq
 800a28a:	f042 0201 	orreq.w	r2, r2, #1
 800a28e:	3014      	adds	r0, #20
 800a290:	4283      	cmp	r3, r0
 800a292:	bf08      	it	eq
 800a294:	f042 0201 	orreq.w	r2, r2, #1
 800a298:	b912      	cbnz	r2, 800a2a0 <HAL_DMA_IRQHandler+0x5ac>
 800a29a:	4a3c      	ldr	r2, [pc, #240]	; (800a38c <HAL_DMA_IRQHandler+0x698>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d1aa      	bne.n	800a1f6 <HAL_DMA_IRQHandler+0x502>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a2a0:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 800a2a2:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800a2a4:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800a2a6:	f000 001f 	and.w	r0, r0, #31
 800a2aa:	4085      	lsls	r5, r0
 800a2ac:	420d      	tst	r5, r1
 800a2ae:	d018      	beq.n	800a2e2 <HAL_DMA_IRQHandler+0x5ee>
 800a2b0:	0757      	lsls	r7, r2, #29
 800a2b2:	d516      	bpl.n	800a2e2 <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2b4:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800a2b6:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2b8:	d547      	bpl.n	800a34a <HAL_DMA_IRQHandler+0x656>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a2ba:	03d1      	lsls	r1, r2, #15
 800a2bc:	d44b      	bmi.n	800a356 <HAL_DMA_IRQHandler+0x662>
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a2be:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	f47f aefd 	bne.w	800a0c0 <HAL_DMA_IRQHandler+0x3cc>
 800a2c6:	e796      	b.n	800a1f6 <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 800a2c8:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800a2ca:	2210      	movs	r2, #16
 800a2cc:	fa02 fc0c 	lsl.w	ip, r2, ip
 800a2d0:	ea17 0f0c 	tst.w	r7, ip
 800a2d4:	f43f ae5d 	beq.w	8009f92 <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	0750      	lsls	r0, r2, #29
 800a2dc:	f57f ae59 	bpl.w	8009f92 <HAL_DMA_IRQHandler+0x29e>
 800a2e0:	e638      	b.n	8009f54 <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800a2e2:	2502      	movs	r5, #2
 800a2e4:	4085      	lsls	r5, r0
 800a2e6:	420d      	tst	r5, r1
 800a2e8:	d010      	beq.n	800a30c <HAL_DMA_IRQHandler+0x618>
 800a2ea:	0797      	lsls	r7, r2, #30
 800a2ec:	d50e      	bpl.n	800a30c <HAL_DMA_IRQHandler+0x618>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800a2ee:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800a2f0:	0414      	lsls	r4, r2, #16
 800a2f2:	d535      	bpl.n	800a360 <HAL_DMA_IRQHandler+0x66c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800a2f4:	03d0      	lsls	r0, r2, #15
 800a2f6:	d43f      	bmi.n	800a378 <HAL_DMA_IRQHandler+0x684>
          if(hdma->XferM1CpltCallback != NULL)
 800a2f8:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f47f aee0 	bne.w	800a0c0 <HAL_DMA_IRQHandler+0x3cc>
 800a300:	e779      	b.n	800a1f6 <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800a302:	6813      	ldr	r3, [r2, #0]
 800a304:	079b      	lsls	r3, r3, #30
 800a306:	f57f aeb1 	bpl.w	800a06c <HAL_DMA_IRQHandler+0x378>
 800a30a:	e69c      	b.n	800a046 <HAL_DMA_IRQHandler+0x352>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800a30c:	2508      	movs	r5, #8
 800a30e:	4085      	lsls	r5, r0
 800a310:	420d      	tst	r5, r1
 800a312:	f43f af70 	beq.w	800a1f6 <HAL_DMA_IRQHandler+0x502>
 800a316:	0711      	lsls	r1, r2, #28
 800a318:	f57f af6d 	bpl.w	800a1f6 <HAL_DMA_IRQHandler+0x502>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a31c:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 800a31e:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a320:	f022 020e 	bic.w	r2, r2, #14
 800a324:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a326:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 800a328:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800a32a:	fa03 f000 	lsl.w	r0, r3, r0
 800a32e:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a330:	6573      	str	r3, [r6, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 800a332:	f886 1034 	strb.w	r1, [r6, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800a336:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 800a33a:	2a00      	cmp	r2, #0
 800a33c:	f43f af5b 	beq.w	800a1f6 <HAL_DMA_IRQHandler+0x502>
        hdma->XferErrorCallback(hdma);
 800a340:	4630      	mov	r0, r6
}
 800a342:	b002      	add	sp, #8
 800a344:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 800a348:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a34a:	0692      	lsls	r2, r2, #26
 800a34c:	d403      	bmi.n	800a356 <HAL_DMA_IRQHandler+0x662>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	f022 0204 	bic.w	r2, r2, #4
 800a354:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 800a356:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800a358:	2b00      	cmp	r3, #0
 800a35a:	f47f aeb1 	bne.w	800a0c0 <HAL_DMA_IRQHandler+0x3cc>
 800a35e:	e74a      	b.n	800a1f6 <HAL_DMA_IRQHandler+0x502>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800a360:	f012 0220 	ands.w	r2, r2, #32
 800a364:	d108      	bne.n	800a378 <HAL_DMA_IRQHandler+0x684>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a366:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800a368:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a36a:	f021 010a 	bic.w	r1, r1, #10
 800a36e:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 800a370:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800a374:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 800a378:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	f47f aea0 	bne.w	800a0c0 <HAL_DMA_IRQHandler+0x3cc>
 800a380:	e739      	b.n	800a1f6 <HAL_DMA_IRQHandler+0x502>
 800a382:	bf00      	nop
 800a384:	58025408 	.word	0x58025408
 800a388:	5802541c 	.word	0x5802541c
 800a38c:	58025494 	.word	0x58025494

0800a390 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a394:	680c      	ldr	r4, [r1, #0]
{
 800a396:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a398:	2c00      	cmp	r4, #0
 800a39a:	f000 80a7 	beq.w	800a4ec <HAL_GPIO_Init+0x15c>
 800a39e:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3a2:	4f8a      	ldr	r7, [pc, #552]	; (800a5cc <HAL_GPIO_Init+0x23c>)
  uint32_t position = 0x00U;
 800a3a4:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a3a6:	2201      	movs	r2, #1
 800a3a8:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 800a3aa:	ea12 0e04 	ands.w	lr, r2, r4
 800a3ae:	f000 8096 	beq.w	800a4de <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a3b2:	684d      	ldr	r5, [r1, #4]
 800a3b4:	f005 0903 	and.w	r9, r5, #3
 800a3b8:	f109 36ff 	add.w	r6, r9, #4294967295
 800a3bc:	2e01      	cmp	r6, #1
 800a3be:	f240 8098 	bls.w	800a4f2 <HAL_GPIO_Init+0x162>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a3c2:	f1b9 0f03 	cmp.w	r9, #3
 800a3c6:	f040 80d2 	bne.w	800a56e <HAL_GPIO_Init+0x1de>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a3ca:	fa09 f20c 	lsl.w	r2, r9, ip
 800a3ce:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 800a3d2:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a3d4:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a3d8:	ea06 0608 	and.w	r6, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a3dc:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 800a3e0:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a3e2:	d07c      	beq.n	800a4de <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3e4:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 800a3e8:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a3ec:	f003 0903 	and.w	r9, r3, #3
 800a3f0:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3f2:	f042 0202 	orr.w	r2, r2, #2
 800a3f6:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a3fa:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3fe:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800a402:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 800a406:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a40a:	fa06 f609 	lsl.w	r6, r6, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a40e:	f002 0202 	and.w	r2, r2, #2
 800a412:	9201      	str	r2, [sp, #4]
 800a414:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800a416:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a41a:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a41e:	4e6c      	ldr	r6, [pc, #432]	; (800a5d0 <HAL_GPIO_Init+0x240>)
 800a420:	42b0      	cmp	r0, r6
 800a422:	d028      	beq.n	800a476 <HAL_GPIO_Init+0xe6>
 800a424:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800a428:	42b0      	cmp	r0, r6
 800a42a:	f000 80ac 	beq.w	800a586 <HAL_GPIO_Init+0x1f6>
 800a42e:	4e69      	ldr	r6, [pc, #420]	; (800a5d4 <HAL_GPIO_Init+0x244>)
 800a430:	42b0      	cmp	r0, r6
 800a432:	f000 80ad 	beq.w	800a590 <HAL_GPIO_Init+0x200>
 800a436:	4e68      	ldr	r6, [pc, #416]	; (800a5d8 <HAL_GPIO_Init+0x248>)
 800a438:	42b0      	cmp	r0, r6
 800a43a:	f000 809f 	beq.w	800a57c <HAL_GPIO_Init+0x1ec>
 800a43e:	4e67      	ldr	r6, [pc, #412]	; (800a5dc <HAL_GPIO_Init+0x24c>)
 800a440:	42b0      	cmp	r0, r6
 800a442:	f000 80af 	beq.w	800a5a4 <HAL_GPIO_Init+0x214>
 800a446:	4e66      	ldr	r6, [pc, #408]	; (800a5e0 <HAL_GPIO_Init+0x250>)
 800a448:	42b0      	cmp	r0, r6
 800a44a:	f000 80b0 	beq.w	800a5ae <HAL_GPIO_Init+0x21e>
 800a44e:	4e65      	ldr	r6, [pc, #404]	; (800a5e4 <HAL_GPIO_Init+0x254>)
 800a450:	42b0      	cmp	r0, r6
 800a452:	f000 80a2 	beq.w	800a59a <HAL_GPIO_Init+0x20a>
 800a456:	4e64      	ldr	r6, [pc, #400]	; (800a5e8 <HAL_GPIO_Init+0x258>)
 800a458:	42b0      	cmp	r0, r6
 800a45a:	f000 80ad 	beq.w	800a5b8 <HAL_GPIO_Init+0x228>
 800a45e:	4e63      	ldr	r6, [pc, #396]	; (800a5ec <HAL_GPIO_Init+0x25c>)
 800a460:	42b0      	cmp	r0, r6
 800a462:	f000 80ae 	beq.w	800a5c2 <HAL_GPIO_Init+0x232>
 800a466:	4e62      	ldr	r6, [pc, #392]	; (800a5f0 <HAL_GPIO_Init+0x260>)
 800a468:	42b0      	cmp	r0, r6
 800a46a:	bf0c      	ite	eq
 800a46c:	2609      	moveq	r6, #9
 800a46e:	260a      	movne	r6, #10
 800a470:	fa06 f609 	lsl.w	r6, r6, r9
 800a474:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a476:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a47a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a47e:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800a482:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR1;
 800a486:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 800a488:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a48c:	bf0c      	ite	eq
 800a48e:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a490:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a494:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 800a498:	f8c8 2000 	str.w	r2, [r8]
        temp = EXTI->FTSR1;
 800a49c:	f8d8 2004 	ldr.w	r2, [r8, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 800a4a0:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a4a4:	bf0c      	ite	eq
 800a4a6:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a4a8:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a4ac:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 800a4b0:	f8c8 2004 	str.w	r2, [r8, #4]
        temp = EXTI_CurrentCPU->EMR1;
 800a4b4:	f8d8 2084 	ldr.w	r2, [r8, #132]	; 0x84
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a4b8:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 800a4bc:	bf0c      	ite	eq
 800a4be:	4032      	andeq	r2, r6
          temp |= iocurrent;
 800a4c0:	ea4e 0202 	orrne.w	r2, lr, r2

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a4c4:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a4c6:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 800a4ca:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 800a4ce:	f8d8 2080 	ldr.w	r2, [r8, #128]	; 0x80
        temp &= ~(iocurrent);
 800a4d2:	bf54      	ite	pl
 800a4d4:	4032      	andpl	r2, r6
          temp |= iocurrent;
 800a4d6:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 800a4da:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 800a4de:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a4e0:	f10c 0c02 	add.w	ip, ip, #2
 800a4e4:	fa34 f203 	lsrs.w	r2, r4, r3
 800a4e8:	f47f af5d 	bne.w	800a3a6 <HAL_GPIO_Init+0x16>
  }
}
 800a4ec:	b003      	add	sp, #12
 800a4ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a4f2:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 800a4f6:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a4f8:	fa08 f80c 	lsl.w	r8, r8, ip
 800a4fc:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a500:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a502:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a506:	fa06 f60c 	lsl.w	r6, r6, ip
 800a50a:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 800a50e:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a510:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 800a514:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a518:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a51a:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a51e:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 800a520:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800a522:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a524:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a528:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a52a:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a52e:	fa06 f60c 	lsl.w	r6, r6, ip
 800a532:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 800a536:	fa09 f20c 	lsl.w	r2, r9, ip
 800a53a:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a53c:	f47f af49 	bne.w	800a3d2 <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 800a540:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a544:	f003 0b07 	and.w	fp, r3, #7
 800a548:	260f      	movs	r6, #15
 800a54a:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 800a54e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800a552:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a556:	fa06 f60b 	lsl.w	r6, r6, fp
 800a55a:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a55e:	690e      	ldr	r6, [r1, #16]
 800a560:	fa06 f60b 	lsl.w	r6, r6, fp
 800a564:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 800a568:	f8c9 6020 	str.w	r6, [r9, #32]
 800a56c:	e731      	b.n	800a3d2 <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a56e:	f04f 0803 	mov.w	r8, #3
 800a572:	fa08 f80c 	lsl.w	r8, r8, ip
 800a576:	ea6f 0808 	mvn.w	r8, r8
 800a57a:	e7d2      	b.n	800a522 <HAL_GPIO_Init+0x192>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a57c:	2603      	movs	r6, #3
 800a57e:	fa06 f609 	lsl.w	r6, r6, r9
 800a582:	4332      	orrs	r2, r6
 800a584:	e777      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a586:	2601      	movs	r6, #1
 800a588:	fa06 f609 	lsl.w	r6, r6, r9
 800a58c:	4332      	orrs	r2, r6
 800a58e:	e772      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a590:	2602      	movs	r6, #2
 800a592:	fa06 f609 	lsl.w	r6, r6, r9
 800a596:	4332      	orrs	r2, r6
 800a598:	e76d      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a59a:	2606      	movs	r6, #6
 800a59c:	fa06 f609 	lsl.w	r6, r6, r9
 800a5a0:	4332      	orrs	r2, r6
 800a5a2:	e768      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a5a4:	2604      	movs	r6, #4
 800a5a6:	fa06 f609 	lsl.w	r6, r6, r9
 800a5aa:	4332      	orrs	r2, r6
 800a5ac:	e763      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a5ae:	2605      	movs	r6, #5
 800a5b0:	fa06 f609 	lsl.w	r6, r6, r9
 800a5b4:	4332      	orrs	r2, r6
 800a5b6:	e75e      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a5b8:	2607      	movs	r6, #7
 800a5ba:	fa06 f609 	lsl.w	r6, r6, r9
 800a5be:	4332      	orrs	r2, r6
 800a5c0:	e759      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a5c2:	2608      	movs	r6, #8
 800a5c4:	fa06 f609 	lsl.w	r6, r6, r9
 800a5c8:	4332      	orrs	r2, r6
 800a5ca:	e754      	b.n	800a476 <HAL_GPIO_Init+0xe6>
 800a5cc:	58024400 	.word	0x58024400
 800a5d0:	58020000 	.word	0x58020000
 800a5d4:	58020800 	.word	0x58020800
 800a5d8:	58020c00 	.word	0x58020c00
 800a5dc:	58021000 	.word	0x58021000
 800a5e0:	58021400 	.word	0x58021400
 800a5e4:	58021800 	.word	0x58021800
 800a5e8:	58021c00 	.word	0x58021c00
 800a5ec:	58022000 	.word	0x58022000
 800a5f0:	58022400 	.word	0x58022400

0800a5f4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800a5f4:	6903      	ldr	r3, [r0, #16]
 800a5f6:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800a5f8:	bf14      	ite	ne
 800a5fa:	2001      	movne	r0, #1
 800a5fc:	2000      	moveq	r0, #0
 800a5fe:	4770      	bx	lr

0800a600 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a600:	b902      	cbnz	r2, 800a604 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a602:	0409      	lsls	r1, r1, #16
 800a604:	6181      	str	r1, [r0, #24]
  }
}
 800a606:	4770      	bx	lr

0800a608 <HAL_GPIO_EXTI_IRQHandler>:
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 800a608:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a60c:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 800a610:	4201      	tst	r1, r0
 800a612:	d100      	bne.n	800a616 <HAL_GPIO_EXTI_IRQHandler+0xe>
 800a614:	4770      	bx	lr
{
 800a616:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800a618:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800a61c:	f7f7 fd3c 	bl	8002098 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 800a620:	bd08      	pop	{r3, pc}
 800a622:	bf00      	nop

0800a624 <HAL_HSEM_FreeCallback>:
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop

0800a628 <HAL_HSEM_IRQHandler>:
{
 800a628:	b508      	push	{r3, lr}
  statusreg = HSEM_COMMON->MISR;
 800a62a:	4b05      	ldr	r3, [pc, #20]	; (800a640 <HAL_HSEM_IRQHandler+0x18>)
 800a62c:	68d8      	ldr	r0, [r3, #12]
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800a62e:	681a      	ldr	r2, [r3, #0]
 800a630:	ea22 0200 	bic.w	r2, r2, r0
 800a634:	601a      	str	r2, [r3, #0]
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800a636:	6058      	str	r0, [r3, #4]
  HAL_HSEM_FreeCallback(statusreg);
 800a638:	f7ff fff4 	bl	800a624 <HAL_HSEM_FreeCallback>
}
 800a63c:	bd08      	pop	{r3, pc}
 800a63e:	bf00      	nop
 800a640:	58026500 	.word	0x58026500

0800a644 <HAL_LPTIM_Init>:
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 800a644:	2800      	cmp	r0, #0
 800a646:	d05e      	beq.n	800a706 <HAL_LPTIM_Init+0xc2>
{
 800a648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }
  assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity));
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 800a64a:	f890 3036 	ldrb.w	r3, [r0, #54]	; 0x36
 800a64e:	4604      	mov	r4, r0
 800a650:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a654:	2b00      	cmp	r3, #0
 800a656:	d051      	beq.n	800a6fc <HAL_LPTIM_Init+0xb8>
    HAL_LPTIM_MspInit(hlptim);
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a658:	2302      	movs	r3, #2

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a65a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a65c:	e9d4 1500 	ldrd	r1, r5, [r4]
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 800a660:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a664:	2d01      	cmp	r5, #1
  tmpcfgr = hlptim->Instance->CFGR;
 800a666:	68c8      	ldr	r0, [r1, #12]
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a668:	d03c      	beq.n	800a6e4 <HAL_LPTIM_Init+0xa0>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a66a:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a66e:	d039      	beq.n	800a6e4 <HAL_LPTIM_Init+0xa0>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a670:	6962      	ldr	r2, [r4, #20]
 800a672:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a676:	429a      	cmp	r2, r3
 800a678:	d003      	beq.n	800a682 <HAL_LPTIM_Init+0x3e>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 800a67a:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 800a67e:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
                          LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a682:	68a3      	ldr	r3, [r4, #8]
              hlptim->Init.Clock.Prescaler |
 800a684:	6a26      	ldr	r6, [r4, #32]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a686:	432b      	orrs	r3, r5
              hlptim->Init.Clock.Prescaler |
 800a688:	4333      	orrs	r3, r6
              hlptim->Init.OutputPolarity  |
 800a68a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a68c:	4333      	orrs	r3, r6
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a68e:	4e22      	ldr	r6, [pc, #136]	; (800a718 <HAL_LPTIM_Init+0xd4>)
              hlptim->Init.UpdateMode      |
 800a690:	433b      	orrs	r3, r7
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 800a692:	4006      	ands	r6, r0
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 800a694:	4333      	orrs	r3, r6
              hlptim->Init.CounterSource);

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 800a696:	b1ed      	cbz	r5, 800a6d4 <HAL_LPTIM_Init+0x90>
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 800a698:	2d01      	cmp	r5, #1
 800a69a:	d11f      	bne.n	800a6dc <HAL_LPTIM_Init+0x98>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 800a69c:	e9d4 0503 	ldrd	r0, r5, [r4, #12]
 800a6a0:	4328      	orrs	r0, r5
 800a6a2:	4303      	orrs	r3, r0
                hlptim->Init.UltraLowPowerClock.SampleTime);
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 800a6a4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800a6a8:	4282      	cmp	r2, r0
 800a6aa:	d004      	beq.n	800a6b6 <HAL_LPTIM_Init+0x72>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a6ac:	69a0      	ldr	r0, [r4, #24]
 800a6ae:	4302      	orrs	r2, r0
                hlptim->Init.Trigger.ActiveEdge |
 800a6b0:	69e0      	ldr	r0, [r4, #28]
 800a6b2:	4302      	orrs	r2, r0
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 800a6b4:	4313      	orrs	r3, r2

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;

  /* Configure LPTIM input sources */
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a6b6:	4a19      	ldr	r2, [pc, #100]	; (800a71c <HAL_LPTIM_Init+0xd8>)
  hlptim->Instance->CFGR = tmpcfgr;
 800a6b8:	60cb      	str	r3, [r1, #12]
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM2))
 800a6ba:	4291      	cmp	r1, r2
 800a6bc:	d015      	beq.n	800a6ea <HAL_LPTIM_Init+0xa6>
 800a6be:	4b18      	ldr	r3, [pc, #96]	; (800a720 <HAL_LPTIM_Init+0xdc>)
 800a6c0:	4299      	cmp	r1, r3
 800a6c2:	d012      	beq.n	800a6ea <HAL_LPTIM_Init+0xa6>
    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
  }
  else
  {
    if (hlptim->Instance == LPTIM3)
 800a6c4:	4b17      	ldr	r3, [pc, #92]	; (800a724 <HAL_LPTIM_Init+0xe0>)
 800a6c6:	4299      	cmp	r1, r3
 800a6c8:	d01f      	beq.n	800a70a <HAL_LPTIM_Init+0xc6>
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
    }
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a6ca:	2301      	movs	r3, #1

  /* Return function status */
  return HAL_OK;
 800a6cc:	2000      	movs	r0, #0
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a6ce:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a6d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 800a6d4:	69e0      	ldr	r0, [r4, #28]
 800a6d6:	6925      	ldr	r5, [r4, #16]
 800a6d8:	4328      	orrs	r0, r5
 800a6da:	4303      	orrs	r3, r0
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 800a6dc:	f5b7 0f00 	cmp.w	r7, #8388608	; 0x800000
 800a6e0:	d1e0      	bne.n	800a6a4 <HAL_LPTIM_Init+0x60>
 800a6e2:	e7db      	b.n	800a69c <HAL_LPTIM_Init+0x58>
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 800a6e4:	f020 001e 	bic.w	r0, r0, #30
 800a6e8:	e7c2      	b.n	800a670 <HAL_LPTIM_Init+0x2c>
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a6ea:	e9d4 320b 	ldrd	r3, r2, [r4, #44]	; 0x2c
  return HAL_OK;
 800a6ee:	2000      	movs	r0, #0
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 800a6f0:	4313      	orrs	r3, r2
 800a6f2:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a6fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hlptim->Lock = HAL_UNLOCKED;
 800a6fc:	f880 2035 	strb.w	r2, [r0, #53]	; 0x35
    HAL_LPTIM_MspInit(hlptim);
 800a700:	f7fc f982 	bl	8006a08 <HAL_LPTIM_MspInit>
 800a704:	e7a8      	b.n	800a658 <HAL_LPTIM_Init+0x14>
    return HAL_ERROR;
 800a706:	2001      	movs	r0, #1
}
 800a708:	4770      	bx	lr
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a70a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  return HAL_OK;
 800a70c:	2000      	movs	r0, #0
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 800a70e:	624b      	str	r3, [r1, #36]	; 0x24
  hlptim->State = HAL_LPTIM_STATE_READY;
 800a710:	2301      	movs	r3, #1
 800a712:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
}
 800a716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a718:	ff19f1fe 	.word	0xff19f1fe
 800a71c:	40002400 	.word	0x40002400
 800a720:	58002400 	.word	0x58002400
 800a724:	58002800 	.word	0x58002800

0800a728 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a72a:	b08b      	sub	sp, #44	; 0x2c
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a72c:	2800      	cmp	r0, #0
 800a72e:	f000 8088 	beq.w	800a842 <HAL_PCD_Init+0x11a>
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a732:	f890 34bd 	ldrb.w	r3, [r0, #1213]	; 0x4bd
 800a736:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 800a738:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a73a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d079      	beq.n	800a836 <HAL_PCD_Init+0x10e>
 800a742:	4620      	mov	r0, r4
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a744:	2303      	movs	r3, #3

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a746:	462e      	mov	r6, r5
 800a748:	1d2f      	adds	r7, r5, #4
  hpcd->State = HAL_PCD_STATE_BUSY;
 800a74a:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a74e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a750:	466c      	mov	r4, sp
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a752:	f413 7380 	ands.w	r3, r3, #256	; 0x100
    hpcd->Init.dma_enable = 0U;
 800a756:	bf08      	it	eq
 800a758:	60eb      	streq	r3, [r5, #12]
  __HAL_PCD_DISABLE(hpcd);
 800a75a:	f003 ff9d 	bl	800e698 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a75e:	f856 eb10 	ldr.w	lr, [r6], #16
 800a762:	46b4      	mov	ip, r6
 800a764:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a768:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a76a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a76e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a770:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800a774:	e884 0003 	stmia.w	r4, {r0, r1}
 800a778:	4670      	mov	r0, lr
 800a77a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a77e:	f003 fee9 	bl	800e554 <USB_CoreInit>
 800a782:	4604      	mov	r4, r0
 800a784:	b130      	cbz	r0, 800a794 <HAL_PCD_Init+0x6c>

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
    return HAL_ERROR;
 800a786:	2401      	movs	r4, #1
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a788:	2302      	movs	r3, #2
  }

  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800a78a:	4620      	mov	r0, r4
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a78c:	f885 34bd 	strb.w	r3, [r5, #1213]	; 0x4bd
}
 800a790:	b00b      	add	sp, #44	; 0x2c
 800a792:	bdf0      	pop	{r4, r5, r6, r7, pc}
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a794:	4601      	mov	r1, r0
 800a796:	6828      	ldr	r0, [r5, #0]
 800a798:	f003 ff86 	bl	800e6a8 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a79c:	6868      	ldr	r0, [r5, #4]
 800a79e:	b358      	cbz	r0, 800a7f8 <HAL_PCD_Init+0xd0>
 800a7a0:	4622      	mov	r2, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a7a2:	f04f 0e01 	mov.w	lr, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a7a6:	4621      	mov	r1, r4
    hpcd->IN_ep[i].is_in = 1U;
 800a7a8:	eb02 03c2 	add.w	r3, r2, r2, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7ac:	f102 0c01 	add.w	ip, r2, #1
    hpcd->IN_ep[i].is_in = 1U;
 800a7b0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->IN_ep[i].num = i;
 800a7b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a7b8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7bc:	fa5f f28c 	uxtb.w	r2, ip
    hpcd->IN_ep[i].is_in = 1U;
 800a7c0:	f883 e03d 	strb.w	lr, [r3, #61]	; 0x3d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7c4:	4282      	cmp	r2, r0
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800a7c6:	f883 1040 	strb.w	r1, [r3, #64]	; 0x40
    hpcd->IN_ep[i].xfer_len = 0U;
 800a7ca:	64d9      	str	r1, [r3, #76]	; 0x4c
    hpcd->IN_ep[i].xfer_buff = 0U;
 800a7cc:	e9c3 1111 	strd	r1, r1, [r3, #68]	; 0x44
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7d0:	d3ea      	bcc.n	800a7a8 <HAL_PCD_Init+0x80>
    hpcd->OUT_ep[i].is_in = 0U;
 800a7d2:	2200      	movs	r2, #0
 800a7d4:	eb04 03c4 	add.w	r3, r4, r4, lsl #3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7d8:	1c61      	adds	r1, r4, #1
    hpcd->OUT_ep[i].is_in = 0U;
 800a7da:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    hpcd->OUT_ep[i].num = i;
 800a7de:	f883 427c 	strb.w	r4, [r3, #636]	; 0x27c
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7e2:	b2cc      	uxtb	r4, r1
    hpcd->OUT_ep[i].is_in = 0U;
 800a7e4:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7e8:	4284      	cmp	r4, r0
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800a7ea:	f883 2280 	strb.w	r2, [r3, #640]	; 0x280
    hpcd->OUT_ep[i].xfer_len = 0U;
 800a7ee:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800a7f2:	e9c3 22a1 	strd	r2, r2, [r3, #644]	; 0x284
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a7f6:	d3ed      	bcc.n	800a7d4 <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a7f8:	466c      	mov	r4, sp
 800a7fa:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a7fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7fe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a800:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a802:	e896 0003 	ldmia.w	r6, {r0, r1}
 800a806:	e884 0003 	stmia.w	r4, {r0, r1}
 800a80a:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800a80e:	6828      	ldr	r0, [r5, #0]
 800a810:	f003 ff80 	bl	800e714 <USB_DevInit>
 800a814:	4604      	mov	r4, r0
 800a816:	2800      	cmp	r0, #0
 800a818:	d1b5      	bne.n	800a786 <HAL_PCD_Init+0x5e>
  hpcd->State = HAL_PCD_STATE_READY;
 800a81a:	2201      	movs	r2, #1
  if (hpcd->Init.lpm_enable == 1U)
 800a81c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
  hpcd->USB_Address = 0U;
 800a81e:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
  if (hpcd->Init.lpm_enable == 1U)
 800a822:	4293      	cmp	r3, r2
  hpcd->State = HAL_PCD_STATE_READY;
 800a824:	f885 24bd 	strb.w	r2, [r5, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
 800a828:	d00f      	beq.n	800a84a <HAL_PCD_Init+0x122>
  (void)USB_DevDisconnect(hpcd->Instance);
 800a82a:	6828      	ldr	r0, [r5, #0]
 800a82c:	f004 f894 	bl	800e958 <USB_DevDisconnect>
}
 800a830:	4620      	mov	r0, r4
 800a832:	b00b      	add	sp, #44	; 0x2c
 800a834:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800a836:	f880 24bc 	strb.w	r2, [r0, #1212]	; 0x4bc
    HAL_PCD_MspInit(hpcd);
 800a83a:	f7fc fa65 	bl	8006d08 <HAL_PCD_MspInit>
  __HAL_PCD_DISABLE(hpcd);
 800a83e:	6828      	ldr	r0, [r5, #0]
 800a840:	e780      	b.n	800a744 <HAL_PCD_Init+0x1c>
    return HAL_ERROR;
 800a842:	2401      	movs	r4, #1
}
 800a844:	4620      	mov	r0, r4
 800a846:	b00b      	add	sp, #44	; 0x2c
 800a848:	bdf0      	pop	{r4, r5, r6, r7, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800a84a:	4628      	mov	r0, r5
 800a84c:	f000 f802 	bl	800a854 <HAL_PCDEx_ActivateLPM>
 800a850:	e7eb      	b.n	800a82a <HAL_PCD_Init+0x102>
 800a852:	bf00      	nop

0800a854 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800a854:	4603      	mov	r3, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;

  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 800a856:	f04f 0c00 	mov.w	ip, #0
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a85a:	4909      	ldr	r1, [pc, #36]	; (800a880 <HAL_PCDEx_ActivateLPM+0x2c>)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800a85c:	681a      	ldr	r2, [r3, #0]

  return HAL_OK;
}
 800a85e:	4660      	mov	r0, ip
{
 800a860:	b410      	push	{r4}
  hpcd->lpm_active = 1U;
 800a862:	2401      	movs	r4, #1
  hpcd->LPM_State = LPM_L0;
 800a864:	f883 c4f4 	strb.w	ip, [r3, #1268]	; 0x4f4
  hpcd->lpm_active = 1U;
 800a868:	f8c3 4500 	str.w	r4, [r3, #1280]	; 0x500
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a86c:	6993      	ldr	r3, [r2, #24]
}
 800a86e:	f85d 4b04 	ldr.w	r4, [sp], #4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800a872:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a876:	6193      	str	r3, [r2, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800a878:	6d53      	ldr	r3, [r2, #84]	; 0x54
 800a87a:	4319      	orrs	r1, r3
 800a87c:	6551      	str	r1, [r2, #84]	; 0x54
}
 800a87e:	4770      	bx	lr
 800a880:	10000003 	.word	0x10000003

0800a884 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a884:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a886:	4c10      	ldr	r4, [pc, #64]	; (800a8c8 <HAL_PWREx_ConfigSupply+0x44>)
 800a888:	68e3      	ldr	r3, [r4, #12]
 800a88a:	f013 0f04 	tst.w	r3, #4
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a88e:	68e3      	ldr	r3, [r4, #12]
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a890:	d105      	bne.n	800a89e <HAL_PWREx_ConfigSupply+0x1a>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a892:	f003 0307 	and.w	r3, r3, #7
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a896:	1a18      	subs	r0, r3, r0
 800a898:	bf18      	it	ne
 800a89a:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 800a89c:	bd38      	pop	{r3, r4, r5, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a89e:	f023 0307 	bic.w	r3, r3, #7
 800a8a2:	4303      	orrs	r3, r0
 800a8a4:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 800a8a6:	f7fc fcbf 	bl	8007228 <HAL_GetTick>
 800a8aa:	4605      	mov	r5, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a8ac:	e005      	b.n	800a8ba <HAL_PWREx_ConfigSupply+0x36>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a8ae:	f7fc fcbb 	bl	8007228 <HAL_GetTick>
 800a8b2:	1b40      	subs	r0, r0, r5
 800a8b4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800a8b8:	d804      	bhi.n	800a8c4 <HAL_PWREx_ConfigSupply+0x40>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a8ba:	6863      	ldr	r3, [r4, #4]
 800a8bc:	049b      	lsls	r3, r3, #18
 800a8be:	d5f6      	bpl.n	800a8ae <HAL_PWREx_ConfigSupply+0x2a>
  return HAL_OK;
 800a8c0:	2000      	movs	r0, #0
}
 800a8c2:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 800a8c4:	2001      	movs	r0, #1
}
 800a8c6:	bd38      	pop	{r3, r4, r5, pc}
 800a8c8:	58024800 	.word	0x58024800

0800a8cc <HAL_PWREx_EnableUSBVoltageDetector>:
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800a8cc:	4a02      	ldr	r2, [pc, #8]	; (800a8d8 <HAL_PWREx_EnableUSBVoltageDetector+0xc>)
 800a8ce:	68d3      	ldr	r3, [r2, #12]
 800a8d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a8d4:	60d3      	str	r3, [r2, #12]
}
 800a8d6:	4770      	bx	lr
 800a8d8:	58024800 	.word	0x58024800

0800a8dc <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8dc:	4b3c      	ldr	r3, [pc, #240]	; (800a9d0 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 800a8de:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a8e2:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a8e4:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 800a8e6:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a8ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a8ec:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800a8f0:	d038      	beq.n	800a964 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a8f2:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a8f6:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a8fa:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a8fe:	fb05 f101 	mul.w	r1, r5, r1
 800a902:	2a01      	cmp	r2, #1
 800a904:	ee07 1a90 	vmov	s15, r1
 800a908:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 800a90c:	d002      	beq.n	800a914 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 800a90e:	2a02      	cmp	r2, #2
 800a910:	d050      	beq.n	800a9b4 <HAL_RCC_GetSysClockFreq.part.0+0xd8>
 800a912:	b34a      	cbz	r2, 800a968 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a914:	ee07 0a90 	vmov	s15, r0
 800a918:	ed9f 5a2e 	vldr	s10, [pc, #184]	; 800a9d4 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 800a91c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a922:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800a926:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 800a9d8 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800a92a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a92e:	ee07 3a90 	vmov	s15, r3
 800a932:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a93a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800a93e:	eee7 7a06 	vfma.f32	s15, s14, s12
 800a942:	ee66 6aa7 	vmul.f32	s13, s13, s15
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a946:	4b22      	ldr	r3, [pc, #136]	; (800a9d0 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
 800a948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a94a:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800a94e:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a950:	ee07 3a90 	vmov	s15, r3
 800a954:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a95c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a960:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 800a964:	bc30      	pop	{r4, r5}
 800a966:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a968:	681a      	ldr	r2, [r3, #0]
 800a96a:	0692      	lsls	r2, r2, #26
 800a96c:	d529      	bpl.n	800a9c2 <HAL_RCC_GetSysClockFreq.part.0+0xe6>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a96e:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a970:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a974:	4a19      	ldr	r2, [pc, #100]	; (800a9dc <HAL_RCC_GetSysClockFreq.part.0+0x100>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a976:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a97a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a97c:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a980:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a984:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800a9d8 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 800a988:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a98c:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a98e:	ee06 3a10 	vmov	s12, r3
 800a992:	ee05 2a90 	vmov	s11, r2
 800a996:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800a99a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800a99e:	ee36 6a26 	vadd.f32	s12, s12, s13
 800a9a2:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800a9a6:	eef0 7a46 	vmov.f32	s15, s12
 800a9aa:	eee7 7a05 	vfma.f32	s15, s14, s10
 800a9ae:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800a9b2:	e7c8      	b.n	800a946 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9b4:	ee07 0a90 	vmov	s15, r0
 800a9b8:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800a9e0 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 800a9bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a9c0:	e7ae      	b.n	800a920 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a9c2:	ee07 0a90 	vmov	s15, r0
 800a9c6:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800a9e4 <HAL_RCC_GetSysClockFreq.part.0+0x108>
 800a9ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a9ce:	e7a7      	b.n	800a920 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 800a9d0:	58024400 	.word	0x58024400
 800a9d4:	4a742400 	.word	0x4a742400
 800a9d8:	39000000 	.word	0x39000000
 800a9dc:	03d09000 	.word	0x03d09000
 800a9e0:	4bbebc20 	.word	0x4bbebc20
 800a9e4:	4c742400 	.word	0x4c742400

0800a9e8 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800a9e8:	2800      	cmp	r0, #0
 800a9ea:	f000 81e8 	beq.w	800adbe <HAL_RCC_OscConfig+0x3d6>
{
 800a9ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a9f0:	6803      	ldr	r3, [r0, #0]
 800a9f2:	4604      	mov	r4, r0
 800a9f4:	07d9      	lsls	r1, r3, #31
 800a9f6:	d52e      	bpl.n	800aa56 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a9f8:	49a4      	ldr	r1, [pc, #656]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800a9fa:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a9fc:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a9fe:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800aa02:	2a10      	cmp	r2, #16
 800aa04:	f000 8107 	beq.w	800ac16 <HAL_RCC_OscConfig+0x22e>
 800aa08:	2a18      	cmp	r2, #24
 800aa0a:	f000 80ff 	beq.w	800ac0c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aa0e:	6863      	ldr	r3, [r4, #4]
 800aa10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aa14:	f000 812a 	beq.w	800ac6c <HAL_RCC_OscConfig+0x284>
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	f000 8168 	beq.w	800acee <HAL_RCC_OscConfig+0x306>
 800aa1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aa22:	4b9a      	ldr	r3, [pc, #616]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800aa24:	681a      	ldr	r2, [r3, #0]
 800aa26:	f000 8289 	beq.w	800af3c <HAL_RCC_OscConfig+0x554>
 800aa2a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800aa2e:	601a      	str	r2, [r3, #0]
 800aa30:	681a      	ldr	r2, [r3, #0]
 800aa32:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800aa36:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800aa38:	f7fc fbf6 	bl	8007228 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aa3c:	4e93      	ldr	r6, [pc, #588]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 800aa3e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aa40:	e005      	b.n	800aa4e <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800aa42:	f7fc fbf1 	bl	8007228 <HAL_GetTick>
 800aa46:	1b40      	subs	r0, r0, r5
 800aa48:	2864      	cmp	r0, #100	; 0x64
 800aa4a:	f200 814e 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800aa4e:	6833      	ldr	r3, [r6, #0]
 800aa50:	039b      	lsls	r3, r3, #14
 800aa52:	d5f6      	bpl.n	800aa42 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800aa54:	6823      	ldr	r3, [r4, #0]
 800aa56:	079d      	lsls	r5, r3, #30
 800aa58:	f100 808a 	bmi.w	800ab70 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800aa5c:	06d9      	lsls	r1, r3, #27
 800aa5e:	d533      	bpl.n	800aac8 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa60:	4a8a      	ldr	r2, [pc, #552]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800aa62:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aa64:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa66:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800aa6a:	2b08      	cmp	r3, #8
 800aa6c:	f000 80e3 	beq.w	800ac36 <HAL_RCC_OscConfig+0x24e>
 800aa70:	2b18      	cmp	r3, #24
 800aa72:	f000 80db 	beq.w	800ac2c <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800aa76:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 800aa78:	4d84      	ldr	r5, [pc, #528]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	f000 816f 	beq.w	800ad5e <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 800aa80:	682b      	ldr	r3, [r5, #0]
 800aa82:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aa86:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800aa88:	f7fc fbce 	bl	8007228 <HAL_GetTick>
 800aa8c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aa8e:	e005      	b.n	800aa9c <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aa90:	f7fc fbca 	bl	8007228 <HAL_GetTick>
 800aa94:	1b80      	subs	r0, r0, r6
 800aa96:	2802      	cmp	r0, #2
 800aa98:	f200 8127 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800aa9c:	682b      	ldr	r3, [r5, #0]
 800aa9e:	05db      	lsls	r3, r3, #23
 800aaa0:	d5f6      	bpl.n	800aa90 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aaa2:	f7fc fbd9 	bl	8007258 <HAL_GetREVID>
 800aaa6:	f241 0303 	movw	r3, #4099	; 0x1003
 800aaaa:	4298      	cmp	r0, r3
 800aaac:	f200 826d 	bhi.w	800af8a <HAL_RCC_OscConfig+0x5a2>
 800aab0:	6a22      	ldr	r2, [r4, #32]
 800aab2:	686b      	ldr	r3, [r5, #4]
 800aab4:	2a20      	cmp	r2, #32
 800aab6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800aaba:	bf0c      	ite	eq
 800aabc:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 800aac0:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 800aac4:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	071d      	lsls	r5, r3, #28
 800aaca:	d516      	bpl.n	800aafa <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800aacc:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800aace:	4d6f      	ldr	r5, [pc, #444]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	f000 8122 	beq.w	800ad1a <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 800aad6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800aad8:	f043 0301 	orr.w	r3, r3, #1
 800aadc:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800aade:	f7fc fba3 	bl	8007228 <HAL_GetTick>
 800aae2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aae4:	e005      	b.n	800aaf2 <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aae6:	f7fc fb9f 	bl	8007228 <HAL_GetTick>
 800aaea:	1b80      	subs	r0, r0, r6
 800aaec:	2802      	cmp	r0, #2
 800aaee:	f200 80fc 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aaf2:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800aaf4:	0798      	lsls	r0, r3, #30
 800aaf6:	d5f6      	bpl.n	800aae6 <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aaf8:	6823      	ldr	r3, [r4, #0]
 800aafa:	069a      	lsls	r2, r3, #26
 800aafc:	d516      	bpl.n	800ab2c <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800aafe:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 800ab00:	4d62      	ldr	r5, [pc, #392]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	f000 811a 	beq.w	800ad3c <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 800ab08:	682b      	ldr	r3, [r5, #0]
 800ab0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ab0e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800ab10:	f7fc fb8a 	bl	8007228 <HAL_GetTick>
 800ab14:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab16:	e005      	b.n	800ab24 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab18:	f7fc fb86 	bl	8007228 <HAL_GetTick>
 800ab1c:	1b80      	subs	r0, r0, r6
 800ab1e:	2802      	cmp	r0, #2
 800ab20:	f200 80e3 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab24:	682b      	ldr	r3, [r5, #0]
 800ab26:	049f      	lsls	r7, r3, #18
 800ab28:	d5f6      	bpl.n	800ab18 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ab2a:	6823      	ldr	r3, [r4, #0]
 800ab2c:	0759      	lsls	r1, r3, #29
 800ab2e:	f100 80a3 	bmi.w	800ac78 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ab32:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ab34:	b1d0      	cbz	r0, 800ab6c <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800ab36:	4d55      	ldr	r5, [pc, #340]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ab38:	692b      	ldr	r3, [r5, #16]
 800ab3a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ab3e:	2b18      	cmp	r3, #24
 800ab40:	f000 81ae 	beq.w	800aea0 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 800ab44:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ab46:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 800ab48:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ab4c:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ab4e:	f000 8142 	beq.w	800add6 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 800ab52:	f7fc fb69 	bl	8007228 <HAL_GetTick>
 800ab56:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ab58:	e005      	b.n	800ab66 <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ab5a:	f7fc fb65 	bl	8007228 <HAL_GetTick>
 800ab5e:	1b00      	subs	r0, r0, r4
 800ab60:	2802      	cmp	r0, #2
 800ab62:	f200 80c2 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ab66:	682b      	ldr	r3, [r5, #0]
 800ab68:	019b      	lsls	r3, r3, #6
 800ab6a:	d4f6      	bmi.n	800ab5a <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 800ab6c:	2000      	movs	r0, #0
}
 800ab6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ab70:	4a46      	ldr	r2, [pc, #280]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ab72:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ab74:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ab76:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800ab7a:	d12d      	bne.n	800abd8 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ab7c:	4b43      	ldr	r3, [pc, #268]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ab7e:	68e2      	ldr	r2, [r4, #12]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	0759      	lsls	r1, r3, #29
 800ab84:	d501      	bpl.n	800ab8a <HAL_RCC_OscConfig+0x1a2>
 800ab86:	2a00      	cmp	r2, #0
 800ab88:	d04e      	beq.n	800ac28 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ab8a:	4d40      	ldr	r5, [pc, #256]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ab8c:	682b      	ldr	r3, [r5, #0]
 800ab8e:	f023 0319 	bic.w	r3, r3, #25
 800ab92:	4313      	orrs	r3, r2
 800ab94:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ab96:	f7fc fb47 	bl	8007228 <HAL_GetTick>
 800ab9a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ab9c:	e005      	b.n	800abaa <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ab9e:	f7fc fb43 	bl	8007228 <HAL_GetTick>
 800aba2:	1b80      	subs	r0, r0, r6
 800aba4:	2802      	cmp	r0, #2
 800aba6:	f200 80a0 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800abaa:	682b      	ldr	r3, [r5, #0]
 800abac:	075b      	lsls	r3, r3, #29
 800abae:	d5f6      	bpl.n	800ab9e <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800abb0:	f7fc fb52 	bl	8007258 <HAL_GetREVID>
 800abb4:	f241 0303 	movw	r3, #4099	; 0x1003
 800abb8:	4298      	cmp	r0, r3
 800abba:	f200 80f7 	bhi.w	800adac <HAL_RCC_OscConfig+0x3c4>
 800abbe:	6922      	ldr	r2, [r4, #16]
 800abc0:	686b      	ldr	r3, [r5, #4]
 800abc2:	2a40      	cmp	r2, #64	; 0x40
 800abc4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800abc8:	bf0c      	ite	eq
 800abca:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800abce:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 800abd2:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800abd4:	6823      	ldr	r3, [r4, #0]
 800abd6:	e741      	b.n	800aa5c <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800abd8:	2b18      	cmp	r3, #24
 800abda:	f000 80e3 	beq.w	800ada4 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800abde:	4d2b      	ldr	r5, [pc, #172]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800abe0:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800abe2:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800abe4:	2a00      	cmp	r2, #0
 800abe6:	f000 80cc 	beq.w	800ad82 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800abea:	f023 0319 	bic.w	r3, r3, #25
 800abee:	4313      	orrs	r3, r2
 800abf0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800abf2:	f7fc fb19 	bl	8007228 <HAL_GetTick>
 800abf6:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800abf8:	e004      	b.n	800ac04 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800abfa:	f7fc fb15 	bl	8007228 <HAL_GetTick>
 800abfe:	1b80      	subs	r0, r0, r6
 800ac00:	2802      	cmp	r0, #2
 800ac02:	d872      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ac04:	682b      	ldr	r3, [r5, #0]
 800ac06:	075f      	lsls	r7, r3, #29
 800ac08:	d5f7      	bpl.n	800abfa <HAL_RCC_OscConfig+0x212>
 800ac0a:	e7d1      	b.n	800abb0 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800ac0c:	f001 0103 	and.w	r1, r1, #3
 800ac10:	2902      	cmp	r1, #2
 800ac12:	f47f aefc 	bne.w	800aa0e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ac16:	4a1d      	ldr	r2, [pc, #116]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ac18:	6812      	ldr	r2, [r2, #0]
 800ac1a:	0392      	lsls	r2, r2, #14
 800ac1c:	f57f af1b 	bpl.w	800aa56 <HAL_RCC_OscConfig+0x6e>
 800ac20:	6862      	ldr	r2, [r4, #4]
 800ac22:	2a00      	cmp	r2, #0
 800ac24:	f47f af17 	bne.w	800aa56 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 800ac28:	2001      	movs	r0, #1
}
 800ac2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800ac2c:	f002 0203 	and.w	r2, r2, #3
 800ac30:	2a01      	cmp	r2, #1
 800ac32:	f47f af20 	bne.w	800aa76 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ac36:	4b15      	ldr	r3, [pc, #84]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ac38:	681b      	ldr	r3, [r3, #0]
 800ac3a:	05da      	lsls	r2, r3, #23
 800ac3c:	d502      	bpl.n	800ac44 <HAL_RCC_OscConfig+0x25c>
 800ac3e:	69e3      	ldr	r3, [r4, #28]
 800ac40:	2b80      	cmp	r3, #128	; 0x80
 800ac42:	d1f1      	bne.n	800ac28 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ac44:	f7fc fb08 	bl	8007258 <HAL_GetREVID>
 800ac48:	f241 0303 	movw	r3, #4099	; 0x1003
 800ac4c:	4298      	cmp	r0, r3
 800ac4e:	f200 80b8 	bhi.w	800adc2 <HAL_RCC_OscConfig+0x3da>
 800ac52:	6a22      	ldr	r2, [r4, #32]
 800ac54:	2a20      	cmp	r2, #32
 800ac56:	f000 81a7 	beq.w	800afa8 <HAL_RCC_OscConfig+0x5c0>
 800ac5a:	490c      	ldr	r1, [pc, #48]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ac5c:	684b      	ldr	r3, [r1, #4]
 800ac5e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800ac62:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800ac66:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ac68:	6823      	ldr	r3, [r4, #0]
 800ac6a:	e72d      	b.n	800aac8 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ac6c:	4a07      	ldr	r2, [pc, #28]	; (800ac8c <HAL_RCC_OscConfig+0x2a4>)
 800ac6e:	6813      	ldr	r3, [r2, #0]
 800ac70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ac74:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800ac76:	e6df      	b.n	800aa38 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 800ac78:	4d05      	ldr	r5, [pc, #20]	; (800ac90 <HAL_RCC_OscConfig+0x2a8>)
 800ac7a:	682b      	ldr	r3, [r5, #0]
 800ac7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac80:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 800ac82:	f7fc fad1 	bl	8007228 <HAL_GetTick>
 800ac86:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac88:	e009      	b.n	800ac9e <HAL_RCC_OscConfig+0x2b6>
 800ac8a:	bf00      	nop
 800ac8c:	58024400 	.word	0x58024400
 800ac90:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ac94:	f7fc fac8 	bl	8007228 <HAL_GetTick>
 800ac98:	1b80      	subs	r0, r0, r6
 800ac9a:	2864      	cmp	r0, #100	; 0x64
 800ac9c:	d825      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ac9e:	682b      	ldr	r3, [r5, #0]
 800aca0:	05da      	lsls	r2, r3, #23
 800aca2:	d5f7      	bpl.n	800ac94 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aca4:	68a3      	ldr	r3, [r4, #8]
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	f000 8178 	beq.w	800af9c <HAL_RCC_OscConfig+0x5b4>
 800acac:	2b00      	cmp	r3, #0
 800acae:	f000 8153 	beq.w	800af58 <HAL_RCC_OscConfig+0x570>
 800acb2:	2b05      	cmp	r3, #5
 800acb4:	4ba5      	ldr	r3, [pc, #660]	; (800af4c <HAL_RCC_OscConfig+0x564>)
 800acb6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800acb8:	f000 817f 	beq.w	800afba <HAL_RCC_OscConfig+0x5d2>
 800acbc:	f022 0201 	bic.w	r2, r2, #1
 800acc0:	671a      	str	r2, [r3, #112]	; 0x70
 800acc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800acc4:	f022 0204 	bic.w	r2, r2, #4
 800acc8:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800acca:	f7fc faad 	bl	8007228 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800acce:	4e9f      	ldr	r6, [pc, #636]	; (800af4c <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800acd0:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800acd4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800acd6:	e004      	b.n	800ace2 <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800acd8:	f7fc faa6 	bl	8007228 <HAL_GetTick>
 800acdc:	1b40      	subs	r0, r0, r5
 800acde:	42b8      	cmp	r0, r7
 800ace0:	d803      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ace2:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800ace4:	079b      	lsls	r3, r3, #30
 800ace6:	d5f7      	bpl.n	800acd8 <HAL_RCC_OscConfig+0x2f0>
 800ace8:	e723      	b.n	800ab32 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800acea:	2003      	movs	r0, #3
}
 800acec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800acee:	4d97      	ldr	r5, [pc, #604]	; (800af4c <HAL_RCC_OscConfig+0x564>)
 800acf0:	682b      	ldr	r3, [r5, #0]
 800acf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800acf6:	602b      	str	r3, [r5, #0]
 800acf8:	682b      	ldr	r3, [r5, #0]
 800acfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800acfe:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ad00:	f7fc fa92 	bl	8007228 <HAL_GetTick>
 800ad04:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ad06:	e004      	b.n	800ad12 <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800ad08:	f7fc fa8e 	bl	8007228 <HAL_GetTick>
 800ad0c:	1b80      	subs	r0, r0, r6
 800ad0e:	2864      	cmp	r0, #100	; 0x64
 800ad10:	d8eb      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800ad12:	682b      	ldr	r3, [r5, #0]
 800ad14:	039f      	lsls	r7, r3, #14
 800ad16:	d4f7      	bmi.n	800ad08 <HAL_RCC_OscConfig+0x320>
 800ad18:	e69c      	b.n	800aa54 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800ad1a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800ad1c:	f023 0301 	bic.w	r3, r3, #1
 800ad20:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800ad22:	f7fc fa81 	bl	8007228 <HAL_GetTick>
 800ad26:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ad28:	e004      	b.n	800ad34 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ad2a:	f7fc fa7d 	bl	8007228 <HAL_GetTick>
 800ad2e:	1b80      	subs	r0, r0, r6
 800ad30:	2802      	cmp	r0, #2
 800ad32:	d8da      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ad34:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800ad36:	0799      	lsls	r1, r3, #30
 800ad38:	d4f7      	bmi.n	800ad2a <HAL_RCC_OscConfig+0x342>
 800ad3a:	e6dd      	b.n	800aaf8 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 800ad3c:	682b      	ldr	r3, [r5, #0]
 800ad3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad42:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800ad44:	f7fc fa70 	bl	8007228 <HAL_GetTick>
 800ad48:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ad4a:	e004      	b.n	800ad56 <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ad4c:	f7fc fa6c 	bl	8007228 <HAL_GetTick>
 800ad50:	1b80      	subs	r0, r0, r6
 800ad52:	2802      	cmp	r0, #2
 800ad54:	d8c9      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ad56:	682b      	ldr	r3, [r5, #0]
 800ad58:	0498      	lsls	r0, r3, #18
 800ad5a:	d4f7      	bmi.n	800ad4c <HAL_RCC_OscConfig+0x364>
 800ad5c:	e6e5      	b.n	800ab2a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 800ad5e:	682b      	ldr	r3, [r5, #0]
 800ad60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ad64:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ad66:	f7fc fa5f 	bl	8007228 <HAL_GetTick>
 800ad6a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ad6c:	e004      	b.n	800ad78 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800ad6e:	f7fc fa5b 	bl	8007228 <HAL_GetTick>
 800ad72:	1b80      	subs	r0, r0, r6
 800ad74:	2802      	cmp	r0, #2
 800ad76:	d8b8      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800ad78:	682b      	ldr	r3, [r5, #0]
 800ad7a:	05df      	lsls	r7, r3, #23
 800ad7c:	d4f7      	bmi.n	800ad6e <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ad7e:	6823      	ldr	r3, [r4, #0]
 800ad80:	e6a2      	b.n	800aac8 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 800ad82:	f023 0301 	bic.w	r3, r3, #1
 800ad86:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ad88:	f7fc fa4e 	bl	8007228 <HAL_GetTick>
 800ad8c:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ad8e:	e004      	b.n	800ad9a <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ad90:	f7fc fa4a 	bl	8007228 <HAL_GetTick>
 800ad94:	1b80      	subs	r0, r0, r6
 800ad96:	2802      	cmp	r0, #2
 800ad98:	d8a7      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800ad9a:	682b      	ldr	r3, [r5, #0]
 800ad9c:	0758      	lsls	r0, r3, #29
 800ad9e:	d4f7      	bmi.n	800ad90 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800ada0:	6823      	ldr	r3, [r4, #0]
 800ada2:	e65b      	b.n	800aa5c <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ada4:	0790      	lsls	r0, r2, #30
 800ada6:	f47f af1a 	bne.w	800abde <HAL_RCC_OscConfig+0x1f6>
 800adaa:	e6e7      	b.n	800ab7c <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800adac:	686b      	ldr	r3, [r5, #4]
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800adb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800adb8:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800adba:	6823      	ldr	r3, [r4, #0]
 800adbc:	e64e      	b.n	800aa5c <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800adbe:	2001      	movs	r0, #1
}
 800adc0:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800adc2:	4a62      	ldr	r2, [pc, #392]	; (800af4c <HAL_RCC_OscConfig+0x564>)
 800adc4:	6a21      	ldr	r1, [r4, #32]
 800adc6:	68d3      	ldr	r3, [r2, #12]
 800adc8:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800adcc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800add0:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800add2:	6823      	ldr	r3, [r4, #0]
 800add4:	e678      	b.n	800aac8 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 800add6:	f7fc fa27 	bl	8007228 <HAL_GetTick>
 800adda:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800addc:	e004      	b.n	800ade8 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800adde:	f7fc fa23 	bl	8007228 <HAL_GetTick>
 800ade2:	1b80      	subs	r0, r0, r6
 800ade4:	2802      	cmp	r0, #2
 800ade6:	d880      	bhi.n	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ade8:	682b      	ldr	r3, [r5, #0]
 800adea:	0199      	lsls	r1, r3, #6
 800adec:	d4f7      	bmi.n	800adde <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800adee:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 800adf0:	4b57      	ldr	r3, [pc, #348]	; (800af50 <HAL_RCC_OscConfig+0x568>)
 800adf2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800adf4:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800adf6:	4957      	ldr	r1, [pc, #348]	; (800af54 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800adf8:	4e54      	ldr	r6, [pc, #336]	; (800af4c <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800adfa:	4313      	orrs	r3, r2
 800adfc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800adfe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800ae02:	62ab      	str	r3, [r5, #40]	; 0x28
 800ae04:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 800ae08:	3b01      	subs	r3, #1
 800ae0a:	3a01      	subs	r2, #1
 800ae0c:	025b      	lsls	r3, r3, #9
 800ae0e:	0412      	lsls	r2, r2, #16
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800ae16:	4313      	orrs	r3, r2
 800ae18:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800ae1a:	3a01      	subs	r2, #1
 800ae1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ae20:	4313      	orrs	r3, r2
 800ae22:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800ae24:	3a01      	subs	r2, #1
 800ae26:	0612      	lsls	r2, r2, #24
 800ae28:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800ae2c:	4313      	orrs	r3, r2
 800ae2e:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 800ae30:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae32:	f023 0301 	bic.w	r3, r3, #1
 800ae36:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ae38:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800ae3a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800ae3c:	4011      	ands	r1, r2
 800ae3e:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 800ae42:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ae44:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae46:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800ae48:	f023 030c 	bic.w	r3, r3, #12
 800ae4c:	4313      	orrs	r3, r2
 800ae4e:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ae50:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae52:	6c62      	ldr	r2, [r4, #68]	; 0x44
 800ae54:	f023 0302 	bic.w	r3, r3, #2
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ae5c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae62:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ae64:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae66:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ae6a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ae6c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae72:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 800ae74:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800ae76:	f043 0301 	orr.w	r3, r3, #1
 800ae7a:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800ae82:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800ae84:	f7fc f9d0 	bl	8007228 <HAL_GetTick>
 800ae88:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae8a:	e005      	b.n	800ae98 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae8c:	f7fc f9cc 	bl	8007228 <HAL_GetTick>
 800ae90:	1b00      	subs	r0, r0, r4
 800ae92:	2802      	cmp	r0, #2
 800ae94:	f63f af29 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ae98:	6833      	ldr	r3, [r6, #0]
 800ae9a:	019a      	lsls	r2, r3, #6
 800ae9c:	d5f6      	bpl.n	800ae8c <HAL_RCC_OscConfig+0x4a4>
 800ae9e:	e665      	b.n	800ab6c <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aea0:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 800aea2:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 800aea4:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aea6:	f43f ae62 	beq.w	800ab6e <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aeaa:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800aeae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800aeb0:	428b      	cmp	r3, r1
 800aeb2:	f47f aeb9 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aeb6:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800aeba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aebc:	429a      	cmp	r2, r3
 800aebe:	f47f aeb3 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aec2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800aec4:	f3c6 0208 	ubfx	r2, r6, #0, #9
 800aec8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800aeca:	429a      	cmp	r2, r3
 800aecc:	f47f aeac 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aed0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aed2:	f3c6 2246 	ubfx	r2, r6, #9, #7
 800aed6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800aed8:	429a      	cmp	r2, r3
 800aeda:	f47f aea5 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aede:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800aee0:	f3c6 4206 	ubfx	r2, r6, #16, #7
 800aee4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800aee6:	429a      	cmp	r2, r3
 800aee8:	f47f ae9e 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800aeec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800aeee:	f3c6 6606 	ubfx	r6, r6, #24, #7
 800aef2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aef4:	429e      	cmp	r6, r3
 800aef6:	f47f ae97 	bne.w	800ac28 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aefa:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aefc:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aefe:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800af02:	429a      	cmp	r2, r3
 800af04:	f43f ae32 	beq.w	800ab6c <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 800af08:	4a10      	ldr	r2, [pc, #64]	; (800af4c <HAL_RCC_OscConfig+0x564>)
 800af0a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800af0c:	f023 0301 	bic.w	r3, r3, #1
 800af10:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 800af12:	f7fc f989 	bl	8007228 <HAL_GetTick>
 800af16:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800af18:	f7fc f986 	bl	8007228 <HAL_GetTick>
 800af1c:	42a8      	cmp	r0, r5
 800af1e:	d0fb      	beq.n	800af18 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800af20:	4a0a      	ldr	r2, [pc, #40]	; (800af4c <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 800af22:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800af24:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800af26:	4b0b      	ldr	r3, [pc, #44]	; (800af54 <HAL_RCC_OscConfig+0x56c>)
 800af28:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800af2a:	4023      	ands	r3, r4
 800af2c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800af30:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 800af32:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800af34:	f043 0301 	orr.w	r3, r3, #1
 800af38:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800af3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800af3c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800af40:	601a      	str	r2, [r3, #0]
 800af42:	681a      	ldr	r2, [r3, #0]
 800af44:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800af48:	601a      	str	r2, [r3, #0]
 800af4a:	e575      	b.n	800aa38 <HAL_RCC_OscConfig+0x50>
 800af4c:	58024400 	.word	0x58024400
 800af50:	fffffc0c 	.word	0xfffffc0c
 800af54:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af58:	4d1c      	ldr	r5, [pc, #112]	; (800afcc <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af5a:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af5e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800af60:	f023 0301 	bic.w	r3, r3, #1
 800af64:	672b      	str	r3, [r5, #112]	; 0x70
 800af66:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800af68:	f023 0304 	bic.w	r3, r3, #4
 800af6c:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 800af6e:	f7fc f95b 	bl	8007228 <HAL_GetTick>
 800af72:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800af74:	e005      	b.n	800af82 <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800af76:	f7fc f957 	bl	8007228 <HAL_GetTick>
 800af7a:	1b80      	subs	r0, r0, r6
 800af7c:	42b8      	cmp	r0, r7
 800af7e:	f63f aeb4 	bhi.w	800acea <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800af82:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800af84:	0798      	lsls	r0, r3, #30
 800af86:	d4f6      	bmi.n	800af76 <HAL_RCC_OscConfig+0x58e>
 800af88:	e5d3      	b.n	800ab32 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800af8a:	68eb      	ldr	r3, [r5, #12]
 800af8c:	6a22      	ldr	r2, [r4, #32]
 800af8e:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800af92:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800af96:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af98:	6823      	ldr	r3, [r4, #0]
 800af9a:	e595      	b.n	800aac8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800af9c:	4a0b      	ldr	r2, [pc, #44]	; (800afcc <HAL_RCC_OscConfig+0x5e4>)
 800af9e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800afa0:	f043 0301 	orr.w	r3, r3, #1
 800afa4:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800afa6:	e690      	b.n	800acca <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800afa8:	4a08      	ldr	r2, [pc, #32]	; (800afcc <HAL_RCC_OscConfig+0x5e4>)
 800afaa:	6853      	ldr	r3, [r2, #4]
 800afac:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800afb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800afb4:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	e586      	b.n	800aac8 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800afba:	f042 0204 	orr.w	r2, r2, #4
 800afbe:	671a      	str	r2, [r3, #112]	; 0x70
 800afc0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800afc2:	f042 0201 	orr.w	r2, r2, #1
 800afc6:	671a      	str	r2, [r3, #112]	; 0x70
 800afc8:	e67f      	b.n	800acca <HAL_RCC_OscConfig+0x2e2>
 800afca:	bf00      	nop
 800afcc:	58024400 	.word	0x58024400

0800afd0 <HAL_RCC_MCOConfig>:
{
 800afd0:	b570      	push	{r4, r5, r6, lr}
    MCO1_CLK_ENABLE();
 800afd2:	4e25      	ldr	r6, [pc, #148]	; (800b068 <HAL_RCC_MCOConfig+0x98>)
{
 800afd4:	b088      	sub	sp, #32
 800afd6:	460d      	mov	r5, r1
 800afd8:	4614      	mov	r4, r2
    MCO1_CLK_ENABLE();
 800afda:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
  if (RCC_MCOx == RCC_MCO1)
 800afde:	b9f8      	cbnz	r0, 800b020 <HAL_RCC_MCOConfig+0x50>
    MCO1_CLK_ENABLE();
 800afe0:	f043 0301 	orr.w	r3, r3, #1
    GPIO_InitStruct.Pin = MCO1_PIN;
 800afe4:	f44f 7280 	mov.w	r2, #256	; 0x100
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800afe8:	a902      	add	r1, sp, #8
    MCO1_CLK_ENABLE();
 800afea:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800afee:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800aff2:	9006      	str	r0, [sp, #24]
    MCO1_CLK_ENABLE();
 800aff4:	f003 0301 	and.w	r3, r3, #1
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800aff8:	481c      	ldr	r0, [pc, #112]	; (800b06c <HAL_RCC_MCOConfig+0x9c>)
    MCO1_CLK_ENABLE();
 800affa:	9300      	str	r3, [sp, #0]
 800affc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = MCO1_PIN;
 800affe:	2302      	movs	r3, #2
 800b000:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b004:	2200      	movs	r2, #0
 800b006:	2303      	movs	r3, #3
 800b008:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800b00c:	f7ff f9c0 	bl	800a390 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800b010:	6933      	ldr	r3, [r6, #16]
 800b012:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 800b016:	432b      	orrs	r3, r5
 800b018:	4323      	orrs	r3, r4
 800b01a:	6133      	str	r3, [r6, #16]
}
 800b01c:	b008      	add	sp, #32
 800b01e:	bd70      	pop	{r4, r5, r6, pc}
    MCO2_CLK_ENABLE();
 800b020:	f043 0304 	orr.w	r3, r3, #4
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b024:	f44f 7200 	mov.w	r2, #512	; 0x200
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b028:	4811      	ldr	r0, [pc, #68]	; (800b070 <HAL_RCC_MCOConfig+0xa0>)
    MCO2_CLK_ENABLE();
 800b02a:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
 800b02e:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 800b032:	f003 0304 	and.w	r3, r3, #4
 800b036:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b038:	2302      	movs	r3, #2
    MCO2_CLK_ENABLE();
 800b03a:	9901      	ldr	r1, [sp, #4]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b03c:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = MCO2_PIN;
 800b03e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b042:	2200      	movs	r2, #0
 800b044:	2303      	movs	r3, #3
 800b046:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800b04a:	2300      	movs	r3, #0
 800b04c:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800b04e:	f7ff f99f 	bl	800a390 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800b052:	6933      	ldr	r3, [r6, #16]
 800b054:	f023 437e 	bic.w	r3, r3, #4261412864	; 0xfe000000
 800b058:	ea43 0105 	orr.w	r1, r3, r5
 800b05c:	ea41 11c4 	orr.w	r1, r1, r4, lsl #7
 800b060:	6131      	str	r1, [r6, #16]
}
 800b062:	b008      	add	sp, #32
 800b064:	bd70      	pop	{r4, r5, r6, pc}
 800b066:	bf00      	nop
 800b068:	58024400 	.word	0x58024400
 800b06c:	58020000 	.word	0x58020000
 800b070:	58020800 	.word	0x58020800

0800b074 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b074:	4a48      	ldr	r2, [pc, #288]	; (800b198 <HAL_RCC_GetSysClockFreq+0x124>)
 800b076:	6913      	ldr	r3, [r2, #16]
 800b078:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b07c:	2b10      	cmp	r3, #16
 800b07e:	d004      	beq.n	800b08a <HAL_RCC_GetSysClockFreq+0x16>
 800b080:	2b18      	cmp	r3, #24
 800b082:	d00d      	beq.n	800b0a0 <HAL_RCC_GetSysClockFreq+0x2c>
 800b084:	b11b      	cbz	r3, 800b08e <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 800b086:	4845      	ldr	r0, [pc, #276]	; (800b19c <HAL_RCC_GetSysClockFreq+0x128>)
 800b088:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b08a:	4845      	ldr	r0, [pc, #276]	; (800b1a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800b08c:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b08e:	6813      	ldr	r3, [r2, #0]
 800b090:	0699      	lsls	r1, r3, #26
 800b092:	d54a      	bpl.n	800b12a <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b094:	6813      	ldr	r3, [r2, #0]
 800b096:	4843      	ldr	r0, [pc, #268]	; (800b1a4 <HAL_RCC_GetSysClockFreq+0x130>)
 800b098:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b09c:	40d8      	lsrs	r0, r3
 800b09e:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0a0:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800b0a2:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b0a4:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b0a6:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 800b0a8:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0ac:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b0ae:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800b0b2:	d038      	beq.n	800b126 <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0b4:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b0b8:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b0bc:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b0c0:	fb05 f101 	mul.w	r1, r5, r1
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	ee07 1a90 	vmov	s15, r1
 800b0ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800b0ce:	d002      	beq.n	800b0d6 <HAL_RCC_GetSysClockFreq+0x62>
 800b0d0:	2b02      	cmp	r3, #2
 800b0d2:	d02c      	beq.n	800b12e <HAL_RCC_GetSysClockFreq+0xba>
 800b0d4:	b393      	cbz	r3, 800b13c <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b0d6:	ee07 0a90 	vmov	s15, r0
 800b0da:	ed9f 5a33 	vldr	s10, [pc, #204]	; 800b1a8 <HAL_RCC_GetSysClockFreq+0x134>
 800b0de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0e2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800b0e4:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800b0e8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 800b1ac <HAL_RCC_GetSysClockFreq+0x138>
 800b0ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0f0:	ee07 3a90 	vmov	s15, r3
 800b0f4:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800b0f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b0fc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800b100:	eee7 7a06 	vfma.f32	s15, s14, s12
 800b104:	ee66 6aa7 	vmul.f32	s13, s13, s15
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b108:	4b23      	ldr	r3, [pc, #140]	; (800b198 <HAL_RCC_GetSysClockFreq+0x124>)
 800b10a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b10c:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800b110:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b112:	ee07 3a90 	vmov	s15, r3
 800b116:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b11a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b11e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b122:	ee17 0a90 	vmov	r0, s15
}
 800b126:	bc30      	pop	{r4, r5}
 800b128:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b12a:	481e      	ldr	r0, [pc, #120]	; (800b1a4 <HAL_RCC_GetSysClockFreq+0x130>)
}
 800b12c:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b12e:	ee07 0a90 	vmov	s15, r0
 800b132:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 800b1b0 <HAL_RCC_GetSysClockFreq+0x13c>
 800b136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b13a:	e7d2      	b.n	800b0e2 <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b13c:	6813      	ldr	r3, [r2, #0]
 800b13e:	069b      	lsls	r3, r3, #26
 800b140:	d522      	bpl.n	800b188 <HAL_RCC_GetSysClockFreq+0x114>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b142:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b144:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b148:	4916      	ldr	r1, [pc, #88]	; (800b1a4 <HAL_RCC_GetSysClockFreq+0x130>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b14a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b14e:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b150:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b154:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b158:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800b1ac <HAL_RCC_GetSysClockFreq+0x138>
 800b15c:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b160:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b162:	ee06 3a10 	vmov	s12, r3
 800b166:	ee05 1a90 	vmov	s11, r1
 800b16a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800b16e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800b172:	ee36 6a26 	vadd.f32	s12, s12, s13
 800b176:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800b17a:	eef0 7a46 	vmov.f32	s15, s12
 800b17e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800b182:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b186:	e7bf      	b.n	800b108 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b188:	ee07 0a90 	vmov	s15, r0
 800b18c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800b1b4 <HAL_RCC_GetSysClockFreq+0x140>
 800b190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b194:	e7a5      	b.n	800b0e2 <HAL_RCC_GetSysClockFreq+0x6e>
 800b196:	bf00      	nop
 800b198:	58024400 	.word	0x58024400
 800b19c:	003d0900 	.word	0x003d0900
 800b1a0:	017d7840 	.word	0x017d7840
 800b1a4:	03d09000 	.word	0x03d09000
 800b1a8:	4a742400 	.word	0x4a742400
 800b1ac:	39000000 	.word	0x39000000
 800b1b0:	4bbebc20 	.word	0x4bbebc20
 800b1b4:	4c742400 	.word	0x4c742400

0800b1b8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800b1b8:	2800      	cmp	r0, #0
 800b1ba:	f000 810c 	beq.w	800b3d6 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b1be:	4a8c      	ldr	r2, [pc, #560]	; (800b3f0 <HAL_RCC_ClockConfig+0x238>)
 800b1c0:	6813      	ldr	r3, [r2, #0]
 800b1c2:	f003 030f 	and.w	r3, r3, #15
 800b1c6:	428b      	cmp	r3, r1
{
 800b1c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1cc:	4604      	mov	r4, r0
 800b1ce:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b1d0:	d20c      	bcs.n	800b1ec <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b1d2:	6813      	ldr	r3, [r2, #0]
 800b1d4:	f023 030f 	bic.w	r3, r3, #15
 800b1d8:	430b      	orrs	r3, r1
 800b1da:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b1dc:	6813      	ldr	r3, [r2, #0]
 800b1de:	f003 030f 	and.w	r3, r3, #15
 800b1e2:	428b      	cmp	r3, r1
 800b1e4:	d002      	beq.n	800b1ec <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 800b1e6:	2001      	movs	r0, #1
}
 800b1e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b1ec:	6823      	ldr	r3, [r4, #0]
 800b1ee:	075f      	lsls	r7, r3, #29
 800b1f0:	d50b      	bpl.n	800b20a <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b1f2:	4980      	ldr	r1, [pc, #512]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b1f4:	6920      	ldr	r0, [r4, #16]
 800b1f6:	698a      	ldr	r2, [r1, #24]
 800b1f8:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800b1fc:	4290      	cmp	r0, r2
 800b1fe:	d904      	bls.n	800b20a <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b200:	698a      	ldr	r2, [r1, #24]
 800b202:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b206:	4302      	orrs	r2, r0
 800b208:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b20a:	071e      	lsls	r6, r3, #28
 800b20c:	d50b      	bpl.n	800b226 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b20e:	4979      	ldr	r1, [pc, #484]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b210:	6960      	ldr	r0, [r4, #20]
 800b212:	69ca      	ldr	r2, [r1, #28]
 800b214:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800b218:	4290      	cmp	r0, r2
 800b21a:	d904      	bls.n	800b226 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b21c:	69ca      	ldr	r2, [r1, #28]
 800b21e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b222:	4302      	orrs	r2, r0
 800b224:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b226:	06d8      	lsls	r0, r3, #27
 800b228:	d50b      	bpl.n	800b242 <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b22a:	4972      	ldr	r1, [pc, #456]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b22c:	69a0      	ldr	r0, [r4, #24]
 800b22e:	69ca      	ldr	r2, [r1, #28]
 800b230:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800b234:	4290      	cmp	r0, r2
 800b236:	d904      	bls.n	800b242 <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b238:	69ca      	ldr	r2, [r1, #28]
 800b23a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800b23e:	4302      	orrs	r2, r0
 800b240:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b242:	0699      	lsls	r1, r3, #26
 800b244:	d50b      	bpl.n	800b25e <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b246:	496b      	ldr	r1, [pc, #428]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b248:	69e0      	ldr	r0, [r4, #28]
 800b24a:	6a0a      	ldr	r2, [r1, #32]
 800b24c:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800b250:	4290      	cmp	r0, r2
 800b252:	d904      	bls.n	800b25e <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b254:	6a0a      	ldr	r2, [r1, #32]
 800b256:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b25a:	4302      	orrs	r2, r0
 800b25c:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b25e:	079a      	lsls	r2, r3, #30
 800b260:	f140 80ab 	bpl.w	800b3ba <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b264:	4863      	ldr	r0, [pc, #396]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b266:	68e1      	ldr	r1, [r4, #12]
 800b268:	6982      	ldr	r2, [r0, #24]
 800b26a:	f002 020f 	and.w	r2, r2, #15
 800b26e:	4291      	cmp	r1, r2
 800b270:	d904      	bls.n	800b27c <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b272:	6982      	ldr	r2, [r0, #24]
 800b274:	f022 020f 	bic.w	r2, r2, #15
 800b278:	430a      	orrs	r2, r1
 800b27a:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b27c:	07d8      	lsls	r0, r3, #31
 800b27e:	d530      	bpl.n	800b2e2 <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b280:	4a5c      	ldr	r2, [pc, #368]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b282:	68a1      	ldr	r1, [r4, #8]
 800b284:	6993      	ldr	r3, [r2, #24]
 800b286:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800b28a:	430b      	orrs	r3, r1
 800b28c:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b28e:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b290:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b292:	2902      	cmp	r1, #2
 800b294:	f000 80a1 	beq.w	800b3da <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b298:	2903      	cmp	r1, #3
 800b29a:	f000 8098 	beq.w	800b3ce <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b29e:	2901      	cmp	r1, #1
 800b2a0:	f000 80a1 	beq.w	800b3e6 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b2a4:	0758      	lsls	r0, r3, #29
 800b2a6:	d59e      	bpl.n	800b1e6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b2a8:	4e52      	ldr	r6, [pc, #328]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2aa:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b2ae:	6933      	ldr	r3, [r6, #16]
 800b2b0:	f023 0307 	bic.w	r3, r3, #7
 800b2b4:	430b      	orrs	r3, r1
 800b2b6:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 800b2b8:	f7fb ffb6 	bl	8007228 <HAL_GetTick>
 800b2bc:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2be:	e005      	b.n	800b2cc <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b2c0:	f7fb ffb2 	bl	8007228 <HAL_GetTick>
 800b2c4:	1bc0      	subs	r0, r0, r7
 800b2c6:	4540      	cmp	r0, r8
 800b2c8:	f200 808b 	bhi.w	800b3e2 <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2cc:	6933      	ldr	r3, [r6, #16]
 800b2ce:	6862      	ldr	r2, [r4, #4]
 800b2d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b2d4:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 800b2d8:	d1f2      	bne.n	800b2c0 <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b2da:	6823      	ldr	r3, [r4, #0]
 800b2dc:	0799      	lsls	r1, r3, #30
 800b2de:	d506      	bpl.n	800b2ee <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b2e0:	68e1      	ldr	r1, [r4, #12]
 800b2e2:	4844      	ldr	r0, [pc, #272]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b2e4:	6982      	ldr	r2, [r0, #24]
 800b2e6:	f002 020f 	and.w	r2, r2, #15
 800b2ea:	428a      	cmp	r2, r1
 800b2ec:	d869      	bhi.n	800b3c2 <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b2ee:	4940      	ldr	r1, [pc, #256]	; (800b3f0 <HAL_RCC_ClockConfig+0x238>)
 800b2f0:	680a      	ldr	r2, [r1, #0]
 800b2f2:	f002 020f 	and.w	r2, r2, #15
 800b2f6:	42aa      	cmp	r2, r5
 800b2f8:	d90a      	bls.n	800b310 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b2fa:	680a      	ldr	r2, [r1, #0]
 800b2fc:	f022 020f 	bic.w	r2, r2, #15
 800b300:	432a      	orrs	r2, r5
 800b302:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b304:	680a      	ldr	r2, [r1, #0]
 800b306:	f002 020f 	and.w	r2, r2, #15
 800b30a:	42aa      	cmp	r2, r5
 800b30c:	f47f af6b 	bne.w	800b1e6 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b310:	075a      	lsls	r2, r3, #29
 800b312:	d50b      	bpl.n	800b32c <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b314:	4937      	ldr	r1, [pc, #220]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b316:	6920      	ldr	r0, [r4, #16]
 800b318:	698a      	ldr	r2, [r1, #24]
 800b31a:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800b31e:	4290      	cmp	r0, r2
 800b320:	d204      	bcs.n	800b32c <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b322:	698a      	ldr	r2, [r1, #24]
 800b324:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b328:	4302      	orrs	r2, r0
 800b32a:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b32c:	071f      	lsls	r7, r3, #28
 800b32e:	d50b      	bpl.n	800b348 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b330:	4930      	ldr	r1, [pc, #192]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b332:	6960      	ldr	r0, [r4, #20]
 800b334:	69ca      	ldr	r2, [r1, #28]
 800b336:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800b33a:	4290      	cmp	r0, r2
 800b33c:	d204      	bcs.n	800b348 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b33e:	69ca      	ldr	r2, [r1, #28]
 800b340:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800b344:	4302      	orrs	r2, r0
 800b346:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b348:	06de      	lsls	r6, r3, #27
 800b34a:	d50b      	bpl.n	800b364 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b34c:	4929      	ldr	r1, [pc, #164]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b34e:	69a0      	ldr	r0, [r4, #24]
 800b350:	69ca      	ldr	r2, [r1, #28]
 800b352:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800b356:	4290      	cmp	r0, r2
 800b358:	d204      	bcs.n	800b364 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b35a:	69ca      	ldr	r2, [r1, #28]
 800b35c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800b360:	4302      	orrs	r2, r0
 800b362:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b364:	069d      	lsls	r5, r3, #26
 800b366:	d50b      	bpl.n	800b380 <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b368:	4a22      	ldr	r2, [pc, #136]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b36a:	69e1      	ldr	r1, [r4, #28]
 800b36c:	6a13      	ldr	r3, [r2, #32]
 800b36e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b372:	4299      	cmp	r1, r3
 800b374:	d204      	bcs.n	800b380 <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b376:	6a13      	ldr	r3, [r2, #32]
 800b378:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b37c:	430b      	orrs	r3, r1
 800b37e:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b380:	f7ff fe78 	bl	800b074 <HAL_RCC_GetSysClockFreq>
 800b384:	4a1b      	ldr	r2, [pc, #108]	; (800b3f4 <HAL_RCC_ClockConfig+0x23c>)
 800b386:	4603      	mov	r3, r0
 800b388:	481b      	ldr	r0, [pc, #108]	; (800b3f8 <HAL_RCC_ClockConfig+0x240>)
 800b38a:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b38c:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b38e:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800b392:	4d1a      	ldr	r5, [pc, #104]	; (800b3fc <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b394:	f002 020f 	and.w	r2, r2, #15
 800b398:	4c19      	ldr	r4, [pc, #100]	; (800b400 <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b39a:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b39c:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b39e:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800b3a2:	4818      	ldr	r0, [pc, #96]	; (800b404 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b3a4:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b3a8:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 800b3aa:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 800b3ac:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b3ae:	40d3      	lsrs	r3, r2
 800b3b0:	6023      	str	r3, [r4, #0]
}
 800b3b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 800b3b6:	f7fb bed5 	b.w	8007164 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b3ba:	07da      	lsls	r2, r3, #31
 800b3bc:	f53f af60 	bmi.w	800b280 <HAL_RCC_ClockConfig+0xc8>
 800b3c0:	e795      	b.n	800b2ee <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b3c2:	6982      	ldr	r2, [r0, #24]
 800b3c4:	f022 020f 	bic.w	r2, r2, #15
 800b3c8:	430a      	orrs	r2, r1
 800b3ca:	6182      	str	r2, [r0, #24]
 800b3cc:	e78f      	b.n	800b2ee <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b3ce:	019f      	lsls	r7, r3, #6
 800b3d0:	f53f af6a 	bmi.w	800b2a8 <HAL_RCC_ClockConfig+0xf0>
 800b3d4:	e707      	b.n	800b1e6 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 800b3d6:	2001      	movs	r0, #1
}
 800b3d8:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b3da:	039b      	lsls	r3, r3, #14
 800b3dc:	f53f af64 	bmi.w	800b2a8 <HAL_RCC_ClockConfig+0xf0>
 800b3e0:	e701      	b.n	800b1e6 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 800b3e2:	2003      	movs	r0, #3
 800b3e4:	e700      	b.n	800b1e8 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b3e6:	05de      	lsls	r6, r3, #23
 800b3e8:	f53f af5e 	bmi.w	800b2a8 <HAL_RCC_ClockConfig+0xf0>
 800b3ec:	e6fb      	b.n	800b1e6 <HAL_RCC_ClockConfig+0x2e>
 800b3ee:	bf00      	nop
 800b3f0:	52002000 	.word	0x52002000
 800b3f4:	58024400 	.word	0x58024400
 800b3f8:	0801926c 	.word	0x0801926c
 800b3fc:	24000314 	.word	0x24000314
 800b400:	24000318 	.word	0x24000318
 800b404:	2400033c 	.word	0x2400033c

0800b408 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b408:	4a18      	ldr	r2, [pc, #96]	; (800b46c <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b40a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b40c:	6913      	ldr	r3, [r2, #16]
 800b40e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b412:	2b10      	cmp	r3, #16
 800b414:	d01a      	beq.n	800b44c <HAL_RCC_GetHCLKFreq+0x44>
 800b416:	2b18      	cmp	r3, #24
 800b418:	d023      	beq.n	800b462 <HAL_RCC_GetHCLKFreq+0x5a>
 800b41a:	b1cb      	cbz	r3, 800b450 <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 800b41c:	4814      	ldr	r0, [pc, #80]	; (800b470 <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b41e:	4b13      	ldr	r3, [pc, #76]	; (800b46c <HAL_RCC_GetHCLKFreq+0x64>)
 800b420:	4914      	ldr	r1, [pc, #80]	; (800b474 <HAL_RCC_GetHCLKFreq+0x6c>)
 800b422:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b424:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b426:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b42a:	4c13      	ldr	r4, [pc, #76]	; (800b478 <HAL_RCC_GetHCLKFreq+0x70>)
 800b42c:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b430:	4d12      	ldr	r5, [pc, #72]	; (800b47c <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b432:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b434:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b436:	f002 021f 	and.w	r2, r2, #31
 800b43a:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b43e:	f003 001f 	and.w	r0, r3, #31
 800b442:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 800b446:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b448:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 800b44a:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b44c:	480c      	ldr	r0, [pc, #48]	; (800b480 <HAL_RCC_GetHCLKFreq+0x78>)
 800b44e:	e7e6      	b.n	800b41e <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b450:	6813      	ldr	r3, [r2, #0]
 800b452:	069b      	lsls	r3, r3, #26
 800b454:	d508      	bpl.n	800b468 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b456:	6813      	ldr	r3, [r2, #0]
 800b458:	480a      	ldr	r0, [pc, #40]	; (800b484 <HAL_RCC_GetHCLKFreq+0x7c>)
 800b45a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b45e:	40d8      	lsrs	r0, r3
 800b460:	e7dd      	b.n	800b41e <HAL_RCC_GetHCLKFreq+0x16>
 800b462:	f7ff fa3b 	bl	800a8dc <HAL_RCC_GetSysClockFreq.part.0>
 800b466:	e7da      	b.n	800b41e <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b468:	4806      	ldr	r0, [pc, #24]	; (800b484 <HAL_RCC_GetHCLKFreq+0x7c>)
 800b46a:	e7d8      	b.n	800b41e <HAL_RCC_GetHCLKFreq+0x16>
 800b46c:	58024400 	.word	0x58024400
 800b470:	003d0900 	.word	0x003d0900
 800b474:	0801926c 	.word	0x0801926c
 800b478:	24000318 	.word	0x24000318
 800b47c:	24000314 	.word	0x24000314
 800b480:	017d7840 	.word	0x017d7840
 800b484:	03d09000 	.word	0x03d09000

0800b488 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b488:	4a1c      	ldr	r2, [pc, #112]	; (800b4fc <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b48a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b48c:	6913      	ldr	r3, [r2, #16]
 800b48e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b492:	2b10      	cmp	r3, #16
 800b494:	d021      	beq.n	800b4da <HAL_RCC_GetPCLK1Freq+0x52>
 800b496:	2b18      	cmp	r3, #24
 800b498:	d02a      	beq.n	800b4f0 <HAL_RCC_GetPCLK1Freq+0x68>
 800b49a:	b303      	cbz	r3, 800b4de <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800b49c:	4818      	ldr	r0, [pc, #96]	; (800b500 <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b49e:	4a17      	ldr	r2, [pc, #92]	; (800b4fc <HAL_RCC_GetPCLK1Freq+0x74>)
 800b4a0:	4918      	ldr	r1, [pc, #96]	; (800b504 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800b4a2:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b4a4:	4c18      	ldr	r4, [pc, #96]	; (800b508 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b4a6:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800b4aa:	4d18      	ldr	r5, [pc, #96]	; (800b50c <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b4ac:	5ccb      	ldrb	r3, [r1, r3]
 800b4ae:	f003 031f 	and.w	r3, r3, #31
 800b4b2:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b4b4:	6993      	ldr	r3, [r2, #24]
 800b4b6:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800b4ba:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b4bc:	5ccb      	ldrb	r3, [r1, r3]
 800b4be:	f003 031f 	and.w	r3, r3, #31
 800b4c2:	fa20 f303 	lsr.w	r3, r0, r3
 800b4c6:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b4c8:	69d2      	ldr	r2, [r2, #28]
 800b4ca:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800b4ce:	5c88      	ldrb	r0, [r1, r2]
 800b4d0:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b4d4:	fa23 f000 	lsr.w	r0, r3, r0
 800b4d8:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b4da:	480d      	ldr	r0, [pc, #52]	; (800b510 <HAL_RCC_GetPCLK1Freq+0x88>)
 800b4dc:	e7df      	b.n	800b49e <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b4de:	6813      	ldr	r3, [r2, #0]
 800b4e0:	069b      	lsls	r3, r3, #26
 800b4e2:	d508      	bpl.n	800b4f6 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b4e4:	6813      	ldr	r3, [r2, #0]
 800b4e6:	480b      	ldr	r0, [pc, #44]	; (800b514 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800b4e8:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b4ec:	40d8      	lsrs	r0, r3
 800b4ee:	e7d6      	b.n	800b49e <HAL_RCC_GetPCLK1Freq+0x16>
 800b4f0:	f7ff f9f4 	bl	800a8dc <HAL_RCC_GetSysClockFreq.part.0>
 800b4f4:	e7d3      	b.n	800b49e <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b4f6:	4807      	ldr	r0, [pc, #28]	; (800b514 <HAL_RCC_GetPCLK1Freq+0x8c>)
 800b4f8:	e7d1      	b.n	800b49e <HAL_RCC_GetPCLK1Freq+0x16>
 800b4fa:	bf00      	nop
 800b4fc:	58024400 	.word	0x58024400
 800b500:	003d0900 	.word	0x003d0900
 800b504:	0801926c 	.word	0x0801926c
 800b508:	24000318 	.word	0x24000318
 800b50c:	24000314 	.word	0x24000314
 800b510:	017d7840 	.word	0x017d7840
 800b514:	03d09000 	.word	0x03d09000

0800b518 <HAL_RCC_GetPCLK2Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b518:	4a1c      	ldr	r2, [pc, #112]	; (800b58c <HAL_RCC_GetPCLK2Freq+0x74>)
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b51a:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b51c:	6913      	ldr	r3, [r2, #16]
 800b51e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b522:	2b10      	cmp	r3, #16
 800b524:	d021      	beq.n	800b56a <HAL_RCC_GetPCLK2Freq+0x52>
 800b526:	2b18      	cmp	r3, #24
 800b528:	d02a      	beq.n	800b580 <HAL_RCC_GetPCLK2Freq+0x68>
 800b52a:	b303      	cbz	r3, 800b56e <HAL_RCC_GetPCLK2Freq+0x56>
      sysclockfreq = CSI_VALUE;
 800b52c:	4818      	ldr	r0, [pc, #96]	; (800b590 <HAL_RCC_GetPCLK2Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b52e:	4a17      	ldr	r2, [pc, #92]	; (800b58c <HAL_RCC_GetPCLK2Freq+0x74>)
 800b530:	4918      	ldr	r1, [pc, #96]	; (800b594 <HAL_RCC_GetPCLK2Freq+0x7c>)
 800b532:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b534:	4c18      	ldr	r4, [pc, #96]	; (800b598 <HAL_RCC_GetPCLK2Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b536:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 800b53a:	4d18      	ldr	r5, [pc, #96]	; (800b59c <HAL_RCC_GetPCLK2Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b53c:	5ccb      	ldrb	r3, [r1, r3]
 800b53e:	f003 031f 	and.w	r3, r3, #31
 800b542:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b544:	6993      	ldr	r3, [r2, #24]
 800b546:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 800b54a:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b54c:	5ccb      	ldrb	r3, [r1, r3]
 800b54e:	f003 031f 	and.w	r3, r3, #31
 800b552:	fa20 f303 	lsr.w	r3, r0, r3
 800b556:	6023      	str	r3, [r4, #0]
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b558:	69d2      	ldr	r2, [r2, #28]
 800b55a:	f3c2 2202 	ubfx	r2, r2, #8, #3
 800b55e:	5c88      	ldrb	r0, [r1, r2]
 800b560:	f000 001f 	and.w	r0, r0, #31
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b564:	fa23 f000 	lsr.w	r0, r3, r0
 800b568:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b56a:	480d      	ldr	r0, [pc, #52]	; (800b5a0 <HAL_RCC_GetPCLK2Freq+0x88>)
 800b56c:	e7df      	b.n	800b52e <HAL_RCC_GetPCLK2Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b56e:	6813      	ldr	r3, [r2, #0]
 800b570:	069b      	lsls	r3, r3, #26
 800b572:	d508      	bpl.n	800b586 <HAL_RCC_GetPCLK2Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b574:	6813      	ldr	r3, [r2, #0]
 800b576:	480b      	ldr	r0, [pc, #44]	; (800b5a4 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800b578:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800b57c:	40d8      	lsrs	r0, r3
 800b57e:	e7d6      	b.n	800b52e <HAL_RCC_GetPCLK2Freq+0x16>
 800b580:	f7ff f9ac 	bl	800a8dc <HAL_RCC_GetSysClockFreq.part.0>
 800b584:	e7d3      	b.n	800b52e <HAL_RCC_GetPCLK2Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b586:	4807      	ldr	r0, [pc, #28]	; (800b5a4 <HAL_RCC_GetPCLK2Freq+0x8c>)
 800b588:	e7d1      	b.n	800b52e <HAL_RCC_GetPCLK2Freq+0x16>
 800b58a:	bf00      	nop
 800b58c:	58024400 	.word	0x58024400
 800b590:	003d0900 	.word	0x003d0900
 800b594:	0801926c 	.word	0x0801926c
 800b598:	24000318 	.word	0x24000318
 800b59c:	24000314 	.word	0x24000314
 800b5a0:	017d7840 	.word	0x017d7840
 800b5a4:	03d09000 	.word	0x03d09000

0800b5a8 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800b5a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b5aa:	4c3a      	ldr	r4, [pc, #232]	; (800b694 <RCCEx_PLL2_Config+0xec>)
 800b5ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b5ae:	f003 0303 	and.w	r3, r3, #3
 800b5b2:	2b03      	cmp	r3, #3
 800b5b4:	d067      	beq.n	800b686 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800b5b6:	6823      	ldr	r3, [r4, #0]
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	460f      	mov	r7, r1
 800b5bc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b5c0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5c2:	f7fb fe31 	bl	8007228 <HAL_GetTick>
 800b5c6:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b5c8:	e004      	b.n	800b5d4 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b5ca:	f7fb fe2d 	bl	8007228 <HAL_GetTick>
 800b5ce:	1b43      	subs	r3, r0, r5
 800b5d0:	2b02      	cmp	r3, #2
 800b5d2:	d856      	bhi.n	800b682 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	011a      	lsls	r2, r3, #4
 800b5d8:	d4f7      	bmi.n	800b5ca <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800b5da:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b5dc:	6832      	ldr	r2, [r6, #0]
 800b5de:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800b5e2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800b5e6:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5e8:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b5ec:	3b01      	subs	r3, #1
 800b5ee:	3a01      	subs	r2, #1
 800b5f0:	025b      	lsls	r3, r3, #9
 800b5f2:	0412      	lsls	r2, r2, #16
 800b5f4:	b29b      	uxth	r3, r3
 800b5f6:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	6872      	ldr	r2, [r6, #4]
 800b5fe:	3a01      	subs	r2, #1
 800b600:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b604:	4313      	orrs	r3, r2
 800b606:	6932      	ldr	r2, [r6, #16]
 800b608:	3a01      	subs	r2, #1
 800b60a:	0612      	lsls	r2, r2, #24
 800b60c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b610:	4313      	orrs	r3, r2
 800b612:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800b614:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b616:	6972      	ldr	r2, [r6, #20]
 800b618:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b61c:	4313      	orrs	r3, r2
 800b61e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b620:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b622:	69b3      	ldr	r3, [r6, #24]
 800b624:	f022 0220 	bic.w	r2, r2, #32
 800b628:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b62a:	4b1b      	ldr	r3, [pc, #108]	; (800b698 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800b62c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 800b62e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b630:	f022 0210 	bic.w	r2, r2, #16
 800b634:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800b636:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800b638:	69f2      	ldr	r2, [r6, #28]
 800b63a:	400b      	ands	r3, r1
 800b63c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b640:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800b642:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b644:	f043 0310 	orr.w	r3, r3, #16
 800b648:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b64a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b64c:	b1ef      	cbz	r7, 800b68a <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b64e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800b650:	bf0c      	ite	eq
 800b652:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800b656:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 800b65a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800b65c:	4c0d      	ldr	r4, [pc, #52]	; (800b694 <RCCEx_PLL2_Config+0xec>)
 800b65e:	6823      	ldr	r3, [r4, #0]
 800b660:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b664:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b666:	f7fb fddf 	bl	8007228 <HAL_GetTick>
 800b66a:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b66c:	e004      	b.n	800b678 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800b66e:	f7fb fddb 	bl	8007228 <HAL_GetTick>
 800b672:	1b40      	subs	r0, r0, r5
 800b674:	2802      	cmp	r0, #2
 800b676:	d804      	bhi.n	800b682 <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800b678:	6823      	ldr	r3, [r4, #0]
 800b67a:	011b      	lsls	r3, r3, #4
 800b67c:	d5f7      	bpl.n	800b66e <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 800b67e:	2000      	movs	r0, #0
}
 800b680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b682:	2003      	movs	r0, #3
}
 800b684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b686:	2001      	movs	r0, #1
}
 800b688:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800b68a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b68e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b690:	e7e4      	b.n	800b65c <RCCEx_PLL2_Config+0xb4>
 800b692:	bf00      	nop
 800b694:	58024400 	.word	0x58024400
 800b698:	ffff0007 	.word	0xffff0007

0800b69c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800b69c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800b69e:	4c3a      	ldr	r4, [pc, #232]	; (800b788 <RCCEx_PLL3_Config+0xec>)
 800b6a0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b6a2:	f003 0303 	and.w	r3, r3, #3
 800b6a6:	2b03      	cmp	r3, #3
 800b6a8:	d067      	beq.n	800b77a <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800b6aa:	6823      	ldr	r3, [r4, #0]
 800b6ac:	4606      	mov	r6, r0
 800b6ae:	460f      	mov	r7, r1
 800b6b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b6b4:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b6b6:	f7fb fdb7 	bl	8007228 <HAL_GetTick>
 800b6ba:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6bc:	e004      	b.n	800b6c8 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b6be:	f7fb fdb3 	bl	8007228 <HAL_GetTick>
 800b6c2:	1b43      	subs	r3, r0, r5
 800b6c4:	2b02      	cmp	r3, #2
 800b6c6:	d856      	bhi.n	800b776 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800b6c8:	6823      	ldr	r3, [r4, #0]
 800b6ca:	009a      	lsls	r2, r3, #2
 800b6cc:	d4f7      	bmi.n	800b6be <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800b6ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b6d0:	6832      	ldr	r2, [r6, #0]
 800b6d2:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 800b6d6:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800b6da:	62a3      	str	r3, [r4, #40]	; 0x28
 800b6dc:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800b6e0:	3b01      	subs	r3, #1
 800b6e2:	3a01      	subs	r2, #1
 800b6e4:	025b      	lsls	r3, r3, #9
 800b6e6:	0412      	lsls	r2, r2, #16
 800b6e8:	b29b      	uxth	r3, r3
 800b6ea:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	6872      	ldr	r2, [r6, #4]
 800b6f2:	3a01      	subs	r2, #1
 800b6f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	6932      	ldr	r2, [r6, #16]
 800b6fc:	3a01      	subs	r2, #1
 800b6fe:	0612      	lsls	r2, r2, #24
 800b700:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800b704:	4313      	orrs	r3, r2
 800b706:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800b708:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b70a:	6972      	ldr	r2, [r6, #20]
 800b70c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800b710:	4313      	orrs	r3, r2
 800b712:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b714:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b716:	69b3      	ldr	r3, [r6, #24]
 800b718:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800b71c:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b71e:	4b1b      	ldr	r3, [pc, #108]	; (800b78c <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800b720:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800b722:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800b724:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b728:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800b72a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b72c:	69f2      	ldr	r2, [r6, #28]
 800b72e:	400b      	ands	r3, r1
 800b730:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800b734:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800b736:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b738:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b73c:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b73e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 800b740:	b1ef      	cbz	r7, 800b77e <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800b742:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800b744:	bf0c      	ite	eq
 800b746:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800b74a:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800b74e:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800b750:	4c0d      	ldr	r4, [pc, #52]	; (800b788 <RCCEx_PLL3_Config+0xec>)
 800b752:	6823      	ldr	r3, [r4, #0]
 800b754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b758:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b75a:	f7fb fd65 	bl	8007228 <HAL_GetTick>
 800b75e:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b760:	e004      	b.n	800b76c <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800b762:	f7fb fd61 	bl	8007228 <HAL_GetTick>
 800b766:	1b40      	subs	r0, r0, r5
 800b768:	2802      	cmp	r0, #2
 800b76a:	d804      	bhi.n	800b776 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800b76c:	6823      	ldr	r3, [r4, #0]
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	d5f7      	bpl.n	800b762 <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800b772:	2000      	movs	r0, #0
}
 800b774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800b776:	2003      	movs	r0, #3
}
 800b778:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800b77a:	2001      	movs	r0, #1
}
 800b77c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800b77e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b782:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b784:	e7e4      	b.n	800b750 <RCCEx_PLL3_Config+0xb4>
 800b786:	bf00      	nop
 800b788:	58024400 	.word	0x58024400
 800b78c:	ffff0007 	.word	0xffff0007

0800b790 <HAL_RCCEx_PeriphCLKConfig>:
{
 800b790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b794:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 800b798:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b79a:	011d      	lsls	r5, r3, #4
 800b79c:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 800b7a0:	d523      	bpl.n	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x5a>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b7a2:	6e81      	ldr	r1, [r0, #104]	; 0x68
 800b7a4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b7a8:	f000 8553 	beq.w	800c252 <HAL_RCCEx_PeriphCLKConfig+0xac2>
 800b7ac:	d812      	bhi.n	800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b7ae:	2900      	cmp	r1, #0
 800b7b0:	f000 85a9 	beq.w	800c306 <HAL_RCCEx_PeriphCLKConfig+0xb76>
 800b7b4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b7b8:	f040 85a2 	bne.w	800c300 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b7bc:	2102      	movs	r1, #2
 800b7be:	3008      	adds	r0, #8
 800b7c0:	f7ff fef2 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b7c4:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800b7c6:	2e00      	cmp	r6, #0
 800b7c8:	f040 8522 	bne.w	800c210 <HAL_RCCEx_PeriphCLKConfig+0xa80>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b7cc:	6ea1      	ldr	r1, [r4, #104]	; 0x68
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b7ce:	e9d4 3200 	ldrd	r3, r2, [r4]
 800b7d2:	e003      	b.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x4c>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800b7d4:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800b7d8:	f040 8592 	bne.w	800c300 <HAL_RCCEx_PeriphCLKConfig+0xb70>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b7dc:	4dae      	ldr	r5, [pc, #696]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b7de:	2600      	movs	r6, #0
 800b7e0:	6d28      	ldr	r0, [r5, #80]	; 0x50
 800b7e2:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 800b7e6:	4301      	orrs	r1, r0
 800b7e8:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b7ea:	05d8      	lsls	r0, r3, #23
 800b7ec:	d50a      	bpl.n	800b804 <HAL_RCCEx_PeriphCLKConfig+0x74>
    switch (PeriphClkInit->Sai1ClockSelection)
 800b7ee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800b7f0:	2904      	cmp	r1, #4
 800b7f2:	d806      	bhi.n	800b802 <HAL_RCCEx_PeriphCLKConfig+0x72>
 800b7f4:	e8df f011 	tbh	[pc, r1, lsl #1]
 800b7f8:	053d0536 	.word	0x053d0536
 800b7fc:	0323051a 	.word	0x0323051a
 800b800:	0323      	.short	0x0323
 800b802:	2601      	movs	r6, #1
 800b804:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b806:	0599      	lsls	r1, r3, #22
 800b808:	d51d      	bpl.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai23ClockSelection)
 800b80a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800b80c:	2980      	cmp	r1, #128	; 0x80
 800b80e:	f000 8516 	beq.w	800c23e <HAL_RCCEx_PeriphCLKConfig+0xaae>
 800b812:	f200 80f9 	bhi.w	800ba08 <HAL_RCCEx_PeriphCLKConfig+0x278>
 800b816:	2900      	cmp	r1, #0
 800b818:	f000 8433 	beq.w	800c082 <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 800b81c:	2940      	cmp	r1, #64	; 0x40
 800b81e:	f040 80fa 	bne.w	800ba16 <HAL_RCCEx_PeriphCLKConfig+0x286>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b822:	2100      	movs	r1, #0
 800b824:	f104 0008 	add.w	r0, r4, #8
 800b828:	f7ff febe 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b82c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b82e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b832:	2d00      	cmp	r5, #0
 800b834:	f040 83fe 	bne.w	800c034 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b838:	4f97      	ldr	r7, [pc, #604]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b83a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800b83c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b83e:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 800b842:	4301      	orrs	r1, r0
 800b844:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b846:	055f      	lsls	r7, r3, #21
 800b848:	d521      	bpl.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4AClockSelection)
 800b84a:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 800b84e:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800b852:	f000 8521 	beq.w	800c298 <HAL_RCCEx_PeriphCLKConfig+0xb08>
 800b856:	f200 80e1 	bhi.w	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x28c>
 800b85a:	2900      	cmp	r1, #0
 800b85c:	f000 8418 	beq.w	800c090 <HAL_RCCEx_PeriphCLKConfig+0x900>
 800b860:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b864:	f040 80e2 	bne.w	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b868:	2100      	movs	r1, #0
 800b86a:	f104 0008 	add.w	r0, r4, #8
 800b86e:	f7ff fe9b 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b872:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b874:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b878:	2d00      	cmp	r5, #0
 800b87a:	f040 83e2 	bne.w	800c042 <HAL_RCCEx_PeriphCLKConfig+0x8b2>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b87e:	4f86      	ldr	r7, [pc, #536]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b880:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 800b884:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b886:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 800b88a:	4301      	orrs	r1, r0
 800b88c:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b88e:	0518      	lsls	r0, r3, #20
 800b890:	d521      	bpl.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->Sai4BClockSelection)
 800b892:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 800b896:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800b89a:	f000 84bd 	beq.w	800c218 <HAL_RCCEx_PeriphCLKConfig+0xa88>
 800b89e:	f200 80c8 	bhi.w	800ba32 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
 800b8a2:	2900      	cmp	r1, #0
 800b8a4:	f000 83e7 	beq.w	800c076 <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 800b8a8:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800b8ac:	f040 80c9 	bne.w	800ba42 <HAL_RCCEx_PeriphCLKConfig+0x2b2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8b0:	2100      	movs	r1, #0
 800b8b2:	f104 0008 	add.w	r0, r4, #8
 800b8b6:	f7ff fe77 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b8ba:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b8bc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b8c0:	2d00      	cmp	r5, #0
 800b8c2:	f040 83b5 	bne.w	800c030 <HAL_RCCEx_PeriphCLKConfig+0x8a0>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b8c6:	4f74      	ldr	r7, [pc, #464]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b8c8:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 800b8cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b8ce:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 800b8d2:	4301      	orrs	r1, r0
 800b8d4:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b8d6:	0199      	lsls	r1, r3, #6
 800b8d8:	d518      	bpl.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->QspiClockSelection)
 800b8da:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800b8dc:	2920      	cmp	r1, #32
 800b8de:	f000 841f 	beq.w	800c120 <HAL_RCCEx_PeriphCLKConfig+0x990>
 800b8e2:	f200 80b1 	bhi.w	800ba48 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b8e6:	b139      	cbz	r1, 800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b8e8:	2910      	cmp	r1, #16
 800b8ea:	f040 80b0 	bne.w	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x2be>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8ee:	486a      	ldr	r0, [pc, #424]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b8f0:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800b8f2:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800b8f6:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800b8f8:	2d00      	cmp	r5, #0
 800b8fa:	f040 83d8 	bne.w	800c0ae <HAL_RCCEx_PeriphCLKConfig+0x91e>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b8fe:	4f66      	ldr	r7, [pc, #408]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b900:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800b902:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800b904:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 800b908:	4301      	orrs	r1, r0
 800b90a:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b90c:	04df      	lsls	r7, r3, #19
 800b90e:	d51f      	bpl.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi123ClockSelection)
 800b910:	6e21      	ldr	r1, [r4, #96]	; 0x60
 800b912:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800b916:	f000 84b5 	beq.w	800c284 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
 800b91a:	f200 809b 	bhi.w	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
 800b91e:	2900      	cmp	r1, #0
 800b920:	f000 83a3 	beq.w	800c06a <HAL_RCCEx_PeriphCLKConfig+0x8da>
 800b924:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800b928:	f040 809c 	bne.w	800ba64 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b92c:	2100      	movs	r1, #0
 800b92e:	f104 0008 	add.w	r0, r4, #8
 800b932:	f7ff fe39 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b936:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b938:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b93c:	2d00      	cmp	r5, #0
 800b93e:	f040 837b 	bne.w	800c038 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b942:	4f55      	ldr	r7, [pc, #340]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b944:	6e20      	ldr	r0, [r4, #96]	; 0x60
 800b946:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b948:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 800b94c:	4301      	orrs	r1, r0
 800b94e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b950:	0498      	lsls	r0, r3, #18
 800b952:	d51d      	bpl.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi45ClockSelection)
 800b954:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800b956:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800b95a:	f000 8410 	beq.w	800c17e <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 800b95e:	f200 8084 	bhi.w	800ba6a <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b962:	b159      	cbz	r1, 800b97c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800b964:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800b968:	f040 8087 	bne.w	800ba7a <HAL_RCCEx_PeriphCLKConfig+0x2ea>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b96c:	2101      	movs	r1, #1
 800b96e:	f104 0008 	add.w	r0, r4, #8
 800b972:	f7ff fe19 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b976:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b978:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b97c:	2d00      	cmp	r5, #0
 800b97e:	f040 839a 	bne.w	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x926>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b982:	4f45      	ldr	r7, [pc, #276]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b984:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800b986:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800b988:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 800b98c:	4301      	orrs	r1, r0
 800b98e:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b990:	0459      	lsls	r1, r3, #17
 800b992:	d51d      	bpl.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch (PeriphClkInit->Spi6ClockSelection)
 800b994:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 800b998:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b99c:	f000 83fb 	beq.w	800c196 <HAL_RCCEx_PeriphCLKConfig+0xa06>
 800b9a0:	d86e      	bhi.n	800ba80 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
 800b9a2:	b151      	cbz	r1, 800b9ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b9a4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b9a8:	d172      	bne.n	800ba90 <HAL_RCCEx_PeriphCLKConfig+0x300>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b9aa:	2101      	movs	r1, #1
 800b9ac:	f104 0008 	add.w	r0, r4, #8
 800b9b0:	f7ff fdfa 	bl	800b5a8 <RCCEx_PLL2_Config>
 800b9b4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b9b6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800b9ba:	2d00      	cmp	r5, #0
 800b9bc:	f040 837f 	bne.w	800c0be <HAL_RCCEx_PeriphCLKConfig+0x92e>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800b9c0:	4f35      	ldr	r7, [pc, #212]	; (800ba98 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800b9c2:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 800b9c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b9c8:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800b9cc:	4301      	orrs	r1, r0
 800b9ce:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800b9d0:	041f      	lsls	r7, r3, #16
 800b9d2:	d50d      	bpl.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
    switch (PeriphClkInit->FdcanClockSelection)
 800b9d4:	6f21      	ldr	r1, [r4, #112]	; 0x70
 800b9d6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800b9da:	f000 83c8 	beq.w	800c16e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800b9de:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800b9e2:	f000 823b 	beq.w	800be5c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
 800b9e6:	2900      	cmp	r1, #0
 800b9e8:	f000 8240 	beq.w	800be6c <HAL_RCCEx_PeriphCLKConfig+0x6dc>
 800b9ec:	2601      	movs	r6, #1
 800b9ee:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800b9f0:	01d8      	lsls	r0, r3, #7
 800b9f2:	d562      	bpl.n	800baba <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->FmcClockSelection)
 800b9f4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800b9f6:	2903      	cmp	r1, #3
 800b9f8:	f200 84bf 	bhi.w	800c37a <HAL_RCCEx_PeriphCLKConfig+0xbea>
 800b9fc:	e8df f011 	tbh	[pc, r1, lsl #1]
 800ba00:	004e0053 	.word	0x004e0053
 800ba04:	005303e2 	.word	0x005303e2
    switch (PeriphClkInit->Sai23ClockSelection)
 800ba08:	29c0      	cmp	r1, #192	; 0xc0
 800ba0a:	f43f af12 	beq.w	800b832 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800ba0e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800ba12:	f43f af0e 	beq.w	800b832 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800ba16:	2601      	movs	r6, #1
 800ba18:	4635      	mov	r5, r6
 800ba1a:	e714      	b.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0xb6>
    switch (PeriphClkInit->Sai4AClockSelection)
 800ba1c:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 800ba20:	f43f af2a 	beq.w	800b878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800ba24:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800ba28:	f43f af26 	beq.w	800b878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800ba2c:	2601      	movs	r6, #1
 800ba2e:	4635      	mov	r5, r6
 800ba30:	e72d      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xfe>
    switch (PeriphClkInit->Sai4BClockSelection)
 800ba32:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800ba36:	f43f af43 	beq.w	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800ba3a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800ba3e:	f43f af3f 	beq.w	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 800ba42:	2601      	movs	r6, #1
 800ba44:	4635      	mov	r5, r6
 800ba46:	e746      	b.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x146>
    switch (PeriphClkInit->QspiClockSelection)
 800ba48:	2930      	cmp	r1, #48	; 0x30
 800ba4a:	f43f af55 	beq.w	800b8f8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 800ba4e:	2601      	movs	r6, #1
 800ba50:	4635      	mov	r5, r6
 800ba52:	e75b      	b.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x17c>
    switch (PeriphClkInit->Spi123ClockSelection)
 800ba54:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 800ba58:	f43f af70 	beq.w	800b93c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800ba5c:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800ba60:	f43f af6c 	beq.w	800b93c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 800ba64:	2601      	movs	r6, #1
 800ba66:	4635      	mov	r5, r6
 800ba68:	e772      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    switch (PeriphClkInit->Spi45ClockSelection)
 800ba6a:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 800ba6e:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 800ba72:	d083      	beq.n	800b97c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800ba74:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 800ba78:	d080      	beq.n	800b97c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
 800ba7a:	2601      	movs	r6, #1
 800ba7c:	4635      	mov	r5, r6
 800ba7e:	e787      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x200>
    switch (PeriphClkInit->Spi6ClockSelection)
 800ba80:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800ba84:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800ba88:	d097      	beq.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800ba8a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800ba8e:	d094      	beq.n	800b9ba <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800ba90:	2601      	movs	r6, #1
 800ba92:	4635      	mov	r5, r6
 800ba94:	e79c      	b.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800ba96:	bf00      	nop
 800ba98:	58024400 	.word	0x58024400
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba9c:	4839      	ldr	r0, [pc, #228]	; (800bb84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800ba9e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800baa0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800baa4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800baa6:	2d00      	cmp	r5, #0
 800baa8:	f040 8303 	bne.w	800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x922>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800baac:	4f35      	ldr	r7, [pc, #212]	; (800bb84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800baae:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800bab0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800bab2:	f021 0103 	bic.w	r1, r1, #3
 800bab6:	4301      	orrs	r1, r0
 800bab8:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800baba:	0259      	lsls	r1, r3, #9
 800babc:	f100 826a 	bmi.w	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x804>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bac0:	07d8      	lsls	r0, r3, #31
 800bac2:	d52f      	bpl.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x394>
    switch (PeriphClkInit->Usart16ClockSelection)
 800bac4:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 800bac6:	2928      	cmp	r1, #40	; 0x28
 800bac8:	d82a      	bhi.n	800bb20 <HAL_RCCEx_PeriphCLKConfig+0x390>
 800baca:	e8df f011 	tbh	[pc, r1, lsl #1]
 800bace:	020a      	.short	0x020a
 800bad0:	00290029 	.word	0x00290029
 800bad4:	00290029 	.word	0x00290029
 800bad8:	00290029 	.word	0x00290029
 800badc:	02020029 	.word	0x02020029
 800bae0:	00290029 	.word	0x00290029
 800bae4:	00290029 	.word	0x00290029
 800bae8:	00290029 	.word	0x00290029
 800baec:	04070029 	.word	0x04070029
 800baf0:	00290029 	.word	0x00290029
 800baf4:	00290029 	.word	0x00290029
 800baf8:	00290029 	.word	0x00290029
 800bafc:	020a0029 	.word	0x020a0029
 800bb00:	00290029 	.word	0x00290029
 800bb04:	00290029 	.word	0x00290029
 800bb08:	00290029 	.word	0x00290029
 800bb0c:	020a0029 	.word	0x020a0029
 800bb10:	00290029 	.word	0x00290029
 800bb14:	00290029 	.word	0x00290029
 800bb18:	00290029 	.word	0x00290029
 800bb1c:	020a0029 	.word	0x020a0029
 800bb20:	2601      	movs	r6, #1
 800bb22:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bb24:	0799      	lsls	r1, r3, #30
 800bb26:	d51d      	bpl.n	800bb64 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800bb28:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 800bb2a:	2905      	cmp	r1, #5
 800bb2c:	f200 8421 	bhi.w	800c372 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800bb30:	e8df f011 	tbh	[pc, r1, lsl #1]
 800bb34:	0006000e 	.word	0x0006000e
 800bb38:	000e03c8 	.word	0x000e03c8
 800bb3c:	000e000e 	.word	0x000e000e
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb40:	2101      	movs	r1, #1
 800bb42:	f104 0008 	add.w	r0, r4, #8
 800bb46:	f7ff fd2f 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bb4a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb4c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bb50:	2d00      	cmp	r5, #0
 800bb52:	f040 82b8 	bne.w	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x936>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bb56:	4f0b      	ldr	r7, [pc, #44]	; (800bb84 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 800bb58:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 800bb5a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bb5c:	f021 0107 	bic.w	r1, r1, #7
 800bb60:	4301      	orrs	r1, r0
 800bb62:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bb64:	075f      	lsls	r7, r3, #29
 800bb66:	d522      	bpl.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x41e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800bb68:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 800bb6c:	2905      	cmp	r1, #5
 800bb6e:	f200 8408 	bhi.w	800c382 <HAL_RCCEx_PeriphCLKConfig+0xbf2>
 800bb72:	e8df f011 	tbh	[pc, r1, lsl #1]
 800bb76:	0011      	.short	0x0011
 800bb78:	039b0009 	.word	0x039b0009
 800bb7c:	00110011 	.word	0x00110011
 800bb80:	0011      	.short	0x0011
 800bb82:	bf00      	nop
 800bb84:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb88:	2101      	movs	r1, #1
 800bb8a:	f104 0008 	add.w	r0, r4, #8
 800bb8e:	f7ff fd0b 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bb92:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bb94:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bb98:	2d00      	cmp	r5, #0
 800bb9a:	f040 8286 	bne.w	800c0aa <HAL_RCCEx_PeriphCLKConfig+0x91a>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800bb9e:	4fae      	ldr	r7, [pc, #696]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bba0:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 800bba4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bba6:	f021 0107 	bic.w	r1, r1, #7
 800bbaa:	4301      	orrs	r1, r0
 800bbac:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bbae:	0698      	lsls	r0, r3, #26
 800bbb0:	d51f      	bpl.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bbb2:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 800bbb6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 800bbba:	f000 82f7 	beq.w	800c1ac <HAL_RCCEx_PeriphCLKConfig+0xa1c>
 800bbbe:	f200 810b 	bhi.w	800bdd8 <HAL_RCCEx_PeriphCLKConfig+0x648>
 800bbc2:	b159      	cbz	r1, 800bbdc <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800bbc4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 800bbc8:	f040 8110 	bne.w	800bdec <HAL_RCCEx_PeriphCLKConfig+0x65c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bbcc:	2100      	movs	r1, #0
 800bbce:	f104 0008 	add.w	r0, r4, #8
 800bbd2:	f7ff fce9 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bbd6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bbd8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bbdc:	2d00      	cmp	r5, #0
 800bbde:	f040 8260 	bne.w	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x912>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bbe2:	4f9d      	ldr	r7, [pc, #628]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bbe4:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800bbe8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bbea:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800bbee:	4301      	orrs	r1, r0
 800bbf0:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bbf2:	0659      	lsls	r1, r3, #25
 800bbf4:	d51f      	bpl.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bbf6:	f8d4 109c 	ldr.w	r1, [r4, #156]	; 0x9c
 800bbfa:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800bbfe:	f000 829b 	beq.w	800c138 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 800bc02:	f200 80f6 	bhi.w	800bdf2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bc06:	b159      	cbz	r1, 800bc20 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800bc08:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800bc0c:	f040 80fb 	bne.w	800be06 <HAL_RCCEx_PeriphCLKConfig+0x676>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc10:	2100      	movs	r1, #0
 800bc12:	f104 0008 	add.w	r0, r4, #8
 800bc16:	f7ff fcc7 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bc1a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bc1c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc20:	2d00      	cmp	r5, #0
 800bc22:	f040 824e 	bne.w	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0x932>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bc26:	4f8c      	ldr	r7, [pc, #560]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bc28:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 800bc2c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bc2e:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800bc32:	4301      	orrs	r1, r0
 800bc34:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bc36:	061f      	lsls	r7, r3, #24
 800bc38:	d51f      	bpl.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800bc3a:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800bc3e:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800bc42:	f000 8289 	beq.w	800c158 <HAL_RCCEx_PeriphCLKConfig+0x9c8>
 800bc46:	f200 80e1 	bhi.w	800be0c <HAL_RCCEx_PeriphCLKConfig+0x67c>
 800bc4a:	b159      	cbz	r1, 800bc64 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800bc4c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 800bc50:	f040 80e6 	bne.w	800be20 <HAL_RCCEx_PeriphCLKConfig+0x690>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bc54:	2100      	movs	r1, #0
 800bc56:	f104 0008 	add.w	r0, r4, #8
 800bc5a:	f7ff fca5 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bc5e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bc60:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bc64:	2d00      	cmp	r5, #0
 800bc66:	f040 8228 	bne.w	800c0ba <HAL_RCCEx_PeriphCLKConfig+0x92a>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800bc6a:	4f7b      	ldr	r7, [pc, #492]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bc6c:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 800bc70:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bc72:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 800bc76:	4301      	orrs	r1, r0
 800bc78:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800bc7a:	0718      	lsls	r0, r3, #28
 800bc7c:	d50b      	bpl.n	800bc96 <HAL_RCCEx_PeriphCLKConfig+0x506>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800bc7e:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 800bc82:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800bc86:	f000 82a9 	beq.w	800c1dc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800bc8a:	4f73      	ldr	r7, [pc, #460]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bc8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bc8e:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 800bc92:	4301      	orrs	r1, r0
 800bc94:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc96:	06d9      	lsls	r1, r3, #27
 800bc98:	d50b      	bpl.n	800bcb2 <HAL_RCCEx_PeriphCLKConfig+0x522>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800bc9a:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 800bc9e:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 800bca2:	f000 82a8 	beq.w	800c1f6 <HAL_RCCEx_PeriphCLKConfig+0xa66>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bca6:	4f6c      	ldr	r7, [pc, #432]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bca8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bcaa:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800bcae:	4301      	orrs	r1, r0
 800bcb0:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800bcb2:	031f      	lsls	r7, r3, #12
 800bcb4:	d50e      	bpl.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x544>
    switch (PeriphClkInit->AdcClockSelection)
 800bcb6:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800bcba:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800bcbe:	f000 80f4 	beq.w	800beaa <HAL_RCCEx_PeriphCLKConfig+0x71a>
 800bcc2:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 800bcc6:	f000 80f8 	beq.w	800beba <HAL_RCCEx_PeriphCLKConfig+0x72a>
 800bcca:	2900      	cmp	r1, #0
 800bccc:	f000 821c 	beq.w	800c108 <HAL_RCCEx_PeriphCLKConfig+0x978>
 800bcd0:	2601      	movs	r6, #1
 800bcd2:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800bcd4:	0358      	lsls	r0, r3, #13
 800bcd6:	d50f      	bpl.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0x568>
    switch (PeriphClkInit->UsbClockSelection)
 800bcd8:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 800bcdc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800bce0:	f000 80cf 	beq.w	800be82 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800bce4:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 800bce8:	f000 80d3 	beq.w	800be92 <HAL_RCCEx_PeriphCLKConfig+0x702>
 800bcec:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800bcf0:	f000 8202 	beq.w	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x968>
 800bcf4:	2601      	movs	r6, #1
 800bcf6:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800bcf8:	03d9      	lsls	r1, r3, #15
 800bcfa:	d509      	bpl.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0x580>
    switch (PeriphClkInit->SdmmcClockSelection)
 800bcfc:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800bcfe:	2900      	cmp	r1, #0
 800bd00:	f000 81f1 	beq.w	800c0e6 <HAL_RCCEx_PeriphCLKConfig+0x956>
 800bd04:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800bd08:	f000 819d 	beq.w	800c046 <HAL_RCCEx_PeriphCLKConfig+0x8b6>
 800bd0c:	2601      	movs	r6, #1
 800bd0e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bd10:	009f      	lsls	r7, r3, #2
 800bd12:	f100 80f1 	bmi.w	800bef8 <HAL_RCCEx_PeriphCLKConfig+0x768>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bd16:	0398      	lsls	r0, r3, #14
 800bd18:	d50c      	bpl.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->RngClockSelection)
 800bd1a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 800bd1e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800bd22:	f000 81d8 	beq.w	800c0d6 <HAL_RCCEx_PeriphCLKConfig+0x946>
 800bd26:	d97e      	bls.n	800be26 <HAL_RCCEx_PeriphCLKConfig+0x696>
 800bd28:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 800bd2c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800bd30:	d07b      	beq.n	800be2a <HAL_RCCEx_PeriphCLKConfig+0x69a>
 800bd32:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800bd34:	02d9      	lsls	r1, r3, #11
 800bd36:	d506      	bpl.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800bd38:	4847      	ldr	r0, [pc, #284]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd3a:	6f65      	ldr	r5, [r4, #116]	; 0x74
 800bd3c:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800bd3e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800bd42:	4329      	orrs	r1, r5
 800bd44:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800bd46:	00df      	lsls	r7, r3, #3
 800bd48:	d507      	bpl.n	800bd5a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800bd4a:	4843      	ldr	r0, [pc, #268]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd4c:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800bd50:	6901      	ldr	r1, [r0, #16]
 800bd52:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 800bd56:	4329      	orrs	r1, r5
 800bd58:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800bd5a:	029d      	lsls	r5, r3, #10
 800bd5c:	d506      	bpl.n	800bd6c <HAL_RCCEx_PeriphCLKConfig+0x5dc>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800bd5e:	483e      	ldr	r0, [pc, #248]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd60:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 800bd62:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800bd64:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 800bd68:	4329      	orrs	r1, r5
 800bd6a:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800bd6c:	0058      	lsls	r0, r3, #1
 800bd6e:	d509      	bpl.n	800bd84 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bd70:	4939      	ldr	r1, [pc, #228]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd72:	6908      	ldr	r0, [r1, #16]
 800bd74:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 800bd78:	6108      	str	r0, [r1, #16]
 800bd7a:	6908      	ldr	r0, [r1, #16]
 800bd7c:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 800bd80:	4328      	orrs	r0, r5
 800bd82:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	da06      	bge.n	800bd96 <HAL_RCCEx_PeriphCLKConfig+0x606>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800bd88:	4833      	ldr	r0, [pc, #204]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd8a:	6d65      	ldr	r5, [r4, #84]	; 0x54
 800bd8c:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800bd8e:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800bd92:	4329      	orrs	r1, r5
 800bd94:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bd96:	0219      	lsls	r1, r3, #8
 800bd98:	d507      	bpl.n	800bdaa <HAL_RCCEx_PeriphCLKConfig+0x61a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bd9a:	492f      	ldr	r1, [pc, #188]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800bd9c:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 800bda0:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800bda2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800bda6:	4303      	orrs	r3, r0
 800bda8:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800bdaa:	07d3      	lsls	r3, r2, #31
 800bdac:	f100 80b0 	bmi.w	800bf10 <HAL_RCCEx_PeriphCLKConfig+0x780>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bdb0:	0797      	lsls	r7, r2, #30
 800bdb2:	f100 80ba 	bmi.w	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x79a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bdb6:	0755      	lsls	r5, r2, #29
 800bdb8:	f100 80c4 	bmi.w	800bf44 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bdbc:	0710      	lsls	r0, r2, #28
 800bdbe:	f100 80ce 	bmi.w	800bf5e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bdc2:	06d1      	lsls	r1, r2, #27
 800bdc4:	f100 80d8 	bmi.w	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x7e8>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bdc8:	0692      	lsls	r2, r2, #26
 800bdca:	f100 8125 	bmi.w	800c018 <HAL_RCCEx_PeriphCLKConfig+0x888>
    return HAL_OK;
 800bdce:	1e30      	subs	r0, r6, #0
 800bdd0:	bf18      	it	ne
 800bdd2:	2001      	movne	r0, #1
}
 800bdd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 800bdd8:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 800bddc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800bde0:	f43f aefc 	beq.w	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800bde4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 800bde8:	f43f aef8 	beq.w	800bbdc <HAL_RCCEx_PeriphCLKConfig+0x44c>
 800bdec:	2601      	movs	r6, #1
 800bdee:	4635      	mov	r5, r6
 800bdf0:	e6ff      	b.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800bdf2:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 800bdf6:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800bdfa:	f43f af11 	beq.w	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800bdfe:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800be02:	f43f af0d 	beq.w	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x490>
 800be06:	2601      	movs	r6, #1
 800be08:	4635      	mov	r5, r6
 800be0a:	e714      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 800be0c:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800be10:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800be14:	f43f af26 	beq.w	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800be18:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 800be1c:	f43f af22 	beq.w	800bc64 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
 800be20:	2601      	movs	r6, #1
 800be22:	4635      	mov	r5, r6
 800be24:	e729      	b.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch (PeriphClkInit->RngClockSelection)
 800be26:	2900      	cmp	r1, #0
 800be28:	d183      	bne.n	800bd32 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
    if (ret == HAL_OK)
 800be2a:	2d00      	cmp	r5, #0
 800be2c:	f040 8151 	bne.w	800c0d2 <HAL_RCCEx_PeriphCLKConfig+0x942>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800be30:	4d09      	ldr	r5, [pc, #36]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800be32:	6d68      	ldr	r0, [r5, #84]	; 0x54
 800be34:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 800be38:	4301      	orrs	r1, r0
 800be3a:	6569      	str	r1, [r5, #84]	; 0x54
 800be3c:	e77a      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800be3e:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800be40:	2d00      	cmp	r5, #0
 800be42:	f040 80fb 	bne.w	800c03c <HAL_RCCEx_PeriphCLKConfig+0x8ac>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800be46:	4f04      	ldr	r7, [pc, #16]	; (800be58 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800be48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800be4a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800be4c:	f021 0107 	bic.w	r1, r1, #7
 800be50:	4301      	orrs	r1, r0
 800be52:	6539      	str	r1, [r7, #80]	; 0x50
 800be54:	e4d7      	b.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800be56:	bf00      	nop
 800be58:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800be5c:	2101      	movs	r1, #1
 800be5e:	f104 0008 	add.w	r0, r4, #8
 800be62:	f7ff fba1 	bl	800b5a8 <RCCEx_PLL2_Config>
 800be66:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800be68:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800be6c:	2d00      	cmp	r5, #0
 800be6e:	f040 811a 	bne.w	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0x916>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800be72:	4fb7      	ldr	r7, [pc, #732]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800be74:	6f20      	ldr	r0, [r4, #112]	; 0x70
 800be76:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800be78:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 800be7c:	4301      	orrs	r1, r0
 800be7e:	6539      	str	r1, [r7, #80]	; 0x50
 800be80:	e5b6      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800be82:	2101      	movs	r1, #1
 800be84:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800be88:	f7ff fc08 	bl	800b69c <RCCEx_PLL3_Config>
 800be8c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800be8e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800be92:	2d00      	cmp	r5, #0
 800be94:	f040 811b 	bne.w	800c0ce <HAL_RCCEx_PeriphCLKConfig+0x93e>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800be98:	4fad      	ldr	r7, [pc, #692]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800be9a:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 800be9e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800bea0:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800bea4:	4301      	orrs	r1, r0
 800bea6:	6579      	str	r1, [r7, #84]	; 0x54
 800bea8:	e726      	b.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0x568>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800beaa:	2102      	movs	r1, #2
 800beac:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800beb0:	f7ff fbf4 	bl	800b69c <RCCEx_PLL3_Config>
 800beb4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800beb6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800beba:	2d00      	cmp	r5, #0
 800bebc:	f040 8105 	bne.w	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x93a>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800bec0:	4fa3      	ldr	r7, [pc, #652]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800bec2:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 800bec6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800bec8:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 800becc:	4301      	orrs	r1, r0
 800bece:	65b9      	str	r1, [r7, #88]	; 0x58
 800bed0:	e700      	b.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x544>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bed2:	2101      	movs	r1, #1
 800bed4:	f104 0008 	add.w	r0, r4, #8
 800bed8:	f7ff fb66 	bl	800b5a8 <RCCEx_PLL2_Config>
 800bedc:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bede:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800bee2:	2d00      	cmp	r5, #0
 800bee4:	f040 80db 	bne.w	800c09e <HAL_RCCEx_PeriphCLKConfig+0x90e>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bee8:	4f99      	ldr	r7, [pc, #612]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800beea:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 800beec:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800beee:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 800bef2:	4301      	orrs	r1, r0
 800bef4:	6579      	str	r1, [r7, #84]	; 0x54
 800bef6:	e615      	b.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x394>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bef8:	2102      	movs	r1, #2
 800befa:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800befe:	f7ff fbcd 	bl	800b69c <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800bf02:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800bf06:	2800      	cmp	r0, #0
 800bf08:	f43f af05 	beq.w	800bd16 <HAL_RCCEx_PeriphCLKConfig+0x586>
      status = HAL_ERROR;
 800bf0c:	2601      	movs	r6, #1
 800bf0e:	e702      	b.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0x586>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800bf10:	2100      	movs	r1, #0
 800bf12:	f104 0008 	add.w	r0, r4, #8
 800bf16:	f7ff fb47 	bl	800b5a8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bf1a:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	f43f af47 	beq.w	800bdb0 <HAL_RCCEx_PeriphCLKConfig+0x620>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800bf22:	0797      	lsls	r7, r2, #30
 800bf24:	4606      	mov	r6, r0
 800bf26:	f57f af46 	bpl.w	800bdb6 <HAL_RCCEx_PeriphCLKConfig+0x626>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bf2a:	2101      	movs	r1, #1
 800bf2c:	f104 0008 	add.w	r0, r4, #8
 800bf30:	f7ff fb3a 	bl	800b5a8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bf34:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800bf36:	2800      	cmp	r0, #0
 800bf38:	f43f af3d 	beq.w	800bdb6 <HAL_RCCEx_PeriphCLKConfig+0x626>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800bf3c:	0755      	lsls	r5, r2, #29
 800bf3e:	4606      	mov	r6, r0
 800bf40:	f57f af3c 	bpl.w	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bf44:	2102      	movs	r1, #2
 800bf46:	f104 0008 	add.w	r0, r4, #8
 800bf4a:	f7ff fb2d 	bl	800b5a8 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bf4e:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800bf50:	2800      	cmp	r0, #0
 800bf52:	f43f af33 	beq.w	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x62c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bf56:	4606      	mov	r6, r0
 800bf58:	0710      	lsls	r0, r2, #28
 800bf5a:	f57f af32 	bpl.w	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x632>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bf5e:	2100      	movs	r1, #0
 800bf60:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800bf64:	f7ff fb9a 	bl	800b69c <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bf68:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800bf6a:	2800      	cmp	r0, #0
 800bf6c:	f43f af29 	beq.w	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x632>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bf70:	06d1      	lsls	r1, r2, #27
 800bf72:	4606      	mov	r6, r0
 800bf74:	f57f af28 	bpl.w	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x638>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bf78:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800bf7c:	2101      	movs	r1, #1
 800bf7e:	4628      	mov	r0, r5
 800bf80:	f7ff fb8c 	bl	800b69c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800bf84:	2800      	cmp	r0, #0
 800bf86:	f000 80c9 	beq.w	800c11c <HAL_RCCEx_PeriphCLKConfig+0x98c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bf8a:	6863      	ldr	r3, [r4, #4]
 800bf8c:	069b      	lsls	r3, r3, #26
 800bf8e:	d54c      	bpl.n	800c02a <HAL_RCCEx_PeriphCLKConfig+0x89a>
 800bf90:	4606      	mov	r6, r0
 800bf92:	e043      	b.n	800c01c <HAL_RCCEx_PeriphCLKConfig+0x88c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bf94:	4f6f      	ldr	r7, [pc, #444]	; (800c154 <HAL_RCCEx_PeriphCLKConfig+0x9c4>)
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf9c:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 800bf9e:	f7fb f943 	bl	8007228 <HAL_GetTick>
 800bfa2:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bfa4:	e006      	b.n	800bfb4 <HAL_RCCEx_PeriphCLKConfig+0x824>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bfa6:	f7fb f93f 	bl	8007228 <HAL_GetTick>
 800bfaa:	eba0 0008 	sub.w	r0, r0, r8
 800bfae:	2864      	cmp	r0, #100	; 0x64
 800bfb0:	f200 81a0 	bhi.w	800c2f4 <HAL_RCCEx_PeriphCLKConfig+0xb64>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bfb4:	683b      	ldr	r3, [r7, #0]
 800bfb6:	05da      	lsls	r2, r3, #23
 800bfb8:	d5f5      	bpl.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0x816>
    if (ret == HAL_OK)
 800bfba:	2d00      	cmp	r5, #0
 800bfbc:	f040 81d4 	bne.w	800c368 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bfc0:	4a63      	ldr	r2, [pc, #396]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800bfc2:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800bfc6:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800bfc8:	4059      	eors	r1, r3
 800bfca:	f411 7f40 	tst.w	r1, #768	; 0x300
 800bfce:	d00b      	beq.n	800bfe8 <HAL_RCCEx_PeriphCLKConfig+0x858>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bfd0:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 800bfd2:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bfd4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 800bfd8:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 800bfdc:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bfde:	6f10      	ldr	r0, [r2, #112]	; 0x70
 800bfe0:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800bfe4:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 800bfe6:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bfe8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bfec:	f000 819e 	beq.w	800c32c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bff0:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800bff4:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 800bff8:	f000 81ac 	beq.w	800c354 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
 800bffc:	4954      	ldr	r1, [pc, #336]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800bffe:	690a      	ldr	r2, [r1, #16]
 800c000:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800c004:	610a      	str	r2, [r1, #16]
 800c006:	4852      	ldr	r0, [pc, #328]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c008:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800c00c:	6f07      	ldr	r7, [r0, #112]	; 0x70
 800c00e:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c010:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c014:	6701      	str	r1, [r0, #112]	; 0x70
 800c016:	e553      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x330>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c018:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c01c:	2102      	movs	r1, #2
 800c01e:	4628      	mov	r0, r5
 800c020:	f7ff fb3c 	bl	800b69c <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800c024:	2800      	cmp	r0, #0
 800c026:	f43f aed2 	beq.w	800bdce <HAL_RCCEx_PeriphCLKConfig+0x63e>
  return HAL_ERROR;
 800c02a:	2001      	movs	r0, #1
}
 800c02c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c030:	462e      	mov	r6, r5
 800c032:	e450      	b.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x146>
 800c034:	462e      	mov	r6, r5
 800c036:	e406      	b.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0xb6>
 800c038:	462e      	mov	r6, r5
 800c03a:	e489      	b.n	800b950 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800c03c:	462e      	mov	r6, r5
 800c03e:	f7ff bbe2 	b.w	800b806 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c042:	462e      	mov	r6, r5
 800c044:	e423      	b.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c046:	2102      	movs	r1, #2
 800c048:	f104 0008 	add.w	r0, r4, #8
 800c04c:	f7ff faac 	bl	800b5a8 <RCCEx_PLL2_Config>
 800c050:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c052:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c056:	2d00      	cmp	r5, #0
 800c058:	d14c      	bne.n	800c0f4 <HAL_RCCEx_PeriphCLKConfig+0x964>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c05a:	4f3d      	ldr	r7, [pc, #244]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c05c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c05e:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c060:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800c064:	4301      	orrs	r1, r0
 800c066:	64f9      	str	r1, [r7, #76]	; 0x4c
 800c068:	e652      	b.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c06a:	4839      	ldr	r0, [pc, #228]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c06c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c06e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c072:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c074:	e462      	b.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c076:	4836      	ldr	r0, [pc, #216]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c078:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c07a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c07e:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c080:	e41e      	b.n	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c082:	4833      	ldr	r0, [pc, #204]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c084:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c086:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c08a:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c08c:	f7ff bbd1 	b.w	800b832 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c090:	482f      	ldr	r0, [pc, #188]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c092:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c094:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c098:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c09a:	f7ff bbed 	b.w	800b878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800c09e:	462e      	mov	r6, r5
 800c0a0:	e540      	b.n	800bb24 <HAL_RCCEx_PeriphCLKConfig+0x394>
 800c0a2:	462e      	mov	r6, r5
 800c0a4:	e5a5      	b.n	800bbf2 <HAL_RCCEx_PeriphCLKConfig+0x462>
 800c0a6:	462e      	mov	r6, r5
 800c0a8:	e4a2      	b.n	800b9f0 <HAL_RCCEx_PeriphCLKConfig+0x260>
 800c0aa:	462e      	mov	r6, r5
 800c0ac:	e57f      	b.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800c0ae:	462e      	mov	r6, r5
 800c0b0:	e42c      	b.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800c0b2:	462e      	mov	r6, r5
 800c0b4:	e501      	b.n	800baba <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800c0b6:	462e      	mov	r6, r5
 800c0b8:	e46a      	b.n	800b990 <HAL_RCCEx_PeriphCLKConfig+0x200>
 800c0ba:	462e      	mov	r6, r5
 800c0bc:	e5dd      	b.n	800bc7a <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 800c0be:	462e      	mov	r6, r5
 800c0c0:	e486      	b.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800c0c2:	462e      	mov	r6, r5
 800c0c4:	e5b7      	b.n	800bc36 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800c0c6:	462e      	mov	r6, r5
 800c0c8:	e54c      	b.n	800bb64 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
 800c0ca:	462e      	mov	r6, r5
 800c0cc:	e602      	b.n	800bcd4 <HAL_RCCEx_PeriphCLKConfig+0x544>
 800c0ce:	462e      	mov	r6, r5
 800c0d0:	e612      	b.n	800bcf8 <HAL_RCCEx_PeriphCLKConfig+0x568>
 800c0d2:	462e      	mov	r6, r5
 800c0d4:	e62e      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x5a4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0d6:	4f1e      	ldr	r7, [pc, #120]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c0d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c0da:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800c0de:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800c0e0:	2d00      	cmp	r5, #0
 800c0e2:	d1f6      	bne.n	800c0d2 <HAL_RCCEx_PeriphCLKConfig+0x942>
 800c0e4:	e6a4      	b.n	800be30 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0e6:	481a      	ldr	r0, [pc, #104]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c0e8:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c0ea:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c0ee:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c0f0:	2d00      	cmp	r5, #0
 800c0f2:	d0b2      	beq.n	800c05a <HAL_RCCEx_PeriphCLKConfig+0x8ca>
 800c0f4:	462e      	mov	r6, r5
 800c0f6:	e60b      	b.n	800bd10 <HAL_RCCEx_PeriphCLKConfig+0x580>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c0f8:	4815      	ldr	r0, [pc, #84]	; (800c150 <HAL_RCCEx_PeriphCLKConfig+0x9c0>)
 800c0fa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c0fc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c100:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c102:	2d00      	cmp	r5, #0
 800c104:	d1e3      	bne.n	800c0ce <HAL_RCCEx_PeriphCLKConfig+0x93e>
 800c106:	e6c7      	b.n	800be98 <HAL_RCCEx_PeriphCLKConfig+0x708>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c108:	f104 0008 	add.w	r0, r4, #8
 800c10c:	f7ff fa4c 	bl	800b5a8 <RCCEx_PLL2_Config>
 800c110:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c112:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c116:	2d00      	cmp	r5, #0
 800c118:	d1d7      	bne.n	800c0ca <HAL_RCCEx_PeriphCLKConfig+0x93a>
 800c11a:	e6d1      	b.n	800bec0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c11c:	6862      	ldr	r2, [r4, #4]
 800c11e:	e653      	b.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x638>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c120:	2102      	movs	r1, #2
 800c122:	f104 0008 	add.w	r0, r4, #8
 800c126:	f7ff fa3f 	bl	800b5a8 <RCCEx_PLL2_Config>
 800c12a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800c12c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c130:	2d00      	cmp	r5, #0
 800c132:	d1bc      	bne.n	800c0ae <HAL_RCCEx_PeriphCLKConfig+0x91e>
 800c134:	f7ff bbe3 	b.w	800b8fe <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c138:	2102      	movs	r1, #2
 800c13a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c13e:	f7ff faad 	bl	800b69c <RCCEx_PLL3_Config>
 800c142:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c144:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c148:	2d00      	cmp	r5, #0
 800c14a:	d1ba      	bne.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0x932>
 800c14c:	e56b      	b.n	800bc26 <HAL_RCCEx_PeriphCLKConfig+0x496>
 800c14e:	bf00      	nop
 800c150:	58024400 	.word	0x58024400
 800c154:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c158:	2102      	movs	r1, #2
 800c15a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c15e:	f7ff fa9d 	bl	800b69c <RCCEx_PLL3_Config>
 800c162:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c164:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c168:	2d00      	cmp	r5, #0
 800c16a:	d1a6      	bne.n	800c0ba <HAL_RCCEx_PeriphCLKConfig+0x92a>
 800c16c:	e57d      	b.n	800bc6a <HAL_RCCEx_PeriphCLKConfig+0x4da>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c16e:	4886      	ldr	r0, [pc, #536]	; (800c388 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800c170:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c172:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c176:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800c178:	2d00      	cmp	r5, #0
 800c17a:	d194      	bne.n	800c0a6 <HAL_RCCEx_PeriphCLKConfig+0x916>
 800c17c:	e679      	b.n	800be72 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c17e:	2101      	movs	r1, #1
 800c180:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c184:	f7ff fa8a 	bl	800b69c <RCCEx_PLL3_Config>
 800c188:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800c18a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c18e:	2d00      	cmp	r5, #0
 800c190:	d191      	bne.n	800c0b6 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800c192:	f7ff bbf6 	b.w	800b982 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c196:	2101      	movs	r1, #1
 800c198:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c19c:	f7ff fa7e 	bl	800b69c <RCCEx_PLL3_Config>
 800c1a0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800c1a2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c1a6:	2d00      	cmp	r5, #0
 800c1a8:	d189      	bne.n	800c0be <HAL_RCCEx_PeriphCLKConfig+0x92e>
 800c1aa:	e409      	b.n	800b9c0 <HAL_RCCEx_PeriphCLKConfig+0x230>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c1ac:	2102      	movs	r1, #2
 800c1ae:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c1b2:	f7ff fa73 	bl	800b69c <RCCEx_PLL3_Config>
 800c1b6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c1b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c1bc:	2d00      	cmp	r5, #0
 800c1be:	f47f af70 	bne.w	800c0a2 <HAL_RCCEx_PeriphCLKConfig+0x912>
 800c1c2:	e50e      	b.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c1c4:	2102      	movs	r1, #2
 800c1c6:	f104 0008 	add.w	r0, r4, #8
 800c1ca:	f7ff f9ed 	bl	800b5a8 <RCCEx_PLL2_Config>
 800c1ce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c1d0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c1d4:	2d00      	cmp	r5, #0
 800c1d6:	f47f af6c 	bne.w	800c0b2 <HAL_RCCEx_PeriphCLKConfig+0x922>
 800c1da:	e467      	b.n	800baac <HAL_RCCEx_PeriphCLKConfig+0x31c>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c1dc:	2102      	movs	r1, #2
 800c1de:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c1e2:	f7ff fa5b 	bl	800b69c <RCCEx_PLL3_Config>
 800c1e6:	2800      	cmp	r0, #0
 800c1e8:	f040 8094 	bne.w	800c314 <HAL_RCCEx_PeriphCLKConfig+0xb84>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c1ec:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c1f0:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c1f4:	e549      	b.n	800bc8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c1f6:	2102      	movs	r1, #2
 800c1f8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c1fc:	f7ff fa4e 	bl	800b69c <RCCEx_PLL3_Config>
 800c200:	2800      	cmp	r0, #0
 800c202:	f040 808d 	bne.w	800c320 <HAL_RCCEx_PeriphCLKConfig+0xb90>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c206:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c20a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c20e:	e54a      	b.n	800bca6 <HAL_RCCEx_PeriphCLKConfig+0x516>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800c210:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c214:	f7ff bae9 	b.w	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x5a>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c218:	2100      	movs	r1, #0
 800c21a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c21e:	f7ff fa3d 	bl	800b69c <RCCEx_PLL3_Config>
 800c222:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800c224:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c228:	f7ff bb4a 	b.w	800b8c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c22c:	2100      	movs	r1, #0
 800c22e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c232:	f7ff fa33 	bl	800b69c <RCCEx_PLL3_Config>
 800c236:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c238:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c23c:	e600      	b.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c23e:	2100      	movs	r1, #0
 800c240:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c244:	f7ff fa2a 	bl	800b69c <RCCEx_PLL3_Config>
 800c248:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800c24a:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c24e:	f7ff baf0 	b.w	800b832 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c252:	2102      	movs	r1, #2
 800c254:	3028      	adds	r0, #40	; 0x28
 800c256:	f7ff fa21 	bl	800b69c <RCCEx_PLL3_Config>
 800c25a:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 800c25c:	2e00      	cmp	r6, #0
 800c25e:	f43f aab5 	beq.w	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x3c>
 800c262:	e7d5      	b.n	800c210 <HAL_RCCEx_PeriphCLKConfig+0xa80>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c264:	4848      	ldr	r0, [pc, #288]	; (800c388 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
        break;
 800c266:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c268:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800c26a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800c26e:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 800c270:	e5e6      	b.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c272:	2100      	movs	r1, #0
 800c274:	f104 0008 	add.w	r0, r4, #8
 800c278:	f7ff f996 	bl	800b5a8 <RCCEx_PLL2_Config>
 800c27c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800c27e:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c282:	e5dd      	b.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c284:	2100      	movs	r1, #0
 800c286:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c28a:	f7ff fa07 	bl	800b69c <RCCEx_PLL3_Config>
 800c28e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800c290:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c294:	f7ff bb52 	b.w	800b93c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c298:	2100      	movs	r1, #0
 800c29a:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c29e:	f7ff f9fd 	bl	800b69c <RCCEx_PLL3_Config>
 800c2a2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800c2a4:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800c2a8:	f7ff bae6 	b.w	800b878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2ac:	2101      	movs	r1, #1
 800c2ae:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c2b2:	f7ff f9f3 	bl	800b69c <RCCEx_PLL3_Config>
 800c2b6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c2b8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c2bc:	2d00      	cmp	r5, #0
 800c2be:	f47f aef4 	bne.w	800c0aa <HAL_RCCEx_PeriphCLKConfig+0x91a>
 800c2c2:	e46c      	b.n	800bb9e <HAL_RCCEx_PeriphCLKConfig+0x40e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2c4:	2101      	movs	r1, #1
 800c2c6:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c2ca:	f7ff f9e7 	bl	800b69c <RCCEx_PLL3_Config>
 800c2ce:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c2d0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c2d4:	2d00      	cmp	r5, #0
 800c2d6:	f47f aef6 	bne.w	800c0c6 <HAL_RCCEx_PeriphCLKConfig+0x936>
 800c2da:	e43c      	b.n	800bb56 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c2dc:	2101      	movs	r1, #1
 800c2de:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800c2e2:	f7ff f9db 	bl	800b69c <RCCEx_PLL3_Config>
 800c2e6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c2e8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800c2ec:	2d00      	cmp	r5, #0
 800c2ee:	f47f aed6 	bne.w	800c09e <HAL_RCCEx_PeriphCLKConfig+0x90e>
 800c2f2:	e5f9      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x758>
        status = ret;
 800c2f4:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c2f6:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c2fa:	4635      	mov	r5, r6
 800c2fc:	f7ff bbe0 	b.w	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->SpdifrxClockSelection)
 800c300:	2601      	movs	r6, #1
 800c302:	f7ff ba72 	b.w	800b7ea <HAL_RCCEx_PeriphCLKConfig+0x5a>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c306:	4d20      	ldr	r5, [pc, #128]	; (800c388 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800c308:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 800c30a:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 800c30e:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 800c310:	f7ff ba64 	b.w	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x4c>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c314:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
        status = HAL_ERROR;
 800c318:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c31a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c31e:	e4b4      	b.n	800bc8a <HAL_RCCEx_PeriphCLKConfig+0x4fa>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c320:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
        status = HAL_ERROR;
 800c324:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c326:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c32a:	e4bc      	b.n	800bca6 <HAL_RCCEx_PeriphCLKConfig+0x516>
        tickstart = HAL_GetTick();
 800c32c:	f7fa ff7c 	bl	8007228 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c330:	f8df 8054 	ldr.w	r8, [pc, #84]	; 800c388 <HAL_RCCEx_PeriphCLKConfig+0xbf8>
        tickstart = HAL_GetTick();
 800c334:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c336:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c33a:	e004      	b.n	800c346 <HAL_RCCEx_PeriphCLKConfig+0xbb6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c33c:	f7fa ff74 	bl	8007228 <HAL_GetTick>
 800c340:	1bc0      	subs	r0, r0, r7
 800c342:	4548      	cmp	r0, r9
 800c344:	d8d6      	bhi.n	800c2f4 <HAL_RCCEx_PeriphCLKConfig+0xb64>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800c346:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 800c34a:	079b      	lsls	r3, r3, #30
 800c34c:	d5f6      	bpl.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0xbac>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c34e:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 800c352:	e64d      	b.n	800bff0 <HAL_RCCEx_PeriphCLKConfig+0x860>
 800c354:	480c      	ldr	r0, [pc, #48]	; (800c388 <HAL_RCCEx_PeriphCLKConfig+0xbf8>)
 800c356:	4a0d      	ldr	r2, [pc, #52]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xbfc>)
 800c358:	6901      	ldr	r1, [r0, #16]
 800c35a:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 800c35e:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 800c362:	430a      	orrs	r2, r1
 800c364:	6102      	str	r2, [r0, #16]
 800c366:	e64e      	b.n	800c006 <HAL_RCCEx_PeriphCLKConfig+0x876>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800c368:	e9d4 3200 	ldrd	r3, r2, [r4]
 800c36c:	462e      	mov	r6, r5
 800c36e:	f7ff bba7 	b.w	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x330>
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c372:	2601      	movs	r6, #1
 800c374:	4635      	mov	r5, r6
 800c376:	f7ff bbf5 	b.w	800bb64 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    switch (PeriphClkInit->FmcClockSelection)
 800c37a:	2601      	movs	r6, #1
 800c37c:	4635      	mov	r5, r6
 800c37e:	f7ff bb9c 	b.w	800baba <HAL_RCCEx_PeriphCLKConfig+0x32a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c382:	2601      	movs	r6, #1
 800c384:	4635      	mov	r5, r6
 800c386:	e412      	b.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x41e>
 800c388:	58024400 	.word	0x58024400
 800c38c:	00ffffcf 	.word	0x00ffffcf

0800c390 <HAL_RCCEx_GetD3PCLK1Freq>:
{
 800c390:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c392:	f7ff f839 	bl	800b408 <HAL_RCC_GetHCLKFreq>
 800c396:	4b05      	ldr	r3, [pc, #20]	; (800c3ac <HAL_RCCEx_GetD3PCLK1Freq+0x1c>)
 800c398:	4a05      	ldr	r2, [pc, #20]	; (800c3b0 <HAL_RCCEx_GetD3PCLK1Freq+0x20>)
 800c39a:	6a1b      	ldr	r3, [r3, #32]
 800c39c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800c3a0:	5cd3      	ldrb	r3, [r2, r3]
 800c3a2:	f003 031f 	and.w	r3, r3, #31
}
 800c3a6:	40d8      	lsrs	r0, r3
 800c3a8:	bd08      	pop	{r3, pc}
 800c3aa:	bf00      	nop
 800c3ac:	58024400 	.word	0x58024400
 800c3b0:	0801926c 	.word	0x0801926c

0800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c3b4:	4a50      	ldr	r2, [pc, #320]	; (800c4f8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 800c3b6:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c3b8:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c3ba:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c3bc:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 800c3be:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c3c2:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c3c6:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 800c3c8:	d05d      	beq.n	800c486 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c3ca:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c3ce:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c3d2:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c3d6:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c3da:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c3dc:	ee07 4a90 	vmov	s15, r4
 800c3e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c3e4:	d003      	beq.n	800c3ee <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 800c3e6:	2902      	cmp	r1, #2
 800c3e8:	d078      	beq.n	800c4dc <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 800c3ea:	2900      	cmp	r1, #0
 800c3ec:	d050      	beq.n	800c490 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c3ee:	ee07 3a90 	vmov	s15, r3
 800c3f2:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800c4fc <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 800c3f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c3fa:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800c3fc:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800c400:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800c500 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800c404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c408:	ee07 3a90 	vmov	s15, r3
 800c40c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800c410:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c414:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800c418:	eee7 7a06 	vfma.f32	s15, s14, s12
 800c41c:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c420:	4a35      	ldr	r2, [pc, #212]	; (800c4f8 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 800c422:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c426:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800c428:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c42c:	ee07 3a90 	vmov	s15, r3
 800c430:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800c434:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c436:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c43a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c43e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c442:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c446:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800c448:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c44c:	ee07 3a90 	vmov	s15, r3
 800c450:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c454:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c458:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c45c:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c460:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c464:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800c466:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c46a:	ee07 3a10 	vmov	s14, r3
 800c46e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c472:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c476:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c47a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c47e:	ee17 3a90 	vmov	r3, s15
 800c482:	6083      	str	r3, [r0, #8]
}
 800c484:	4770      	bx	lr
 800c486:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c488:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c48c:	6083      	str	r3, [r0, #8]
}
 800c48e:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c490:	6811      	ldr	r1, [r2, #0]
 800c492:	0689      	lsls	r1, r1, #26
 800c494:	d529      	bpl.n	800c4ea <HAL_RCCEx_GetPLL2ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c496:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c498:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c49c:	4919      	ldr	r1, [pc, #100]	; (800c504 <HAL_RCCEx_GetPLL2ClockFreq+0x150>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c49e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c4a2:	6b93      	ldr	r3, [r2, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4a4:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c4ac:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c500 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 800c4b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c4b4:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4b6:	ee06 3a10 	vmov	s12, r3
 800c4ba:	ee05 1a90 	vmov	s11, r1
 800c4be:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800c4c2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c4c6:	ee36 6a26 	vadd.f32	s12, s12, s13
 800c4ca:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800c4ce:	eef0 7a46 	vmov.f32	s15, s12
 800c4d2:	eee7 7a05 	vfma.f32	s15, s14, s10
 800c4d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c4da:	e7a1      	b.n	800c420 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4dc:	ee07 3a90 	vmov	s15, r3
 800c4e0:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800c508 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 800c4e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c4e8:	e787      	b.n	800c3fa <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c4ea:	ee07 3a90 	vmov	s15, r3
 800c4ee:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800c50c <HAL_RCCEx_GetPLL2ClockFreq+0x158>
 800c4f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c4f6:	e780      	b.n	800c3fa <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 800c4f8:	58024400 	.word	0x58024400
 800c4fc:	4a742400 	.word	0x4a742400
 800c500:	39000000 	.word	0x39000000
 800c504:	03d09000 	.word	0x03d09000
 800c508:	4bbebc20 	.word	0x4bbebc20
 800c50c:	4c742400 	.word	0x4c742400

0800c510 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c510:	4a50      	ldr	r2, [pc, #320]	; (800c654 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
{
 800c512:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c514:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c516:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c518:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 800c51a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c51e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c522:	6c54      	ldr	r4, [r2, #68]	; 0x44
  if (pll3m != 0U)
 800c524:	d05d      	beq.n	800c5e2 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c526:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c52a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c52e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c532:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c536:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c538:	ee07 4a90 	vmov	s15, r4
 800c53c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c540:	d003      	beq.n	800c54a <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 800c542:	2902      	cmp	r1, #2
 800c544:	d078      	beq.n	800c638 <HAL_RCCEx_GetPLL3ClockFreq+0x128>
 800c546:	2900      	cmp	r1, #0
 800c548:	d050      	beq.n	800c5ec <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c54a:	ee07 3a90 	vmov	s15, r3
 800c54e:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800c658 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 800c552:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c556:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c558:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800c55c:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 800c65c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800c560:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c564:	ee07 3a90 	vmov	s15, r3
 800c568:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800c56c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c570:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800c574:	eee7 7a06 	vfma.f32	s15, s14, s12
 800c578:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c57c:	4a35      	ldr	r2, [pc, #212]	; (800c654 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 800c57e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c582:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c584:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c588:	ee07 3a90 	vmov	s15, r3
 800c58c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800c590:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800c592:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c59a:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c59e:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800c5a2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c5a4:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c5a8:	ee07 3a90 	vmov	s15, r3
 800c5ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c5b0:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c5b4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c5b8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c5bc:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c5c0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800c5c2:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c5c6:	ee07 3a10 	vmov	s14, r3
 800c5ca:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c5ce:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c5d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c5d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c5da:	ee17 3a90 	vmov	r3, s15
 800c5de:	6083      	str	r3, [r0, #8]
}
 800c5e0:	4770      	bx	lr
 800c5e2:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800c5e4:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800c5e8:	6083      	str	r3, [r0, #8]
}
 800c5ea:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c5ec:	6811      	ldr	r1, [r2, #0]
 800c5ee:	0689      	lsls	r1, r1, #26
 800c5f0:	d529      	bpl.n	800c646 <HAL_RCCEx_GetPLL3ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5f2:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c5f4:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5f8:	4919      	ldr	r1, [pc, #100]	; (800c660 <HAL_RCCEx_GetPLL3ClockFreq+0x150>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c5fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c5fe:	6c13      	ldr	r3, [r2, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c600:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c604:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c608:	ed9f 5a14 	vldr	s10, [pc, #80]	; 800c65c <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 800c60c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c610:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c612:	ee06 3a10 	vmov	s12, r3
 800c616:	ee05 1a90 	vmov	s11, r1
 800c61a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800c61e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c622:	ee36 6a26 	vadd.f32	s12, s12, s13
 800c626:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800c62a:	eef0 7a46 	vmov.f32	s15, s12
 800c62e:	eee7 7a05 	vfma.f32	s15, s14, s10
 800c632:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c636:	e7a1      	b.n	800c57c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c638:	ee07 3a90 	vmov	s15, r3
 800c63c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 800c664 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 800c640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c644:	e787      	b.n	800c556 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c646:	ee07 3a90 	vmov	s15, r3
 800c64a:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800c668 <HAL_RCCEx_GetPLL3ClockFreq+0x158>
 800c64e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c652:	e780      	b.n	800c556 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 800c654:	58024400 	.word	0x58024400
 800c658:	4a742400 	.word	0x4a742400
 800c65c:	39000000 	.word	0x39000000
 800c660:	03d09000 	.word	0x03d09000
 800c664:	4bbebc20 	.word	0x4bbebc20
 800c668:	4c742400 	.word	0x4c742400

0800c66c <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c66c:	4a51      	ldr	r2, [pc, #324]	; (800c7b4 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
{
 800c66e:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c670:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c672:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c674:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll1m != 0U)
 800c676:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800c67a:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c67e:	6b54      	ldr	r4, [r2, #52]	; 0x34
  if (pll1m != 0U)
 800c680:	d05e      	beq.n	800c740 <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c682:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800c686:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c68a:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c68e:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800c692:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800c694:	ee07 4a90 	vmov	s15, r4
 800c698:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 800c69c:	f000 8082 	beq.w	800c7a4 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 800c6a0:	2902      	cmp	r1, #2
 800c6a2:	d078      	beq.n	800c796 <HAL_RCCEx_GetPLL1ClockFreq+0x12a>
 800c6a4:	2900      	cmp	r1, #0
 800c6a6:	d050      	beq.n	800c74a <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c6a8:	ee07 3a90 	vmov	s15, r3
 800c6ac:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800c7b8 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 800c6b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c6b6:	eec5 6a27 	vdiv.f32	s13, s10, s15
 800c6ba:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800c6be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6c2:	ee07 3a90 	vmov	s15, r3
 800c6c6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800c6ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c6ce:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800c6d2:	eee7 7a06 	vfma.f32	s15, s14, s12
 800c6d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c6da:	4a36      	ldr	r2, [pc, #216]	; (800c7b4 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
 800c6dc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c6e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c6e2:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800c6e6:	ee07 3a90 	vmov	s15, r3
 800c6ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 800c6ee:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800c6f0:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c6f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6f8:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c6fc:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800c700:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c702:	f3c3 4306 	ubfx	r3, r3, #16, #7
 800c706:	ee07 3a90 	vmov	s15, r3
 800c70a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c70e:	ee77 7a86 	vadd.f32	s15, s15, s12
 800c712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c716:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 800c71a:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c71e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800c720:	f3c3 6306 	ubfx	r3, r3, #24, #7
 800c724:	ee07 3a10 	vmov	s14, r3
 800c728:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c72c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800c730:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c734:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c738:	ee17 3a90 	vmov	r3, s15
 800c73c:	6083      	str	r3, [r0, #8]
}
 800c73e:	4770      	bx	lr
 800c740:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800c742:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800c746:	6083      	str	r3, [r0, #8]
}
 800c748:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c74a:	6811      	ldr	r1, [r2, #0]
 800c74c:	0689      	lsls	r1, r1, #26
 800c74e:	d5ab      	bpl.n	800c6a8 <HAL_RCCEx_GetPLL1ClockFreq+0x3c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c750:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c752:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c756:	491a      	ldr	r1, [pc, #104]	; (800c7c0 <HAL_RCCEx_GetPLL1ClockFreq+0x154>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c758:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c75c:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c75e:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c762:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c766:	ed9f 5a15 	vldr	s10, [pc, #84]	; 800c7bc <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 800c76a:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c76e:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c770:	ee06 3a10 	vmov	s12, r3
 800c774:	ee05 1a90 	vmov	s11, r1
 800c778:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800c77c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800c780:	ee36 6a26 	vadd.f32	s12, s12, s13
 800c784:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800c788:	eef0 7a46 	vmov.f32	s15, s12
 800c78c:	eee7 7a05 	vfma.f32	s15, s14, s10
 800c790:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800c794:	e7a1      	b.n	800c6da <HAL_RCCEx_GetPLL1ClockFreq+0x6e>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c796:	ee07 3a90 	vmov	s15, r3
 800c79a:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 800c7c4 <HAL_RCCEx_GetPLL1ClockFreq+0x158>
 800c79e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c7a2:	e787      	b.n	800c6b4 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800c7a4:	ee07 3a90 	vmov	s15, r3
 800c7a8:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800c7c8 <HAL_RCCEx_GetPLL1ClockFreq+0x15c>
 800c7ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c7b0:	e780      	b.n	800c6b4 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
 800c7b2:	bf00      	nop
 800c7b4:	58024400 	.word	0x58024400
 800c7b8:	4c742400 	.word	0x4c742400
 800c7bc:	39000000 	.word	0x39000000
 800c7c0:	03d09000 	.word	0x03d09000
 800c7c4:	4bbebc20 	.word	0x4bbebc20
 800c7c8:	4a742400 	.word	0x4a742400

0800c7cc <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c7cc:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 800c7d0:	430b      	orrs	r3, r1
{
 800c7d2:	b500      	push	{lr}
 800c7d4:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c7d6:	f000 8083 	beq.w	800c8e0 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c7da:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 800c7de:	430b      	orrs	r3, r1
 800c7e0:	d038      	beq.n	800c854 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c7e2:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 800c7e6:	430b      	orrs	r3, r1
 800c7e8:	f000 80e6 	beq.w	800c9b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c7ec:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 800c7f0:	430b      	orrs	r3, r1
 800c7f2:	f000 8089 	beq.w	800c908 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c7f6:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 800c7fa:	430b      	orrs	r3, r1
 800c7fc:	d060      	beq.n	800c8c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c7fe:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 800c802:	430b      	orrs	r3, r1
 800c804:	f000 8112 	beq.w	800ca2c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c808:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 800c80c:	430b      	orrs	r3, r1
 800c80e:	f000 80a3 	beq.w	800c958 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c812:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 800c816:	430b      	orrs	r3, r1
 800c818:	f000 80fa 	beq.w	800ca10 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c81c:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 800c820:	430b      	orrs	r3, r1
 800c822:	f000 8143 	beq.w	800caac <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c826:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 800c82a:	4308      	orrs	r0, r1
 800c82c:	d137      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c82e:	4a9a      	ldr	r2, [pc, #616]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c830:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c832:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 800c836:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c83a:	f000 8084 	beq.w	800c946 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c83e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c842:	f000 8157 	beq.w	800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800c846:	bb53      	cbnz	r3, 800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c848:	6810      	ldr	r0, [r2, #0]
 800c84a:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800c84e:	d044      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 800c850:	4892      	ldr	r0, [pc, #584]	; (800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 800c852:	e042      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800c854:	4a90      	ldr	r2, [pc, #576]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c856:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c858:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 800c85c:	2b80      	cmp	r3, #128	; 0x80
 800c85e:	f000 80a6 	beq.w	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c862:	d920      	bls.n	800c8a6 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800c864:	2bc0      	cmp	r3, #192	; 0xc0
 800c866:	d037      	beq.n	800c8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800c868:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c86c:	d117      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c86e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c870:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c872:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c876:	0749      	lsls	r1, r1, #29
 800c878:	d502      	bpl.n	800c880 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	f000 80c2 	beq.w	800ca04 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c880:	4a85      	ldr	r2, [pc, #532]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c882:	6812      	ldr	r2, [r2, #0]
 800c884:	05d0      	lsls	r0, r2, #23
 800c886:	d503      	bpl.n	800c890 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 800c888:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c88c:	f000 8102 	beq.w	800ca94 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c890:	4a81      	ldr	r2, [pc, #516]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c892:	6812      	ldr	r2, [r2, #0]
 800c894:	0391      	lsls	r1, r2, #14
 800c896:	d502      	bpl.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800c898:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c89c:	d0d8      	beq.n	800c850 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800c89e:	2000      	movs	r0, #0
}
 800c8a0:	b005      	add	sp, #20
 800c8a2:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d04d      	beq.n	800c946 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c8aa:	2b40      	cmp	r3, #64	; 0x40
 800c8ac:	d1f7      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c8ae:	6810      	ldr	r0, [r2, #0]
 800c8b0:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c8b4:	d011      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c8b6:	a801      	add	r0, sp, #4
 800c8b8:	f7ff fd7c 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c8bc:	9801      	ldr	r0, [sp, #4]
 800c8be:	e00c      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800c8c0:	4a75      	ldr	r2, [pc, #468]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c8c2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800c8c4:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 800c8c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8cc:	d06f      	beq.n	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c8ce:	d938      	bls.n	800c942 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c8d0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c8d4:	f040 8088 	bne.w	800c9e8 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c8d8:	4871      	ldr	r0, [pc, #452]	; (800caa0 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 800c8da:	b005      	add	sp, #20
 800c8dc:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800c8e0:	4b6d      	ldr	r3, [pc, #436]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c8e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c8e4:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 800c8e8:	2b04      	cmp	r3, #4
 800c8ea:	d8d8      	bhi.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800c8ec:	a201      	add	r2, pc, #4	; (adr r2, 800c8f4 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 800c8ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8f2:	bf00      	nop
 800c8f4:	0800c997 	.word	0x0800c997
 800c8f8:	0800c973 	.word	0x0800c973
 800c8fc:	0800c983 	.word	0x0800c983
 800c900:	0800c8d9 	.word	0x0800c8d9
 800c904:	0800c97f 	.word	0x0800c97f
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800c908:	4a63      	ldr	r2, [pc, #396]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c90a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c90c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 800c910:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c914:	d04b      	beq.n	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c916:	d944      	bls.n	800c9a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 800c918:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c91c:	d0dc      	beq.n	800c8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800c91e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c922:	d1bc      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c924:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c926:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c928:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c92c:	0752      	lsls	r2, r2, #29
 800c92e:	d5a7      	bpl.n	800c880 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 800c930:	2b00      	cmp	r3, #0
 800c932:	d1a5      	bne.n	800c880 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c934:	4b58      	ldr	r3, [pc, #352]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c936:	485b      	ldr	r0, [pc, #364]	; (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c93e:	40d8      	lsrs	r0, r3
 800c940:	e7cb      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800c942:	2b00      	cmp	r3, #0
 800c944:	d154      	bne.n	800c9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c946:	6810      	ldr	r0, [r2, #0]
 800c948:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c94c:	d0c5      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c94e:	a801      	add	r0, sp, #4
 800c950:	f7ff fe8c 	bl	800c66c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c954:	9802      	ldr	r0, [sp, #8]
 800c956:	e7c0      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c958:	4a4f      	ldr	r2, [pc, #316]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c95a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c95c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 800c960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c964:	f000 80d0 	beq.w	800cb08 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 800c968:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c96c:	d0da      	beq.n	800c924 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d195      	bne.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c972:	4b49      	ldr	r3, [pc, #292]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c974:	6818      	ldr	r0, [r3, #0]
 800c976:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800c97a:	d0ae      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c97c:	e79b      	b.n	800c8b6 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c97e:	4a46      	ldr	r2, [pc, #280]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c980:	e775      	b.n	800c86e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c982:	4b45      	ldr	r3, [pc, #276]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c984:	6818      	ldr	r0, [r3, #0]
 800c986:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c98a:	d0a6      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c98c:	a801      	add	r0, sp, #4
 800c98e:	f7ff fdbf 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c992:	9801      	ldr	r0, [sp, #4]
 800c994:	e7a1      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c996:	4b40      	ldr	r3, [pc, #256]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c998:	6818      	ldr	r0, [r3, #0]
 800c99a:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 800c99e:	d09c      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c9a0:	e7d5      	b.n	800c94e <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d0cf      	beq.n	800c946 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c9a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c9aa:	d080      	beq.n	800c8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800c9ac:	e777      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c9ae:	6810      	ldr	r0, [r2, #0]
 800c9b0:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800c9b4:	d091      	beq.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800c9b6:	e7e9      	b.n	800c98c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800c9b8:	4a37      	ldr	r2, [pc, #220]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800c9ba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800c9bc:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 800c9c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c9c4:	d0f3      	beq.n	800c9ae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 800c9c6:	d806      	bhi.n	800c9d6 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d0bc      	beq.n	800c946 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 800c9cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c9d0:	f43f af6d 	beq.w	800c8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800c9d4:	e763      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800c9d6:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c9da:	f43f af7d 	beq.w	800c8d8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 800c9de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c9e2:	f43f af44 	beq.w	800c86e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 800c9e6:	e75a      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    switch (srcclk)
 800c9e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c9ec:	d09a      	beq.n	800c924 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 800c9ee:	e756      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800c9f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c9f4:	f43f af5b 	beq.w	800c8ae <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 800c9f8:	e751      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c9fa:	6810      	ldr	r0, [r2, #0]
 800c9fc:	f010 0004 	ands.w	r0, r0, #4
 800ca00:	f43f af6b 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ca04:	6813      	ldr	r3, [r2, #0]
 800ca06:	4827      	ldr	r0, [pc, #156]	; (800caa4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 800ca08:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800ca0c:	40d8      	lsrs	r0, r3
 800ca0e:	e764      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800ca10:	4b21      	ldr	r3, [pc, #132]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800ca12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 800ca14:	03d2      	lsls	r2, r2, #15
 800ca16:	d5bf      	bpl.n	800c998 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca18:	6818      	ldr	r0, [r3, #0]
 800ca1a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800ca1e:	f43f af5c 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca22:	a801      	add	r0, sp, #4
 800ca24:	f7ff fcc6 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800ca28:	9803      	ldr	r0, [sp, #12]
 800ca2a:	e756      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800ca2c:	4a1a      	ldr	r2, [pc, #104]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800ca2e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800ca30:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 800ca34:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ca38:	d0df      	beq.n	800c9fa <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 800ca3a:	d810      	bhi.n	800ca5e <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 800ca3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca40:	d058      	beq.n	800caf4 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 800ca42:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca46:	d118      	bne.n	800ca7a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca48:	4b13      	ldr	r3, [pc, #76]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800ca4a:	6818      	ldr	r0, [r3, #0]
 800ca4c:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800ca50:	f43f af43 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca54:	a801      	add	r0, sp, #4
 800ca56:	f7ff fd5b 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ca5a:	9802      	ldr	r0, [sp, #8]
 800ca5c:	e73d      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800ca5e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ca62:	d012      	beq.n	800ca8a <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 800ca64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ca68:	f47f af19 	bne.w	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ca6c:	4b0a      	ldr	r3, [pc, #40]	; (800ca98 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 800ca6e:	6818      	ldr	r0, [r3, #0]
 800ca70:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 800ca74:	f43f af31 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800ca78:	e6ea      	b.n	800c850 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	f47f af0f 	bne.w	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
}
 800ca80:	b005      	add	sp, #20
 800ca82:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 800ca86:	f7fe bcff 	b.w	800b488 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800ca8a:	6810      	ldr	r0, [r2, #0]
 800ca8c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800ca90:	f43f af23 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 800ca94:	4804      	ldr	r0, [pc, #16]	; (800caa8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 800ca96:	e720      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800ca98:	58024400 	.word	0x58024400
 800ca9c:	017d7840 	.word	0x017d7840
 800caa0:	00bb8000 	.word	0x00bb8000
 800caa4:	03d09000 	.word	0x03d09000
 800caa8:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800caac:	4b28      	ldr	r3, [pc, #160]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800caae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cab0:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 800cab4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cab8:	d037      	beq.n	800cb2a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 800caba:	d814      	bhi.n	800cae6 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800cabc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cac0:	d03f      	beq.n	800cb42 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 800cac2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cac6:	d0bf      	beq.n	800ca48 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 800cac8:	2b00      	cmp	r3, #0
 800caca:	f47f aee8 	bne.w	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cace:	f7fe fc9b 	bl	800b408 <HAL_RCC_GetHCLKFreq>
 800cad2:	4b1f      	ldr	r3, [pc, #124]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800cad4:	4a1f      	ldr	r2, [pc, #124]	; (800cb54 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 800cad6:	6a1b      	ldr	r3, [r3, #32]
 800cad8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800cadc:	5cd3      	ldrb	r3, [r2, r3]
 800cade:	f003 031f 	and.w	r3, r3, #31
 800cae2:	40d8      	lsrs	r0, r3
        break;
 800cae4:	e6f9      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 800cae6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800caea:	d017      	beq.n	800cb1c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 800caec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800caf0:	d0bc      	beq.n	800ca6c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 800caf2:	e6d4      	b.n	800c89e <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800caf4:	6810      	ldr	r0, [r2, #0]
 800caf6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800cafa:	f43f aeee 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cafe:	a801      	add	r0, sp, #4
 800cb00:	f7ff fc58 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cb04:	9802      	ldr	r0, [sp, #8]
 800cb06:	e6e8      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cb08:	6810      	ldr	r0, [r2, #0]
 800cb0a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 800cb0e:	f43f aee4 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cb12:	a801      	add	r0, sp, #4
 800cb14:	f7ff fcfc 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800cb18:	9803      	ldr	r0, [sp, #12]
 800cb1a:	e6de      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cb1c:	4b0c      	ldr	r3, [pc, #48]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800cb1e:	6818      	ldr	r0, [r3, #0]
 800cb20:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 800cb24:	f43f aed9 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800cb28:	e7b4      	b.n	800ca94 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cb2a:	4b09      	ldr	r3, [pc, #36]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800cb2c:	6818      	ldr	r0, [r3, #0]
 800cb2e:	f010 0004 	ands.w	r0, r0, #4
 800cb32:	f43f aed2 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	4807      	ldr	r0, [pc, #28]	; (800cb58 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 800cb3a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800cb3e:	40d8      	lsrs	r0, r3
 800cb40:	e6cb      	b.n	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb42:	4b03      	ldr	r3, [pc, #12]	; (800cb50 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 800cb44:	6818      	ldr	r0, [r3, #0]
 800cb46:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 800cb4a:	f43f aec6 	beq.w	800c8da <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 800cb4e:	e7d6      	b.n	800cafe <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 800cb50:	58024400 	.word	0x58024400
 800cb54:	0801926c 	.word	0x0801926c
 800cb58:	03d09000 	.word	0x03d09000

0800cb5c <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cb5c:	2800      	cmp	r0, #0
 800cb5e:	f000 80a5 	beq.w	800ccac <HAL_TIM_Base_Init+0x150>
{
 800cb62:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cb64:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800cb68:	4604      	mov	r4, r0
 800cb6a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d076      	beq.n	800cc60 <HAL_TIM_Base_Init+0x104>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cb72:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800cb74:	2302      	movs	r3, #2
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb76:	494e      	ldr	r1, [pc, #312]	; (800ccb0 <HAL_TIM_Base_Init+0x154>)
 800cb78:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800cb7c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb80:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800cb84:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cb86:	fab1 f181 	clz	r1, r1
 800cb8a:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800cb8e:	d027      	beq.n	800cbe0 <HAL_TIM_Base_Init+0x84>
 800cb90:	bb31      	cbnz	r1, 800cbe0 <HAL_TIM_Base_Init+0x84>
 800cb92:	4848      	ldr	r0, [pc, #288]	; (800ccb4 <HAL_TIM_Base_Init+0x158>)
 800cb94:	4d48      	ldr	r5, [pc, #288]	; (800ccb8 <HAL_TIM_Base_Init+0x15c>)
 800cb96:	4282      	cmp	r2, r0
 800cb98:	d067      	beq.n	800cc6a <HAL_TIM_Base_Init+0x10e>
 800cb9a:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cb9e:	4282      	cmp	r2, r0
 800cba0:	d063      	beq.n	800cc6a <HAL_TIM_Base_Init+0x10e>
 800cba2:	1b55      	subs	r5, r2, r5
 800cba4:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cba8:	fab5 f585 	clz	r5, r5
 800cbac:	4282      	cmp	r2, r0
 800cbae:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800cbb2:	d063      	beq.n	800cc7c <HAL_TIM_Base_Init+0x120>
 800cbb4:	2d00      	cmp	r5, #0
 800cbb6:	d161      	bne.n	800cc7c <HAL_TIM_Base_Init+0x120>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cbb8:	4840      	ldr	r0, [pc, #256]	; (800ccbc <HAL_TIM_Base_Init+0x160>)
 800cbba:	4941      	ldr	r1, [pc, #260]	; (800ccc0 <HAL_TIM_Base_Init+0x164>)
 800cbbc:	428a      	cmp	r2, r1
 800cbbe:	bf18      	it	ne
 800cbc0:	4282      	cmpne	r2, r0
 800cbc2:	d065      	beq.n	800cc90 <HAL_TIM_Base_Init+0x134>
 800cbc4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800cbc8:	428a      	cmp	r2, r1
 800cbca:	d061      	beq.n	800cc90 <HAL_TIM_Base_Init+0x134>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cbcc:	69a0      	ldr	r0, [r4, #24]
 800cbce:	f023 0380 	bic.w	r3, r3, #128	; 0x80

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cbd2:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cbd4:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800cbd6:	6013      	str	r3, [r2, #0]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cbd8:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cbda:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cbdc:	6293      	str	r3, [r2, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cbde:	e023      	b.n	800cc28 <HAL_TIM_Base_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbe0:	4d35      	ldr	r5, [pc, #212]	; (800ccb8 <HAL_TIM_Base_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cbe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cbe6:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbe8:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800cbea:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbec:	fab5 f585 	clz	r5, r5
 800cbf0:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cbf2:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cbf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cbf8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cbfa:	69a0      	ldr	r0, [r4, #24]
 800cbfc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc00:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800cc02:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc04:	68e3      	ldr	r3, [r4, #12]
 800cc06:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cc08:	6863      	ldr	r3, [r4, #4]
 800cc0a:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc0c:	b951      	cbnz	r1, 800cc24 <HAL_TIM_Base_Init+0xc8>
 800cc0e:	b94d      	cbnz	r5, 800cc24 <HAL_TIM_Base_Init+0xc8>
 800cc10:	492a      	ldr	r1, [pc, #168]	; (800ccbc <HAL_TIM_Base_Init+0x160>)
 800cc12:	4b2b      	ldr	r3, [pc, #172]	; (800ccc0 <HAL_TIM_Base_Init+0x164>)
 800cc14:	429a      	cmp	r2, r3
 800cc16:	bf18      	it	ne
 800cc18:	428a      	cmpne	r2, r1
 800cc1a:	d003      	beq.n	800cc24 <HAL_TIM_Base_Init+0xc8>
 800cc1c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cc20:	429a      	cmp	r2, r3
 800cc22:	d101      	bne.n	800cc28 <HAL_TIM_Base_Init+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cc24:	6963      	ldr	r3, [r4, #20]
 800cc26:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cc28:	2301      	movs	r3, #1
  return HAL_OK;
 800cc2a:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800cc2c:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cc2e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc32:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800cc36:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800cc3a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800cc3e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800cc42:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cc46:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cc4a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800cc4e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cc52:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800cc56:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800cc5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cc5e:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cc60:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800cc64:	f7f9 ff10 	bl	8006a88 <HAL_TIM_Base_MspInit>
 800cc68:	e783      	b.n	800cb72 <HAL_TIM_Base_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc6a:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cc70:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc72:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800cc76:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc78:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc7a:	e7ba      	b.n	800cbf2 <HAL_TIM_Base_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800cc7c:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cc82:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cc84:	480f      	ldr	r0, [pc, #60]	; (800ccc4 <HAL_TIM_Base_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc86:	4282      	cmp	r2, r0
 800cc88:	d0b3      	beq.n	800cbf2 <HAL_TIM_Base_Init+0x96>
 800cc8a:	2d00      	cmp	r5, #0
 800cc8c:	d1b1      	bne.n	800cbf2 <HAL_TIM_Base_Init+0x96>
 800cc8e:	e793      	b.n	800cbb8 <HAL_TIM_Base_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc90:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc96:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc98:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc9a:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cca0:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800cca2:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800cca4:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cca6:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cca8:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ccaa:	e7b1      	b.n	800cc10 <HAL_TIM_Base_Init+0xb4>
    return HAL_ERROR;
 800ccac:	2001      	movs	r0, #1
}
 800ccae:	4770      	bx	lr
 800ccb0:	40010000 	.word	0x40010000
 800ccb4:	40000400 	.word	0x40000400
 800ccb8:	40010400 	.word	0x40010400
 800ccbc:	40014000 	.word	0x40014000
 800ccc0:	40014400 	.word	0x40014400
 800ccc4:	40000c00 	.word	0x40000c00

0800ccc8 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 800ccc8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800cccc:	2b01      	cmp	r3, #1
 800ccce:	d13d      	bne.n	800cd4c <HAL_TIM_Base_Start+0x84>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccd0:	6802      	ldr	r2, [r0, #0]
 800ccd2:	4b23      	ldr	r3, [pc, #140]	; (800cd60 <HAL_TIM_Base_Start+0x98>)
 800ccd4:	4923      	ldr	r1, [pc, #140]	; (800cd64 <HAL_TIM_Base_Start+0x9c>)
 800ccd6:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800ccda:	bf18      	it	ne
 800ccdc:	429a      	cmpne	r2, r3
{
 800ccde:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cce0:	bf0c      	ite	eq
 800cce2:	2301      	moveq	r3, #1
 800cce4:	2300      	movne	r3, #0
 800cce6:	4d20      	ldr	r5, [pc, #128]	; (800cd68 <HAL_TIM_Base_Start+0xa0>)
  htim->State = HAL_TIM_STATE_BUSY;
 800cce8:	2402      	movs	r4, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccea:	42aa      	cmp	r2, r5
 800ccec:	bf08      	it	eq
 800ccee:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800ccf2:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccf6:	4c1d      	ldr	r4, [pc, #116]	; (800cd6c <HAL_TIM_Base_Start+0xa4>)
 800ccf8:	428a      	cmp	r2, r1
 800ccfa:	bf08      	it	eq
 800ccfc:	f043 0301 	orreq.w	r3, r3, #1
 800cd00:	481b      	ldr	r0, [pc, #108]	; (800cd70 <HAL_TIM_Base_Start+0xa8>)
 800cd02:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 800cd06:	42a2      	cmp	r2, r4
 800cd08:	bf08      	it	eq
 800cd0a:	f043 0301 	orreq.w	r3, r3, #1
 800cd0e:	4282      	cmp	r2, r0
 800cd10:	bf08      	it	eq
 800cd12:	f043 0301 	orreq.w	r3, r3, #1
 800cd16:	428a      	cmp	r2, r1
 800cd18:	bf08      	it	eq
 800cd1a:	f043 0301 	orreq.w	r3, r3, #1
 800cd1e:	b933      	cbnz	r3, 800cd2e <HAL_TIM_Base_Start+0x66>
 800cd20:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800cd24:	1a10      	subs	r0, r2, r0
 800cd26:	fab0 f080 	clz	r0, r0
 800cd2a:	0940      	lsrs	r0, r0, #5
 800cd2c:	b198      	cbz	r0, 800cd56 <HAL_TIM_Base_Start+0x8e>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cd2e:	6891      	ldr	r1, [r2, #8]
 800cd30:	4b10      	ldr	r3, [pc, #64]	; (800cd74 <HAL_TIM_Base_Start+0xac>)
 800cd32:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cd34:	2b06      	cmp	r3, #6
 800cd36:	d00b      	beq.n	800cd50 <HAL_TIM_Base_Start+0x88>
 800cd38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cd3c:	d008      	beq.n	800cd50 <HAL_TIM_Base_Start+0x88>
      __HAL_TIM_ENABLE(htim);
 800cd3e:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800cd40:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800cd42:	f043 0301 	orr.w	r3, r3, #1
 800cd46:	6013      	str	r3, [r2, #0]
}
 800cd48:	bc30      	pop	{r4, r5}
 800cd4a:	4770      	bx	lr
    return HAL_ERROR;
 800cd4c:	2001      	movs	r0, #1
}
 800cd4e:	4770      	bx	lr
  return HAL_OK;
 800cd50:	2000      	movs	r0, #0
}
 800cd52:	bc30      	pop	{r4, r5}
 800cd54:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800cd56:	6813      	ldr	r3, [r2, #0]
 800cd58:	f043 0301 	orr.w	r3, r3, #1
 800cd5c:	6013      	str	r3, [r2, #0]
 800cd5e:	e7f3      	b.n	800cd48 <HAL_TIM_Base_Start+0x80>
 800cd60:	40010000 	.word	0x40010000
 800cd64:	40000800 	.word	0x40000800
 800cd68:	40000400 	.word	0x40000400
 800cd6c:	40000c00 	.word	0x40000c00
 800cd70:	40010400 	.word	0x40010400
 800cd74:	00010007 	.word	0x00010007

0800cd78 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 800cd78:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800cd7c:	2b01      	cmp	r3, #1
 800cd7e:	d141      	bne.n	800ce04 <HAL_TIM_Base_Start_IT+0x8c>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cd80:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800cd82:	2102      	movs	r1, #2
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd84:	4b24      	ldr	r3, [pc, #144]	; (800ce18 <HAL_TIM_Base_Start_IT+0xa0>)
 800cd86:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800cd8a:	bf18      	it	ne
 800cd8c:	429a      	cmpne	r2, r3
{
 800cd8e:	b430      	push	{r4, r5}
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cd90:	bf0c      	ite	eq
 800cd92:	2301      	moveq	r3, #1
 800cd94:	2300      	movne	r3, #0
 800cd96:	4d21      	ldr	r5, [pc, #132]	; (800ce1c <HAL_TIM_Base_Start_IT+0xa4>)
 800cd98:	4c21      	ldr	r4, [pc, #132]	; (800ce20 <HAL_TIM_Base_Start_IT+0xa8>)
 800cd9a:	42aa      	cmp	r2, r5
 800cd9c:	bf08      	it	eq
 800cd9e:	f043 0301 	orreq.w	r3, r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800cda2:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cda6:	68d1      	ldr	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cda8:	42a2      	cmp	r2, r4
 800cdaa:	bf08      	it	eq
 800cdac:	f043 0301 	orreq.w	r3, r3, #1
 800cdb0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cdb4:	f041 0101 	orr.w	r1, r1, #1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdb8:	481a      	ldr	r0, [pc, #104]	; (800ce24 <HAL_TIM_Base_Start_IT+0xac>)
 800cdba:	42a2      	cmp	r2, r4
 800cdbc:	bf08      	it	eq
 800cdbe:	f043 0301 	orreq.w	r3, r3, #1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cdc2:	60d1      	str	r1, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cdc4:	4282      	cmp	r2, r0
 800cdc6:	bf08      	it	eq
 800cdc8:	f043 0301 	orreq.w	r3, r3, #1
 800cdcc:	4916      	ldr	r1, [pc, #88]	; (800ce28 <HAL_TIM_Base_Start_IT+0xb0>)
 800cdce:	428a      	cmp	r2, r1
 800cdd0:	bf08      	it	eq
 800cdd2:	f043 0301 	orreq.w	r3, r3, #1
 800cdd6:	b933      	cbnz	r3, 800cde6 <HAL_TIM_Base_Start_IT+0x6e>
 800cdd8:	f500 5070 	add.w	r0, r0, #15360	; 0x3c00
 800cddc:	1a10      	subs	r0, r2, r0
 800cdde:	fab0 f080 	clz	r0, r0
 800cde2:	0940      	lsrs	r0, r0, #5
 800cde4:	b198      	cbz	r0, 800ce0e <HAL_TIM_Base_Start_IT+0x96>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cde6:	6891      	ldr	r1, [r2, #8]
 800cde8:	4b10      	ldr	r3, [pc, #64]	; (800ce2c <HAL_TIM_Base_Start_IT+0xb4>)
 800cdea:	400b      	ands	r3, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cdec:	2b06      	cmp	r3, #6
 800cdee:	d00b      	beq.n	800ce08 <HAL_TIM_Base_Start_IT+0x90>
 800cdf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cdf4:	d008      	beq.n	800ce08 <HAL_TIM_Base_Start_IT+0x90>
      __HAL_TIM_ENABLE(htim);
 800cdf6:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800cdf8:	2000      	movs	r0, #0
      __HAL_TIM_ENABLE(htim);
 800cdfa:	f043 0301 	orr.w	r3, r3, #1
 800cdfe:	6013      	str	r3, [r2, #0]
}
 800ce00:	bc30      	pop	{r4, r5}
 800ce02:	4770      	bx	lr
    return HAL_ERROR;
 800ce04:	2001      	movs	r0, #1
}
 800ce06:	4770      	bx	lr
  return HAL_OK;
 800ce08:	2000      	movs	r0, #0
}
 800ce0a:	bc30      	pop	{r4, r5}
 800ce0c:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 800ce0e:	6813      	ldr	r3, [r2, #0]
 800ce10:	f043 0301 	orr.w	r3, r3, #1
 800ce14:	6013      	str	r3, [r2, #0]
 800ce16:	e7f3      	b.n	800ce00 <HAL_TIM_Base_Start_IT+0x88>
 800ce18:	40010000 	.word	0x40010000
 800ce1c:	40000400 	.word	0x40000400
 800ce20:	40000800 	.word	0x40000800
 800ce24:	40010400 	.word	0x40010400
 800ce28:	40001800 	.word	0x40001800
 800ce2c:	00010007 	.word	0x00010007

0800ce30 <HAL_TIM_IC_MspInit>:
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop

0800ce34 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 800ce34:	2800      	cmp	r0, #0
 800ce36:	f000 80a5 	beq.w	800cf84 <HAL_TIM_IC_Init+0x150>
{
 800ce3a:	b538      	push	{r3, r4, r5, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800ce3c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800ce40:	4604      	mov	r4, r0
 800ce42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d076      	beq.n	800cf38 <HAL_TIM_IC_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ce4a:	6822      	ldr	r2, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800ce4c:	2302      	movs	r3, #2
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce4e:	494e      	ldr	r1, [pc, #312]	; (800cf88 <HAL_TIM_IC_Init+0x154>)
 800ce50:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  htim->State = HAL_TIM_STATE_BUSY;
 800ce54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce58:	eba2 0101 	sub.w	r1, r2, r1
  tmpcr1 = TIMx->CR1;
 800ce5c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce5e:	fab1 f181 	clz	r1, r1
 800ce62:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800ce66:	d027      	beq.n	800ceb8 <HAL_TIM_IC_Init+0x84>
 800ce68:	bb31      	cbnz	r1, 800ceb8 <HAL_TIM_IC_Init+0x84>
 800ce6a:	4848      	ldr	r0, [pc, #288]	; (800cf8c <HAL_TIM_IC_Init+0x158>)
 800ce6c:	4d48      	ldr	r5, [pc, #288]	; (800cf90 <HAL_TIM_IC_Init+0x15c>)
 800ce6e:	4282      	cmp	r2, r0
 800ce70:	d067      	beq.n	800cf42 <HAL_TIM_IC_Init+0x10e>
 800ce72:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ce76:	4282      	cmp	r2, r0
 800ce78:	d063      	beq.n	800cf42 <HAL_TIM_IC_Init+0x10e>
 800ce7a:	1b55      	subs	r5, r2, r5
 800ce7c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800ce80:	fab5 f585 	clz	r5, r5
 800ce84:	4282      	cmp	r2, r0
 800ce86:	ea4f 1555 	mov.w	r5, r5, lsr #5
 800ce8a:	d063      	beq.n	800cf54 <HAL_TIM_IC_Init+0x120>
 800ce8c:	2d00      	cmp	r5, #0
 800ce8e:	d161      	bne.n	800cf54 <HAL_TIM_IC_Init+0x120>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ce90:	4840      	ldr	r0, [pc, #256]	; (800cf94 <HAL_TIM_IC_Init+0x160>)
 800ce92:	4941      	ldr	r1, [pc, #260]	; (800cf98 <HAL_TIM_IC_Init+0x164>)
 800ce94:	428a      	cmp	r2, r1
 800ce96:	bf18      	it	ne
 800ce98:	4282      	cmpne	r2, r0
 800ce9a:	d065      	beq.n	800cf68 <HAL_TIM_IC_Init+0x134>
 800ce9c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800cea0:	428a      	cmp	r2, r1
 800cea2:	d061      	beq.n	800cf68 <HAL_TIM_IC_Init+0x134>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cea4:	69a0      	ldr	r0, [r4, #24]
 800cea6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ceaa:	68e1      	ldr	r1, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ceac:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800ceae:	6013      	str	r3, [r2, #0]
  TIMx->PSC = Structure->Prescaler;
 800ceb0:	6863      	ldr	r3, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ceb2:	62d1      	str	r1, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800ceb4:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ceb6:	e023      	b.n	800cf00 <HAL_TIM_IC_Init+0xcc>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ceb8:	4d35      	ldr	r5, [pc, #212]	; (800cf90 <HAL_TIM_IC_Init+0x15c>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ceba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cebe:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cec0:	1b55      	subs	r5, r2, r5
    tmpcr1 |= Structure->CounterMode;
 800cec2:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cec4:	fab5 f585 	clz	r5, r5
 800cec8:	096d      	lsrs	r5, r5, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ceca:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cecc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ced0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ced2:	69a0      	ldr	r0, [r4, #24]
 800ced4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ced8:	4303      	orrs	r3, r0
  TIMx->CR1 = tmpcr1;
 800ceda:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cedc:	68e3      	ldr	r3, [r4, #12]
 800cede:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cee0:	6863      	ldr	r3, [r4, #4]
 800cee2:	6293      	str	r3, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cee4:	b951      	cbnz	r1, 800cefc <HAL_TIM_IC_Init+0xc8>
 800cee6:	b94d      	cbnz	r5, 800cefc <HAL_TIM_IC_Init+0xc8>
 800cee8:	492a      	ldr	r1, [pc, #168]	; (800cf94 <HAL_TIM_IC_Init+0x160>)
 800ceea:	4b2b      	ldr	r3, [pc, #172]	; (800cf98 <HAL_TIM_IC_Init+0x164>)
 800ceec:	429a      	cmp	r2, r3
 800ceee:	bf18      	it	ne
 800cef0:	428a      	cmpne	r2, r1
 800cef2:	d003      	beq.n	800cefc <HAL_TIM_IC_Init+0xc8>
 800cef4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cef8:	429a      	cmp	r2, r3
 800cefa:	d101      	bne.n	800cf00 <HAL_TIM_IC_Init+0xcc>
    TIMx->RCR = Structure->RepetitionCounter;
 800cefc:	6963      	ldr	r3, [r4, #20]
 800cefe:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800cf00:	2301      	movs	r3, #1
  return HAL_OK;
 800cf02:	2000      	movs	r0, #0
  TIMx->EGR = TIM_EGR_UG;
 800cf04:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800cf06:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf0a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800cf0e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800cf12:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800cf16:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800cf1a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800cf1e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800cf22:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800cf26:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800cf2a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800cf2e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 800cf32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800cf36:	bd38      	pop	{r3, r4, r5, pc}
    htim->Lock = HAL_UNLOCKED;
 800cf38:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800cf3c:	f7ff ff78 	bl	800ce30 <HAL_TIM_IC_MspInit>
 800cf40:	e783      	b.n	800ce4a <HAL_TIM_IC_Init+0x16>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf42:	1b55      	subs	r5, r2, r5
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cf44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cf48:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf4a:	fab5 f585 	clz	r5, r5
    tmpcr1 |= Structure->CounterMode;
 800cf4e:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf50:	096d      	lsrs	r5, r5, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf52:	e7ba      	b.n	800ceca <HAL_TIM_IC_Init+0x96>
    tmpcr1 |= Structure->CounterMode;
 800cf54:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cf56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800cf5a:	4303      	orrs	r3, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cf5c:	480f      	ldr	r0, [pc, #60]	; (800cf9c <HAL_TIM_IC_Init+0x168>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cf5e:	4282      	cmp	r2, r0
 800cf60:	d0b3      	beq.n	800ceca <HAL_TIM_IC_Init+0x96>
 800cf62:	2d00      	cmp	r5, #0
 800cf64:	d1b1      	bne.n	800ceca <HAL_TIM_IC_Init+0x96>
 800cf66:	e793      	b.n	800ce90 <HAL_TIM_IC_Init+0x5c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf68:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800cf6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf6e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cf70:	4303      	orrs	r3, r0
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf72:	68e0      	ldr	r0, [r4, #12]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cf74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cf78:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800cf7a:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800cf7c:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf7e:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800cf80:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf82:	e7b1      	b.n	800cee8 <HAL_TIM_IC_Init+0xb4>
    return HAL_ERROR;
 800cf84:	2001      	movs	r0, #1
}
 800cf86:	4770      	bx	lr
 800cf88:	40010000 	.word	0x40010000
 800cf8c:	40000400 	.word	0x40000400
 800cf90:	40010400 	.word	0x40010400
 800cf94:	40014000 	.word	0x40014000
 800cf98:	40014400 	.word	0x40014400
 800cf9c:	40000c00 	.word	0x40000c00

0800cfa0 <HAL_TIM_Encoder_Init>:
  if (htim == NULL)
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	f000 80cc 	beq.w	800d13e <HAL_TIM_Encoder_Init+0x19e>
{
 800cfa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800cfa8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800cfac:	4604      	mov	r4, r0
 800cfae:	460d      	mov	r5, r1
 800cfb0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	f000 809b 	beq.w	800d0f0 <HAL_TIM_Encoder_Init+0x150>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cfba:	6823      	ldr	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800cfbc:	2102      	movs	r1, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cfbe:	4a61      	ldr	r2, [pc, #388]	; (800d144 <HAL_TIM_Encoder_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800cfc0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cfc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cfc8:	6899      	ldr	r1, [r3, #8]
 800cfca:	ea02 0201 	and.w	r2, r2, r1
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cfce:	495e      	ldr	r1, [pc, #376]	; (800d148 <HAL_TIM_Encoder_Init+0x1a8>)
 800cfd0:	eba3 0101 	sub.w	r1, r3, r1
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800cfd4:	609a      	str	r2, [r3, #8]
  tmpcr1 = TIMx->CR1;
 800cfd6:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cfd8:	fab1 f181 	clz	r1, r1
 800cfdc:	ea4f 1151 	mov.w	r1, r1, lsr #5
 800cfe0:	d02b      	beq.n	800d03a <HAL_TIM_Encoder_Init+0x9a>
 800cfe2:	bb51      	cbnz	r1, 800d03a <HAL_TIM_Encoder_Init+0x9a>
 800cfe4:	4859      	ldr	r0, [pc, #356]	; (800d14c <HAL_TIM_Encoder_Init+0x1ac>)
 800cfe6:	4283      	cmp	r3, r0
 800cfe8:	f000 8087 	beq.w	800d0fa <HAL_TIM_Encoder_Init+0x15a>
 800cfec:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cff0:	4283      	cmp	r3, r0
 800cff2:	f000 8082 	beq.w	800d0fa <HAL_TIM_Encoder_Init+0x15a>
 800cff6:	4e56      	ldr	r6, [pc, #344]	; (800d150 <HAL_TIM_Encoder_Init+0x1b0>)
 800cff8:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 800cffc:	1b9e      	subs	r6, r3, r6
 800cffe:	4283      	cmp	r3, r0
 800d000:	fab6 f686 	clz	r6, r6
 800d004:	ea4f 1656 	mov.w	r6, r6, lsr #5
 800d008:	f000 8081 	beq.w	800d10e <HAL_TIM_Encoder_Init+0x16e>
 800d00c:	2e00      	cmp	r6, #0
 800d00e:	d17e      	bne.n	800d10e <HAL_TIM_Encoder_Init+0x16e>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d010:	4850      	ldr	r0, [pc, #320]	; (800d154 <HAL_TIM_Encoder_Init+0x1b4>)
 800d012:	4951      	ldr	r1, [pc, #324]	; (800d158 <HAL_TIM_Encoder_Init+0x1b8>)
 800d014:	428b      	cmp	r3, r1
 800d016:	bf18      	it	ne
 800d018:	4283      	cmpne	r3, r0
 800d01a:	f000 8082 	beq.w	800d122 <HAL_TIM_Encoder_Init+0x182>
 800d01e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800d022:	428b      	cmp	r3, r1
 800d024:	d07d      	beq.n	800d122 <HAL_TIM_Encoder_Init+0x182>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d026:	69a1      	ldr	r1, [r4, #24]
 800d028:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d02c:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d02e:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800d030:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800d032:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d034:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d036:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d038:	e023      	b.n	800d082 <HAL_TIM_Encoder_Init+0xe2>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d03a:	4e45      	ldr	r6, [pc, #276]	; (800d150 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d03c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d040:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d042:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800d044:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d046:	fab6 f686 	clz	r6, r6
 800d04a:	0976      	lsrs	r6, r6, #5
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d04c:	6920      	ldr	r0, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d04e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d052:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d054:	69a0      	ldr	r0, [r4, #24]
 800d056:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d05a:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800d05c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d05e:	68e2      	ldr	r2, [r4, #12]
 800d060:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d062:	6862      	ldr	r2, [r4, #4]
 800d064:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d066:	b951      	cbnz	r1, 800d07e <HAL_TIM_Encoder_Init+0xde>
 800d068:	b94e      	cbnz	r6, 800d07e <HAL_TIM_Encoder_Init+0xde>
 800d06a:	493a      	ldr	r1, [pc, #232]	; (800d154 <HAL_TIM_Encoder_Init+0x1b4>)
 800d06c:	4a3a      	ldr	r2, [pc, #232]	; (800d158 <HAL_TIM_Encoder_Init+0x1b8>)
 800d06e:	4293      	cmp	r3, r2
 800d070:	bf18      	it	ne
 800d072:	428b      	cmpne	r3, r1
 800d074:	d003      	beq.n	800d07e <HAL_TIM_Encoder_Init+0xde>
 800d076:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d101      	bne.n	800d082 <HAL_TIM_Encoder_Init+0xe2>
    TIMx->RCR = Structure->RepetitionCounter;
 800d07e:	6962      	ldr	r2, [r4, #20]
 800d080:	631a      	str	r2, [r3, #48]	; 0x30
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d082:	692a      	ldr	r2, [r5, #16]
  TIMx->EGR = TIM_EGR_UG;
 800d084:	2601      	movs	r6, #1
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d086:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d088:	ea4f 1e02 	mov.w	lr, r2, lsl #4
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d08c:	69aa      	ldr	r2, [r5, #24]
  TIMx->EGR = TIM_EGR_UG;
 800d08e:	615e      	str	r6, [r3, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d090:	ea41 2c02 	orr.w	ip, r1, r2, lsl #8
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800d094:	69e9      	ldr	r1, [r5, #28]
  tmpsmcr = htim->Instance->SMCR;
 800d096:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d098:	ea4e 2201 	orr.w	r2, lr, r1, lsl #8
  tmpccmr1 = htim->Instance->CCMR1;
 800d09c:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800d09e:	492f      	ldr	r1, [pc, #188]	; (800d15c <HAL_TIM_Encoder_Init+0x1bc>)
 800d0a0:	4039      	ands	r1, r7
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d0a2:	696f      	ldr	r7, [r5, #20]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800d0a4:	ea4c 0c01 	orr.w	ip, ip, r1
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d0a8:	68e9      	ldr	r1, [r5, #12]
 800d0aa:	430a      	orrs	r2, r1
  tmpccer = htim->Instance->CCER;
 800d0ac:	6a19      	ldr	r1, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800d0ae:	f021 0eaa 	bic.w	lr, r1, #170	; 0xaa
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d0b2:	6a29      	ldr	r1, [r5, #32]
 800d0b4:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d0b8:	6869      	ldr	r1, [r5, #4]
  tmpsmcr |= sConfig->EncoderMode;
 800d0ba:	682d      	ldr	r5, [r5, #0]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d0bc:	ea41 1107 	orr.w	r1, r1, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 800d0c0:	4328      	orrs	r0, r5
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800d0c2:	ea41 010e 	orr.w	r1, r1, lr
  htim->Instance->SMCR = tmpsmcr;
 800d0c6:	6098      	str	r0, [r3, #8]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800d0c8:	4825      	ldr	r0, [pc, #148]	; (800d160 <HAL_TIM_Encoder_Init+0x1c0>)
 800d0ca:	ea0c 0000 	and.w	r0, ip, r0
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800d0ce:	4302      	orrs	r2, r0
  return HAL_OK;
 800d0d0:	2000      	movs	r0, #0
  htim->Instance->CCMR1 = tmpccmr1;
 800d0d2:	619a      	str	r2, [r3, #24]
  htim->Instance->CCER = tmpccer;
 800d0d4:	6219      	str	r1, [r3, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d0d6:	f884 6048 	strb.w	r6, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d0da:	f884 603e 	strb.w	r6, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d0de:	f884 603f 	strb.w	r6, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800d0e2:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800d0e6:	f884 6045 	strb.w	r6, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800d0ea:	f884 603d 	strb.w	r6, [r4, #61]	; 0x3d
}
 800d0ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    htim->Lock = HAL_UNLOCKED;
 800d0f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 800d0f4:	f7f9 fd54 	bl	8006ba0 <HAL_TIM_Encoder_MspInit>
 800d0f8:	e75f      	b.n	800cfba <HAL_TIM_Encoder_Init+0x1a>
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d0fa:	4e15      	ldr	r6, [pc, #84]	; (800d150 <HAL_TIM_Encoder_Init+0x1b0>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d0fc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d100:	68a0      	ldr	r0, [r4, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d102:	1b9e      	subs	r6, r3, r6
    tmpcr1 |= Structure->CounterMode;
 800d104:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d106:	fab6 f686 	clz	r6, r6
 800d10a:	0976      	lsrs	r6, r6, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d10c:	e79e      	b.n	800d04c <HAL_TIM_Encoder_Init+0xac>
    tmpcr1 |= Structure->CounterMode;
 800d10e:	68a0      	ldr	r0, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d110:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800d114:	4302      	orrs	r2, r0
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d116:	4813      	ldr	r0, [pc, #76]	; (800d164 <HAL_TIM_Encoder_Init+0x1c4>)
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d118:	4283      	cmp	r3, r0
 800d11a:	d097      	beq.n	800d04c <HAL_TIM_Encoder_Init+0xac>
 800d11c:	2e00      	cmp	r6, #0
 800d11e:	d195      	bne.n	800d04c <HAL_TIM_Encoder_Init+0xac>
 800d120:	e776      	b.n	800d010 <HAL_TIM_Encoder_Init+0x70>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d122:	6921      	ldr	r1, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 800d124:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d128:	430a      	orrs	r2, r1
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d12a:	69a1      	ldr	r1, [r4, #24]
 800d12c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d130:	430a      	orrs	r2, r1
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d132:	68e1      	ldr	r1, [r4, #12]
  TIMx->CR1 = tmpcr1;
 800d134:	601a      	str	r2, [r3, #0]
  TIMx->PSC = Structure->Prescaler;
 800d136:	6862      	ldr	r2, [r4, #4]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d138:	62d9      	str	r1, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800d13a:	629a      	str	r2, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d13c:	e795      	b.n	800d06a <HAL_TIM_Encoder_Init+0xca>
    return HAL_ERROR;
 800d13e:	2001      	movs	r0, #1
}
 800d140:	4770      	bx	lr
 800d142:	bf00      	nop
 800d144:	fffebff8 	.word	0xfffebff8
 800d148:	40010000 	.word	0x40010000
 800d14c:	40000400 	.word	0x40000400
 800d150:	40010400 	.word	0x40010400
 800d154:	40014000 	.word	0x40014000
 800d158:	40014400 	.word	0x40014400
 800d15c:	fffffcfc 	.word	0xfffffcfc
 800d160:	ffff0303 	.word	0xffff0303
 800d164:	40000c00 	.word	0x40000c00

0800d168 <HAL_TIM_Encoder_Start>:
{
 800d168:	b500      	push	{lr}
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d16a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800d16e:	f890 c03f 	ldrb.w	ip, [r0, #63]	; 0x3f
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d172:	f890 2044 	ldrb.w	r2, [r0, #68]	; 0x44
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800d176:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800d178:	f890 e045 	ldrb.w	lr, [r0, #69]	; 0x45
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800d17c:	b2d2      	uxtb	r2, r2
  if (Channel == TIM_CHANNEL_1)
 800d17e:	b9c1      	cbnz	r1, 800d1b2 <HAL_TIM_Encoder_Start+0x4a>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d180:	2b01      	cmp	r3, #1
 800d182:	d123      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
 800d184:	2a01      	cmp	r2, #1
 800d186:	d121      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d188:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d18a:	2302      	movs	r3, #2
 800d18c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d190:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d194:	6a13      	ldr	r3, [r2, #32]
 800d196:	f023 0301 	bic.w	r3, r3, #1
 800d19a:	6213      	str	r3, [r2, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d19c:	6a13      	ldr	r3, [r2, #32]
 800d19e:	f043 0301 	orr.w	r3, r3, #1
 800d1a2:	6213      	str	r3, [r2, #32]
  __HAL_TIM_ENABLE(htim);
 800d1a4:	6813      	ldr	r3, [r2, #0]
  return HAL_OK;
 800d1a6:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 800d1a8:	f043 0301 	orr.w	r3, r3, #1
 800d1ac:	6013      	str	r3, [r2, #0]
}
 800d1ae:	f85d fb04 	ldr.w	pc, [sp], #4
  else if (Channel == TIM_CHANNEL_2)
 800d1b2:	2904      	cmp	r1, #4
 800d1b4:	fa5f fc8c 	uxtb.w	ip, ip
 800d1b8:	fa5f fe8e 	uxtb.w	lr, lr
 800d1bc:	d027      	beq.n	800d20e <HAL_TIM_Encoder_Start+0xa6>
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800d1be:	2b01      	cmp	r3, #1
 800d1c0:	d104      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
 800d1c2:	f1bc 0f01 	cmp.w	ip, #1
 800d1c6:	d101      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d1c8:	2a01      	cmp	r2, #1
 800d1ca:	d002      	beq.n	800d1d2 <HAL_TIM_Encoder_Start+0x6a>
      return HAL_ERROR;
 800d1cc:	2001      	movs	r0, #1
}
 800d1ce:	f85d fb04 	ldr.w	pc, [sp], #4
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800d1d2:	f1be 0f01 	cmp.w	lr, #1
 800d1d6:	d1f9      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1d8:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800d1da:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1dc:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1e0:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1e4:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d1e8:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800d1ec:	6a13      	ldr	r3, [r2, #32]
 800d1ee:	f023 0301 	bic.w	r3, r3, #1
 800d1f2:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d1f4:	6a13      	ldr	r3, [r2, #32]
 800d1f6:	f043 0301 	orr.w	r3, r3, #1
 800d1fa:	6213      	str	r3, [r2, #32]
  TIMx->CCER &= ~tmp;
 800d1fc:	6a13      	ldr	r3, [r2, #32]
 800d1fe:	f023 0310 	bic.w	r3, r3, #16
 800d202:	6213      	str	r3, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d204:	6a13      	ldr	r3, [r2, #32]
 800d206:	f043 0310 	orr.w	r3, r3, #16
 800d20a:	6213      	str	r3, [r2, #32]
}
 800d20c:	e7ca      	b.n	800d1a4 <HAL_TIM_Encoder_Start+0x3c>
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800d20e:	f1bc 0f01 	cmp.w	ip, #1
 800d212:	d1db      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
 800d214:	f1be 0f01 	cmp.w	lr, #1
 800d218:	d1d8      	bne.n	800d1cc <HAL_TIM_Encoder_Start+0x64>
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d21a:	2302      	movs	r3, #2
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800d21c:	6802      	ldr	r2, [r0, #0]
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d21e:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800d222:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
  TIMx->CCER &= ~tmp;
 800d226:	e7e9      	b.n	800d1fc <HAL_TIM_Encoder_Start+0x94>

0800d228 <HAL_TIM_IC_ConfigChannel>:
{
 800d228:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 800d22a:	f890 003c 	ldrb.w	r0, [r0, #60]	; 0x3c
 800d22e:	2801      	cmp	r0, #1
 800d230:	f000 80d4 	beq.w	800d3dc <HAL_TIM_IC_ConfigChannel+0x1b4>
 800d234:	2001      	movs	r0, #1
{
 800d236:	b4f0      	push	{r4, r5, r6, r7}
  __HAL_LOCK(htim);
 800d238:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 800d23c:	b15a      	cbz	r2, 800d256 <HAL_TIM_IC_ConfigChannel+0x2e>
  else if (Channel == TIM_CHANNEL_2)
 800d23e:	2a04      	cmp	r2, #4
 800d240:	d054      	beq.n	800d2ec <HAL_TIM_IC_ConfigChannel+0xc4>
  else if (Channel == TIM_CHANNEL_3)
 800d242:	2a08      	cmp	r2, #8
 800d244:	f000 80a2 	beq.w	800d38c <HAL_TIM_IC_ConfigChannel+0x164>
  else if (Channel == TIM_CHANNEL_4)
 800d248:	2a0c      	cmp	r2, #12
 800d24a:	d079      	beq.n	800d340 <HAL_TIM_IC_ConfigChannel+0x118>
  __HAL_UNLOCK(htim);
 800d24c:	2200      	movs	r2, #0
 800d24e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800d252:	bcf0      	pop	{r4, r5, r6, r7}
 800d254:	4770      	bx	lr
    TIM_TI1_SetConfig(htim->Instance,
 800d256:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d258:	f8df c184 	ldr.w	ip, [pc, #388]	; 800d3e0 <HAL_TIM_IC_ConfigChannel+0x1b8>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d25c:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d25e:	4562      	cmp	r2, ip
                      sConfig->ICFilter);
 800d260:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d262:	f026 0601 	bic.w	r6, r6, #1
                      sConfig->ICSelection,
 800d266:	e9d1 4500 	ldrd	r4, r5, [r1]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d26a:	6216      	str	r6, [r2, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d26c:	6997      	ldr	r7, [r2, #24]
  tmpccer = TIMx->CCER;
 800d26e:	6a16      	ldr	r6, [r2, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800d270:	d01d      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d272:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800d276:	d01a      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d278:	f5ac 4c7c 	sub.w	ip, ip, #64512	; 0xfc00
 800d27c:	4562      	cmp	r2, ip
 800d27e:	d016      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d280:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800d284:	4562      	cmp	r2, ip
 800d286:	d012      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d288:	f50c 6c80 	add.w	ip, ip, #1024	; 0x400
 800d28c:	4562      	cmp	r2, ip
 800d28e:	d00e      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d290:	f50c 4c78 	add.w	ip, ip, #63488	; 0xf800
 800d294:	4562      	cmp	r2, ip
 800d296:	d00a      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d298:	f5ac 4c6c 	sub.w	ip, ip, #60416	; 0xec00
 800d29c:	4562      	cmp	r2, ip
 800d29e:	d006      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
 800d2a0:	f50c 3c94 	add.w	ip, ip, #75776	; 0x12800
 800d2a4:	4562      	cmp	r2, ip
 800d2a6:	d002      	beq.n	800d2ae <HAL_TIM_IC_ConfigChannel+0x86>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800d2a8:	f047 0c01 	orr.w	ip, r7, #1
 800d2ac:	e003      	b.n	800d2b6 <HAL_TIM_IC_ConfigChannel+0x8e>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800d2ae:	f027 0703 	bic.w	r7, r7, #3
    tmpccmr1 |= TIM_ICSelection;
 800d2b2:	ea45 0c07 	orr.w	ip, r5, r7
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d2b6:	0100      	lsls	r0, r0, #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d2b8:	f026 050a 	bic.w	r5, r6, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d2bc:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d2c0:	f004 040a 	and.w	r4, r4, #10
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d2c4:	b2c0      	uxtb	r0, r0
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800d2c6:	432c      	orrs	r4, r5
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d2c8:	688d      	ldr	r5, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800d2ca:	ea40 000c 	orr.w	r0, r0, ip
  TIMx->CCMR1 = tmpccmr1;
 800d2ce:	6190      	str	r0, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800d2d0:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800d2d2:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800d2d4:	6994      	ldr	r4, [r2, #24]
 800d2d6:	f024 040c 	bic.w	r4, r4, #12
 800d2da:	6194      	str	r4, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800d2dc:	6991      	ldr	r1, [r2, #24]
 800d2de:	4329      	orrs	r1, r5
 800d2e0:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800d2e2:	2200      	movs	r2, #0
 800d2e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800d2e8:	bcf0      	pop	{r4, r5, r6, r7}
 800d2ea:	4770      	bx	lr
    TIM_TI2_SetConfig(htim->Instance,
 800d2ec:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 800d2ee:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2f0:	6a14      	ldr	r4, [r2, #32]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d2f2:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2f4:	f024 0410 	bic.w	r4, r4, #16
                      sConfig->ICSelection,
 800d2f8:	e9d1 5600 	ldrd	r5, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d2fc:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d2fe:	688c      	ldr	r4, [r1, #8]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d300:	b281      	uxth	r1, r0
  tmpccmr1 = TIMx->CCMR1;
 800d302:	6990      	ldr	r0, [r2, #24]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d304:	012d      	lsls	r5, r5, #4
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800d306:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d30a:	f005 05a0 	and.w	r5, r5, #160	; 0xa0
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800d30e:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d312:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800d316:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800d318:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 800d31a:	6191      	str	r1, [r2, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d31c:	f020 01a0 	bic.w	r1, r0, #160	; 0xa0
  HAL_StatusTypeDef status = HAL_OK;
 800d320:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800d322:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer;
 800d324:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800d326:	6991      	ldr	r1, [r2, #24]
 800d328:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800d32c:	6191      	str	r1, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800d32e:	6991      	ldr	r1, [r2, #24]
 800d330:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 800d334:	6191      	str	r1, [r2, #24]
  __HAL_UNLOCK(htim);
 800d336:	2200      	movs	r2, #0
 800d338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800d33c:	bcf0      	pop	{r4, r5, r6, r7}
 800d33e:	4770      	bx	lr
    TIM_TI4_SetConfig(htim->Instance,
 800d340:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 800d342:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d344:	6a14      	ldr	r4, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d346:	0300      	lsls	r0, r0, #12
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d348:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
                      sConfig->ICSelection,
 800d34c:	e9d1 5600 	ldrd	r5, r6, [r1]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d350:	6214      	str	r4, [r2, #32]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d352:	688c      	ldr	r4, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d354:	b281      	uxth	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800d356:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d358:	032d      	lsls	r5, r5, #12
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800d35a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d35e:	f405 4520 	and.w	r5, r5, #40960	; 0xa000
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800d362:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800d366:	f420 4070 	bic.w	r0, r0, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800d36a:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800d36c:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 800d36e:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800d370:	f420 4120 	bic.w	r1, r0, #40960	; 0xa000
  HAL_StatusTypeDef status = HAL_OK;
 800d374:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800d376:	4329      	orrs	r1, r5
  TIMx->CCER = tmpccer ;
 800d378:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800d37a:	69d1      	ldr	r1, [r2, #28]
 800d37c:	f421 6140 	bic.w	r1, r1, #3072	; 0xc00
 800d380:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800d382:	69d1      	ldr	r1, [r2, #28]
 800d384:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 800d388:	61d1      	str	r1, [r2, #28]
 800d38a:	e75f      	b.n	800d24c <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 800d38c:	681a      	ldr	r2, [r3, #0]
                      sConfig->ICFilter);
 800d38e:	68c8      	ldr	r0, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d390:	6a15      	ldr	r5, [r2, #32]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d392:	0100      	lsls	r0, r0, #4
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d394:	f425 7580 	bic.w	r5, r5, #256	; 0x100
                      sConfig->ICSelection,
 800d398:	e9d1 6400 	ldrd	r6, r4, [r1]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d39c:	6215      	str	r5, [r2, #32]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d39e:	688d      	ldr	r5, [r1, #8]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d3a0:	b2c1      	uxtb	r1, r0
  tmpccmr2 = TIMx->CCMR2;
 800d3a2:	69d0      	ldr	r0, [r2, #28]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d3a4:	0236      	lsls	r6, r6, #8
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800d3a6:	f020 0003 	bic.w	r0, r0, #3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d3aa:	f406 6620 	and.w	r6, r6, #2560	; 0xa00
  tmpccmr2 |= TIM_ICSelection;
 800d3ae:	4320      	orrs	r0, r4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800d3b0:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800d3b4:	4301      	orrs	r1, r0
  tmpccer = TIMx->CCER;
 800d3b6:	6a10      	ldr	r0, [r2, #32]
  TIMx->CCMR2 = tmpccmr2;
 800d3b8:	61d1      	str	r1, [r2, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800d3ba:	f420 6120 	bic.w	r1, r0, #2560	; 0xa00
  HAL_StatusTypeDef status = HAL_OK;
 800d3be:	2000      	movs	r0, #0
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800d3c0:	4331      	orrs	r1, r6
  TIMx->CCER = tmpccer;
 800d3c2:	6211      	str	r1, [r2, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800d3c4:	69d1      	ldr	r1, [r2, #28]
 800d3c6:	f021 010c 	bic.w	r1, r1, #12
 800d3ca:	61d1      	str	r1, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800d3cc:	69d1      	ldr	r1, [r2, #28]
 800d3ce:	4329      	orrs	r1, r5
 800d3d0:	61d1      	str	r1, [r2, #28]
  __HAL_UNLOCK(htim);
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800d3d8:	bcf0      	pop	{r4, r5, r6, r7}
 800d3da:	4770      	bx	lr
  __HAL_LOCK(htim);
 800d3dc:	2002      	movs	r0, #2
}
 800d3de:	4770      	bx	lr
 800d3e0:	40010000 	.word	0x40010000

0800d3e4 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800d3e4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	f000 8081 	beq.w	800d4f0 <HAL_TIM_ConfigClockSource+0x10c>
 800d3ee:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800d3f0:	2302      	movs	r3, #2
{
 800d3f2:	b430      	push	{r4, r5}
  tmpsmcr = htim->Instance->SMCR;
 800d3f4:	6804      	ldr	r4, [r0, #0]
  __HAL_LOCK(htim);
 800d3f6:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800d3f8:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_LOCK(htim);
 800d3fc:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d400:	4b5a      	ldr	r3, [pc, #360]	; (800d56c <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 800d402:	68a5      	ldr	r5, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d404:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 800d406:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 800d408:	680b      	ldr	r3, [r1, #0]
 800d40a:	2b70      	cmp	r3, #112	; 0x70
 800d40c:	f000 809c 	beq.w	800d548 <HAL_TIM_ConfigClockSource+0x164>
 800d410:	d825      	bhi.n	800d45e <HAL_TIM_ConfigClockSource+0x7a>
 800d412:	2b50      	cmp	r3, #80	; 0x50
 800d414:	d06e      	beq.n	800d4f4 <HAL_TIM_ConfigClockSource+0x110>
 800d416:	d939      	bls.n	800d48c <HAL_TIM_ConfigClockSource+0xa8>
 800d418:	2b60      	cmp	r3, #96	; 0x60
 800d41a:	d118      	bne.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d41c:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800d41e:	6848      	ldr	r0, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d420:	f023 0310 	bic.w	r3, r3, #16
                               sClockSourceConfig->ClockFilter);
 800d424:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d426:	6223      	str	r3, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d428:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d42a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d42e:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccer = TIMx->CCER;
 800d432:	6a21      	ldr	r1, [r4, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d434:	f021 01a0 	bic.w	r1, r1, #160	; 0xa0
  TIMx->CCMR1 = tmpccmr1 ;
 800d438:	61a3      	str	r3, [r4, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d43a:	4b4d      	ldr	r3, [pc, #308]	; (800d570 <HAL_TIM_ConfigClockSource+0x18c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800d43c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  HAL_StatusTypeDef status = HAL_OK;
 800d440:	2000      	movs	r0, #0
  TIMx->CCER = tmpccer;
 800d442:	6221      	str	r1, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800d444:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d446:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d448:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800d44c:	60a3      	str	r3, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 800d44e:	2101      	movs	r1, #1
  __HAL_UNLOCK(htim);
 800d450:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d452:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d456:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800d45a:	bc30      	pop	{r4, r5}
 800d45c:	4770      	bx	lr
  switch (sClockSourceConfig->ClockSource)
 800d45e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d462:	d060      	beq.n	800d526 <HAL_TIM_ConfigClockSource+0x142>
 800d464:	d933      	bls.n	800d4ce <HAL_TIM_ConfigClockSource+0xea>
 800d466:	4943      	ldr	r1, [pc, #268]	; (800d574 <HAL_TIM_ConfigClockSource+0x190>)
 800d468:	428b      	cmp	r3, r1
 800d46a:	d006      	beq.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
 800d46c:	d929      	bls.n	800d4c2 <HAL_TIM_ConfigClockSource+0xde>
 800d46e:	4942      	ldr	r1, [pc, #264]	; (800d578 <HAL_TIM_ConfigClockSource+0x194>)
 800d470:	428b      	cmp	r3, r1
 800d472:	d002      	beq.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
 800d474:	3110      	adds	r1, #16
 800d476:	428b      	cmp	r3, r1
 800d478:	d1e9      	bne.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr = TIMx->SMCR;
 800d47a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d47c:	493c      	ldr	r1, [pc, #240]	; (800d570 <HAL_TIM_ConfigClockSource+0x18c>)
 800d47e:	4001      	ands	r1, r0
  HAL_StatusTypeDef status = HAL_OK;
 800d480:	2000      	movs	r0, #0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d482:	4319      	orrs	r1, r3
 800d484:	f041 0107 	orr.w	r1, r1, #7
  TIMx->SMCR = tmpsmcr;
 800d488:	60a1      	str	r1, [r4, #8]
}
 800d48a:	e7e0      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800d48c:	2b40      	cmp	r3, #64	; 0x40
 800d48e:	d123      	bne.n	800d4d8 <HAL_TIM_ConfigClockSource+0xf4>
  tmpccer = TIMx->CCER;
 800d490:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800d492:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800d494:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d496:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d49a:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800d49c:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800d49e:	4b34      	ldr	r3, [pc, #208]	; (800d570 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4a0:	f021 0101 	bic.w	r1, r1, #1
 800d4a4:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4a6:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4a8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4ac:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d4b0:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800d4b2:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800d4b4:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800d4b6:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d4b8:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d4ba:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 800d4be:	60a3      	str	r3, [r4, #8]
}
 800d4c0:	e7c5      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800d4c2:	f023 0110 	bic.w	r1, r3, #16
 800d4c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800d4ca:	d1c0      	bne.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
 800d4cc:	e7d5      	b.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 800d4ce:	f5b3 5080 	subs.w	r0, r3, #4096	; 0x1000
 800d4d2:	bf18      	it	ne
 800d4d4:	2001      	movne	r0, #1
 800d4d6:	e7ba      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  switch (sClockSourceConfig->ClockSource)
 800d4d8:	d8b9      	bhi.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
 800d4da:	2b20      	cmp	r3, #32
 800d4dc:	d0cd      	beq.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
 800d4de:	d903      	bls.n	800d4e8 <HAL_TIM_ConfigClockSource+0x104>
 800d4e0:	2b30      	cmp	r3, #48	; 0x30
 800d4e2:	d0ca      	beq.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
 800d4e4:	2001      	movs	r0, #1
 800d4e6:	e7b2      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
 800d4e8:	f033 0110 	bics.w	r1, r3, #16
 800d4ec:	d1af      	bne.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
 800d4ee:	e7c4      	b.n	800d47a <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 800d4f0:	2002      	movs	r0, #2
}
 800d4f2:	4770      	bx	lr
  tmpccer = TIMx->CCER;
 800d4f4:	6a23      	ldr	r3, [r4, #32]
                               sClockSourceConfig->ClockPolarity,
 800d4f6:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800d4f8:	68cd      	ldr	r5, [r1, #12]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4fa:	f023 030a 	bic.w	r3, r3, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4fe:	6a21      	ldr	r1, [r4, #32]
  tmpccer |= TIM_ICPolarity;
 800d500:	4318      	orrs	r0, r3
  tmpsmcr &= ~TIM_SMCR_TS;
 800d502:	4b1b      	ldr	r3, [pc, #108]	; (800d570 <HAL_TIM_ConfigClockSource+0x18c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d504:	f021 0101 	bic.w	r1, r1, #1
 800d508:	6221      	str	r1, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d50a:	69a1      	ldr	r1, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d50c:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d510:	ea41 1105 	orr.w	r1, r1, r5, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800d514:	61a1      	str	r1, [r4, #24]
  TIMx->CCER = tmpccer;
 800d516:	6220      	str	r0, [r4, #32]
  HAL_StatusTypeDef status = HAL_OK;
 800d518:	2000      	movs	r0, #0
  tmpsmcr = TIMx->SMCR;
 800d51a:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800d51c:	400b      	ands	r3, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d51e:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 800d522:	60a3      	str	r3, [r4, #8]
}
 800d524:	e793      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d526:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800d52a:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d52c:	432b      	orrs	r3, r5
 800d52e:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d530:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800d534:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d536:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800d53a:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800d53c:	60a3      	str	r3, [r4, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d53e:	68a3      	ldr	r3, [r4, #8]
 800d540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d544:	60a3      	str	r3, [r4, #8]
      break;
 800d546:	e782      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d548:	e9d1 5301 	ldrd	r5, r3, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800d54c:	68a0      	ldr	r0, [r4, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d54e:	432b      	orrs	r3, r5
 800d550:	68cd      	ldr	r5, [r1, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d552:	f420 417f 	bic.w	r1, r0, #65280	; 0xff00
  HAL_StatusTypeDef status = HAL_OK;
 800d556:	2000      	movs	r0, #0
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d558:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
 800d55c:	430b      	orrs	r3, r1
  TIMx->SMCR = tmpsmcr;
 800d55e:	60a3      	str	r3, [r4, #8]
      tmpsmcr = htim->Instance->SMCR;
 800d560:	68a3      	ldr	r3, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d562:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800d566:	60a3      	str	r3, [r4, #8]
      break;
 800d568:	e771      	b.n	800d44e <HAL_TIM_ConfigClockSource+0x6a>
 800d56a:	bf00      	nop
 800d56c:	ffce0088 	.word	0xffce0088
 800d570:	ffcfff8f 	.word	0xffcfff8f
 800d574:	00100020 	.word	0x00100020
 800d578:	00100030 	.word	0x00100030

0800d57c <HAL_TIM_OC_DelayElapsedCallback>:
 800d57c:	4770      	bx	lr
 800d57e:	bf00      	nop

0800d580 <HAL_TIM_IC_CaptureCallback>:
 800d580:	4770      	bx	lr
 800d582:	bf00      	nop

0800d584 <HAL_TIM_PWM_PulseFinishedCallback>:
 800d584:	4770      	bx	lr
 800d586:	bf00      	nop

0800d588 <HAL_TIM_TriggerCallback>:
 800d588:	4770      	bx	lr
 800d58a:	bf00      	nop

0800d58c <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d58c:	6803      	ldr	r3, [r0, #0]
 800d58e:	691a      	ldr	r2, [r3, #16]
 800d590:	0791      	lsls	r1, r2, #30
{
 800d592:	b510      	push	{r4, lr}
 800d594:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800d596:	d502      	bpl.n	800d59e <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800d598:	68da      	ldr	r2, [r3, #12]
 800d59a:	0792      	lsls	r2, r2, #30
 800d59c:	d468      	bmi.n	800d670 <HAL_TIM_IRQHandler+0xe4>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d59e:	691a      	ldr	r2, [r3, #16]
 800d5a0:	0752      	lsls	r2, r2, #29
 800d5a2:	d502      	bpl.n	800d5aa <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800d5a4:	68da      	ldr	r2, [r3, #12]
 800d5a6:	0750      	lsls	r0, r2, #29
 800d5a8:	d44f      	bmi.n	800d64a <HAL_TIM_IRQHandler+0xbe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d5aa:	691a      	ldr	r2, [r3, #16]
 800d5ac:	0711      	lsls	r1, r2, #28
 800d5ae:	d502      	bpl.n	800d5b6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800d5b0:	68da      	ldr	r2, [r3, #12]
 800d5b2:	0712      	lsls	r2, r2, #28
 800d5b4:	d437      	bmi.n	800d626 <HAL_TIM_IRQHandler+0x9a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d5b6:	691a      	ldr	r2, [r3, #16]
 800d5b8:	06d0      	lsls	r0, r2, #27
 800d5ba:	d502      	bpl.n	800d5c2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800d5bc:	68da      	ldr	r2, [r3, #12]
 800d5be:	06d1      	lsls	r1, r2, #27
 800d5c0:	d41e      	bmi.n	800d600 <HAL_TIM_IRQHandler+0x74>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d5c2:	691a      	ldr	r2, [r3, #16]
 800d5c4:	07d2      	lsls	r2, r2, #31
 800d5c6:	d502      	bpl.n	800d5ce <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800d5c8:	68da      	ldr	r2, [r3, #12]
 800d5ca:	07d0      	lsls	r0, r2, #31
 800d5cc:	d469      	bmi.n	800d6a2 <HAL_TIM_IRQHandler+0x116>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d5ce:	691a      	ldr	r2, [r3, #16]
 800d5d0:	0611      	lsls	r1, r2, #24
 800d5d2:	d502      	bpl.n	800d5da <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d5d4:	68da      	ldr	r2, [r3, #12]
 800d5d6:	0612      	lsls	r2, r2, #24
 800d5d8:	d46b      	bmi.n	800d6b2 <HAL_TIM_IRQHandler+0x126>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d5da:	691a      	ldr	r2, [r3, #16]
 800d5dc:	05d0      	lsls	r0, r2, #23
 800d5de:	d502      	bpl.n	800d5e6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d5e0:	68da      	ldr	r2, [r3, #12]
 800d5e2:	0611      	lsls	r1, r2, #24
 800d5e4:	d46d      	bmi.n	800d6c2 <HAL_TIM_IRQHandler+0x136>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d5e6:	691a      	ldr	r2, [r3, #16]
 800d5e8:	0652      	lsls	r2, r2, #25
 800d5ea:	d502      	bpl.n	800d5f2 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d5ec:	68da      	ldr	r2, [r3, #12]
 800d5ee:	0650      	lsls	r0, r2, #25
 800d5f0:	d46f      	bmi.n	800d6d2 <HAL_TIM_IRQHandler+0x146>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d5f2:	691a      	ldr	r2, [r3, #16]
 800d5f4:	0691      	lsls	r1, r2, #26
 800d5f6:	d502      	bpl.n	800d5fe <HAL_TIM_IRQHandler+0x72>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d5f8:	68da      	ldr	r2, [r3, #12]
 800d5fa:	0692      	lsls	r2, r2, #26
 800d5fc:	d449      	bmi.n	800d692 <HAL_TIM_IRQHandler+0x106>
}
 800d5fe:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d600:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d604:	2208      	movs	r2, #8
        HAL_TIM_IC_CaptureCallback(htim);
 800d606:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800d608:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800d60a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800d60c:	69db      	ldr	r3, [r3, #28]
 800d60e:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d612:	d16f      	bne.n	800d6f4 <HAL_TIM_IRQHandler+0x168>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d614:	f7ff ffb2 	bl	800d57c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d618:	4620      	mov	r0, r4
 800d61a:	f7ff ffb3 	bl	800d584 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d61e:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800d620:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d622:	7722      	strb	r2, [r4, #28]
 800d624:	e7cd      	b.n	800d5c2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d626:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d62a:	2204      	movs	r2, #4
        HAL_TIM_IC_CaptureCallback(htim);
 800d62c:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800d62e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800d630:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800d632:	69db      	ldr	r3, [r3, #28]
 800d634:	079b      	lsls	r3, r3, #30
 800d636:	d15a      	bne.n	800d6ee <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d638:	f7ff ffa0 	bl	800d57c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d63c:	4620      	mov	r0, r4
 800d63e:	f7ff ffa1 	bl	800d584 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d642:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800d644:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d646:	7722      	strb	r2, [r4, #28]
 800d648:	e7b5      	b.n	800d5b6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d64a:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d64e:	2202      	movs	r2, #2
        HAL_TIM_IC_CaptureCallback(htim);
 800d650:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800d652:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800d654:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800d656:	699b      	ldr	r3, [r3, #24]
 800d658:	f413 7f40 	tst.w	r3, #768	; 0x300
 800d65c:	d144      	bne.n	800d6e8 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800d65e:	f7ff ff8d 	bl	800d57c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d662:	4620      	mov	r0, r4
 800d664:	f7ff ff8e 	bl	800d584 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d668:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800d66a:	6823      	ldr	r3, [r4, #0]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d66c:	7722      	strb	r2, [r4, #28]
 800d66e:	e79c      	b.n	800d5aa <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d670:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d674:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800d676:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800d678:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800d67a:	699b      	ldr	r3, [r3, #24]
 800d67c:	0799      	lsls	r1, r3, #30
 800d67e:	d130      	bne.n	800d6e2 <HAL_TIM_IRQHandler+0x156>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800d680:	f7ff ff7c 	bl	800d57c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800d684:	4620      	mov	r0, r4
 800d686:	f7ff ff7d 	bl	800d584 <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d68a:	2200      	movs	r2, #0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800d68c:	6823      	ldr	r3, [r4, #0]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800d68e:	7722      	strb	r2, [r4, #28]
 800d690:	e785      	b.n	800d59e <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d692:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800d696:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d698:	611a      	str	r2, [r3, #16]
}
 800d69a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800d69e:	f000 b887 	b.w	800d7b0 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d6a2:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 800d6a6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800d6a8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800d6aa:	f7f7 fa69 	bl	8004b80 <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800d6ae:	6823      	ldr	r3, [r4, #0]
 800d6b0:	e78d      	b.n	800d5ce <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d6b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 800d6b6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800d6b8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800d6ba:	f000 f87b 	bl	800d7b4 <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d6be:	6823      	ldr	r3, [r4, #0]
 800d6c0:	e78b      	b.n	800d5da <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
      HAL_TIMEx_Break2Callback(htim);
 800d6c6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d6c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 800d6ca:	f000 f875 	bl	800d7b8 <HAL_TIMEx_Break2Callback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d6ce:	6823      	ldr	r3, [r4, #0]
 800d6d0:	e789      	b.n	800d5e6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d6d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 800d6d6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d6d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800d6da:	f7ff ff55 	bl	800d588 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d6de:	6823      	ldr	r3, [r4, #0]
 800d6e0:	e787      	b.n	800d5f2 <HAL_TIM_IRQHandler+0x66>
          HAL_TIM_IC_CaptureCallback(htim);
 800d6e2:	f7ff ff4d 	bl	800d580 <HAL_TIM_IC_CaptureCallback>
 800d6e6:	e7d0      	b.n	800d68a <HAL_TIM_IRQHandler+0xfe>
        HAL_TIM_IC_CaptureCallback(htim);
 800d6e8:	f7ff ff4a 	bl	800d580 <HAL_TIM_IC_CaptureCallback>
 800d6ec:	e7bc      	b.n	800d668 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800d6ee:	f7ff ff47 	bl	800d580 <HAL_TIM_IC_CaptureCallback>
 800d6f2:	e7a6      	b.n	800d642 <HAL_TIM_IRQHandler+0xb6>
        HAL_TIM_IC_CaptureCallback(htim);
 800d6f4:	f7ff ff44 	bl	800d580 <HAL_TIM_IC_CaptureCallback>
 800d6f8:	e791      	b.n	800d61e <HAL_TIM_IRQHandler+0x92>
 800d6fa:	bf00      	nop

0800d6fc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d6fc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800d700:	2b01      	cmp	r3, #1
 800d702:	d04b      	beq.n	800d79c <HAL_TIMEx_MasterConfigSynchronization+0xa0>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d704:	6803      	ldr	r3, [r0, #0]
 800d706:	4602      	mov	r2, r0
  htim->State = HAL_TIM_STATE_BUSY;
 800d708:	2002      	movs	r0, #2
{
 800d70a:	b430      	push	{r4, r5}

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d70c:	4d24      	ldr	r5, [pc, #144]	; (800d7a0 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
  htim->State = HAL_TIM_STATE_BUSY;
 800d70e:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d712:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800d714:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800d716:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d718:	d029      	beq.n	800d76e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 800d71a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d71e:	42ab      	cmp	r3, r5
 800d720:	d025      	beq.n	800d76e <HAL_TIMEx_MasterConfigSynchronization+0x72>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d722:	4d20      	ldr	r5, [pc, #128]	; (800d7a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
  tmpcr2 &= ~TIM_CR2_MMS;
 800d724:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d728:	42ab      	cmp	r3, r5
 800d72a:	bf18      	it	ne
 800d72c:	f1b3 4f80 	cmpne.w	r3, #1073741824	; 0x40000000
 800d730:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d734:	bf0c      	ite	eq
 800d736:	f04f 0c01 	moveq.w	ip, #1
 800d73a:	f04f 0c00 	movne.w	ip, #0
 800d73e:	42ab      	cmp	r3, r5
 800d740:	bf08      	it	eq
 800d742:	f04c 0c01 	orreq.w	ip, ip, #1
 800d746:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800d74a:	42ab      	cmp	r3, r5
 800d74c:	bf08      	it	eq
 800d74e:	f04c 0c01 	orreq.w	ip, ip, #1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d752:	680d      	ldr	r5, [r1, #0]
 800d754:	4328      	orrs	r0, r5
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d756:	4d14      	ldr	r5, [pc, #80]	; (800d7a8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
  htim->Instance->CR2 = tmpcr2;
 800d758:	6058      	str	r0, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d75a:	42ab      	cmp	r3, r5
 800d75c:	bf14      	ite	ne
 800d75e:	4660      	movne	r0, ip
 800d760:	f04c 0001 	orreq.w	r0, ip, #1
 800d764:	b960      	cbnz	r0, 800d780 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d766:	4811      	ldr	r0, [pc, #68]	; (800d7ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800d768:	4283      	cmp	r3, r0
 800d76a:	d009      	beq.n	800d780 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800d76c:	e00d      	b.n	800d78a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d76e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d770:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d774:	4328      	orrs	r0, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d776:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800d778:	f020 0070 	bic.w	r0, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d77c:	4328      	orrs	r0, r5
  htim->Instance->CR2 = tmpcr2;
 800d77e:	6058      	str	r0, [r3, #4]
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d780:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d782:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d786:	430c      	orrs	r4, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d788:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);
 800d78a:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 800d78c:	2101      	movs	r1, #1

  return HAL_OK;
 800d78e:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;
 800d790:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800d794:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
}
 800d798:	bc30      	pop	{r4, r5}
 800d79a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800d79c:	2002      	movs	r0, #2
}
 800d79e:	4770      	bx	lr
 800d7a0:	40010000 	.word	0x40010000
 800d7a4:	40000400 	.word	0x40000400
 800d7a8:	40001800 	.word	0x40001800
 800d7ac:	40014000 	.word	0x40014000

0800d7b0 <HAL_TIMEx_CommutCallback>:
 800d7b0:	4770      	bx	lr
 800d7b2:	bf00      	nop

0800d7b4 <HAL_TIMEx_BreakCallback>:
 800d7b4:	4770      	bx	lr
 800d7b6:	bf00      	nop

0800d7b8 <HAL_TIMEx_Break2Callback>:
 800d7b8:	4770      	bx	lr
 800d7ba:	bf00      	nop

0800d7bc <HAL_UART_TxCpltCallback>:
 800d7bc:	4770      	bx	lr
 800d7be:	bf00      	nop

0800d7c0 <HAL_UART_ErrorCallback>:
 800d7c0:	4770      	bx	lr
 800d7c2:	bf00      	nop

0800d7c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d7c4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d7c6:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0U;
 800d7c8:	2300      	movs	r3, #0
 800d7ca:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d7ce:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d7d2:	f7ff fff5 	bl	800d7c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d7d6:	bd08      	pop	{r3, pc}

0800d7d8 <HAL_UARTEx_RxEventCallback>:
}
 800d7d8:	4770      	bx	lr
 800d7da:	bf00      	nop

0800d7dc <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d7dc:	6803      	ldr	r3, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d7de:	f640 0c0f 	movw	ip, #2063	; 0x80f
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d7e2:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d7e4:	6819      	ldr	r1, [r3, #0]
  if (errorflags == 0U)
 800d7e6:	ea12 0f0c 	tst.w	r2, ip
{
 800d7ea:	b570      	push	{r4, r5, r6, lr}
 800d7ec:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d7ee:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 800d7f0:	f000 8122 	beq.w	800da38 <HAL_UART_IRQHandler+0x25c>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d7f4:	48b1      	ldr	r0, [pc, #708]	; (800dabc <HAL_UART_IRQHandler+0x2e0>)
 800d7f6:	ea05 0c00 	and.w	ip, r5, r0
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d7fa:	48b1      	ldr	r0, [pc, #708]	; (800dac0 <HAL_UART_IRQHandler+0x2e4>)
 800d7fc:	4008      	ands	r0, r1
 800d7fe:	ea50 000c 	orrs.w	r0, r0, ip
 800d802:	f040 8089 	bne.w	800d918 <HAL_UART_IRQHandler+0x13c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d806:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800d808:	2801      	cmp	r0, #1
 800d80a:	d022      	beq.n	800d852 <HAL_UART_IRQHandler+0x76>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d80c:	02d6      	lsls	r6, r2, #11
 800d80e:	d502      	bpl.n	800d816 <HAL_UART_IRQHandler+0x3a>
 800d810:	0268      	lsls	r0, r5, #9
 800d812:	f100 813a 	bmi.w	800da8a <HAL_UART_IRQHandler+0x2ae>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800d816:	0616      	lsls	r6, r2, #24
 800d818:	d506      	bpl.n	800d828 <HAL_UART_IRQHandler+0x4c>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d81a:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800d81e:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800d822:	4328      	orrs	r0, r5
 800d824:	f040 8129 	bne.w	800da7a <HAL_UART_IRQHandler+0x29e>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800d828:	0650      	lsls	r0, r2, #25
 800d82a:	d567      	bpl.n	800d8fc <HAL_UART_IRQHandler+0x120>
 800d82c:	064e      	lsls	r6, r1, #25
 800d82e:	d565      	bpl.n	800d8fc <HAL_UART_IRQHandler+0x120>
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d830:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d834:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d838:	e843 2100 	strex	r1, r2, [r3]
 800d83c:	2900      	cmp	r1, #0
 800d83e:	d1f7      	bne.n	800d830 <HAL_UART_IRQHandler+0x54>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d840:	2220      	movs	r2, #32

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d842:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d844:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800d846:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->TxISR = NULL;
 800d84a:	67a3      	str	r3, [r4, #120]	; 0x78
  HAL_UART_TxCpltCallback(huart);
 800d84c:	f7ff ffb6 	bl	800d7bc <HAL_UART_TxCpltCallback>
}
 800d850:	bd70      	pop	{r4, r5, r6, pc}
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d852:	06d6      	lsls	r6, r2, #27
 800d854:	d5da      	bpl.n	800d80c <HAL_UART_IRQHandler+0x30>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d856:	06c8      	lsls	r0, r1, #27
 800d858:	d5d8      	bpl.n	800d80c <HAL_UART_IRQHandler+0x30>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d85a:	2210      	movs	r2, #16
 800d85c:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d85e:	689a      	ldr	r2, [r3, #8]
 800d860:	0652      	lsls	r2, r2, #25
 800d862:	f140 813c 	bpl.w	800dade <HAL_UART_IRQHandler+0x302>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d866:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800d86a:	6801      	ldr	r1, [r0, #0]
 800d86c:	684a      	ldr	r2, [r1, #4]
 800d86e:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800d870:	2a00      	cmp	r2, #0
 800d872:	d0ed      	beq.n	800d850 <HAL_UART_IRQHandler+0x74>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d874:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800d878:	4291      	cmp	r1, r2
 800d87a:	d9e9      	bls.n	800d850 <HAL_UART_IRQHandler+0x74>
        huart->RxXferCount = nb_remaining_rx_data;
 800d87c:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800d880:	69c2      	ldr	r2, [r0, #28]
 800d882:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800d886:	d02f      	beq.n	800d8e8 <HAL_UART_IRQHandler+0x10c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d888:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d88c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d890:	e843 2100 	strex	r1, r2, [r3]
 800d894:	2900      	cmp	r1, #0
 800d896:	d1f7      	bne.n	800d888 <HAL_UART_IRQHandler+0xac>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d898:	f103 0208 	add.w	r2, r3, #8
 800d89c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8a0:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8a4:	f103 0508 	add.w	r5, r3, #8
 800d8a8:	e845 2100 	strex	r1, r2, [r5]
 800d8ac:	2900      	cmp	r1, #0
 800d8ae:	d1f3      	bne.n	800d898 <HAL_UART_IRQHandler+0xbc>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b0:	f103 0208 	add.w	r2, r3, #8
 800d8b4:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8bc:	f103 0508 	add.w	r5, r3, #8
 800d8c0:	e845 2100 	strex	r1, r2, [r5]
 800d8c4:	2900      	cmp	r1, #0
 800d8c6:	d1f3      	bne.n	800d8b0 <HAL_UART_IRQHandler+0xd4>
          huart->RxState = HAL_UART_STATE_READY;
 800d8c8:	2220      	movs	r2, #32
 800d8ca:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8ce:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8d0:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8d4:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d8:	e843 2100 	strex	r1, r2, [r3]
 800d8dc:	2900      	cmp	r1, #0
 800d8de:	d1f7      	bne.n	800d8d0 <HAL_UART_IRQHandler+0xf4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d8e0:	f7fb ffc6 	bl	8009870 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d8e4:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d8e8:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d8ea:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d8ec:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d8ee:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800d8f2:	1ac9      	subs	r1, r1, r3
 800d8f4:	b289      	uxth	r1, r1
 800d8f6:	f7ff ff6f 	bl	800d7d8 <HAL_UARTEx_RxEventCallback>
}
 800d8fa:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800d8fc:	0215      	lsls	r5, r2, #8
 800d8fe:	d502      	bpl.n	800d906 <HAL_UART_IRQHandler+0x12a>
 800d900:	0048      	lsls	r0, r1, #1
 800d902:	f100 80e7 	bmi.w	800dad4 <HAL_UART_IRQHandler+0x2f8>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800d906:	01d3      	lsls	r3, r2, #7
 800d908:	d5a2      	bpl.n	800d850 <HAL_UART_IRQHandler+0x74>
 800d90a:	2900      	cmp	r1, #0
 800d90c:	daa0      	bge.n	800d850 <HAL_UART_IRQHandler+0x74>
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d90e:	4620      	mov	r0, r4
}
 800d910:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 800d914:	f000 bd78 	b.w	800e408 <HAL_UARTEx_RxFifoFullCallback>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d918:	07d0      	lsls	r0, r2, #31
 800d91a:	d509      	bpl.n	800d930 <HAL_UART_IRQHandler+0x154>
 800d91c:	05ce      	lsls	r6, r1, #23
 800d91e:	d507      	bpl.n	800d930 <HAL_UART_IRQHandler+0x154>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d920:	2001      	movs	r0, #1
 800d922:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d924:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d928:	f040 0001 	orr.w	r0, r0, #1
 800d92c:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d930:	0790      	lsls	r0, r2, #30
 800d932:	f140 8093 	bpl.w	800da5c <HAL_UART_IRQHandler+0x280>
 800d936:	07ee      	lsls	r6, r5, #31
 800d938:	d50a      	bpl.n	800d950 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d93a:	2002      	movs	r0, #2
 800d93c:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d93e:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d942:	f040 0004 	orr.w	r0, r0, #4
 800d946:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d94a:	0750      	lsls	r0, r2, #29
 800d94c:	f100 808c 	bmi.w	800da68 <HAL_UART_IRQHandler+0x28c>
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d950:	0716      	lsls	r6, r2, #28
 800d952:	d50c      	bpl.n	800d96e <HAL_UART_IRQHandler+0x192>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d954:	f001 0020 	and.w	r0, r1, #32
 800d958:	ea50 000c 	orrs.w	r0, r0, ip
 800d95c:	d007      	beq.n	800d96e <HAL_UART_IRQHandler+0x192>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d95e:	2008      	movs	r0, #8
 800d960:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d962:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d966:	f040 0008 	orr.w	r0, r0, #8
 800d96a:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d96e:	0510      	lsls	r0, r2, #20
 800d970:	d50a      	bpl.n	800d988 <HAL_UART_IRQHandler+0x1ac>
 800d972:	014e      	lsls	r6, r1, #5
 800d974:	d508      	bpl.n	800d988 <HAL_UART_IRQHandler+0x1ac>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d976:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d97a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d97c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d980:	f040 0020 	orr.w	r0, r0, #32
 800d984:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d988:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800d98c:	2800      	cmp	r0, #0
 800d98e:	f43f af5f 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d992:	0690      	lsls	r0, r2, #26
 800d994:	d50a      	bpl.n	800d9ac <HAL_UART_IRQHandler+0x1d0>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d996:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d99a:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 800d99e:	4329      	orrs	r1, r5
 800d9a0:	d004      	beq.n	800d9ac <HAL_UART_IRQHandler+0x1d0>
        if (huart->RxISR != NULL)
 800d9a2:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800d9a4:	b112      	cbz	r2, 800d9ac <HAL_UART_IRQHandler+0x1d0>
          huart->RxISR(huart);
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	4790      	blx	r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d9aa:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 800d9ac:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d9b0:	689a      	ldr	r2, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d9b2:	f001 0128 	and.w	r1, r1, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d9b6:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800d9ba:	ea52 0501 	orrs.w	r5, r2, r1
 800d9be:	f000 80c4 	beq.w	800db4a <HAL_UART_IRQHandler+0x36e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9c2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d9c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9ca:	e843 2100 	strex	r1, r2, [r3]
 800d9ce:	2900      	cmp	r1, #0
 800d9d0:	d1f7      	bne.n	800d9c2 <HAL_UART_IRQHandler+0x1e6>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d9d2:	483c      	ldr	r0, [pc, #240]	; (800dac4 <HAL_UART_IRQHandler+0x2e8>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d4:	f103 0208 	add.w	r2, r3, #8
 800d9d8:	e852 2f00 	ldrex	r2, [r2]
 800d9dc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9de:	f103 0508 	add.w	r5, r3, #8
 800d9e2:	e845 2100 	strex	r1, r2, [r5]
 800d9e6:	2900      	cmp	r1, #0
 800d9e8:	d1f4      	bne.n	800d9d4 <HAL_UART_IRQHandler+0x1f8>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d9ea:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800d9ec:	2a01      	cmp	r2, #1
 800d9ee:	d054      	beq.n	800da9a <HAL_UART_IRQHandler+0x2be>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9f0:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800d9f2:	2120      	movs	r1, #32
 800d9f4:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d9f8:	66e2      	str	r2, [r4, #108]	; 0x6c
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9fa:	6899      	ldr	r1, [r3, #8]
  huart->RxISR = NULL;
 800d9fc:	6762      	str	r2, [r4, #116]	; 0x74
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d9fe:	064a      	lsls	r2, r1, #25
 800da00:	d564      	bpl.n	800dacc <HAL_UART_IRQHandler+0x2f0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da02:	f103 0208 	add.w	r2, r3, #8
 800da06:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800da0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da0e:	f103 0008 	add.w	r0, r3, #8
 800da12:	e840 2100 	strex	r1, r2, [r0]
 800da16:	2900      	cmp	r1, #0
 800da18:	d1f3      	bne.n	800da02 <HAL_UART_IRQHandler+0x226>
          if (huart->hdmarx != NULL)
 800da1a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800da1e:	2800      	cmp	r0, #0
 800da20:	d054      	beq.n	800dacc <HAL_UART_IRQHandler+0x2f0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800da22:	4b29      	ldr	r3, [pc, #164]	; (800dac8 <HAL_UART_IRQHandler+0x2ec>)
 800da24:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800da26:	f7fc f89b 	bl	8009b60 <HAL_DMA_Abort_IT>
 800da2a:	2800      	cmp	r0, #0
 800da2c:	f43f af10 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800da30:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 800da34:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800da36:	e00e      	b.n	800da56 <HAL_UART_IRQHandler+0x27a>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800da38:	0696      	lsls	r6, r2, #26
 800da3a:	f57f aee4 	bpl.w	800d806 <HAL_UART_IRQHandler+0x2a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800da3e:	f001 0c20 	and.w	ip, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800da42:	f005 5e80 	and.w	lr, r5, #268435456	; 0x10000000
 800da46:	ea5c 0c0e 	orrs.w	ip, ip, lr
 800da4a:	f43f aedc 	beq.w	800d806 <HAL_UART_IRQHandler+0x2a>
      if (huart->RxISR != NULL)
 800da4e:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800da50:	2b00      	cmp	r3, #0
 800da52:	f43f aefd 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
}
 800da56:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800da5a:	4718      	bx	r3
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da5c:	0756      	lsls	r6, r2, #29
 800da5e:	f57f af77 	bpl.w	800d950 <HAL_UART_IRQHandler+0x174>
 800da62:	07e8      	lsls	r0, r5, #31
 800da64:	f57f af74 	bpl.w	800d950 <HAL_UART_IRQHandler+0x174>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da68:	2004      	movs	r0, #4
 800da6a:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da6c:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 800da70:	f040 0002 	orr.w	r0, r0, #2
 800da74:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
 800da78:	e76a      	b.n	800d950 <HAL_UART_IRQHandler+0x174>
    if (huart->TxISR != NULL)
 800da7a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	f43f aee7 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
      huart->TxISR(huart);
 800da82:	4620      	mov	r0, r4
}
 800da84:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 800da88:	4718      	bx	r3
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800da8a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 800da8e:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800da90:	621a      	str	r2, [r3, #32]
}
 800da92:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 800da96:	f000 bcb5 	b.w	800e404 <HAL_UARTEx_WakeupCallback>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da9a:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da9e:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800daa2:	e843 2100 	strex	r1, r2, [r3]
 800daa6:	2900      	cmp	r1, #0
 800daa8:	d0a2      	beq.n	800d9f0 <HAL_UART_IRQHandler+0x214>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800daaa:	e853 2f00 	ldrex	r2, [r3]
 800daae:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dab2:	e843 2100 	strex	r1, r2, [r3]
 800dab6:	2900      	cmp	r1, #0
 800dab8:	d1ef      	bne.n	800da9a <HAL_UART_IRQHandler+0x2be>
 800daba:	e799      	b.n	800d9f0 <HAL_UART_IRQHandler+0x214>
 800dabc:	10000001 	.word	0x10000001
 800dac0:	04000120 	.word	0x04000120
 800dac4:	effffffe 	.word	0xeffffffe
 800dac8:	0800d7c5 	.word	0x0800d7c5
            HAL_UART_ErrorCallback(huart);
 800dacc:	4620      	mov	r0, r4
 800dace:	f7ff fe77 	bl	800d7c0 <HAL_UART_ErrorCallback>
}
 800dad2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dad4:	4620      	mov	r0, r4
}
 800dad6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800dada:	f000 bc97 	b.w	800e40c <HAL_UARTEx_TxFifoEmptyCallback>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800dade:	f8b4 005e 	ldrh.w	r0, [r4, #94]	; 0x5e
 800dae2:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
      if ((huart->RxXferCount > 0U)
 800dae6:	f8b4 205e 	ldrh.w	r2, [r4, #94]	; 0x5e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800daea:	1a09      	subs	r1, r1, r0
      if ((huart->RxXferCount > 0U)
 800daec:	b292      	uxth	r2, r2
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800daee:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 800daf0:	2a00      	cmp	r2, #0
 800daf2:	f43f aead 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
 800daf6:	2900      	cmp	r1, #0
 800daf8:	f43f aeaa 	beq.w	800d850 <HAL_UART_IRQHandler+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dafc:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800db00:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db04:	e843 2000 	strex	r0, r2, [r3]
 800db08:	2800      	cmp	r0, #0
 800db0a:	d1f7      	bne.n	800dafc <HAL_UART_IRQHandler+0x320>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800db0c:	4d12      	ldr	r5, [pc, #72]	; (800db58 <HAL_UART_IRQHandler+0x37c>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db0e:	f103 0208 	add.w	r2, r3, #8
 800db12:	e852 2f00 	ldrex	r2, [r2]
 800db16:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db18:	f103 0c08 	add.w	ip, r3, #8
 800db1c:	e84c 2000 	strex	r0, r2, [ip]
 800db20:	2800      	cmp	r0, #0
 800db22:	d1f4      	bne.n	800db0e <HAL_UART_IRQHandler+0x332>
        huart->RxState = HAL_UART_STATE_READY;
 800db24:	2220      	movs	r2, #32
        huart->RxISR = NULL;
 800db26:	6760      	str	r0, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800db28:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db2c:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db2e:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db32:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db36:	e843 2000 	strex	r0, r2, [r3]
 800db3a:	2800      	cmp	r0, #0
 800db3c:	d1f7      	bne.n	800db2e <HAL_UART_IRQHandler+0x352>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db3e:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800db40:	4620      	mov	r0, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800db42:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800db44:	f7ff fe48 	bl	800d7d8 <HAL_UARTEx_RxEventCallback>
}
 800db48:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800db4a:	4620      	mov	r0, r4
 800db4c:	f7ff fe38 	bl	800d7c0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800db50:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
}
 800db54:	bd70      	pop	{r4, r5, r6, pc}
 800db56:	bf00      	nop
 800db58:	effffffe 	.word	0xeffffffe

0800db5c <UART_SetConfig>:
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db5c:	6901      	ldr	r1, [r0, #16]
 800db5e:	6882      	ldr	r2, [r0, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 800db60:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db62:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db64:	49c0      	ldr	r1, [pc, #768]	; (800de68 <UART_SetConfig+0x30c>)
{
 800db66:	b530      	push	{r4, r5, lr}
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db68:	6945      	ldr	r5, [r0, #20]
{
 800db6a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db6c:	69c0      	ldr	r0, [r0, #28]
{
 800db6e:	b087      	sub	sp, #28
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db70:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db72:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db74:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db76:	4029      	ands	r1, r5
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800db78:	4dbc      	ldr	r5, [pc, #752]	; (800de6c <UART_SetConfig+0x310>)
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db7a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db7c:	68e1      	ldr	r1, [r4, #12]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800db7e:	42ab      	cmp	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db80:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db82:	685a      	ldr	r2, [r3, #4]
 800db84:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800db88:	ea42 0201 	orr.w	r2, r2, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800db8c:	69a1      	ldr	r1, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db8e:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800db90:	f000 80e0 	beq.w	800dd54 <UART_SetConfig+0x1f8>
    tmpreg |= huart->Init.OneBitSampling;
 800db94:	6a22      	ldr	r2, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800db96:	689d      	ldr	r5, [r3, #8]
    tmpreg |= huart->Init.OneBitSampling;
 800db98:	4311      	orrs	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800db9a:	4ab5      	ldr	r2, [pc, #724]	; (800de70 <UART_SetConfig+0x314>)
 800db9c:	402a      	ands	r2, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800db9e:	6a65      	ldr	r5, [r4, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dba0:	4311      	orrs	r1, r2
 800dba2:	6099      	str	r1, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dba6:	f022 020f 	bic.w	r2, r2, #15
 800dbaa:	432a      	orrs	r2, r5
 800dbac:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dbae:	4ab1      	ldr	r2, [pc, #708]	; (800de74 <UART_SetConfig+0x318>)
 800dbb0:	4293      	cmp	r3, r2
 800dbb2:	d023      	beq.n	800dbfc <UART_SetConfig+0xa0>
 800dbb4:	4ab0      	ldr	r2, [pc, #704]	; (800de78 <UART_SetConfig+0x31c>)
 800dbb6:	4293      	cmp	r3, r2
 800dbb8:	d076      	beq.n	800dca8 <UART_SetConfig+0x14c>
 800dbba:	4ab0      	ldr	r2, [pc, #704]	; (800de7c <UART_SetConfig+0x320>)
 800dbbc:	4293      	cmp	r3, r2
 800dbbe:	f000 818f 	beq.w	800dee0 <UART_SetConfig+0x384>
 800dbc2:	4aaf      	ldr	r2, [pc, #700]	; (800de80 <UART_SetConfig+0x324>)
 800dbc4:	4293      	cmp	r3, r2
 800dbc6:	f000 81e1 	beq.w	800df8c <UART_SetConfig+0x430>
 800dbca:	4aae      	ldr	r2, [pc, #696]	; (800de84 <UART_SetConfig+0x328>)
 800dbcc:	4293      	cmp	r3, r2
 800dbce:	f000 8121 	beq.w	800de14 <UART_SetConfig+0x2b8>
 800dbd2:	4aad      	ldr	r2, [pc, #692]	; (800de88 <UART_SetConfig+0x32c>)
 800dbd4:	4293      	cmp	r3, r2
 800dbd6:	f000 81e3 	beq.w	800dfa0 <UART_SetConfig+0x444>
 800dbda:	4aac      	ldr	r2, [pc, #688]	; (800de8c <UART_SetConfig+0x330>)
 800dbdc:	4293      	cmp	r3, r2
 800dbde:	f000 8234 	beq.w	800e04a <UART_SetConfig+0x4ee>
 800dbe2:	4aab      	ldr	r2, [pc, #684]	; (800de90 <UART_SetConfig+0x334>)
 800dbe4:	4293      	cmp	r3, r2
 800dbe6:	f000 81e7 	beq.w	800dfb8 <UART_SetConfig+0x45c>
        ret = HAL_ERROR;
 800dbea:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 800dbec:	2300      	movs	r3, #0
  huart->NbRxDataToProcess = 1;
 800dbee:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  huart->RxISR = NULL;
 800dbf2:	6763      	str	r3, [r4, #116]	; 0x74
  huart->NbRxDataToProcess = 1;
 800dbf4:	66a2      	str	r2, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 800dbf6:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800dbf8:	b007      	add	sp, #28
 800dbfa:	bd30      	pop	{r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dbfc:	4ba5      	ldr	r3, [pc, #660]	; (800de94 <UART_SetConfig+0x338>)
 800dbfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dc00:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dc04:	2b28      	cmp	r3, #40	; 0x28
 800dc06:	d8f0      	bhi.n	800dbea <UART_SetConfig+0x8e>
 800dc08:	4aa3      	ldr	r2, [pc, #652]	; (800de98 <UART_SetConfig+0x33c>)
 800dc0a:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dc0c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800dc10:	d055      	beq.n	800dcbe <UART_SetConfig+0x162>
    switch (clocksource)
 800dc12:	2b20      	cmp	r3, #32
 800dc14:	f200 814a 	bhi.w	800deac <UART_SetConfig+0x350>
 800dc18:	2b20      	cmp	r3, #32
 800dc1a:	d8e6      	bhi.n	800dbea <UART_SetConfig+0x8e>
 800dc1c:	a201      	add	r2, pc, #4	; (adr r2, 800dc24 <UART_SetConfig+0xc8>)
 800dc1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc22:	bf00      	nop
 800dc24:	0800de63 	.word	0x0800de63
 800dc28:	0800de5d 	.word	0x0800de5d
 800dc2c:	0800dbeb 	.word	0x0800dbeb
 800dc30:	0800dbeb 	.word	0x0800dbeb
 800dc34:	0800de4d 	.word	0x0800de4d
 800dc38:	0800dbeb 	.word	0x0800dbeb
 800dc3c:	0800dbeb 	.word	0x0800dbeb
 800dc40:	0800dbeb 	.word	0x0800dbeb
 800dc44:	0800de3f 	.word	0x0800de3f
 800dc48:	0800dbeb 	.word	0x0800dbeb
 800dc4c:	0800dbeb 	.word	0x0800dbeb
 800dc50:	0800dbeb 	.word	0x0800dbeb
 800dc54:	0800dbeb 	.word	0x0800dbeb
 800dc58:	0800dbeb 	.word	0x0800dbeb
 800dc5c:	0800dbeb 	.word	0x0800dbeb
 800dc60:	0800dbeb 	.word	0x0800dbeb
 800dc64:	0800de29 	.word	0x0800de29
 800dc68:	0800dbeb 	.word	0x0800dbeb
 800dc6c:	0800dbeb 	.word	0x0800dbeb
 800dc70:	0800dbeb 	.word	0x0800dbeb
 800dc74:	0800dbeb 	.word	0x0800dbeb
 800dc78:	0800dbeb 	.word	0x0800dbeb
 800dc7c:	0800dbeb 	.word	0x0800dbeb
 800dc80:	0800dbeb 	.word	0x0800dbeb
 800dc84:	0800dbeb 	.word	0x0800dbeb
 800dc88:	0800dbeb 	.word	0x0800dbeb
 800dc8c:	0800dbeb 	.word	0x0800dbeb
 800dc90:	0800dbeb 	.word	0x0800dbeb
 800dc94:	0800dbeb 	.word	0x0800dbeb
 800dc98:	0800dbeb 	.word	0x0800dbeb
 800dc9c:	0800dbeb 	.word	0x0800dbeb
 800dca0:	0800dbeb 	.word	0x0800dbeb
 800dca4:	0800dfcd 	.word	0x0800dfcd
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dca8:	4b7a      	ldr	r3, [pc, #488]	; (800de94 <UART_SetConfig+0x338>)
 800dcaa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dcac:	f003 0307 	and.w	r3, r3, #7
 800dcb0:	2b05      	cmp	r3, #5
 800dcb2:	d89a      	bhi.n	800dbea <UART_SetConfig+0x8e>
 800dcb4:	4a79      	ldr	r2, [pc, #484]	; (800de9c <UART_SetConfig+0x340>)
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dcb6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800dcba:	5cd3      	ldrb	r3, [r2, r3]
 800dcbc:	d1a9      	bne.n	800dc12 <UART_SetConfig+0xb6>
    switch (clocksource)
 800dcbe:	2b20      	cmp	r3, #32
 800dcc0:	f200 8145 	bhi.w	800df4e <UART_SetConfig+0x3f2>
 800dcc4:	2b20      	cmp	r3, #32
 800dcc6:	d890      	bhi.n	800dbea <UART_SetConfig+0x8e>
 800dcc8:	a201      	add	r2, pc, #4	; (adr r2, 800dcd0 <UART_SetConfig+0x174>)
 800dcca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcce:	bf00      	nop
 800dcd0:	0800e037 	.word	0x0800e037
 800dcd4:	0800e031 	.word	0x0800e031
 800dcd8:	0800dbeb 	.word	0x0800dbeb
 800dcdc:	0800dbeb 	.word	0x0800dbeb
 800dce0:	0800e03d 	.word	0x0800e03d
 800dce4:	0800dbeb 	.word	0x0800dbeb
 800dce8:	0800dbeb 	.word	0x0800dbeb
 800dcec:	0800dbeb 	.word	0x0800dbeb
 800dcf0:	0800e01f 	.word	0x0800e01f
 800dcf4:	0800dbeb 	.word	0x0800dbeb
 800dcf8:	0800dbeb 	.word	0x0800dbeb
 800dcfc:	0800dbeb 	.word	0x0800dbeb
 800dd00:	0800dbeb 	.word	0x0800dbeb
 800dd04:	0800dbeb 	.word	0x0800dbeb
 800dd08:	0800dbeb 	.word	0x0800dbeb
 800dd0c:	0800dbeb 	.word	0x0800dbeb
 800dd10:	0800e00b 	.word	0x0800e00b
 800dd14:	0800dbeb 	.word	0x0800dbeb
 800dd18:	0800dbeb 	.word	0x0800dbeb
 800dd1c:	0800dbeb 	.word	0x0800dbeb
 800dd20:	0800dbeb 	.word	0x0800dbeb
 800dd24:	0800dbeb 	.word	0x0800dbeb
 800dd28:	0800dbeb 	.word	0x0800dbeb
 800dd2c:	0800dbeb 	.word	0x0800dbeb
 800dd30:	0800dbeb 	.word	0x0800dbeb
 800dd34:	0800dbeb 	.word	0x0800dbeb
 800dd38:	0800dbeb 	.word	0x0800dbeb
 800dd3c:	0800dbeb 	.word	0x0800dbeb
 800dd40:	0800dbeb 	.word	0x0800dbeb
 800dd44:	0800dbeb 	.word	0x0800dbeb
 800dd48:	0800dbeb 	.word	0x0800dbeb
 800dd4c:	0800dbeb 	.word	0x0800dbeb
 800dd50:	0800e047 	.word	0x0800e047
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd54:	6898      	ldr	r0, [r3, #8]
 800dd56:	4a46      	ldr	r2, [pc, #280]	; (800de70 <UART_SetConfig+0x314>)
 800dd58:	4002      	ands	r2, r0
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dd5a:	484e      	ldr	r0, [pc, #312]	; (800de94 <UART_SetConfig+0x338>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd5c:	430a      	orrs	r2, r1
 800dd5e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800dd60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd62:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dd64:	f022 020f 	bic.w	r2, r2, #15
 800dd68:	430a      	orrs	r2, r1
 800dd6a:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dd6c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800dd6e:	f003 0307 	and.w	r3, r3, #7
 800dd72:	2b05      	cmp	r3, #5
 800dd74:	f63f af39 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800dd78:	4a49      	ldr	r2, [pc, #292]	; (800dea0 <UART_SetConfig+0x344>)
 800dd7a:	5cd3      	ldrb	r3, [r2, r3]
    switch (clocksource)
 800dd7c:	2b20      	cmp	r3, #32
 800dd7e:	f200 80b9 	bhi.w	800def4 <UART_SetConfig+0x398>
 800dd82:	2b01      	cmp	r3, #1
 800dd84:	f67f af31 	bls.w	800dbea <UART_SetConfig+0x8e>
 800dd88:	3b02      	subs	r3, #2
 800dd8a:	2b1e      	cmp	r3, #30
 800dd8c:	f63f af2d 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800dd90:	a201      	add	r2, pc, #4	; (adr r2, 800dd98 <UART_SetConfig+0x23c>)
 800dd92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd96:	bf00      	nop
 800dd98:	0800e001 	.word	0x0800e001
 800dd9c:	0800dbeb 	.word	0x0800dbeb
 800dda0:	0800dff7 	.word	0x0800dff7
 800dda4:	0800dbeb 	.word	0x0800dbeb
 800dda8:	0800dbeb 	.word	0x0800dbeb
 800ddac:	0800dbeb 	.word	0x0800dbeb
 800ddb0:	0800dfe5 	.word	0x0800dfe5
 800ddb4:	0800dbeb 	.word	0x0800dbeb
 800ddb8:	0800dbeb 	.word	0x0800dbeb
 800ddbc:	0800dbeb 	.word	0x0800dbeb
 800ddc0:	0800dbeb 	.word	0x0800dbeb
 800ddc4:	0800dbeb 	.word	0x0800dbeb
 800ddc8:	0800dbeb 	.word	0x0800dbeb
 800ddcc:	0800dbeb 	.word	0x0800dbeb
 800ddd0:	0800dfd1 	.word	0x0800dfd1
 800ddd4:	0800dbeb 	.word	0x0800dbeb
 800ddd8:	0800dbeb 	.word	0x0800dbeb
 800dddc:	0800dbeb 	.word	0x0800dbeb
 800dde0:	0800dbeb 	.word	0x0800dbeb
 800dde4:	0800dbeb 	.word	0x0800dbeb
 800dde8:	0800dbeb 	.word	0x0800dbeb
 800ddec:	0800dbeb 	.word	0x0800dbeb
 800ddf0:	0800dbeb 	.word	0x0800dbeb
 800ddf4:	0800dbeb 	.word	0x0800dbeb
 800ddf8:	0800dbeb 	.word	0x0800dbeb
 800ddfc:	0800dbeb 	.word	0x0800dbeb
 800de00:	0800dbeb 	.word	0x0800dbeb
 800de04:	0800dbeb 	.word	0x0800dbeb
 800de08:	0800dbeb 	.word	0x0800dbeb
 800de0c:	0800dbeb 	.word	0x0800dbeb
 800de10:	0800e007 	.word	0x0800e007
  UART_GETCLOCKSOURCE(huart, clocksource);
 800de14:	4b1f      	ldr	r3, [pc, #124]	; (800de94 <UART_SetConfig+0x338>)
 800de16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800de18:	f003 0307 	and.w	r3, r3, #7
 800de1c:	2b05      	cmp	r3, #5
 800de1e:	f63f aee4 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800de22:	4a20      	ldr	r2, [pc, #128]	; (800dea4 <UART_SetConfig+0x348>)
 800de24:	5cd3      	ldrb	r3, [r2, r3]
 800de26:	e6f1      	b.n	800dc0c <UART_SetConfig+0xb0>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de28:	4b1a      	ldr	r3, [pc, #104]	; (800de94 <UART_SetConfig+0x338>)
 800de2a:	681a      	ldr	r2, [r3, #0]
 800de2c:	0692      	lsls	r2, r2, #26
 800de2e:	f140 80c1 	bpl.w	800dfb4 <UART_SetConfig+0x458>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	481c      	ldr	r0, [pc, #112]	; (800dea8 <UART_SetConfig+0x34c>)
 800de36:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800de3a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800de3c:	e03b      	b.n	800deb6 <UART_SetConfig+0x35a>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800de3e:	a803      	add	r0, sp, #12
 800de40:	f7fe fb66 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800de44:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800de46:	b938      	cbnz	r0, 800de58 <UART_SetConfig+0x2fc>
        ret = HAL_ERROR;
 800de48:	2000      	movs	r0, #0
 800de4a:	e6cf      	b.n	800dbec <UART_SetConfig+0x90>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800de4c:	4668      	mov	r0, sp
 800de4e:	f7fe fab1 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800de52:	9801      	ldr	r0, [sp, #4]
    if (pclk != 0U)
 800de54:	2800      	cmp	r0, #0
 800de56:	d0f7      	beq.n	800de48 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de58:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800de5a:	e02c      	b.n	800deb6 <UART_SetConfig+0x35a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800de5c:	f7fd fb5c 	bl	800b518 <HAL_RCC_GetPCLK2Freq>
        break;
 800de60:	e7f1      	b.n	800de46 <UART_SetConfig+0x2ea>
        pclk = HAL_RCC_GetPCLK1Freq();
 800de62:	f7fd fb11 	bl	800b488 <HAL_RCC_GetPCLK1Freq>
        break;
 800de66:	e7ee      	b.n	800de46 <UART_SetConfig+0x2ea>
 800de68:	cfff69f3 	.word	0xcfff69f3
 800de6c:	58000c00 	.word	0x58000c00
 800de70:	11fff4ff 	.word	0x11fff4ff
 800de74:	40011000 	.word	0x40011000
 800de78:	40004400 	.word	0x40004400
 800de7c:	40004800 	.word	0x40004800
 800de80:	40004c00 	.word	0x40004c00
 800de84:	40005000 	.word	0x40005000
 800de88:	40011400 	.word	0x40011400
 800de8c:	40007800 	.word	0x40007800
 800de90:	40007c00 	.word	0x40007c00
 800de94:	58024400 	.word	0x58024400
 800de98:	08019474 	.word	0x08019474
 800de9c:	080194a0 	.word	0x080194a0
 800dea0:	080194a8 	.word	0x080194a8
 800dea4:	080194a0 	.word	0x080194a0
 800dea8:	03d09000 	.word	0x03d09000
    switch (clocksource)
 800deac:	2b40      	cmp	r3, #64	; 0x40
 800deae:	f47f ae9c 	bne.w	800dbea <UART_SetConfig+0x8e>
 800deb2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800deb6:	4b6c      	ldr	r3, [pc, #432]	; (800e068 <UART_SetConfig+0x50c>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800deb8:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800debc:	6862      	ldr	r2, [r4, #4]
 800debe:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
 800dec2:	fbb0 f3f3 	udiv	r3, r0, r3
 800dec6:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 800deca:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dece:	f1a3 0210 	sub.w	r2, r3, #16
 800ded2:	428a      	cmp	r2, r1
 800ded4:	f63f ae89 	bhi.w	800dbea <UART_SetConfig+0x8e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ded8:	6822      	ldr	r2, [r4, #0]
 800deda:	2000      	movs	r0, #0
 800dedc:	60d3      	str	r3, [r2, #12]
 800dede:	e685      	b.n	800dbec <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dee0:	4b62      	ldr	r3, [pc, #392]	; (800e06c <UART_SetConfig+0x510>)
 800dee2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dee4:	f003 0307 	and.w	r3, r3, #7
 800dee8:	2b05      	cmp	r3, #5
 800deea:	f63f ae7e 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800deee:	4a60      	ldr	r2, [pc, #384]	; (800e070 <UART_SetConfig+0x514>)
 800def0:	5cd3      	ldrb	r3, [r2, r3]
 800def2:	e68b      	b.n	800dc0c <UART_SetConfig+0xb0>
    switch (clocksource)
 800def4:	2b40      	cmp	r3, #64	; 0x40
 800def6:	f47f ae78 	bne.w	800dbea <UART_SetConfig+0x8e>
 800defa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800defe:	4b5a      	ldr	r3, [pc, #360]	; (800e068 <UART_SetConfig+0x50c>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df00:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800df02:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df06:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800df0a:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800df0e:	4299      	cmp	r1, r3
 800df10:	f63f ae6b 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800df14:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 800df18:	f63f ae67 	bhi.w	800dbea <UART_SetConfig+0x8e>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df1c:	2300      	movs	r3, #0
 800df1e:	4619      	mov	r1, r3
 800df20:	f7f2 fa96 	bl	8000450 <__aeabi_uldivmod>
 800df24:	462a      	mov	r2, r5
 800df26:	0209      	lsls	r1, r1, #8
 800df28:	0203      	lsls	r3, r0, #8
 800df2a:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800df2e:	0868      	lsrs	r0, r5, #1
 800df30:	1818      	adds	r0, r3, r0
 800df32:	f04f 0300 	mov.w	r3, #0
 800df36:	f141 0100 	adc.w	r1, r1, #0
 800df3a:	f7f2 fa89 	bl	8000450 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800df3e:	4a4d      	ldr	r2, [pc, #308]	; (800e074 <UART_SetConfig+0x518>)
 800df40:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df44:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800df46:	4291      	cmp	r1, r2
 800df48:	f63f ae4f 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800df4c:	e7c4      	b.n	800ded8 <UART_SetConfig+0x37c>
    switch (clocksource)
 800df4e:	2b40      	cmp	r3, #64	; 0x40
 800df50:	f47f ae4b 	bne.w	800dbea <UART_SetConfig+0x8e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df54:	4b44      	ldr	r3, [pc, #272]	; (800e068 <UART_SetConfig+0x50c>)
 800df56:	6862      	ldr	r2, [r4, #4]
 800df58:	f833 1015 	ldrh.w	r1, [r3, r5, lsl #1]
 800df5c:	0853      	lsrs	r3, r2, #1
 800df5e:	fbb0 f0f1 	udiv	r0, r0, r1
 800df62:	eb03 0340 	add.w	r3, r3, r0, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800df66:	f64f 71ef 	movw	r1, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800df6a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800df6e:	f1a3 0210 	sub.w	r2, r3, #16
 800df72:	428a      	cmp	r2, r1
 800df74:	f63f ae39 	bhi.w	800dbea <UART_SetConfig+0x8e>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800df78:	f023 020f 	bic.w	r2, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800df7c:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 800df80:	6821      	ldr	r1, [r4, #0]
 800df82:	2000      	movs	r0, #0
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800df84:	b292      	uxth	r2, r2
        huart->Instance->BRR = brrtemp;
 800df86:	4313      	orrs	r3, r2
 800df88:	60cb      	str	r3, [r1, #12]
 800df8a:	e62f      	b.n	800dbec <UART_SetConfig+0x90>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800df8c:	4b37      	ldr	r3, [pc, #220]	; (800e06c <UART_SetConfig+0x510>)
 800df8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df90:	f003 0307 	and.w	r3, r3, #7
 800df94:	2b05      	cmp	r3, #5
 800df96:	f63f ae28 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800df9a:	4a37      	ldr	r2, [pc, #220]	; (800e078 <UART_SetConfig+0x51c>)
 800df9c:	5cd3      	ldrb	r3, [r2, r3]
 800df9e:	e635      	b.n	800dc0c <UART_SetConfig+0xb0>
 800dfa0:	4b32      	ldr	r3, [pc, #200]	; (800e06c <UART_SetConfig+0x510>)
 800dfa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfa4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800dfa8:	2b28      	cmp	r3, #40	; 0x28
 800dfaa:	f63f ae1e 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800dfae:	4a33      	ldr	r2, [pc, #204]	; (800e07c <UART_SetConfig+0x520>)
 800dfb0:	5cd3      	ldrb	r3, [r2, r3]
 800dfb2:	e62b      	b.n	800dc0c <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800dfb4:	4832      	ldr	r0, [pc, #200]	; (800e080 <UART_SetConfig+0x524>)
 800dfb6:	e77e      	b.n	800deb6 <UART_SetConfig+0x35a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dfb8:	4b2c      	ldr	r3, [pc, #176]	; (800e06c <UART_SetConfig+0x510>)
 800dfba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfbc:	f003 0307 	and.w	r3, r3, #7
 800dfc0:	2b05      	cmp	r3, #5
 800dfc2:	f63f ae12 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800dfc6:	4a2f      	ldr	r2, [pc, #188]	; (800e084 <UART_SetConfig+0x528>)
 800dfc8:	5cd3      	ldrb	r3, [r2, r3]
 800dfca:	e61f      	b.n	800dc0c <UART_SetConfig+0xb0>
        pclk = (uint32_t) CSI_VALUE;
 800dfcc:	482e      	ldr	r0, [pc, #184]	; (800e088 <UART_SetConfig+0x52c>)
 800dfce:	e772      	b.n	800deb6 <UART_SetConfig+0x35a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dfd0:	4b26      	ldr	r3, [pc, #152]	; (800e06c <UART_SetConfig+0x510>)
 800dfd2:	681a      	ldr	r2, [r3, #0]
 800dfd4:	0690      	lsls	r0, r2, #26
 800dfd6:	d542      	bpl.n	800e05e <UART_SetConfig+0x502>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	4829      	ldr	r0, [pc, #164]	; (800e080 <UART_SetConfig+0x524>)
 800dfdc:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800dfe0:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800dfe2:	e78c      	b.n	800defe <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800dfe4:	a803      	add	r0, sp, #12
 800dfe6:	f7fe fa93 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800dfea:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800dfec:	2800      	cmp	r0, #0
 800dfee:	f43f af2b 	beq.w	800de48 <UART_SetConfig+0x2ec>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dff2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dff4:	e783      	b.n	800defe <UART_SetConfig+0x3a2>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800dff6:	4668      	mov	r0, sp
 800dff8:	f7fe f9dc 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800dffc:	9801      	ldr	r0, [sp, #4]
        break;
 800dffe:	e7f5      	b.n	800dfec <UART_SetConfig+0x490>
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800e000:	f7fe f9c6 	bl	800c390 <HAL_RCCEx_GetD3PCLK1Freq>
        break;
 800e004:	e7f2      	b.n	800dfec <UART_SetConfig+0x490>
        pclk = (uint32_t) CSI_VALUE;
 800e006:	4820      	ldr	r0, [pc, #128]	; (800e088 <UART_SetConfig+0x52c>)
 800e008:	e779      	b.n	800defe <UART_SetConfig+0x3a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800e00a:	4b18      	ldr	r3, [pc, #96]	; (800e06c <UART_SetConfig+0x510>)
 800e00c:	681a      	ldr	r2, [r3, #0]
 800e00e:	0691      	lsls	r1, r2, #26
 800e010:	d527      	bpl.n	800e062 <UART_SetConfig+0x506>
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	481a      	ldr	r0, [pc, #104]	; (800e080 <UART_SetConfig+0x524>)
 800e016:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800e01a:	40d8      	lsrs	r0, r3
    if (pclk != 0U)
 800e01c:	e79a      	b.n	800df54 <UART_SetConfig+0x3f8>
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800e01e:	a803      	add	r0, sp, #12
 800e020:	f7fe fa76 	bl	800c510 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800e024:	9804      	ldr	r0, [sp, #16]
    if (pclk != 0U)
 800e026:	2800      	cmp	r0, #0
 800e028:	f43f af0e 	beq.w	800de48 <UART_SetConfig+0x2ec>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e02c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e02e:	e791      	b.n	800df54 <UART_SetConfig+0x3f8>
        pclk = HAL_RCC_GetPCLK2Freq();
 800e030:	f7fd fa72 	bl	800b518 <HAL_RCC_GetPCLK2Freq>
        break;
 800e034:	e7f7      	b.n	800e026 <UART_SetConfig+0x4ca>
        pclk = HAL_RCC_GetPCLK1Freq();
 800e036:	f7fd fa27 	bl	800b488 <HAL_RCC_GetPCLK1Freq>
        break;
 800e03a:	e7f4      	b.n	800e026 <UART_SetConfig+0x4ca>
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800e03c:	4668      	mov	r0, sp
 800e03e:	f7fe f9b9 	bl	800c3b4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800e042:	9801      	ldr	r0, [sp, #4]
        break;
 800e044:	e7ef      	b.n	800e026 <UART_SetConfig+0x4ca>
        pclk = (uint32_t) CSI_VALUE;
 800e046:	4810      	ldr	r0, [pc, #64]	; (800e088 <UART_SetConfig+0x52c>)
 800e048:	e784      	b.n	800df54 <UART_SetConfig+0x3f8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e04a:	4b08      	ldr	r3, [pc, #32]	; (800e06c <UART_SetConfig+0x510>)
 800e04c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e04e:	f003 0307 	and.w	r3, r3, #7
 800e052:	2b05      	cmp	r3, #5
 800e054:	f63f adc9 	bhi.w	800dbea <UART_SetConfig+0x8e>
 800e058:	4a0c      	ldr	r2, [pc, #48]	; (800e08c <UART_SetConfig+0x530>)
 800e05a:	5cd3      	ldrb	r3, [r2, r3]
 800e05c:	e5d6      	b.n	800dc0c <UART_SetConfig+0xb0>
          pclk = (uint32_t) HSI_VALUE;
 800e05e:	4808      	ldr	r0, [pc, #32]	; (800e080 <UART_SetConfig+0x524>)
 800e060:	e74d      	b.n	800defe <UART_SetConfig+0x3a2>
          pclk = (uint32_t) HSI_VALUE;
 800e062:	4807      	ldr	r0, [pc, #28]	; (800e080 <UART_SetConfig+0x524>)
 800e064:	e776      	b.n	800df54 <UART_SetConfig+0x3f8>
 800e066:	bf00      	nop
 800e068:	080194b0 	.word	0x080194b0
 800e06c:	58024400 	.word	0x58024400
 800e070:	080194a0 	.word	0x080194a0
 800e074:	000ffcff 	.word	0x000ffcff
 800e078:	080194a0 	.word	0x080194a0
 800e07c:	08019474 	.word	0x08019474
 800e080:	03d09000 	.word	0x03d09000
 800e084:	080194a0 	.word	0x080194a0
 800e088:	003d0900 	.word	0x003d0900
 800e08c:	080194a0 	.word	0x080194a0

0800e090 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e090:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800e092:	07da      	lsls	r2, r3, #31
{
 800e094:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e096:	d506      	bpl.n	800e0a6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e098:	6801      	ldr	r1, [r0, #0]
 800e09a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800e09c:	684a      	ldr	r2, [r1, #4]
 800e09e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800e0a2:	4322      	orrs	r2, r4
 800e0a4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e0a6:	079c      	lsls	r4, r3, #30
 800e0a8:	d506      	bpl.n	800e0b8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e0aa:	6801      	ldr	r1, [r0, #0]
 800e0ac:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800e0ae:	684a      	ldr	r2, [r1, #4]
 800e0b0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800e0b4:	4322      	orrs	r2, r4
 800e0b6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e0b8:	0759      	lsls	r1, r3, #29
 800e0ba:	d506      	bpl.n	800e0ca <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e0bc:	6801      	ldr	r1, [r0, #0]
 800e0be:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800e0c0:	684a      	ldr	r2, [r1, #4]
 800e0c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800e0c6:	4322      	orrs	r2, r4
 800e0c8:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e0ca:	071a      	lsls	r2, r3, #28
 800e0cc:	d506      	bpl.n	800e0dc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e0ce:	6801      	ldr	r1, [r0, #0]
 800e0d0:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800e0d2:	684a      	ldr	r2, [r1, #4]
 800e0d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800e0d8:	4322      	orrs	r2, r4
 800e0da:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e0dc:	06dc      	lsls	r4, r3, #27
 800e0de:	d506      	bpl.n	800e0ee <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e0e0:	6801      	ldr	r1, [r0, #0]
 800e0e2:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800e0e4:	688a      	ldr	r2, [r1, #8]
 800e0e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800e0ea:	4322      	orrs	r2, r4
 800e0ec:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e0ee:	0699      	lsls	r1, r3, #26
 800e0f0:	d506      	bpl.n	800e100 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e0f2:	6801      	ldr	r1, [r0, #0]
 800e0f4:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800e0f6:	688a      	ldr	r2, [r1, #8]
 800e0f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800e0fc:	4322      	orrs	r2, r4
 800e0fe:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e100:	065a      	lsls	r2, r3, #25
 800e102:	d50a      	bpl.n	800e11a <UART_AdvFeatureConfig+0x8a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e104:	6801      	ldr	r1, [r0, #0]
 800e106:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800e108:	684a      	ldr	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e10a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e10e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800e112:	ea42 0204 	orr.w	r2, r2, r4
 800e116:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e118:	d00b      	beq.n	800e132 <UART_AdvFeatureConfig+0xa2>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e11a:	061b      	lsls	r3, r3, #24
 800e11c:	d506      	bpl.n	800e12c <UART_AdvFeatureConfig+0x9c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e11e:	6802      	ldr	r2, [r0, #0]
 800e120:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800e122:	6853      	ldr	r3, [r2, #4]
 800e124:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800e128:	430b      	orrs	r3, r1
 800e12a:	6053      	str	r3, [r2, #4]
}
 800e12c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e130:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e132:	684a      	ldr	r2, [r1, #4]
 800e134:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800e136:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800e13a:	4322      	orrs	r2, r4
 800e13c:	604a      	str	r2, [r1, #4]
 800e13e:	e7ec      	b.n	800e11a <UART_AdvFeatureConfig+0x8a>

0800e140 <UART_CheckIdleState>:
{
 800e140:	b538      	push	{r3, r4, r5, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e142:	2300      	movs	r3, #0
{
 800e144:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e146:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 800e14a:	f7f9 f86d 	bl	8007228 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e14e:	6822      	ldr	r2, [r4, #0]
  tickstart = HAL_GetTick();
 800e150:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e152:	6813      	ldr	r3, [r2, #0]
 800e154:	071b      	lsls	r3, r3, #28
 800e156:	d40f      	bmi.n	800e178 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e158:	6813      	ldr	r3, [r2, #0]
 800e15a:	0759      	lsls	r1, r3, #29
 800e15c:	d431      	bmi.n	800e1c2 <UART_CheckIdleState+0x82>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e15e:	2300      	movs	r3, #0
  huart->gState = HAL_UART_STATE_READY;
 800e160:	2220      	movs	r2, #32
  return HAL_OK;
 800e162:	4618      	mov	r0, r3
  huart->gState = HAL_UART_STATE_READY;
 800e164:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e168:	f8c4 208c 	str.w	r2, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e16c:	66e3      	str	r3, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e16e:	6723      	str	r3, [r4, #112]	; 0x70
      __HAL_UNLOCK(huart);
 800e170:	2300      	movs	r3, #0
 800e172:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 800e176:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e178:	69d3      	ldr	r3, [r2, #28]
 800e17a:	0298      	lsls	r0, r3, #10
 800e17c:	d4ec      	bmi.n	800e158 <UART_CheckIdleState+0x18>
 800e17e:	e00c      	b.n	800e19a <UART_CheckIdleState+0x5a>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e180:	6819      	ldr	r1, [r3, #0]
 800e182:	461a      	mov	r2, r3
 800e184:	0749      	lsls	r1, r1, #29
 800e186:	d505      	bpl.n	800e194 <UART_CheckIdleState+0x54>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e188:	69d9      	ldr	r1, [r3, #28]
 800e18a:	0708      	lsls	r0, r1, #28
 800e18c:	d44b      	bmi.n	800e226 <UART_CheckIdleState+0xe6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e18e:	69d9      	ldr	r1, [r3, #28]
 800e190:	0509      	lsls	r1, r1, #20
 800e192:	d476      	bmi.n	800e282 <UART_CheckIdleState+0x142>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e194:	69db      	ldr	r3, [r3, #28]
 800e196:	0298      	lsls	r0, r3, #10
 800e198:	d4de      	bmi.n	800e158 <UART_CheckIdleState+0x18>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e19a:	f7f9 f845 	bl	8007228 <HAL_GetTick>
 800e19e:	1b43      	subs	r3, r0, r5
 800e1a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e1a4:	6823      	ldr	r3, [r4, #0]
 800e1a6:	d3eb      	bcc.n	800e180 <UART_CheckIdleState+0x40>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1a8:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e1ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b0:	e843 2100 	strex	r1, r2, [r3]
 800e1b4:	2900      	cmp	r1, #0
 800e1b6:	d1f7      	bne.n	800e1a8 <UART_CheckIdleState+0x68>
      huart->gState = HAL_UART_STATE_READY;
 800e1b8:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800e1ba:	2003      	movs	r0, #3
      huart->gState = HAL_UART_STATE_READY;
 800e1bc:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_TIMEOUT;
 800e1c0:	e7d6      	b.n	800e170 <UART_CheckIdleState+0x30>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1c2:	69d3      	ldr	r3, [r2, #28]
 800e1c4:	025b      	lsls	r3, r3, #9
 800e1c6:	d4ca      	bmi.n	800e15e <UART_CheckIdleState+0x1e>
 800e1c8:	e00d      	b.n	800e1e6 <UART_CheckIdleState+0xa6>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e1ca:	681a      	ldr	r2, [r3, #0]
 800e1cc:	0750      	lsls	r0, r2, #29
 800e1ce:	d507      	bpl.n	800e1e0 <UART_CheckIdleState+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e1d0:	69da      	ldr	r2, [r3, #28]
 800e1d2:	0711      	lsls	r1, r2, #28
 800e1d4:	f100 8083 	bmi.w	800e2de <UART_CheckIdleState+0x19e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e1d8:	69da      	ldr	r2, [r3, #28]
 800e1da:	0512      	lsls	r2, r2, #20
 800e1dc:	f100 80ad 	bmi.w	800e33a <UART_CheckIdleState+0x1fa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e1e0:	69db      	ldr	r3, [r3, #28]
 800e1e2:	025b      	lsls	r3, r3, #9
 800e1e4:	d4bb      	bmi.n	800e15e <UART_CheckIdleState+0x1e>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e1e6:	f7f9 f81f 	bl	8007228 <HAL_GetTick>
 800e1ea:	1b43      	subs	r3, r0, r5
 800e1ec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e1f0:	6823      	ldr	r3, [r4, #0]
 800e1f2:	d3ea      	bcc.n	800e1ca <UART_CheckIdleState+0x8a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1f4:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e1f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1fc:	e843 2100 	strex	r1, r2, [r3]
 800e200:	2900      	cmp	r1, #0
 800e202:	d1f7      	bne.n	800e1f4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e204:	f103 0208 	add.w	r2, r3, #8
 800e208:	e852 2f00 	ldrex	r2, [r2]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e20c:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e210:	f103 0008 	add.w	r0, r3, #8
 800e214:	e840 2100 	strex	r1, r2, [r0]
 800e218:	2900      	cmp	r1, #0
 800e21a:	d1f3      	bne.n	800e204 <UART_CheckIdleState+0xc4>
      huart->RxState = HAL_UART_STATE_READY;
 800e21c:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800e21e:	2003      	movs	r0, #3
      huart->RxState = HAL_UART_STATE_READY;
 800e220:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      return HAL_TIMEOUT;
 800e224:	e7a4      	b.n	800e170 <UART_CheckIdleState+0x30>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e226:	2208      	movs	r2, #8
 800e228:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e22a:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e22e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e232:	e843 2100 	strex	r1, r2, [r3]
 800e236:	2900      	cmp	r1, #0
 800e238:	d1f7      	bne.n	800e22a <UART_CheckIdleState+0xea>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e23a:	4857      	ldr	r0, [pc, #348]	; (800e398 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e23c:	f103 0208 	add.w	r2, r3, #8
 800e240:	e852 2f00 	ldrex	r2, [r2]
 800e244:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e246:	f103 0508 	add.w	r5, r3, #8
 800e24a:	e845 2100 	strex	r1, r2, [r5]
 800e24e:	2900      	cmp	r1, #0
 800e250:	d1f4      	bne.n	800e23c <UART_CheckIdleState+0xfc>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e252:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e254:	2a01      	cmp	r2, #1
 800e256:	d00b      	beq.n	800e270 <UART_CheckIdleState+0x130>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e258:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e25a:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e25c:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800e25e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800e262:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e264:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800e266:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e26a:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800e26e:	e79b      	b.n	800e1a8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e270:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e274:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e278:	e843 2100 	strex	r1, r2, [r3]
 800e27c:	2900      	cmp	r1, #0
 800e27e:	d1f7      	bne.n	800e270 <UART_CheckIdleState+0x130>
 800e280:	e7ea      	b.n	800e258 <UART_CheckIdleState+0x118>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e282:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e286:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e288:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e28c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e290:	e843 2100 	strex	r1, r2, [r3]
 800e294:	2900      	cmp	r1, #0
 800e296:	d1f7      	bne.n	800e288 <UART_CheckIdleState+0x148>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e298:	483f      	ldr	r0, [pc, #252]	; (800e398 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e29a:	f103 0208 	add.w	r2, r3, #8
 800e29e:	e852 2f00 	ldrex	r2, [r2]
 800e2a2:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2a4:	f103 0508 	add.w	r5, r3, #8
 800e2a8:	e845 2100 	strex	r1, r2, [r5]
 800e2ac:	2900      	cmp	r1, #0
 800e2ae:	d1f4      	bne.n	800e29a <UART_CheckIdleState+0x15a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2b0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e2b2:	2a01      	cmp	r2, #1
 800e2b4:	d00a      	beq.n	800e2cc <UART_CheckIdleState+0x18c>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2b6:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e2b8:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800e2ba:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e2bc:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800e2c0:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e2c4:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e2c6:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800e2ca:	e76d      	b.n	800e1a8 <UART_CheckIdleState+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2cc:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e2d0:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2d4:	e843 2100 	strex	r1, r2, [r3]
 800e2d8:	2900      	cmp	r1, #0
 800e2da:	d1f7      	bne.n	800e2cc <UART_CheckIdleState+0x18c>
 800e2dc:	e7eb      	b.n	800e2b6 <UART_CheckIdleState+0x176>
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e2de:	2208      	movs	r2, #8
 800e2e0:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2e2:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e2e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ea:	e843 2100 	strex	r1, r2, [r3]
 800e2ee:	2900      	cmp	r1, #0
 800e2f0:	d1f7      	bne.n	800e2e2 <UART_CheckIdleState+0x1a2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e2f2:	4829      	ldr	r0, [pc, #164]	; (800e398 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2f4:	f103 0208 	add.w	r2, r3, #8
 800e2f8:	e852 2f00 	ldrex	r2, [r2]
 800e2fc:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2fe:	f103 0508 	add.w	r5, r3, #8
 800e302:	e845 2100 	strex	r1, r2, [r5]
 800e306:	2900      	cmp	r1, #0
 800e308:	d1f4      	bne.n	800e2f4 <UART_CheckIdleState+0x1b4>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e30a:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e30c:	2a01      	cmp	r2, #1
 800e30e:	d00b      	beq.n	800e328 <UART_CheckIdleState+0x1e8>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e310:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e312:	2020      	movs	r0, #32
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e314:	2108      	movs	r1, #8
  huart->RxState = HAL_UART_STATE_READY;
 800e316:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
  huart->RxISR = NULL;
 800e31a:	6762      	str	r2, [r4, #116]	; 0x74
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e31c:	66e2      	str	r2, [r4, #108]	; 0x6c
           __HAL_UNLOCK(huart);
 800e31e:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e322:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
           return HAL_ERROR;
 800e326:	e765      	b.n	800e1f4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e328:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e32c:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e330:	e843 2100 	strex	r1, r2, [r3]
 800e334:	2900      	cmp	r1, #0
 800e336:	d1f7      	bne.n	800e328 <UART_CheckIdleState+0x1e8>
 800e338:	e7ea      	b.n	800e310 <UART_CheckIdleState+0x1d0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e33a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e33e:	621a      	str	r2, [r3, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e340:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e344:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e348:	e843 2100 	strex	r1, r2, [r3]
 800e34c:	2900      	cmp	r1, #0
 800e34e:	d1f7      	bne.n	800e340 <UART_CheckIdleState+0x200>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e350:	4811      	ldr	r0, [pc, #68]	; (800e398 <UART_CheckIdleState+0x258>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e352:	f103 0208 	add.w	r2, r3, #8
 800e356:	e852 2f00 	ldrex	r2, [r2]
 800e35a:	4002      	ands	r2, r0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e35c:	f103 0508 	add.w	r5, r3, #8
 800e360:	e845 2100 	strex	r1, r2, [r5]
 800e364:	2900      	cmp	r1, #0
 800e366:	d1f4      	bne.n	800e352 <UART_CheckIdleState+0x212>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e368:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800e36a:	2a01      	cmp	r2, #1
 800e36c:	d00a      	beq.n	800e384 <UART_CheckIdleState+0x244>
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e36e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 800e370:	2120      	movs	r1, #32
  huart->RxISR = NULL;
 800e372:	6762      	str	r2, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e374:	f8c4 108c 	str.w	r1, [r4, #140]	; 0x8c
          __HAL_UNLOCK(huart);
 800e378:	f884 2084 	strb.w	r2, [r4, #132]	; 0x84
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e37c:	66e2      	str	r2, [r4, #108]	; 0x6c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e37e:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
          return HAL_TIMEOUT;
 800e382:	e737      	b.n	800e1f4 <UART_CheckIdleState+0xb4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e384:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e388:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e38c:	e843 2100 	strex	r1, r2, [r3]
 800e390:	2900      	cmp	r1, #0
 800e392:	d1f7      	bne.n	800e384 <UART_CheckIdleState+0x244>
 800e394:	e7eb      	b.n	800e36e <UART_CheckIdleState+0x22e>
 800e396:	bf00      	nop
 800e398:	effffffe 	.word	0xeffffffe

0800e39c <HAL_UART_Init>:
  if (huart == NULL)
 800e39c:	b380      	cbz	r0, 800e400 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800e39e:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
{
 800e3a2:	b510      	push	{r4, lr}
 800e3a4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800e3a6:	b333      	cbz	r3, 800e3f6 <HAL_UART_Init+0x5a>
  __HAL_UART_DISABLE(huart);
 800e3a8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800e3aa:	2324      	movs	r3, #36	; 0x24
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e3ac:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_BUSY;
 800e3ae:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 800e3b2:	6813      	ldr	r3, [r2, #0]
 800e3b4:	f023 0301 	bic.w	r3, r3, #1
 800e3b8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e3ba:	f7ff fbcf 	bl	800db5c <UART_SetConfig>
 800e3be:	2801      	cmp	r0, #1
 800e3c0:	d017      	beq.n	800e3f2 <HAL_UART_Init+0x56>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e3c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800e3c4:	b98b      	cbnz	r3, 800e3ea <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e3c6:	6823      	ldr	r3, [r4, #0]
  return (UART_CheckIdleState(huart));
 800e3c8:	4620      	mov	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e3ca:	685a      	ldr	r2, [r3, #4]
 800e3cc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800e3d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e3d2:	689a      	ldr	r2, [r3, #8]
 800e3d4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800e3d8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800e3da:	681a      	ldr	r2, [r3, #0]
 800e3dc:	f042 0201 	orr.w	r2, r2, #1
}
 800e3e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  __HAL_UART_ENABLE(huart);
 800e3e4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 800e3e6:	f7ff beab 	b.w	800e140 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800e3ea:	4620      	mov	r0, r4
 800e3ec:	f7ff fe50 	bl	800e090 <UART_AdvFeatureConfig>
 800e3f0:	e7e9      	b.n	800e3c6 <HAL_UART_Init+0x2a>
}
 800e3f2:	2001      	movs	r0, #1
 800e3f4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800e3f6:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 800e3fa:	f7f8 fc13 	bl	8006c24 <HAL_UART_MspInit>
 800e3fe:	e7d3      	b.n	800e3a8 <HAL_UART_Init+0xc>
}
 800e400:	2001      	movs	r0, #1
 800e402:	4770      	bx	lr

0800e404 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e404:	4770      	bx	lr
 800e406:	bf00      	nop

0800e408 <HAL_UARTEx_RxFifoFullCallback>:
 800e408:	4770      	bx	lr
 800e40a:	bf00      	nop

0800e40c <HAL_UARTEx_TxFifoEmptyCallback>:
 800e40c:	4770      	bx	lr
 800e40e:	bf00      	nop

0800e410 <HAL_UARTEx_DisableFifoMode>:

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e410:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800e414:	2a01      	cmp	r2, #1
 800e416:	d017      	beq.n	800e448 <HAL_UARTEx_DisableFifoMode+0x38>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e418:	6802      	ldr	r2, [r0, #0]
 800e41a:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800e41c:	2024      	movs	r0, #36	; 0x24
  /* Disable UART */
  __HAL_UART_DISABLE(huart);

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e41e:	2100      	movs	r1, #0
{
 800e420:	b430      	push	{r4, r5}
  huart->gState = HAL_UART_STATE_BUSY;
 800e422:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);

  huart->gState = HAL_UART_STATE_READY;
 800e426:	2520      	movs	r5, #32
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e428:	6810      	ldr	r0, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800e42a:	6814      	ldr	r4, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e42c:	f020 5000 	bic.w	r0, r0, #536870912	; 0x20000000
  __HAL_UART_DISABLE(huart);
 800e430:	f024 0401 	bic.w	r4, r4, #1
 800e434:	6014      	str	r4, [r2, #0]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e436:	6659      	str	r1, [r3, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e438:	6010      	str	r0, [r2, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);

  return HAL_OK;
 800e43a:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800e43c:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800e440:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800e444:	bc30      	pop	{r4, r5}
 800e446:	4770      	bx	lr
  __HAL_LOCK(huart);
 800e448:	2002      	movs	r0, #2
}
 800e44a:	4770      	bx	lr

0800e44c <HAL_UARTEx_SetTxFifoThreshold>:
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e44c:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800e450:	2a01      	cmp	r2, #1
 800e452:	d037      	beq.n	800e4c4 <HAL_UARTEx_SetTxFifoThreshold+0x78>

  huart->gState = HAL_UART_STATE_BUSY;

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e454:	6802      	ldr	r2, [r0, #0]
 800e456:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800e458:	2024      	movs	r0, #36	; 0x24
{
 800e45a:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800e45c:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e460:	6814      	ldr	r4, [r2, #0]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e462:	6810      	ldr	r0, [r2, #0]
 800e464:	f020 0001 	bic.w	r0, r0, #1
 800e468:	6010      	str	r0, [r2, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e46a:	6890      	ldr	r0, [r2, #8]
 800e46c:	f020 4060 	bic.w	r0, r0, #3758096384	; 0xe0000000
 800e470:	4301      	orrs	r1, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e472:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e474:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e476:	b310      	cbz	r0, 800e4be <HAL_UARTEx_SetTxFifoThreshold+0x72>
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e478:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e47a:	6890      	ldr	r0, [r2, #8]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e47c:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e480:	4911      	ldr	r1, [pc, #68]	; (800e4c8 <HAL_UARTEx_SetTxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e482:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800e486:	4d11      	ldr	r5, [pc, #68]	; (800e4cc <HAL_UARTEx_SetTxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e488:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e48c:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800e490:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e494:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800e496:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e49a:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e49c:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e4a0:	fbb1 f1f5 	udiv	r1, r1, r5
 800e4a4:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800e4a8:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800e4aa:	2100      	movs	r1, #0
 800e4ac:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e4b0:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800e4b2:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800e4b4:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800e4b8:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800e4bc:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800e4be:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800e4c0:	4608      	mov	r0, r1
 800e4c2:	e7ef      	b.n	800e4a4 <HAL_UARTEx_SetTxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800e4c4:	2002      	movs	r0, #2
}
 800e4c6:	4770      	bx	lr
 800e4c8:	080194d0 	.word	0x080194d0
 800e4cc:	080194c8 	.word	0x080194c8

0800e4d0 <HAL_UARTEx_SetRxFifoThreshold>:
  __HAL_LOCK(huart);
 800e4d0:	f890 2084 	ldrb.w	r2, [r0, #132]	; 0x84
 800e4d4:	2a01      	cmp	r2, #1
 800e4d6:	d037      	beq.n	800e548 <HAL_UARTEx_SetRxFifoThreshold+0x78>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e4d8:	6802      	ldr	r2, [r0, #0]
 800e4da:	4603      	mov	r3, r0
  huart->gState = HAL_UART_STATE_BUSY;
 800e4dc:	2024      	movs	r0, #36	; 0x24
{
 800e4de:	b530      	push	{r4, r5, lr}
  huart->gState = HAL_UART_STATE_BUSY;
 800e4e0:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e4e4:	6814      	ldr	r4, [r2, #0]
  __HAL_UART_DISABLE(huart);
 800e4e6:	6810      	ldr	r0, [r2, #0]
 800e4e8:	f020 0001 	bic.w	r0, r0, #1
 800e4ec:	6010      	str	r0, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e4ee:	6890      	ldr	r0, [r2, #8]
 800e4f0:	f020 6060 	bic.w	r0, r0, #234881024	; 0xe000000
 800e4f4:	4301      	orrs	r1, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e4f6:	6e58      	ldr	r0, [r3, #100]	; 0x64
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e4f8:	6091      	str	r1, [r2, #8]
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e4fa:	b310      	cbz	r0, 800e542 <HAL_UARTEx_SetRxFifoThreshold+0x72>
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e4fc:	6891      	ldr	r1, [r2, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e4fe:	6890      	ldr	r0, [r2, #8]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e500:	f3c1 6c42 	ubfx	ip, r1, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e504:	4911      	ldr	r1, [pc, #68]	; (800e54c <HAL_UARTEx_SetRxFifoThreshold+0x7c>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e506:	ea4f 7e50 	mov.w	lr, r0, lsr #29
                               (uint16_t)denominator[tx_fifo_threshold];
 800e50a:	4d11      	ldr	r5, [pc, #68]	; (800e550 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e50c:	f811 000e 	ldrb.w	r0, [r1, lr]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e510:	f811 100c 	ldrb.w	r1, [r1, ip]
                               (uint16_t)denominator[tx_fifo_threshold];
 800e514:	f815 e00e 	ldrb.w	lr, [r5, lr]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e518:	0100      	lsls	r0, r0, #4
                               (uint16_t)denominator[rx_fifo_threshold];
 800e51a:	f815 500c 	ldrb.w	r5, [r5, ip]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e51e:	0109      	lsls	r1, r1, #4
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e520:	fbb0 f0fe 	udiv	r0, r0, lr
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e524:	fbb1 f1f5 	udiv	r1, r1, r5
 800e528:	f8a3 1068 	strh.w	r1, [r3, #104]	; 0x68
  huart->gState = HAL_UART_STATE_READY;
 800e52c:	2520      	movs	r5, #32
  __HAL_UNLOCK(huart);
 800e52e:	2100      	movs	r1, #0
 800e530:	f8a3 006a 	strh.w	r0, [r3, #106]	; 0x6a
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e534:	6014      	str	r4, [r2, #0]
  return HAL_OK;
 800e536:	4608      	mov	r0, r1
  huart->gState = HAL_UART_STATE_READY;
 800e538:	f8c3 5088 	str.w	r5, [r3, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800e53c:	f883 1084 	strb.w	r1, [r3, #132]	; 0x84
}
 800e540:	bd30      	pop	{r4, r5, pc}
    huart->NbRxDataToProcess = 1U;
 800e542:	2101      	movs	r1, #1
    huart->NbTxDataToProcess = 1U;
 800e544:	4608      	mov	r0, r1
 800e546:	e7ef      	b.n	800e528 <HAL_UARTEx_SetRxFifoThreshold+0x58>
  __HAL_LOCK(huart);
 800e548:	2002      	movs	r0, #2
}
 800e54a:	4770      	bx	lr
 800e54c:	080194d0 	.word	0x080194d0
 800e550:	080194c8 	.word	0x080194c8

0800e554 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e554:	b084      	sub	sp, #16
 800e556:	4684      	mov	ip, r0
 800e558:	b500      	push	{lr}
 800e55a:	b083      	sub	sp, #12
 800e55c:	f10d 0e14 	add.w	lr, sp, #20
 800e560:	e88e 000e 	stmia.w	lr, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e566:	2b01      	cmp	r3, #1
 800e568:	d13e      	bne.n	800e5e8 <USB_CoreInit+0x94>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e56a:	6b82      	ldr	r2, [r0, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e56c:	f1a3 1342 	sub.w	r3, r3, #4325442	; 0x420042

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
    if (cfg.use_external_vbus == 1U)
 800e570:	9911      	ldr	r1, [sp, #68]	; 0x44
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e572:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
    if (cfg.use_external_vbus == 1U)
 800e576:	2901      	cmp	r1, #1
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e578:	6382      	str	r2, [r0, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e57a:	68c2      	ldr	r2, [r0, #12]
 800e57c:	ea03 0302 	and.w	r3, r3, r2
 800e580:	60c3      	str	r3, [r0, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e582:	68c3      	ldr	r3, [r0, #12]
 800e584:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800e588:	60c3      	str	r3, [r0, #12]
    if (cfg.use_external_vbus == 1U)
 800e58a:	d07c      	beq.n	800e686 <USB_CoreInit+0x132>
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
  __IO uint32_t count = 0U;
 800e58c:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    count++;

    if (count > 200000U)
 800e58e:	4a40      	ldr	r2, [pc, #256]	; (800e690 <USB_CoreInit+0x13c>)
  __IO uint32_t count = 0U;
 800e590:	9300      	str	r3, [sp, #0]
 800e592:	e003      	b.n	800e59c <USB_CoreInit+0x48>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e594:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	db41      	blt.n	800e620 <USB_CoreInit+0xcc>
    count++;
 800e59c:	9b00      	ldr	r3, [sp, #0]
 800e59e:	3301      	adds	r3, #1
 800e5a0:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e5a2:	9b00      	ldr	r3, [sp, #0]
 800e5a4:	4293      	cmp	r3, r2
 800e5a6:	d9f5      	bls.n	800e594 <USB_CoreInit+0x40>
      return HAL_TIMEOUT;
 800e5a8:	2003      	movs	r0, #3
  if (cfg.dma_enable == 1U)
 800e5aa:	9b07      	ldr	r3, [sp, #28]
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d116      	bne.n	800e5de <USB_CoreInit+0x8a>
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e5b0:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e5b4:	4b37      	ldr	r3, [pc, #220]	; (800e694 <USB_CoreInit+0x140>)
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 800e5b6:	b292      	uxth	r2, r2
 800e5b8:	f8cc 205c 	str.w	r2, [ip, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 800e5bc:	f8dc 205c 	ldr.w	r2, [ip, #92]	; 0x5c
 800e5c0:	4313      	orrs	r3, r2
 800e5c2:	f8cc 305c 	str.w	r3, [ip, #92]	; 0x5c
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e5c6:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e5ca:	f043 0306 	orr.w	r3, r3, #6
 800e5ce:	f8cc 3008 	str.w	r3, [ip, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e5d2:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800e5d6:	f043 0320 	orr.w	r3, r3, #32
 800e5da:	f8cc 3008 	str.w	r3, [ip, #8]
}
 800e5de:	b003      	add	sp, #12
 800e5e0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5e4:	b004      	add	sp, #16
 800e5e6:	4770      	bx	lr
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e5e8:	68c3      	ldr	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e5ea:	2100      	movs	r1, #0
    if (count > 200000U)
 800e5ec:	4a28      	ldr	r2, [pc, #160]	; (800e690 <USB_CoreInit+0x13c>)
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e5ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5f2:	60c3      	str	r3, [r0, #12]
  __IO uint32_t count = 0U;
 800e5f4:	9101      	str	r1, [sp, #4]
 800e5f6:	e003      	b.n	800e600 <USB_CoreInit+0xac>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e5f8:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	db2c      	blt.n	800e65a <USB_CoreInit+0x106>
    count++;
 800e600:	9b01      	ldr	r3, [sp, #4]
 800e602:	3301      	adds	r3, #1
 800e604:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e606:	9b01      	ldr	r3, [sp, #4]
 800e608:	4293      	cmp	r3, r2
 800e60a:	d9f5      	bls.n	800e5f8 <USB_CoreInit+0xa4>
      return HAL_TIMEOUT;
 800e60c:	2003      	movs	r0, #3
    if (cfg.battery_charging_enable == 0U)
 800e60e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e610:	b9e3      	cbnz	r3, 800e64c <USB_CoreInit+0xf8>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e612:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e616:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e61a:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e61e:	e7c4      	b.n	800e5aa <USB_CoreInit+0x56>

  /* Core Soft Reset */
  count = 0U;
 800e620:	2300      	movs	r3, #0

  do
  {
    count++;

    if (count > 200000U)
 800e622:	4a1b      	ldr	r2, [pc, #108]	; (800e690 <USB_CoreInit+0x13c>)
  count = 0U;
 800e624:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e626:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e62a:	f043 0301 	orr.w	r3, r3, #1
 800e62e:	f8cc 3010 	str.w	r3, [ip, #16]
 800e632:	e004      	b.n	800e63e <USB_CoreInit+0xea>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e634:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e638:	f010 0001 	ands.w	r0, r0, #1
 800e63c:	d0b5      	beq.n	800e5aa <USB_CoreInit+0x56>
    count++;
 800e63e:	9b00      	ldr	r3, [sp, #0]
 800e640:	3301      	adds	r3, #1
 800e642:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e644:	9b00      	ldr	r3, [sp, #0]
 800e646:	4293      	cmp	r3, r2
 800e648:	d9f4      	bls.n	800e634 <USB_CoreInit+0xe0>
 800e64a:	e7ad      	b.n	800e5a8 <USB_CoreInit+0x54>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e64c:	f8dc 3038 	ldr.w	r3, [ip, #56]	; 0x38
 800e650:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e654:	f8cc 3038 	str.w	r3, [ip, #56]	; 0x38
 800e658:	e7a7      	b.n	800e5aa <USB_CoreInit+0x56>
  count = 0U;
 800e65a:	2300      	movs	r3, #0
    if (count > 200000U)
 800e65c:	4a0c      	ldr	r2, [pc, #48]	; (800e690 <USB_CoreInit+0x13c>)
  count = 0U;
 800e65e:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e660:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e664:	f043 0301 	orr.w	r3, r3, #1
 800e668:	f8cc 3010 	str.w	r3, [ip, #16]
 800e66c:	e004      	b.n	800e678 <USB_CoreInit+0x124>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e66e:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e672:	f010 0001 	ands.w	r0, r0, #1
 800e676:	d0ca      	beq.n	800e60e <USB_CoreInit+0xba>
    count++;
 800e678:	9b01      	ldr	r3, [sp, #4]
 800e67a:	3301      	adds	r3, #1
 800e67c:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e67e:	9b01      	ldr	r3, [sp, #4]
 800e680:	4293      	cmp	r3, r2
 800e682:	d9f4      	bls.n	800e66e <USB_CoreInit+0x11a>
 800e684:	e7c2      	b.n	800e60c <USB_CoreInit+0xb8>
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e686:	68c3      	ldr	r3, [r0, #12]
 800e688:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e68c:	60c3      	str	r3, [r0, #12]
 800e68e:	e77d      	b.n	800e58c <USB_CoreInit+0x38>
 800e690:	00030d40 	.word	0x00030d40
 800e694:	03ee0000 	.word	0x03ee0000

0800e698 <USB_DisableGlobalInt>:
{
 800e698:	4603      	mov	r3, r0
}
 800e69a:	2000      	movs	r0, #0
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e69c:	689a      	ldr	r2, [r3, #8]
 800e69e:	f022 0201 	bic.w	r2, r2, #1
 800e6a2:	609a      	str	r2, [r3, #8]
}
 800e6a4:	4770      	bx	lr
 800e6a6:	bf00      	nop

0800e6a8 <USB_SetCurrentMode>:
{
 800e6a8:	b538      	push	{r3, r4, r5, lr}
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e6aa:	68c3      	ldr	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e6ac:	2901      	cmp	r1, #1
{
 800e6ae:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e6b0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e6b4:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 800e6b6:	d017      	beq.n	800e6e8 <USB_SetCurrentMode+0x40>
  else if (mode == USB_DEVICE_MODE)
 800e6b8:	b9a1      	cbnz	r1, 800e6e4 <USB_SetCurrentMode+0x3c>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e6ba:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e6bc:	460c      	mov	r4, r1
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e6be:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e6c2:	60c3      	str	r3, [r0, #12]
 800e6c4:	e001      	b.n	800e6ca <USB_SetCurrentMode+0x22>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e6c6:	2c32      	cmp	r4, #50	; 0x32
 800e6c8:	d00c      	beq.n	800e6e4 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e6ca:	2001      	movs	r0, #1
      ms++;
 800e6cc:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e6ce:	f7f8 fdb1 	bl	8007234 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e6d2:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800e6d4:	07db      	lsls	r3, r3, #31
 800e6d6:	d4f6      	bmi.n	800e6c6 <USB_SetCurrentMode+0x1e>
    return HAL_ERROR;
 800e6d8:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e6dc:	fab0 f080 	clz	r0, r0
 800e6e0:	0940      	lsrs	r0, r0, #5
}
 800e6e2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800e6e4:	2001      	movs	r0, #1
}
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e6e8:	68c3      	ldr	r3, [r0, #12]
  uint32_t ms = 0U;
 800e6ea:	2400      	movs	r4, #0
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e6ec:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e6f0:	60c3      	str	r3, [r0, #12]
 800e6f2:	e001      	b.n	800e6f8 <USB_SetCurrentMode+0x50>
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e6f4:	2c32      	cmp	r4, #50	; 0x32
 800e6f6:	d0f5      	beq.n	800e6e4 <USB_SetCurrentMode+0x3c>
      HAL_Delay(1U);
 800e6f8:	2001      	movs	r0, #1
      ms++;
 800e6fa:	4404      	add	r4, r0
      HAL_Delay(1U);
 800e6fc:	f7f8 fd9a 	bl	8007234 <HAL_Delay>
  return ((USBx->GINTSTS) & 0x1U);
 800e700:	696b      	ldr	r3, [r5, #20]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800e702:	07da      	lsls	r2, r3, #31
 800e704:	d5f6      	bpl.n	800e6f4 <USB_SetCurrentMode+0x4c>
    return HAL_ERROR;
 800e706:	f1a4 0032 	sub.w	r0, r4, #50	; 0x32
 800e70a:	fab0 f080 	clz	r0, r0
 800e70e:	0940      	lsrs	r0, r0, #5
 800e710:	e7e7      	b.n	800e6e2 <USB_SetCurrentMode+0x3a>
 800e712:	bf00      	nop

0800e714 <USB_DevInit>:
{
 800e714:	b084      	sub	sp, #16
 800e716:	4684      	mov	ip, r0
 800e718:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e71c:	b083      	sub	sp, #12
 800e71e:	ac0b      	add	r4, sp, #44	; 0x2c
 800e720:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    USBx->DIEPTXF[i] = 0U;
 800e724:	2300      	movs	r3, #0
 800e726:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800e728:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 800e72c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 800e730:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800e734:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 800e738:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
 800e73c:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
 800e740:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
 800e744:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
 800e748:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
 800e74c:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
 800e750:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
 800e754:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
 800e758:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
 800e75c:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
 800e760:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  if (cfg.vbus_sensing_enable == 0U)
 800e764:	2c00      	cmp	r4, #0
 800e766:	f040 80b3 	bne.w	800e8d0 <USB_DevInit+0x1bc>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e76a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800e76e:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
 800e772:	f043 0302 	orr.w	r3, r3, #2
 800e776:	f8ce 3004 	str.w	r3, [lr, #4]
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e77a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e77c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e780:	6383      	str	r3, [r0, #56]	; 0x38
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e782:	6803      	ldr	r3, [r0, #0]
 800e784:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e788:	6003      	str	r3, [r0, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e78a:	6803      	ldr	r3, [r0, #0]
 800e78c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e790:	6003      	str	r3, [r0, #0]
  USBx_PCGCCTL = 0U;
 800e792:	2300      	movs	r3, #0
 800e794:	f8cc 3e00 	str.w	r3, [ip, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e798:	f8de 3000 	ldr.w	r3, [lr]
 800e79c:	f8ce 3000 	str.w	r3, [lr]
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e7a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e7a2:	2b01      	cmp	r3, #1
 800e7a4:	f000 80c3 	beq.w	800e92e <USB_DevInit+0x21a>
  USBx_DEVICE->DCFG |= speed;
 800e7a8:	f8de 3000 	ldr.w	r3, [lr]
 800e7ac:	f043 0303 	orr.w	r3, r3, #3
 800e7b0:	f8ce 3000 	str.w	r3, [lr]
  __IO uint32_t count = 0U;
 800e7b4:	2300      	movs	r3, #0
    if (count > 200000U)
 800e7b6:	4a65      	ldr	r2, [pc, #404]	; (800e94c <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800e7b8:	9300      	str	r3, [sp, #0]
 800e7ba:	e004      	b.n	800e7c6 <USB_DevInit+0xb2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e7bc:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	f2c0 809f 	blt.w	800e904 <USB_DevInit+0x1f0>
    count++;
 800e7c6:	9b00      	ldr	r3, [sp, #0]
 800e7c8:	3301      	adds	r3, #1
 800e7ca:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e7cc:	9b00      	ldr	r3, [sp, #0]
 800e7ce:	4293      	cmp	r3, r2
 800e7d0:	d9f4      	bls.n	800e7bc <USB_DevInit+0xa8>
    ret = HAL_ERROR;
 800e7d2:	2001      	movs	r0, #1
  __IO uint32_t count = 0U;
 800e7d4:	2300      	movs	r3, #0
    if (count > 200000U)
 800e7d6:	4a5d      	ldr	r2, [pc, #372]	; (800e94c <USB_DevInit+0x238>)
  __IO uint32_t count = 0U;
 800e7d8:	9301      	str	r3, [sp, #4]
 800e7da:	e003      	b.n	800e7e4 <USB_DevInit+0xd0>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e7dc:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e7e0:	2b00      	cmp	r3, #0
 800e7e2:	db7c      	blt.n	800e8de <USB_DevInit+0x1ca>
    count++;
 800e7e4:	9b01      	ldr	r3, [sp, #4]
 800e7e6:	3301      	adds	r3, #1
 800e7e8:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e7ea:	9b01      	ldr	r3, [sp, #4]
 800e7ec:	4293      	cmp	r3, r2
 800e7ee:	d9f5      	bls.n	800e7dc <USB_DevInit+0xc8>
    ret = HAL_ERROR;
 800e7f0:	2001      	movs	r0, #1
  USBx_DEVICE->DIEPMSK = 0U;
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	f8ce 2010 	str.w	r2, [lr, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e7f8:	f8ce 2014 	str.w	r2, [lr, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e7fc:	f8ce 201c 	str.w	r2, [lr, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e800:	b1d1      	cbz	r1, 800e838 <USB_DevInit+0x124>
 800e802:	f50c 6310 	add.w	r3, ip, #2304	; 0x900
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e806:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e80a:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_INEP(i)->DIEPCTL = 0U;
 800e80e:	4616      	mov	r6, r2
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e810:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800e814:	e006      	b.n	800e824 <USB_DevInit+0x110>
      USBx_INEP(i)->DIEPCTL = 0U;
 800e816:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e818:	3201      	adds	r2, #1
    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e81a:	611e      	str	r6, [r3, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e81c:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e81e:	3320      	adds	r3, #32
 800e820:	4291      	cmp	r1, r2
 800e822:	d039      	beq.n	800e898 <USB_DevInit+0x184>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e824:	681d      	ldr	r5, [r3, #0]
 800e826:	2d00      	cmp	r5, #0
 800e828:	daf5      	bge.n	800e816 <USB_DevInit+0x102>
      if (i == 0U)
 800e82a:	b112      	cbz	r2, 800e832 <USB_DevInit+0x11e>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e82c:	f8c3 8000 	str.w	r8, [r3]
 800e830:	e7f2      	b.n	800e818 <USB_DevInit+0x104>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e832:	f8c3 9000 	str.w	r9, [r3]
 800e836:	e7ef      	b.n	800e818 <USB_DevInit+0x104>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e838:	f8de 3010 	ldr.w	r3, [lr, #16]
  USBx->GINTMSK = 0U;
 800e83c:	2200      	movs	r2, #0
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e83e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e842:	f8ce 3010 	str.w	r3, [lr, #16]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e846:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
  USBx->GINTMSK = 0U;
 800e84a:	f8cc 2018 	str.w	r2, [ip, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e84e:	f8cc 3014 	str.w	r3, [ip, #20]
  if (cfg.dma_enable == 0U)
 800e852:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e854:	b92b      	cbnz	r3, 800e862 <USB_DevInit+0x14e>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e856:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800e85a:	f043 0310 	orr.w	r3, r3, #16
 800e85e:	f8cc 3018 	str.w	r3, [ip, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e862:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800e866:	4b3a      	ldr	r3, [pc, #232]	; (800e950 <USB_DevInit+0x23c>)
 800e868:	4313      	orrs	r3, r2
  if (cfg.Sof_enable != 0U)
 800e86a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e86c:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.Sof_enable != 0U)
 800e870:	b12a      	cbz	r2, 800e87e <USB_DevInit+0x16a>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e872:	f8dc 3018 	ldr.w	r3, [ip, #24]
 800e876:	f043 0308 	orr.w	r3, r3, #8
 800e87a:	f8cc 3018 	str.w	r3, [ip, #24]
  if (cfg.vbus_sensing_enable == 1U)
 800e87e:	2c01      	cmp	r4, #1
 800e880:	d105      	bne.n	800e88e <USB_DevInit+0x17a>
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e882:	f8dc 2018 	ldr.w	r2, [ip, #24]
 800e886:	4b33      	ldr	r3, [pc, #204]	; (800e954 <USB_DevInit+0x240>)
 800e888:	4313      	orrs	r3, r2
 800e88a:	f8cc 3018 	str.w	r3, [ip, #24]
}
 800e88e:	b003      	add	sp, #12
 800e890:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e894:	b004      	add	sp, #16
 800e896:	4770      	bx	lr
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e898:	2200      	movs	r2, #0
 800e89a:	f50c 6330 	add.w	r3, ip, #2816	; 0xb00
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e89e:	f04f 4890 	mov.w	r8, #1207959552	; 0x48000000
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e8a2:	f04f 6900 	mov.w	r9, #134217728	; 0x8000000
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e8a6:	4616      	mov	r6, r2
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e8a8:	f64f 377f 	movw	r7, #64383	; 0xfb7f
 800e8ac:	e006      	b.n	800e8bc <USB_DevInit+0x1a8>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e8ae:	601e      	str	r6, [r3, #0]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e8b0:	3201      	adds	r2, #1
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e8b2:	611e      	str	r6, [r3, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e8b4:	609f      	str	r7, [r3, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e8b6:	3320      	adds	r3, #32
 800e8b8:	4291      	cmp	r1, r2
 800e8ba:	d0bd      	beq.n	800e838 <USB_DevInit+0x124>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e8bc:	681d      	ldr	r5, [r3, #0]
 800e8be:	2d00      	cmp	r5, #0
 800e8c0:	daf5      	bge.n	800e8ae <USB_DevInit+0x19a>
      if (i == 0U)
 800e8c2:	b112      	cbz	r2, 800e8ca <USB_DevInit+0x1b6>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e8c4:	f8c3 8000 	str.w	r8, [r3]
 800e8c8:	e7f2      	b.n	800e8b0 <USB_DevInit+0x19c>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e8ca:	f8c3 9000 	str.w	r9, [r3]
 800e8ce:	e7ef      	b.n	800e8b0 <USB_DevInit+0x19c>
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e8d0:	6b83      	ldr	r3, [r0, #56]	; 0x38
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e8d2:	f500 6e00 	add.w	lr, r0, #2048	; 0x800
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e8d6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e8da:	6383      	str	r3, [r0, #56]	; 0x38
 800e8dc:	e759      	b.n	800e792 <USB_DevInit+0x7e>
  count = 0U;
 800e8de:	2300      	movs	r3, #0
    if (count > 200000U)
 800e8e0:	4a1a      	ldr	r2, [pc, #104]	; (800e94c <USB_DevInit+0x238>)
  count = 0U;
 800e8e2:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e8e4:	2310      	movs	r3, #16
 800e8e6:	f8cc 3010 	str.w	r3, [ip, #16]
 800e8ea:	e004      	b.n	800e8f6 <USB_DevInit+0x1e2>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e8ec:	f8dc 3010 	ldr.w	r3, [ip, #16]
 800e8f0:	06db      	lsls	r3, r3, #27
 800e8f2:	f57f af7e 	bpl.w	800e7f2 <USB_DevInit+0xde>
    count++;
 800e8f6:	9b01      	ldr	r3, [sp, #4]
 800e8f8:	3301      	adds	r3, #1
 800e8fa:	9301      	str	r3, [sp, #4]
    if (count > 200000U)
 800e8fc:	9b01      	ldr	r3, [sp, #4]
 800e8fe:	4293      	cmp	r3, r2
 800e900:	d9f4      	bls.n	800e8ec <USB_DevInit+0x1d8>
 800e902:	e775      	b.n	800e7f0 <USB_DevInit+0xdc>
  count = 0U;
 800e904:	2300      	movs	r3, #0
    if (count > 200000U)
 800e906:	4a11      	ldr	r2, [pc, #68]	; (800e94c <USB_DevInit+0x238>)
  count = 0U;
 800e908:	9300      	str	r3, [sp, #0]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e90a:	f44f 6384 	mov.w	r3, #1056	; 0x420
 800e90e:	f8cc 3010 	str.w	r3, [ip, #16]
 800e912:	e005      	b.n	800e920 <USB_DevInit+0x20c>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e914:	f8dc 0010 	ldr.w	r0, [ip, #16]
 800e918:	f010 0020 	ands.w	r0, r0, #32
 800e91c:	f43f af5a 	beq.w	800e7d4 <USB_DevInit+0xc0>
    count++;
 800e920:	9b00      	ldr	r3, [sp, #0]
 800e922:	3301      	adds	r3, #1
 800e924:	9300      	str	r3, [sp, #0]
    if (count > 200000U)
 800e926:	9b00      	ldr	r3, [sp, #0]
 800e928:	4293      	cmp	r3, r2
 800e92a:	d9f3      	bls.n	800e914 <USB_DevInit+0x200>
 800e92c:	e751      	b.n	800e7d2 <USB_DevInit+0xbe>
    if (cfg.speed == USBD_HS_SPEED)
 800e92e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e930:	b923      	cbnz	r3, 800e93c <USB_DevInit+0x228>
  USBx_DEVICE->DCFG |= speed;
 800e932:	f8de 3000 	ldr.w	r3, [lr]
 800e936:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800e93a:	e73b      	b.n	800e7b4 <USB_DevInit+0xa0>
  USBx_DEVICE->DCFG |= speed;
 800e93c:	f8de 3000 	ldr.w	r3, [lr]
 800e940:	f043 0301 	orr.w	r3, r3, #1
 800e944:	f8ce 3000 	str.w	r3, [lr]
  return HAL_OK;
 800e948:	e734      	b.n	800e7b4 <USB_DevInit+0xa0>
 800e94a:	bf00      	nop
 800e94c:	00030d40 	.word	0x00030d40
 800e950:	803c3800 	.word	0x803c3800
 800e954:	40000004 	.word	0x40000004

0800e958 <USB_DevDisconnect>:
{
 800e958:	4603      	mov	r3, r0
}
 800e95a:	2000      	movs	r0, #0
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e95c:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e960:	f503 6100 	add.w	r1, r3, #2048	; 0x800
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e964:	f022 0203 	bic.w	r2, r2, #3
 800e968:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e96c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 800e970:	f043 0302 	orr.w	r3, r3, #2
 800e974:	604b      	str	r3, [r1, #4]
}
 800e976:	4770      	bx	lr

0800e978 <audiod_tx_done_cb.constprop.0>:
// This function is called once a transmit of an audio packet was successfully completed. Here, we encode samples and place it in IN EP's buffer for next transmission.
// If you prefer your own (more efficient) implementation suiting your purpose set CFG_TUD_AUDIO_ENABLE_ENCODING = 0 and use tud_audio_n_write.

// n_bytes_copied - Informs caller how many bytes were loaded. In case n_bytes_copied = 0, a ZLP is scheduled to inform host no data is available for current frame.
#if CFG_TUD_AUDIO_ENABLE_EP_IN
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e978:	b5f0      	push	{r4, r5, r6, r7, lr}
{
  uint8_t idxItf;
  uint8_t const *dummy2;

  uint8_t idx_audio_fct = audiod_get_audio_fct_idx(audio);
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e97a:	4c2a      	ldr	r4, [pc, #168]	; (800ea24 <audiod_tx_done_cb.constprop.0+0xac>)
static bool audiod_tx_done_cb(uint8_t rhport, audiod_function_t * audio)
 800e97c:	b083      	sub	sp, #12
// This helper function finds for a given audio function and AS interface number the index of the attached driver structure, the index of the interface in the audio function
// (e.g. the std. AS interface with interface number 15 is the first AS interface for the given audio function and thus gets index zero), and
// finally a pointer to the std. AS interface, where the pointer always points to the first alternate setting i.e. alternate interface zero.
static bool audiod_get_AS_interface_index(uint8_t itf, audiod_function_t * audio, uint8_t *idxItf, uint8_t const **pp_desc_int)
{
  if (audio->p_desc)
 800e97e:	6863      	ldr	r3, [r4, #4]
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e980:	f894 e00c 	ldrb.w	lr, [r4, #12]
  if (audio->p_desc)
 800e984:	b303      	cbz	r3, 800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
  {
    // Get pointer at end
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800e986:	f8b4 c012 	ldrh.w	ip, [r4, #18]

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 800e98a:	781a      	ldrb	r2, [r3, #0]
 800e98c:	f1ac 0c08 	sub.w	ip, ip, #8
 800e990:	449c      	add	ip, r3
 800e992:	4413      	add	r3, r2

    // Advance past AC descriptors
    uint8_t const *p_desc = tu_desc_next(audio->p_desc);
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800e994:	88da      	ldrh	r2, [r3, #6]
 800e996:	4413      	add	r3, r2

    uint8_t tmp = 0;
    while (p_desc < p_desc_end)
 800e998:	459c      	cmp	ip, r3
 800e99a:	d915      	bls.n	800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
 800e99c:	4605      	mov	r5, r0
    uint8_t tmp = 0;
 800e99e:	2600      	movs	r6, #0
 800e9a0:	e003      	b.n	800e9aa <audiod_tx_done_cb.constprop.0+0x32>
 800e9a2:	781a      	ldrb	r2, [r3, #0]
 800e9a4:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e9a6:	459c      	cmp	ip, r3
 800e9a8:	d90e      	bls.n	800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
    {
      // We assume the number of alternate settings is increasing thus we return the index of alternate setting zero!
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e9aa:	785a      	ldrb	r2, [r3, #1]
 800e9ac:	2a04      	cmp	r2, #4
 800e9ae:	d1f8      	bne.n	800e9a2 <audiod_tx_done_cb.constprop.0+0x2a>
 800e9b0:	78d9      	ldrb	r1, [r3, #3]
          *idxItf = tmp;
          *pp_desc_int = p_desc;
          return true;
        }
        // Increase index, bytes read, and pointer
        tmp++;
 800e9b2:	1c72      	adds	r2, r6, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800e9b4:	2900      	cmp	r1, #0
 800e9b6:	d1f4      	bne.n	800e9a2 <audiod_tx_done_cb.constprop.0+0x2a>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800e9b8:	7898      	ldrb	r0, [r3, #2]
 800e9ba:	4570      	cmp	r0, lr
 800e9bc:	d007      	beq.n	800e9ce <audiod_tx_done_cb.constprop.0+0x56>
        tmp++;
 800e9be:	b2d6      	uxtb	r6, r2
 800e9c0:	781a      	ldrb	r2, [r3, #0]
 800e9c2:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800e9c4:	459c      	cmp	ip, r3
 800e9c6:	d8f0      	bhi.n	800e9aa <audiod_tx_done_cb.constprop.0+0x32>
  TU_VERIFY(audiod_get_AS_interface_index(audio->ep_in_as_intf_num, audio, &idxItf, &dummy2));
 800e9c8:	2000      	movs	r0, #0
}
 800e9ca:	b003      	add	sp, #12
 800e9cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (audio->alt_setting[idxItf] == 0) return false;
 800e9ce:	69e3      	ldr	r3, [r4, #28]
 800e9d0:	5d9b      	ldrb	r3, [r3, r6]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d0f8      	beq.n	800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_pre_load_cb) TU_VERIFY(tud_audio_tx_done_pre_load_cb(rhport, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800e9d6:	4a14      	ldr	r2, [pc, #80]	; (800ea28 <audiod_tx_done_cb.constprop.0+0xb0>)
 800e9d8:	b12a      	cbz	r2, 800e9e6 <audiod_tx_done_cb.constprop.0+0x6e>
 800e9da:	7a22      	ldrb	r2, [r4, #8]
 800e9dc:	4628      	mov	r0, r5
 800e9de:	f7f6 f849 	bl	8004a74 <tud_audio_tx_done_pre_load_cb>
 800e9e2:	2800      	cmp	r0, #0
 800e9e4:	d0f0      	beq.n	800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
  n_bytes_tx = tu_min16(tu_fifo_count(&audio->ep_in_ff), audio->ep_in_sz);      // Limit up to max packet size, more can not be done for ISO
 800e9e6:	4811      	ldr	r0, [pc, #68]	; (800ea2c <audiod_tx_done_cb.constprop.0+0xb4>)
 800e9e8:	f000 feb0 	bl	800f74c <tu_fifo_count>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos));               }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800e9ec:	8967      	ldrh	r7, [r4, #10]
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_in, &audio->ep_in_ff, n_bytes_tx));
 800e9ee:	4a0f      	ldr	r2, [pc, #60]	; (800ea2c <audiod_tx_done_cb.constprop.0+0xb4>)
 800e9f0:	42b8      	cmp	r0, r7
 800e9f2:	7a21      	ldrb	r1, [r4, #8]
 800e9f4:	bf28      	it	cs
 800e9f6:	4638      	movcs	r0, r7
 800e9f8:	b287      	uxth	r7, r0
 800e9fa:	4628      	mov	r0, r5
 800e9fc:	463b      	mov	r3, r7
 800e9fe:	f002 f8cf 	bl	8010ba0 <usbd_edpt_xfer_fifo>
 800ea02:	2800      	cmp	r0, #0
 800ea04:	d0e0      	beq.n	800e9c8 <audiod_tx_done_cb.constprop.0+0x50>
  if (tud_audio_tx_done_post_load_cb) TU_VERIFY(tud_audio_tx_done_post_load_cb(rhport, n_bytes_tx, idx_audio_fct, audio->ep_in, audio->alt_setting[idxItf]));
 800ea06:	4b0a      	ldr	r3, [pc, #40]	; (800ea30 <audiod_tx_done_cb.constprop.0+0xb8>)
 800ea08:	2b00      	cmp	r3, #0
 800ea0a:	d0de      	beq.n	800e9ca <audiod_tx_done_cb.constprop.0+0x52>
 800ea0c:	69e2      	ldr	r2, [r4, #28]
 800ea0e:	4639      	mov	r1, r7
 800ea10:	7a23      	ldrb	r3, [r4, #8]
 800ea12:	4628      	mov	r0, r5
 800ea14:	5d94      	ldrb	r4, [r2, r6]
 800ea16:	2200      	movs	r2, #0
 800ea18:	9400      	str	r4, [sp, #0]
 800ea1a:	f7f6 f82d 	bl	8004a78 <tud_audio_tx_done_post_load_cb>
}
 800ea1e:	b003      	add	sp, #12
 800ea20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea22:	bf00      	nop
 800ea24:	2400c7a0 	.word	0x2400c7a0
 800ea28:	08004a75 	.word	0x08004a75
 800ea2c:	2400c7cc 	.word	0x2400c7cc
 800ea30:	08004a79 	.word	0x08004a79

0800ea34 <tud_audio_n_read>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800ea34:	b928      	cbnz	r0, 800ea42 <tud_audio_n_read+0xe>
 800ea36:	4804      	ldr	r0, [pc, #16]	; (800ea48 <tud_audio_n_read+0x14>)
 800ea38:	6843      	ldr	r3, [r0, #4]
 800ea3a:	b113      	cbz	r3, 800ea42 <tud_audio_n_read+0xe>
  return tu_fifo_read_n(&_audiod_fct[func_id].ep_out_ff, buffer, bufsize);
 800ea3c:	3020      	adds	r0, #32
 800ea3e:	f000 bf01 	b.w	800f844 <tu_fifo_read_n>
}
 800ea42:	2000      	movs	r0, #0
 800ea44:	4770      	bx	lr
 800ea46:	bf00      	nop
 800ea48:	2400c7a0 	.word	0x2400c7a0

0800ea4c <tud_audio_n_write>:
  TU_VERIFY(func_id < CFG_TUD_AUDIO && _audiod_fct[func_id].p_desc != NULL);
 800ea4c:	b928      	cbnz	r0, 800ea5a <tud_audio_n_write+0xe>
 800ea4e:	4804      	ldr	r0, [pc, #16]	; (800ea60 <tud_audio_n_write+0x14>)
 800ea50:	6843      	ldr	r3, [r0, #4]
 800ea52:	b113      	cbz	r3, 800ea5a <tud_audio_n_write+0xe>
  return tu_fifo_write_n(&_audiod_fct[func_id].ep_in_ff, data, len);
 800ea54:	302c      	adds	r0, #44	; 0x2c
 800ea56:	f001 b84b 	b.w	800faf0 <tu_fifo_write_n>
}
 800ea5a:	2000      	movs	r0, #0
 800ea5c:	4770      	bx	lr
 800ea5e:	bf00      	nop
 800ea60:	2400c7a0 	.word	0x2400c7a0

0800ea64 <audiod_init>:
{
 800ea64:	b530      	push	{r4, r5, lr}
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800ea66:	4c11      	ldr	r4, [pc, #68]	; (800eaac <audiod_init+0x48>)
{
 800ea68:	b083      	sub	sp, #12
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800ea6a:	2238      	movs	r2, #56	; 0x38
 800ea6c:	2100      	movs	r1, #0
 800ea6e:	4620      	mov	r0, r4
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800ea70:	2501      	movs	r5, #1
  tu_memclr(_audiod_fct, sizeof(_audiod_fct));
 800ea72:	f004 f904 	bl	8012c7e <memset>
        audio->ctrl_buf = ctrl_buf_1;
 800ea76:	4a0e      	ldr	r2, [pc, #56]	; (800eab0 <audiod_init+0x4c>)
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800ea78:	2340      	movs	r3, #64	; 0x40
        audio->alt_setting = alt_setting_1;
 800ea7a:	490e      	ldr	r1, [pc, #56]	; (800eab4 <audiod_init+0x50>)
        audio->ctrl_buf = ctrl_buf_1;
 800ea7c:	6162      	str	r2, [r4, #20]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800ea7e:	f104 002c 	add.w	r0, r4, #44	; 0x2c
        audio->ctrl_buf_sz = CFG_TUD_AUDIO_FUNC_1_CTRL_BUF_SZ;
 800ea82:	7623      	strb	r3, [r4, #24]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800ea84:	f44f 7242 	mov.w	r2, #776	; 0x308
 800ea88:	462b      	mov	r3, r5
        audio->alt_setting = alt_setting_1;
 800ea8a:	61e1      	str	r1, [r4, #28]
        tu_fifo_config(&audio->ep_in_ff, audio_ep_in_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_IN_SW_BUF_SZ, 1, true);
 800ea8c:	9500      	str	r5, [sp, #0]
 800ea8e:	490a      	ldr	r1, [pc, #40]	; (800eab8 <audiod_init+0x54>)
 800ea90:	f000 fe42 	bl	800f718 <tu_fifo_config>
        tu_fifo_config(&audio->ep_out_ff, audio_ep_out_sw_buf_1, CFG_TUD_AUDIO_FUNC_1_EP_OUT_SW_BUF_SZ, 1, true);
 800ea94:	462b      	mov	r3, r5
 800ea96:	f44f 62c2 	mov.w	r2, #1552	; 0x610
 800ea9a:	4908      	ldr	r1, [pc, #32]	; (800eabc <audiod_init+0x58>)
 800ea9c:	f104 0020 	add.w	r0, r4, #32
 800eaa0:	9500      	str	r5, [sp, #0]
 800eaa2:	f000 fe39 	bl	800f718 <tu_fifo_config>
}
 800eaa6:	b003      	add	sp, #12
 800eaa8:	bd30      	pop	{r4, r5, pc}
 800eaaa:	bf00      	nop
 800eaac:	2400c7a0 	.word	0x2400c7a0
 800eab0:	2400d0f4 	.word	0x2400d0f4
 800eab4:	2400c7d8 	.word	0x2400c7d8
 800eab8:	2400c7dc 	.word	0x2400c7dc
 800eabc:	2400cae4 	.word	0x2400cae4

0800eac0 <audiod_reset>:
{
 800eac0:	b510      	push	{r4, lr}
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800eac2:	4c08      	ldr	r4, [pc, #32]	; (800eae4 <audiod_reset+0x24>)
 800eac4:	2300      	movs	r3, #0
    tu_fifo_clear(&audio->ep_in_ff);
 800eac6:	f104 002c 	add.w	r0, r4, #44	; 0x2c
    tu_memclr(audio, ITF_MEM_RESET_SIZE);
 800eaca:	6123      	str	r3, [r4, #16]
 800eacc:	e9c4 3300 	strd	r3, r3, [r4]
 800ead0:	e9c4 3302 	strd	r3, r3, [r4, #8]
    tu_fifo_clear(&audio->ep_in_ff);
 800ead4:	f001 f9a6 	bl	800fe24 <tu_fifo_clear>
    tu_fifo_clear(&audio->ep_out_ff);
 800ead8:	f104 0020 	add.w	r0, r4, #32
}
 800eadc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_clear(&audio->ep_out_ff);
 800eae0:	f001 b9a0 	b.w	800fe24 <tu_fifo_clear>
 800eae4:	2400c7a0 	.word	0x2400c7a0

0800eae8 <audiod_open>:
  TU_VERIFY ( TUSB_CLASS_AUDIO  == itf_desc->bInterfaceClass &&
 800eae8:	794a      	ldrb	r2, [r1, #5]
 800eaea:	2a01      	cmp	r2, #1
 800eaec:	d102      	bne.n	800eaf4 <audiod_open+0xc>
 800eaee:	798a      	ldrb	r2, [r1, #6]
 800eaf0:	2a01      	cmp	r2, #1
 800eaf2:	d001      	beq.n	800eaf8 <audiod_open+0x10>
 800eaf4:	2000      	movs	r0, #0
}
 800eaf6:	4770      	bx	lr
  TU_VERIFY(itf_desc->bInterfaceProtocol == AUDIO_INT_PROTOCOL_CODE_V2);
 800eaf8:	79ca      	ldrb	r2, [r1, #7]
 800eafa:	2a20      	cmp	r2, #32
 800eafc:	d1fa      	bne.n	800eaf4 <audiod_open+0xc>
  if (itf_desc->bNumEndpoints == 1) // 0 or 1 EPs are allowed
 800eafe:	790a      	ldrb	r2, [r1, #4]
 800eb00:	2a01      	cmp	r2, #1
 800eb02:	d0f7      	beq.n	800eaf4 <audiod_open+0xc>
  TU_VERIFY(itf_desc->bAlternateSetting == 0);
 800eb04:	78ca      	ldrb	r2, [r1, #3]
 800eb06:	2a00      	cmp	r2, #0
 800eb08:	d1f4      	bne.n	800eaf4 <audiod_open+0xc>
    if (!_audiod_fct[i].p_desc)
 800eb0a:	4603      	mov	r3, r0
{
 800eb0c:	b410      	push	{r4}
    if (!_audiod_fct[i].p_desc)
 800eb0e:	4c0b      	ldr	r4, [pc, #44]	; (800eb3c <audiod_open+0x54>)
 800eb10:	6860      	ldr	r0, [r4, #4]
 800eb12:	b948      	cbnz	r0, 800eb28 <audiod_open+0x40>
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800eb14:	f44f 729c 	mov.w	r2, #312	; 0x138
  return drv_len;
 800eb18:	f44f 7098 	mov.w	r0, #304	; 0x130
      _audiod_fct[i].p_desc = (uint8_t const *)itf_desc;    // Save pointer to AC descriptor which is by specification always the first one
 800eb1c:	6061      	str	r1, [r4, #4]
      _audiod_fct[i].rhport = rhport;
 800eb1e:	7023      	strb	r3, [r4, #0]
          _audiod_fct[i].desc_length = CFG_TUD_AUDIO_FUNC_1_DESC_LEN;
 800eb20:	8262      	strh	r2, [r4, #18]
}
 800eb22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eb26:	4770      	bx	lr
  TU_ASSERT( i < CFG_TUD_AUDIO );
 800eb28:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800eb2c:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800eb30:	f010 0001 	ands.w	r0, r0, #1
 800eb34:	d0f5      	beq.n	800eb22 <audiod_open+0x3a>
 800eb36:	be00      	bkpt	0x0000
 800eb38:	4610      	mov	r0, r2
 800eb3a:	e7f2      	b.n	800eb22 <audiod_open+0x3a>
 800eb3c:	2400c7a0 	.word	0x2400c7a0

0800eb40 <audiod_control_xfer_cb>:
  if ( stage == CONTROL_STAGE_SETUP )
 800eb40:	2901      	cmp	r1, #1
{
 800eb42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb46:	4605      	mov	r5, r0
 800eb48:	b083      	sub	sp, #12
 800eb4a:	4614      	mov	r4, r2
  if ( stage == CONTROL_STAGE_SETUP )
 800eb4c:	d006      	beq.n	800eb5c <audiod_control_xfer_cb+0x1c>
  else if ( stage == CONTROL_STAGE_DATA )
 800eb4e:	2902      	cmp	r1, #2
 800eb50:	d043      	beq.n	800ebda <audiod_control_xfer_cb+0x9a>
  return true;
 800eb52:	2301      	movs	r3, #1
}
 800eb54:	4618      	mov	r0, r3
 800eb56:	b003      	add	sp, #12
 800eb58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD)
 800eb5c:	7810      	ldrb	r0, [r2, #0]
 800eb5e:	f010 0860 	ands.w	r8, r0, #96	; 0x60
 800eb62:	d12b      	bne.n	800ebbc <audiod_control_xfer_cb+0x7c>
    switch (p_request->bRequest)
 800eb64:	7853      	ldrb	r3, [r2, #1]
 800eb66:	2b0a      	cmp	r3, #10
 800eb68:	f000 8092 	beq.w	800ec90 <audiod_control_xfer_cb+0x150>
 800eb6c:	2b0b      	cmp	r3, #11
 800eb6e:	d128      	bne.n	800ebc2 <audiod_control_xfer_cb+0x82>
  if (audio->p_desc)
 800eb70:	4f9e      	ldr	r7, [pc, #632]	; (800edec <audiod_control_xfer_cb+0x2ac>)
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800eb72:	f8b2 a004 	ldrh.w	sl, [r2, #4]
  uint8_t const alt = tu_u16_low(p_request->wValue);
 800eb76:	f8b2 b002 	ldrh.w	fp, [r2, #2]
  if (audio->p_desc)
 800eb7a:	687a      	ldr	r2, [r7, #4]
 800eb7c:	b342      	cbz	r2, 800ebd0 <audiod_control_xfer_cb+0x90>
 800eb7e:	7816      	ldrb	r6, [r2, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800eb80:	8a7b      	ldrh	r3, [r7, #18]
 800eb82:	4416      	add	r6, r2
 800eb84:	3b08      	subs	r3, #8
 800eb86:	441a      	add	r2, r3
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800eb88:	88f3      	ldrh	r3, [r6, #6]
 800eb8a:	441e      	add	r6, r3
    while (p_desc < p_desc_end)
 800eb8c:	42b2      	cmp	r2, r6
 800eb8e:	d91f      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800eb90:	fa5f fa8a 	uxtb.w	sl, sl
 800eb94:	e003      	b.n	800eb9e <audiod_control_xfer_cb+0x5e>
 800eb96:	7833      	ldrb	r3, [r6, #0]
 800eb98:	441e      	add	r6, r3
 800eb9a:	42b2      	cmp	r2, r6
 800eb9c:	d918      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800eb9e:	7873      	ldrb	r3, [r6, #1]
 800eba0:	2b04      	cmp	r3, #4
 800eba2:	d1f8      	bne.n	800eb96 <audiod_control_xfer_cb+0x56>
 800eba4:	78f3      	ldrb	r3, [r6, #3]
        tmp++;
 800eba6:	f108 0101 	add.w	r1, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d1f3      	bne.n	800eb96 <audiod_control_xfer_cb+0x56>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800ebae:	78b0      	ldrb	r0, [r6, #2]
 800ebb0:	4550      	cmp	r0, sl
 800ebb2:	f000 808f 	beq.w	800ecd4 <audiod_control_xfer_cb+0x194>
        tmp++;
 800ebb6:	fa5f f881 	uxtb.w	r8, r1
 800ebba:	e7ec      	b.n	800eb96 <audiod_control_xfer_cb+0x56>
  if (p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS)
 800ebbc:	f1b8 0f20 	cmp.w	r8, #32
 800ebc0:	d03a      	beq.n	800ec38 <audiod_control_xfer_cb+0xf8>
      default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800ebc2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ebc6:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800ebca:	07d8      	lsls	r0, r3, #31
 800ebcc:	d500      	bpl.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ebce:	be00      	bkpt	0x0000
 800ebd0:	2300      	movs	r3, #0
}
 800ebd2:	4618      	mov	r0, r3
 800ebd4:	b003      	add	sp, #12
 800ebd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if(p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS && p_request->bmRequestType_bit.direction == TUSB_DIR_OUT)
 800ebda:	7813      	ldrb	r3, [r2, #0]
 800ebdc:	f003 02e0 	and.w	r2, r3, #224	; 0xe0
 800ebe0:	2a20      	cmp	r2, #32
 800ebe2:	d1b6      	bne.n	800eb52 <audiod_control_xfer_cb+0x12>
    switch (p_request->bmRequestType_bit.recipient)
 800ebe4:	f003 031f 	and.w	r3, r3, #31
 800ebe8:	2b01      	cmp	r3, #1
 800ebea:	f000 80d3 	beq.w	800ed94 <audiod_control_xfer_cb+0x254>
 800ebee:	2b02      	cmp	r3, #2
 800ebf0:	d1e7      	bne.n	800ebc2 <audiod_control_xfer_cb+0x82>
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800ebf2:	88a0      	ldrh	r0, [r4, #4]
        if (tud_audio_set_req_ep_cb)
 800ebf4:	4b7e      	ldr	r3, [pc, #504]	; (800edf0 <audiod_control_xfer_cb+0x2b0>)
        uint8_t ep = TU_U16_LOW(p_request->wIndex);
 800ebf6:	b2c0      	uxtb	r0, r0
        if (tud_audio_set_req_ep_cb)
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d0e9      	beq.n	800ebd0 <audiod_control_xfer_cb+0x90>
static bool audiod_verify_ep_exists(uint8_t ep, uint8_t *func_id)
{
  uint8_t i;
  for (i = 0; i < CFG_TUD_AUDIO; i++)
  {
    if (_audiod_fct[i].p_desc)
 800ebfc:	4f7b      	ldr	r7, [pc, #492]	; (800edec <audiod_control_xfer_cb+0x2ac>)
 800ebfe:	6879      	ldr	r1, [r7, #4]
 800ec00:	2900      	cmp	r1, #0
 800ec02:	d0e5      	beq.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ec04:	780b      	ldrb	r3, [r1, #0]
    {
      // Get pointer at end
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800ec06:	8a7a      	ldrh	r2, [r7, #18]
 800ec08:	440b      	add	r3, r1
 800ec0a:	4411      	add	r1, r2

      // Advance past AC descriptors - EP we look for are streaming EPs
      uint8_t const *p_desc = tu_desc_next(_audiod_fct[i].p_desc);
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800ec0c:	88da      	ldrh	r2, [r3, #6]
 800ec0e:	4413      	add	r3, r2

      while (p_desc < p_desc_end)
 800ec10:	4299      	cmp	r1, r3
 800ec12:	d804      	bhi.n	800ec1e <audiod_control_xfer_cb+0xde>
 800ec14:	e7dc      	b.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ec16:	781a      	ldrb	r2, [r3, #0]
 800ec18:	4413      	add	r3, r2
 800ec1a:	4299      	cmp	r1, r3
 800ec1c:	d9d8      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
      {
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800ec1e:	785a      	ldrb	r2, [r3, #1]
 800ec20:	2a05      	cmp	r2, #5
 800ec22:	d1f8      	bne.n	800ec16 <audiod_control_xfer_cb+0xd6>
 800ec24:	789a      	ldrb	r2, [r3, #2]
 800ec26:	4282      	cmp	r2, r0
 800ec28:	d1f5      	bne.n	800ec16 <audiod_control_xfer_cb+0xd6>
          return tud_audio_set_req_ep_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800ec2a:	697a      	ldr	r2, [r7, #20]
 800ec2c:	4621      	mov	r1, r4
 800ec2e:	4628      	mov	r0, r5
 800ec30:	f3af 8000 	nop.w
 800ec34:	4603      	mov	r3, r0
 800ec36:	e78d      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800ec38:	8893      	ldrh	r3, [r2, #4]
    switch (p_request->bmRequestType_bit.recipient)
 800ec3a:	f000 021f 	and.w	r2, r0, #31
 800ec3e:	2a01      	cmp	r2, #1
    uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800ec40:	b2de      	uxtb	r6, r3
    switch (p_request->bmRequestType_bit.recipient)
 800ec42:	f000 80ec 	beq.w	800ee1e <audiod_control_xfer_cb+0x2de>
 800ec46:	2a02      	cmp	r2, #2
 800ec48:	d1bb      	bne.n	800ebc2 <audiod_control_xfer_cb+0x82>
    if (_audiod_fct[i].p_desc)
 800ec4a:	4f68      	ldr	r7, [pc, #416]	; (800edec <audiod_control_xfer_cb+0x2ac>)
 800ec4c:	6879      	ldr	r1, [r7, #4]
 800ec4e:	2900      	cmp	r1, #0
 800ec50:	d0be      	beq.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ec52:	780b      	ldrb	r3, [r1, #0]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800ec54:	8a7a      	ldrh	r2, [r7, #18]
 800ec56:	440b      	add	r3, r1
 800ec58:	4411      	add	r1, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800ec5a:	88da      	ldrh	r2, [r3, #6]
 800ec5c:	4413      	add	r3, r2
      while (p_desc < p_desc_end)
 800ec5e:	4299      	cmp	r1, r3
 800ec60:	d804      	bhi.n	800ec6c <audiod_control_xfer_cb+0x12c>
 800ec62:	e7b5      	b.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ec64:	781a      	ldrb	r2, [r3, #0]
 800ec66:	4413      	add	r3, r2
 800ec68:	4299      	cmp	r1, r3
 800ec6a:	d9b1      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800ec6c:	785a      	ldrb	r2, [r3, #1]
 800ec6e:	2a05      	cmp	r2, #5
 800ec70:	d1f8      	bne.n	800ec64 <audiod_control_xfer_cb+0x124>
 800ec72:	789a      	ldrb	r2, [r3, #2]
 800ec74:	42b2      	cmp	r2, r6
 800ec76:	d1f5      	bne.n	800ec64 <audiod_control_xfer_cb+0x124>
        if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800ec78:	0603      	lsls	r3, r0, #24
 800ec7a:	f100 816f 	bmi.w	800ef5c <audiod_control_xfer_cb+0x41c>
    TU_VERIFY(tud_control_xfer(rhport, p_request, _audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz));
 800ec7e:	7e3b      	ldrb	r3, [r7, #24]
 800ec80:	4621      	mov	r1, r4
 800ec82:	697a      	ldr	r2, [r7, #20]
 800ec84:	4628      	mov	r0, r5
}
 800ec86:	b003      	add	sp, #12
 800ec88:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800ec8c:	f002 b82a 	b.w	8010ce4 <tud_control_xfer>
  if (audio->p_desc)
 800ec90:	4f56      	ldr	r7, [pc, #344]	; (800edec <audiod_control_xfer_cb+0x2ac>)
  uint8_t const itf = tu_u16_low(p_request->wIndex);
 800ec92:	8896      	ldrh	r6, [r2, #4]
  if (audio->p_desc)
 800ec94:	6879      	ldr	r1, [r7, #4]
 800ec96:	2900      	cmp	r1, #0
 800ec98:	d09a      	beq.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ec9a:	780b      	ldrb	r3, [r1, #0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ec9c:	8a7a      	ldrh	r2, [r7, #18]
 800ec9e:	440b      	add	r3, r1
 800eca0:	3a08      	subs	r2, #8
 800eca2:	4411      	add	r1, r2
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800eca4:	88da      	ldrh	r2, [r3, #6]
 800eca6:	4413      	add	r3, r2
    while (p_desc < p_desc_end)
 800eca8:	4299      	cmp	r1, r3
 800ecaa:	d991      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ecac:	b2f6      	uxtb	r6, r6
 800ecae:	e003      	b.n	800ecb8 <audiod_control_xfer_cb+0x178>
 800ecb0:	781a      	ldrb	r2, [r3, #0]
 800ecb2:	4413      	add	r3, r2
 800ecb4:	4299      	cmp	r1, r3
 800ecb6:	d98b      	bls.n	800ebd0 <audiod_control_xfer_cb+0x90>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800ecb8:	785a      	ldrb	r2, [r3, #1]
 800ecba:	2a04      	cmp	r2, #4
 800ecbc:	d1f8      	bne.n	800ecb0 <audiod_control_xfer_cb+0x170>
 800ecbe:	78da      	ldrb	r2, [r3, #3]
        tmp++;
 800ecc0:	f108 0001 	add.w	r0, r8, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800ecc4:	2a00      	cmp	r2, #0
 800ecc6:	d1f3      	bne.n	800ecb0 <audiod_control_xfer_cb+0x170>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800ecc8:	789a      	ldrb	r2, [r3, #2]
 800ecca:	42b2      	cmp	r2, r6
 800eccc:	d05c      	beq.n	800ed88 <audiod_control_xfer_cb+0x248>
        tmp++;
 800ecce:	fa5f f880 	uxtb.w	r8, r0
 800ecd2:	e7ed      	b.n	800ecb0 <audiod_control_xfer_cb+0x170>
  if (audio->ep_in_as_intf_num == itf)
 800ecd4:	4699      	mov	r9, r3
 800ecd6:	7b3b      	ldrb	r3, [r7, #12]
 800ecd8:	4553      	cmp	r3, sl
 800ecda:	f000 8115 	beq.w	800ef08 <audiod_control_xfer_cb+0x3c8>
  if (audio->ep_out_as_intf_num == itf)
 800ecde:	7c3b      	ldrb	r3, [r7, #16]
 800ece0:	4553      	cmp	r3, sl
 800ece2:	f000 8126 	beq.w	800ef32 <audiod_control_xfer_cb+0x3f2>
  audio->alt_setting[idxItf] = alt;
 800ece6:	69fb      	ldr	r3, [r7, #28]
 800ece8:	fa5f fb8b 	uxtb.w	fp, fp
 800ecec:	f803 b008 	strb.w	fp, [r3, r8]
  uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ecf0:	8a7b      	ldrh	r3, [r7, #18]
 800ecf2:	687a      	ldr	r2, [r7, #4]
 800ecf4:	3b08      	subs	r3, #8
 800ecf6:	eb02 0803 	add.w	r8, r2, r3
  while (p_desc < p_desc_end)
 800ecfa:	45b0      	cmp	r8, r6
 800ecfc:	d805      	bhi.n	800ed0a <audiod_control_xfer_cb+0x1ca>
 800ecfe:	e088      	b.n	800ee12 <audiod_control_xfer_cb+0x2d2>
 800ed00:	7833      	ldrb	r3, [r6, #0]
 800ed02:	441e      	add	r6, r3
 800ed04:	45b0      	cmp	r8, r6
 800ed06:	f240 8084 	bls.w	800ee12 <audiod_control_xfer_cb+0x2d2>
    if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == alt)
 800ed0a:	7873      	ldrb	r3, [r6, #1]
 800ed0c:	2b04      	cmp	r3, #4
 800ed0e:	d1f7      	bne.n	800ed00 <audiod_control_xfer_cb+0x1c0>
 800ed10:	78b3      	ldrb	r3, [r6, #2]
 800ed12:	4553      	cmp	r3, sl
 800ed14:	d1f4      	bne.n	800ed00 <audiod_control_xfer_cb+0x1c0>
 800ed16:	78f3      	ldrb	r3, [r6, #3]
 800ed18:	455b      	cmp	r3, fp
 800ed1a:	d1f1      	bne.n	800ed00 <audiod_control_xfer_cb+0x1c0>
      uint8_t foundEPs = 0, nEps = ((tusb_desc_interface_t const * )p_desc)->bNumEndpoints;
 800ed1c:	f896 b004 	ldrb.w	fp, [r6, #4]
      while (foundEPs < nEps && p_desc < p_desc_end)
 800ed20:	f1bb 0f00 	cmp.w	fp, #0
 800ed24:	d06c      	beq.n	800ee00 <audiod_control_xfer_cb+0x2c0>
 800ed26:	45b0      	cmp	r8, r6
 800ed28:	f67f af52 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800ed2c:	7833      	ldrb	r3, [r6, #0]
 800ed2e:	45cb      	cmp	fp, r9
 800ed30:	441e      	add	r6, r3
 800ed32:	d963      	bls.n	800edfc <audiod_control_xfer_cb+0x2bc>
 800ed34:	45b0      	cmp	r8, r6
 800ed36:	f67f af4b 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT)
 800ed3a:	7873      	ldrb	r3, [r6, #1]
 800ed3c:	2b05      	cmp	r3, #5
 800ed3e:	d1f5      	bne.n	800ed2c <audiod_control_xfer_cb+0x1ec>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ed40:	4631      	mov	r1, r6
 800ed42:	4628      	mov	r0, r5
 800ed44:	f001 feb4 	bl	8010ab0 <usbd_edpt_open>
 800ed48:	4603      	mov	r3, r0
          usbd_edpt_clear_stall(rhport, ep_addr);
 800ed4a:	4628      	mov	r0, r5
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ed4c:	2b00      	cmp	r3, #0
 800ed4e:	f000 8122 	beq.w	800ef96 <audiod_control_xfer_cb+0x456>
          uint8_t const ep_addr = desc_ep->bEndpointAddress;
 800ed52:	78b1      	ldrb	r1, [r6, #2]
          usbd_edpt_clear_stall(rhport, ep_addr);
 800ed54:	9101      	str	r1, [sp, #4]
 800ed56:	f001 ff5b 	bl	8010c10 <usbd_edpt_clear_stall>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800ed5a:	9901      	ldr	r1, [sp, #4]
 800ed5c:	09cb      	lsrs	r3, r1, #7
 800ed5e:	f040 8107 	bne.w	800ef70 <audiod_control_xfer_cb+0x430>
            audio->ep_out = ep_addr;
 800ed62:	7379      	strb	r1, [r7, #13]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800ed64:	4628      	mov	r0, r5
            audio->ep_out_as_intf_num = itf;
 800ed66:	f887 a010 	strb.w	sl, [r7, #16]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800ed6a:	88b3      	ldrh	r3, [r6, #4]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800ed6c:	4a21      	ldr	r2, [pc, #132]	; (800edf4 <audiod_control_xfer_cb+0x2b4>)
 800ed6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_out_sz = tu_edpt_packet_size(desc_ep);
 800ed72:	81fb      	strh	r3, [r7, #14]
            TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800ed74:	f001 ff14 	bl	8010ba0 <usbd_edpt_xfer_fifo>
 800ed78:	2800      	cmp	r0, #0
 800ed7a:	f43f af29 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
          foundEPs += 1;
 800ed7e:	f109 0901 	add.w	r9, r9, #1
 800ed82:	fa5f f989 	uxtb.w	r9, r9
 800ed86:	e7d1      	b.n	800ed2c <audiod_control_xfer_cb+0x1ec>
  TU_VERIFY(tud_control_xfer(rhport, p_request, &_audiod_fct[func_id].alt_setting[idxItf], 1));
 800ed88:	69fa      	ldr	r2, [r7, #28]
 800ed8a:	2301      	movs	r3, #1
 800ed8c:	4621      	mov	r1, r4
 800ed8e:	4628      	mov	r0, r5
 800ed90:	4442      	add	r2, r8
 800ed92:	e778      	b.n	800ec86 <audiod_control_xfer_cb+0x146>
        uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800ed94:	88a3      	ldrh	r3, [r4, #4]
 800ed96:	b2de      	uxtb	r6, r3
        if (entityID != 0)
 800ed98:	0a1b      	lsrs	r3, r3, #8
 800ed9a:	f000 8092 	beq.w	800eec2 <audiod_control_xfer_cb+0x382>
          if (tud_audio_set_req_entity_cb)
 800ed9e:	4a16      	ldr	r2, [pc, #88]	; (800edf8 <audiod_control_xfer_cb+0x2b8>)
 800eda0:	2a00      	cmp	r2, #0
 800eda2:	f43f af15 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800eda6:	4f11      	ldr	r7, [pc, #68]	; (800edec <audiod_control_xfer_cb+0x2ac>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800eda8:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800edaa:	6879      	ldr	r1, [r7, #4]
 800edac:	2900      	cmp	r1, #0
 800edae:	f43f af0f 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800edb2:	788b      	ldrb	r3, [r1, #2]
 800edb4:	42b3      	cmp	r3, r6
 800edb6:	f47f af0b 	bne.w	800ebd0 <audiod_control_xfer_cb+0x90>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800edba:	780b      	ldrb	r3, [r1, #0]
 800edbc:	18c8      	adds	r0, r1, r3
 800edbe:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800edc0:	88c1      	ldrh	r1, [r0, #6]
 800edc2:	4403      	add	r3, r0
 800edc4:	4408      	add	r0, r1
      while (p_desc < p_desc_end)
 800edc6:	4298      	cmp	r0, r3
 800edc8:	d805      	bhi.n	800edd6 <audiod_control_xfer_cb+0x296>
 800edca:	e701      	b.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800edcc:	7819      	ldrb	r1, [r3, #0]
 800edce:	440b      	add	r3, r1
 800edd0:	4298      	cmp	r0, r3
 800edd2:	f67f aefd 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800edd6:	78d9      	ldrb	r1, [r3, #3]
 800edd8:	4291      	cmp	r1, r2
 800edda:	d1f7      	bne.n	800edcc <audiod_control_xfer_cb+0x28c>
            return tud_audio_set_req_entity_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800eddc:	697a      	ldr	r2, [r7, #20]
 800edde:	4621      	mov	r1, r4
 800ede0:	4628      	mov	r0, r5
 800ede2:	f7f5 fdeb 	bl	80049bc <tud_audio_set_req_entity_cb>
 800ede6:	4603      	mov	r3, r0
 800ede8:	e6b4      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
 800edea:	bf00      	nop
 800edec:	2400c7a0 	.word	0x2400c7a0
 800edf0:	00000000 	.word	0x00000000
 800edf4:	2400c7c0 	.word	0x2400c7c0
 800edf8:	080049bd 	.word	0x080049bd
      TU_VERIFY(foundEPs == nEps);
 800edfc:	f47f aee8 	bne.w	800ebd0 <audiod_control_xfer_cb+0x90>
      if (tud_audio_set_itf_cb) TU_VERIFY(tud_audio_set_itf_cb(rhport, p_request));
 800ee00:	4b69      	ldr	r3, [pc, #420]	; (800efa8 <audiod_control_xfer_cb+0x468>)
 800ee02:	b133      	cbz	r3, 800ee12 <audiod_control_xfer_cb+0x2d2>
 800ee04:	4621      	mov	r1, r4
 800ee06:	4628      	mov	r0, r5
 800ee08:	f7f5 fe10 	bl	8004a2c <tud_audio_set_itf_cb>
 800ee0c:	2800      	cmp	r0, #0
 800ee0e:	f43f aedf 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
  tud_control_status(rhport, p_request);
 800ee12:	4621      	mov	r1, r4
 800ee14:	4628      	mov	r0, r5
 800ee16:	f001 ff4d 	bl	8010cb4 <tud_control_status>
  return true;
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	e69a      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
        if (entityID != 0)
 800ee1e:	0a1b      	lsrs	r3, r3, #8
 800ee20:	d027      	beq.n	800ee72 <audiod_control_xfer_cb+0x332>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ee22:	4f62      	ldr	r7, [pc, #392]	; (800efac <audiod_control_xfer_cb+0x46c>)
        uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800ee24:	b2da      	uxtb	r2, r3
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ee26:	6879      	ldr	r1, [r7, #4]
 800ee28:	2900      	cmp	r1, #0
 800ee2a:	f43f aed1 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800ee2e:	788b      	ldrb	r3, [r1, #2]
 800ee30:	42b3      	cmp	r3, r6
 800ee32:	f47f aecd 	bne.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800ee36:	780b      	ldrb	r3, [r1, #0]
 800ee38:	18ce      	adds	r6, r1, r3
 800ee3a:	5ccb      	ldrb	r3, [r1, r3]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800ee3c:	88f1      	ldrh	r1, [r6, #6]
 800ee3e:	4433      	add	r3, r6
 800ee40:	440e      	add	r6, r1
      while (p_desc < p_desc_end)
 800ee42:	429e      	cmp	r6, r3
 800ee44:	d805      	bhi.n	800ee52 <audiod_control_xfer_cb+0x312>
 800ee46:	e6c3      	b.n	800ebd0 <audiod_control_xfer_cb+0x90>
 800ee48:	7819      	ldrb	r1, [r3, #0]
 800ee4a:	440b      	add	r3, r1
 800ee4c:	429e      	cmp	r6, r3
 800ee4e:	f67f aebf 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800ee52:	78d9      	ldrb	r1, [r3, #3]
 800ee54:	4291      	cmp	r1, r2
 800ee56:	d1f7      	bne.n	800ee48 <audiod_control_xfer_cb+0x308>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800ee58:	0601      	lsls	r1, r0, #24
 800ee5a:	f57f af10 	bpl.w	800ec7e <audiod_control_xfer_cb+0x13e>
            if (tud_audio_get_req_entity_cb)
 800ee5e:	4b54      	ldr	r3, [pc, #336]	; (800efb0 <audiod_control_xfer_cb+0x470>)
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	f43f aeb5 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
              return tud_audio_get_req_entity_cb(rhport, p_request);
 800ee66:	4621      	mov	r1, r4
 800ee68:	4628      	mov	r0, r5
 800ee6a:	f7f5 fd15 	bl	8004898 <tud_audio_get_req_entity_cb>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	e670      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
    if (_audiod_fct[i].p_desc)
 800ee72:	4f4e      	ldr	r7, [pc, #312]	; (800efac <audiod_control_xfer_cb+0x46c>)
 800ee74:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ee78:	f1bc 0f00 	cmp.w	ip, #0
 800ee7c:	f43f aea8 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800ee80:	8a79      	ldrh	r1, [r7, #18]
 800ee82:	3908      	subs	r1, #8
 800ee84:	4461      	add	r1, ip
      while (p_desc < p_desc_end)
 800ee86:	458c      	cmp	ip, r1
 800ee88:	f4bf aea2 	bcs.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800ee8c:	4663      	mov	r3, ip
 800ee8e:	e004      	b.n	800ee9a <audiod_control_xfer_cb+0x35a>
 800ee90:	781a      	ldrb	r2, [r3, #0]
 800ee92:	4413      	add	r3, r2
 800ee94:	4299      	cmp	r1, r3
 800ee96:	f67f ae9b 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800ee9a:	785a      	ldrb	r2, [r3, #1]
 800ee9c:	2a04      	cmp	r2, #4
 800ee9e:	d1f7      	bne.n	800ee90 <audiod_control_xfer_cb+0x350>
 800eea0:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800eea4:	42b2      	cmp	r2, r6
 800eea6:	d1f3      	bne.n	800ee90 <audiod_control_xfer_cb+0x350>
          if (p_request->bmRequestType_bit.direction == TUSB_DIR_IN)
 800eea8:	0602      	lsls	r2, r0, #24
 800eeaa:	f57f aee8 	bpl.w	800ec7e <audiod_control_xfer_cb+0x13e>
            if (tud_audio_get_req_itf_cb)
 800eeae:	4b41      	ldr	r3, [pc, #260]	; (800efb4 <audiod_control_xfer_cb+0x474>)
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	f43f ae8d 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
              return tud_audio_get_req_itf_cb(rhport, p_request);
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	4628      	mov	r0, r5
 800eeba:	f3af 8000 	nop.w
 800eebe:	4603      	mov	r3, r0
 800eec0:	e648      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
          if (tud_audio_set_req_itf_cb)
 800eec2:	4b3d      	ldr	r3, [pc, #244]	; (800efb8 <audiod_control_xfer_cb+0x478>)
 800eec4:	2b00      	cmp	r3, #0
 800eec6:	f43f ae83 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
    if (_audiod_fct[i].p_desc)
 800eeca:	4f38      	ldr	r7, [pc, #224]	; (800efac <audiod_control_xfer_cb+0x46c>)
 800eecc:	6878      	ldr	r0, [r7, #4]
 800eece:	2800      	cmp	r0, #0
 800eed0:	f43f ae7e 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800eed4:	8a79      	ldrh	r1, [r7, #18]
 800eed6:	3908      	subs	r1, #8
 800eed8:	4401      	add	r1, r0
      while (p_desc < p_desc_end)
 800eeda:	4288      	cmp	r0, r1
 800eedc:	f4bf ae78 	bcs.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800eee0:	4603      	mov	r3, r0
 800eee2:	e004      	b.n	800eeee <audiod_control_xfer_cb+0x3ae>
 800eee4:	781a      	ldrb	r2, [r3, #0]
 800eee6:	4413      	add	r3, r2
 800eee8:	4299      	cmp	r1, r3
 800eeea:	f67f ae71 	bls.w	800ebd0 <audiod_control_xfer_cb+0x90>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800eeee:	785a      	ldrb	r2, [r3, #1]
 800eef0:	2a04      	cmp	r2, #4
 800eef2:	d1f7      	bne.n	800eee4 <audiod_control_xfer_cb+0x3a4>
 800eef4:	7882      	ldrb	r2, [r0, #2]
 800eef6:	42b2      	cmp	r2, r6
 800eef8:	d1f4      	bne.n	800eee4 <audiod_control_xfer_cb+0x3a4>
            return tud_audio_set_req_itf_cb(rhport, p_request, _audiod_fct[func_id].ctrl_buf);
 800eefa:	697a      	ldr	r2, [r7, #20]
 800eefc:	4621      	mov	r1, r4
 800eefe:	4628      	mov	r0, r5
 800ef00:	f3af 8000 	nop.w
 800ef04:	4603      	mov	r3, r0
 800ef06:	e625      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
    usbd_edpt_close(rhport, audio->ep_in);
 800ef08:	7a39      	ldrb	r1, [r7, #8]
 800ef0a:	4628      	mov	r0, r5
    audio->ep_in_as_intf_num = 0;
 800ef0c:	f887 900c 	strb.w	r9, [r7, #12]
    usbd_edpt_close(rhport, audio->ep_in);
 800ef10:	f001 fe9e 	bl	8010c50 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_in_ff);
 800ef14:	4829      	ldr	r0, [pc, #164]	; (800efbc <audiod_control_xfer_cb+0x47c>)
 800ef16:	f000 ff85 	bl	800fe24 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800ef1a:	4b29      	ldr	r3, [pc, #164]	; (800efc0 <audiod_control_xfer_cb+0x480>)
 800ef1c:	b133      	cbz	r3, 800ef2c <audiod_control_xfer_cb+0x3ec>
 800ef1e:	4621      	mov	r1, r4
 800ef20:	4628      	mov	r0, r5
 800ef22:	f7f5 fd81 	bl	8004a28 <tud_audio_set_itf_close_EP_cb>
 800ef26:	2800      	cmp	r0, #0
 800ef28:	f43f ae52 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
    audio->ep_in = 0;                           // Necessary?
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	723b      	strb	r3, [r7, #8]
 800ef30:	e6d5      	b.n	800ecde <audiod_control_xfer_cb+0x19e>
    audio->ep_out_as_intf_num = 0;
 800ef32:	2300      	movs	r3, #0
    usbd_edpt_close(rhport, audio->ep_out);
 800ef34:	7b79      	ldrb	r1, [r7, #13]
 800ef36:	4628      	mov	r0, r5
    audio->ep_out_as_intf_num = 0;
 800ef38:	743b      	strb	r3, [r7, #16]
    usbd_edpt_close(rhport, audio->ep_out);
 800ef3a:	f001 fe89 	bl	8010c50 <usbd_edpt_close>
    tu_fifo_clear(&audio->ep_out_ff);
 800ef3e:	4821      	ldr	r0, [pc, #132]	; (800efc4 <audiod_control_xfer_cb+0x484>)
 800ef40:	f000 ff70 	bl	800fe24 <tu_fifo_clear>
    if (tud_audio_set_itf_close_EP_cb) TU_VERIFY(tud_audio_set_itf_close_EP_cb(rhport, p_request));
 800ef44:	4b1e      	ldr	r3, [pc, #120]	; (800efc0 <audiod_control_xfer_cb+0x480>)
 800ef46:	b133      	cbz	r3, 800ef56 <audiod_control_xfer_cb+0x416>
 800ef48:	4621      	mov	r1, r4
 800ef4a:	4628      	mov	r0, r5
 800ef4c:	f7f5 fd6c 	bl	8004a28 <tud_audio_set_itf_close_EP_cb>
 800ef50:	2800      	cmp	r0, #0
 800ef52:	f43f ae3d 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
    audio->ep_out = 0;                          // Necessary?
 800ef56:	2300      	movs	r3, #0
 800ef58:	737b      	strb	r3, [r7, #13]
 800ef5a:	e6c4      	b.n	800ece6 <audiod_control_xfer_cb+0x1a6>
          if (tud_audio_get_req_ep_cb)
 800ef5c:	4b1a      	ldr	r3, [pc, #104]	; (800efc8 <audiod_control_xfer_cb+0x488>)
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	f43f ae36 	beq.w	800ebd0 <audiod_control_xfer_cb+0x90>
            return tud_audio_get_req_ep_cb(rhport, p_request);
 800ef64:	4621      	mov	r1, r4
 800ef66:	4628      	mov	r0, r5
 800ef68:	f3af 8000 	nop.w
 800ef6c:	4603      	mov	r3, r0
 800ef6e:	e5f1      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
          if (tu_edpt_dir(ep_addr) == TUSB_DIR_IN && desc_ep->bmAttributes.usage == 0x00)   // Check if usage is data EP
 800ef70:	78f3      	ldrb	r3, [r6, #3]
 800ef72:	f013 0f30 	tst.w	r3, #48	; 0x30
 800ef76:	f47f af02 	bne.w	800ed7e <audiod_control_xfer_cb+0x23e>
            audio->ep_in = ep_addr;
 800ef7a:	7239      	strb	r1, [r7, #8]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800ef7c:	4628      	mov	r0, r5
            audio->ep_in_as_intf_num = itf;
 800ef7e:	f887 a00c 	strb.w	sl, [r7, #12]
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 800ef82:	88b3      	ldrh	r3, [r6, #4]
 800ef84:	f3c3 030a 	ubfx	r3, r3, #0, #11
            audio->ep_in_sz = tu_edpt_packet_size(desc_ep);
 800ef88:	817b      	strh	r3, [r7, #10]
            TU_VERIFY(audiod_tx_done_cb(rhport, &_audiod_fct[func_id]));
 800ef8a:	f7ff fcf5 	bl	800e978 <audiod_tx_done_cb.constprop.0>
 800ef8e:	2800      	cmp	r0, #0
 800ef90:	f47f aef5 	bne.w	800ed7e <audiod_control_xfer_cb+0x23e>
 800ef94:	e61c      	b.n	800ebd0 <audiod_control_xfer_cb+0x90>
          TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800ef96:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 800ef9a:	f8d2 2df0 	ldr.w	r2, [r2, #3568]	; 0xdf0
 800ef9e:	07d4      	lsls	r4, r2, #31
 800efa0:	f57f ae16 	bpl.w	800ebd0 <audiod_control_xfer_cb+0x90>
 800efa4:	be00      	bkpt	0x0000
 800efa6:	e5d5      	b.n	800eb54 <audiod_control_xfer_cb+0x14>
 800efa8:	08004a2d 	.word	0x08004a2d
 800efac:	2400c7a0 	.word	0x2400c7a0
 800efb0:	08004899 	.word	0x08004899
	...
 800efbc:	2400c7cc 	.word	0x2400c7cc
 800efc0:	08004a29 	.word	0x08004a29
 800efc4:	2400c7c0 	.word	0x2400c7c0
 800efc8:	00000000 	.word	0x00000000

0800efcc <audiod_xfer_cb>:
{
 800efcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800efd0:	4c42      	ldr	r4, [pc, #264]	; (800f0dc <audiod_xfer_cb+0x110>)
{
 800efd2:	b083      	sub	sp, #12
 800efd4:	4606      	mov	r6, r0
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800efd6:	7a22      	ldrb	r2, [r4, #8]
 800efd8:	428a      	cmp	r2, r1
 800efda:	d062      	beq.n	800f0a2 <audiod_xfer_cb+0xd6>
    if (audio->ep_out == ep_addr)
 800efdc:	7b62      	ldrb	r2, [r4, #13]
 800efde:	428a      	cmp	r2, r1
 800efe0:	d13a      	bne.n	800f058 <audiod_xfer_cb+0x8c>
      TU_VERIFY(audiod_rx_done_cb(rhport, audio, (uint16_t) xferred_bytes));
 800efe2:	b29d      	uxth	r5, r3
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800efe4:	4b3e      	ldr	r3, [pc, #248]	; (800f0e0 <audiod_xfer_cb+0x114>)
 800efe6:	f04f 0201 	mov.w	r2, #1
 800efea:	2b00      	cmp	r3, #0
 800efec:	d06b      	beq.n	800f0c6 <audiod_xfer_cb+0xfa>
 800efee:	b2d2      	uxtb	r2, r2
 800eff0:	b93a      	cbnz	r2, 800f002 <audiod_xfer_cb+0x36>
 800eff2:	483c      	ldr	r0, [pc, #240]	; (800f0e4 <audiod_xfer_cb+0x118>)
 800eff4:	f04f 0201 	mov.w	r2, #1
 800eff8:	2800      	cmp	r0, #0
 800effa:	d05a      	beq.n	800f0b2 <audiod_xfer_cb+0xe6>
 800effc:	b2d2      	uxtb	r2, r2
 800effe:	2a00      	cmp	r2, #0
 800f000:	d059      	beq.n	800f0b6 <audiod_xfer_cb+0xea>
  if (audio->p_desc)
 800f002:	6860      	ldr	r0, [r4, #4]
    TU_VERIFY(audiod_get_AS_interface_index(audio->ep_out_as_intf_num, audio, &idxItf, &dummy2));
 800f004:	f894 e010 	ldrb.w	lr, [r4, #16]
  if (audio->p_desc)
 800f008:	b330      	cbz	r0, 800f058 <audiod_xfer_cb+0x8c>
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f00a:	f890 c000 	ldrb.w	ip, [r0]
    uint8_t const *p_desc_end = audio->p_desc + audio->desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800f00e:	8a62      	ldrh	r2, [r4, #18]
 800f010:	4484      	add	ip, r0
 800f012:	3a08      	subs	r2, #8
 800f014:	4410      	add	r0, r2
    p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800f016:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800f01a:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800f01c:	4560      	cmp	r0, ip
 800f01e:	d91b      	bls.n	800f058 <audiod_xfer_cb+0x8c>
    uint8_t tmp = 0;
 800f020:	2700      	movs	r7, #0
 800f022:	e004      	b.n	800f02e <audiod_xfer_cb+0x62>
 800f024:	f89c 2000 	ldrb.w	r2, [ip]
 800f028:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800f02a:	4560      	cmp	r0, ip
 800f02c:	d914      	bls.n	800f058 <audiod_xfer_cb+0x8c>
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800f02e:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800f032:	2a04      	cmp	r2, #4
 800f034:	d1f6      	bne.n	800f024 <audiod_xfer_cb+0x58>
 800f036:	f89c 2003 	ldrb.w	r2, [ip, #3]
        tmp++;
 800f03a:	f107 0801 	add.w	r8, r7, #1
      if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const * )p_desc)->bAlternateSetting == 0)
 800f03e:	2a00      	cmp	r2, #0
 800f040:	d1f0      	bne.n	800f024 <audiod_xfer_cb+0x58>
        if (((tusb_desc_interface_t const * )p_desc)->bInterfaceNumber == itf)
 800f042:	f89c 9002 	ldrb.w	r9, [ip, #2]
 800f046:	45f1      	cmp	r9, lr
 800f048:	d00a      	beq.n	800f060 <audiod_xfer_cb+0x94>
 800f04a:	f89c 2000 	ldrb.w	r2, [ip]
        tmp++;
 800f04e:	fa5f f788 	uxtb.w	r7, r8
 800f052:	4494      	add	ip, r2
    while (p_desc < p_desc_end)
 800f054:	4560      	cmp	r0, ip
 800f056:	d8ea      	bhi.n	800f02e <audiod_xfer_cb+0x62>
  return false;
 800f058:	2000      	movs	r0, #0
}
 800f05a:	b003      	add	sp, #12
 800f05c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  if (tud_audio_rx_done_pre_read_cb)
 800f060:	2b00      	cmp	r3, #0
 800f062:	d032      	beq.n	800f0ca <audiod_xfer_cb+0xfe>
    TU_VERIFY(tud_audio_rx_done_pre_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800f064:	460b      	mov	r3, r1
 800f066:	69e1      	ldr	r1, [r4, #28]
 800f068:	4630      	mov	r0, r6
 800f06a:	5dc9      	ldrb	r1, [r1, r7]
 800f06c:	9100      	str	r1, [sp, #0]
 800f06e:	4629      	mov	r1, r5
 800f070:	f7f5 fcf0 	bl	8004a54 <tud_audio_rx_done_pre_read_cb>
 800f074:	2800      	cmp	r0, #0
 800f076:	d0ef      	beq.n	800f058 <audiod_xfer_cb+0x8c>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800f078:	89e3      	ldrh	r3, [r4, #14]
 800f07a:	4630      	mov	r0, r6
 800f07c:	4a1a      	ldr	r2, [pc, #104]	; (800f0e8 <audiod_xfer_cb+0x11c>)
 800f07e:	7b61      	ldrb	r1, [r4, #13]
 800f080:	f001 fd8e 	bl	8010ba0 <usbd_edpt_xfer_fifo>
 800f084:	2800      	cmp	r0, #0
 800f086:	d0e7      	beq.n	800f058 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_post_read_cb)
 800f088:	4b16      	ldr	r3, [pc, #88]	; (800f0e4 <audiod_xfer_cb+0x118>)
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d0e5      	beq.n	800f05a <audiod_xfer_cb+0x8e>
    TU_VERIFY(tud_audio_rx_done_post_read_cb(rhport, n_bytes_received, idx_audio_fct, audio->ep_out, audio->alt_setting[idxItf]));
 800f08e:	69e2      	ldr	r2, [r4, #28]
 800f090:	4629      	mov	r1, r5
 800f092:	7b63      	ldrb	r3, [r4, #13]
 800f094:	4630      	mov	r0, r6
 800f096:	5dd4      	ldrb	r4, [r2, r7]
 800f098:	2200      	movs	r2, #0
 800f09a:	9400      	str	r4, [sp, #0]
 800f09c:	f3af 8000 	nop.w
 800f0a0:	e7db      	b.n	800f05a <audiod_xfer_cb+0x8e>
    if (audio->ep_in == ep_addr && audio->alt_setting != 0)
 800f0a2:	69e2      	ldr	r2, [r4, #28]
 800f0a4:	2a00      	cmp	r2, #0
 800f0a6:	d099      	beq.n	800efdc <audiod_xfer_cb+0x10>
}
 800f0a8:	b003      	add	sp, #12
 800f0aa:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
      TU_VERIFY(audiod_tx_done_cb(rhport, audio));
 800f0ae:	f7ff bc63 	b.w	800e978 <audiod_tx_done_cb.constprop.0>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800f0b2:	4602      	mov	r2, r0
 800f0b4:	e7a2      	b.n	800effc <audiod_xfer_cb+0x30>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800f0b6:	89e3      	ldrh	r3, [r4, #14]
 800f0b8:	4630      	mov	r0, r6
 800f0ba:	4a0b      	ldr	r2, [pc, #44]	; (800f0e8 <audiod_xfer_cb+0x11c>)
 800f0bc:	f001 fd70 	bl	8010ba0 <usbd_edpt_xfer_fifo>
 800f0c0:	2800      	cmp	r0, #0
 800f0c2:	d1ca      	bne.n	800f05a <audiod_xfer_cb+0x8e>
 800f0c4:	e7c8      	b.n	800f058 <audiod_xfer_cb+0x8c>
  if (tud_audio_rx_done_pre_read_cb || tud_audio_rx_done_post_read_cb)
 800f0c6:	461a      	mov	r2, r3
 800f0c8:	e791      	b.n	800efee <audiod_xfer_cb+0x22>
  TU_VERIFY(usbd_edpt_xfer_fifo(rhport, audio->ep_out, &audio->ep_out_ff, audio->ep_out_sz), false);
 800f0ca:	89e3      	ldrh	r3, [r4, #14]
 800f0cc:	4630      	mov	r0, r6
 800f0ce:	4a06      	ldr	r2, [pc, #24]	; (800f0e8 <audiod_xfer_cb+0x11c>)
 800f0d0:	f001 fd66 	bl	8010ba0 <usbd_edpt_xfer_fifo>
 800f0d4:	2800      	cmp	r0, #0
 800f0d6:	d1da      	bne.n	800f08e <audiod_xfer_cb+0xc2>
 800f0d8:	e7be      	b.n	800f058 <audiod_xfer_cb+0x8c>
 800f0da:	bf00      	nop
 800f0dc:	2400c7a0 	.word	0x2400c7a0
 800f0e0:	08004a55 	.word	0x08004a55
 800f0e4:	00000000 	.word	0x00000000
 800f0e8:	2400c7c0 	.word	0x2400c7c0

0800f0ec <audiod_sof_isr>:
}
 800f0ec:	4770      	bx	lr
 800f0ee:	bf00      	nop

0800f0f0 <tud_audio_buffer_and_schedule_control_xfer>:
{
 800f0f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f0f4:	460c      	mov	r4, r1
 800f0f6:	4611      	mov	r1, r2
 800f0f8:	b082      	sub	sp, #8
  if (p_request->bmRequestType_bit.direction == TUSB_DIR_OUT) return false;
 800f0fa:	f994 2000 	ldrsb.w	r2, [r4]
 800f0fe:	2a00      	cmp	r2, #0
 800f100:	da44      	bge.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  switch (p_request->bmRequestType_bit.recipient)
 800f102:	7822      	ldrb	r2, [r4, #0]
 800f104:	4606      	mov	r6, r0
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800f106:	88a0      	ldrh	r0, [r4, #4]
  switch (p_request->bmRequestType_bit.recipient)
 800f108:	f002 021f 	and.w	r2, r2, #31
  uint8_t itf = TU_U16_LOW(p_request->wIndex);
 800f10c:	fa5f f880 	uxtb.w	r8, r0
  switch (p_request->bmRequestType_bit.recipient)
 800f110:	2a01      	cmp	r2, #1
 800f112:	d032      	beq.n	800f17a <tud_audio_buffer_and_schedule_control_xfer+0x8a>
 800f114:	2a02      	cmp	r2, #2
 800f116:	d13d      	bne.n	800f194 <tud_audio_buffer_and_schedule_control_xfer+0xa4>
    if (_audiod_fct[i].p_desc)
 800f118:	4d38      	ldr	r5, [pc, #224]	; (800f1fc <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800f11a:	686f      	ldr	r7, [r5, #4]
 800f11c:	2f00      	cmp	r7, #0
 800f11e:	d035      	beq.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f120:	f897 c000 	ldrb.w	ip, [r7]
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length;
 800f124:	8a6a      	ldrh	r2, [r5, #18]
 800f126:	44bc      	add	ip, r7
 800f128:	4417      	add	r7, r2
      p_desc += ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength;
 800f12a:	f8bc 2006 	ldrh.w	r2, [ip, #6]
 800f12e:	4494      	add	ip, r2
      while (p_desc < p_desc_end)
 800f130:	4567      	cmp	r7, ip
 800f132:	d805      	bhi.n	800f140 <tud_audio_buffer_and_schedule_control_xfer+0x50>
 800f134:	e02a      	b.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f136:	f89c 0000 	ldrb.w	r0, [ip]
 800f13a:	4484      	add	ip, r0
 800f13c:	4567      	cmp	r7, ip
 800f13e:	d925      	bls.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_ENDPOINT && ((tusb_desc_endpoint_t const * )p_desc)->bEndpointAddress == ep)
 800f140:	f89c e001 	ldrb.w	lr, [ip, #1]
 800f144:	f1be 0f05 	cmp.w	lr, #5
 800f148:	d1f5      	bne.n	800f136 <tud_audio_buffer_and_schedule_control_xfer+0x46>
 800f14a:	f89c 2002 	ldrb.w	r2, [ip, #2]
 800f14e:	4542      	cmp	r2, r8
 800f150:	d1f1      	bne.n	800f136 <tud_audio_buffer_and_schedule_control_xfer+0x46>
  if (len > _audiod_fct[func_id].ctrl_buf_sz) len = _audiod_fct[func_id].ctrl_buf_sz;
 800f152:	7e2a      	ldrb	r2, [r5, #24]
  TU_VERIFY(0 == tu_memcpy_s(_audiod_fct[func_id].ctrl_buf, _audiod_fct[func_id].ctrl_buf_sz, data, (size_t)len));
 800f154:	6968      	ldr	r0, [r5, #20]
 800f156:	4293      	cmp	r3, r2
 800f158:	bf28      	it	cs
 800f15a:	4613      	movcs	r3, r2
  if (count > destsz) {
 800f15c:	429a      	cmp	r2, r3
 800f15e:	d315      	bcc.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
  memcpy(dest, src, count);
 800f160:	461a      	mov	r2, r3
 800f162:	9301      	str	r3, [sp, #4]
 800f164:	f003 fe7e 	bl	8012e64 <memcpy>
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800f168:	9b01      	ldr	r3, [sp, #4]
 800f16a:	696a      	ldr	r2, [r5, #20]
 800f16c:	4621      	mov	r1, r4
 800f16e:	4630      	mov	r0, r6
}
 800f170:	b002      	add	sp, #8
 800f172:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return tud_control_xfer(rhport, p_request, (void*)_audiod_fct[func_id].ctrl_buf, len);
 800f176:	f001 bdb5 	b.w	8010ce4 <tud_control_xfer>
      if (entityID != 0)
 800f17a:	0a00      	lsrs	r0, r0, #8
 800f17c:	d012      	beq.n	800f1a4 <tud_audio_buffer_and_schedule_control_xfer+0xb4>
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800f17e:	4d1f      	ldr	r5, [pc, #124]	; (800f1fc <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
      uint8_t entityID = TU_U16_HIGH(p_request->wIndex);
 800f180:	b2c0      	uxtb	r0, r0
    if (_audiod_fct[i].p_desc && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800f182:	686f      	ldr	r7, [r5, #4]
 800f184:	b117      	cbz	r7, 800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f186:	78ba      	ldrb	r2, [r7, #2]
 800f188:	4542      	cmp	r2, r8
 800f18a:	d023      	beq.n	800f1d4 <tud_audio_buffer_and_schedule_control_xfer+0xe4>
}
 800f18c:	2000      	movs	r0, #0
 800f18e:	b002      	add	sp, #8
 800f190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    default: TU_LOG2("  Unsupported recipient: %d\r\n", p_request->bmRequestType_bit.recipient); TU_BREAKPOINT(); return false;
 800f194:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f198:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800f19c:	07db      	lsls	r3, r3, #31
 800f19e:	d5f5      	bpl.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f1a0:	be00      	bkpt	0x0000
 800f1a2:	e7f3      	b.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
    if (_audiod_fct[i].p_desc)
 800f1a4:	4d15      	ldr	r5, [pc, #84]	; (800f1fc <tud_audio_buffer_and_schedule_control_xfer+0x10c>)
 800f1a6:	686f      	ldr	r7, [r5, #4]
 800f1a8:	2f00      	cmp	r7, #0
 800f1aa:	d0ef      	beq.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
      uint8_t const *p_desc_end = _audiod_fct[i].p_desc + _audiod_fct[i].desc_length - TUD_AUDIO_DESC_IAD_LEN;
 800f1ac:	8a68      	ldrh	r0, [r5, #18]
 800f1ae:	3808      	subs	r0, #8
 800f1b0:	4438      	add	r0, r7
      while (p_desc < p_desc_end)
 800f1b2:	4287      	cmp	r7, r0
 800f1b4:	d2ea      	bcs.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f1b6:	46bc      	mov	ip, r7
 800f1b8:	e004      	b.n	800f1c4 <tud_audio_buffer_and_schedule_control_xfer+0xd4>
 800f1ba:	f89c 2000 	ldrb.w	r2, [ip]
 800f1be:	4494      	add	ip, r2
 800f1c0:	4560      	cmp	r0, ip
 800f1c2:	d9e3      	bls.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (tu_desc_type(p_desc) == TUSB_DESC_INTERFACE && ((tusb_desc_interface_t const *)_audiod_fct[i].p_desc)->bInterfaceNumber == itf)
 800f1c4:	f89c 2001 	ldrb.w	r2, [ip, #1]
 800f1c8:	2a04      	cmp	r2, #4
 800f1ca:	d1f6      	bne.n	800f1ba <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800f1cc:	78ba      	ldrb	r2, [r7, #2]
 800f1ce:	4542      	cmp	r2, r8
 800f1d0:	d1f3      	bne.n	800f1ba <tud_audio_buffer_and_schedule_control_xfer+0xca>
 800f1d2:	e7be      	b.n	800f152 <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800f1d4:	783a      	ldrb	r2, [r7, #0]
 800f1d6:	eb07 0c02 	add.w	ip, r7, r2
 800f1da:	5cba      	ldrb	r2, [r7, r2]
      uint8_t const *p_desc_end = ((audio_desc_cs_ac_interface_t const *)p_desc)->wTotalLength + p_desc;
 800f1dc:	f8bc 7006 	ldrh.w	r7, [ip, #6]
 800f1e0:	4462      	add	r2, ip
 800f1e2:	44bc      	add	ip, r7
      while (p_desc < p_desc_end)
 800f1e4:	4594      	cmp	ip, r2
 800f1e6:	d804      	bhi.n	800f1f2 <tud_audio_buffer_and_schedule_control_xfer+0x102>
 800f1e8:	e7d0      	b.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
 800f1ea:	7817      	ldrb	r7, [r2, #0]
 800f1ec:	443a      	add	r2, r7
 800f1ee:	4594      	cmp	ip, r2
 800f1f0:	d9cc      	bls.n	800f18c <tud_audio_buffer_and_schedule_control_xfer+0x9c>
        if (p_desc[3] == entityID)  // Entity IDs are always at offset 3
 800f1f2:	78d7      	ldrb	r7, [r2, #3]
 800f1f4:	4287      	cmp	r7, r0
 800f1f6:	d1f8      	bne.n	800f1ea <tud_audio_buffer_and_schedule_control_xfer+0xfa>
 800f1f8:	e7ab      	b.n	800f152 <tud_audio_buffer_and_schedule_control_xfer+0x62>
 800f1fa:	bf00      	nop
 800f1fc:	2400c7a0 	.word	0x2400c7a0

0800f200 <tud_cdc_n_connected>:

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_cdc_n_connected(uint8_t itf)
{
 800f200:	b510      	push	{r4, lr}
 800f202:	4604      	mov	r4, r0

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void)
{
  return tud_mounted() && !tud_suspended();
 800f204:	f000 fe86 	bl	800ff14 <tud_mounted>
 800f208:	b908      	cbnz	r0, 800f20e <tud_cdc_n_connected+0xe>
 800f20a:	2000      	movs	r0, #0
  // DTR (bit 0) active  is considered as connected
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
}
 800f20c:	bd10      	pop	{r4, pc}
 800f20e:	f000 fe89 	bl	800ff24 <tud_suspended>
 800f212:	2800      	cmp	r0, #0
 800f214:	d1f9      	bne.n	800f20a <tud_cdc_n_connected+0xa>
  return tud_ready() && tu_bit_test(_cdcd_itf[itf].line_state, 0);
 800f216:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f21a:	4b03      	ldr	r3, [pc, #12]	; (800f228 <tud_cdc_n_connected+0x28>)
 800f21c:	fb02 3304 	mla	r3, r2, r4, r3
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800f220:	7918      	ldrb	r0, [r3, #4]
 800f222:	f000 0001 	and.w	r0, r0, #1
}
 800f226:	bd10      	pop	{r4, pc}
 800f228:	2400d134 	.word	0x2400d134

0800f22c <tud_cdc_n_available>:
//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf)
{
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800f22c:	f44f 7294 	mov.w	r2, #296	; 0x128
{
 800f230:	b508      	push	{r3, lr}
  return tu_fifo_count(&_cdcd_itf[itf].rx_ff);
 800f232:	4b03      	ldr	r3, [pc, #12]	; (800f240 <tud_cdc_n_available+0x14>)
 800f234:	fb02 3000 	mla	r0, r2, r0, r3
 800f238:	3010      	adds	r0, #16
 800f23a:	f000 fa87 	bl	800f74c <tu_fifo_count>
}
 800f23e:	bd08      	pop	{r3, pc}
 800f240:	2400d134 	.word	0x2400d134

0800f244 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize)
{
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];
  uint32_t num_read = tu_fifo_read_n(&p_cdc->rx_ff, buffer, (uint16_t) bufsize);
 800f244:	f44f 7394 	mov.w	r3, #296	; 0x128
 800f248:	b292      	uxth	r2, r2
{
 800f24a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f24e:	fb03 f500 	mul.w	r5, r3, r0
  uint32_t num_read = tu_fifo_read_n(&p_cdc->rx_ff, buffer, (uint16_t) bufsize);
 800f252:	4f19      	ldr	r7, [pc, #100]	; (800f2b8 <tud_cdc_n_read+0x74>)
 800f254:	f105 0410 	add.w	r4, r5, #16
 800f258:	443c      	add	r4, r7
 800f25a:	4620      	mov	r0, r4
 800f25c:	f000 faf2 	bl	800f844 <tu_fifo_read_n>
 800f260:	4606      	mov	r6, r0
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f262:	4620      	mov	r0, r4
 800f264:	f000 fa92 	bl	800f78c <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800f268:	283f      	cmp	r0, #63	; 0x3f
 800f26a:	d802      	bhi.n	800f272 <tud_cdc_n_read+0x2e>
  _prep_out_transaction(p_cdc);
  return num_read;
}
 800f26c:	4630      	mov	r0, r6
 800f26e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800f272:	eb07 0805 	add.w	r8, r7, r5
 800f276:	2000      	movs	r0, #0
 800f278:	f898 1003 	ldrb.w	r1, [r8, #3]
 800f27c:	f001 fc3c 	bl	8010af8 <usbd_edpt_claim>
 800f280:	2800      	cmp	r0, #0
 800f282:	d0f3      	beq.n	800f26c <tud_cdc_n_read+0x28>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f284:	4620      	mov	r0, r4
 800f286:	f000 fa81 	bl	800f78c <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800f28a:	283f      	cmp	r0, #63	; 0x3f
 800f28c:	d90b      	bls.n	800f2a6 <tud_cdc_n_read+0x62>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800f28e:	f105 02a8 	add.w	r2, r5, #168	; 0xa8
 800f292:	2340      	movs	r3, #64	; 0x40
 800f294:	f898 1003 	ldrb.w	r1, [r8, #3]
 800f298:	2000      	movs	r0, #0
 800f29a:	443a      	add	r2, r7
 800f29c:	f001 fc48 	bl	8010b30 <usbd_edpt_xfer>
}
 800f2a0:	4630      	mov	r0, r6
 800f2a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800f2a6:	f898 1003 	ldrb.w	r1, [r8, #3]
 800f2aa:	2000      	movs	r0, #0
 800f2ac:	f001 fc32 	bl	8010b14 <usbd_edpt_release>
}
 800f2b0:	4630      	mov	r0, r6
 800f2b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2b6:	bf00      	nop
 800f2b8:	2400d134 	.word	0x2400d134

0800f2bc <tud_cdc_n_write_flush>:

  return ret;
}

uint32_t tud_cdc_n_write_flush (uint8_t itf)
{
 800f2bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2c0:	4604      	mov	r4, r0
 800f2c2:	f000 fe27 	bl	800ff14 <tud_mounted>
 800f2c6:	b910      	cbnz	r0, 800f2ce <tud_cdc_n_write_flush+0x12>
  cdcd_interface_t* p_cdc = &_cdcd_itf[itf];

  // Skip if usb is not ready yet
  TU_VERIFY( tud_ready(), 0 );
 800f2c8:	2000      	movs	r0, #0
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    usbd_edpt_release(rhport, p_cdc->ep_in);
    return 0;
  }
}
 800f2ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2ce:	f000 fe29 	bl	800ff24 <tud_suspended>
 800f2d2:	4606      	mov	r6, r0
 800f2d4:	2800      	cmp	r0, #0
 800f2d6:	d1f7      	bne.n	800f2c8 <tud_cdc_n_write_flush+0xc>
  if ( !tu_fifo_count(&p_cdc->tx_ff) ) return 0;
 800f2d8:	f44f 7394 	mov.w	r3, #296	; 0x128
 800f2dc:	f8df 8060 	ldr.w	r8, [pc, #96]	; 800f340 <tud_cdc_n_write_flush+0x84>
 800f2e0:	fb03 f404 	mul.w	r4, r3, r4
 800f2e4:	f104 051c 	add.w	r5, r4, #28
 800f2e8:	4445      	add	r5, r8
 800f2ea:	4628      	mov	r0, r5
 800f2ec:	f000 fa2e 	bl	800f74c <tu_fifo_count>
 800f2f0:	2800      	cmp	r0, #0
 800f2f2:	d0e9      	beq.n	800f2c8 <tud_cdc_n_write_flush+0xc>
  TU_VERIFY( usbd_edpt_claim(rhport, p_cdc->ep_in), 0 );
 800f2f4:	eb08 0704 	add.w	r7, r8, r4
 800f2f8:	4630      	mov	r0, r6
 800f2fa:	78b9      	ldrb	r1, [r7, #2]
 800f2fc:	f001 fbfc 	bl	8010af8 <usbd_edpt_claim>
 800f300:	2800      	cmp	r0, #0
 800f302:	d0e1      	beq.n	800f2c8 <tud_cdc_n_write_flush+0xc>
  uint16_t const count = tu_fifo_read_n(&p_cdc->tx_ff, p_cdc->epin_buf, sizeof(p_cdc->epin_buf));
 800f304:	34e8      	adds	r4, #232	; 0xe8
 800f306:	4628      	mov	r0, r5
 800f308:	2240      	movs	r2, #64	; 0x40
 800f30a:	4444      	add	r4, r8
 800f30c:	4621      	mov	r1, r4
 800f30e:	f000 fa99 	bl	800f844 <tu_fifo_read_n>
  if ( count )
 800f312:	4605      	mov	r5, r0
 800f314:	b170      	cbz	r0, 800f334 <tud_cdc_n_write_flush+0x78>
    TU_ASSERT( usbd_edpt_xfer(rhport, p_cdc->ep_in, p_cdc->epin_buf, count), 0 );
 800f316:	4603      	mov	r3, r0
 800f318:	4622      	mov	r2, r4
 800f31a:	78b9      	ldrb	r1, [r7, #2]
 800f31c:	4630      	mov	r0, r6
 800f31e:	f001 fc07 	bl	8010b30 <usbd_edpt_xfer>
 800f322:	b950      	cbnz	r0, 800f33a <tud_cdc_n_write_flush+0x7e>
 800f324:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f328:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800f32c:	07db      	lsls	r3, r3, #31
 800f32e:	d5cb      	bpl.n	800f2c8 <tud_cdc_n_write_flush+0xc>
 800f330:	be00      	bkpt	0x0000
 800f332:	e7ca      	b.n	800f2ca <tud_cdc_n_write_flush+0xe>
    usbd_edpt_release(rhport, p_cdc->ep_in);
 800f334:	78b9      	ldrb	r1, [r7, #2]
 800f336:	f001 fbed 	bl	8010b14 <usbd_edpt_release>
    return 0;
 800f33a:	4628      	mov	r0, r5
 800f33c:	e7c5      	b.n	800f2ca <tud_cdc_n_write_flush+0xe>
 800f33e:	bf00      	nop
 800f340:	2400d134 	.word	0x2400d134

0800f344 <tud_cdc_n_write>:
{
 800f344:	b538      	push	{r3, r4, r5, lr}
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800f346:	f44f 7394 	mov.w	r3, #296	; 0x128
 800f34a:	4c0b      	ldr	r4, [pc, #44]	; (800f378 <tud_cdc_n_write+0x34>)
 800f34c:	b292      	uxth	r2, r2
{
 800f34e:	4605      	mov	r5, r0
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800f350:	fb03 4400 	mla	r4, r3, r0, r4
 800f354:	341c      	adds	r4, #28
 800f356:	4620      	mov	r0, r4
 800f358:	f000 fbca 	bl	800faf0 <tu_fifo_write_n>
 800f35c:	4603      	mov	r3, r0
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800f35e:	4620      	mov	r0, r4
  uint16_t ret = tu_fifo_write_n(&p_cdc->tx_ff, buffer, (uint16_t) bufsize);
 800f360:	461c      	mov	r4, r3
  if ( (tu_fifo_count(&p_cdc->tx_ff) >= BULK_PACKET_SIZE) || ((CFG_TUD_CDC_TX_BUFSIZE < BULK_PACKET_SIZE) && tu_fifo_full(&p_cdc->tx_ff)) )
 800f362:	f000 f9f3 	bl	800f74c <tu_fifo_count>
 800f366:	283f      	cmp	r0, #63	; 0x3f
 800f368:	d801      	bhi.n	800f36e <tud_cdc_n_write+0x2a>
}
 800f36a:	4620      	mov	r0, r4
 800f36c:	bd38      	pop	{r3, r4, r5, pc}
    tud_cdc_n_write_flush(itf);
 800f36e:	4628      	mov	r0, r5
 800f370:	f7ff ffa4 	bl	800f2bc <tud_cdc_n_write_flush>
}
 800f374:	4620      	mov	r0, r4
 800f376:	bd38      	pop	{r3, r4, r5, pc}
 800f378:	2400d134 	.word	0x2400d134

0800f37c <cdcd_init>:

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void)
{
 800f37c:	b510      	push	{r4, lr}
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800f37e:	4c12      	ldr	r4, [pc, #72]	; (800f3c8 <cdcd_init+0x4c>)
{
 800f380:	b082      	sub	sp, #8
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 800f382:	f44f 7294 	mov.w	r2, #296	; 0x128
 800f386:	2100      	movs	r1, #0
 800f388:	4620      	mov	r0, r4
 800f38a:	f003 fc78 	bl	8012c7e <memset>
    p_cdc->line_coding.stop_bits = 0;
    p_cdc->line_coding.parity    = 0;
    p_cdc->line_coding.data_bits = 8;

    // Config RX fifo
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800f38e:	2300      	movs	r3, #0
    p_cdc->wanted_char = (char) -1;
 800f390:	21ff      	movs	r1, #255	; 0xff
    p_cdc->line_coding.bit_rate  = 115200;
 800f392:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
    p_cdc->line_coding.data_bits = 8;
 800f396:	2008      	movs	r0, #8
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800f398:	9300      	str	r3, [sp, #0]
    p_cdc->wanted_char = (char) -1;
 800f39a:	7161      	strb	r1, [r4, #5]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800f39c:	2301      	movs	r3, #1
 800f39e:	f104 0128 	add.w	r1, r4, #40	; 0x28
    p_cdc->line_coding.bit_rate  = 115200;
 800f3a2:	60a2      	str	r2, [r4, #8]
    p_cdc->line_coding.data_bits = 8;
 800f3a4:	73a0      	strb	r0, [r4, #14]
    tu_fifo_config(&p_cdc->rx_ff, p_cdc->rx_ff_buf, TU_ARRAY_SIZE(p_cdc->rx_ff_buf), 1, false);
 800f3a6:	2240      	movs	r2, #64	; 0x40
 800f3a8:	f104 0010 	add.w	r0, r4, #16
 800f3ac:	f000 f9b4 	bl	800f718 <tu_fifo_config>

    // Config TX fifo as overwritable at initialization and will be changed to non-overwritable
    // if terminal supports DTR bit. Without DTR we do not know if data is actually polled by terminal.
    // In this way, the most current data is prioritized.
    tu_fifo_config(&p_cdc->tx_ff, p_cdc->tx_ff_buf, TU_ARRAY_SIZE(p_cdc->tx_ff_buf), 1, true);
 800f3b0:	2301      	movs	r3, #1
 800f3b2:	2240      	movs	r2, #64	; 0x40
 800f3b4:	f104 0168 	add.w	r1, r4, #104	; 0x68
 800f3b8:	f104 001c 	add.w	r0, r4, #28
 800f3bc:	9300      	str	r3, [sp, #0]
 800f3be:	f000 f9ab 	bl	800f718 <tu_fifo_config>

    tu_fifo_config_mutex(&p_cdc->rx_ff, NULL, osal_mutex_create(&p_cdc->rx_ff_mutex));
    tu_fifo_config_mutex(&p_cdc->tx_ff, osal_mutex_create(&p_cdc->tx_ff_mutex), NULL);
  }
}
 800f3c2:	b002      	add	sp, #8
 800f3c4:	bd10      	pop	{r4, pc}
 800f3c6:	bf00      	nop
 800f3c8:	2400d134 	.word	0x2400d134

0800f3cc <cdcd_reset>:

  for(uint8_t i=0; i<CFG_TUD_CDC; i++)
  {
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];

    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800f3cc:	4b09      	ldr	r3, [pc, #36]	; (800f3f4 <cdcd_reset+0x28>)
 800f3ce:	2200      	movs	r2, #0
{
 800f3d0:	b510      	push	{r4, lr}
    tu_fifo_clear(&p_cdc->rx_ff);
    tu_fifo_clear(&p_cdc->tx_ff);
 800f3d2:	f103 041c 	add.w	r4, r3, #28
    tu_fifo_clear(&p_cdc->rx_ff);
 800f3d6:	f103 0010 	add.w	r0, r3, #16
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800f3da:	601a      	str	r2, [r3, #0]
 800f3dc:	711a      	strb	r2, [r3, #4]
    tu_fifo_clear(&p_cdc->rx_ff);
 800f3de:	f000 fd21 	bl	800fe24 <tu_fifo_clear>
    tu_fifo_clear(&p_cdc->tx_ff);
 800f3e2:	4620      	mov	r0, r4
 800f3e4:	f000 fd1e 	bl	800fe24 <tu_fifo_clear>
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800f3e8:	4620      	mov	r0, r4
 800f3ea:	2101      	movs	r1, #1
  }
}
 800f3ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    tu_fifo_set_overwritable(&p_cdc->tx_ff, true);
 800f3f0:	f000 bd1e 	b.w	800fe30 <tu_fifo_set_overwritable>
 800f3f4:	2400d134 	.word	0x2400d134

0800f3f8 <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len)
{
 800f3f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  // Only support ACM subclass
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800f3fc:	794b      	ldrb	r3, [r1, #5]
{
 800f3fe:	b082      	sub	sp, #8
  TU_VERIFY( TUSB_CLASS_CDC                           == itf_desc->bInterfaceClass &&
 800f400:	2b02      	cmp	r3, #2
 800f402:	d102      	bne.n	800f40a <cdcd_open+0x12>
 800f404:	798b      	ldrb	r3, [r1, #6]
 800f406:	2b02      	cmp	r3, #2
 800f408:	d004      	beq.n	800f414 <cdcd_open+0x1c>
    {
      p_cdc = &_cdcd_itf[cdc_id];
      break;
    }
  }
  TU_ASSERT(p_cdc, 0);
 800f40a:	2500      	movs	r5, #0

  // Prepare for incoming data
  _prep_out_transaction(p_cdc);

  return drv_len;
}
 800f40c:	4628      	mov	r0, r5
 800f40e:	b002      	add	sp, #8
 800f410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ( _cdcd_itf[cdc_id].ep_in == 0 )
 800f414:	4e32      	ldr	r6, [pc, #200]	; (800f4e0 <cdcd_open+0xe8>)
 800f416:	78b3      	ldrb	r3, [r6, #2]
 800f418:	b13b      	cbz	r3, 800f42a <cdcd_open+0x32>
  TU_ASSERT(p_cdc, 0);
 800f41a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f41e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800f422:	07db      	lsls	r3, r3, #31
 800f424:	d5f1      	bpl.n	800f40a <cdcd_open+0x12>
 800f426:	be00      	bkpt	0x0000
 800f428:	e7ef      	b.n	800f40a <cdcd_open+0x12>
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800f42a:	788b      	ldrb	r3, [r1, #2]
 800f42c:	4607      	mov	r7, r0
  uint16_t drv_len = sizeof(tusb_desc_interface_t);
 800f42e:	2509      	movs	r5, #9
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 800f430:	7033      	strb	r3, [r6, #0]
 800f432:	780b      	ldrb	r3, [r1, #0]
 800f434:	18cc      	adds	r4, r1, r3
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800f436:	7861      	ldrb	r1, [r4, #1]
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800f438:	2924      	cmp	r1, #36	; 0x24
 800f43a:	d10b      	bne.n	800f454 <cdcd_open+0x5c>
 800f43c:	2a08      	cmp	r2, #8
 800f43e:	d802      	bhi.n	800f446 <cdcd_open+0x4e>
 800f440:	e00f      	b.n	800f462 <cdcd_open+0x6a>
 800f442:	42aa      	cmp	r2, r5
 800f444:	d30d      	bcc.n	800f462 <cdcd_open+0x6a>
}

// get descriptor length
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_len(void const* desc)
{
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f446:	7823      	ldrb	r3, [r4, #0]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f448:	441c      	add	r4, r3
    drv_len += tu_desc_len(p_desc);
 800f44a:	442b      	add	r3, r5
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800f44c:	7861      	ldrb	r1, [r4, #1]
 800f44e:	b29d      	uxth	r5, r3
  while ( TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc) && drv_len <= max_len )
 800f450:	2924      	cmp	r1, #36	; 0x24
 800f452:	d0f6      	beq.n	800f442 <cdcd_open+0x4a>
  if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 800f454:	2905      	cmp	r1, #5
 800f456:	d01b      	beq.n	800f490 <cdcd_open+0x98>
  if ( (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) &&
 800f458:	2904      	cmp	r1, #4
 800f45a:	d102      	bne.n	800f462 <cdcd_open+0x6a>
 800f45c:	7963      	ldrb	r3, [r4, #5]
 800f45e:	2b0a      	cmp	r3, #10
 800f460:	d029      	beq.n	800f4b6 <cdcd_open+0xbe>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f462:	4820      	ldr	r0, [pc, #128]	; (800f4e4 <cdcd_open+0xec>)
 800f464:	f000 f992 	bl	800f78c <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800f468:	283f      	cmp	r0, #63	; 0x3f
 800f46a:	d9cf      	bls.n	800f40c <cdcd_open+0x14>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800f46c:	78f1      	ldrb	r1, [r6, #3]
 800f46e:	2000      	movs	r0, #0
 800f470:	f001 fb42 	bl	8010af8 <usbd_edpt_claim>
 800f474:	2800      	cmp	r0, #0
 800f476:	d0c9      	beq.n	800f40c <cdcd_open+0x14>
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f478:	481a      	ldr	r0, [pc, #104]	; (800f4e4 <cdcd_open+0xec>)
 800f47a:	f000 f987 	bl	800f78c <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800f47e:	283f      	cmp	r0, #63	; 0x3f
 800f480:	d914      	bls.n	800f4ac <cdcd_open+0xb4>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800f482:	2340      	movs	r3, #64	; 0x40
 800f484:	4a18      	ldr	r2, [pc, #96]	; (800f4e8 <cdcd_open+0xf0>)
 800f486:	78f1      	ldrb	r1, [r6, #3]
 800f488:	2000      	movs	r0, #0
 800f48a:	f001 fb51 	bl	8010b30 <usbd_edpt_xfer>
 800f48e:	e7bd      	b.n	800f40c <cdcd_open+0x14>
    TU_ASSERT( usbd_edpt_open(rhport, desc_ep), 0 );
 800f490:	4621      	mov	r1, r4
 800f492:	4638      	mov	r0, r7
 800f494:	f001 fb0c 	bl	8010ab0 <usbd_edpt_open>
 800f498:	2800      	cmp	r0, #0
 800f49a:	d0be      	beq.n	800f41a <cdcd_open+0x22>
    p_cdc->ep_notif = desc_ep->bEndpointAddress;
 800f49c:	78a3      	ldrb	r3, [r4, #2]
 800f49e:	7073      	strb	r3, [r6, #1]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f4a0:	7823      	ldrb	r3, [r4, #0]
    drv_len += tu_desc_len(p_desc);
 800f4a2:	441d      	add	r5, r3
  return desc8 + desc8[DESC_OFFSET_LEN];
 800f4a4:	441c      	add	r4, r3
 800f4a6:	b2ad      	uxth	r5, r5
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800f4a8:	7861      	ldrb	r1, [r4, #1]
 800f4aa:	e7d5      	b.n	800f458 <cdcd_open+0x60>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800f4ac:	78f1      	ldrb	r1, [r6, #3]
 800f4ae:	2000      	movs	r0, #0
 800f4b0:	f001 fb30 	bl	8010b14 <usbd_edpt_release>
    return false;
 800f4b4:	e7aa      	b.n	800f40c <cdcd_open+0x14>
    TU_ASSERT( usbd_open_edpt_pair(rhport, p_desc, 2, TUSB_XFER_BULK, &p_cdc->ep_out, &p_cdc->ep_in), 0 );
 800f4b6:	4b0d      	ldr	r3, [pc, #52]	; (800f4ec <cdcd_open+0xf4>)
 800f4b8:	4638      	mov	r0, r7
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800f4ba:	f894 8000 	ldrb.w	r8, [r4]
 800f4be:	9301      	str	r3, [sp, #4]
 800f4c0:	3301      	adds	r3, #1
 800f4c2:	eb04 0108 	add.w	r1, r4, r8
 800f4c6:	9300      	str	r3, [sp, #0]
 800f4c8:	2302      	movs	r3, #2
 800f4ca:	461a      	mov	r2, r3
 800f4cc:	f001 fa9a 	bl	8010a04 <usbd_open_edpt_pair>
 800f4d0:	2800      	cmp	r0, #0
 800f4d2:	d0a2      	beq.n	800f41a <cdcd_open+0x22>
    drv_len += 2*sizeof(tusb_desc_endpoint_t);
 800f4d4:	350e      	adds	r5, #14
 800f4d6:	fa18 f585 	uxtah	r5, r8, r5
 800f4da:	b2ad      	uxth	r5, r5
 800f4dc:	e7c1      	b.n	800f462 <cdcd_open+0x6a>
 800f4de:	bf00      	nop
 800f4e0:	2400d134 	.word	0x2400d134
 800f4e4:	2400d144 	.word	0x2400d144
 800f4e8:	2400d1dc 	.word	0x2400d1dc
 800f4ec:	2400d136 	.word	0x2400d136

0800f4f0 <cdcd_control_xfer_cb>:
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request)
{
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f4f0:	7813      	ldrb	r3, [r2, #0]
 800f4f2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f4f6:	2b20      	cmp	r3, #32
{
 800f4f8:	b570      	push	{r4, r5, r6, lr}
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 800f4fa:	d10f      	bne.n	800f51c <cdcd_control_xfer_cb+0x2c>
  // Identify which interface to use
  for ( ; ; itf++, p_cdc++)
  {
    if (itf >= TU_ARRAY_SIZE(_cdcd_itf)) return false;

    if ( p_cdc->itf_num == request->wIndex ) break;
 800f4fc:	4694      	mov	ip, r2
 800f4fe:	4c33      	ldr	r4, [pc, #204]	; (800f5cc <cdcd_control_xfer_cb+0xdc>)
 800f500:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 800f504:	7822      	ldrb	r2, [r4, #0]
 800f506:	429a      	cmp	r2, r3
 800f508:	d108      	bne.n	800f51c <cdcd_control_xfer_cb+0x2c>
  }

  switch ( request->bRequest )
 800f50a:	f89c 3001 	ldrb.w	r3, [ip, #1]
 800f50e:	3b20      	subs	r3, #32
 800f510:	2b03      	cmp	r3, #3
 800f512:	d803      	bhi.n	800f51c <cdcd_control_xfer_cb+0x2c>
 800f514:	e8df f003 	tbb	[pc, r3]
 800f518:	05312816 	.word	0x05312816
 800f51c:	2400      	movs	r4, #0

    default: return false; // stall unsupported request
  }

  return true;
}
 800f51e:	4620      	mov	r0, r4
 800f520:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800f522:	2901      	cmp	r1, #1
 800f524:	d042      	beq.n	800f5ac <cdcd_control_xfer_cb+0xbc>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f526:	4b2a      	ldr	r3, [pc, #168]	; (800f5d0 <cdcd_control_xfer_cb+0xe0>)
 800f528:	f04f 0401 	mov.w	r4, #1
 800f52c:	2b00      	cmp	r3, #0
 800f52e:	d042      	beq.n	800f5b6 <cdcd_control_xfer_cb+0xc6>
 800f530:	2903      	cmp	r1, #3
 800f532:	bf14      	ite	ne
 800f534:	2400      	movne	r4, #0
 800f536:	f004 0401 	andeq.w	r4, r4, #1
 800f53a:	2c00      	cmp	r4, #0
 800f53c:	d13f      	bne.n	800f5be <cdcd_control_xfer_cb+0xce>
  return true;
 800f53e:	2401      	movs	r4, #1
}
 800f540:	4620      	mov	r0, r4
 800f542:	bd70      	pop	{r4, r5, r6, pc}
      if (stage == CONTROL_STAGE_SETUP)
 800f544:	2901      	cmp	r1, #1
 800f546:	d011      	beq.n	800f56c <cdcd_control_xfer_cb+0x7c>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800f548:	4b22      	ldr	r3, [pc, #136]	; (800f5d4 <cdcd_control_xfer_cb+0xe4>)
 800f54a:	f04f 0401 	mov.w	r4, #1
 800f54e:	b3a3      	cbz	r3, 800f5ba <cdcd_control_xfer_cb+0xca>
 800f550:	2903      	cmp	r1, #3
 800f552:	bf14      	ite	ne
 800f554:	2400      	movne	r4, #0
 800f556:	f004 0401 	andeq.w	r4, r4, #1
 800f55a:	2c00      	cmp	r4, #0
 800f55c:	d0ef      	beq.n	800f53e <cdcd_control_xfer_cb+0x4e>
 800f55e:	491e      	ldr	r1, [pc, #120]	; (800f5d8 <cdcd_control_xfer_cb+0xe8>)
 800f560:	2000      	movs	r0, #0
 800f562:	f3af 8000 	nop.w
 800f566:	e7da      	b.n	800f51e <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800f568:	2901      	cmp	r1, #1
 800f56a:	d1e8      	bne.n	800f53e <cdcd_control_xfer_cb+0x4e>
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f56c:	2307      	movs	r3, #7
 800f56e:	4a1a      	ldr	r2, [pc, #104]	; (800f5d8 <cdcd_control_xfer_cb+0xe8>)
 800f570:	4661      	mov	r1, ip
  return true;
 800f572:	2401      	movs	r4, #1
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 800f574:	f001 fbb6 	bl	8010ce4 <tud_control_xfer>
 800f578:	e7d1      	b.n	800f51e <cdcd_control_xfer_cb+0x2e>
      if (stage == CONTROL_STAGE_SETUP)
 800f57a:	2901      	cmp	r1, #1
 800f57c:	d016      	beq.n	800f5ac <cdcd_control_xfer_cb+0xbc>
      else if (stage == CONTROL_STAGE_ACK)
 800f57e:	2903      	cmp	r1, #3
 800f580:	d1dd      	bne.n	800f53e <cdcd_control_xfer_cb+0x4e>
        bool const dtr = tu_bit_test(request->wValue, 0);
 800f582:	f8bc 5002 	ldrh.w	r5, [ip, #2]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800f586:	4815      	ldr	r0, [pc, #84]	; (800f5dc <cdcd_control_xfer_cb+0xec>)
 800f588:	f005 0601 	and.w	r6, r5, #1
        p_cdc->line_state = (uint8_t) request->wValue;
 800f58c:	7125      	strb	r5, [r4, #4]
        tu_fifo_set_overwritable(&p_cdc->tx_ff, !dtr);
 800f58e:	f086 0101 	eor.w	r1, r6, #1
 800f592:	f000 fc4d 	bl	800fe30 <tu_fifo_set_overwritable>
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800f596:	4b12      	ldr	r3, [pc, #72]	; (800f5e0 <cdcd_control_xfer_cb+0xf0>)
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d0d0      	beq.n	800f53e <cdcd_control_xfer_cb+0x4e>
 800f59c:	f3c5 0240 	ubfx	r2, r5, #1, #1
 800f5a0:	4631      	mov	r1, r6
 800f5a2:	2000      	movs	r0, #0
  return true;
 800f5a4:	2401      	movs	r4, #1
        if ( tud_cdc_line_state_cb ) tud_cdc_line_state_cb(itf, dtr, rts);
 800f5a6:	f7f5 fae3 	bl	8004b70 <tud_cdc_line_state_cb>
 800f5aa:	e7b8      	b.n	800f51e <cdcd_control_xfer_cb+0x2e>
        tud_control_status(rhport, request);
 800f5ac:	4661      	mov	r1, ip
  return true;
 800f5ae:	2401      	movs	r4, #1
        tud_control_status(rhport, request);
 800f5b0:	f001 fb80 	bl	8010cb4 <tud_control_status>
 800f5b4:	e7b3      	b.n	800f51e <cdcd_control_xfer_cb+0x2e>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f5b6:	461c      	mov	r4, r3
 800f5b8:	e7ba      	b.n	800f530 <cdcd_control_xfer_cb+0x40>
        if ( tud_cdc_line_coding_cb ) tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 800f5ba:	461c      	mov	r4, r3
 800f5bc:	e7c8      	b.n	800f550 <cdcd_control_xfer_cb+0x60>
        if ( tud_cdc_send_break_cb ) tud_cdc_send_break_cb(itf, request->wValue);
 800f5be:	f8bc 1002 	ldrh.w	r1, [ip, #2]
 800f5c2:	2000      	movs	r0, #0
 800f5c4:	f3af 8000 	nop.w
 800f5c8:	e7a9      	b.n	800f51e <cdcd_control_xfer_cb+0x2e>
 800f5ca:	bf00      	nop
 800f5cc:	2400d134 	.word	0x2400d134
	...
 800f5d8:	2400d13c 	.word	0x2400d13c
 800f5dc:	2400d150 	.word	0x2400d150
 800f5e0:	08004b71 	.word	0x08004b71

0800f5e4 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 800f5e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++)
  {
    p_cdc = &_cdcd_itf[itf];
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f5e8:	4e44      	ldr	r6, [pc, #272]	; (800f6fc <cdcd_xfer_cb+0x118>)
{
 800f5ea:	460c      	mov	r4, r1
 800f5ec:	4607      	mov	r7, r0
 800f5ee:	461d      	mov	r5, r3
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f5f0:	78f2      	ldrb	r2, [r6, #3]
 800f5f2:	428a      	cmp	r2, r1
 800f5f4:	d15e      	bne.n	800f6b4 <cdcd_xfer_cb+0xd0>
  TU_ASSERT(itf < CFG_TUD_CDC);

  // Received new data
  if ( ep_addr == p_cdc->ep_out )
  {
    tu_fifo_write_n(&p_cdc->rx_ff, p_cdc->epout_buf, (uint16_t) xferred_bytes);
 800f5f6:	b29a      	uxth	r2, r3
 800f5f8:	f106 01a8 	add.w	r1, r6, #168	; 0xa8
 800f5fc:	f106 0010 	add.w	r0, r6, #16
 800f600:	f000 fa76 	bl	800faf0 <tu_fifo_write_n>

    // Check for wanted char and invoke callback if needed
    if ( tud_cdc_rx_wanted_cb && (((signed char) p_cdc->wanted_char) != -1) )
 800f604:	4b3e      	ldr	r3, [pc, #248]	; (800f700 <cdcd_xfer_cb+0x11c>)
 800f606:	b1d3      	cbz	r3, 800f63e <cdcd_xfer_cb+0x5a>
 800f608:	7973      	ldrb	r3, [r6, #5]
 800f60a:	2bff      	cmp	r3, #255	; 0xff
 800f60c:	d017      	beq.n	800f63e <cdcd_xfer_cb+0x5a>
    {
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f60e:	b1b5      	cbz	r5, 800f63e <cdcd_xfer_cb+0x5a>
 800f610:	f106 08a7 	add.w	r8, r6, #167	; 0xa7
 800f614:	eb08 0a05 	add.w	sl, r8, r5
      {
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f618:	f1a8 0997 	sub.w	r9, r8, #151	; 0x97
 800f61c:	e002      	b.n	800f624 <cdcd_xfer_cb+0x40>
      for ( uint32_t i = 0; i < xferred_bytes; i++ )
 800f61e:	45d0      	cmp	r8, sl
 800f620:	d00d      	beq.n	800f63e <cdcd_xfer_cb+0x5a>
        if ( (p_cdc->wanted_char == p_cdc->epout_buf[i]) && !tu_fifo_empty(&p_cdc->rx_ff) )
 800f622:	7973      	ldrb	r3, [r6, #5]
 800f624:	f818 2f01 	ldrb.w	r2, [r8, #1]!
 800f628:	429a      	cmp	r2, r3
 800f62a:	d1f8      	bne.n	800f61e <cdcd_xfer_cb+0x3a>
 800f62c:	4648      	mov	r0, r9
 800f62e:	f000 f8a3 	bl	800f778 <tu_fifo_empty>
 800f632:	2800      	cmp	r0, #0
 800f634:	d1f3      	bne.n	800f61e <cdcd_xfer_cb+0x3a>
        {
          tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 800f636:	7971      	ldrb	r1, [r6, #5]
 800f638:	f3af 8000 	nop.w
 800f63c:	e7ef      	b.n	800f61e <cdcd_xfer_cb+0x3a>
        }
      }
    }

    // invoke receive callback (if there is still data)
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f63e:	4b31      	ldr	r3, [pc, #196]	; (800f704 <cdcd_xfer_cb+0x120>)
 800f640:	b123      	cbz	r3, 800f64c <cdcd_xfer_cb+0x68>
 800f642:	4831      	ldr	r0, [pc, #196]	; (800f708 <cdcd_xfer_cb+0x124>)
 800f644:	f000 f898 	bl	800f778 <tu_fifo_empty>
 800f648:	2800      	cmp	r0, #0
 800f64a:	d04f      	beq.n	800f6ec <cdcd_xfer_cb+0x108>
  uint16_t available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f64c:	482e      	ldr	r0, [pc, #184]	; (800f708 <cdcd_xfer_cb+0x124>)
 800f64e:	f000 f89d 	bl	800f78c <tu_fifo_remaining>
  TU_VERIFY(available >= sizeof(p_cdc->epout_buf));
 800f652:	283f      	cmp	r0, #63	; 0x3f
 800f654:	d905      	bls.n	800f662 <cdcd_xfer_cb+0x7e>
  TU_VERIFY(usbd_edpt_claim(rhport, p_cdc->ep_out));
 800f656:	78f1      	ldrb	r1, [r6, #3]
 800f658:	2000      	movs	r0, #0
 800f65a:	f001 fa4d 	bl	8010af8 <usbd_edpt_claim>
 800f65e:	2800      	cmp	r0, #0
 800f660:	d137      	bne.n	800f6d2 <cdcd_xfer_cb+0xee>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding.
  //       Though maybe the baudrate is not really important !!!
  if ( ep_addr == p_cdc->ep_in )
 800f662:	78b3      	ldrb	r3, [r6, #2]
 800f664:	42a3      	cmp	r3, r4
 800f666:	d003      	beq.n	800f670 <cdcd_xfer_cb+0x8c>
    }
  }

  // nothing to do with notif endpoint for now

  return true;
 800f668:	2401      	movs	r4, #1
}
 800f66a:	4620      	mov	r0, r4
 800f66c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ( tud_cdc_tx_complete_cb ) tud_cdc_tx_complete_cb(itf);
 800f670:	4b26      	ldr	r3, [pc, #152]	; (800f70c <cdcd_xfer_cb+0x128>)
 800f672:	b113      	cbz	r3, 800f67a <cdcd_xfer_cb+0x96>
 800f674:	2000      	movs	r0, #0
 800f676:	f3af 8000 	nop.w
    if ( 0 == tud_cdc_n_write_flush(itf) )
 800f67a:	2000      	movs	r0, #0
 800f67c:	f7ff fe1e 	bl	800f2bc <tud_cdc_n_write_flush>
 800f680:	2800      	cmp	r0, #0
 800f682:	d1f1      	bne.n	800f668 <cdcd_xfer_cb+0x84>
      if ( !tu_fifo_count(&p_cdc->tx_ff) && xferred_bytes && (0 == (xferred_bytes & (BULK_PACKET_SIZE-1))) )
 800f684:	4822      	ldr	r0, [pc, #136]	; (800f710 <cdcd_xfer_cb+0x12c>)
 800f686:	f000 f861 	bl	800f74c <tu_fifo_count>
 800f68a:	2d00      	cmp	r5, #0
 800f68c:	d0ec      	beq.n	800f668 <cdcd_xfer_cb+0x84>
 800f68e:	2800      	cmp	r0, #0
 800f690:	d1ea      	bne.n	800f668 <cdcd_xfer_cb+0x84>
 800f692:	f015 053f 	ands.w	r5, r5, #63	; 0x3f
 800f696:	d1e7      	bne.n	800f668 <cdcd_xfer_cb+0x84>
        if ( usbd_edpt_claim(rhport, p_cdc->ep_in) )
 800f698:	78b1      	ldrb	r1, [r6, #2]
 800f69a:	4638      	mov	r0, r7
 800f69c:	f001 fa2c 	bl	8010af8 <usbd_edpt_claim>
 800f6a0:	4604      	mov	r4, r0
 800f6a2:	2800      	cmp	r0, #0
 800f6a4:	d0e0      	beq.n	800f668 <cdcd_xfer_cb+0x84>
          usbd_edpt_xfer(rhport, p_cdc->ep_in, NULL, 0);
 800f6a6:	462b      	mov	r3, r5
 800f6a8:	462a      	mov	r2, r5
 800f6aa:	78b1      	ldrb	r1, [r6, #2]
 800f6ac:	4638      	mov	r0, r7
 800f6ae:	f001 fa3f 	bl	8010b30 <usbd_edpt_xfer>
 800f6b2:	e7da      	b.n	800f66a <cdcd_xfer_cb+0x86>
    if ( ( ep_addr == p_cdc->ep_out ) || ( ep_addr == p_cdc->ep_in ) ) break;
 800f6b4:	78b3      	ldrb	r3, [r6, #2]
 800f6b6:	428b      	cmp	r3, r1
 800f6b8:	d0da      	beq.n	800f670 <cdcd_xfer_cb+0x8c>
  TU_ASSERT(itf < CFG_TUD_CDC);
 800f6ba:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800f6be:	f8d3 4df0 	ldr.w	r4, [r3, #3568]	; 0xdf0
 800f6c2:	f014 0401 	ands.w	r4, r4, #1
 800f6c6:	d0d0      	beq.n	800f66a <cdcd_xfer_cb+0x86>
 800f6c8:	be00      	bkpt	0x0000
 800f6ca:	2400      	movs	r4, #0
}
 800f6cc:	4620      	mov	r0, r4
 800f6ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  available = tu_fifo_remaining(&p_cdc->rx_ff);
 800f6d2:	480d      	ldr	r0, [pc, #52]	; (800f708 <cdcd_xfer_cb+0x124>)
 800f6d4:	f000 f85a 	bl	800f78c <tu_fifo_remaining>
  if ( available >= sizeof(p_cdc->epout_buf) )
 800f6d8:	283f      	cmp	r0, #63	; 0x3f
 800f6da:	d90a      	bls.n	800f6f2 <cdcd_xfer_cb+0x10e>
    return usbd_edpt_xfer(rhport, p_cdc->ep_out, p_cdc->epout_buf, sizeof(p_cdc->epout_buf));
 800f6dc:	2340      	movs	r3, #64	; 0x40
 800f6de:	4a0d      	ldr	r2, [pc, #52]	; (800f714 <cdcd_xfer_cb+0x130>)
 800f6e0:	78f1      	ldrb	r1, [r6, #3]
 800f6e2:	2000      	movs	r0, #0
 800f6e4:	f001 fa24 	bl	8010b30 <usbd_edpt_xfer>
  if ( ep_addr == p_cdc->ep_in )
 800f6e8:	78b3      	ldrb	r3, [r6, #2]
 800f6ea:	e7bb      	b.n	800f664 <cdcd_xfer_cb+0x80>
    if (tud_cdc_rx_cb && !tu_fifo_empty(&p_cdc->rx_ff) ) tud_cdc_rx_cb(itf);
 800f6ec:	f7f5 fa42 	bl	8004b74 <tud_cdc_rx_cb>
 800f6f0:	e7ac      	b.n	800f64c <cdcd_xfer_cb+0x68>
    usbd_edpt_release(rhport, p_cdc->ep_out);
 800f6f2:	78f1      	ldrb	r1, [r6, #3]
 800f6f4:	2000      	movs	r0, #0
 800f6f6:	f001 fa0d 	bl	8010b14 <usbd_edpt_release>
 800f6fa:	e7b2      	b.n	800f662 <cdcd_xfer_cb+0x7e>
 800f6fc:	2400d134 	.word	0x2400d134
 800f700:	00000000 	.word	0x00000000
 800f704:	08004b75 	.word	0x08004b75
 800f708:	2400d144 	.word	0x2400d144
 800f70c:	00000000 	.word	0x00000000
 800f710:	2400d150 	.word	0x2400d150
 800f714:	2400d1dc 	.word	0x2400d1dc

0800f718 <tu_fifo_config>:
bool tu_fifo_config(tu_fifo_t *f, void* buffer, uint16_t depth, uint16_t item_size, bool overwritable)
{
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) return false;
 800f718:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
{
 800f71c:	4684      	mov	ip, r0
 800f71e:	f89d 0000 	ldrb.w	r0, [sp]
  if (depth > 0x8000) return false;
 800f722:	d810      	bhi.n	800f746 <tu_fifo_config+0x2e>
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t*) buffer;
  f->depth        = depth;
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f724:	f3c3 030e 	ubfx	r3, r3, #0, #15
  f->buffer       = (uint8_t*) buffer;
 800f728:	f8cc 1000 	str.w	r1, [ip]
  f->overwritable = overwritable;
  f->rd_idx       = 0;
 800f72c:	2100      	movs	r1, #0
  f->depth        = depth;
 800f72e:	f8ac 2004 	strh.w	r2, [ip, #4]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f732:	ea43 33c0 	orr.w	r3, r3, r0, lsl #15
  f->wr_idx       = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
 800f736:	2001      	movs	r0, #1
  f->rd_idx       = 0;
 800f738:	f8ac 100a 	strh.w	r1, [ip, #10]
  f->item_size    = (uint16_t) (item_size & 0x7FFF);
 800f73c:	f8ac 3006 	strh.w	r3, [ip, #6]
  f->wr_idx       = 0;
 800f740:	f8ac 1008 	strh.w	r1, [ip, #8]
  return true;
 800f744:	4770      	bx	lr
  if (depth > 0x8000) return false;
 800f746:	2000      	movs	r0, #0
}
 800f748:	4770      	bx	lr
 800f74a:	bf00      	nop

0800f74c <tu_fifo_count>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_count(tu_fifo_t* f)
{
  return tu_min16(_ff_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800f74c:	8903      	ldrh	r3, [r0, #8]
 800f74e:	8942      	ldrh	r2, [r0, #10]
 800f750:	b29b      	uxth	r3, r3
 800f752:	8880      	ldrh	r0, [r0, #4]
 800f754:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f756:	4293      	cmp	r3, r2
 800f758:	d305      	bcc.n	800f766 <tu_fifo_count+0x1a>
    return (uint16_t) (wr_idx - rd_idx);
 800f75a:	1a9b      	subs	r3, r3, r2
 800f75c:	b29b      	uxth	r3, r3
}
 800f75e:	4298      	cmp	r0, r3
 800f760:	bf28      	it	cs
 800f762:	4618      	movcs	r0, r3
 800f764:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f766:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f76a:	4413      	add	r3, r2
 800f76c:	b29b      	uxth	r3, r3
}
 800f76e:	4298      	cmp	r0, r3
 800f770:	bf28      	it	cs
 800f772:	4618      	movcs	r0, r3
 800f774:	4770      	bx	lr
 800f776:	bf00      	nop

0800f778 <tu_fifo_empty>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
bool tu_fifo_empty(tu_fifo_t* f)
{
  return f->wr_idx == f->rd_idx;
 800f778:	8902      	ldrh	r2, [r0, #8]
 800f77a:	8943      	ldrh	r3, [r0, #10]
 800f77c:	b290      	uxth	r0, r2
 800f77e:	b29b      	uxth	r3, r3
}
 800f780:	1ac0      	subs	r0, r0, r3
 800f782:	fab0 f080 	clz	r0, r0
 800f786:	0940      	lsrs	r0, r0, #5
 800f788:	4770      	bx	lr
 800f78a:	bf00      	nop

0800f78c <tu_fifo_remaining>:
    @returns Number of items in FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_remaining(tu_fifo_t* f)
{
  return _ff_remaining(f->depth, f->wr_idx, f->rd_idx);
 800f78c:	8903      	ldrh	r3, [r0, #8]
 800f78e:	8942      	ldrh	r2, [r0, #10]
 800f790:	b29b      	uxth	r3, r3
 800f792:	8880      	ldrh	r0, [r0, #4]
 800f794:	b292      	uxth	r2, r2
  if (wr_idx >= rd_idx)
 800f796:	4293      	cmp	r3, r2
 800f798:	d306      	bcc.n	800f7a8 <tu_fifo_remaining+0x1c>
    return (uint16_t) (wr_idx - rd_idx);
 800f79a:	1a9b      	subs	r3, r3, r2
 800f79c:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f79e:	4298      	cmp	r0, r3
 800f7a0:	d908      	bls.n	800f7b4 <tu_fifo_remaining+0x28>
 800f7a2:	1ac0      	subs	r0, r0, r3
 800f7a4:	b280      	uxth	r0, r0
 800f7a6:	4770      	bx	lr
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f7a8:	ebc2 0240 	rsb	r2, r2, r0, lsl #1
 800f7ac:	4413      	add	r3, r2
 800f7ae:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800f7b0:	4298      	cmp	r0, r3
 800f7b2:	d8f6      	bhi.n	800f7a2 <tu_fifo_remaining+0x16>
 800f7b4:	2000      	movs	r0, #0
}
 800f7b6:	4770      	bx	lr

0800f7b8 <tu_fifo_read>:
{
  _ff_lock(f->mutex_rd);

  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f7b8:	f8b0 c008 	ldrh.w	ip, [r0, #8]
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f7bc:	8882      	ldrh	r2, [r0, #4]
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f7be:	fa1f fc8c 	uxth.w	ip, ip
{
 800f7c2:	b538      	push	{r3, r4, r5, lr}
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f7c4:	8943      	ldrh	r3, [r0, #10]
{
 800f7c6:	4604      	mov	r4, r0
  bool ret = _tu_fifo_peek(f, buffer, f->wr_idx, f->rd_idx);
 800f7c8:	b29b      	uxth	r3, r3
  if (wr_idx >= rd_idx)
 800f7ca:	459c      	cmp	ip, r3
 800f7cc:	d32b      	bcc.n	800f826 <tu_fifo_read+0x6e>
    return (uint16_t) (wr_idx - rd_idx);
 800f7ce:	ebac 0503 	sub.w	r5, ip, r3
 800f7d2:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f7d4:	b368      	cbz	r0, 800f832 <tu_fifo_read+0x7a>
  if ( cnt > f->depth )
 800f7d6:	4282      	cmp	r2, r0
 800f7d8:	d20b      	bcs.n	800f7f2 <tu_fifo_read+0x3a>
  if ( wr_idx >= f->depth )
 800f7da:	4594      	cmp	ip, r2
    rd_idx = wr_idx - f->depth;
 800f7dc:	bf2c      	ite	cs
 800f7de:	ebac 0c02 	subcs.w	ip, ip, r2
    rd_idx = wr_idx + f->depth;
 800f7e2:	4494      	addcc	ip, r2
 800f7e4:	fa1f f38c 	uxth.w	r3, ip
  while ( idx >= depth ) idx -= depth;
 800f7e8:	429a      	cmp	r2, r3
  f->rd_idx = rd_idx;
 800f7ea:	8163      	strh	r3, [r4, #10]
  while ( idx >= depth ) idx -= depth;
 800f7ec:	d803      	bhi.n	800f7f6 <tu_fifo_read+0x3e>
 800f7ee:	1a9b      	subs	r3, r3, r2
 800f7f0:	b29b      	uxth	r3, r3
 800f7f2:	429a      	cmp	r2, r3
 800f7f4:	d9fb      	bls.n	800f7ee <tu_fifo_read+0x36>
  memcpy(app_buf, f->buffer + (rel * f->item_size), f->item_size);
 800f7f6:	88e2      	ldrh	r2, [r4, #6]
 800f7f8:	4608      	mov	r0, r1
 800f7fa:	6825      	ldr	r5, [r4, #0]
 800f7fc:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800f800:	fb02 5103 	mla	r1, r2, r3, r5
 800f804:	f003 fb2e 	bl	8012e64 <memcpy>

  // Advance pointer
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f808:	8961      	ldrh	r1, [r4, #10]
 800f80a:	88a2      	ldrh	r2, [r4, #4]
  return true;
 800f80c:	2001      	movs	r0, #1
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f80e:	b289      	uxth	r1, r1
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f810:	1c4b      	adds	r3, r1, #1
 800f812:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f814:	4299      	cmp	r1, r3
 800f816:	d90e      	bls.n	800f836 <tu_fifo_read+0x7e>
 800f818:	2300      	movs	r3, #0
 800f81a:	fa02 f100 	lsl.w	r1, r2, r0
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f81e:	1a5b      	subs	r3, r3, r1
 800f820:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f822:	8163      	strh	r3, [r4, #10]

  _ff_unlock(f->mutex_rd);
  return ret;
}
 800f824:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f826:	ebc3 0542 	rsb	r5, r3, r2, lsl #1
 800f82a:	4465      	add	r5, ip
 800f82c:	b2a8      	uxth	r0, r5
  if ( cnt == 0 ) return false;
 800f82e:	2800      	cmp	r0, #0
 800f830:	d1d1      	bne.n	800f7d6 <tu_fifo_read+0x1e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f832:	8963      	ldrh	r3, [r4, #10]
 800f834:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f836:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800f83a:	ea4f 0142 	mov.w	r1, r2, lsl #1
 800f83e:	daee      	bge.n	800f81e <tu_fifo_read+0x66>
  f->rd_idx = advance_index(f->depth, f->rd_idx, ret);
 800f840:	8163      	strh	r3, [r4, #10]
}
 800f842:	bd38      	pop	{r3, r4, r5, pc}

0800f844 <tu_fifo_read_n>:

    @returns number of items read from the FIFO
 */
/******************************************************************************/
uint16_t tu_fifo_read_n(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f844:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f848:	8903      	ldrh	r3, [r0, #8]
{
 800f84a:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f84c:	8944      	ldrh	r4, [r0, #10]
{
 800f84e:	4688      	mov	r8, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f850:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f852:	8885      	ldrh	r5, [r0, #4]
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f854:	b2a4      	uxth	r4, r4
  if (wr_idx >= rd_idx)
 800f856:	42a3      	cmp	r3, r4
 800f858:	d354      	bcc.n	800f904 <tu_fifo_read_n+0xc0>
    return (uint16_t) (wr_idx - rd_idx);
 800f85a:	1b1f      	subs	r7, r3, r4
 800f85c:	b2bf      	uxth	r7, r7
  if ( cnt == 0 ) return 0;
 800f85e:	2f00      	cmp	r7, #0
 800f860:	d045      	beq.n	800f8ee <tu_fifo_read_n+0xaa>
  if ( cnt > f->depth )
 800f862:	42bd      	cmp	r5, r7
 800f864:	d33b      	bcc.n	800f8de <tu_fifo_read_n+0x9a>
  if ( cnt < n ) n = cnt;
 800f866:	42ba      	cmp	r2, r7
 800f868:	bf28      	it	cs
 800f86a:	463a      	movcs	r2, r7
  while ( idx >= depth ) idx -= depth;
 800f86c:	42a5      	cmp	r5, r4
 800f86e:	b297      	uxth	r7, r2
 800f870:	d803      	bhi.n	800f87a <tu_fifo_read_n+0x36>
 800f872:	1b64      	subs	r4, r4, r5
 800f874:	b2a4      	uxth	r4, r4
 800f876:	42a5      	cmp	r5, r4
 800f878:	d9fb      	bls.n	800f872 <tu_fifo_read_n+0x2e>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f87a:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800f87c:	f8b6 a006 	ldrh.w	sl, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f880:	6831      	ldr	r1, [r6, #0]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f882:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f884:	f3ca 020e 	ubfx	r2, sl, #0, #15
      if ( n <= lin_count )
 800f888:	429f      	cmp	r7, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f88a:	4692      	mov	sl, r2
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f88c:	fb02 1104 	mla	r1, r2, r4, r1
      if ( n <= lin_count )
 800f890:	d91f      	bls.n	800f8d2 <tu_fifo_read_n+0x8e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800f892:	fb13 f302 	smulbb	r3, r3, r2
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f896:	1b7d      	subs	r5, r7, r5
        memcpy(app_buf, ff_buf, lin_bytes);
 800f898:	4640      	mov	r0, r8
 800f89a:	fa1f f983 	uxth.w	r9, r3
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f89e:	442c      	add	r4, r5
        memcpy(app_buf, ff_buf, lin_bytes);
 800f8a0:	464a      	mov	r2, r9
 800f8a2:	f003 fadf 	bl	8012e64 <memcpy>
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f8a6:	fb14 f20a 	smulbb	r2, r4, sl
        memcpy((uint8_t*) app_buf + lin_bytes, f->buffer, wrap_bytes);
 800f8aa:	eb08 0009 	add.w	r0, r8, r9
 800f8ae:	6831      	ldr	r1, [r6, #0]
 800f8b0:	b292      	uxth	r2, r2
 800f8b2:	f003 fad7 	bl	8012e64 <memcpy>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f8b6:	8972      	ldrh	r2, [r6, #10]
 800f8b8:	88b5      	ldrh	r5, [r6, #4]
 800f8ba:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f8bc:	19d3      	adds	r3, r2, r7
 800f8be:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f8c0:	429a      	cmp	r2, r3
 800f8c2:	d916      	bls.n	800f8f2 <tu_fifo_read_n+0xae>
 800f8c4:	006a      	lsls	r2, r5, #1
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f8c6:	1a9b      	subs	r3, r3, r2
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_INC);
}
 800f8c8:	4638      	mov	r0, r7
 800f8ca:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f8cc:	8173      	strh	r3, [r6, #10]
}
 800f8ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        memcpy(app_buf, ff_buf, n*f->item_size);
 800f8d2:	fb07 f202 	mul.w	r2, r7, r2
 800f8d6:	4640      	mov	r0, r8
 800f8d8:	f003 fac4 	bl	8012e64 <memcpy>
 800f8dc:	e7eb      	b.n	800f8b6 <tu_fifo_read_n+0x72>
  if ( wr_idx >= f->depth )
 800f8de:	42ab      	cmp	r3, r5
  f->rd_idx = rd_idx;
 800f8e0:	462f      	mov	r7, r5
    rd_idx = wr_idx - f->depth;
 800f8e2:	bf2c      	ite	cs
 800f8e4:	1b5b      	subcs	r3, r3, r5
    rd_idx = wr_idx + f->depth;
 800f8e6:	195b      	addcc	r3, r3, r5
 800f8e8:	b29c      	uxth	r4, r3
  f->rd_idx = rd_idx;
 800f8ea:	8174      	strh	r4, [r6, #10]
    cnt = f->depth;
 800f8ec:	e7bb      	b.n	800f866 <tu_fifo_read_n+0x22>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f8ee:	8973      	ldrh	r3, [r6, #10]
 800f8f0:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f8f2:	ebb3 0f45 	cmp.w	r3, r5, lsl #1
 800f8f6:	ea4f 0245 	mov.w	r2, r5, lsl #1
 800f8fa:	dae4      	bge.n	800f8c6 <tu_fifo_read_n+0x82>
}
 800f8fc:	4638      	mov	r0, r7
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f8fe:	8173      	strh	r3, [r6, #10]
}
 800f900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800f904:	ebc4 0745 	rsb	r7, r4, r5, lsl #1
 800f908:	441f      	add	r7, r3
 800f90a:	b2bf      	uxth	r7, r7
 800f90c:	e7a7      	b.n	800f85e <tu_fifo_read_n+0x1a>
 800f90e:	bf00      	nop

0800f910 <tu_fifo_read_n_const_addr_full_words>:

uint16_t tu_fifo_read_n_const_addr_full_words(tu_fifo_t* f, void * buffer, uint16_t n)
{
 800f910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f914:	460f      	mov	r7, r1
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f916:	8901      	ldrh	r1, [r0, #8]
 800f918:	8943      	ldrh	r3, [r0, #10]
{
 800f91a:	4606      	mov	r6, r0
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f91c:	b289      	uxth	r1, r1
{
 800f91e:	b083      	sub	sp, #12
  n = _tu_fifo_peek_n(f, buffer, n, f->wr_idx, f->rd_idx, copy_mode);
 800f920:	b29b      	uxth	r3, r3
  uint16_t cnt = _ff_count(f->depth, wr_idx, rd_idx);
 800f922:	8880      	ldrh	r0, [r0, #4]
  if (wr_idx >= rd_idx)
 800f924:	4299      	cmp	r1, r3
 800f926:	f0c0 80a2 	bcc.w	800fa6e <tu_fifo_read_n_const_addr_full_words+0x15e>
    return (uint16_t) (wr_idx - rd_idx);
 800f92a:	1acd      	subs	r5, r1, r3
 800f92c:	ea4f 0940 	mov.w	r9, r0, lsl #1
 800f930:	b2ad      	uxth	r5, r5
  if ( cnt == 0 ) return 0;
 800f932:	2d00      	cmp	r5, #0
 800f934:	f000 8092 	beq.w	800fa5c <tu_fifo_read_n_const_addr_full_words+0x14c>
  if ( cnt > f->depth )
 800f938:	42a8      	cmp	r0, r5
 800f93a:	f0c0 8087 	bcc.w	800fa4c <tu_fifo_read_n_const_addr_full_words+0x13c>
  if ( cnt < n ) n = cnt;
 800f93e:	4295      	cmp	r5, r2
 800f940:	bf28      	it	cs
 800f942:	4615      	movcs	r5, r2
  while ( idx >= depth ) idx -= depth;
 800f944:	4298      	cmp	r0, r3
 800f946:	d803      	bhi.n	800f950 <tu_fifo_read_n_const_addr_full_words+0x40>
 800f948:	1a1b      	subs	r3, r3, r0
 800f94a:	b29b      	uxth	r3, r3
 800f94c:	4298      	cmp	r0, r3
 800f94e:	d9fb      	bls.n	800f948 <tu_fifo_read_n_const_addr_full_words+0x38>
  uint16_t const lin_count = f->depth - rd_ptr;
 800f950:	eba0 0e03 	sub.w	lr, r0, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800f954:	f8b6 a006 	ldrh.w	sl, [r6, #6]
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f958:	f8d6 8000 	ldr.w	r8, [r6]
  uint16_t const lin_count = f->depth - rd_ptr;
 800f95c:	fa1f fe8e 	uxth.w	lr, lr
  uint16_t lin_bytes = lin_count * f->item_size;
 800f960:	f3ca 0c0e 	ubfx	ip, sl, #0, #15
      if ( n <= lin_count )
 800f964:	4575      	cmp	r5, lr
  uint16_t lin_bytes = lin_count * f->item_size;
 800f966:	46e2      	mov	sl, ip
  uint8_t* ff_buf = f->buffer + (rd_ptr * f->item_size);
 800f968:	fb0c 8c03 	mla	ip, ip, r3, r8
      if ( n <= lin_count )
 800f96c:	d81e      	bhi.n	800f9ac <tu_fifo_read_n_const_addr_full_words+0x9c>
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f96e:	fb15 f20a 	smulbb	r2, r5, sl
  uint16_t full_words = len >> 2;
 800f972:	f3c2 018d 	ubfx	r1, r2, #2, #14
        _ff_pull_const_addr(app_buf, ff_buf, n*f->item_size);
 800f976:	b292      	uxth	r2, r2
  while(full_words--)
 800f978:	2900      	cmp	r1, #0
 800f97a:	d07f      	beq.n	800fa7c <tu_fifo_read_n_const_addr_full_words+0x16c>
 800f97c:	eb0c 0181 	add.w	r1, ip, r1, lsl #2


#else

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800f980:	f85c 3b04 	ldr.w	r3, [ip], #4
 800f984:	4561      	cmp	r1, ip
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f986:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800f988:	d1fa      	bne.n	800f980 <tu_fifo_read_n_const_addr_full_words+0x70>
  if ( bytes_rem )
 800f98a:	f012 0203 	ands.w	r2, r2, #3
 800f98e:	d155      	bne.n	800fa3c <tu_fifo_read_n_const_addr_full_words+0x12c>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f990:	8972      	ldrh	r2, [r6, #10]
 800f992:	b292      	uxth	r2, r2
  uint16_t new_idx = (uint16_t) (idx + offset);
 800f994:	1953      	adds	r3, r2, r5
 800f996:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800f998:	429a      	cmp	r2, r3
 800f99a:	d961      	bls.n	800fa60 <tu_fifo_read_n_const_addr_full_words+0x150>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800f99c:	eba3 0309 	sub.w	r3, r3, r9
  return _tu_fifo_read_n(f, buffer, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800f9a0:	4628      	mov	r0, r5
 800f9a2:	b29b      	uxth	r3, r3
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800f9a4:	8173      	strh	r3, [r6, #10]
}
 800f9a6:	b003      	add	sp, #12
 800f9a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uint16_t lin_bytes = lin_count * f->item_size;
 800f9ac:	fb1e fe0a 	smulbb	lr, lr, sl
 800f9b0:	fa1f fe8e 	uxth.w	lr, lr
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 800f9b4:	f02e 0203 	bic.w	r2, lr, #3
 800f9b8:	b291      	uxth	r1, r2
  while(full_words--)
 800f9ba:	ea4f 0b92 	mov.w	fp, r2, lsr #2
 800f9be:	b13a      	cbz	r2, 800f9d0 <tu_fifo_read_n_const_addr_full_words+0xc0>
 800f9c0:	eb0c 0b8b 	add.w	fp, ip, fp, lsl #2
 800f9c4:	4662      	mov	r2, ip
 800f9c6:	f852 4b04 	ldr.w	r4, [r2], #4
 800f9ca:	4593      	cmp	fp, r2
    *reg_tx = tu_unaligned_read32(ff_buf);
 800f9cc:	603c      	str	r4, [r7, #0]
  while(full_words--)
 800f9ce:	d1fa      	bne.n	800f9c6 <tu_fifo_read_n_const_addr_full_words+0xb6>
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f9d0:	1a2a      	subs	r2, r5, r0
        if (rem > 0)
 800f9d2:	f01e 0b03 	ands.w	fp, lr, #3
  uint16_t const wrap_count = n - lin_count; // only used if wrapped
 800f9d6:	eb03 0402 	add.w	r4, r3, r2
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800f9da:	fb14 f40a 	smulbb	r4, r4, sl
 800f9de:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800f9e0:	d01e      	beq.n	800fa20 <tu_fifo_read_n_const_addr_full_words+0x110>
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800f9e2:	f1cb 0a04 	rsb	sl, fp, #4
          uint32_t tmp32=0;
 800f9e6:	2300      	movs	r3, #0
          while(rem--) *dst_u8++ = *ff_buf++;
 800f9e8:	465a      	mov	r2, fp
 800f9ea:	4461      	add	r1, ip
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800f9ec:	fa1f fa8a 	uxth.w	sl, sl
 800f9f0:	a801      	add	r0, sp, #4
          uint32_t tmp32=0;
 800f9f2:	9301      	str	r3, [sp, #4]
 800f9f4:	45a2      	cmp	sl, r4
 800f9f6:	bf28      	it	cs
 800f9f8:	46a2      	movcs	sl, r4
          while(rem--) *dst_u8++ = *ff_buf++;
 800f9fa:	f003 fa33 	bl	8012e64 <memcpy>
 800f9fe:	ab01      	add	r3, sp, #4
          wrap_bytes -= remrem;
 800fa00:	eba4 040a 	sub.w	r4, r4, sl
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800fa04:	fa5f f28a 	uxtb.w	r2, sl
          while(rem--) *dst_u8++ = *ff_buf++;
 800fa08:	eb03 000b 	add.w	r0, r3, fp
          wrap_bytes -= remrem;
 800fa0c:	b2a4      	uxth	r4, r4
          while(remrem--) *dst_u8++ = *ff_buf++;
 800fa0e:	f1ba 0f00 	cmp.w	sl, #0
 800fa12:	d003      	beq.n	800fa1c <tu_fifo_read_n_const_addr_full_words+0x10c>
 800fa14:	4641      	mov	r1, r8
 800fa16:	4490      	add	r8, r2
 800fa18:	f003 fa24 	bl	8012e64 <memcpy>
          *reg_tx = tmp32;
 800fa1c:	9b01      	ldr	r3, [sp, #4]
 800fa1e:	603b      	str	r3, [r7, #0]
        if (wrap_bytes > 0) _ff_pull_const_addr(app_buf, ff_buf, wrap_bytes);
 800fa20:	2c00      	cmp	r4, #0
 800fa22:	d0b5      	beq.n	800f990 <tu_fifo_read_n_const_addr_full_words+0x80>
  while(full_words--)
 800fa24:	08a1      	lsrs	r1, r4, #2
 800fa26:	d02b      	beq.n	800fa80 <tu_fifo_read_n_const_addr_full_words+0x170>
 800fa28:	eb08 0181 	add.w	r1, r8, r1, lsl #2
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32  (const void* mem) { return *((uint32_t const *) mem); }
 800fa2c:	f858 3b04 	ldr.w	r3, [r8], #4
 800fa30:	4588      	cmp	r8, r1
    *reg_tx = tu_unaligned_read32(ff_buf);
 800fa32:	603b      	str	r3, [r7, #0]
  while(full_words--)
 800fa34:	d1fa      	bne.n	800fa2c <tu_fifo_read_n_const_addr_full_words+0x11c>
  if ( bytes_rem )
 800fa36:	f014 0203 	ands.w	r2, r4, #3
 800fa3a:	d0a9      	beq.n	800f990 <tu_fifo_read_n_const_addr_full_words+0x80>
    uint32_t tmp32 = 0;
 800fa3c:	2300      	movs	r3, #0
    memcpy(&tmp32, ff_buf, bytes_rem);
 800fa3e:	a801      	add	r0, sp, #4
    uint32_t tmp32 = 0;
 800fa40:	9301      	str	r3, [sp, #4]
    memcpy(&tmp32, ff_buf, bytes_rem);
 800fa42:	f003 fa0f 	bl	8012e64 <memcpy>
    *reg_tx = tmp32;
 800fa46:	9b01      	ldr	r3, [sp, #4]
 800fa48:	603b      	str	r3, [r7, #0]
 800fa4a:	e7a1      	b.n	800f990 <tu_fifo_read_n_const_addr_full_words+0x80>
  if ( wr_idx >= f->depth )
 800fa4c:	4281      	cmp	r1, r0
  f->rd_idx = rd_idx;
 800fa4e:	4605      	mov	r5, r0
    rd_idx = wr_idx - f->depth;
 800fa50:	bf2c      	ite	cs
 800fa52:	1a09      	subcs	r1, r1, r0
    rd_idx = wr_idx + f->depth;
 800fa54:	1809      	addcc	r1, r1, r0
 800fa56:	b28b      	uxth	r3, r1
  f->rd_idx = rd_idx;
 800fa58:	8173      	strh	r3, [r6, #10]
    cnt = f->depth;
 800fa5a:	e770      	b.n	800f93e <tu_fifo_read_n_const_addr_full_words+0x2e>
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800fa5c:	8973      	ldrh	r3, [r6, #10]
 800fa5e:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fa60:	454b      	cmp	r3, r9
 800fa62:	da9b      	bge.n	800f99c <tu_fifo_read_n_const_addr_full_words+0x8c>
}
 800fa64:	4628      	mov	r0, r5
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 800fa66:	8173      	strh	r3, [r6, #10]
}
 800fa68:	b003      	add	sp, #12
 800fa6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fa6e:	ebc3 0540 	rsb	r5, r3, r0, lsl #1
 800fa72:	ea4f 0940 	mov.w	r9, r0, lsl #1
 800fa76:	440d      	add	r5, r1
 800fa78:	b2ad      	uxth	r5, r5
 800fa7a:	e75a      	b.n	800f932 <tu_fifo_read_n_const_addr_full_words+0x22>
  while(full_words--)
 800fa7c:	4661      	mov	r1, ip
 800fa7e:	e784      	b.n	800f98a <tu_fifo_read_n_const_addr_full_words+0x7a>
 800fa80:	4641      	mov	r1, r8
 800fa82:	e7d8      	b.n	800fa36 <tu_fifo_read_n_const_addr_full_words+0x126>

0800fa84 <tu_fifo_write>:
    @returns TRUE if the data was written to the FIFO (overwrittable
             FIFO will always return TRUE)
 */
/******************************************************************************/
bool tu_fifo_write(tu_fifo_t* f, const void * data)
{
 800fa84:	b538      	push	{r3, r4, r5, lr}
  _ff_lock(f->mutex_wr);

  bool ret;
  uint16_t const wr_idx = f->wr_idx;
 800fa86:	8905      	ldrh	r5, [r0, #8]
{
 800fa88:	4604      	mov	r4, r0
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800fa8a:	8903      	ldrh	r3, [r0, #8]
 800fa8c:	8940      	ldrh	r0, [r0, #10]
  uint16_t const wr_idx = f->wr_idx;
 800fa8e:	b2ad      	uxth	r5, r5
  return _ff_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	88a2      	ldrh	r2, [r4, #4]
 800fa94:	b280      	uxth	r0, r0
  if (wr_idx >= rd_idx)
 800fa96:	4283      	cmp	r3, r0
 800fa98:	d320      	bcc.n	800fadc <tu_fifo_write+0x58>
    return (uint16_t) (wr_idx - rd_idx);
 800fa9a:	1a1b      	subs	r3, r3, r0
 800fa9c:	b29b      	uxth	r3, r3

  if ( tu_fifo_full(f) && !f->overwritable )
 800fa9e:	429a      	cmp	r2, r3
 800faa0:	d802      	bhi.n	800faa8 <tu_fifo_write+0x24>
 800faa2:	79e0      	ldrb	r0, [r4, #7]
 800faa4:	09c0      	lsrs	r0, r0, #7
 800faa6:	d018      	beq.n	800fada <tu_fifo_write+0x56>
  while ( idx >= depth ) idx -= depth;
 800faa8:	4295      	cmp	r5, r2
 800faaa:	462b      	mov	r3, r5
 800faac:	d303      	bcc.n	800fab6 <tu_fifo_write+0x32>
 800faae:	1a9b      	subs	r3, r3, r2
 800fab0:	b29b      	uxth	r3, r3
 800fab2:	4293      	cmp	r3, r2
 800fab4:	d2fb      	bcs.n	800faae <tu_fifo_write+0x2a>
  memcpy(f->buffer + (rel * f->item_size), app_buf, f->item_size);
 800fab6:	88e2      	ldrh	r2, [r4, #6]
 800fab8:	6820      	ldr	r0, [r4, #0]
 800faba:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800fabe:	fb02 0003 	mla	r0, r2, r3, r0
 800fac2:	f003 f9cf 	bl	8012e64 <memcpy>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fac6:	1c6b      	adds	r3, r5, #1

    // Write data
    _ff_push(f, data, wr_ptr);

    // Advance pointer
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800fac8:	88a2      	ldrh	r2, [r4, #4]
  uint16_t new_idx = (uint16_t) (idx + offset);
 800faca:	b29b      	uxth	r3, r3
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800facc:	0051      	lsls	r1, r2, #1
 800face:	429d      	cmp	r5, r3
 800fad0:	d909      	bls.n	800fae6 <tu_fifo_write+0x62>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fad2:	1a5b      	subs	r3, r3, r1
 800fad4:	b29b      	uxth	r3, r3

    ret = true;
 800fad6:	2001      	movs	r0, #1
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 800fad8:	8123      	strh	r3, [r4, #8]
  }

  _ff_unlock(f->mutex_wr);

  return ret;
}
 800fada:	bd38      	pop	{r3, r4, r5, pc}
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fadc:	ebc0 0042 	rsb	r0, r0, r2, lsl #1
 800fae0:	4403      	add	r3, r0
 800fae2:	b29b      	uxth	r3, r3
 800fae4:	e7db      	b.n	800fa9e <tu_fifo_write+0x1a>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fae6:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 800faea:	dbf4      	blt.n	800fad6 <tu_fifo_write+0x52>
 800faec:	e7f1      	b.n	800fad2 <tu_fifo_write+0x4e>
 800faee:	bf00      	nop

0800faf0 <tu_fifo_write_n>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n(tu_fifo_t* f, const void * data, uint16_t n)
{
 800faf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800faf4:	b083      	sub	sp, #12
  if ( n == 0 ) return 0;
 800faf6:	2a00      	cmp	r2, #0
 800faf8:	d043      	beq.n	800fb82 <tu_fifo_write_n+0x92>
  uint16_t wr_idx = f->wr_idx;
 800fafa:	8907      	ldrh	r7, [r0, #8]
 800fafc:	4606      	mov	r6, r0
  uint16_t rd_idx = f->rd_idx;
 800fafe:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800fb00:	79c0      	ldrb	r0, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800fb02:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800fb04:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800fb06:	09c0      	lsrs	r0, r0, #7
 800fb08:	d141      	bne.n	800fb8e <tu_fifo_write_n+0x9e>
  if (wr_idx >= rd_idx)
 800fb0a:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800fb0c:	88b5      	ldrh	r5, [r6, #4]
  if (wr_idx >= rd_idx)
 800fb0e:	d254      	bcs.n	800fbba <tu_fifo_write_n+0xca>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fb10:	ebc3 0345 	rsb	r3, r3, r5, lsl #1
 800fb14:	443b      	add	r3, r7
 800fb16:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800fb18:	429d      	cmp	r5, r3
 800fb1a:	d932      	bls.n	800fb82 <tu_fifo_write_n+0x92>
 800fb1c:	1aeb      	subs	r3, r5, r3
 800fb1e:	f8b6 a006 	ldrh.w	sl, [r6, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fb22:	b29b      	uxth	r3, r3
 800fb24:	4293      	cmp	r3, r2
 800fb26:	bf28      	it	cs
 800fb28:	4613      	movcs	r3, r2
 800fb2a:	4698      	mov	r8, r3
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fb2c:	eb08 0907 	add.w	r9, r8, r7
 800fb30:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800fb34:	42bd      	cmp	r5, r7
 800fb36:	463c      	mov	r4, r7
 800fb38:	d803      	bhi.n	800fb42 <tu_fifo_write_n+0x52>
 800fb3a:	1b64      	subs	r4, r4, r5
 800fb3c:	b2a4      	uxth	r4, r4
 800fb3e:	42ac      	cmp	r4, r5
 800fb40:	d2fb      	bcs.n	800fb3a <tu_fifo_write_n+0x4a>
  uint16_t const lin_count = f->depth - wr_ptr;
 800fb42:	1b2b      	subs	r3, r5, r4
  uint16_t lin_bytes = lin_count * f->item_size;
 800fb44:	f3ca 020e 	ubfx	r2, sl, #0, #15
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800fb48:	6830      	ldr	r0, [r6, #0]
  uint16_t const lin_count = f->depth - wr_ptr;
 800fb4a:	b29b      	uxth	r3, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800fb4c:	4692      	mov	sl, r2
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800fb4e:	fb02 0004 	mla	r0, r2, r4, r0
      if(n <= lin_count)
 800fb52:	4543      	cmp	r3, r8
 800fb54:	d342      	bcc.n	800fbdc <tu_fifo_write_n+0xec>
        memcpy(ff_buf, app_buf, n*f->item_size);
 800fb56:	fb02 f208 	mul.w	r2, r2, r8
 800fb5a:	f003 f983 	bl	8012e64 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800fb5e:	88b2      	ldrh	r2, [r6, #4]
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fb60:	454f      	cmp	r7, r9
 800fb62:	ea4f 0342 	mov.w	r3, r2, lsl #1
 800fb66:	d802      	bhi.n	800fb6e <tu_fifo_write_n+0x7e>
 800fb68:	ebb9 0f42 	cmp.w	r9, r2, lsl #1
 800fb6c:	db03      	blt.n	800fb76 <tu_fifo_write_n+0x86>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fb6e:	eba9 0303 	sub.w	r3, r9, r3
 800fb72:	fa1f f983 	uxth.w	r9, r3
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_INC);
}
 800fb76:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800fb78:	f8a6 9008 	strh.w	r9, [r6, #8]
}
 800fb7c:	b003      	add	sp, #12
 800fb7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800fb82:	f04f 0800 	mov.w	r8, #0
}
 800fb86:	4640      	mov	r0, r8
 800fb88:	b003      	add	sp, #12
 800fb8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800fb8e:	f8b6 8004 	ldrh.w	r8, [r6, #4]
 800fb92:	4542      	cmp	r2, r8
 800fb94:	d214      	bcs.n	800fbc0 <tu_fifo_write_n+0xd0>
  if (wr_idx >= rd_idx)
 800fb96:	429f      	cmp	r7, r3
 800fb98:	d34e      	bcc.n	800fc38 <tu_fifo_write_n+0x148>
    return (uint16_t) (wr_idx - rd_idx);
 800fb9a:	1af8      	subs	r0, r7, r3
 800fb9c:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800fba0:	b280      	uxth	r0, r0
      if (overflowable_count + n >= 2*f->depth)
 800fba2:	4410      	add	r0, r2
 800fba4:	42a0      	cmp	r0, r4
 800fba6:	da2d      	bge.n	800fc04 <tu_fifo_write_n+0x114>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fba8:	eb02 0907 	add.w	r9, r2, r7
 800fbac:	4645      	mov	r5, r8
 800fbae:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800fbb2:	4690      	mov	r8, r2
 800fbb4:	fa1f f989 	uxth.w	r9, r9
 800fbb8:	e7bc      	b.n	800fb34 <tu_fifo_write_n+0x44>
    return (uint16_t) (wr_idx - rd_idx);
 800fbba:	1afb      	subs	r3, r7, r3
 800fbbc:	b29b      	uxth	r3, r3
 800fbbe:	e7ab      	b.n	800fb18 <tu_fifo_write_n+0x28>
        buf8 += (n - f->depth) * f->item_size;
 800fbc0:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800fbc4:	eba2 0208 	sub.w	r2, r2, r8
 800fbc8:	f3ca 000e 	ubfx	r0, sl, #0, #15
 800fbcc:	fb00 1102 	mla	r1, r0, r2, r1
  if (n)
 800fbd0:	f1b8 0f00 	cmp.w	r8, #0
 800fbd4:	d0d7      	beq.n	800fb86 <tu_fifo_write_n+0x96>
  uint16_t rd_idx = f->rd_idx;
 800fbd6:	461f      	mov	r7, r3
 800fbd8:	4645      	mov	r5, r8
 800fbda:	e7a7      	b.n	800fb2c <tu_fifo_write_n+0x3c>
  uint16_t lin_bytes = lin_count * f->item_size;
 800fbdc:	fb13 f302 	smulbb	r3, r3, r2
  uint16_t const wrap_count = n - lin_count;
 800fbe0:	eba8 0505 	sub.w	r5, r8, r5
        memcpy(ff_buf, app_buf, lin_bytes);
 800fbe4:	9101      	str	r1, [sp, #4]
 800fbe6:	fa1f fb83 	uxth.w	fp, r3
 800fbea:	465a      	mov	r2, fp
 800fbec:	f003 f93a 	bl	8012e64 <memcpy>
  uint16_t const wrap_count = n - lin_count;
 800fbf0:	1962      	adds	r2, r4, r5
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800fbf2:	9901      	ldr	r1, [sp, #4]
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800fbf4:	fb12 f20a 	smulbb	r2, r2, sl
        memcpy(f->buffer, ((uint8_t const*) app_buf) + lin_bytes, wrap_bytes);
 800fbf8:	6830      	ldr	r0, [r6, #0]
 800fbfa:	4459      	add	r1, fp
 800fbfc:	b292      	uxth	r2, r2
 800fbfe:	f003 f931 	bl	8012e64 <memcpy>
 800fc02:	e7ac      	b.n	800fb5e <tu_fifo_write_n+0x6e>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800fc04:	eb03 0908 	add.w	r9, r3, r8
 800fc08:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fc0c:	eba9 0702 	sub.w	r7, r9, r2
 800fc10:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fc12:	42bb      	cmp	r3, r7
 800fc14:	d806      	bhi.n	800fc24 <tu_fifo_write_n+0x134>
 800fc16:	42bc      	cmp	r4, r7
 800fc18:	dd04      	ble.n	800fc24 <tu_fifo_write_n+0x134>
 800fc1a:	4645      	mov	r5, r8
 800fc1c:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800fc20:	4690      	mov	r8, r2
 800fc22:	e787      	b.n	800fb34 <tu_fifo_write_n+0x44>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fc24:	1b3c      	subs	r4, r7, r4
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fc26:	4645      	mov	r5, r8
 800fc28:	4690      	mov	r8, r2
 800fc2a:	f8b6 a006 	ldrh.w	sl, [r6, #6]
 800fc2e:	b2a7      	uxth	r7, r4
 800fc30:	443a      	add	r2, r7
 800fc32:	fa1f f982 	uxth.w	r9, r2
 800fc36:	e77d      	b.n	800fb34 <tu_fifo_write_n+0x44>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fc38:	ebc3 0048 	rsb	r0, r3, r8, lsl #1
 800fc3c:	ea4f 0448 	mov.w	r4, r8, lsl #1
 800fc40:	4438      	add	r0, r7
 800fc42:	b280      	uxth	r0, r0
 800fc44:	e7ad      	b.n	800fba2 <tu_fifo_write_n+0xb2>
 800fc46:	bf00      	nop

0800fc48 <tu_fifo_write_n_const_addr_full_words>:
                Number of element
    @return Number of written elements
 */
/******************************************************************************/
uint16_t tu_fifo_write_n_const_addr_full_words(tu_fifo_t* f, const void * data, uint16_t n)
{
 800fc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc4c:	b085      	sub	sp, #20
  if ( n == 0 ) return 0;
 800fc4e:	2a00      	cmp	r2, #0
 800fc50:	d056      	beq.n	800fd00 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800fc52:	460e      	mov	r6, r1
  if ( !f->overwritable )
 800fc54:	79c1      	ldrb	r1, [r0, #7]
  uint16_t wr_idx = f->wr_idx;
 800fc56:	8907      	ldrh	r7, [r0, #8]
 800fc58:	4605      	mov	r5, r0
  uint16_t rd_idx = f->rd_idx;
 800fc5a:	8943      	ldrh	r3, [r0, #10]
  if ( !f->overwritable )
 800fc5c:	09c9      	lsrs	r1, r1, #7
  uint16_t wr_idx = f->wr_idx;
 800fc5e:	b2bf      	uxth	r7, r7
  uint16_t rd_idx = f->rd_idx;
 800fc60:	b29b      	uxth	r3, r3
  if ( !f->overwritable )
 800fc62:	d153      	bne.n	800fd0c <tu_fifo_write_n_const_addr_full_words+0xc4>
  if (wr_idx >= rd_idx)
 800fc64:	429f      	cmp	r7, r3
    uint16_t const remain = _ff_remaining(f->depth, wr_idx, rd_idx);
 800fc66:	f8b0 c004 	ldrh.w	ip, [r0, #4]
  if (wr_idx >= rd_idx)
 800fc6a:	d263      	bcs.n	800fd34 <tu_fifo_write_n_const_addr_full_words+0xec>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fc6c:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
 800fc70:	443b      	add	r3, r7
 800fc72:	b29b      	uxth	r3, r3
  return (depth > count) ? (depth - count) : 0;
 800fc74:	459c      	cmp	ip, r3
 800fc76:	d943      	bls.n	800fd00 <tu_fifo_write_n_const_addr_full_words+0xb8>
 800fc78:	ebac 0303 	sub.w	r3, ip, r3
 800fc7c:	b29b      	uxth	r3, r3
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	bf28      	it	cs
 800fc82:	4613      	movcs	r3, r2
 800fc84:	4698      	mov	r8, r3
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fc86:	eb08 0907 	add.w	r9, r8, r7
 800fc8a:	fa1f f989 	uxth.w	r9, r9
  while ( idx >= depth ) idx -= depth;
 800fc8e:	45bc      	cmp	ip, r7
 800fc90:	463b      	mov	r3, r7
 800fc92:	d804      	bhi.n	800fc9e <tu_fifo_write_n_const_addr_full_words+0x56>
 800fc94:	eba3 030c 	sub.w	r3, r3, ip
 800fc98:	b29b      	uxth	r3, r3
 800fc9a:	4563      	cmp	r3, ip
 800fc9c:	d2fa      	bcs.n	800fc94 <tu_fifo_write_n_const_addr_full_words+0x4c>
  uint16_t const lin_count = f->depth - wr_ptr;
 800fc9e:	ebac 0003 	sub.w	r0, ip, r3
  uint16_t lin_bytes = lin_count * f->item_size;
 800fca2:	88e9      	ldrh	r1, [r5, #6]
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800fca4:	f8d5 a000 	ldr.w	sl, [r5]
  uint16_t const lin_count = f->depth - wr_ptr;
 800fca8:	b280      	uxth	r0, r0
  uint16_t lin_bytes = lin_count * f->item_size;
 800fcaa:	f3c1 0e0e 	ubfx	lr, r1, #0, #15
      if(n <= lin_count)
 800fcae:	4540      	cmp	r0, r8
  uint16_t lin_bytes = lin_count * f->item_size;
 800fcb0:	4671      	mov	r1, lr
  uint8_t* ff_buf = f->buffer + (wr_ptr * f->item_size);
 800fcb2:	fb0e ae03 	mla	lr, lr, r3, sl
      if(n <= lin_count)
 800fcb6:	d346      	bcc.n	800fd46 <tu_fifo_write_n_const_addr_full_words+0xfe>
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800fcb8:	fb11 f208 	smulbb	r2, r1, r8
  uint16_t full_words = len >> 2;
 800fcbc:	f3c2 008d 	ubfx	r0, r2, #2, #14
        _ff_push_const_addr(ff_buf, app_buf, n*f->item_size);
 800fcc0:	b292      	uxth	r2, r2
  while(full_words--)
 800fcc2:	2800      	cmp	r0, #0
 800fcc4:	f000 80ac 	beq.w	800fe20 <tu_fifo_write_n_const_addr_full_words+0x1d8>
 800fcc8:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800fccc:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_unaligned_read16  (const void* mem) { return *((uint16_t const *) mem); }

TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800fcce:	f84e 3b04 	str.w	r3, [lr], #4
  while(full_words--)
 800fcd2:	4570      	cmp	r0, lr
 800fcd4:	d1fa      	bne.n	800fccc <tu_fifo_write_n_const_addr_full_words+0x84>
  if ( bytes_rem )
 800fcd6:	f012 0203 	ands.w	r2, r2, #3
 800fcda:	f040 8099 	bne.w	800fe10 <tu_fifo_write_n_const_addr_full_words+0x1c8>
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fcde:	45b9      	cmp	r9, r7
 800fce0:	ea4f 034c 	mov.w	r3, ip, lsl #1
 800fce4:	d302      	bcc.n	800fcec <tu_fifo_write_n_const_addr_full_words+0xa4>
 800fce6:	ebb9 0f4c 	cmp.w	r9, ip, lsl #1
 800fcea:	db03      	blt.n	800fcf4 <tu_fifo_write_n_const_addr_full_words+0xac>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fcec:	eba9 0303 	sub.w	r3, r9, r3
 800fcf0:	fa1f f983 	uxth.w	r9, r3
  return _tu_fifo_write_n(f, data, n, TU_FIFO_COPY_CST_FULL_WORDS);
}
 800fcf4:	4640      	mov	r0, r8
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800fcf6:	f8a5 9008 	strh.w	r9, [r5, #8]
}
 800fcfa:	b005      	add	sp, #20
 800fcfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if ( n == 0 ) return 0;
 800fd00:	f04f 0800 	mov.w	r8, #0
}
 800fd04:	4640      	mov	r0, r8
 800fd06:	b005      	add	sp, #20
 800fd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ( n >= f->depth )
 800fd0c:	f8b0 8004 	ldrh.w	r8, [r0, #4]
 800fd10:	4542      	cmp	r2, r8
 800fd12:	d212      	bcs.n	800fd3a <tu_fifo_write_n_const_addr_full_words+0xf2>
  if (wr_idx >= rd_idx)
 800fd14:	429f      	cmp	r7, r3
 800fd16:	d368      	bcc.n	800fdea <tu_fifo_write_n_const_addr_full_words+0x1a2>
    return (uint16_t) (wr_idx - rd_idx);
 800fd18:	1af9      	subs	r1, r7, r3
 800fd1a:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800fd1e:	b289      	uxth	r1, r1
      if (overflowable_count + n >= 2*f->depth)
 800fd20:	4411      	add	r1, r2
 800fd22:	4281      	cmp	r1, r0
 800fd24:	da4b      	bge.n	800fdbe <tu_fifo_write_n_const_addr_full_words+0x176>
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fd26:	eb02 0907 	add.w	r9, r2, r7
 800fd2a:	46c4      	mov	ip, r8
 800fd2c:	4690      	mov	r8, r2
 800fd2e:	fa1f f989 	uxth.w	r9, r9
 800fd32:	e7ac      	b.n	800fc8e <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (wr_idx - rd_idx);
 800fd34:	1afb      	subs	r3, r7, r3
 800fd36:	b29b      	uxth	r3, r3
 800fd38:	e79c      	b.n	800fc74 <tu_fifo_write_n_const_addr_full_words+0x2c>
  if (n)
 800fd3a:	f1b8 0f00 	cmp.w	r8, #0
 800fd3e:	d0e1      	beq.n	800fd04 <tu_fifo_write_n_const_addr_full_words+0xbc>
 800fd40:	46c4      	mov	ip, r8
  uint16_t rd_idx = f->rd_idx;
 800fd42:	461f      	mov	r7, r3
 800fd44:	e79f      	b.n	800fc86 <tu_fifo_write_n_const_addr_full_words+0x3e>
  uint16_t lin_bytes = lin_count * f->item_size;
 800fd46:	fb10 f001 	smulbb	r0, r0, r1
 800fd4a:	b280      	uxth	r0, r0
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800fd4c:	f020 0203 	bic.w	r2, r0, #3
 800fd50:	b294      	uxth	r4, r2
  while(full_words--)
 800fd52:	ea4f 0b92 	mov.w	fp, r2, lsr #2
        uint16_t nLin_4n_bytes = lin_bytes & 0xFFFC;
 800fd56:	9401      	str	r4, [sp, #4]
  while(full_words--)
 800fd58:	b13a      	cbz	r2, 800fd6a <tu_fifo_write_n_const_addr_full_words+0x122>
 800fd5a:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 800fd5e:	4672      	mov	r2, lr
    tu_unaligned_write32(ff_buf, *reg_rx);
 800fd60:	6834      	ldr	r4, [r6, #0]
 800fd62:	f842 4b04 	str.w	r4, [r2], #4
  while(full_words--)
 800fd66:	4593      	cmp	fp, r2
 800fd68:	d1fa      	bne.n	800fd60 <tu_fifo_write_n_const_addr_full_words+0x118>
  uint16_t const wrap_count = n - lin_count;
 800fd6a:	eba8 040c 	sub.w	r4, r8, ip
        if (rem > 0)
 800fd6e:	f010 0b03 	ands.w	fp, r0, #3
  uint16_t const wrap_count = n - lin_count;
 800fd72:	441c      	add	r4, r3
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800fd74:	fb14 f401 	smulbb	r4, r4, r1
 800fd78:	b2a4      	uxth	r4, r4
        if (rem > 0)
 800fd7a:	d01c      	beq.n	800fdb6 <tu_fifo_write_n_const_addr_full_words+0x16e>
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800fd7c:	f1cb 0304 	rsb	r3, fp, #4
          while(rem--) *ff_buf++ = *src_u8++;
 800fd80:	9801      	ldr	r0, [sp, #4]
          uint32_t tmp32 = *rx_fifo;
 800fd82:	6832      	ldr	r2, [r6, #0]
          while(rem--) *ff_buf++ = *src_u8++;
 800fd84:	a903      	add	r1, sp, #12
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800fd86:	b29b      	uxth	r3, r3
 800fd88:	4470      	add	r0, lr
          uint32_t tmp32 = *rx_fifo;
 800fd8a:	9203      	str	r2, [sp, #12]
          while(rem--) *ff_buf++ = *src_u8++;
 800fd8c:	465a      	mov	r2, fp
 800fd8e:	42a3      	cmp	r3, r4
 800fd90:	bf28      	it	cs
 800fd92:	4623      	movcs	r3, r4
          wrap_bytes -= remrem;
 800fd94:	1ae4      	subs	r4, r4, r3
 800fd96:	9301      	str	r3, [sp, #4]
          while(rem--) *ff_buf++ = *src_u8++;
 800fd98:	f003 f864 	bl	8012e64 <memcpy>
 800fd9c:	ab03      	add	r3, sp, #12
          wrap_bytes -= remrem;
 800fd9e:	b2a4      	uxth	r4, r4
          ff_buf = f->buffer;
 800fda0:	f8d5 a000 	ldr.w	sl, [r5]
          while(rem--) *ff_buf++ = *src_u8++;
 800fda4:	eb03 010b 	add.w	r1, r3, fp
          uint8_t remrem = (uint8_t) tu_min16(wrap_bytes, 4-rem);
 800fda8:	9b01      	ldr	r3, [sp, #4]
 800fdaa:	b2da      	uxtb	r2, r3
          while(remrem--) *ff_buf++ = *src_u8++;
 800fdac:	b11b      	cbz	r3, 800fdb6 <tu_fifo_write_n_const_addr_full_words+0x16e>
 800fdae:	4650      	mov	r0, sl
 800fdb0:	4492      	add	sl, r2
 800fdb2:	f003 f857 	bl	8012e64 <memcpy>
        if (wrap_bytes > 0) _ff_push_const_addr(ff_buf, app_buf, wrap_bytes);
 800fdb6:	b9fc      	cbnz	r4, 800fdf8 <tu_fifo_write_n_const_addr_full_words+0x1b0>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 800fdb8:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 800fdbc:	e78f      	b.n	800fcde <tu_fifo_write_n_const_addr_full_words+0x96>
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 800fdbe:	eb03 0908 	add.w	r9, r3, r8
 800fdc2:	fa1f f989 	uxth.w	r9, r9
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fdc6:	eba9 0702 	sub.w	r7, r9, r2
 800fdca:	b2bf      	uxth	r7, r7
  if ( (idx > new_idx) || (new_idx >= 2*depth) )
 800fdcc:	42bb      	cmp	r3, r7
 800fdce:	d804      	bhi.n	800fdda <tu_fifo_write_n_const_addr_full_words+0x192>
 800fdd0:	42b8      	cmp	r0, r7
 800fdd2:	dd02      	ble.n	800fdda <tu_fifo_write_n_const_addr_full_words+0x192>
 800fdd4:	46c4      	mov	ip, r8
 800fdd6:	4690      	mov	r8, r2
 800fdd8:	e759      	b.n	800fc8e <tu_fifo_write_n_const_addr_full_words+0x46>
    new_idx = (uint16_t) (new_idx + non_used_index_space);
 800fdda:	1a38      	subs	r0, r7, r0
  uint16_t new_idx = (uint16_t) (idx + offset);
 800fddc:	46c4      	mov	ip, r8
 800fdde:	4690      	mov	r8, r2
 800fde0:	b287      	uxth	r7, r0
 800fde2:	443a      	add	r2, r7
 800fde4:	fa1f f982 	uxth.w	r9, r2
 800fde8:	e751      	b.n	800fc8e <tu_fifo_write_n_const_addr_full_words+0x46>
    return (uint16_t) (2*depth - (rd_idx - wr_idx));
 800fdea:	ebc3 0148 	rsb	r1, r3, r8, lsl #1
 800fdee:	ea4f 0048 	mov.w	r0, r8, lsl #1
 800fdf2:	4439      	add	r1, r7
 800fdf4:	b289      	uxth	r1, r1
 800fdf6:	e793      	b.n	800fd20 <tu_fifo_write_n_const_addr_full_words+0xd8>
  while(full_words--)
 800fdf8:	08a0      	lsrs	r0, r4, #2
 800fdfa:	d00f      	beq.n	800fe1c <tu_fifo_write_n_const_addr_full_words+0x1d4>
 800fdfc:	eb0a 0080 	add.w	r0, sl, r0, lsl #2
    tu_unaligned_write32(ff_buf, *reg_rx);
 800fe00:	6833      	ldr	r3, [r6, #0]
TU_ATTR_ALWAYS_INLINE static inline void     tu_unaligned_write32 (void* mem, uint32_t value ) { *((uint32_t*) mem) = value; }
 800fe02:	f84a 3b04 	str.w	r3, [sl], #4
  while(full_words--)
 800fe06:	4582      	cmp	sl, r0
 800fe08:	d1fa      	bne.n	800fe00 <tu_fifo_write_n_const_addr_full_words+0x1b8>
  if ( bytes_rem )
 800fe0a:	f014 0203 	ands.w	r2, r4, #3
 800fe0e:	d0d3      	beq.n	800fdb8 <tu_fifo_write_n_const_addr_full_words+0x170>
    uint32_t tmp32 = *reg_rx;
 800fe10:	6833      	ldr	r3, [r6, #0]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800fe12:	a903      	add	r1, sp, #12
    uint32_t tmp32 = *reg_rx;
 800fe14:	9303      	str	r3, [sp, #12]
    memcpy(ff_buf, &tmp32, bytes_rem);
 800fe16:	f003 f825 	bl	8012e64 <memcpy>
 800fe1a:	e7cd      	b.n	800fdb8 <tu_fifo_write_n_const_addr_full_words+0x170>
  while(full_words--)
 800fe1c:	4650      	mov	r0, sl
 800fe1e:	e7f4      	b.n	800fe0a <tu_fifo_write_n_const_addr_full_words+0x1c2>
 800fe20:	4670      	mov	r0, lr
 800fe22:	e758      	b.n	800fcd6 <tu_fifo_write_n_const_addr_full_words+0x8e>

0800fe24 <tu_fifo_clear>:
    @param[in]  f
                Pointer to the FIFO buffer to manipulate
 */
/******************************************************************************/
bool tu_fifo_clear(tu_fifo_t *f)
{
 800fe24:	4603      	mov	r3, r0
  _ff_lock(f->mutex_wr);
  _ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800fe26:	2200      	movs	r2, #0
  f->wr_idx = 0;

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);
  return true;
}
 800fe28:	2001      	movs	r0, #1
  f->rd_idx = 0;
 800fe2a:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 800fe2c:	811a      	strh	r2, [r3, #8]
}
 800fe2e:	4770      	bx	lr

0800fe30 <tu_fifo_set_overwritable>:
    @param[in]  overwritable
                Overwritable mode the fifo is set to
 */
/******************************************************************************/
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable)
{
 800fe30:	4603      	mov	r3, r0

  _ff_unlock(f->mutex_wr);
  _ff_unlock(f->mutex_rd);

  return true;
}
 800fe32:	2001      	movs	r0, #1
  f->overwritable = overwritable;
 800fe34:	79da      	ldrb	r2, [r3, #7]
 800fe36:	f361 12c7 	bfi	r2, r1, #7, #1
 800fe3a:	71da      	strb	r2, [r3, #7]
}
 800fe3c:	4770      	bx	lr
 800fe3e:	bf00      	nop

0800fe40 <configuration_reset>:

  return true;
}

static void configuration_reset(uint8_t rhport)
{
 800fe40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe44:	4b29      	ldr	r3, [pc, #164]	; (800feec <configuration_reset+0xac>)
 800fe46:	4607      	mov	r7, r0
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800fe48:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800fefc <configuration_reset+0xbc>
 800fe4c:	f898 2000 	ldrb.w	r2, [r8]
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d03a      	beq.n	800feca <configuration_reset+0x8a>
 800fe54:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fe56:	4d26      	ldr	r5, [pc, #152]	; (800fef0 <configuration_reset+0xb0>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fe58:	4e26      	ldr	r6, [pc, #152]	; (800fef4 <configuration_reset+0xb4>)
    drvid -= _app_driver_count;
 800fe5a:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fe5c:	42a2      	cmp	r2, r4
    drvid -= _app_driver_count;
 800fe5e:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fe60:	d83d      	bhi.n	800fede <configuration_reset+0x9e>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fe62:	2b01      	cmp	r3, #1
 800fe64:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800fe68:	d908      	bls.n	800fe7c <configuration_reset+0x3c>
  {
    usbd_class_driver_t const * driver = get_driver(i);
    TU_ASSERT(driver, );
 800fe6a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800fe6e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 800fe72:	07db      	lsls	r3, r3, #31
 800fe74:	d500      	bpl.n	800fe78 <configuration_reset+0x38>
 800fe76:	be00      	bkpt	0x0000
  }

  tu_varclr(&_usbd_dev);
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
}
 800fe78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800fe7c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->reset(rhport);
 800fe80:	685b      	ldr	r3, [r3, #4]
 800fe82:	4638      	mov	r0, r7
 800fe84:	4798      	blx	r3
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800fe86:	3401      	adds	r4, #1
 800fe88:	f898 2000 	ldrb.w	r2, [r8]
 800fe8c:	b2e4      	uxtb	r4, r4
 800fe8e:	1c53      	adds	r3, r2, #1
 800fe90:	42a3      	cmp	r3, r4
 800fe92:	dae2      	bge.n	800fe5a <configuration_reset+0x1a>
  tu_varclr(&_usbd_dev);
 800fe94:	4b18      	ldr	r3, [pc, #96]	; (800fef8 <configuration_reset+0xb8>)
 800fe96:	2237      	movs	r2, #55	; 0x37
 800fe98:	2100      	movs	r1, #0
 800fe9a:	4618      	mov	r0, r3
 800fe9c:	f002 feef 	bl	8012c7e <memset>
  memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800fea0:	f04f 32ff 	mov.w	r2, #4294967295
 800fea4:	f8c0 2003 	str.w	r2, [r0, #3]
 800fea8:	f8c0 2007 	str.w	r2, [r0, #7]
 800feac:	f8c0 200b 	str.w	r2, [r0, #11]
 800feb0:	f8c0 200f 	str.w	r2, [r0, #15]
  memset(_usbd_dev.ep2drv , DRVID_INVALID, sizeof(_usbd_dev.ep2drv )); // invalid mapping
 800feb4:	f8c0 2013 	str.w	r2, [r0, #19]
 800feb8:	f8c0 2017 	str.w	r2, [r0, #23]
 800febc:	f8c0 201b 	str.w	r2, [r0, #27]
 800fec0:	f8c0 201f 	str.w	r2, [r0, #31]
 800fec4:	f8a0 2023 	strh.w	r2, [r0, #35]	; 0x23
 800fec8:	e7d6      	b.n	800fe78 <configuration_reset+0x38>
    driver->reset(rhport);
 800feca:	f7ff fa7f 	bl	800f3cc <cdcd_reset>
 800fece:	4638      	mov	r0, r7
 800fed0:	f7fe fdf6 	bl	800eac0 <audiod_reset>
  for ( uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++ )
 800fed4:	f898 3000 	ldrb.w	r3, [r8]
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d1c6      	bne.n	800fe6a <configuration_reset+0x2a>
 800fedc:	e7da      	b.n	800fe94 <configuration_reset+0x54>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800fede:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800fee2:	6833      	ldr	r3, [r6, #0]
    TU_ASSERT(driver, );
 800fee4:	eb13 03c2 	adds.w	r3, r3, r2, lsl #3
 800fee8:	d1ca      	bne.n	800fe80 <configuration_reset+0x40>
 800feea:	e7be      	b.n	800fe6a <configuration_reset+0x2a>
 800feec:	00000000 	.word	0x00000000
 800fef0:	080194d8 	.word	0x080194d8
 800fef4:	2400d25c 	.word	0x2400d25c
 800fef8:	2400d264 	.word	0x2400d264
 800fefc:	2400d260 	.word	0x2400d260

0800ff00 <usbd_int_set>:

void usbd_int_set(bool enabled)
{
  if (enabled)
  {
    dcd_int_enable(_usbd_rhport);
 800ff00:	4b03      	ldr	r3, [pc, #12]	; (800ff10 <usbd_int_set+0x10>)
  if (enabled)
 800ff02:	b110      	cbz	r0, 800ff0a <usbd_int_set+0xa>
    dcd_int_enable(_usbd_rhport);
 800ff04:	7818      	ldrb	r0, [r3, #0]
 800ff06:	f000 bff9 	b.w	8010efc <dcd_int_enable>
  }else
  {
    dcd_int_disable(_usbd_rhport);
 800ff0a:	7818      	ldrb	r0, [r3, #0]
 800ff0c:	f000 bffc 	b.w	8010f08 <dcd_int_disable>
 800ff10:	24000350 	.word	0x24000350

0800ff14 <tud_mounted>:
  return _usbd_dev.cfg_num ? true : false;
 800ff14:	4b02      	ldr	r3, [pc, #8]	; (800ff20 <tud_mounted+0xc>)
 800ff16:	7858      	ldrb	r0, [r3, #1]
}
 800ff18:	3800      	subs	r0, #0
 800ff1a:	bf18      	it	ne
 800ff1c:	2001      	movne	r0, #1
 800ff1e:	4770      	bx	lr
 800ff20:	2400d264 	.word	0x2400d264

0800ff24 <tud_suspended>:
  return _usbd_dev.suspended;
 800ff24:	4b02      	ldr	r3, [pc, #8]	; (800ff30 <tud_suspended+0xc>)
 800ff26:	7818      	ldrb	r0, [r3, #0]
}
 800ff28:	f3c0 0080 	ubfx	r0, r0, #2, #1
 800ff2c:	4770      	bx	lr
 800ff2e:	bf00      	nop
 800ff30:	2400d264 	.word	0x2400d264

0800ff34 <tud_init>:
{
 800ff34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return _usbd_rhport != RHPORT_INVALID;
 800ff38:	4f2e      	ldr	r7, [pc, #184]	; (800fff4 <tud_init+0xc0>)
  if ( tud_inited() ) return true;
 800ff3a:	783b      	ldrb	r3, [r7, #0]
 800ff3c:	2bff      	cmp	r3, #255	; 0xff
 800ff3e:	d002      	beq.n	800ff46 <tud_init+0x12>
 800ff40:	2001      	movs	r0, #1
}
 800ff42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  qhdl->interrupt_set(true);
}

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef)
{
  tu_fifo_clear(&qdef->ff);
 800ff46:	4e2c      	ldr	r6, [pc, #176]	; (800fff8 <tud_init+0xc4>)
  tu_varclr(&_usbd_dev);
 800ff48:	2237      	movs	r2, #55	; 0x37
 800ff4a:	2100      	movs	r1, #0
 800ff4c:	4604      	mov	r4, r0
 800ff4e:	482b      	ldr	r0, [pc, #172]	; (800fffc <tud_init+0xc8>)
 800ff50:	f002 fe95 	bl	8012c7e <memset>
 800ff54:	1d30      	adds	r0, r6, #4
 800ff56:	f7ff ff65 	bl	800fe24 <tu_fifo_clear>
  if ( usbd_app_driver_get_cb )
 800ff5a:	4d29      	ldr	r5, [pc, #164]	; (8010000 <tud_init+0xcc>)
  _usbd_q = osal_queue_create(&_usbd_qdef);
 800ff5c:	4b29      	ldr	r3, [pc, #164]	; (8010004 <tud_init+0xd0>)
 800ff5e:	601e      	str	r6, [r3, #0]
  if ( usbd_app_driver_get_cb )
 800ff60:	b125      	cbz	r5, 800ff6c <tud_init+0x38>
    _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 800ff62:	4829      	ldr	r0, [pc, #164]	; (8010008 <tud_init+0xd4>)
 800ff64:	f3af 8000 	nop.w
 800ff68:	4b28      	ldr	r3, [pc, #160]	; (801000c <tud_init+0xd8>)
 800ff6a:	6018      	str	r0, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800ff6c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8010008 <tud_init+0xd4>
 800ff70:	f899 2000 	ldrb.w	r2, [r9]
 800ff74:	b36d      	cbz	r5, 800ffd2 <tud_init+0x9e>
 800ff76:	f04f 0800 	mov.w	r8, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800ff7a:	4d25      	ldr	r5, [pc, #148]	; (8010010 <tud_init+0xdc>)
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ff7c:	4e23      	ldr	r6, [pc, #140]	; (801000c <tud_init+0xd8>)
    drvid -= _app_driver_count;
 800ff7e:	eba8 0302 	sub.w	r3, r8, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ff82:	4542      	cmp	r2, r8
    drvid -= _app_driver_count;
 800ff84:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ff86:	d82d      	bhi.n	800ffe4 <tud_init+0xb0>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800ff88:	2b01      	cmp	r3, #1
 800ff8a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800ff8e:	d90a      	bls.n	800ffa6 <tud_init+0x72>
    TU_ASSERT(driver);
 800ff90:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 800ff94:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 800ff98:	f010 0001 	ands.w	r0, r0, #1
 800ff9c:	d0d1      	beq.n	800ff42 <tud_init+0xe>
 800ff9e:	be00      	bkpt	0x0000
 800ffa0:	2000      	movs	r0, #0
}
 800ffa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 800ffa6:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
    driver->init();
 800ffaa:	681b      	ldr	r3, [r3, #0]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800ffac:	f108 0801 	add.w	r8, r8, #1
    driver->init();
 800ffb0:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800ffb2:	f899 2000 	ldrb.w	r2, [r9]
 800ffb6:	fa5f f888 	uxtb.w	r8, r8
 800ffba:	1c53      	adds	r3, r2, #1
 800ffbc:	4543      	cmp	r3, r8
 800ffbe:	dade      	bge.n	800ff7e <tud_init+0x4a>
  dcd_init(rhport);
 800ffc0:	4620      	mov	r0, r4
  _usbd_rhport = rhport;
 800ffc2:	703c      	strb	r4, [r7, #0]
  dcd_init(rhport);
 800ffc4:	f000 fff4 	bl	8010fb0 <dcd_init>
  dcd_int_enable(rhport);
 800ffc8:	4620      	mov	r0, r4
 800ffca:	f000 ff97 	bl	8010efc <dcd_int_enable>
  return true;
 800ffce:	2001      	movs	r0, #1
 800ffd0:	e7b7      	b.n	800ff42 <tud_init+0xe>
    driver->init();
 800ffd2:	f7ff f9d3 	bl	800f37c <cdcd_init>
 800ffd6:	f7fe fd45 	bl	800ea64 <audiod_init>
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 800ffda:	f899 3000 	ldrb.w	r3, [r9]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d1d6      	bne.n	800ff90 <tud_init+0x5c>
 800ffe2:	e7ed      	b.n	800ffc0 <tud_init+0x8c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 800ffe4:	eb08 0248 	add.w	r2, r8, r8, lsl #1
 800ffe8:	6833      	ldr	r3, [r6, #0]
    TU_ASSERT(driver);
 800ffea:	eb13 03c2 	adds.w	r3, r3, r2, lsl #3
 800ffee:	d1dc      	bne.n	800ffaa <tud_init+0x76>
 800fff0:	e7ce      	b.n	800ff90 <tud_init+0x5c>
 800fff2:	bf00      	nop
 800fff4:	24000350 	.word	0x24000350
 800fff8:	24000340 	.word	0x24000340
 800fffc:	2400d264 	.word	0x2400d264
 8010000:	00000000 	.word	0x00000000
 8010004:	2400d29c 	.word	0x2400d29c
 8010008:	2400d260 	.word	0x2400d260
 801000c:	2400d25c 	.word	0x2400d25c
 8010010:	080194d8 	.word	0x080194d8

08010014 <tud_task_ext>:
{
 8010014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  return _usbd_rhport != RHPORT_INVALID;
 8010018:	f8df 9310 	ldr.w	r9, [pc, #784]	; 801032c <tud_task_ext+0x318>
{
 801001c:	b08b      	sub	sp, #44	; 0x2c
  if ( !tud_inited() ) return;
 801001e:	f899 3000 	ldrb.w	r3, [r9]
 8010022:	2bff      	cmp	r3, #255	; 0xff
 8010024:	d052      	beq.n	80100cc <tud_task_ext+0xb8>
 8010026:	4db9      	ldr	r5, [pc, #740]	; (801030c <tud_task_ext+0x2f8>)
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010028:	f8df a304 	ldr.w	sl, [pc, #772]	; 8010330 <tud_task_ext+0x31c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801002c:	f8df b304 	ldr.w	fp, [pc, #772]	; 8010334 <tud_task_ext+0x320>
    if ( !osal_queue_receive(_usbd_q, &event, timeout_ms) ) return;
 8010030:	682e      	ldr	r6, [r5, #0]
  qhdl->interrupt_set(false);
 8010032:	2000      	movs	r0, #0
 8010034:	4634      	mov	r4, r6
 8010036:	f854 3b04 	ldr.w	r3, [r4], #4
 801003a:	4798      	blx	r3
TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec)
{
  (void) msec; // not used, always behave as msec = 0

  _osal_q_lock(qhdl);
  bool success = tu_fifo_read(&qhdl->ff, data);
 801003c:	a907      	add	r1, sp, #28
 801003e:	4620      	mov	r0, r4
 8010040:	f7ff fbba 	bl	800f7b8 <tu_fifo_read>
 8010044:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 8010046:	6833      	ldr	r3, [r6, #0]
 8010048:	2001      	movs	r0, #1
 801004a:	4798      	blx	r3
 801004c:	2c00      	cmp	r4, #0
 801004e:	d03d      	beq.n	80100cc <tud_task_ext+0xb8>
    switch ( event.event_id )
 8010050:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8010054:	3b01      	subs	r3, #1
 8010056:	2b07      	cmp	r3, #7
 8010058:	f200 80c4 	bhi.w	80101e4 <tud_task_ext+0x1d0>
 801005c:	e8df f003 	tbb	[pc, r3]
 8010060:	94c2aab7 	.word	0x94c2aab7
 8010064:	040a3981 	.word	0x040a3981
        if ( event.func_call.func ) event.func_call.func(event.func_call.param);
 8010068:	9b08      	ldr	r3, [sp, #32]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d0e0      	beq.n	8010030 <tud_task_ext+0x1c>
 801006e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010070:	4798      	blx	r3
 8010072:	e7dd      	b.n	8010030 <tud_task_ext+0x1c>
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8010074:	f89d 1020 	ldrb.w	r1, [sp, #32]
        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8010078:	4ba5      	ldr	r3, [pc, #660]	; (8010310 <tud_task_ext+0x2fc>)
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801007a:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 801007e:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8010082:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 8010086:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801008a:	f36f 0200 	bfc	r2, #0, #1
 801008e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8010092:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8010096:	f36f 0282 	bfc	r2, #2, #1
 801009a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
        if ( 0 == epnum )
 801009e:	2800      	cmp	r0, #0
 80100a0:	f000 80bd 	beq.w	801021e <tud_task_ext+0x20a>
  if ( usbd_app_driver_get_cb )
 80100a4:	4a9b      	ldr	r2, [pc, #620]	; (8010314 <tud_task_ext+0x300>)
          usbd_class_driver_t const * driver = get_driver( _usbd_dev.ep2drv[epnum][ep_dir] );
 80100a6:	7cdb      	ldrb	r3, [r3, #19]
  if ( usbd_app_driver_get_cb )
 80100a8:	b132      	cbz	r2, 80100b8 <tud_task_ext+0xa4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80100aa:	4a9b      	ldr	r2, [pc, #620]	; (8010318 <tud_task_ext+0x304>)
 80100ac:	7812      	ldrb	r2, [r2, #0]
 80100ae:	4293      	cmp	r3, r2
 80100b0:	f0c0 80ad 	bcc.w	801020e <tud_task_ext+0x1fa>
    drvid -= _app_driver_count;
 80100b4:	1a9b      	subs	r3, r3, r2
 80100b6:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80100b8:	2b01      	cmp	r3, #1
 80100ba:	f240 809c 	bls.w	80101f6 <tud_task_ext+0x1e2>
          TU_ASSERT(driver, );
 80100be:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80100c2:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80100c6:	07da      	lsls	r2, r3, #31
 80100c8:	d500      	bpl.n	80100cc <tud_task_ext+0xb8>
 80100ca:	be00      	bkpt	0x0000
}
 80100cc:	b00b      	add	sp, #44	; 0x2c
 80100ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        _usbd_dev.connected = 1;
 80100d2:	4c8f      	ldr	r4, [pc, #572]	; (8010310 <tud_task_ext+0x2fc>)
  usbd_control_set_complete_callback(NULL);
 80100d4:	2000      	movs	r0, #0
        if ( !process_control_request(event.rhport, &event.setup_received) )
 80100d6:	f89d 801c 	ldrb.w	r8, [sp, #28]
        _usbd_dev.connected = 1;
 80100da:	7823      	ldrb	r3, [r4, #0]
 80100dc:	f043 0301 	orr.w	r3, r3, #1
 80100e0:	7023      	strb	r3, [r4, #0]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 80100e2:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 80100e6:	f36f 0300 	bfc	r3, #0, #1
 80100ea:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 80100ee:	f894 3025 	ldrb.w	r3, [r4, #37]	; 0x25
 80100f2:	f36f 0382 	bfc	r3, #2, #1
 80100f6:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].busy = 0;
 80100fa:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 80100fe:	f36f 0300 	bfc	r3, #0, #1
 8010102:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
        _usbd_dev.ep_status[0][TUSB_DIR_IN ].claimed = 0;
 8010106:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 801010a:	f36f 0382 	bfc	r3, #2, #1
 801010e:	f884 3026 	strb.w	r3, [r4, #38]	; 0x26
  usbd_control_set_complete_callback(NULL);
 8010112:	f000 fe4b 	bl	8010dac <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8010116:	f89d 3020 	ldrb.w	r3, [sp, #32]
 801011a:	f003 0260 	and.w	r2, r3, #96	; 0x60
 801011e:	2a60      	cmp	r2, #96	; 0x60
 8010120:	d00d      	beq.n	801013e <tud_task_ext+0x12a>
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR )
 8010122:	2a40      	cmp	r2, #64	; 0x40
 8010124:	f000 8087 	beq.w	8010236 <tud_task_ext+0x222>
  switch ( p_request->bmRequestType_bit.recipient )
 8010128:	f003 031f 	and.w	r3, r3, #31
 801012c:	2b01      	cmp	r3, #1
 801012e:	f000 8103 	beq.w	8010338 <tud_task_ext+0x324>
 8010132:	2b02      	cmp	r3, #2
 8010134:	f000 80b0 	beq.w	8010298 <tud_task_ext+0x284>
 8010138:	2b00      	cmp	r3, #0
 801013a:	f000 808a 	beq.w	8010252 <tud_task_ext+0x23e>
    default: TU_BREAKPOINT(); return false;
 801013e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010142:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010146:	07d9      	lsls	r1, r3, #31
 8010148:	d500      	bpl.n	801014c <tud_task_ext+0x138>
 801014a:	be00      	bkpt	0x0000
          dcd_edpt_stall(event.rhport, 0);
 801014c:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8010150:	2100      	movs	r1, #0
 8010152:	f001 fa8b 	bl	801166c <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 8010156:	2180      	movs	r1, #128	; 0x80
 8010158:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801015c:	f001 fa86 	bl	801166c <dcd_edpt_stall>
 8010160:	e766      	b.n	8010030 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 8010162:	4a6b      	ldr	r2, [pc, #428]	; (8010310 <tud_task_ext+0x2fc>)
          if (tud_resume_cb) tud_resume_cb();
 8010164:	f04f 0301 	mov.w	r3, #1
 8010168:	496c      	ldr	r1, [pc, #432]	; (801031c <tud_task_ext+0x308>)
        if ( _usbd_dev.connected )
 801016a:	7812      	ldrb	r2, [r2, #0]
 801016c:	f002 0201 	and.w	r2, r2, #1
          if (tud_resume_cb) tud_resume_cb();
 8010170:	2900      	cmp	r1, #0
 8010172:	d05e      	beq.n	8010232 <tud_task_ext+0x21e>
 8010174:	b2db      	uxtb	r3, r3
 8010176:	2b00      	cmp	r3, #0
 8010178:	f43f af5a 	beq.w	8010030 <tud_task_ext+0x1c>
 801017c:	2a00      	cmp	r2, #0
 801017e:	f43f af57 	beq.w	8010030 <tud_task_ext+0x1c>
 8010182:	f7f4 fb87 	bl	8004894 <tud_resume_cb>
 8010186:	e753      	b.n	8010030 <tud_task_ext+0x1c>
        if ( _usbd_dev.connected )
 8010188:	4c61      	ldr	r4, [pc, #388]	; (8010310 <tud_task_ext+0x2fc>)
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 801018a:	f04f 0301 	mov.w	r3, #1
 801018e:	4964      	ldr	r1, [pc, #400]	; (8010320 <tud_task_ext+0x30c>)
        if ( _usbd_dev.connected )
 8010190:	7822      	ldrb	r2, [r4, #0]
 8010192:	f002 0201 	and.w	r2, r2, #1
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 8010196:	2900      	cmp	r1, #0
 8010198:	d049      	beq.n	801022e <tud_task_ext+0x21a>
 801019a:	b2db      	uxtb	r3, r3
 801019c:	2b00      	cmp	r3, #0
 801019e:	f43f af47 	beq.w	8010030 <tud_task_ext+0x1c>
 80101a2:	2a00      	cmp	r2, #0
 80101a4:	f43f af44 	beq.w	8010030 <tud_task_ext+0x1c>
 80101a8:	7820      	ldrb	r0, [r4, #0]
 80101aa:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 80101ae:	f7f4 fb6f 	bl	8004890 <tud_suspend_cb>
 80101b2:	e73d      	b.n	8010030 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 80101b4:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80101b8:	f7ff fe42 	bl	800fe40 <configuration_reset>
  usbd_control_reset();
 80101bc:	f000 fdec 	bl	8010d98 <usbd_control_reset>
        if (tud_umount_cb) tud_umount_cb();
 80101c0:	4b58      	ldr	r3, [pc, #352]	; (8010324 <tud_task_ext+0x310>)
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	f43f af34 	beq.w	8010030 <tud_task_ext+0x1c>
 80101c8:	f7f4 fb60 	bl	800488c <tud_umount_cb>
 80101cc:	e730      	b.n	8010030 <tud_task_ext+0x1c>
  configuration_reset(rhport);
 80101ce:	f89d 001c 	ldrb.w	r0, [sp, #28]
 80101d2:	f7ff fe35 	bl	800fe40 <configuration_reset>
  usbd_control_reset();
 80101d6:	f000 fddf 	bl	8010d98 <usbd_control_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 80101da:	4b4d      	ldr	r3, [pc, #308]	; (8010310 <tud_task_ext+0x2fc>)
 80101dc:	f89d 2020 	ldrb.w	r2, [sp, #32]
 80101e0:	709a      	strb	r2, [r3, #2]
      break;
 80101e2:	e725      	b.n	8010030 <tud_task_ext+0x1c>
        TU_BREAKPOINT();
 80101e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80101e8:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80101ec:	07db      	lsls	r3, r3, #31
 80101ee:	f57f af1f 	bpl.w	8010030 <tud_task_ext+0x1c>
 80101f2:	be00      	bkpt	0x0000
  {
 80101f4:	e71c      	b.n	8010030 <tud_task_ext+0x1c>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80101f6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80101fa:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 80101fe:	691c      	ldr	r4, [r3, #16]
 8010200:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 8010204:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010206:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801020a:	47a0      	blx	r4
 801020c:	e710      	b.n	8010030 <tud_task_ext+0x1c>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801020e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010212:	f8db 2000 	ldr.w	r2, [fp]
          TU_ASSERT(driver, );
 8010216:	eb12 03c3 	adds.w	r3, r2, r3, lsl #3
 801021a:	d1f0      	bne.n	80101fe <tud_task_ext+0x1ea>
 801021c:	e74f      	b.n	80100be <tud_task_ext+0xaa>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete
 801021e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010220:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 8010224:	f89d 001c 	ldrb.w	r0, [sp, #28]
 8010228:	f000 fdd6 	bl	8010dd8 <usbd_control_xfer_cb>
 801022c:	e700      	b.n	8010030 <tud_task_ext+0x1c>
          if (tud_suspend_cb) tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 801022e:	460b      	mov	r3, r1
 8010230:	e7b3      	b.n	801019a <tud_task_ext+0x186>
          if (tud_resume_cb) tud_resume_cb();
 8010232:	460b      	mov	r3, r1
 8010234:	e79e      	b.n	8010174 <tud_task_ext+0x160>
    TU_VERIFY(tud_vendor_control_xfer_cb);
 8010236:	483c      	ldr	r0, [pc, #240]	; (8010328 <tud_task_ext+0x314>)
 8010238:	2800      	cmp	r0, #0
 801023a:	d087      	beq.n	801014c <tud_task_ext+0x138>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 801023c:	f000 fdb6 	bl	8010dac <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8010240:	4640      	mov	r0, r8
 8010242:	aa08      	add	r2, sp, #32
 8010244:	2101      	movs	r1, #1
 8010246:	f3af 8000 	nop.w
        if ( !process_control_request(event.rhport, &event.setup_received) )
 801024a:	2800      	cmp	r0, #0
 801024c:	f47f aef0 	bne.w	8010030 <tud_task_ext+0x1c>
 8010250:	e77c      	b.n	801014c <tud_task_ext+0x138>
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type )
 8010252:	2a20      	cmp	r2, #32
 8010254:	f000 80aa 	beq.w	80103ac <tud_task_ext+0x398>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 8010258:	2a00      	cmp	r2, #0
 801025a:	f47f af70 	bne.w	801013e <tud_task_ext+0x12a>
      switch ( p_request->bRequest )
 801025e:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 8010262:	2b09      	cmp	r3, #9
 8010264:	f63f af6b 	bhi.w	801013e <tud_task_ext+0x12a>
 8010268:	a201      	add	r2, pc, #4	; (adr r2, 8010270 <tud_task_ext+0x25c>)
 801026a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801026e:	bf00      	nop
 8010270:	08010419 	.word	0x08010419
 8010274:	08010503 	.word	0x08010503
 8010278:	0801013f 	.word	0x0801013f
 801027c:	080104e7 	.word	0x080104e7
 8010280:	0801013f 	.word	0x0801013f
 8010284:	080104cd 	.word	0x080104cd
 8010288:	0801047b 	.word	0x0801047b
 801028c:	0801013f 	.word	0x0801013f
 8010290:	08010465 	.word	0x08010465
 8010294:	0801043b 	.word	0x0801043b
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8010298:	f89d 1024 	ldrb.w	r1, [sp, #36]	; 0x24
 801029c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 80102a0:	2b08      	cmp	r3, #8
 80102a2:	f63f af4c 	bhi.w	801013e <tud_task_ext+0x12a>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80102a6:	eb04 0043 	add.w	r0, r4, r3, lsl #1
  if ( usbd_app_driver_get_cb )
 80102aa:	4e1a      	ldr	r6, [pc, #104]	; (8010314 <tud_task_ext+0x300>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 80102ac:	005b      	lsls	r3, r3, #1
 80102ae:	eb00 10d1 	add.w	r0, r0, r1, lsr #7
 80102b2:	ea4f 1cd1 	mov.w	ip, r1, lsr #7
 80102b6:	7cc0      	ldrb	r0, [r0, #19]
  if ( usbd_app_driver_get_cb )
 80102b8:	b136      	cbz	r6, 80102c8 <tud_task_ext+0x2b4>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80102ba:	4e17      	ldr	r6, [pc, #92]	; (8010318 <tud_task_ext+0x304>)
 80102bc:	7836      	ldrb	r6, [r6, #0]
 80102be:	42b0      	cmp	r0, r6
 80102c0:	f0c0 8174 	bcc.w	80105ac <tud_task_ext+0x598>
    drvid -= _app_driver_count;
 80102c4:	1b80      	subs	r0, r0, r6
 80102c6:	b2c0      	uxtb	r0, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80102c8:	2801      	cmp	r0, #1
 80102ca:	f240 8092 	bls.w	80103f2 <tud_task_ext+0x3de>
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80102ce:	2a00      	cmp	r2, #0
 80102d0:	f47f af3c 	bne.w	801014c <tud_task_ext+0x138>
  return NULL;
 80102d4:	4616      	mov	r6, r2
        switch ( p_request->bRequest )
 80102d6:	f89d 2021 	ldrb.w	r2, [sp, #33]	; 0x21
 80102da:	f002 00fd 	and.w	r0, r2, #253	; 0xfd
 80102de:	2801      	cmp	r0, #1
 80102e0:	f000 817a 	beq.w	80105d8 <tud_task_ext+0x5c4>
 80102e4:	2a00      	cmp	r2, #0
 80102e6:	f47f af2a 	bne.w	801013e <tud_task_ext+0x12a>
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  return _usbd_dev.ep_status[epnum][dir].stalled;
 80102ea:	4423      	add	r3, r4
            tud_control_xfer(rhport, p_request, &status, 2);
 80102ec:	4640      	mov	r0, r8
 80102ee:	f10d 021a 	add.w	r2, sp, #26
 80102f2:	a908      	add	r1, sp, #32
  return _usbd_dev.ep_status[epnum][dir].stalled;
 80102f4:	4463      	add	r3, ip
 80102f6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80102fa:	f3c3 0340 	ubfx	r3, r3, #1, #1
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001 : 0x0000;
 80102fe:	f8ad 301a 	strh.w	r3, [sp, #26]
            tud_control_xfer(rhport, p_request, &status, 2);
 8010302:	2302      	movs	r3, #2
 8010304:	f000 fcee 	bl	8010ce4 <tud_control_xfer>
          break;
 8010308:	e692      	b.n	8010030 <tud_task_ext+0x1c>
 801030a:	bf00      	nop
 801030c:	2400d29c 	.word	0x2400d29c
 8010310:	2400d264 	.word	0x2400d264
 8010314:	00000000 	.word	0x00000000
 8010318:	2400d260 	.word	0x2400d260
 801031c:	08004895 	.word	0x08004895
 8010320:	08004891 	.word	0x08004891
 8010324:	0800488d 	.word	0x0800488d
 8010328:	00000000 	.word	0x00000000
 801032c:	24000350 	.word	0x24000350
 8010330:	080194d8 	.word	0x080194d8
 8010334:	2400d25c 	.word	0x2400d25c
 8010338:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 801033c:	2b0f      	cmp	r3, #15
 801033e:	f63f af05 	bhi.w	801014c <tud_task_ext+0x138>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8010342:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 8010344:	4abb      	ldr	r2, [pc, #748]	; (8010634 <tud_task_ext+0x620>)
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8010346:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 8010348:	b132      	cbz	r2, 8010358 <tud_task_ext+0x344>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801034a:	4abb      	ldr	r2, [pc, #748]	; (8010638 <tud_task_ext+0x624>)
 801034c:	7812      	ldrb	r2, [r2, #0]
 801034e:	4293      	cmp	r3, r2
 8010350:	f0c0 8139 	bcc.w	80105c6 <tud_task_ext+0x5b2>
    drvid -= _app_driver_count;
 8010354:	1a9b      	subs	r3, r3, r2
 8010356:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010358:	2b01      	cmp	r3, #1
 801035a:	f63f aef7 	bhi.w	801014c <tud_task_ext+0x138>
 801035e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8010362:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8010366:	68e0      	ldr	r0, [r4, #12]
 8010368:	f000 fd20 	bl	8010dac <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 801036c:	68e3      	ldr	r3, [r4, #12]
 801036e:	aa08      	add	r2, sp, #32
 8010370:	2101      	movs	r1, #1
 8010372:	4640      	mov	r0, r8
 8010374:	4798      	blx	r3
      if ( !invoke_class_control(rhport, driver, p_request) )
 8010376:	2800      	cmp	r0, #0
 8010378:	f47f ae5a 	bne.w	8010030 <tud_task_ext+0x1c>
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 801037c:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8010380:	f013 0460 	ands.w	r4, r3, #96	; 0x60
 8010384:	f47f aee2 	bne.w	801014c <tud_task_ext+0x138>
        switch(p_request->bRequest)
 8010388:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 801038c:	3b0a      	subs	r3, #10
 801038e:	2b01      	cmp	r3, #1
 8010390:	f63f aedc 	bhi.w	801014c <tud_task_ext+0x138>
            usbd_control_set_complete_callback(NULL);
 8010394:	f000 fd0a 	bl	8010dac <usbd_control_set_complete_callback>
            if (TUSB_REQ_GET_INTERFACE == p_request->bRequest)
 8010398:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 801039c:	2b0a      	cmp	r3, #10
 801039e:	f000 8173 	beq.w	8010688 <tud_task_ext+0x674>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 80103a2:	a908      	add	r1, sp, #32
 80103a4:	4640      	mov	r0, r8
 80103a6:	f000 fc85 	bl	8010cb4 <tud_control_status>
 80103aa:	e641      	b.n	8010030 <tud_task_ext+0x1c>
 80103ac:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 80103b0:	2b0f      	cmp	r3, #15
 80103b2:	f63f aecb 	bhi.w	801014c <tud_task_ext+0x138>
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80103b6:	4423      	add	r3, r4
  if ( usbd_app_driver_get_cb )
 80103b8:	4a9e      	ldr	r2, [pc, #632]	; (8010634 <tud_task_ext+0x620>)
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 80103ba:	78db      	ldrb	r3, [r3, #3]
  if ( usbd_app_driver_get_cb )
 80103bc:	b132      	cbz	r2, 80103cc <tud_task_ext+0x3b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80103be:	4a9e      	ldr	r2, [pc, #632]	; (8010638 <tud_task_ext+0x624>)
 80103c0:	7812      	ldrb	r2, [r2, #0]
 80103c2:	4293      	cmp	r3, r2
 80103c4:	f0c0 8140 	bcc.w	8010648 <tud_task_ext+0x634>
    drvid -= _app_driver_count;
 80103c8:	1a9b      	subs	r3, r3, r2
 80103ca:	b2db      	uxtb	r3, r3
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80103cc:	2b01      	cmp	r3, #1
 80103ce:	f63f aebd 	bhi.w	801014c <tud_task_ext+0x138>
 80103d2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80103d6:	eb0a 04c3 	add.w	r4, sl, r3, lsl #3
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 80103da:	68e0      	ldr	r0, [r4, #12]
 80103dc:	f000 fce6 	bl	8010dac <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 80103e0:	68e3      	ldr	r3, [r4, #12]
 80103e2:	4640      	mov	r0, r8
 80103e4:	aa08      	add	r2, sp, #32
 80103e6:	2101      	movs	r1, #1
 80103e8:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 80103ea:	2800      	cmp	r0, #0
 80103ec:	f47f ae20 	bne.w	8010030 <tud_task_ext+0x1c>
 80103f0:	e6ac      	b.n	801014c <tud_task_ext+0x138>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80103f2:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80103f6:	eb0a 06c0 	add.w	r6, sl, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80103fa:	2a00      	cmp	r2, #0
 80103fc:	f43f af6b 	beq.w	80102d6 <tud_task_ext+0x2c2>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8010400:	68f0      	ldr	r0, [r6, #12]
 8010402:	f000 fcd3 	bl	8010dac <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8010406:	68f3      	ldr	r3, [r6, #12]
 8010408:	4640      	mov	r0, r8
 801040a:	aa08      	add	r2, sp, #32
 801040c:	2101      	movs	r1, #1
 801040e:	4798      	blx	r3
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010410:	2800      	cmp	r0, #0
 8010412:	f47f ae0d 	bne.w	8010030 <tud_task_ext+0x1c>
 8010416:	e699      	b.n	801014c <tud_task_ext+0x138>
          tud_control_xfer(rhport, p_request, &status, 2);
 8010418:	2302      	movs	r3, #2
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 801041a:	7821      	ldrb	r1, [r4, #0]
          tud_control_xfer(rhport, p_request, &status, 2);
 801041c:	4640      	mov	r0, r8
 801041e:	f10d 021a 	add.w	r2, sp, #26
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8010422:	fa21 f403 	lsr.w	r4, r1, r3
 8010426:	f3c1 1140 	ubfx	r1, r1, #5, #1
 801042a:	401c      	ands	r4, r3
 801042c:	4321      	orrs	r1, r4
 801042e:	f8ad 101a 	strh.w	r1, [sp, #26]
          tud_control_xfer(rhport, p_request, &status, 2);
 8010432:	a908      	add	r1, sp, #32
 8010434:	f000 fc56 	bl	8010ce4 <tud_control_xfer>
        break;
 8010438:	e5fa      	b.n	8010030 <tud_task_ext+0x1c>
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 801043a:	f89d 2022 	ldrb.w	r2, [sp, #34]	; 0x22
          if (_usbd_dev.cfg_num != cfg_num)
 801043e:	7863      	ldrb	r3, [r4, #1]
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8010440:	9201      	str	r2, [sp, #4]
          if (_usbd_dev.cfg_num != cfg_num)
 8010442:	429a      	cmp	r2, r3
 8010444:	d007      	beq.n	8010456 <tud_task_ext+0x442>
            if ( _usbd_dev.cfg_num )
 8010446:	7863      	ldrb	r3, [r4, #1]
 8010448:	2b00      	cmp	r3, #0
 801044a:	f040 816d 	bne.w	8010728 <tud_task_ext+0x714>
            if ( cfg_num ) TU_ASSERT( process_set_config(rhport, cfg_num) );
 801044e:	9b01      	ldr	r3, [sp, #4]
 8010450:	2b00      	cmp	r3, #0
 8010452:	f040 8123 	bne.w	801069c <tud_task_ext+0x688>
          _usbd_dev.cfg_num = cfg_num;
 8010456:	9b01      	ldr	r3, [sp, #4]
          tud_control_status(rhport, p_request);
 8010458:	4640      	mov	r0, r8
 801045a:	a908      	add	r1, sp, #32
          _usbd_dev.cfg_num = cfg_num;
 801045c:	7063      	strb	r3, [r4, #1]
          tud_control_status(rhport, p_request);
 801045e:	f000 fc29 	bl	8010cb4 <tud_control_status>
        break;
 8010462:	e5e5      	b.n	8010030 <tud_task_ext+0x1c>
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8010464:	7863      	ldrb	r3, [r4, #1]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8010466:	4640      	mov	r0, r8
 8010468:	f10d 021a 	add.w	r2, sp, #26
 801046c:	a908      	add	r1, sp, #32
          uint8_t cfg_num = _usbd_dev.cfg_num;
 801046e:	f88d 301a 	strb.w	r3, [sp, #26]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8010472:	2301      	movs	r3, #1
 8010474:	f000 fc36 	bl	8010ce4 <tud_control_xfer>
        break;
 8010478:	e5da      	b.n	8010030 <tud_task_ext+0x1c>
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 801047a:	f8bd 0022 	ldrh.w	r0, [sp, #34]	; 0x22
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 801047e:	0a03      	lsrs	r3, r0, #8
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8010480:	b2c0      	uxtb	r0, r0
  switch(desc_type)
 8010482:	1e5a      	subs	r2, r3, #1
 8010484:	2a0e      	cmp	r2, #14
 8010486:	f63f ae61 	bhi.w	801014c <tud_task_ext+0x138>
 801048a:	a101      	add	r1, pc, #4	; (adr r1, 8010490 <tud_task_ext+0x47c>)
 801048c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010490:	0801054b 	.word	0x0801054b
 8010494:	0801051f 	.word	0x0801051f
 8010498:	08010589 	.word	0x08010589
 801049c:	0801014d 	.word	0x0801014d
 80104a0:	0801014d 	.word	0x0801014d
 80104a4:	08010563 	.word	0x08010563
 80104a8:	0801051f 	.word	0x0801051f
 80104ac:	0801014d 	.word	0x0801014d
 80104b0:	0801014d 	.word	0x0801014d
 80104b4:	0801014d 	.word	0x0801014d
 80104b8:	0801014d 	.word	0x0801014d
 80104bc:	0801014d 	.word	0x0801014d
 80104c0:	0801014d 	.word	0x0801014d
 80104c4:	0801014d 	.word	0x0801014d
 80104c8:	08010599 	.word	0x08010599
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 80104cc:	a808      	add	r0, sp, #32
 80104ce:	f000 fc73 	bl	8010db8 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 80104d2:	4640      	mov	r0, r8
 80104d4:	f89d 1022 	ldrb.w	r1, [sp, #34]	; 0x22
 80104d8:	f000 fd22 	bl	8010f20 <dcd_set_address>
          _usbd_dev.addressed = 1;
 80104dc:	7823      	ldrb	r3, [r4, #0]
 80104de:	f043 0302 	orr.w	r3, r3, #2
 80104e2:	7023      	strb	r3, [r4, #0]
        break;
 80104e4:	e5a4      	b.n	8010030 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 80104e6:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 80104ea:	2b01      	cmp	r3, #1
 80104ec:	f47f ae2e 	bne.w	801014c <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = true;
 80104f0:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 80104f2:	4640      	mov	r0, r8
 80104f4:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = true;
 80104f6:	f043 0308 	orr.w	r3, r3, #8
 80104fa:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 80104fc:	f000 fbda 	bl	8010cb4 <tud_control_status>
        break;
 8010500:	e596      	b.n	8010030 <tud_task_ext+0x1c>
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8010502:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 8010506:	2b01      	cmp	r3, #1
 8010508:	f47f ae20 	bne.w	801014c <tud_task_ext+0x138>
          _usbd_dev.remote_wakeup_en = false;
 801050c:	7823      	ldrb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 801050e:	4640      	mov	r0, r8
 8010510:	a908      	add	r1, sp, #32
          _usbd_dev.remote_wakeup_en = false;
 8010512:	f36f 03c3 	bfc	r3, #3, #1
 8010516:	7023      	strb	r3, [r4, #0]
          tud_control_status(rhport, p_request);
 8010518:	f000 fbcc 	bl	8010cb4 <tud_control_status>
        break;
 801051c:	e588      	b.n	8010030 <tud_task_ext+0x1c>
      if ( desc_type == TUSB_DESC_CONFIGURATION )
 801051e:	2b02      	cmp	r3, #2
 8010520:	f000 8121 	beq.w	8010766 <tud_task_ext+0x752>
        TU_VERIFY( tud_descriptor_other_speed_configuration_cb );
 8010524:	4b45      	ldr	r3, [pc, #276]	; (801063c <tud_task_ext+0x628>)
 8010526:	2b00      	cmp	r3, #0
 8010528:	f43f ae10 	beq.w	801014c <tud_task_ext+0x138>
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 801052c:	f3af 8000 	nop.w
 8010530:	4602      	mov	r2, r0
      TU_ASSERT(desc_config);
 8010532:	2a00      	cmp	r2, #0
 8010534:	f43f ae03 	beq.w	801013e <tud_task_ext+0x12a>
      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 8010538:	4640      	mov	r0, r8
 801053a:	8853      	ldrh	r3, [r2, #2]
 801053c:	a908      	add	r1, sp, #32
 801053e:	f000 fbd1 	bl	8010ce4 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010542:	2800      	cmp	r0, #0
 8010544:	f47f ad74 	bne.w	8010030 <tud_task_ext+0x1c>
 8010548:	e600      	b.n	801014c <tud_task_ext+0x138>
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 801054a:	f7f6 fda1 	bl	8007090 <tud_descriptor_device_cb>
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 801054e:	2312      	movs	r3, #18
      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 8010550:	4602      	mov	r2, r0
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 8010552:	a908      	add	r1, sp, #32
 8010554:	4640      	mov	r0, r8
 8010556:	f000 fbc5 	bl	8010ce4 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 801055a:	2800      	cmp	r0, #0
 801055c:	f47f ad68 	bne.w	8010030 <tud_task_ext+0x1c>
 8010560:	e5f4      	b.n	801014c <tud_task_ext+0x138>
      TU_VERIFY( tud_descriptor_device_qualifier_cb );
 8010562:	4b37      	ldr	r3, [pc, #220]	; (8010640 <tud_task_ext+0x62c>)
 8010564:	2b00      	cmp	r3, #0
 8010566:	f43f adf1 	beq.w	801014c <tud_task_ext+0x138>
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 801056a:	f3af 8000 	nop.w
      TU_VERIFY(desc_qualifier);
 801056e:	4602      	mov	r2, r0
 8010570:	2800      	cmp	r0, #0
 8010572:	f43f adeb 	beq.w	801014c <tud_task_ext+0x138>
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 8010576:	4640      	mov	r0, r8
 8010578:	7813      	ldrb	r3, [r2, #0]
 801057a:	a908      	add	r1, sp, #32
 801057c:	f000 fbb2 	bl	8010ce4 <tud_control_xfer>
        if ( !process_control_request(event.rhport, &event.setup_received) )
 8010580:	2800      	cmp	r0, #0
 8010582:	f47f ad55 	bne.w	8010030 <tud_task_ext+0x1c>
 8010586:	e5e1      	b.n	801014c <tud_task_ext+0x138>
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 8010588:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 801058c:	f7f6 fd88 	bl	80070a0 <tud_descriptor_string_cb>
      TU_VERIFY(desc_str);
 8010590:	4602      	mov	r2, r0
 8010592:	2800      	cmp	r0, #0
 8010594:	d1ef      	bne.n	8010576 <tud_task_ext+0x562>
 8010596:	e5d9      	b.n	801014c <tud_task_ext+0x138>
      if (!tud_descriptor_bos_cb) return false;
 8010598:	4b2a      	ldr	r3, [pc, #168]	; (8010644 <tud_task_ext+0x630>)
 801059a:	2b00      	cmp	r3, #0
 801059c:	f43f add6 	beq.w	801014c <tud_task_ext+0x138>
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 80105a0:	f3af 8000 	nop.w
      TU_ASSERT(desc_bos);
 80105a4:	4602      	mov	r2, r0
 80105a6:	2800      	cmp	r0, #0
 80105a8:	d1c6      	bne.n	8010538 <tud_task_ext+0x524>
 80105aa:	e5c8      	b.n	801013e <tud_task_ext+0x12a>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80105ac:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80105b0:	f8db 7000 	ldr.w	r7, [fp]
 80105b4:	eb07 06c0 	add.w	r6, r7, r0, lsl #3
      if ( TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type )
 80105b8:	2a00      	cmp	r2, #0
 80105ba:	f43f ae8c 	beq.w	80102d6 <tud_task_ext+0x2c2>
        TU_VERIFY(driver);
 80105be:	2e00      	cmp	r6, #0
 80105c0:	f47f af1e 	bne.w	8010400 <tud_task_ext+0x3ec>
 80105c4:	e5c2      	b.n	801014c <tud_task_ext+0x138>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80105c6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80105ca:	f8db 2000 	ldr.w	r2, [fp]
      TU_VERIFY(driver);
 80105ce:	eb12 04c3 	adds.w	r4, r2, r3, lsl #3
 80105d2:	f43f adbb 	beq.w	801014c <tud_task_ext+0x138>
 80105d6:	e6c6      	b.n	8010366 <tud_task_ext+0x352>
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue )
 80105d8:	f8bd 7022 	ldrh.w	r7, [sp, #34]	; 0x22
 80105dc:	b947      	cbnz	r7, 80105f0 <tud_task_ext+0x5dc>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest )
 80105de:	2a01      	cmp	r2, #1
 80105e0:	d03b      	beq.n	801065a <tud_task_ext+0x646>
  if ( !_usbd_dev.ep_status[epnum][dir].stalled )
 80105e2:	18e7      	adds	r7, r4, r3
 80105e4:	4467      	add	r7, ip
 80105e6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80105ea:	3720      	adds	r7, #32
 80105ec:	079b      	lsls	r3, r3, #30
 80105ee:	d513      	bpl.n	8010618 <tud_task_ext+0x604>
            if (driver)
 80105f0:	2e00      	cmp	r6, #0
 80105f2:	f43f ad1d 	beq.w	8010030 <tud_task_ext+0x1c>
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 80105f6:	68f0      	ldr	r0, [r6, #12]
 80105f8:	f000 fbd8 	bl	8010dac <usbd_control_set_complete_callback>
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 80105fc:	68f3      	ldr	r3, [r6, #12]
 80105fe:	aa08      	add	r2, sp, #32
 8010600:	2101      	movs	r1, #1
 8010602:	4640      	mov	r0, r8
 8010604:	4798      	blx	r3
              usbd_control_set_complete_callback(NULL);
 8010606:	2000      	movs	r0, #0
 8010608:	f000 fbd0 	bl	8010dac <usbd_control_set_complete_callback>
              if ( !_usbd_dev.ep_status[0][TUSB_DIR_IN].busy ) tud_control_status(rhport, p_request);
 801060c:	f894 3026 	ldrb.w	r3, [r4, #38]	; 0x26
 8010610:	07d8      	lsls	r0, r3, #31
 8010612:	f53f ad0d 	bmi.w	8010030 <tud_task_ext+0x1c>
 8010616:	e6c4      	b.n	80103a2 <tud_task_ext+0x38e>
    dcd_edpt_stall(rhport, ep_addr);
 8010618:	f899 0000 	ldrb.w	r0, [r9]
 801061c:	f001 f826 	bl	801166c <dcd_edpt_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 1;
 8010620:	797b      	ldrb	r3, [r7, #5]
 8010622:	f043 0302 	orr.w	r3, r3, #2
 8010626:	717b      	strb	r3, [r7, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010628:	797b      	ldrb	r3, [r7, #5]
 801062a:	f043 0301 	orr.w	r3, r3, #1
 801062e:	717b      	strb	r3, [r7, #5]
 8010630:	e7de      	b.n	80105f0 <tud_task_ext+0x5dc>
 8010632:	bf00      	nop
 8010634:	00000000 	.word	0x00000000
 8010638:	2400d260 	.word	0x2400d260
	...
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010648:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801064c:	f8db 2000 	ldr.w	r2, [fp]
        TU_VERIFY(driver);
 8010650:	eb12 04c3 	adds.w	r4, r2, r3, lsl #3
 8010654:	f43f ad7a 	beq.w	801014c <tud_task_ext+0x138>
 8010658:	e6bf      	b.n	80103da <tud_task_ext+0x3c6>
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 801065a:	4423      	add	r3, r4
 801065c:	4463      	add	r3, ip
 801065e:	f103 0220 	add.w	r2, r3, #32
 8010662:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8010666:	0798      	lsls	r0, r3, #30
 8010668:	d5c2      	bpl.n	80105f0 <tud_task_ext+0x5dc>
    dcd_edpt_clear_stall(rhport, ep_addr);
 801066a:	f899 0000 	ldrb.w	r0, [r9]
 801066e:	9200      	str	r2, [sp, #0]
 8010670:	f001 f86c 	bl	801174c <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010674:	9a00      	ldr	r2, [sp, #0]
 8010676:	7953      	ldrb	r3, [r2, #5]
 8010678:	f367 0341 	bfi	r3, r7, #1, #1
 801067c:	7153      	strb	r3, [r2, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 801067e:	7953      	ldrb	r3, [r2, #5]
 8010680:	f367 0300 	bfi	r3, r7, #0, #1
 8010684:	7153      	strb	r3, [r2, #5]
 8010686:	e7b3      	b.n	80105f0 <tud_task_ext+0x5dc>
              tud_control_xfer(rhport, p_request, &alternate, 1);
 8010688:	a908      	add	r1, sp, #32
 801068a:	4640      	mov	r0, r8
 801068c:	2301      	movs	r3, #1
 801068e:	f10d 021a 	add.w	r2, sp, #26
              uint8_t alternate = 0;
 8010692:	f88d 401a 	strb.w	r4, [sp, #26]
              tud_control_xfer(rhport, p_request, &alternate, 1);
 8010696:	f000 fb25 	bl	8010ce4 <tud_control_xfer>
 801069a:	e4c9      	b.n	8010030 <tud_task_ext+0x1c>
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 801069c:	1e58      	subs	r0, r3, #1
 801069e:	b2c0      	uxtb	r0, r0
 80106a0:	f7f6 fcfa 	bl	8007098 <tud_descriptor_configuration_cb>
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 80106a4:	2800      	cmp	r0, #0
 80106a6:	d036      	beq.n	8010716 <tud_task_ext+0x702>
 80106a8:	7843      	ldrb	r3, [r0, #1]
 80106aa:	2b02      	cmp	r3, #2
 80106ac:	d133      	bne.n	8010716 <tud_task_ext+0x702>
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80106ae:	79c2      	ldrb	r2, [r0, #7]
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 80106b0:	f100 0709 	add.w	r7, r0, #9
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 80106b4:	7821      	ldrb	r1, [r4, #0]
 80106b6:	f3c2 1340 	ubfx	r3, r2, #5, #1
 80106ba:	f3c2 1280 	ubfx	r2, r2, #6, #1
 80106be:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 80106c2:	011b      	lsls	r3, r3, #4
 80106c4:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
 80106c8:	430b      	orrs	r3, r1
 80106ca:	7023      	strb	r3, [r4, #0]
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 80106cc:	8843      	ldrh	r3, [r0, #2]
 80106ce:	f8cd 8008 	str.w	r8, [sp, #8]
 80106d2:	18c3      	adds	r3, r0, r3
 80106d4:	9404      	str	r4, [sp, #16]
 80106d6:	9303      	str	r3, [sp, #12]
  while( p_desc < desc_end )
 80106d8:	9b03      	ldr	r3, [sp, #12]
 80106da:	42bb      	cmp	r3, r7
 80106dc:	d97e      	bls.n	80107dc <tud_task_ext+0x7c8>
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 80106de:	787b      	ldrb	r3, [r7, #1]
 80106e0:	2b0b      	cmp	r3, #11
 80106e2:	d076      	beq.n	80107d2 <tud_task_ext+0x7be>
    uint8_t assoc_itf_count = 1;
 80106e4:	2301      	movs	r3, #1
 80106e6:	9300      	str	r3, [sp, #0]
    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 80106e8:	787b      	ldrb	r3, [r7, #1]
 80106ea:	2b04      	cmp	r3, #4
 80106ec:	d113      	bne.n	8010716 <tud_task_ext+0x702>
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 80106ee:	9b03      	ldr	r3, [sp, #12]
 80106f0:	494e      	ldr	r1, [pc, #312]	; (801082c <tud_task_ext+0x818>)
 80106f2:	1bda      	subs	r2, r3, r7
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80106f4:	4b4e      	ldr	r3, [pc, #312]	; (8010830 <tud_task_ext+0x81c>)
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 80106f6:	b292      	uxth	r2, r2
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80106f8:	781b      	ldrb	r3, [r3, #0]
 80106fa:	2900      	cmp	r1, #0
 80106fc:	d078      	beq.n	80107f0 <tud_task_ext+0x7dc>
 80106fe:	2600      	movs	r6, #0
 8010700:	4639      	mov	r1, r7
 8010702:	4617      	mov	r7, r2
 8010704:	46b0      	mov	r8, r6
    drvid -= _app_driver_count;
 8010706:	1af4      	subs	r4, r6, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010708:	429e      	cmp	r6, r3
    drvid -= _app_driver_count;
 801070a:	b2e4      	uxtb	r4, r4
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801070c:	d359      	bcc.n	80107c2 <tud_task_ext+0x7ae>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801070e:	2c01      	cmp	r4, #1
 8010710:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8010714:	d911      	bls.n	801073a <tud_task_ext+0x726>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 8010716:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801071a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801071e:	07dc      	lsls	r4, r3, #31
 8010720:	f57f ad0d 	bpl.w	801013e <tud_task_ext+0x12a>
 8010724:	be00      	bkpt	0x0000
 8010726:	e50a      	b.n	801013e <tud_task_ext+0x12a>
              dcd_edpt_close_all(rhport);
 8010728:	4640      	mov	r0, r8
 801072a:	f000 fd2b 	bl	8011184 <dcd_edpt_close_all>
              uint8_t const speed = _usbd_dev.speed;
 801072e:	78a6      	ldrb	r6, [r4, #2]
              configuration_reset(rhport);
 8010730:	4640      	mov	r0, r8
 8010732:	f7ff fb85 	bl	800fe40 <configuration_reset>
              _usbd_dev.speed = speed; // restore speed
 8010736:	70a6      	strb	r6, [r4, #2]
 8010738:	e689      	b.n	801044e <tud_task_ext+0x43a>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801073a:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 801073e:	68a3      	ldr	r3, [r4, #8]
 8010740:	463a      	mov	r2, r7
 8010742:	9802      	ldr	r0, [sp, #8]
 8010744:	9105      	str	r1, [sp, #20]
 8010746:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010748:	2808      	cmp	r0, #8
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801074a:	f106 0301 	add.w	r3, r6, #1
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801074e:	9905      	ldr	r1, [sp, #20]
 8010750:	d901      	bls.n	8010756 <tud_task_ext+0x742>
 8010752:	4287      	cmp	r7, r0
 8010754:	d20d      	bcs.n	8010772 <tud_task_ext+0x75e>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010756:	b2de      	uxtb	r6, r3
 8010758:	4b35      	ldr	r3, [pc, #212]	; (8010830 <tud_task_ext+0x81c>)
 801075a:	781b      	ldrb	r3, [r3, #0]
 801075c:	46b0      	mov	r8, r6
 801075e:	1c5a      	adds	r2, r3, #1
 8010760:	42b2      	cmp	r2, r6
 8010762:	dad0      	bge.n	8010706 <tud_task_ext+0x6f2>
 8010764:	e7d7      	b.n	8010716 <tud_task_ext+0x702>
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 8010766:	f7f6 fc97 	bl	8007098 <tud_descriptor_configuration_cb>
 801076a:	4602      	mov	r2, r0
 801076c:	e6e1      	b.n	8010532 <tud_task_ext+0x51e>
 801076e:	461c      	mov	r4, r3
 8010770:	463e      	mov	r6, r7
        if ( assoc_itf_count == 1)
 8010772:	9b00      	ldr	r3, [sp, #0]
 8010774:	460f      	mov	r7, r1
 8010776:	2b01      	cmp	r3, #1
 8010778:	d106      	bne.n	8010788 <tud_task_ext+0x774>
          if ( driver->open == cdcd_open ) assoc_itf_count = 2;
 801077a:	9900      	ldr	r1, [sp, #0]
 801077c:	68a2      	ldr	r2, [r4, #8]
 801077e:	4b2d      	ldr	r3, [pc, #180]	; (8010834 <tud_task_ext+0x820>)
 8010780:	429a      	cmp	r2, r3
 8010782:	bf08      	it	eq
 8010784:	2102      	moveq	r1, #2
 8010786:	9100      	str	r1, [sp, #0]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 8010788:	2200      	movs	r2, #0
 801078a:	e008      	b.n	801079e <tud_task_ext+0x78a>
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 801078c:	78b9      	ldrb	r1, [r7, #2]
 801078e:	440b      	add	r3, r1
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 8010790:	9904      	ldr	r1, [sp, #16]
 8010792:	fa51 f383 	uxtab	r3, r1, r3
 8010796:	78d9      	ldrb	r1, [r3, #3]
 8010798:	29ff      	cmp	r1, #255	; 0xff
 801079a:	d1bc      	bne.n	8010716 <tud_task_ext+0x702>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 801079c:	70de      	strb	r6, [r3, #3]
 801079e:	b2d3      	uxtb	r3, r2
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80107a0:	9900      	ldr	r1, [sp, #0]
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 80107a2:	3201      	adds	r2, #1
        for(uint8_t i=0; i<assoc_itf_count; i++)
 80107a4:	4299      	cmp	r1, r3
 80107a6:	d8f1      	bhi.n	801078c <tud_task_ext+0x778>
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80107a8:	4633      	mov	r3, r6
 80107aa:	4639      	mov	r1, r7
 80107ac:	4602      	mov	r2, r0
        p_desc += drv_len;
 80107ae:	4407      	add	r7, r0
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 80107b0:	4821      	ldr	r0, [pc, #132]	; (8010838 <tud_task_ext+0x824>)
 80107b2:	f001 fbed 	bl	8011f90 <tu_edpt_bind_driver>
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 80107b6:	4b1e      	ldr	r3, [pc, #120]	; (8010830 <tud_task_ext+0x81c>)
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	3301      	adds	r3, #1
 80107bc:	4543      	cmp	r3, r8
 80107be:	da8b      	bge.n	80106d8 <tud_task_ext+0x6c4>
 80107c0:	e7a9      	b.n	8010716 <tud_task_ext+0x702>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80107c2:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80107c6:	f8db 4000 	ldr.w	r4, [fp]
      TU_ASSERT(driver);
 80107ca:	eb14 04c3 	adds.w	r4, r4, r3, lsl #3
 80107ce:	d1b6      	bne.n	801073e <tud_task_ext+0x72a>
 80107d0:	e7a1      	b.n	8010716 <tud_task_ext+0x702>
      assoc_itf_count = desc_iad->bInterfaceCount;
 80107d2:	78fa      	ldrb	r2, [r7, #3]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80107d4:	783b      	ldrb	r3, [r7, #0]
 80107d6:	9200      	str	r2, [sp, #0]
 80107d8:	441f      	add	r7, r3
 80107da:	e785      	b.n	80106e8 <tud_task_ext+0x6d4>
  if (tud_mount_cb) tud_mount_cb();
 80107dc:	4b17      	ldr	r3, [pc, #92]	; (801083c <tud_task_ext+0x828>)
 80107de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80107e2:	9c04      	ldr	r4, [sp, #16]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	f43f ae36 	beq.w	8010456 <tud_task_ext+0x442>
 80107ea:	f7f4 f84d 	bl	8004888 <tud_mount_cb>
 80107ee:	e632      	b.n	8010456 <tud_task_ext+0x442>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 80107f0:	4688      	mov	r8, r1
 80107f2:	4c13      	ldr	r4, [pc, #76]	; (8010840 <tud_task_ext+0x82c>)
 80107f4:	4639      	mov	r1, r7
 80107f6:	4616      	mov	r6, r2
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80107f8:	f1b8 0f02 	cmp.w	r8, #2
 80107fc:	fa5f f788 	uxtb.w	r7, r8
 8010800:	d089      	beq.n	8010716 <tud_task_ext+0x702>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 8010802:	68a3      	ldr	r3, [r4, #8]
 8010804:	4632      	mov	r2, r6
 8010806:	9802      	ldr	r0, [sp, #8]
 8010808:	9105      	str	r1, [sp, #20]
 801080a:	4798      	blx	r3
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 801080c:	4286      	cmp	r6, r0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 801080e:	4623      	mov	r3, r4
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010810:	9905      	ldr	r1, [sp, #20]
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 8010812:	f104 0418 	add.w	r4, r4, #24
      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 8010816:	d301      	bcc.n	801081c <tud_task_ext+0x808>
 8010818:	2808      	cmp	r0, #8
 801081a:	d8a8      	bhi.n	801076e <tud_task_ext+0x75a>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 801081c:	4b04      	ldr	r3, [pc, #16]	; (8010830 <tud_task_ext+0x81c>)
 801081e:	f108 0801 	add.w	r8, r8, #1
 8010822:	781b      	ldrb	r3, [r3, #0]
 8010824:	3301      	adds	r3, #1
 8010826:	4598      	cmp	r8, r3
 8010828:	dde6      	ble.n	80107f8 <tud_task_ext+0x7e4>
 801082a:	e774      	b.n	8010716 <tud_task_ext+0x702>
 801082c:	00000000 	.word	0x00000000
 8010830:	2400d260 	.word	0x2400d260
 8010834:	0800f3f9 	.word	0x0800f3f9
 8010838:	2400d277 	.word	0x2400d277
 801083c:	08004889 	.word	0x08004889
 8010840:	080194d8 	.word	0x080194d8

08010844 <dcd_event_handler>:
{
 8010844:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  switch (event->event_id)
 8010848:	7843      	ldrb	r3, [r0, #1]
{
 801084a:	b085      	sub	sp, #20
 801084c:	4605      	mov	r5, r0
 801084e:	460e      	mov	r6, r1
  switch (event->event_id)
 8010850:	3b02      	subs	r3, #2
 8010852:	2b03      	cmp	r3, #3
 8010854:	f200 80c3 	bhi.w	80109de <dcd_event_handler+0x19a>
 8010858:	e8df f003 	tbb	[pc, r3]
 801085c:	021f4733 	.word	0x021f4733
      if ( _usbd_dev.connected )
 8010860:	4b62      	ldr	r3, [pc, #392]	; (80109ec <dcd_event_handler+0x1a8>)
 8010862:	781a      	ldrb	r2, [r3, #0]
 8010864:	07d1      	lsls	r1, r2, #31
 8010866:	d515      	bpl.n	8010894 <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 8010868:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 801086a:	4961      	ldr	r1, [pc, #388]	; (80109f0 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 0;
 801086c:	f36f 0282 	bfc	r2, #2, #1
        osal_queue_send(_usbd_q, event, in_isr);
 8010870:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 0;
 8010872:	701a      	strb	r2, [r3, #0]
  return success;
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const * data, bool in_isr)
{
  if (!in_isr) {
 8010874:	b9ee      	cbnz	r6, 80108b2 <dcd_event_handler+0x6e>
  qhdl->interrupt_set(false);
 8010876:	463c      	mov	r4, r7
 8010878:	4630      	mov	r0, r6
 801087a:	f854 3b04 	ldr.w	r3, [r4], #4
 801087e:	4798      	blx	r3
    _osal_q_lock(qhdl);
  }

  bool success = tu_fifo_write(&qhdl->ff, data);
 8010880:	4629      	mov	r1, r5
 8010882:	4620      	mov	r0, r4
 8010884:	f7ff f8fe 	bl	800fa84 <tu_fifo_write>
 8010888:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 801088a:	683b      	ldr	r3, [r7, #0]
 801088c:	2001      	movs	r0, #1
 801088e:	4798      	blx	r3

  if (!in_isr) {
    _osal_q_unlock(qhdl);
  }

  TU_ASSERT(success);
 8010890:	2c00      	cmp	r4, #0
 8010892:	d075      	beq.n	8010980 <dcd_event_handler+0x13c>
}
 8010894:	b005      	add	sp, #20
 8010896:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if ( _usbd_dev.connected )
 801089a:	4b54      	ldr	r3, [pc, #336]	; (80109ec <dcd_event_handler+0x1a8>)
 801089c:	781a      	ldrb	r2, [r3, #0]
 801089e:	07d0      	lsls	r0, r2, #31
 80108a0:	d5f8      	bpl.n	8010894 <dcd_event_handler+0x50>
        _usbd_dev.suspended = 1;
 80108a2:	781a      	ldrb	r2, [r3, #0]
        osal_queue_send(_usbd_q, event, in_isr);
 80108a4:	4952      	ldr	r1, [pc, #328]	; (80109f0 <dcd_event_handler+0x1ac>)
        _usbd_dev.suspended = 1;
 80108a6:	f042 0204 	orr.w	r2, r2, #4
        osal_queue_send(_usbd_q, event, in_isr);
 80108aa:	680f      	ldr	r7, [r1, #0]
        _usbd_dev.suspended = 1;
 80108ac:	701a      	strb	r2, [r3, #0]
  if (!in_isr) {
 80108ae:	2e00      	cmp	r6, #0
 80108b0:	d0e1      	beq.n	8010876 <dcd_event_handler+0x32>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80108b2:	4629      	mov	r1, r5
 80108b4:	1d38      	adds	r0, r7, #4
 80108b6:	f7ff f8e5 	bl	800fa84 <tu_fifo_write>
 80108ba:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80108bc:	2c00      	cmp	r4, #0
 80108be:	d1e9      	bne.n	8010894 <dcd_event_handler+0x50>
 80108c0:	e05e      	b.n	8010980 <dcd_event_handler+0x13c>
      _usbd_dev.connected  = 0;
 80108c2:	4b4a      	ldr	r3, [pc, #296]	; (80109ec <dcd_event_handler+0x1a8>)
      _usbd_dev.cfg_num    = 0;
 80108c4:	2100      	movs	r1, #0
      _usbd_dev.connected  = 0;
 80108c6:	781a      	ldrb	r2, [r3, #0]
 80108c8:	f36f 0200 	bfc	r2, #0, #1
 80108cc:	701a      	strb	r2, [r3, #0]
      _usbd_dev.addressed  = 0;
 80108ce:	781a      	ldrb	r2, [r3, #0]
 80108d0:	f36f 0241 	bfc	r2, #1, #1
 80108d4:	701a      	strb	r2, [r3, #0]
      _usbd_dev.cfg_num    = 0;
 80108d6:	7059      	strb	r1, [r3, #1]
      _usbd_dev.suspended  = 0;
 80108d8:	781a      	ldrb	r2, [r3, #0]
 80108da:	f361 0282 	bfi	r2, r1, #2, #1
      osal_queue_send(_usbd_q, event, in_isr);
 80108de:	4944      	ldr	r1, [pc, #272]	; (80109f0 <dcd_event_handler+0x1ac>)
      _usbd_dev.suspended  = 0;
 80108e0:	701a      	strb	r2, [r3, #0]
      osal_queue_send(_usbd_q, event, in_isr);
 80108e2:	680f      	ldr	r7, [r1, #0]
  if (!in_isr) {
 80108e4:	2e00      	cmp	r6, #0
 80108e6:	d1e4      	bne.n	80108b2 <dcd_event_handler+0x6e>
 80108e8:	e7c5      	b.n	8010876 <dcd_event_handler+0x32>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80108ea:	4f42      	ldr	r7, [pc, #264]	; (80109f4 <dcd_event_handler+0x1b0>)
 80108ec:	4c42      	ldr	r4, [pc, #264]	; (80109f8 <dcd_event_handler+0x1b4>)
 80108ee:	783a      	ldrb	r2, [r7, #0]
 80108f0:	2c00      	cmp	r4, #0
 80108f2:	d04d      	beq.n	8010990 <dcd_event_handler+0x14c>
 80108f4:	2400      	movs	r4, #0
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80108f6:	f8df 8104 	ldr.w	r8, [pc, #260]	; 80109fc <dcd_event_handler+0x1b8>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80108fa:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8010a00 <dcd_event_handler+0x1bc>
 80108fe:	e004      	b.n	801090a <dcd_event_handler+0xc6>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010900:	3401      	adds	r4, #1
 8010902:	1c53      	adds	r3, r2, #1
 8010904:	b2e4      	uxtb	r4, r4
 8010906:	42a3      	cmp	r3, r4
 8010908:	db15      	blt.n	8010936 <dcd_event_handler+0xf2>
    drvid -= _app_driver_count;
 801090a:	1aa3      	subs	r3, r4, r2
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 801090c:	4294      	cmp	r4, r2
    drvid -= _app_driver_count;
 801090e:	b2db      	uxtb	r3, r3
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 8010910:	d354      	bcc.n	80109bc <dcd_event_handler+0x178>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010912:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8010916:	2b01      	cmp	r3, #1
 8010918:	eb08 01c1 	add.w	r1, r8, r1, lsl #3
 801091c:	d8f0      	bhi.n	8010900 <dcd_event_handler+0xbc>
        if (driver && driver->sof)
 801091e:	694b      	ldr	r3, [r1, #20]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d0ed      	beq.n	8010900 <dcd_event_handler+0xbc>
          driver->sof(event->rhport, event->sof.frame_count);
 8010924:	6869      	ldr	r1, [r5, #4]
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010926:	3401      	adds	r4, #1
          driver->sof(event->rhport, event->sof.frame_count);
 8010928:	7828      	ldrb	r0, [r5, #0]
 801092a:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 801092c:	783a      	ldrb	r2, [r7, #0]
 801092e:	b2e4      	uxtb	r4, r4
 8010930:	1c53      	adds	r3, r2, #1
 8010932:	42a3      	cmp	r3, r4
 8010934:	dae9      	bge.n	801090a <dcd_event_handler+0xc6>
      if ( _usbd_dev.suspended )
 8010936:	4b2d      	ldr	r3, [pc, #180]	; (80109ec <dcd_event_handler+0x1a8>)
 8010938:	781a      	ldrb	r2, [r3, #0]
 801093a:	0752      	lsls	r2, r2, #29
 801093c:	d5aa      	bpl.n	8010894 <dcd_event_handler+0x50>
        _usbd_dev.suspended = 0;
 801093e:	781a      	ldrb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010940:	2100      	movs	r1, #0
        _usbd_dev.suspended = 0;
 8010942:	f36f 0282 	bfc	r2, #2, #1
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010946:	9103      	str	r1, [sp, #12]
 8010948:	e9cd 1101 	strd	r1, r1, [sp, #4]
        _usbd_dev.suspended = 0;
 801094c:	701a      	strb	r2, [r3, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801094e:	2105      	movs	r1, #5
 8010950:	782b      	ldrb	r3, [r5, #0]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8010952:	4a27      	ldr	r2, [pc, #156]	; (80109f0 <dcd_event_handler+0x1ac>)
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 8010954:	f88d 1005 	strb.w	r1, [sp, #5]
        osal_queue_send(_usbd_q, &event_resume, in_isr);
 8010958:	6815      	ldr	r5, [r2, #0]
        dcd_event_t const event_resume = { .rhport = event->rhport, .event_id = DCD_EVENT_RESUME };
 801095a:	f88d 3004 	strb.w	r3, [sp, #4]
 801095e:	2e00      	cmp	r6, #0
 8010960:	d134      	bne.n	80109cc <dcd_event_handler+0x188>
  qhdl->interrupt_set(false);
 8010962:	462c      	mov	r4, r5
 8010964:	4630      	mov	r0, r6
 8010966:	f854 3b04 	ldr.w	r3, [r4], #4
 801096a:	4798      	blx	r3
  bool success = tu_fifo_write(&qhdl->ff, data);
 801096c:	a901      	add	r1, sp, #4
 801096e:	4620      	mov	r0, r4
 8010970:	f7ff f888 	bl	800fa84 <tu_fifo_write>
 8010974:	4604      	mov	r4, r0
  qhdl->interrupt_set(true);
 8010976:	682b      	ldr	r3, [r5, #0]
 8010978:	2001      	movs	r0, #1
 801097a:	4798      	blx	r3
  TU_ASSERT(success);
 801097c:	2c00      	cmp	r4, #0
 801097e:	d189      	bne.n	8010894 <dcd_event_handler+0x50>
 8010980:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010984:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010988:	07db      	lsls	r3, r3, #31
 801098a:	d583      	bpl.n	8010894 <dcd_event_handler+0x50>
 801098c:	be00      	bkpt	0x0000
}
 801098e:	e781      	b.n	8010894 <dcd_event_handler+0x50>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 8010990:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80109fc <dcd_event_handler+0x1b8>
 8010994:	e004      	b.n	80109a0 <dcd_event_handler+0x15c>
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 8010996:	3401      	adds	r4, #1
 8010998:	1c53      	adds	r3, r2, #1
 801099a:	b2e4      	uxtb	r4, r4
 801099c:	42a3      	cmp	r3, r4
 801099e:	dbca      	blt.n	8010936 <dcd_event_handler+0xf2>
  if (drvid < BUILTIN_DRIVER_COUNT) return &_usbd_driver[drvid];
 80109a0:	2c01      	cmp	r4, #1
 80109a2:	d8f8      	bhi.n	8010996 <dcd_event_handler+0x152>
 80109a4:	eb04 0344 	add.w	r3, r4, r4, lsl #1
        if (driver && driver->sof)
 80109a8:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
 80109ac:	695b      	ldr	r3, [r3, #20]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d0f1      	beq.n	8010996 <dcd_event_handler+0x152>
          driver->sof(event->rhport, event->sof.frame_count);
 80109b2:	6869      	ldr	r1, [r5, #4]
 80109b4:	7828      	ldrb	r0, [r5, #0]
 80109b6:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++)
 80109b8:	783a      	ldrb	r2, [r7, #0]
 80109ba:	e7ec      	b.n	8010996 <dcd_event_handler+0x152>
    if ( drvid < _app_driver_count ) return &_app_driver[drvid];
 80109bc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80109c0:	f8d9 1000 	ldr.w	r1, [r9]
        if (driver && driver->sof)
 80109c4:	eb11 01c3 	adds.w	r1, r1, r3, lsl #3
 80109c8:	d09a      	beq.n	8010900 <dcd_event_handler+0xbc>
 80109ca:	e7a8      	b.n	801091e <dcd_event_handler+0xda>
  bool success = tu_fifo_write(&qhdl->ff, data);
 80109cc:	a901      	add	r1, sp, #4
 80109ce:	1d28      	adds	r0, r5, #4
 80109d0:	f7ff f858 	bl	800fa84 <tu_fifo_write>
 80109d4:	4604      	mov	r4, r0
  TU_ASSERT(success);
 80109d6:	2c00      	cmp	r4, #0
 80109d8:	f47f af5c 	bne.w	8010894 <dcd_event_handler+0x50>
 80109dc:	e7d0      	b.n	8010980 <dcd_event_handler+0x13c>
      osal_queue_send(_usbd_q, event, in_isr);
 80109de:	4b04      	ldr	r3, [pc, #16]	; (80109f0 <dcd_event_handler+0x1ac>)
 80109e0:	681f      	ldr	r7, [r3, #0]
  if (!in_isr) {
 80109e2:	2900      	cmp	r1, #0
 80109e4:	f47f af65 	bne.w	80108b2 <dcd_event_handler+0x6e>
 80109e8:	e745      	b.n	8010876 <dcd_event_handler+0x32>
 80109ea:	bf00      	nop
 80109ec:	2400d264 	.word	0x2400d264
 80109f0:	2400d29c 	.word	0x2400d29c
 80109f4:	2400d260 	.word	0x2400d260
 80109f8:	00000000 	.word	0x00000000
 80109fc:	080194d8 	.word	0x080194d8
 8010a00:	2400d25c 	.word	0x2400d25c

08010a04 <usbd_open_edpt_pair>:
{
 8010a04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a08:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  for(int i=0; i<ep_count; i++)
 8010a0c:	2a00      	cmp	r2, #0
 8010a0e:	d046      	beq.n	8010a9e <usbd_open_edpt_pair+0x9a>
 8010a10:	460c      	mov	r4, r1
 8010a12:	461e      	mov	r6, r3
 8010a14:	4615      	mov	r5, r2
 8010a16:	f04f 0b00 	mov.w	fp, #0
  rhport = _usbd_rhport;
 8010a1a:	4f23      	ldr	r7, [pc, #140]	; (8010aa8 <usbd_open_edpt_pair+0xa4>)
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010a1c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8010aac <usbd_open_edpt_pair+0xa8>
 8010a20:	e015      	b.n	8010a4e <usbd_open_edpt_pair+0x4a>
 8010a22:	f899 1002 	ldrb.w	r1, [r9, #2]
 8010a26:	f001 fa7f 	bl	8011f28 <tu_edpt_validate>
 8010a2a:	4603      	mov	r3, r0
  return dcd_edpt_open(rhport, desc_ep);
 8010a2c:	4621      	mov	r1, r4
 8010a2e:	4650      	mov	r0, sl
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010a30:	b1eb      	cbz	r3, 8010a6e <usbd_open_edpt_pair+0x6a>
  return dcd_edpt_open(rhport, desc_ep);
 8010a32:	f000 fb05 	bl	8011040 <dcd_edpt_open>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8010a36:	b308      	cbz	r0, 8010a7c <usbd_open_edpt_pair+0x78>
    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 8010a38:	78a3      	ldrb	r3, [r4, #2]
 8010a3a:	09da      	lsrs	r2, r3, #7
 8010a3c:	d127      	bne.n	8010a8e <usbd_open_edpt_pair+0x8a>
  for(int i=0; i<ep_count; i++)
 8010a3e:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_out) = desc_ep->bEndpointAddress;
 8010a42:	f888 3000 	strb.w	r3, [r8]
 8010a46:	7823      	ldrb	r3, [r4, #0]
  for(int i=0; i<ep_count; i++)
 8010a48:	45ab      	cmp	fp, r5
 8010a4a:	441c      	add	r4, r3
 8010a4c:	d027      	beq.n	8010a9e <usbd_open_edpt_pair+0x9a>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010a4e:	7863      	ldrb	r3, [r4, #1]
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010a50:	4620      	mov	r0, r4
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010a52:	2b05      	cmp	r3, #5
 8010a54:	d112      	bne.n	8010a7c <usbd_open_edpt_pair+0x78>
 8010a56:	78e1      	ldrb	r1, [r4, #3]
 8010a58:	f001 0103 	and.w	r1, r1, #3
 8010a5c:	42b1      	cmp	r1, r6
 8010a5e:	d10d      	bne.n	8010a7c <usbd_open_edpt_pair+0x78>
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010a60:	78a3      	ldrb	r3, [r4, #2]
  rhport = _usbd_rhport;
 8010a62:	f897 a000 	ldrb.w	sl, [r7]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8010a66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010a6a:	2b08      	cmp	r3, #8
 8010a6c:	d9d9      	bls.n	8010a22 <usbd_open_edpt_pair+0x1e>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010a6e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010a72:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010a76:	07da      	lsls	r2, r3, #31
 8010a78:	d500      	bpl.n	8010a7c <usbd_open_edpt_pair+0x78>
 8010a7a:	be00      	bkpt	0x0000
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 8010a7c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010a80:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010a84:	07db      	lsls	r3, r3, #31
 8010a86:	d40d      	bmi.n	8010aa4 <usbd_open_edpt_pair+0xa0>
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010a88:	2000      	movs	r0, #0
}
 8010a8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      (*ep_in) = desc_ep->bEndpointAddress;
 8010a8e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  for(int i=0; i<ep_count; i++)
 8010a90:	f10b 0b01 	add.w	fp, fp, #1
      (*ep_in) = desc_ep->bEndpointAddress;
 8010a94:	7013      	strb	r3, [r2, #0]
  for(int i=0; i<ep_count; i++)
 8010a96:	45ab      	cmp	fp, r5
  return desc8 + desc8[DESC_OFFSET_LEN];
 8010a98:	7823      	ldrb	r3, [r4, #0]
 8010a9a:	441c      	add	r4, r3
 8010a9c:	d1d7      	bne.n	8010a4e <usbd_open_edpt_pair+0x4a>
  return true;
 8010a9e:	2001      	movs	r0, #1
}
 8010aa0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 8010aa4:	be00      	bkpt	0x0000
 8010aa6:	e7ef      	b.n	8010a88 <usbd_open_edpt_pair+0x84>
 8010aa8:	24000350 	.word	0x24000350
 8010aac:	2400d264 	.word	0x2400d264

08010ab0 <usbd_edpt_open>:
{
 8010ab0:	b538      	push	{r3, r4, r5, lr}
  rhport = _usbd_rhport;
 8010ab2:	4b0f      	ldr	r3, [pc, #60]	; (8010af0 <usbd_edpt_open+0x40>)
 8010ab4:	781d      	ldrb	r5, [r3, #0]
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8010ab6:	788b      	ldrb	r3, [r1, #2]
  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 8010ab8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010abc:	2b08      	cmp	r3, #8
 8010abe:	d908      	bls.n	8010ad2 <usbd_edpt_open+0x22>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010ac0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010ac4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010ac8:	07db      	lsls	r3, r3, #31
 8010aca:	d500      	bpl.n	8010ace <usbd_edpt_open+0x1e>
 8010acc:	be00      	bkpt	0x0000
}
 8010ace:	2000      	movs	r0, #0
 8010ad0:	bd38      	pop	{r3, r4, r5, pc}
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed));
 8010ad2:	4b08      	ldr	r3, [pc, #32]	; (8010af4 <usbd_edpt_open+0x44>)
 8010ad4:	460c      	mov	r4, r1
 8010ad6:	4608      	mov	r0, r1
 8010ad8:	7899      	ldrb	r1, [r3, #2]
 8010ada:	f001 fa25 	bl	8011f28 <tu_edpt_validate>
 8010ade:	2800      	cmp	r0, #0
 8010ae0:	d0ee      	beq.n	8010ac0 <usbd_edpt_open+0x10>
  return dcd_edpt_open(rhport, desc_ep);
 8010ae2:	4621      	mov	r1, r4
 8010ae4:	4628      	mov	r0, r5
}
 8010ae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  return dcd_edpt_open(rhport, desc_ep);
 8010aea:	f000 baa9 	b.w	8011040 <dcd_edpt_open>
 8010aee:	bf00      	nop
 8010af0:	24000350 	.word	0x24000350
 8010af4:	2400d264 	.word	0x2400d264

08010af8 <usbd_edpt_claim>:
{
 8010af8:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010afa:	4805      	ldr	r0, [pc, #20]	; (8010b10 <usbd_edpt_claim+0x18>)
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010afc:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010afe:	09da      	lsrs	r2, r3, #7
 8010b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b04:	3225      	adds	r2, #37	; 0x25
 8010b06:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_claim(ep_state, _usbd_mutex);
 8010b0a:	4418      	add	r0, r3
 8010b0c:	f001 b9e0 	b.w	8011ed0 <tu_edpt_claim>
 8010b10:	2400d264 	.word	0x2400d264

08010b14 <usbd_edpt_release>:
{
 8010b14:	460b      	mov	r3, r1
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010b16:	4805      	ldr	r0, [pc, #20]	; (8010b2c <usbd_edpt_release+0x18>)
  return tu_edpt_release(ep_state, _usbd_mutex);
 8010b18:	2100      	movs	r1, #0
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8010b1a:	09da      	lsrs	r2, r3, #7
 8010b1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010b20:	3225      	adds	r2, #37	; 0x25
 8010b22:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  return tu_edpt_release(ep_state, _usbd_mutex);
 8010b26:	4418      	add	r0, r3
 8010b28:	f001 b9ea 	b.w	8011f00 <tu_edpt_release>
 8010b2c:	2400d264 	.word	0x2400d264

08010b30 <usbd_edpt_xfer>:
{
 8010b30:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010b32:	4c19      	ldr	r4, [pc, #100]	; (8010b98 <usbd_edpt_xfer+0x68>)
 8010b34:	f001 0e7f 	and.w	lr, r1, #127	; 0x7f
  rhport = _usbd_rhport;
 8010b38:	4818      	ldr	r0, [pc, #96]	; (8010b9c <usbd_edpt_xfer+0x6c>)
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010b3a:	eb04 044e 	add.w	r4, r4, lr, lsl #1
  rhport = _usbd_rhport;
 8010b3e:	7800      	ldrb	r0, [r0, #0]
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010b40:	eb04 14d1 	add.w	r4, r4, r1, lsr #7
 8010b44:	f894 c025 	ldrb.w	ip, [r4, #37]	; 0x25
 8010b48:	3420      	adds	r4, #32
 8010b4a:	f01c 0f01 	tst.w	ip, #1
 8010b4e:	d008      	beq.n	8010b62 <usbd_edpt_xfer+0x32>
 8010b50:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010b54:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010b58:	07da      	lsls	r2, r3, #31
 8010b5a:	d500      	bpl.n	8010b5e <usbd_edpt_xfer+0x2e>
 8010b5c:	be00      	bkpt	0x0000
 8010b5e:	2000      	movs	r0, #0
}
 8010b60:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010b62:	f894 c005 	ldrb.w	ip, [r4, #5]
 8010b66:	f04c 0c01 	orr.w	ip, ip, #1
 8010b6a:	f884 c005 	strb.w	ip, [r4, #5]
  if ( dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes) )
 8010b6e:	f000 fb5d 	bl	801122c <dcd_edpt_xfer>
 8010b72:	2800      	cmp	r0, #0
 8010b74:	d1f4      	bne.n	8010b60 <usbd_edpt_xfer+0x30>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010b76:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010b78:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010b7c:	f360 0300 	bfi	r3, r0, #0, #1
 8010b80:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8010b82:	7963      	ldrb	r3, [r4, #5]
 8010b84:	f360 0382 	bfi	r3, r0, #2, #1
 8010b88:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010b8a:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 8010b8e:	07db      	lsls	r3, r3, #31
 8010b90:	d5e5      	bpl.n	8010b5e <usbd_edpt_xfer+0x2e>
 8010b92:	be00      	bkpt	0x0000
}
 8010b94:	bd10      	pop	{r4, pc}
 8010b96:	bf00      	nop
 8010b98:	2400d264 	.word	0x2400d264
 8010b9c:	24000350 	.word	0x24000350

08010ba0 <usbd_edpt_xfer_fifo>:
{
 8010ba0:	b510      	push	{r4, lr}
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010ba2:	4c19      	ldr	r4, [pc, #100]	; (8010c08 <usbd_edpt_xfer_fifo+0x68>)
 8010ba4:	f001 0e7f 	and.w	lr, r1, #127	; 0x7f
  rhport = _usbd_rhport;
 8010ba8:	4818      	ldr	r0, [pc, #96]	; (8010c0c <usbd_edpt_xfer_fifo+0x6c>)
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010baa:	eb04 044e 	add.w	r4, r4, lr, lsl #1
  rhport = _usbd_rhport;
 8010bae:	7800      	ldrb	r0, [r0, #0]
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8010bb0:	eb04 14d1 	add.w	r4, r4, r1, lsr #7
 8010bb4:	f894 c025 	ldrb.w	ip, [r4, #37]	; 0x25
 8010bb8:	3420      	adds	r4, #32
 8010bba:	f01c 0f01 	tst.w	ip, #1
 8010bbe:	d008      	beq.n	8010bd2 <usbd_edpt_xfer_fifo+0x32>
 8010bc0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010bc4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010bc8:	07da      	lsls	r2, r3, #31
 8010bca:	d500      	bpl.n	8010bce <usbd_edpt_xfer_fifo+0x2e>
 8010bcc:	be00      	bkpt	0x0000
 8010bce:	2000      	movs	r0, #0
}
 8010bd0:	bd10      	pop	{r4, pc}
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8010bd2:	f894 c005 	ldrb.w	ip, [r4, #5]
 8010bd6:	f04c 0c01 	orr.w	ip, ip, #1
 8010bda:	f884 c005 	strb.w	ip, [r4, #5]
  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes))
 8010bde:	f000 fc05 	bl	80113ec <dcd_edpt_xfer_fifo>
 8010be2:	2800      	cmp	r0, #0
 8010be4:	d1f4      	bne.n	8010bd0 <usbd_edpt_xfer_fifo+0x30>
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010be6:	7963      	ldrb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010be8:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010bec:	f360 0300 	bfi	r3, r0, #0, #1
 8010bf0:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8010bf2:	7963      	ldrb	r3, [r4, #5]
 8010bf4:	f360 0382 	bfi	r3, r0, #2, #1
 8010bf8:	7163      	strb	r3, [r4, #5]
    TU_BREAKPOINT();
 8010bfa:	f8d2 3df0 	ldr.w	r3, [r2, #3568]	; 0xdf0
 8010bfe:	07db      	lsls	r3, r3, #31
 8010c00:	d5e5      	bpl.n	8010bce <usbd_edpt_xfer_fifo+0x2e>
 8010c02:	be00      	bkpt	0x0000
}
 8010c04:	bd10      	pop	{r4, pc}
 8010c06:	bf00      	nop
 8010c08:	2400d264 	.word	0x2400d264
 8010c0c:	24000350 	.word	0x24000350

08010c10 <usbd_edpt_clear_stall>:
  if ( _usbd_dev.ep_status[epnum][dir].stalled )
 8010c10:	4b0d      	ldr	r3, [pc, #52]	; (8010c48 <usbd_edpt_clear_stall+0x38>)
 8010c12:	f001 007f 	and.w	r0, r1, #127	; 0x7f
 8010c16:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8010c1a:	eb03 13d1 	add.w	r3, r3, r1, lsr #7
 8010c1e:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8010c22:	0792      	lsls	r2, r2, #30
 8010c24:	d400      	bmi.n	8010c28 <usbd_edpt_clear_stall+0x18>
 8010c26:	4770      	bx	lr
{
 8010c28:	b510      	push	{r4, lr}
 8010c2a:	f103 0420 	add.w	r4, r3, #32
  rhport = _usbd_rhport;
 8010c2e:	4b07      	ldr	r3, [pc, #28]	; (8010c4c <usbd_edpt_clear_stall+0x3c>)
    dcd_edpt_clear_stall(rhport, ep_addr);
 8010c30:	7818      	ldrb	r0, [r3, #0]
 8010c32:	f000 fd8b 	bl	801174c <dcd_edpt_clear_stall>
    _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010c36:	7963      	ldrb	r3, [r4, #5]
 8010c38:	f36f 0341 	bfc	r3, #1, #1
 8010c3c:	7163      	strb	r3, [r4, #5]
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010c3e:	7963      	ldrb	r3, [r4, #5]
 8010c40:	f36f 0300 	bfc	r3, #0, #1
 8010c44:	7163      	strb	r3, [r4, #5]
}
 8010c46:	bd10      	pop	{r4, pc}
 8010c48:	2400d264 	.word	0x2400d264
 8010c4c:	24000350 	.word	0x24000350

08010c50 <usbd_edpt_close>:
 * In progress transfers on this EP may be delivered after this call.
 *
 */
void usbd_edpt_close(uint8_t rhport, uint8_t ep_addr)
{
  rhport = _usbd_rhport;
 8010c50:	4a15      	ldr	r2, [pc, #84]	; (8010ca8 <usbd_edpt_close+0x58>)

  TU_ASSERT(dcd_edpt_close, /**/);
 8010c52:	4b16      	ldr	r3, [pc, #88]	; (8010cac <usbd_edpt_close+0x5c>)
  rhport = _usbd_rhport;
 8010c54:	7810      	ldrb	r0, [r2, #0]
  TU_ASSERT(dcd_edpt_close, /**/);
 8010c56:	b1eb      	cbz	r3, 8010c94 <usbd_edpt_close+0x44>
{
 8010c58:	b510      	push	{r4, lr}
 8010c5a:	460c      	mov	r4, r1
  TU_LOG(USBD_DBG, "  CLOSING Endpoint: 0x%02X\r\n", ep_addr);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_close(rhport, ep_addr);
 8010c5c:	f000 fc6c 	bl	8011538 <dcd_edpt_close>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 8010c60:	4b13      	ldr	r3, [pc, #76]	; (8010cb0 <usbd_edpt_close+0x60>)
 8010c62:	f004 027f 	and.w	r2, r4, #127	; 0x7f
 8010c66:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8010c6a:	eb03 11d4 	add.w	r1, r3, r4, lsr #7
 8010c6e:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 8010c72:	f36f 0341 	bfc	r3, #1, #1
 8010c76:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 8010c7a:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 8010c7e:	f36f 0300 	bfc	r3, #0, #1
 8010c82:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
  _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8010c86:	f891 3025 	ldrb.w	r3, [r1, #37]	; 0x25
 8010c8a:	f36f 0382 	bfc	r3, #2, #1
 8010c8e:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25

  return;
}
 8010c92:	bd10      	pop	{r4, pc}
  TU_ASSERT(dcd_edpt_close, /**/);
 8010c94:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010c98:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010c9c:	07db      	lsls	r3, r3, #31
 8010c9e:	d501      	bpl.n	8010ca4 <usbd_edpt_close+0x54>
 8010ca0:	be00      	bkpt	0x0000
 8010ca2:	4770      	bx	lr
 8010ca4:	4770      	bx	lr
 8010ca6:	bf00      	nop
 8010ca8:	24000350 	.word	0x24000350
 8010cac:	08011539 	.word	0x08011539
 8010cb0:	2400d264 	.word	0x2400d264

08010cb4 <tud_control_status>:
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
}

// Status phase
bool tud_control_status(uint8_t rhport, tusb_control_request_t const * request)
{
 8010cb4:	b410      	push	{r4}
  _ctrl_xfer.request       = (*request);
 8010cb6:	4c0a      	ldr	r4, [pc, #40]	; (8010ce0 <tud_control_status+0x2c>)
{
 8010cb8:	460b      	mov	r3, r1
 8010cba:	4684      	mov	ip, r0
  _ctrl_xfer.request       = (*request);
 8010cbc:	6808      	ldr	r0, [r1, #0]
 8010cbe:	4622      	mov	r2, r4
 8010cc0:	6849      	ldr	r1, [r1, #4]
 8010cc2:	c203      	stmia	r2!, {r0, r1}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010cc4:	7819      	ldrb	r1, [r3, #0]
  _ctrl_xfer.buffer        = NULL;
 8010cc6:	2300      	movs	r3, #0
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010cc8:	4660      	mov	r0, ip
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010cca:	43c9      	mvns	r1, r1
  _ctrl_xfer.buffer        = NULL;
 8010ccc:	60a3      	str	r3, [r4, #8]
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 8010cce:	60e3      	str	r3, [r4, #12]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010cd0:	461a      	mov	r2, r3
 8010cd2:	f001 0180 	and.w	r1, r1, #128	; 0x80

  return _status_stage_xact(rhport, request);
}
 8010cd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010cda:	f7ff bf29 	b.w	8010b30 <usbd_edpt_xfer>
 8010cde:	bf00      	nop
 8010ce0:	2400d360 	.word	0x2400d360

08010ce4 <tud_control_xfer>:
}

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, tusb_control_request_t const * request, void* buffer, uint16_t len)
{
 8010ce4:	b570      	push	{r4, r5, r6, lr}
  _ctrl_xfer.request       = (*request);
 8010ce6:	4e2a      	ldr	r6, [pc, #168]	; (8010d90 <tud_control_xfer+0xac>)
{
 8010ce8:	468c      	mov	ip, r1
 8010cea:	4605      	mov	r5, r0
  _ctrl_xfer.request       = (*request);
 8010cec:	6808      	ldr	r0, [r1, #0]
 8010cee:	46b6      	mov	lr, r6
 8010cf0:	6849      	ldr	r1, [r1, #4]
  _ctrl_xfer.buffer        = (uint8_t*) buffer;
 8010cf2:	60b2      	str	r2, [r6, #8]
{
 8010cf4:	b082      	sub	sp, #8
  _ctrl_xfer.request       = (*request);
 8010cf6:	e8ae 0003 	stmia.w	lr!, {r0, r1}
  _ctrl_xfer.total_xferred = 0U;
 8010cfa:	2100      	movs	r1, #0
 8010cfc:	81f1      	strh	r1, [r6, #14]
  _ctrl_xfer.data_len      = tu_min16(len, request->wLength);
 8010cfe:	f8bc 0006 	ldrh.w	r0, [ip, #6]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010d02:	4283      	cmp	r3, r0
 8010d04:	bf28      	it	cs
 8010d06:	4603      	movcs	r3, r0
 8010d08:	81b3      	strh	r3, [r6, #12]

  if (request->wLength > 0U)
 8010d0a:	b188      	cbz	r0, 8010d30 <tud_control_xfer+0x4c>
  {
    if(_ctrl_xfer.data_len > 0U)
 8010d0c:	b32b      	cbz	r3, 8010d5a <tud_control_xfer+0x76>
    {
      TU_ASSERT(buffer);
 8010d0e:	4614      	mov	r4, r2
 8010d10:	b342      	cbz	r2, 8010d64 <tud_control_xfer+0x80>
 8010d12:	2b40      	cmp	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010d14:	f996 2000 	ldrsb.w	r2, [r6]
 8010d18:	bf28      	it	cs
 8010d1a:	2340      	movcs	r3, #64	; 0x40
 8010d1c:	2a00      	cmp	r2, #0
 8010d1e:	db2a      	blt.n	8010d76 <tud_control_xfer+0x92>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010d20:	4a1c      	ldr	r2, [pc, #112]	; (8010d94 <tud_control_xfer+0xb0>)
 8010d22:	4628      	mov	r0, r5
 8010d24:	f7ff ff04 	bl	8010b30 <usbd_edpt_xfer>
    }

//    TU_LOG2("  Control total data length is %u bytes\r\n", _ctrl_xfer.data_len);

    // Data stage
    TU_ASSERT( _data_stage_xact(rhport) );
 8010d28:	b170      	cbz	r0, 8010d48 <tud_control_xfer+0x64>
  {
    // Status stage
    TU_ASSERT( _status_stage_xact(rhport, request) );
  }

  return true;
 8010d2a:	2001      	movs	r0, #1
}
 8010d2c:	b002      	add	sp, #8
 8010d2e:	bd70      	pop	{r4, r5, r6, pc}
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010d30:	f89c 1000 	ldrb.w	r1, [ip]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010d34:	4603      	mov	r3, r0
 8010d36:	4602      	mov	r2, r0
 8010d38:	4628      	mov	r0, r5
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010d3a:	43c9      	mvns	r1, r1
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010d3c:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8010d40:	f7ff fef6 	bl	8010b30 <usbd_edpt_xfer>
    TU_ASSERT( _status_stage_xact(rhport, request) );
 8010d44:	2800      	cmp	r0, #0
 8010d46:	d1f0      	bne.n	8010d2a <tud_control_xfer+0x46>
 8010d48:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010d4c:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010d50:	07db      	lsls	r3, r3, #31
 8010d52:	d50d      	bpl.n	8010d70 <tud_control_xfer+0x8c>
 8010d54:	be00      	bkpt	0x0000
}
 8010d56:	b002      	add	sp, #8
 8010d58:	bd70      	pop	{r4, r5, r6, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010d5a:	7831      	ldrb	r1, [r6, #0]
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010d5c:	461a      	mov	r2, r3
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010d5e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8010d62:	e7de      	b.n	8010d22 <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 8010d64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010d68:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010d6c:	07da      	lsls	r2, r3, #31
 8010d6e:	d40c      	bmi.n	8010d8a <tud_control_xfer+0xa6>
 8010d70:	2000      	movs	r0, #0
}
 8010d72:	b002      	add	sp, #8
 8010d74:	bd70      	pop	{r4, r5, r6, pc}
  memcpy(dest, src, count);
 8010d76:	461a      	mov	r2, r3
 8010d78:	4621      	mov	r1, r4
 8010d7a:	4806      	ldr	r0, [pc, #24]	; (8010d94 <tud_control_xfer+0xb0>)
 8010d7c:	9301      	str	r3, [sp, #4]
 8010d7e:	f002 f871 	bl	8012e64 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 8010d82:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010d84:	4a03      	ldr	r2, [pc, #12]	; (8010d94 <tud_control_xfer+0xb0>)
 8010d86:	9b01      	ldr	r3, [sp, #4]
 8010d88:	e7cb      	b.n	8010d22 <tud_control_xfer+0x3e>
      TU_ASSERT(buffer);
 8010d8a:	be00      	bkpt	0x0000
 8010d8c:	4620      	mov	r0, r4
 8010d8e:	e7cd      	b.n	8010d2c <tud_control_xfer+0x48>
 8010d90:	2400d360 	.word	0x2400d360
 8010d94:	2400d374 	.word	0x2400d374

08010d98 <usbd_control_reset>:
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp );
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

void usbd_control_reset(void)
{
  tu_varclr(&_ctrl_xfer);
 8010d98:	4b03      	ldr	r3, [pc, #12]	; (8010da8 <usbd_control_reset+0x10>)
 8010d9a:	2200      	movs	r2, #0
 8010d9c:	e9c3 2200 	strd	r2, r2, [r3]
 8010da0:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8010da4:	611a      	str	r2, [r3, #16]
}
 8010da6:	4770      	bx	lr
 8010da8:	2400d360 	.word	0x2400d360

08010dac <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback( usbd_control_xfer_cb_t fp )
{
  _ctrl_xfer.complete_cb = fp;
 8010dac:	4b01      	ldr	r3, [pc, #4]	; (8010db4 <usbd_control_set_complete_callback+0x8>)
 8010dae:	6118      	str	r0, [r3, #16]
}
 8010db0:	4770      	bx	lr
 8010db2:	bf00      	nop
 8010db4:	2400d360 	.word	0x2400d360

08010db8 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(tusb_control_request_t const *request)
{
 8010db8:	b410      	push	{r4}
 8010dba:	4602      	mov	r2, r0
  _ctrl_xfer.request       = (*request);
 8010dbc:	4c05      	ldr	r4, [pc, #20]	; (8010dd4 <usbd_control_set_request+0x1c>)
 8010dbe:	6800      	ldr	r0, [r0, #0]
 8010dc0:	4623      	mov	r3, r4
 8010dc2:	6851      	ldr	r1, [r2, #4]
 8010dc4:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer        = NULL;
 8010dc6:	2300      	movs	r3, #0
  _ctrl_xfer.total_xferred = 0;
  _ctrl_xfer.data_len      = 0;
 8010dc8:	e9c4 3302 	strd	r3, r3, [r4, #8]
}
 8010dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010dd0:	4770      	bx	lr
 8010dd2:	bf00      	nop
 8010dd4:	2400d360 	.word	0x2400d360

08010dd8 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes)
{
 8010dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8010dda:	4c45      	ldr	r4, [pc, #276]	; (8010ef0 <usbd_control_xfer_cb+0x118>)
 8010ddc:	09c9      	lsrs	r1, r1, #7
{
 8010dde:	b083      	sub	sp, #12
 8010de0:	4606      	mov	r6, r0
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8010de2:	7822      	ldrb	r2, [r4, #0]
{
 8010de4:	461f      	mov	r7, r3
  if ( tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction )
 8010de6:	ebb1 1fd2 	cmp.w	r1, r2, lsr #7
 8010dea:	d01a      	beq.n	8010e22 <usbd_control_xfer_cb+0x4a>
  {
    TU_ASSERT(0 == xferred_bytes);
 8010dec:	b14b      	cbz	r3, 8010e02 <usbd_control_xfer_cb+0x2a>
 8010dee:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010df2:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010df6:	07da      	lsls	r2, r3, #31
 8010df8:	d45f      	bmi.n	8010eba <usbd_control_xfer_cb+0xe2>
 8010dfa:	2500      	movs	r5, #0
    // More data to transfer
    TU_ASSERT( _data_stage_xact(rhport) );
  }

  return true;
}
 8010dfc:	4628      	mov	r0, r5
 8010dfe:	b003      	add	sp, #12
 8010e00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (dcd_edpt0_status_complete) dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 8010e02:	4b3c      	ldr	r3, [pc, #240]	; (8010ef4 <usbd_control_xfer_cb+0x11c>)
 8010e04:	b113      	cbz	r3, 8010e0c <usbd_control_xfer_cb+0x34>
 8010e06:	4621      	mov	r1, r4
 8010e08:	f3af 8000 	nop.w
    if (_ctrl_xfer.complete_cb)
 8010e0c:	6923      	ldr	r3, [r4, #16]
 8010e0e:	2b00      	cmp	r3, #0
 8010e10:	d04f      	beq.n	8010eb2 <usbd_control_xfer_cb+0xda>
    return true;
 8010e12:	2501      	movs	r5, #1
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 8010e14:	4a36      	ldr	r2, [pc, #216]	; (8010ef0 <usbd_control_xfer_cb+0x118>)
 8010e16:	2103      	movs	r1, #3
 8010e18:	4630      	mov	r0, r6
 8010e1a:	4798      	blx	r3
}
 8010e1c:	4628      	mov	r0, r5
 8010e1e:	b003      	add	sp, #12
 8010e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT )
 8010e22:	f994 2000 	ldrsb.w	r2, [r4]
 8010e26:	2a00      	cmp	r2, #0
 8010e28:	db06      	blt.n	8010e38 <usbd_control_xfer_cb+0x60>
    TU_VERIFY(_ctrl_xfer.buffer);
 8010e2a:	68a0      	ldr	r0, [r4, #8]
 8010e2c:	2800      	cmp	r0, #0
 8010e2e:	d0e4      	beq.n	8010dfa <usbd_control_xfer_cb+0x22>
    memcpy(_ctrl_xfer.buffer, _usbd_ctrl_buf, xferred_bytes);
 8010e30:	461a      	mov	r2, r3
 8010e32:	4931      	ldr	r1, [pc, #196]	; (8010ef8 <usbd_control_xfer_cb+0x120>)
 8010e34:	f002 f816 	bl	8012e64 <memcpy>
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010e38:	89e0      	ldrh	r0, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010e3a:	88e5      	ldrh	r5, [r4, #6]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010e3c:	4438      	add	r0, r7
  _ctrl_xfer.buffer += xferred_bytes;
 8010e3e:	68a1      	ldr	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010e40:	b280      	uxth	r0, r0
  _ctrl_xfer.buffer += xferred_bytes;
 8010e42:	4439      	add	r1, r7
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010e44:	4285      	cmp	r5, r0
 8010e46:	bf18      	it	ne
 8010e48:	2f3f      	cmpne	r7, #63	; 0x3f
  _ctrl_xfer.buffer += xferred_bytes;
 8010e4a:	60a1      	str	r1, [r4, #8]
  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 8010e4c:	81e0      	strh	r0, [r4, #14]
  if ( (_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) || (xferred_bytes < CFG_TUD_ENDPOINT0_SIZE) )
 8010e4e:	bf94      	ite	ls
 8010e50:	2501      	movls	r5, #1
 8010e52:	2500      	movhi	r5, #0
 8010e54:	d819      	bhi.n	8010e8a <usbd_control_xfer_cb+0xb2>
    if ( _ctrl_xfer.complete_cb )
 8010e56:	6923      	ldr	r3, [r4, #16]
 8010e58:	b123      	cbz	r3, 8010e64 <usbd_control_xfer_cb+0x8c>
      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 8010e5a:	4a25      	ldr	r2, [pc, #148]	; (8010ef0 <usbd_control_xfer_cb+0x118>)
 8010e5c:	2102      	movs	r1, #2
 8010e5e:	4630      	mov	r0, r6
 8010e60:	4798      	blx	r3
    if ( is_ok )
 8010e62:	b360      	cbz	r0, 8010ebe <usbd_control_xfer_cb+0xe6>
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010e64:	7821      	ldrb	r1, [r4, #0]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010e66:	2300      	movs	r3, #0
 8010e68:	4630      	mov	r0, r6
  uint8_t const ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 8010e6a:	43c9      	mvns	r1, r1
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0);
 8010e6c:	461a      	mov	r2, r3
 8010e6e:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8010e72:	f7ff fe5d 	bl	8010b30 <usbd_edpt_xfer>
      TU_ASSERT( _status_stage_xact(rhport, &_ctrl_xfer.request) );
 8010e76:	4605      	mov	r5, r0
 8010e78:	b9d8      	cbnz	r0, 8010eb2 <usbd_control_xfer_cb+0xda>
    TU_ASSERT( _data_stage_xact(rhport) );
 8010e7a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8010e7e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8010e82:	07db      	lsls	r3, r3, #31
 8010e84:	d5b9      	bpl.n	8010dfa <usbd_control_xfer_cb+0x22>
 8010e86:	be00      	bkpt	0x0000
 8010e88:	e7b8      	b.n	8010dfc <usbd_control_xfer_cb+0x24>
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 8010e8a:	89a2      	ldrh	r2, [r4, #12]
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010e8c:	f994 4000 	ldrsb.w	r4, [r4]
  uint16_t const xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_SIZE);
 8010e90:	1a13      	subs	r3, r2, r0
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8010e92:	b29b      	uxth	r3, r3
 8010e94:	2b40      	cmp	r3, #64	; 0x40
 8010e96:	bf28      	it	cs
 8010e98:	2340      	movcs	r3, #64	; 0x40
  if ( _ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN )
 8010e9a:	2c00      	cmp	r4, #0
 8010e9c:	db18      	blt.n	8010ed0 <usbd_control_xfer_cb+0xf8>
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010e9e:	4290      	cmp	r0, r2
  uint8_t ep_addr = EDPT_CTRL_OUT;
 8010ea0:	4629      	mov	r1, r5
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010ea2:	d023      	beq.n	8010eec <usbd_control_xfer_cb+0x114>
 8010ea4:	4a14      	ldr	r2, [pc, #80]	; (8010ef8 <usbd_control_xfer_cb+0x120>)
 8010ea6:	4630      	mov	r0, r6
 8010ea8:	f7ff fe42 	bl	8010b30 <usbd_edpt_xfer>
    TU_ASSERT( _data_stage_xact(rhport) );
 8010eac:	4605      	mov	r5, r0
 8010eae:	2800      	cmp	r0, #0
 8010eb0:	d0e3      	beq.n	8010e7a <usbd_control_xfer_cb+0xa2>
    return true;
 8010eb2:	2501      	movs	r5, #1
}
 8010eb4:	4628      	mov	r0, r5
 8010eb6:	b003      	add	sp, #12
 8010eb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TU_ASSERT(0 == xferred_bytes);
 8010eba:	be00      	bkpt	0x0000
 8010ebc:	e79d      	b.n	8010dfa <usbd_control_xfer_cb+0x22>
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 8010ebe:	4601      	mov	r1, r0
 8010ec0:	4630      	mov	r0, r6
 8010ec2:	f000 fbd3 	bl	801166c <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 8010ec6:	2180      	movs	r1, #128	; 0x80
 8010ec8:	4630      	mov	r0, r6
 8010eca:	f000 fbcf 	bl	801166c <dcd_edpt_stall>
 8010ece:	e795      	b.n	8010dfc <usbd_control_xfer_cb+0x24>
    if ( xact_len ) {
 8010ed0:	4290      	cmp	r0, r2
 8010ed2:	d008      	beq.n	8010ee6 <usbd_control_xfer_cb+0x10e>
  memcpy(dest, src, count);
 8010ed4:	461a      	mov	r2, r3
 8010ed6:	4808      	ldr	r0, [pc, #32]	; (8010ef8 <usbd_control_xfer_cb+0x120>)
 8010ed8:	9301      	str	r3, [sp, #4]
 8010eda:	f001 ffc3 	bl	8012e64 <memcpy>
    ep_addr = EDPT_CTRL_IN;
 8010ede:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010ee0:	4a05      	ldr	r2, [pc, #20]	; (8010ef8 <usbd_control_xfer_cb+0x120>)
 8010ee2:	9b01      	ldr	r3, [sp, #4]
 8010ee4:	e7df      	b.n	8010ea6 <usbd_control_xfer_cb+0xce>
    ep_addr = EDPT_CTRL_IN;
 8010ee6:	2180      	movs	r1, #128	; 0x80
  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _usbd_ctrl_buf : NULL, xact_len);
 8010ee8:	462a      	mov	r2, r5
 8010eea:	e7dc      	b.n	8010ea6 <usbd_control_xfer_cb+0xce>
 8010eec:	462a      	mov	r2, r5
 8010eee:	e7da      	b.n	8010ea6 <usbd_control_xfer_cb+0xce>
 8010ef0:	2400d360 	.word	0x2400d360
 8010ef4:	00000000 	.word	0x00000000
 8010ef8:	2400d374 	.word	0x2400d374

08010efc <dcd_int_enable>:
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010efc:	4b01      	ldr	r3, [pc, #4]	; (8010f04 <dcd_int_enable+0x8>)
 8010efe:	2220      	movs	r2, #32
 8010f00:	60da      	str	r2, [r3, #12]

void dcd_int_enable (uint8_t rhport)
{
  (void) rhport;
  NVIC_EnableIRQ(RHPORT_IRQn);
}
 8010f02:	4770      	bx	lr
 8010f04:	e000e100 	.word	0xe000e100

08010f08 <dcd_int_disable>:
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010f08:	4b04      	ldr	r3, [pc, #16]	; (8010f1c <dcd_int_disable+0x14>)
 8010f0a:	2220      	movs	r2, #32
 8010f0c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  __ASM volatile ("dsb 0xF":::"memory");
 8010f10:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8010f14:	f3bf 8f6f 	isb	sy

void dcd_int_disable (uint8_t rhport)
{
  (void) rhport;
  NVIC_DisableIRQ(RHPORT_IRQn);
}
 8010f18:	4770      	bx	lr
 8010f1a:	bf00      	nop
 8010f1c:	e000e100 	.word	0xe000e100

08010f20 <dcd_set_address>:

void dcd_set_address (uint8_t rhport, uint8_t dev_addr)
{
 8010f20:	b410      	push	{r4}
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010f22:	4c1b      	ldr	r4, [pc, #108]	; (8010f90 <dcd_set_address+0x70>)
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  xfer_ctl_t * xfer = XFER_CTL_BASE(epnum, dir);
  xfer->buffer      = buffer;
  xfer->ff          = NULL;
  xfer->total_len   = total_bytes;
 8010f24:	f04f 0c00 	mov.w	ip, #0
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010f28:	4a1a      	ldr	r2, [pc, #104]	; (8010f94 <dcd_set_address+0x74>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010f2a:	6823      	ldr	r3, [r4, #0]
  xfer->buffer      = buffer;
 8010f2c:	481a      	ldr	r0, [pc, #104]	; (8010f98 <dcd_set_address+0x78>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010f2e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010f32:	ea43 1101 	orr.w	r1, r3, r1, lsl #4

  // EP0 can only handle one packet
  if(epnum == 0) {
    ep0_pending[dir] = total_bytes;
 8010f36:	4b19      	ldr	r3, [pc, #100]	; (8010f9c <dcd_set_address+0x7c>)
  dev->DCFG = (dev->DCFG & ~USB_OTG_DCFG_DAD_Msk) | (dev_addr << USB_OTG_DCFG_DAD_Pos);
 8010f38:	6021      	str	r1, [r4, #0]
    ep0_pending[dir] = total_bytes;
 8010f3a:	f8a3 c002 	strh.w	ip, [r3, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010f3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  xfer->total_len   = total_bytes;
 8010f42:	f8a0 c018 	strh.w	ip, [r0, #24]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8010f46:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8010f48:	6813      	ldr	r3, [r2, #0]
 8010f4a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010f4e:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f50:	6813      	ldr	r3, [r2, #0]
 8010f52:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
  xfer->buffer      = buffer;
 8010f56:	ed9f 7b0c 	vldr	d7, [pc, #48]	; 8010f88 <dcd_set_address+0x68>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f5a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
  xfer->buffer      = buffer;
 8010f5e:	ed80 7b04 	vstr	d7, [r0, #16]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f62:	d002      	beq.n	8010f6a <dcd_set_address+0x4a>
}
 8010f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010f68:	4770      	bx	lr
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8010f6a:	7f03      	ldrb	r3, [r0, #28]
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d1f9      	bne.n	8010f64 <dcd_set_address+0x44>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8010f70:	68a1      	ldr	r1, [r4, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8010f72:	6813      	ldr	r3, [r2, #0]
 8010f74:	f411 7f80 	tst.w	r1, #256	; 0x100
 8010f78:	bf14      	ite	ne
 8010f7a:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 8010f7e:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8010f82:	430b      	orrs	r3, r1
 8010f84:	6013      	str	r3, [r2, #0]
}
 8010f86:	e7ed      	b.n	8010f64 <dcd_set_address+0x44>
	...
 8010f90:	40080800 	.word	0x40080800
 8010f94:	40080900 	.word	0x40080900
 8010f98:	2400d3c8 	.word	0x2400d3c8
 8010f9c:	2400d3c0 	.word	0x2400d3c0

08010fa0 <dcd_connect>:
  dev->DCTL &= ~USB_OTG_DCTL_SDIS;
 8010fa0:	4a02      	ldr	r2, [pc, #8]	; (8010fac <dcd_connect+0xc>)
 8010fa2:	6853      	ldr	r3, [r2, #4]
 8010fa4:	f023 0302 	bic.w	r3, r3, #2
 8010fa8:	6053      	str	r3, [r2, #4]
}
 8010faa:	4770      	bx	lr
 8010fac:	40080800 	.word	0x40080800

08010fb0 <dcd_init>:
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010fb0:	4a20      	ldr	r2, [pc, #128]	; (8011034 <dcd_init+0x84>)
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 8010fb2:	4920      	ldr	r1, [pc, #128]	; (8011034 <dcd_init+0x84>)
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010fb4:	68d3      	ldr	r3, [r2, #12]
 8010fb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
{
 8010fba:	b510      	push	{r4, lr}
    usb_otg->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010fbc:	60d3      	str	r3, [r2, #12]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U) {}
 8010fbe:	690b      	ldr	r3, [r1, #16]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	dafc      	bge.n	8010fbe <dcd_init+0xe>
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010fc4:	690b      	ldr	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010fc6:	4a1b      	ldr	r2, [pc, #108]	; (8011034 <dcd_init+0x84>)
  usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010fc8:	f043 0301 	orr.w	r3, r3, #1
 8010fcc:	610b      	str	r3, [r1, #16]
  while ((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST) {}
 8010fce:	6913      	ldr	r3, [r2, #16]
 8010fd0:	f013 0301 	ands.w	r3, r3, #1
 8010fd4:	d1fb      	bne.n	8010fce <dcd_init+0x1e>
  *((volatile uint32_t *)(RHPORT_REGS_BASE + USB_OTG_PCGCCTL_BASE)) = 0;
 8010fd6:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010fda:	2801      	cmp	r0, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010fdc:	6954      	ldr	r4, [r2, #20]
 8010fde:	6953      	ldr	r3, [r2, #20]
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010fe0:	bf18      	it	ne
 8010fe2:	f04f 0c03 	movne.w	ip, #3
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010fe6:	4914      	ldr	r1, [pc, #80]	; (8011038 <dcd_init+0x88>)
    bitvalue = ((TUSB_SPEED_HIGH == speed) ? DCD_HIGH_SPEED : DCD_FULL_SPEED_USE_HS);
 8010fe8:	bf08      	it	eq
 8010fea:	f04f 0c01 	moveq.w	ip, #1
  usb_otg->GINTSTS |= usb_otg->GINTSTS;
 8010fee:	4323      	orrs	r3, r4
 8010ff0:	6153      	str	r3, [r2, #20]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OTGINT | USB_OTG_GINTMSK_MMISM;
 8010ff2:	6993      	ldr	r3, [r2, #24]
 8010ff4:	f043 0306 	orr.w	r3, r3, #6
 8010ff8:	6193      	str	r3, [r2, #24]
  dev->DCFG |=  USB_OTG_DCFG_NZLSOHSK;
 8010ffa:	680b      	ldr	r3, [r1, #0]
 8010ffc:	f043 0304 	orr.w	r3, r3, #4
 8011000:	600b      	str	r3, [r1, #0]
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8011002:	680a      	ldr	r2, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011004:	4b0b      	ldr	r3, [pc, #44]	; (8011034 <dcd_init+0x84>)
  dev->DCFG &= ~(3 << USB_OTG_DCFG_DSPD_Pos);
 8011006:	f022 0203 	bic.w	r2, r2, #3
 801100a:	600a      	str	r2, [r1, #0]
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 801100c:	680c      	ldr	r4, [r1, #0]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 801100e:	4a0b      	ldr	r2, [pc, #44]	; (801103c <dcd_init+0x8c>)
  dev->DCFG |= (bitvalue << USB_OTG_DCFG_DSPD_Pos);
 8011010:	ea44 040c 	orr.w	r4, r4, ip
 8011014:	600c      	str	r4, [r1, #0]
  if (!(rhport == 1 && (CFG_TUSB_RHPORT1_MODE & OPT_MODE_HIGH_SPEED))) usb_otg->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011016:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8011018:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 801101c:	6399      	str	r1, [r3, #56]	; 0x38
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_USBRST   | USB_OTG_GINTMSK_ENUMDNEM |
 801101e:	6999      	ldr	r1, [r3, #24]
 8011020:	430a      	orrs	r2, r1
 8011022:	619a      	str	r2, [r3, #24]
  usb_otg->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011024:	689a      	ldr	r2, [r3, #8]
 8011026:	f042 0201 	orr.w	r2, r2, #1
 801102a:	609a      	str	r2, [r3, #8]
  dcd_connect(rhport);
 801102c:	f7ff ffb8 	bl	8010fa0 <dcd_connect>
}
 8011030:	bd10      	pop	{r4, pc}
 8011032:	bf00      	nop
 8011034:	40080000 	.word	0x40080000
 8011038:	40080800 	.word	0x40080800
 801103c:	80003810 	.word	0x80003810

08011040 <dcd_edpt_open>:
  uint8_t const epnum = tu_edpt_number(desc_edpt->bEndpointAddress);
 8011040:	7888      	ldrb	r0, [r1, #2]
 8011042:	f000 037f 	and.w	r3, r0, #127	; 0x7f
  TU_ASSERT(epnum < EP_MAX);
 8011046:	2b08      	cmp	r3, #8
 8011048:	d872      	bhi.n	8011130 <dcd_edpt_open+0xf0>
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 801104a:	4a48      	ldr	r2, [pc, #288]	; (801116c <dcd_edpt_open+0x12c>)
{
 801104c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8011050:	ea4f 0e43 	mov.w	lr, r3, lsl #1
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8011054:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8011058:	eb0e 1ed0 	add.w	lr, lr, r0, lsr #7
 801105c:	f3cc 0c0a 	ubfx	ip, ip, #0, #11
  if(dir == TUSB_DIR_OUT)
 8011060:	09c0      	lsrs	r0, r0, #7
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 8011062:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8011066:	f10c 0203 	add.w	r2, ip, #3
  xfer->max_size = tu_edpt_packet_size(desc_edpt);
 801106a:	f8ae c00a 	strh.w	ip, [lr, #10]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 801106e:	ea4f 06a2 	mov.w	r6, r2, asr #2
  xfer->interval = desc_edpt->bInterval;
 8011072:	798c      	ldrb	r4, [r1, #6]
  uint16_t const fifo_size = (xfer->max_size + 3) / 4; // Round up to next full word
 8011074:	ea4f 0292 	mov.w	r2, r2, lsr #2
  xfer->interval = desc_edpt->bInterval;
 8011078:	f88e 400c 	strb.w	r4, [lr, #12]
  if(dir == TUSB_DIR_OUT)
 801107c:	d036      	beq.n	80110ec <dcd_edpt_open+0xac>
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 801107e:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 801117c <dcd_edpt_open+0x13c>
 8011082:	4d3b      	ldr	r5, [pc, #236]	; (8011170 <dcd_edpt_open+0x130>)
 8011084:	f8b8 7000 	ldrh.w	r7, [r8]
 8011088:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 801108a:	19b8      	adds	r0, r7, r6
 801108c:	eb00 0e04 	add.w	lr, r0, r4
 8011090:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
 8011094:	d857      	bhi.n	8011146 <dcd_edpt_open+0x106>
    _allocated_fifo_words_tx += fifo_size;
 8011096:	4417      	add	r7, r2
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8011098:	b280      	uxth	r0, r0
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 801109a:	78ca      	ldrb	r2, [r1, #3]
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 801109c:	f103 013f 	add.w	r1, r3, #63	; 0x3f
 80110a0:	f5c0 6080 	rsb	r0, r0, #1024	; 0x400
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110a4:	4c33      	ldr	r4, [pc, #204]	; (8011174 <dcd_edpt_open+0x134>)
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 80110a6:	eb05 0581 	add.w	r5, r5, r1, lsl #2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 80110aa:	f002 0103 	and.w	r1, r2, #3
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 80110ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
    _allocated_fifo_words_tx += fifo_size;
 80110b2:	f8a8 7000 	strh.w	r7, [r8]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 80110b6:	1e4a      	subs	r2, r1, #1
    usb_otg->DIEPTXF[epnum - 1] = (fifo_size << USB_OTG_DIEPTXF_INEPTXFD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 80110b8:	6068      	str	r0, [r5, #4]
        (desc_edpt->bmAttributes.xfer << USB_OTG_DIEPCTL_EPTYP_Pos) |
 80110ba:	4608      	mov	r0, r1
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110bc:	ea4f 1543 	mov.w	r5, r3, lsl #5
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM : 0) |
 80110c0:	bf18      	it	ne
 80110c2:	2201      	movne	r2, #1
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 80110c4:	0599      	lsls	r1, r3, #22
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110c6:	ea4c 7202 	orr.w	r2, ip, r2, lsl #28
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 80110ca:	ea41 4180 	orr.w	r1, r1, r0, lsl #18
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110ce:	5928      	ldr	r0, [r5, r4]
        (epnum << USB_OTG_DIEPCTL_TXFNUM_Pos) |
 80110d0:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110d4:	4302      	orrs	r2, r0
 80110d6:	430a      	orrs	r2, r1
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 80110d8:	4927      	ldr	r1, [pc, #156]	; (8011178 <dcd_edpt_open+0x138>)
    in_ep[epnum].DIEPCTL |= (1 << USB_OTG_DIEPCTL_USBAEP_Pos) |
 80110da:	512a      	str	r2, [r5, r4]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_IEPM_Pos + epnum));
 80110dc:	2001      	movs	r0, #1
 80110de:	69ca      	ldr	r2, [r1, #28]
 80110e0:	fa00 f303 	lsl.w	r3, r0, r3
 80110e4:	4313      	orrs	r3, r2
 80110e6:	61cb      	str	r3, [r1, #28]
}
 80110e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 80110ec:	0052      	lsls	r2, r2, #1
    if (usb_otg->GRXFSIZ < sz)
 80110ee:	4c20      	ldr	r4, [pc, #128]	; (8011170 <dcd_edpt_open+0x130>)
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 80110f0:	3221      	adds	r2, #33	; 0x21
    if (usb_otg->GRXFSIZ < sz)
 80110f2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80110f4:	4295      	cmp	r5, r2
 80110f6:	d206      	bcs.n	8011106 <dcd_edpt_open+0xc6>
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 80110f8:	4d20      	ldr	r5, [pc, #128]	; (801117c <dcd_edpt_open+0x13c>)
 80110fa:	882d      	ldrh	r5, [r5, #0]
 80110fc:	4415      	add	r5, r2
 80110fe:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8011102:	dc2a      	bgt.n	801115a <dcd_edpt_open+0x11a>
      usb_otg->GRXFSIZ = sz;
 8011104:	6262      	str	r2, [r4, #36]	; 0x24
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8011106:	015c      	lsls	r4, r3, #5
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8011108:	78c9      	ldrb	r1, [r1, #3]
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 801110a:	481d      	ldr	r0, [pc, #116]	; (8011180 <dcd_edpt_open+0x140>)
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 801110c:	3310      	adds	r3, #16
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 801110e:	f001 0503 	and.w	r5, r1, #3
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8011112:	5822      	ldr	r2, [r4, r0]
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 8011114:	1e69      	subs	r1, r5, #1
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8011116:	ea4c 0202 	orr.w	r2, ip, r2
        (desc_edpt->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM : 0) |
 801111a:	bf18      	it	ne
 801111c:	2101      	movne	r1, #1
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 801111e:	ea42 4285 	orr.w	r2, r2, r5, lsl #18
 8011122:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 8011126:	4914      	ldr	r1, [pc, #80]	; (8011178 <dcd_edpt_open+0x138>)
    out_ep[epnum].DOEPCTL |= (1 << USB_OTG_DOEPCTL_USBAEP_Pos)        |
 8011128:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 801112c:	5022      	str	r2, [r4, r0]
    dev->DAINTMSK |= (1 << (USB_OTG_DAINTMSK_OEPM_Pos + epnum));
 801112e:	e7d5      	b.n	80110dc <dcd_edpt_open+0x9c>
  TU_ASSERT(epnum < EP_MAX);
 8011130:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011134:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011138:	07d9      	lsls	r1, r3, #31
 801113a:	d502      	bpl.n	8011142 <dcd_edpt_open+0x102>
 801113c:	be00      	bkpt	0x0000
 801113e:	2000      	movs	r0, #0
 8011140:	4770      	bx	lr
 8011142:	2000      	movs	r0, #0
}
 8011144:	4770      	bx	lr
    TU_ASSERT(_allocated_fifo_words_tx + fifo_size + usb_otg->GRXFSIZ <= EP_FIFO_SIZE/4);
 8011146:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801114a:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801114e:	07db      	lsls	r3, r3, #31
 8011150:	d500      	bpl.n	8011154 <dcd_edpt_open+0x114>
 8011152:	be00      	bkpt	0x0000
 8011154:	2000      	movs	r0, #0
}
 8011156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      TU_ASSERT(sz + _allocated_fifo_words_tx <= EP_FIFO_SIZE/4);
 801115a:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 801115e:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011162:	07da      	lsls	r2, r3, #31
 8011164:	d5f6      	bpl.n	8011154 <dcd_edpt_open+0x114>
 8011166:	be00      	bkpt	0x0000
 8011168:	e7be      	b.n	80110e8 <dcd_edpt_open+0xa8>
 801116a:	bf00      	nop
 801116c:	2400d3c8 	.word	0x2400d3c8
 8011170:	40080000 	.word	0x40080000
 8011174:	40080900 	.word	0x40080900
 8011178:	40080800 	.word	0x40080800
 801117c:	2400d3b4 	.word	0x2400d3b4
 8011180:	40080b00 	.word	0x40080b00

08011184 <dcd_edpt_close_all>:
{
 8011184:	b430      	push	{r4, r5}
    out_ep[n].DOEPCTL = 0;
 8011186:	2300      	movs	r3, #0
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8011188:	4a23      	ldr	r2, [pc, #140]	; (8011218 <dcd_edpt_close_all+0x94>)
    out_ep[n].DOEPCTL = 0;
 801118a:	4824      	ldr	r0, [pc, #144]	; (801121c <dcd_edpt_close_all+0x98>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 801118c:	f04f 1501 	mov.w	r5, #65537	; 0x10001
    in_ep[n].DIEPCTL = 0;
 8011190:	4923      	ldr	r1, [pc, #140]	; (8011220 <dcd_edpt_close_all+0x9c>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8011192:	4c24      	ldr	r4, [pc, #144]	; (8011224 <dcd_edpt_close_all+0xa0>)
    in_ep[n].DIEPCTL = 0;
 8011194:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 8011198:	8553      	strh	r3, [r2, #42]	; 0x2a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 801119a:	8753      	strh	r3, [r2, #58]	; 0x3a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 801119c:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111a0:	f8a2 305a 	strh.w	r3, [r2, #90]	; 0x5a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111a4:	f8a2 306a 	strh.w	r3, [r2, #106]	; 0x6a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111a8:	f8a2 307a 	strh.w	r3, [r2, #122]	; 0x7a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111ac:	f8a2 308a 	strh.w	r3, [r2, #138]	; 0x8a
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111b0:	f8a2 309a 	strh.w	r3, [r2, #154]	; 0x9a
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111b4:	f8a2 30aa 	strh.w	r3, [r2, #170]	; 0xaa
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111b8:	f8a2 30ba 	strh.w	r3, [r2, #186]	; 0xba
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111bc:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111c0:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111c4:	f8a2 30ea 	strh.w	r3, [r2, #234]	; 0xea
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 80111c8:	f8a2 30fa 	strh.w	r3, [r2, #250]	; 0xfa
    xfer_status[n][TUSB_DIR_OUT].max_size = 0;
 80111cc:	f8a2 310a 	strh.w	r3, [r2, #266]	; 0x10a
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 80111d0:	61e5      	str	r5, [r4, #28]
    out_ep[n].DOEPCTL = 0;
 80111d2:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
    in_ep[n].DIEPCTL = 0;
 80111d6:	620b      	str	r3, [r1, #32]
    out_ep[n].DOEPCTL = 0;
 80111d8:	f8c0 3140 	str.w	r3, [r0, #320]	; 0x140
    in_ep[n].DIEPCTL = 0;
 80111dc:	640b      	str	r3, [r1, #64]	; 0x40
    out_ep[n].DOEPCTL = 0;
 80111de:	f8c0 3160 	str.w	r3, [r0, #352]	; 0x160
    in_ep[n].DIEPCTL = 0;
 80111e2:	660b      	str	r3, [r1, #96]	; 0x60
    out_ep[n].DOEPCTL = 0;
 80111e4:	f8c0 3180 	str.w	r3, [r0, #384]	; 0x180
    in_ep[n].DIEPCTL = 0;
 80111e8:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
    out_ep[n].DOEPCTL = 0;
 80111ec:	f8c0 31a0 	str.w	r3, [r0, #416]	; 0x1a0
    in_ep[n].DIEPCTL = 0;
 80111f0:	f8c1 30a0 	str.w	r3, [r1, #160]	; 0xa0
    out_ep[n].DOEPCTL = 0;
 80111f4:	f8c0 31c0 	str.w	r3, [r0, #448]	; 0x1c0
    in_ep[n].DIEPCTL = 0;
 80111f8:	f8c1 30c0 	str.w	r3, [r1, #192]	; 0xc0
    out_ep[n].DOEPCTL = 0;
 80111fc:	f8c0 31e0 	str.w	r3, [r0, #480]	; 0x1e0
    in_ep[n].DIEPCTL = 0;
 8011200:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
    out_ep[n].DOEPCTL = 0;
 8011204:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
  _allocated_fifo_words_tx = 16;
 8011208:	4907      	ldr	r1, [pc, #28]	; (8011228 <dcd_edpt_close_all+0xa4>)
    in_ep[n].DIEPCTL = 0;
 801120a:	6003      	str	r3, [r0, #0]
  _allocated_fifo_words_tx = 16;
 801120c:	2010      	movs	r0, #16
    xfer_status[n][TUSB_DIR_IN].max_size = 0;
 801120e:	f8a2 311a 	strh.w	r3, [r2, #282]	; 0x11a
  _allocated_fifo_words_tx = 16;
 8011212:	8008      	strh	r0, [r1, #0]
}
 8011214:	bc30      	pop	{r4, r5}
 8011216:	4770      	bx	lr
 8011218:	2400d3c8 	.word	0x2400d3c8
 801121c:	40080b00 	.word	0x40080b00
 8011220:	40080900 	.word	0x40080900
 8011224:	40080800 	.word	0x40080800
 8011228:	2400d3b4 	.word	0x2400d3b4

0801122c <dcd_edpt_xfer>:
{
 801122c:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801122e:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = buffer;
 8011232:	4d69      	ldr	r5, [pc, #420]	; (80113d8 <dcd_edpt_xfer+0x1ac>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011234:	09ce      	lsrs	r6, r1, #7
  xfer->ff          = NULL;
 8011236:	2700      	movs	r7, #0
  xfer->buffer      = buffer;
 8011238:	0060      	lsls	r0, r4, #1
 801123a:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 801123e:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8011242:	0109      	lsls	r1, r1, #4
  xfer->ff          = NULL;
 8011244:	6047      	str	r7, [r0, #4]
  xfer->buffer      = buffer;
 8011246:	506a      	str	r2, [r5, r1]
  xfer->total_len   = total_bytes;
 8011248:	8103      	strh	r3, [r0, #8]
  if(epnum == 0) {
 801124a:	2c00      	cmp	r4, #0
 801124c:	d043      	beq.n	80112d6 <dcd_edpt_xfer+0xaa>
    // Schedule the first transaction for EP0 transfer
    edpt_schedule_packets(rhport, epnum, dir, 1, ep0_pending[dir]);
    return true;
  }

  uint16_t num_packets = (total_bytes / xfer->max_size);
 801124e:	8942      	ldrh	r2, [r0, #10]
 8011250:	fbb3 f1f2 	udiv	r1, r3, r2
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8011254:	fb02 3211 	mls	r2, r2, r1, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8011258:	b289      	uxth	r1, r1

  // Zero-size packet is special case.
  if(short_packet_size > 0 || (total_bytes == 0)) {
 801125a:	b292      	uxth	r2, r2
 801125c:	b9da      	cbnz	r2, 8011296 <dcd_edpt_xfer+0x6a>
 801125e:	b1d3      	cbz	r3, 8011296 <dcd_edpt_xfer+0x6a>
  if(dir == TUSB_DIR_IN) {
 8011260:	b9ee      	cbnz	r6, 801129e <dcd_edpt_xfer+0x72>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8011262:	485e      	ldr	r0, [pc, #376]	; (80113dc <dcd_edpt_xfer+0x1b0>)
 8011264:	0166      	lsls	r6, r4, #5
 8011266:	eb00 1244 	add.w	r2, r0, r4, lsl #5
 801126a:	6917      	ldr	r7, [r2, #16]
 801126c:	f007 4760 	and.w	r7, r7, #3758096384	; 0xe0000000
 8011270:	6117      	str	r7, [r2, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8011272:	6917      	ldr	r7, [r2, #16]
 8011274:	433b      	orrs	r3, r7
 8011276:	ea43 43c1 	orr.w	r3, r3, r1, lsl #19
 801127a:	6113      	str	r3, [r2, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 801127c:	5833      	ldr	r3, [r6, r0]
 801127e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011282:	5033      	str	r3, [r6, r0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011284:	5833      	ldr	r3, [r6, r0]
 8011286:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 801128a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 801128e:	d052      	beq.n	8011336 <dcd_edpt_xfer+0x10a>

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 8011290:	2001      	movs	r0, #1
 8011292:	bcf0      	pop	{r4, r5, r6, r7}
 8011294:	4770      	bx	lr
    num_packets++;
 8011296:	3101      	adds	r1, #1
 8011298:	b289      	uxth	r1, r1
  if(dir == TUSB_DIR_IN) {
 801129a:	2e00      	cmp	r6, #0
 801129c:	d0e1      	beq.n	8011262 <dcd_edpt_xfer+0x36>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 801129e:	4a50      	ldr	r2, [pc, #320]	; (80113e0 <dcd_edpt_xfer+0x1b4>)
 80112a0:	0160      	lsls	r0, r4, #5
 80112a2:	ea43 41c1 	orr.w	r1, r3, r1, lsl #19
 80112a6:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 80112aa:	6131      	str	r1, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 80112ac:	5881      	ldr	r1, [r0, r2]
 80112ae:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 80112b2:	5081      	str	r1, [r0, r2]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80112b4:	5881      	ldr	r1, [r0, r2]
 80112b6:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 80112ba:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 80112be:	d04c      	beq.n	801135a <dcd_edpt_xfer+0x12e>
    if(total_bytes != 0) {
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d0e5      	beq.n	8011290 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 80112c4:	4a47      	ldr	r2, [pc, #284]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 80112c6:	2301      	movs	r3, #1
}
 80112c8:	2001      	movs	r0, #1
      dev->DIEPEMPMSK |= (1 << epnum);
 80112ca:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80112cc:	40a3      	lsls	r3, r4
 80112ce:	430b      	orrs	r3, r1
}
 80112d0:	bcf0      	pop	{r4, r5, r6, r7}
      dev->DIEPEMPMSK |= (1 << epnum);
 80112d2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80112d4:	4770      	bx	lr
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 80112d6:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    ep0_pending[dir] -= total_bytes;
 80112da:	4943      	ldr	r1, [pc, #268]	; (80113e8 <dcd_edpt_xfer+0x1bc>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 80112dc:	8952      	ldrh	r2, [r2, #10]
 80112de:	429a      	cmp	r2, r3
 80112e0:	bf28      	it	cs
 80112e2:	461a      	movcs	r2, r3
 80112e4:	1a9b      	subs	r3, r3, r2
 80112e6:	f821 3016 	strh.w	r3, [r1, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 80112ea:	2e00      	cmp	r6, #0
 80112ec:	d149      	bne.n	8011382 <dcd_edpt_xfer+0x156>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 80112ee:	4b3b      	ldr	r3, [pc, #236]	; (80113dc <dcd_edpt_xfer+0x1b0>)
 80112f0:	6919      	ldr	r1, [r3, #16]
 80112f2:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 80112f6:	6119      	str	r1, [r3, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 80112f8:	6919      	ldr	r1, [r3, #16]
 80112fa:	430a      	orrs	r2, r1
 80112fc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8011300:	611a      	str	r2, [r3, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8011302:	681a      	ldr	r2, [r3, #0]
 8011304:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8011308:	601a      	str	r2, [r3, #0]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801130a:	681a      	ldr	r2, [r3, #0]
 801130c:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8011310:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8011314:	d1bc      	bne.n	8011290 <dcd_edpt_xfer+0x64>
 8011316:	7b2a      	ldrb	r2, [r5, #12]
 8011318:	2a01      	cmp	r2, #1
 801131a:	d1b9      	bne.n	8011290 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 801131c:	4a31      	ldr	r2, [pc, #196]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 801131e:	6891      	ldr	r1, [r2, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011320:	681a      	ldr	r2, [r3, #0]
 8011322:	f411 7f80 	tst.w	r1, #256	; 0x100
 8011326:	bf14      	ite	ne
 8011328:	f04f 5180 	movne.w	r1, #268435456	; 0x10000000
 801132c:	f04f 5100 	moveq.w	r1, #536870912	; 0x20000000
 8011330:	430a      	orrs	r2, r1
 8011332:	601a      	str	r2, [r3, #0]
 8011334:	e7ac      	b.n	8011290 <dcd_edpt_xfer+0x64>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011336:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 801133a:	7b2b      	ldrb	r3, [r5, #12]
 801133c:	2b01      	cmp	r3, #1
 801133e:	d1a7      	bne.n	8011290 <dcd_edpt_xfer+0x64>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011340:	4b28      	ldr	r3, [pc, #160]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 8011342:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011344:	5833      	ldr	r3, [r6, r0]
 8011346:	f412 7f80 	tst.w	r2, #256	; 0x100
 801134a:	bf14      	ite	ne
 801134c:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011350:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011354:	4313      	orrs	r3, r2
 8011356:	5033      	str	r3, [r6, r0]
 8011358:	e79a      	b.n	8011290 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 801135a:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 801135e:	7f29      	ldrb	r1, [r5, #28]
 8011360:	2901      	cmp	r1, #1
 8011362:	d1ad      	bne.n	80112c0 <dcd_edpt_xfer+0x94>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011364:	491f      	ldr	r1, [pc, #124]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 8011366:	6889      	ldr	r1, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8011368:	f411 7f80 	tst.w	r1, #256	; 0x100
 801136c:	5881      	ldr	r1, [r0, r2]
 801136e:	bf14      	ite	ne
 8011370:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 8011374:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 8011378:	4329      	orrs	r1, r5
 801137a:	5081      	str	r1, [r0, r2]
    if(total_bytes != 0) {
 801137c:	2b00      	cmp	r3, #0
 801137e:	d087      	beq.n	8011290 <dcd_edpt_xfer+0x64>
 8011380:	e7a0      	b.n	80112c4 <dcd_edpt_xfer+0x98>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8011382:	4b17      	ldr	r3, [pc, #92]	; (80113e0 <dcd_edpt_xfer+0x1b4>)
 8011384:	f442 2100 	orr.w	r1, r2, #524288	; 0x80000
 8011388:	6119      	str	r1, [r3, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 801138a:	6819      	ldr	r1, [r3, #0]
 801138c:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 8011390:	6019      	str	r1, [r3, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011392:	6819      	ldr	r1, [r3, #0]
 8011394:	f401 2140 	and.w	r1, r1, #786432	; 0xc0000
 8011398:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 801139c:	d008      	beq.n	80113b0 <dcd_edpt_xfer+0x184>
    if(total_bytes != 0) {
 801139e:	2a00      	cmp	r2, #0
 80113a0:	f43f af76 	beq.w	8011290 <dcd_edpt_xfer+0x64>
      dev->DIEPEMPMSK |= (1 << epnum);
 80113a4:	4a0f      	ldr	r2, [pc, #60]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 80113a6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80113a8:	f043 0301 	orr.w	r3, r3, #1
 80113ac:	6353      	str	r3, [r2, #52]	; 0x34
 80113ae:	e76f      	b.n	8011290 <dcd_edpt_xfer+0x64>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80113b0:	7f29      	ldrb	r1, [r5, #28]
 80113b2:	2901      	cmp	r1, #1
 80113b4:	d1f3      	bne.n	801139e <dcd_edpt_xfer+0x172>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80113b6:	490b      	ldr	r1, [pc, #44]	; (80113e4 <dcd_edpt_xfer+0x1b8>)
 80113b8:	6888      	ldr	r0, [r1, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80113ba:	6819      	ldr	r1, [r3, #0]
 80113bc:	f410 7f80 	tst.w	r0, #256	; 0x100
 80113c0:	bf14      	ite	ne
 80113c2:	f04f 5080 	movne.w	r0, #268435456	; 0x10000000
 80113c6:	f04f 5000 	moveq.w	r0, #536870912	; 0x20000000
 80113ca:	4301      	orrs	r1, r0
 80113cc:	6019      	str	r1, [r3, #0]
    if(total_bytes != 0) {
 80113ce:	2a00      	cmp	r2, #0
 80113d0:	f43f af5e 	beq.w	8011290 <dcd_edpt_xfer+0x64>
 80113d4:	e7e6      	b.n	80113a4 <dcd_edpt_xfer+0x178>
 80113d6:	bf00      	nop
 80113d8:	2400d3c8 	.word	0x2400d3c8
 80113dc:	40080b00 	.word	0x40080b00
 80113e0:	40080900 	.word	0x40080900
 80113e4:	40080800 	.word	0x40080800
 80113e8:	2400d3c0 	.word	0x2400d3c0

080113ec <dcd_edpt_xfer_fifo>:
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo (uint8_t rhport, uint8_t ep_addr, tu_fifo_t * ff, uint16_t total_bytes)
{
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 80113ec:	88d0      	ldrh	r0, [r2, #6]
 80113ee:	f3c0 000e 	ubfx	r0, r0, #0, #15
 80113f2:	2801      	cmp	r0, #1
 80113f4:	d00a      	beq.n	801140c <dcd_edpt_xfer_fifo+0x20>
 80113f6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80113fa:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 80113fe:	f010 0001 	ands.w	r0, r0, #1
 8011402:	d002      	beq.n	801140a <dcd_edpt_xfer_fifo+0x1e>
 8011404:	be00      	bkpt	0x0000
 8011406:	2000      	movs	r0, #0
 8011408:	4770      	bx	lr

  // Schedule packets to be sent within interrupt
  edpt_schedule_packets(rhport, epnum, dir, num_packets, total_bytes);

  return true;
}
 801140a:	4770      	bx	lr
{
 801140c:	b4f0      	push	{r4, r5, r6, r7}
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 801140e:	f001 047f 	and.w	r4, r1, #127	; 0x7f
  xfer->buffer      = NULL;
 8011412:	4d44      	ldr	r5, [pc, #272]	; (8011524 <dcd_edpt_xfer_fifo+0x138>)
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8011414:	09ce      	lsrs	r6, r1, #7
 8011416:	2700      	movs	r7, #0
 8011418:	0060      	lsls	r0, r4, #1
 801141a:	eb00 11d1 	add.w	r1, r0, r1, lsr #7
 801141e:	eb05 1001 	add.w	r0, r5, r1, lsl #4
 8011422:	0109      	lsls	r1, r1, #4
  xfer->ff          = ff;
 8011424:	6042      	str	r2, [r0, #4]
  xfer->buffer      = NULL;
 8011426:	506f      	str	r7, [r5, r1]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8011428:	8941      	ldrh	r1, [r0, #10]
  xfer->total_len   = total_bytes;
 801142a:	8103      	strh	r3, [r0, #8]
  uint16_t num_packets = (total_bytes / xfer->max_size);
 801142c:	fbb3 f2f1 	udiv	r2, r3, r1
  uint16_t const short_packet_size = total_bytes % xfer->max_size;
 8011430:	fb01 3112 	mls	r1, r1, r2, r3
  uint16_t num_packets = (total_bytes / xfer->max_size);
 8011434:	b292      	uxth	r2, r2
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8011436:	b289      	uxth	r1, r1
 8011438:	bb61      	cbnz	r1, 8011494 <dcd_edpt_xfer_fifo+0xa8>
 801143a:	b35b      	cbz	r3, 8011494 <dcd_edpt_xfer_fifo+0xa8>
  if(epnum == 0) {
 801143c:	b95c      	cbnz	r4, 8011456 <dcd_edpt_xfer_fifo+0x6a>
    total_bytes = tu_min16(ep0_pending[dir], xfer->max_size);
 801143e:	483a      	ldr	r0, [pc, #232]	; (8011528 <dcd_edpt_xfer_fifo+0x13c>)
 8011440:	eb05 1306 	add.w	r3, r5, r6, lsl #4
 8011444:	f830 1016 	ldrh.w	r1, [r0, r6, lsl #1]
 8011448:	895b      	ldrh	r3, [r3, #10]
 801144a:	428b      	cmp	r3, r1
 801144c:	bf28      	it	cs
 801144e:	460b      	movcs	r3, r1
    ep0_pending[dir] -= total_bytes;
 8011450:	1ac9      	subs	r1, r1, r3
 8011452:	f820 1016 	strh.w	r1, [r0, r6, lsl #1]
  if(dir == TUSB_DIR_IN) {
 8011456:	bb06      	cbnz	r6, 801149a <dcd_edpt_xfer_fifo+0xae>
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8011458:	4e34      	ldr	r6, [pc, #208]	; (801152c <dcd_edpt_xfer_fifo+0x140>)
 801145a:	ea4f 1c44 	mov.w	ip, r4, lsl #5
 801145e:	eb06 1044 	add.w	r0, r6, r4, lsl #5
 8011462:	6901      	ldr	r1, [r0, #16]
 8011464:	f001 4160 	and.w	r1, r1, #3758096384	; 0xe0000000
 8011468:	6101      	str	r1, [r0, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 801146a:	6901      	ldr	r1, [r0, #16]
 801146c:	ea41 42c2 	orr.w	r2, r1, r2, lsl #19
 8011470:	4313      	orrs	r3, r2
 8011472:	6103      	str	r3, [r0, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8011474:	f85c 3006 	ldr.w	r3, [ip, r6]
 8011478:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801147c:	f84c 3006 	str.w	r3, [ip, r6]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011480:	f85c 3006 	ldr.w	r3, [ip, r6]
 8011484:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8011488:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 801148c:	d032      	beq.n	80114f4 <dcd_edpt_xfer_fifo+0x108>
  return true;
 801148e:	2001      	movs	r0, #1
}
 8011490:	bcf0      	pop	{r4, r5, r6, r7}
 8011492:	4770      	bx	lr
  if(short_packet_size > 0 || (total_bytes == 0)) num_packets++;
 8011494:	3201      	adds	r2, #1
 8011496:	b292      	uxth	r2, r2
 8011498:	e7d0      	b.n	801143c <dcd_edpt_xfer_fifo+0x50>
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 801149a:	4925      	ldr	r1, [pc, #148]	; (8011530 <dcd_edpt_xfer_fifo+0x144>)
 801149c:	0160      	lsls	r0, r4, #5
 801149e:	ea43 42c2 	orr.w	r2, r3, r2, lsl #19
 80114a2:	eb01 1644 	add.w	r6, r1, r4, lsl #5
 80114a6:	6132      	str	r2, [r6, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 80114a8:	5842      	ldr	r2, [r0, r1]
 80114aa:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80114ae:	5042      	str	r2, [r0, r1]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80114b0:	5842      	ldr	r2, [r0, r1]
 80114b2:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80114b6:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 80114ba:	d009      	beq.n	80114d0 <dcd_edpt_xfer_fifo+0xe4>
    if(total_bytes != 0) {
 80114bc:	2b00      	cmp	r3, #0
 80114be:	d0e6      	beq.n	801148e <dcd_edpt_xfer_fifo+0xa2>
      dev->DIEPEMPMSK |= (1 << epnum);
 80114c0:	4b1c      	ldr	r3, [pc, #112]	; (8011534 <dcd_edpt_xfer_fifo+0x148>)
 80114c2:	2001      	movs	r0, #1
 80114c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80114c6:	fa00 f404 	lsl.w	r4, r0, r4
 80114ca:	4314      	orrs	r4, r2
 80114cc:	635c      	str	r4, [r3, #52]	; 0x34
 80114ce:	e7df      	b.n	8011490 <dcd_edpt_xfer_fifo+0xa4>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80114d0:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 80114d4:	7f2a      	ldrb	r2, [r5, #28]
 80114d6:	2a01      	cmp	r2, #1
 80114d8:	d1f0      	bne.n	80114bc <dcd_edpt_xfer_fifo+0xd0>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80114da:	4a16      	ldr	r2, [pc, #88]	; (8011534 <dcd_edpt_xfer_fifo+0x148>)
 80114dc:	6892      	ldr	r2, [r2, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 80114de:	f412 7f80 	tst.w	r2, #256	; 0x100
 80114e2:	5842      	ldr	r2, [r0, r1]
 80114e4:	bf14      	ite	ne
 80114e6:	f04f 5580 	movne.w	r5, #268435456	; 0x10000000
 80114ea:	f04f 5500 	moveq.w	r5, #536870912	; 0x20000000
 80114ee:	432a      	orrs	r2, r5
 80114f0:	5042      	str	r2, [r0, r1]
 80114f2:	e7e3      	b.n	80114bc <dcd_edpt_xfer_fifo+0xd0>
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 80114f4:	eb05 1544 	add.w	r5, r5, r4, lsl #5
 80114f8:	7b28      	ldrb	r0, [r5, #12]
 80114fa:	2801      	cmp	r0, #1
 80114fc:	d1c7      	bne.n	801148e <dcd_edpt_xfer_fifo+0xa2>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 80114fe:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8011502:	f503 2381 	add.w	r3, r3, #264192	; 0x40800
 8011506:	689a      	ldr	r2, [r3, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011508:	f85c 3006 	ldr.w	r3, [ip, r6]
 801150c:	f412 7f80 	tst.w	r2, #256	; 0x100
 8011510:	bf14      	ite	ne
 8011512:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011516:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 801151a:	4313      	orrs	r3, r2
 801151c:	f84c 3006 	str.w	r3, [ip, r6]
 8011520:	e7b6      	b.n	8011490 <dcd_edpt_xfer_fifo+0xa4>
 8011522:	bf00      	nop
 8011524:	2400d3c8 	.word	0x2400d3c8
 8011528:	2400d3c0 	.word	0x2400d3c0
 801152c:	40080b00 	.word	0x40080b00
 8011530:	40080900 	.word	0x40080900
 8011534:	40080800 	.word	0x40080800

08011538 <dcd_edpt_close>:
  return (uint8_t)(addr & (~TUSB_DIR_IN_MASK));
 8011538:	f001 007f 	and.w	r0, r1, #127	; 0x7f
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  if(dir == TUSB_DIR_IN) {
 801153c:	09c9      	lsrs	r1, r1, #7

/**
 * Close an endpoint.
 */
void dcd_edpt_close (uint8_t rhport, uint8_t ep_addr)
{
 801153e:	b430      	push	{r4, r5}
  if(dir == TUSB_DIR_IN) {
 8011540:	d132      	bne.n	80115a8 <dcd_edpt_close+0x70>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8011542:	b970      	cbnz	r0, 8011562 <dcd_edpt_close+0x2a>
 8011544:	4b42      	ldr	r3, [pc, #264]	; (8011650 <dcd_edpt_close+0x118>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 8011546:	681a      	ldr	r2, [r3, #0]
 8011548:	601a      	str	r2, [r3, #0]
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  dcd_edpt_disable(rhport, ep_addr, false);

  // Update max_size
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801154a:	4b42      	ldr	r3, [pc, #264]	; (8011654 <dcd_edpt_close+0x11c>)
 801154c:	2200      	movs	r2, #0
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
    _allocated_fifo_words_tx -= fifo_size;
  }
  else
  {
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 801154e:	4942      	ldr	r1, [pc, #264]	; (8011658 <dcd_edpt_close+0x120>)
 8011550:	f04f 0c01 	mov.w	ip, #1
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 8011554:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    _out_ep_closed = true;     // Set flag such that RX FIFO gets reduced in size once RX FIFO is empty
 8011558:	f881 c000 	strb.w	ip, [r1]
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 801155c:	815a      	strh	r2, [r3, #10]
  }
}
 801155e:	bc30      	pop	{r4, r5}
 8011560:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8011562:	4c3b      	ldr	r4, [pc, #236]	; (8011650 <dcd_edpt_close+0x118>)
 8011564:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8011568:	f85c 2004 	ldr.w	r2, [ip, r4]
 801156c:	eb04 1340 	add.w	r3, r4, r0, lsl #5
 8011570:	2a00      	cmp	r2, #0
 8011572:	dae8      	bge.n	8011546 <dcd_edpt_close+0xe>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8011574:	4d39      	ldr	r5, [pc, #228]	; (801165c <dcd_edpt_close+0x124>)
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8011576:	493a      	ldr	r1, [pc, #232]	; (8011660 <dcd_edpt_close+0x128>)
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8011578:	686a      	ldr	r2, [r5, #4]
 801157a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801157e:	606a      	str	r2, [r5, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8011580:	694a      	ldr	r2, [r1, #20]
 8011582:	0615      	lsls	r5, r2, #24
 8011584:	d5fc      	bpl.n	8011580 <dcd_edpt_close+0x48>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 8011586:	f85c 2004 	ldr.w	r2, [ip, r4]
 801158a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801158e:	f84c 2004 	str.w	r2, [ip, r4]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 8011592:	689a      	ldr	r2, [r3, #8]
 8011594:	0792      	lsls	r2, r2, #30
 8011596:	d5fc      	bpl.n	8011592 <dcd_edpt_close+0x5a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 8011598:	4a30      	ldr	r2, [pc, #192]	; (801165c <dcd_edpt_close+0x124>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 801159a:	2102      	movs	r1, #2
 801159c:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 801159e:	6853      	ldr	r3, [r2, #4]
 80115a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80115a4:	6053      	str	r3, [r2, #4]
 80115a6:	e7d0      	b.n	801154a <dcd_edpt_close+0x12>
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 80115a8:	2800      	cmp	r0, #0
 80115aa:	d033      	beq.n	8011614 <dcd_edpt_close+0xdc>
 80115ac:	4c2d      	ldr	r4, [pc, #180]	; (8011664 <dcd_edpt_close+0x12c>)
 80115ae:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80115b2:	b201      	sxth	r1, r0
 80115b4:	f85c 2004 	ldr.w	r2, [ip, r4]
 80115b8:	eb04 1340 	add.w	r3, r4, r0, lsl #5
 80115bc:	2a00      	cmp	r2, #0
 80115be:	db31      	blt.n	8011624 <dcd_edpt_close+0xec>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 80115c0:	681a      	ldr	r2, [r3, #0]
 80115c2:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80115c6:	601a      	str	r2, [r3, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 80115c8:	4a25      	ldr	r2, [pc, #148]	; (8011660 <dcd_edpt_close+0x128>)
 80115ca:	6913      	ldr	r3, [r2, #16]
 80115cc:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 80115d0:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 80115d2:	6913      	ldr	r3, [r2, #16]
 80115d4:	f043 0320 	orr.w	r3, r3, #32
 80115d8:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 80115da:	6913      	ldr	r3, [r2, #16]
 80115dc:	f013 0320 	ands.w	r3, r3, #32
 80115e0:	d1fb      	bne.n	80115da <dcd_edpt_close+0xa2>
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 80115e2:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80115e6:	491b      	ldr	r1, [pc, #108]	; (8011654 <dcd_edpt_close+0x11c>)
 80115e8:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    uint16_t const fifo_size = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXFD_Msk) >> USB_OTG_DIEPTXF_INEPTXFD_Pos;
 80115ec:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
    uint16_t const fifo_start = (usb_otg->DIEPTXF[epnum - 1] & USB_OTG_DIEPTXF_INEPTXSA_Msk) >> USB_OTG_DIEPTXF_INEPTXSA_Pos;
 80115f0:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
  xfer_status[epnum][dir].max_size = 0;  // max_size = 0 marks a disabled EP - required for changing FIFO allocation
 80115f4:	834b      	strh	r3, [r1, #26]
    TU_ASSERT(fifo_start == EP_FIFO_SIZE/4 - _allocated_fifo_words_tx,);
 80115f6:	491c      	ldr	r1, [pc, #112]	; (8011668 <dcd_edpt_close+0x130>)
 80115f8:	b292      	uxth	r2, r2
 80115fa:	880b      	ldrh	r3, [r1, #0]
 80115fc:	f5c3 6080 	rsb	r0, r3, #1024	; 0x400
 8011600:	4282      	cmp	r2, r0
 8011602:	d00a      	beq.n	801161a <dcd_edpt_close+0xe2>
 8011604:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011608:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 801160c:	07db      	lsls	r3, r3, #31
 801160e:	d5a6      	bpl.n	801155e <dcd_edpt_close+0x26>
 8011610:	be00      	bkpt	0x0000
 8011612:	e7a4      	b.n	801155e <dcd_edpt_close+0x26>
 8011614:	4b13      	ldr	r3, [pc, #76]	; (8011664 <dcd_edpt_close+0x12c>)
 8011616:	4601      	mov	r1, r0
 8011618:	e7d2      	b.n	80115c0 <dcd_edpt_close+0x88>
    _allocated_fifo_words_tx -= fifo_size;
 801161a:	eba3 4314 	sub.w	r3, r3, r4, lsr #16
}
 801161e:	bc30      	pop	{r4, r5}
    _allocated_fifo_words_tx -= fifo_size;
 8011620:	800b      	strh	r3, [r1, #0]
}
 8011622:	4770      	bx	lr
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011624:	f85c 2004 	ldr.w	r2, [ip, r4]
 8011628:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 801162c:	f84c 2004 	str.w	r2, [ip, r4]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011630:	689a      	ldr	r2, [r3, #8]
 8011632:	0655      	lsls	r5, r2, #25
 8011634:	d5fc      	bpl.n	8011630 <dcd_edpt_close+0xf8>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 8011636:	f85c 2004 	ldr.w	r2, [ip, r4]
 801163a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801163e:	f84c 2004 	str.w	r2, [ip, r4]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 8011642:	689a      	ldr	r2, [r3, #8]
 8011644:	0792      	lsls	r2, r2, #30
 8011646:	d5fc      	bpl.n	8011642 <dcd_edpt_close+0x10a>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 8011648:	2202      	movs	r2, #2
 801164a:	609a      	str	r2, [r3, #8]
 801164c:	e7bc      	b.n	80115c8 <dcd_edpt_close+0x90>
 801164e:	bf00      	nop
 8011650:	40080b00 	.word	0x40080b00
 8011654:	2400d3c8 	.word	0x2400d3c8
 8011658:	2400d3b6 	.word	0x2400d3b6
 801165c:	40080800 	.word	0x40080800
 8011660:	40080000 	.word	0x40080000
 8011664:	40080900 	.word	0x40080900
 8011668:	2400d3b4 	.word	0x2400d3b4

0801166c <dcd_edpt_stall>:
 801166c:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  if(dir == TUSB_DIR_IN) {
 8011670:	09c9      	lsrs	r1, r1, #7
 8011672:	d12b      	bne.n	80116cc <dcd_edpt_stall+0x60>
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8011674:	b92b      	cbnz	r3, 8011682 <dcd_edpt_stall+0x16>
 8011676:	4b30      	ldr	r3, [pc, #192]	; (8011738 <dcd_edpt_stall+0xcc>)
      out_ep[epnum].DOEPCTL |= stall ? USB_OTG_DOEPCTL_STALL : 0;
 8011678:	681a      	ldr	r2, [r3, #0]
 801167a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 801167e:	601a      	str	r2, [r3, #0]
 8011680:	4770      	bx	lr
    if ( (epnum == 0) || !(out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPENA) ){
 8011682:	482d      	ldr	r0, [pc, #180]	; (8011738 <dcd_edpt_stall+0xcc>)
 8011684:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 8011688:	f85c 2000 	ldr.w	r2, [ip, r0]
 801168c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8011690:	2a00      	cmp	r2, #0
 8011692:	daf1      	bge.n	8011678 <dcd_edpt_stall+0xc>
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 8011694:	4929      	ldr	r1, [pc, #164]	; (801173c <dcd_edpt_stall+0xd0>)
 8011696:	684a      	ldr	r2, [r1, #4]
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 8011698:	f5a1 6100 	sub.w	r1, r1, #2048	; 0x800
      dev->DCTL |= USB_OTG_DCTL_SGONAK;
 801169c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80116a0:	f8c1 2804 	str.w	r2, [r1, #2052]	; 0x804
      while((usb_otg->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF_Msk) == 0);
 80116a4:	694a      	ldr	r2, [r1, #20]
 80116a6:	0612      	lsls	r2, r2, #24
 80116a8:	d5fc      	bpl.n	80116a4 <dcd_edpt_stall+0x38>
      out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPDIS | (stall ? USB_OTG_DOEPCTL_STALL : 0);
 80116aa:	f85c 1000 	ldr.w	r1, [ip, r0]
 80116ae:	4a24      	ldr	r2, [pc, #144]	; (8011740 <dcd_edpt_stall+0xd4>)
 80116b0:	430a      	orrs	r2, r1
 80116b2:	f84c 2000 	str.w	r2, [ip, r0]
      while((out_ep[epnum].DOEPINT & USB_OTG_DOEPINT_EPDISD_Msk) == 0);
 80116b6:	689a      	ldr	r2, [r3, #8]
 80116b8:	0792      	lsls	r2, r2, #30
 80116ba:	d5fc      	bpl.n	80116b6 <dcd_edpt_stall+0x4a>
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 80116bc:	4a1f      	ldr	r2, [pc, #124]	; (801173c <dcd_edpt_stall+0xd0>)
      out_ep[epnum].DOEPINT = USB_OTG_DOEPINT_EPDISD;
 80116be:	2102      	movs	r1, #2
 80116c0:	6099      	str	r1, [r3, #8]
      dev->DCTL |= USB_OTG_DCTL_CGONAK;
 80116c2:	6853      	ldr	r3, [r2, #4]
 80116c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80116c8:	6053      	str	r3, [r2, #4]
 80116ca:	4770      	bx	lr

void dcd_edpt_stall (uint8_t rhport, uint8_t ep_addr)
{
 80116cc:	b410      	push	{r4}
    if ( (epnum == 0) || !(in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPENA) ){
 80116ce:	b1db      	cbz	r3, 8011708 <dcd_edpt_stall+0x9c>
 80116d0:	481c      	ldr	r0, [pc, #112]	; (8011744 <dcd_edpt_stall+0xd8>)
 80116d2:	ea4f 1c43 	mov.w	ip, r3, lsl #5
 80116d6:	f85c 1000 	ldr.w	r1, [ip, r0]
 80116da:	eb00 1243 	add.w	r2, r0, r3, lsl #5
 80116de:	2900      	cmp	r1, #0
 80116e0:	db14      	blt.n	801170c <dcd_edpt_stall+0xa0>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 80116e2:	6811      	ldr	r1, [r2, #0]
 80116e4:	f041 6102 	orr.w	r1, r1, #136314880	; 0x8200000
 80116e8:	6011      	str	r1, [r2, #0]
    usb_otg->GRSTCTL |= (epnum << USB_OTG_GRSTCTL_TXFNUM_Pos);
 80116ea:	4a17      	ldr	r2, [pc, #92]	; (8011748 <dcd_edpt_stall+0xdc>)
 80116ec:	6911      	ldr	r1, [r2, #16]
 80116ee:	ea41 1383 	orr.w	r3, r1, r3, lsl #6
 80116f2:	6113      	str	r3, [r2, #16]
    usb_otg->GRSTCTL |= USB_OTG_GRSTCTL_TXFFLSH;
 80116f4:	6913      	ldr	r3, [r2, #16]
 80116f6:	f043 0320 	orr.w	r3, r3, #32
 80116fa:	6113      	str	r3, [r2, #16]
    while((usb_otg->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH_Msk) != 0);
 80116fc:	6913      	ldr	r3, [r2, #16]
 80116fe:	0699      	lsls	r1, r3, #26
 8011700:	d4fc      	bmi.n	80116fc <dcd_edpt_stall+0x90>
  dcd_edpt_disable(rhport, ep_addr, true);
}
 8011702:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011706:	4770      	bx	lr
 8011708:	4a0e      	ldr	r2, [pc, #56]	; (8011744 <dcd_edpt_stall+0xd8>)
 801170a:	e7ea      	b.n	80116e2 <dcd_edpt_stall+0x76>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801170c:	f85c 1000 	ldr.w	r1, [ip, r0]
 8011710:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011714:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_INEPNE) == 0);
 8011718:	6891      	ldr	r1, [r2, #8]
 801171a:	064c      	lsls	r4, r1, #25
 801171c:	d5fc      	bpl.n	8011718 <dcd_edpt_stall+0xac>
      in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPDIS | (stall ? USB_OTG_DIEPCTL_STALL : 0);
 801171e:	f85c 4000 	ldr.w	r4, [ip, r0]
 8011722:	4907      	ldr	r1, [pc, #28]	; (8011740 <dcd_edpt_stall+0xd4>)
 8011724:	4321      	orrs	r1, r4
 8011726:	f84c 1000 	str.w	r1, [ip, r0]
      while((in_ep[epnum].DIEPINT & USB_OTG_DIEPINT_EPDISD_Msk) == 0);
 801172a:	6891      	ldr	r1, [r2, #8]
 801172c:	0788      	lsls	r0, r1, #30
 801172e:	d5fc      	bpl.n	801172a <dcd_edpt_stall+0xbe>
      in_ep[epnum].DIEPINT = USB_OTG_DIEPINT_EPDISD;
 8011730:	2102      	movs	r1, #2
 8011732:	6091      	str	r1, [r2, #8]
 8011734:	e7d9      	b.n	80116ea <dcd_edpt_stall+0x7e>
 8011736:	bf00      	nop
 8011738:	40080b00 	.word	0x40080b00
 801173c:	40080800 	.word	0x40080800
 8011740:	40200000 	.word	0x40200000
 8011744:	40080900 	.word	0x40080900
 8011748:	40080000 	.word	0x40080000

0801174c <dcd_edpt_clear_stall>:
 801174c:	f001 037f 	and.w	r3, r1, #127	; 0x7f

  uint8_t const epnum = tu_edpt_number(ep_addr);
  uint8_t const dir   = tu_edpt_dir(ep_addr);

  // Clear stall and reset data toggle
  if(dir == TUSB_DIR_IN) {
 8011750:	09c9      	lsrs	r1, r1, #7
    in_ep[epnum].DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011752:	ea4f 1343 	mov.w	r3, r3, lsl #5
 8011756:	bf14      	ite	ne
 8011758:	4a05      	ldrne	r2, [pc, #20]	; (8011770 <dcd_edpt_clear_stall+0x24>)
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
  } else {
    out_ep[epnum].DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801175a:	4a06      	ldreq	r2, [pc, #24]	; (8011774 <dcd_edpt_clear_stall+0x28>)
 801175c:	5899      	ldr	r1, [r3, r2]
 801175e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8011762:	5099      	str	r1, [r3, r2]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011764:	5899      	ldr	r1, [r3, r2]
 8011766:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 801176a:	5099      	str	r1, [r3, r2]
  }
}
 801176c:	4770      	bx	lr
 801176e:	bf00      	nop
 8011770:	40080900 	.word	0x40080900
 8011774:	40080b00 	.word	0x40080b00

08011778 <dcd_int_handler>:
    }
  }
}

void dcd_int_handler(uint8_t rhport)
{
 8011778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  USB_OTG_GlobalTypeDef * usb_otg = GLOBAL_BASE(rhport);
  USB_OTG_DeviceTypeDef * dev = DEVICE_BASE(rhport);
  USB_OTG_OUTEndpointTypeDef * out_ep = OUT_EP_BASE(rhport);
  USB_OTG_INEndpointTypeDef * in_ep = IN_EP_BASE(rhport);

  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 801177c:	4c98      	ldr	r4, [pc, #608]	; (80119e0 <dcd_int_handler+0x268>)
{
 801177e:	b089      	sub	sp, #36	; 0x24
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 8011780:	6966      	ldr	r6, [r4, #20]
 8011782:	69a3      	ldr	r3, [r4, #24]
{
 8011784:	9001      	str	r0, [sp, #4]
  uint32_t const int_status = usb_otg->GINTSTS & usb_otg->GINTMSK;
 8011786:	401e      	ands	r6, r3

  if(int_status & USB_OTG_GINTSTS_USBRST)
 8011788:	04f0      	lsls	r0, r6, #19
 801178a:	f100 813d 	bmi.w	8011a08 <dcd_int_handler+0x290>
    // USBRST is start of reset.
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
    bus_reset(rhport);
  }

  if(int_status & USB_OTG_GINTSTS_ENUMDNE)
 801178e:	04b1      	lsls	r1, r6, #18
 8011790:	d531      	bpl.n	80117f6 <dcd_int_handler+0x7e>
  {
    // ENUMDNE is the end of reset where speed of the link is detected

    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 8011792:	4b93      	ldr	r3, [pc, #588]	; (80119e0 <dcd_int_handler+0x268>)
 8011794:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 8011798:	4992      	ldr	r1, [pc, #584]	; (80119e4 <dcd_int_handler+0x26c>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_ENUMDNE;
 801179a:	615a      	str	r2, [r3, #20]
  uint32_t const enum_spd = (dev->DSTS & USB_OTG_DSTS_ENUMSPD_Msk) >> USB_OTG_DSTS_ENUMSPD_Pos;
 801179c:	6889      	ldr	r1, [r1, #8]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 801179e:	f011 0f06 	tst.w	r1, #6
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80117a2:	68d9      	ldr	r1, [r3, #12]
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 80117a4:	d010      	beq.n	80117c8 <dcd_int_handler+0x50>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80117a6:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
 80117aa:	60d9      	str	r1, [r3, #12]
    if ( SystemCoreClock >= 32000000U )
 80117ac:	4b8e      	ldr	r3, [pc, #568]	; (80119e8 <dcd_int_handler+0x270>)
 80117ae:	498f      	ldr	r1, [pc, #572]	; (80119ec <dcd_int_handler+0x274>)
 80117b0:	681b      	ldr	r3, [r3, #0]
 80117b2:	428b      	cmp	r3, r1
 80117b4:	f0c0 82c0 	bcc.w	8011d38 <dcd_int_handler+0x5c0>
 80117b8:	f44f 52c0 	mov.w	r2, #6144	; 0x1800
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 80117bc:	4988      	ldr	r1, [pc, #544]	; (80119e0 <dcd_int_handler+0x268>)
 80117be:	68cb      	ldr	r3, [r1, #12]
 80117c0:	4313      	orrs	r3, r2
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 80117c2:	2200      	movs	r2, #0
    usb_otg->GUSBCFG |= (turnaround << USB_OTG_GUSBCFG_TRDT_Pos);
 80117c4:	60cb      	str	r3, [r1, #12]
 80117c6:	e007      	b.n	80117d8 <dcd_int_handler+0x60>
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80117c8:	f421 5170 	bic.w	r1, r1, #15360	; 0x3c00
  return (enum_spd == DCD_HIGH_SPEED) ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL;
 80117cc:	2202      	movs	r2, #2
  usb_otg->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80117ce:	60d9      	str	r1, [r3, #12]
    usb_otg->GUSBCFG |= (0x09 << USB_OTG_GUSBCFG_TRDT_Pos);
 80117d0:	68d9      	ldr	r1, [r3, #12]
 80117d2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 80117d6:	60d9      	str	r1, [r3, #12]
}

// helper to send bus reset event
TU_ATTR_ALWAYS_INLINE static inline  void dcd_event_bus_reset (uint8_t rhport, tusb_speed_t speed, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 80117d8:	2300      	movs	r3, #0
 80117da:	2101      	movs	r1, #1
  event.bus_reset.speed = speed;
  dcd_event_handler(&event, in_isr);
 80117dc:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 80117de:	9307      	str	r3, [sp, #28]
 80117e0:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80117e4:	9b01      	ldr	r3, [sp, #4]
  event.bus_reset.speed = speed;
 80117e6:	f88d 2018 	strb.w	r2, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_BUS_RESET };
 80117ea:	f88d 3014 	strb.w	r3, [sp, #20]
 80117ee:	f88d 1015 	strb.w	r1, [sp, #21]
  dcd_event_handler(&event, in_isr);
 80117f2:	f7ff f827 	bl	8010844 <dcd_event_handler>

    set_turnaround(usb_otg, speed);
    dcd_event_bus_reset(rhport, speed, true);
  }

  if(int_status & USB_OTG_GINTSTS_USBSUSP)
 80117f6:	0532      	lsls	r2, r6, #20
 80117f8:	f100 80c9 	bmi.w	801198e <dcd_int_handler+0x216>
  {
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if(int_status & USB_OTG_GINTSTS_WKUINT)
 80117fc:	2e00      	cmp	r6, #0
 80117fe:	f2c0 80db 	blt.w	80119b8 <dcd_int_handler+0x240>
  }

  // TODO check USB_OTG_GINTSTS_DISCINT for disconnect detection
  // if(int_status & USB_OTG_GINTSTS_DISCINT)

  if(int_status & USB_OTG_GINTSTS_OTGINT)
 8011802:	0773      	lsls	r3, r6, #29
 8011804:	d506      	bpl.n	8011814 <dcd_int_handler+0x9c>
  {
    // OTG INT bit is read-only
    uint32_t const otg_int = usb_otg->GOTGINT;
 8011806:	4b76      	ldr	r3, [pc, #472]	; (80119e0 <dcd_int_handler+0x268>)
 8011808:	685c      	ldr	r4, [r3, #4]

    if (otg_int & USB_OTG_GOTGINT_SEDET)
 801180a:	0767      	lsls	r7, r4, #29
 801180c:	f100 8283 	bmi.w	8011d16 <dcd_int_handler+0x59e>
    {
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    usb_otg->GOTGINT = otg_int;
 8011810:	4b73      	ldr	r3, [pc, #460]	; (80119e0 <dcd_int_handler+0x268>)
 8011812:	605c      	str	r4, [r3, #4]
  }

  if(int_status & USB_OTG_GINTSTS_SOF)
 8011814:	0735      	lsls	r5, r6, #28
 8011816:	f100 80a4 	bmi.w	8011962 <dcd_int_handler+0x1ea>

    dcd_event_bus_signal(rhport, DCD_EVENT_SOF, true);
  }

  // RxFIFO non-empty interrupt handling.
  if(int_status & USB_OTG_GINTSTS_RXFLVL)
 801181a:	06f4      	lsls	r4, r6, #27
 801181c:	d529      	bpl.n	8011872 <dcd_int_handler+0xfa>
  {
    // RXFLVL bit is read-only

    // Mask out RXFLVL while reading data from FIFO
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 801181e:	4f70      	ldr	r7, [pc, #448]	; (80119e0 <dcd_int_handler+0x268>)
      _setup_packet[0] = (* rx_fifo);
 8011820:	f8df 91e0 	ldr.w	r9, [pc, #480]	; 8011a04 <dcd_int_handler+0x28c>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 8011824:	69bb      	ldr	r3, [r7, #24]
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011826:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8011a00 <dcd_int_handler+0x288>
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_RXFLVLM;
 801182a:	f023 0310 	bic.w	r3, r3, #16
 801182e:	61bb      	str	r3, [r7, #24]
  uint32_t ctl_word = usb_otg->GRXSTSP;
 8011830:	6a3c      	ldr	r4, [r7, #32]
  switch(pktsts) {
 8011832:	f3c4 4343 	ubfx	r3, r4, #17, #4
  uint8_t epnum = (ctl_word &  USB_OTG_GRXSTSP_EPNUM_Msk) >>  USB_OTG_GRXSTSP_EPNUM_Pos;
 8011836:	f004 050f 	and.w	r5, r4, #15
  switch(pktsts) {
 801183a:	3b01      	subs	r3, #1
 801183c:	2b05      	cmp	r3, #5
 801183e:	d855      	bhi.n	80118ec <dcd_int_handler+0x174>
 8011840:	e8df f003 	tbb	[pc, r3]
 8011844:	200a2b0a 	.word	0x200a2b0a
 8011848:	0354      	.short	0x0354
      _setup_packet[0] = (* rx_fifo);
 801184a:	f8d9 2000 	ldr.w	r2, [r9]
 801184e:	4b68      	ldr	r3, [pc, #416]	; (80119f0 <dcd_int_handler+0x278>)
 8011850:	601a      	str	r2, [r3, #0]
      _setup_packet[1] = (* rx_fifo);
 8011852:	f8d9 2000 	ldr.w	r2, [r9]
 8011856:	605a      	str	r2, [r3, #4]

    // Loop until all available packets were handled
    do
    {
      handle_rxflvl_ints(rhport, out_ep);
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	f013 0310 	ands.w	r3, r3, #16
 801185e:	d1e7      	bne.n	8011830 <dcd_int_handler+0xb8>

    // Manage RX FIFO size
    if (_out_ep_closed)
 8011860:	4964      	ldr	r1, [pc, #400]	; (80119f4 <dcd_int_handler+0x27c>)
 8011862:	780a      	ldrb	r2, [r1, #0]
 8011864:	2a00      	cmp	r2, #0
 8011866:	d14d      	bne.n	8011904 <dcd_int_handler+0x18c>

      // Disable flag
      _out_ep_closed = false;
    }

    usb_otg->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011868:	4a5d      	ldr	r2, [pc, #372]	; (80119e0 <dcd_int_handler+0x268>)
 801186a:	6993      	ldr	r3, [r2, #24]
 801186c:	f043 0310 	orr.w	r3, r3, #16
 8011870:	6193      	str	r3, [r2, #24]
  }

  // OUT endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 8011872:	0330      	lsls	r0, r6, #12
 8011874:	f100 81bf 	bmi.w	8011bf6 <dcd_int_handler+0x47e>
    // OEPINT is read-only
    handle_epout_ints(rhport, dev, out_ep);
  }

  // IN endpoint interrupt handling.
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 8011878:	0370      	lsls	r0, r6, #13
 801187a:	f100 8123 	bmi.w	8011ac4 <dcd_int_handler+0x34c>
  //  // Check for Incomplete isochronous IN transfer
  //  if(int_status & USB_OTG_GINTSTS_IISOIXFR) {
  //    printf("      IISOIXFR!\r\n");
  ////    TU_LOG2("      IISOIXFR!\r\n");
  //  }
}
 801187e:	b009      	add	sp, #36	; 0x24
 8011880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      out_ep[epnum].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011884:	eb08 1545 	add.w	r5, r8, r5, lsl #5
 8011888:	692b      	ldr	r3, [r5, #16]
 801188a:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801188e:	612b      	str	r3, [r5, #16]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 8011890:	697b      	ldr	r3, [r7, #20]
 8011892:	f013 0310 	ands.w	r3, r3, #16
 8011896:	d1cb      	bne.n	8011830 <dcd_int_handler+0xb8>
 8011898:	e7e2      	b.n	8011860 <dcd_int_handler+0xe8>
      if (xfer->ff)
 801189a:	f8df a160 	ldr.w	sl, [pc, #352]	; 80119fc <dcd_int_handler+0x284>
  uint16_t bcnt = (ctl_word & USB_OTG_GRXSTSP_BCNT_Msk) >> USB_OTG_GRXSTSP_BCNT_Pos;
 801189e:	f3c4 140a 	ubfx	r4, r4, #4, #11
      if (xfer->ff)
 80118a2:	ea4f 1b45 	mov.w	fp, r5, lsl #5
 80118a6:	eb0a 1345 	add.w	r3, sl, r5, lsl #5
 80118aa:	6858      	ldr	r0, [r3, #4]
 80118ac:	2800      	cmp	r0, #0
 80118ae:	f000 8211 	beq.w	8011cd4 <dcd_int_handler+0x55c>
        tu_fifo_write_n_const_addr_full_words(xfer->ff, (const void *)(uintptr_t) rx_fifo, bcnt);
 80118b2:	4622      	mov	r2, r4
 80118b4:	4649      	mov	r1, r9
 80118b6:	f7fe f9c7 	bl	800fc48 <tu_fifo_write_n_const_addr_full_words>
      if(bcnt < xfer->max_size) {
 80118ba:	eb0a 030b 	add.w	r3, sl, fp
 80118be:	895a      	ldrh	r2, [r3, #10]
 80118c0:	42a2      	cmp	r2, r4
 80118c2:	d9c9      	bls.n	8011858 <dcd_int_handler+0xe0>
        xfer->total_len -= (out_ep[epnum].DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DOEPTSIZ_XFRSIZ_Pos;
 80118c4:	eb08 1245 	add.w	r2, r8, r5, lsl #5
 80118c8:	6911      	ldr	r1, [r2, #16]
 80118ca:	891a      	ldrh	r2, [r3, #8]
 80118cc:	1a52      	subs	r2, r2, r1
 80118ce:	b292      	uxth	r2, r2
 80118d0:	811a      	strh	r2, [r3, #8]
        if(epnum == 0) {
 80118d2:	2d00      	cmp	r5, #0
 80118d4:	d1c0      	bne.n	8011858 <dcd_int_handler+0xe0>
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 80118d6:	4b48      	ldr	r3, [pc, #288]	; (80119f8 <dcd_int_handler+0x280>)
 80118d8:	8819      	ldrh	r1, [r3, #0]
          ep0_pending[TUSB_DIR_OUT] = 0;
 80118da:	801d      	strh	r5, [r3, #0]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80118dc:	697b      	ldr	r3, [r7, #20]
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 80118de:	1a52      	subs	r2, r2, r1
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80118e0:	f013 0310 	ands.w	r3, r3, #16
          xfer->total_len -= ep0_pending[TUSB_DIR_OUT];
 80118e4:	f8aa 2008 	strh.w	r2, [sl, #8]
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80118e8:	d1a2      	bne.n	8011830 <dcd_int_handler+0xb8>
 80118ea:	e7b9      	b.n	8011860 <dcd_int_handler+0xe8>
      TU_BREAKPOINT();
 80118ec:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80118f0:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 80118f4:	07dc      	lsls	r4, r3, #31
 80118f6:	d5af      	bpl.n	8011858 <dcd_int_handler+0xe0>
 80118f8:	be00      	bkpt	0x0000
    } while(usb_otg->GINTSTS & USB_OTG_GINTSTS_RXFLVL);
 80118fa:	697b      	ldr	r3, [r7, #20]
 80118fc:	f013 0310 	ands.w	r3, r3, #16
 8011900:	d196      	bne.n	8011830 <dcd_int_handler+0xb8>
 8011902:	e7ad      	b.n	8011860 <dcd_int_handler+0xe8>
    max_epsize = tu_max16(max_epsize, xfer_status[epnum][TUSB_DIR_OUT].max_size);
 8011904:	483d      	ldr	r0, [pc, #244]	; (80119fc <dcd_int_handler+0x284>)
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_max16 (uint16_t x, uint16_t y) { return (x > y) ? x : y; }
 8011906:	8942      	ldrh	r2, [r0, #10]
 8011908:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 801190a:	42a2      	cmp	r2, r4
 801190c:	bf38      	it	cc
 801190e:	4622      	movcc	r2, r4
 8011910:	f8b0 404a 	ldrh.w	r4, [r0, #74]	; 0x4a
 8011914:	42a2      	cmp	r2, r4
 8011916:	bf38      	it	cc
 8011918:	4622      	movcc	r2, r4
 801191a:	f8b0 406a 	ldrh.w	r4, [r0, #106]	; 0x6a
 801191e:	42a2      	cmp	r2, r4
 8011920:	bf38      	it	cc
 8011922:	4622      	movcc	r2, r4
 8011924:	f8b0 408a 	ldrh.w	r4, [r0, #138]	; 0x8a
 8011928:	42a2      	cmp	r2, r4
 801192a:	bf38      	it	cc
 801192c:	4622      	movcc	r2, r4
 801192e:	f8b0 40aa 	ldrh.w	r4, [r0, #170]	; 0xaa
 8011932:	42a2      	cmp	r2, r4
 8011934:	bf38      	it	cc
 8011936:	4622      	movcc	r2, r4
 8011938:	f8b0 40ca 	ldrh.w	r4, [r0, #202]	; 0xca
 801193c:	42a2      	cmp	r2, r4
 801193e:	bf38      	it	cc
 8011940:	4622      	movcc	r2, r4
 8011942:	f8b0 40ea 	ldrh.w	r4, [r0, #234]	; 0xea
 8011946:	f8b0 010a 	ldrh.w	r0, [r0, #266]	; 0x10a
 801194a:	42a2      	cmp	r2, r4
 801194c:	bf38      	it	cc
 801194e:	4622      	movcc	r2, r4
  return 15 + 2*(ep_size/4) + 2*EP_MAX;
 8011950:	4282      	cmp	r2, r0
 8011952:	bf38      	it	cc
 8011954:	4602      	movcc	r2, r0
 8011956:	0892      	lsrs	r2, r2, #2
 8011958:	0052      	lsls	r2, r2, #1
  usb_otg->GRXFSIZ = calc_rx_ff_size(max_epsize);
 801195a:	3221      	adds	r2, #33	; 0x21
 801195c:	627a      	str	r2, [r7, #36]	; 0x24
      _out_ep_closed = false;
 801195e:	700b      	strb	r3, [r1, #0]
 8011960:	e782      	b.n	8011868 <dcd_int_handler+0xf0>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_SOF;
 8011962:	4b1f      	ldr	r3, [pc, #124]	; (80119e0 <dcd_int_handler+0x268>)
 8011964:	2208      	movs	r2, #8
  dcd_event_handler(&event, in_isr);
 8011966:	a805      	add	r0, sp, #20
 8011968:	2101      	movs	r1, #1
 801196a:	615a      	str	r2, [r3, #20]
    usb_otg->GINTMSK &= ~USB_OTG_GINTMSK_SOFM;
 801196c:	699a      	ldr	r2, [r3, #24]
 801196e:	f022 0208 	bic.w	r2, r2, #8
 8011972:	619a      	str	r2, [r3, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8011974:	2300      	movs	r3, #0
 8011976:	2203      	movs	r2, #3
 8011978:	9307      	str	r3, [sp, #28]
 801197a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 801197e:	9b01      	ldr	r3, [sp, #4]
 8011980:	f88d 2015 	strb.w	r2, [sp, #21]
 8011984:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 8011988:	f7fe ff5c 	bl	8010844 <dcd_event_handler>
}
 801198c:	e745      	b.n	801181a <dcd_int_handler+0xa2>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBSUSP;
 801198e:	4b14      	ldr	r3, [pc, #80]	; (80119e0 <dcd_int_handler+0x268>)
 8011990:	f44f 6200 	mov.w	r2, #2048	; 0x800
  dcd_event_handler(&event, in_isr);
 8011994:	a805      	add	r0, sp, #20
 8011996:	2101      	movs	r1, #1
 8011998:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 801199a:	2300      	movs	r3, #0
 801199c:	2204      	movs	r2, #4
 801199e:	9307      	str	r3, [sp, #28]
 80119a0:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80119a4:	9b01      	ldr	r3, [sp, #4]
 80119a6:	f88d 2015 	strb.w	r2, [sp, #21]
 80119aa:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 80119ae:	f7fe ff49 	bl	8010844 <dcd_event_handler>
  if(int_status & USB_OTG_GINTSTS_WKUINT)
 80119b2:	2e00      	cmp	r6, #0
 80119b4:	f6bf af25 	bge.w	8011802 <dcd_int_handler+0x8a>
    usb_otg->GINTSTS = USB_OTG_GINTSTS_WKUINT;
 80119b8:	4b09      	ldr	r3, [pc, #36]	; (80119e0 <dcd_int_handler+0x268>)
 80119ba:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80119be:	a805      	add	r0, sp, #20
 80119c0:	2101      	movs	r1, #1
 80119c2:	615a      	str	r2, [r3, #20]
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 80119c4:	2300      	movs	r3, #0
 80119c6:	2205      	movs	r2, #5
 80119c8:	9307      	str	r3, [sp, #28]
 80119ca:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80119ce:	9b01      	ldr	r3, [sp, #4]
 80119d0:	f88d 2015 	strb.w	r2, [sp, #21]
 80119d4:	f88d 3014 	strb.w	r3, [sp, #20]
  dcd_event_handler(&event, in_isr);
 80119d8:	f7fe ff34 	bl	8010844 <dcd_event_handler>
}
 80119dc:	e711      	b.n	8011802 <dcd_int_handler+0x8a>
 80119de:	bf00      	nop
 80119e0:	40080000 	.word	0x40080000
 80119e4:	40080800 	.word	0x40080800
 80119e8:	24000314 	.word	0x24000314
 80119ec:	01e84800 	.word	0x01e84800
 80119f0:	2400d3b8 	.word	0x2400d3b8
 80119f4:	2400d3b6 	.word	0x2400d3b6
 80119f8:	2400d3c0 	.word	0x2400d3c0
 80119fc:	2400d3c8 	.word	0x2400d3c8
 8011a00:	40080b00 	.word	0x40080b00
 8011a04:	40081000 	.word	0x40081000
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011a08:	4da6      	ldr	r5, [pc, #664]	; (8011ca4 <dcd_int_handler+0x52c>)
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011a0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011a0e:	f44f 7290 	mov.w	r2, #288	; 0x120
 8011a12:	2100      	movs	r1, #0
    usb_otg->GINTSTS = USB_OTG_GINTSTS_USBRST;
 8011a14:	6163      	str	r3, [r4, #20]
  tu_memclr(xfer_status, sizeof(xfer_status));
 8011a16:	4628      	mov	r0, r5
 8011a18:	f001 f931 	bl	8012c7e <memset>
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011a1c:	4aa2      	ldr	r2, [pc, #648]	; (8011ca8 <dcd_int_handler+0x530>)
  _out_ep_closed = false;
 8011a1e:	4ba3      	ldr	r3, [pc, #652]	; (8011cac <dcd_int_handler+0x534>)
 8011a20:	2100      	movs	r1, #0
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011a22:	4fa3      	ldr	r7, [pc, #652]	; (8011cb0 <dcd_int_handler+0x538>)
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 8011a24:	2009      	movs	r0, #9
  _out_ep_closed = false;
 8011a26:	7019      	strb	r1, [r3, #0]
  dev->DCFG &= ~USB_OTG_DCFG_DAD_Msk;
 8011a28:	6813      	ldr	r3, [r2, #0]
 8011a2a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8011a2e:	6013      	str	r3, [r2, #0]
    out_ep[n].DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011a30:	4ba0      	ldr	r3, [pc, #640]	; (8011cb4 <dcd_int_handler+0x53c>)
 8011a32:	6819      	ldr	r1, [r3, #0]
 8011a34:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a38:	6019      	str	r1, [r3, #0]
 8011a3a:	6a19      	ldr	r1, [r3, #32]
 8011a3c:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a40:	6219      	str	r1, [r3, #32]
 8011a42:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8011a44:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a48:	6419      	str	r1, [r3, #64]	; 0x40
 8011a4a:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8011a4c:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a50:	6619      	str	r1, [r3, #96]	; 0x60
 8011a52:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8011a56:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a5a:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
 8011a5e:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8011a62:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a66:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 8011a6a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8011a6e:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a72:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
 8011a76:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8011a7a:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a7e:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 8011a82:	6839      	ldr	r1, [r7, #0]
 8011a84:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
 8011a88:	6039      	str	r1, [r7, #0]
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8011a8a:	f04f 1701 	mov.w	r7, #65537	; 0x10001
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 8011a8e:	498a      	ldr	r1, [pc, #552]	; (8011cb8 <dcd_int_handler+0x540>)
  dev->DAINTMSK = (1 << USB_OTG_DAINTMSK_OEPM_Pos) | (1 << USB_OTG_DAINTMSK_IEPM_Pos);
 8011a90:	61d7      	str	r7, [r2, #28]
  dev->DOEPMSK = USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM;
 8011a92:	6150      	str	r0, [r2, #20]
  dev->DIEPMSK = USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM;
 8011a94:	6110      	str	r0, [r2, #16]
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 8011a96:	2241      	movs	r2, #65	; 0x41
  _allocated_fifo_words_tx = 16;
 8011a98:	2010      	movs	r0, #16
  usb_otg->GRXFSIZ = calc_rx_ff_size(TUD_OPT_HIGH_SPEED ? 512 : 64);
 8011a9a:	6262      	str	r2, [r4, #36]	; 0x24
  _allocated_fifo_words_tx = 16;
 8011a9c:	4a87      	ldr	r2, [pc, #540]	; (8011cbc <dcd_int_handler+0x544>)
 8011a9e:	8010      	strh	r0, [r2, #0]
  usb_otg->DIEPTXF0_HNPTXFSIZ = (16 << USB_OTG_TX0FD_Pos) | (EP_FIFO_SIZE/4 - _allocated_fifo_words_tx);
 8011aa0:	4a87      	ldr	r2, [pc, #540]	; (8011cc0 <dcd_int_handler+0x548>)
 8011aa2:	62a2      	str	r2, [r4, #40]	; 0x28
  in_ep[0].DIEPCTL &= ~(0x03 << USB_OTG_DIEPCTL_MPSIZ_Pos);
 8011aa4:	680a      	ldr	r2, [r1, #0]
 8011aa6:	f022 0203 	bic.w	r2, r2, #3
 8011aaa:	600a      	str	r2, [r1, #0]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011aac:	2140      	movs	r1, #64	; 0x40
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011aae:	691a      	ldr	r2, [r3, #16]
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011ab0:	8369      	strh	r1, [r5, #26]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011ab2:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
  xfer_status[0][TUSB_DIR_OUT].max_size = xfer_status[0][TUSB_DIR_IN].max_size = 64;
 8011ab6:	8169      	strh	r1, [r5, #10]
  out_ep[0].DOEPTSIZ |= (3 << USB_OTG_DOEPTSIZ_STUPCNT_Pos);
 8011ab8:	611a      	str	r2, [r3, #16]
  usb_otg->GINTMSK |= USB_OTG_GINTMSK_OEPINT | USB_OTG_GINTMSK_IEPINT;
 8011aba:	69a3      	ldr	r3, [r4, #24]
 8011abc:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8011ac0:	61a3      	str	r3, [r4, #24]
}
 8011ac2:	e664      	b.n	801178e <dcd_int_handler+0x16>
 8011ac4:	4b77      	ldr	r3, [pc, #476]	; (8011ca4 <dcd_int_handler+0x52c>)
  if(int_status & USB_OTG_GINTSTS_IEPINT)
 8011ac6:	f04f 0901 	mov.w	r9, #1
 8011aca:	2400      	movs	r4, #0
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011acc:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 8011ca8 <dcd_int_handler+0x530>
 8011ad0:	461d      	mov	r5, r3
 8011ad2:	9302      	str	r3, [sp, #8]
 8011ad4:	e009      	b.n	8011aea <dcd_int_handler+0x372>
  for ( uint8_t n = 0; n < EP_MAX; n++ )
 8011ad6:	f1b9 0f09 	cmp.w	r9, #9
 8011ada:	f43f aed0 	beq.w	801187e <dcd_int_handler+0x106>
 8011ade:	f109 0901 	add.w	r9, r9, #1
 8011ae2:	3401      	adds	r4, #1
 8011ae4:	3520      	adds	r5, #32
 8011ae6:	fa5f f989 	uxtb.w	r9, r9
    if ( dev->DAINT & (1 << (USB_OTG_DAINT_IEPINT_Pos + n)) )
 8011aea:	2301      	movs	r3, #1
 8011aec:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8011af0:	b2e0      	uxtb	r0, r4
 8011af2:	fa03 f104 	lsl.w	r1, r3, r4
 8011af6:	4211      	tst	r1, r2
 8011af8:	d0ed      	beq.n	8011ad6 <dcd_int_handler+0x35e>
      if ( in_ep[n].DIEPINT & USB_OTG_DIEPINT_XFRC )
 8011afa:	4a6f      	ldr	r2, [pc, #444]	; (8011cb8 <dcd_int_handler+0x540>)
 8011afc:	eb02 1644 	add.w	r6, r2, r4, lsl #5
 8011b00:	68b2      	ldr	r2, [r6, #8]
 8011b02:	07d1      	lsls	r1, r2, #31
 8011b04:	d519      	bpl.n	8011b3a <dcd_int_handler+0x3c2>
        in_ep[n].DIEPINT = USB_OTG_DIEPINT_XFRC;
 8011b06:	60b3      	str	r3, [r6, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_IN]) {
 8011b08:	b924      	cbnz	r4, 8011b14 <dcd_int_handler+0x39c>
 8011b0a:	4a6e      	ldr	r2, [pc, #440]	; (8011cc4 <dcd_int_handler+0x54c>)
 8011b0c:	8853      	ldrh	r3, [r2, #2]
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	f040 8172 	bne.w	8011df8 <dcd_int_handler+0x680>
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr)
{
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011b14:	2300      	movs	r3, #0
          dcd_event_xfer_complete(rhport, n | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011b16:	f060 007f 	orn	r0, r0, #127	; 0x7f

  event.xfer_complete.ep_addr = ep_addr;
  event.xfer_complete.len     = xferred_bytes;
  event.xfer_complete.result  = result;

  dcd_event_handler(&event, in_isr);
 8011b1a:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011b1c:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8011b20:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 8011b22:	f88d 0018 	strb.w	r0, [sp, #24]
  dcd_event_handler(&event, in_isr);
 8011b26:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011b28:	f88d 3014 	strb.w	r3, [sp, #20]
 8011b2c:	8b2b      	ldrh	r3, [r5, #24]
  event.xfer_complete.len     = xferred_bytes;
 8011b2e:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011b30:	2307      	movs	r3, #7
 8011b32:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011b36:	f7fe fe85 	bl	8010844 <dcd_event_handler>
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 8011b3a:	68b3      	ldr	r3, [r6, #8]
 8011b3c:	061a      	lsls	r2, r3, #24
 8011b3e:	d5ca      	bpl.n	8011ad6 <dcd_int_handler+0x35e>
 8011b40:	2301      	movs	r3, #1
 8011b42:	40a3      	lsls	r3, r4
 8011b44:	461a      	mov	r2, r3
 8011b46:	9303      	str	r3, [sp, #12]
 8011b48:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011b4c:	421a      	tst	r2, r3
 8011b4e:	d0c2      	beq.n	8011ad6 <dcd_int_handler+0x35e>
        uint16_t remaining_packets = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_PKTCNT_Msk) >> USB_OTG_DIEPTSIZ_PKTCNT_Pos;
 8011b50:	6937      	ldr	r7, [r6, #16]
 8011b52:	f3c7 47c9 	ubfx	r7, r7, #19, #10
        for(uint16_t i = 0; i < remaining_packets; i++)
 8011b56:	2f00      	cmp	r7, #0
 8011b58:	d03f      	beq.n	8011bda <dcd_int_handler+0x462>
 8011b5a:	4b5b      	ldr	r3, [pc, #364]	; (8011cc8 <dcd_int_handler+0x550>)
 8011b5c:	f04f 0a00 	mov.w	sl, #0
 8011b60:	eb03 3b04 	add.w	fp, r3, r4, lsl #12
 8011b64:	e008      	b.n	8011b78 <dcd_int_handler+0x400>
            tu_fifo_read_n_const_addr_full_words(xfer->ff, (void *)(uintptr_t) tx_fifo, packet_size);
 8011b66:	4659      	mov	r1, fp
 8011b68:	f7fd fed2 	bl	800f910 <tu_fifo_read_n_const_addr_full_words>
        for(uint16_t i = 0; i < remaining_packets; i++)
 8011b6c:	f10a 0a01 	add.w	sl, sl, #1
 8011b70:	fa1f f38a 	uxth.w	r3, sl
 8011b74:	429f      	cmp	r7, r3
 8011b76:	d930      	bls.n	8011bda <dcd_int_handler+0x462>
          uint16_t const remaining_bytes = (in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos;
 8011b78:	6931      	ldr	r1, [r6, #16]
          if(packet_size > ((in_ep[n].DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV_Msk) << 2)) break;
 8011b7a:	4a54      	ldr	r2, [pc, #336]	; (8011ccc <dcd_int_handler+0x554>)
 8011b7c:	69b3      	ldr	r3, [r6, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8011b7e:	b289      	uxth	r1, r1
 8011b80:	ea02 0383 	and.w	r3, r2, r3, lsl #2
 8011b84:	8b6a      	ldrh	r2, [r5, #26]
 8011b86:	428a      	cmp	r2, r1
 8011b88:	bf28      	it	cs
 8011b8a:	460a      	movcs	r2, r1
 8011b8c:	429a      	cmp	r2, r3
 8011b8e:	d824      	bhi.n	8011bda <dcd_int_handler+0x462>
          if (xfer->ff)
 8011b90:	6968      	ldr	r0, [r5, #20]
 8011b92:	2800      	cmp	r0, #0
 8011b94:	d1e7      	bne.n	8011b66 <dcd_int_handler+0x3ee>
  for(uint16_t i = 0; i < full_words; i++){
 8011b96:	0890      	lsrs	r0, r2, #2
            write_fifo_packet(rhport, n, xfer->buffer, packet_size);
 8011b98:	f8d5 c010 	ldr.w	ip, [r5, #16]
  for(uint16_t i = 0; i < full_words; i++){
 8011b9c:	f000 8150 	beq.w	8011e40 <dcd_int_handler+0x6c8>
 8011ba0:	eb0c 0080 	add.w	r0, ip, r0, lsl #2
 8011ba4:	4663      	mov	r3, ip
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 8011ba6:	f853 1b04 	ldr.w	r1, [r3], #4
  for(uint16_t i = 0; i < full_words; i++){
 8011baa:	4298      	cmp	r0, r3
    *tx_fifo = (src[3] << 24) | (src[2] << 16) | (src[1] << 8) | src[0];
 8011bac:	f8cb 1000 	str.w	r1, [fp]
  for(uint16_t i = 0; i < full_words; i++){
 8011bb0:	d1f9      	bne.n	8011ba6 <dcd_int_handler+0x42e>
  if(bytes_rem){
 8011bb2:	f012 0103 	ands.w	r1, r2, #3
  uint8_t bytes_rem = len & 0x03;
 8011bb6:	fa5f fe82 	uxtb.w	lr, r2
  if(bytes_rem){
 8011bba:	d00b      	beq.n	8011bd4 <dcd_int_handler+0x45c>
    if(bytes_rem > 1){
 8011bbc:	f01e 0f02 	tst.w	lr, #2
    tmp_word |= src[0];
 8011bc0:	7803      	ldrb	r3, [r0, #0]
      tmp_word |= src[1] << 8;
 8011bc2:	bf18      	it	ne
 8011bc4:	8803      	ldrhne	r3, [r0, #0]
    if(bytes_rem > 2){
 8011bc6:	2903      	cmp	r1, #3
 8011bc8:	d102      	bne.n	8011bd0 <dcd_int_handler+0x458>
      tmp_word |= src[2] << 16;
 8011bca:	7881      	ldrb	r1, [r0, #2]
 8011bcc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    *tx_fifo = tmp_word;
 8011bd0:	f8cb 3000 	str.w	r3, [fp]
            xfer->buffer += packet_size;
 8011bd4:	4462      	add	r2, ip
 8011bd6:	612a      	str	r2, [r5, #16]
 8011bd8:	e7c8      	b.n	8011b6c <dcd_int_handler+0x3f4>
        if (((in_ep[n].DIEPTSIZ & USB_OTG_DIEPTSIZ_XFRSIZ_Msk) >> USB_OTG_DIEPTSIZ_XFRSIZ_Pos) == 0)
 8011bda:	6933      	ldr	r3, [r6, #16]
 8011bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	f47f af78 	bne.w	8011ad6 <dcd_int_handler+0x35e>
          dev->DIEPEMPMSK &= ~(1 << n);
 8011be6:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011bea:	9a03      	ldr	r2, [sp, #12]
 8011bec:	ea23 0302 	bic.w	r3, r3, r2
 8011bf0:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
 8011bf4:	e76f      	b.n	8011ad6 <dcd_int_handler+0x35e>
 8011bf6:	4b2b      	ldr	r3, [pc, #172]	; (8011ca4 <dcd_int_handler+0x52c>)
  if(int_status & USB_OTG_GINTSTS_OEPINT)
 8011bf8:	2501      	movs	r5, #1
 8011bfa:	2400      	movs	r4, #0
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 8011bfc:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 8011ca8 <dcd_int_handler+0x530>
 8011c00:	461f      	mov	r7, r3
 8011c02:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 8011cb4 <dcd_int_handler+0x53c>
 8011c06:	9302      	str	r3, [sp, #8]
 8011c08:	e024      	b.n	8011c54 <dcd_int_handler+0x4dc>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_XFRC) {
 8011c0a:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8011c0e:	07d3      	lsls	r3, r2, #31
 8011c10:	d519      	bpl.n	8011c46 <dcd_int_handler+0x4ce>
        out_ep[n].DOEPINT = USB_OTG_DOEPINT_XFRC;
 8011c12:	2201      	movs	r2, #1
 8011c14:	f8c8 2008 	str.w	r2, [r8, #8]
        if((n == 0) && ep0_pending[TUSB_DIR_OUT]) {
 8011c18:	b924      	cbnz	r4, 8011c24 <dcd_int_handler+0x4ac>
 8011c1a:	4b2a      	ldr	r3, [pc, #168]	; (8011cc4 <dcd_int_handler+0x54c>)
 8011c1c:	881b      	ldrh	r3, [r3, #0]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	f040 80b3 	bne.w	8011d8a <dcd_int_handler+0x612>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011c24:	2300      	movs	r3, #0
  dcd_event_handler(&event, in_isr);
 8011c26:	a805      	add	r0, sp, #20
 8011c28:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011c2a:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8011c2e:	9b01      	ldr	r3, [sp, #4]
  event.xfer_complete.ep_addr = ep_addr;
 8011c30:	f88d 9018 	strb.w	r9, [sp, #24]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011c34:	f88d 3014 	strb.w	r3, [sp, #20]
          dcd_event_xfer_complete(rhport, n, xfer->total_len, XFER_RESULT_SUCCESS, true);
 8011c38:	893b      	ldrh	r3, [r7, #8]
  event.xfer_complete.len     = xferred_bytes;
 8011c3a:	9307      	str	r3, [sp, #28]
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_XFER_COMPLETE };
 8011c3c:	2307      	movs	r3, #7
 8011c3e:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011c42:	f7fe fdff 	bl	8010844 <dcd_event_handler>
  for(uint8_t n = 0; n < EP_MAX; n++) {
 8011c46:	2d09      	cmp	r5, #9
 8011c48:	f43f ae16 	beq.w	8011878 <dcd_int_handler+0x100>
 8011c4c:	3501      	adds	r5, #1
 8011c4e:	3401      	adds	r4, #1
 8011c50:	3720      	adds	r7, #32
 8011c52:	b2ed      	uxtb	r5, r5
    if(dev->DAINT & (1 << (USB_OTG_DAINT_OEPINT_Pos + n))) {
 8011c54:	f104 0310 	add.w	r3, r4, #16
 8011c58:	2201      	movs	r2, #1
 8011c5a:	f8db 1018 	ldr.w	r1, [fp, #24]
 8011c5e:	fa5f f984 	uxtb.w	r9, r4
 8011c62:	fa02 f303 	lsl.w	r3, r2, r3
 8011c66:	420b      	tst	r3, r1
 8011c68:	d0ed      	beq.n	8011c46 <dcd_int_handler+0x4ce>
      if(out_ep[n].DOEPINT & USB_OTG_DOEPINT_STUP) {
 8011c6a:	eb0a 1844 	add.w	r8, sl, r4, lsl #5
 8011c6e:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8011c72:	0709      	lsls	r1, r1, #28
 8011c74:	d5c9      	bpl.n	8011c0a <dcd_int_handler+0x492>
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8011c76:	9b01      	ldr	r3, [sp, #4]
        out_ep[n].DOEPINT =  USB_OTG_DOEPINT_STUP;
 8011c78:	2008      	movs	r0, #8
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8011c7a:	4915      	ldr	r1, [pc, #84]	; (8011cd0 <dcd_int_handler+0x558>)
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8011c7c:	f88d 3014 	strb.w	r3, [sp, #20]
  memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 8011c80:	ab08      	add	r3, sp, #32
 8011c82:	f8c8 0008 	str.w	r0, [r8, #8]
 8011c86:	c903      	ldmia	r1, {r0, r1}
 8011c88:	e903 0003 	stmdb	r3, {r0, r1}
  dcd_event_handler(&event, in_isr);
 8011c8c:	4611      	mov	r1, r2
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8011c8e:	2200      	movs	r2, #0
  dcd_event_handler(&event, in_isr);
 8011c90:	a805      	add	r0, sp, #20
  dcd_event_t event = { .rhport = rhport, .event_id = DCD_EVENT_SETUP_RECEIVED };
 8011c92:	f8ad 2016 	strh.w	r2, [sp, #22]
 8011c96:	2206      	movs	r2, #6
 8011c98:	f88d 2015 	strb.w	r2, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011c9c:	f7fe fdd2 	bl	8010844 <dcd_event_handler>
}
 8011ca0:	e7b3      	b.n	8011c0a <dcd_int_handler+0x492>
 8011ca2:	bf00      	nop
 8011ca4:	2400d3c8 	.word	0x2400d3c8
 8011ca8:	40080800 	.word	0x40080800
 8011cac:	2400d3b6 	.word	0x2400d3b6
 8011cb0:	40080c00 	.word	0x40080c00
 8011cb4:	40080b00 	.word	0x40080b00
 8011cb8:	40080900 	.word	0x40080900
 8011cbc:	2400d3b4 	.word	0x2400d3b4
 8011cc0:	001003f0 	.word	0x001003f0
 8011cc4:	2400d3c0 	.word	0x2400d3c0
 8011cc8:	40081000 	.word	0x40081000
 8011ccc:	0003fffc 	.word	0x0003fffc
 8011cd0:	2400d3b8 	.word	0x2400d3b8
  for(uint16_t i = 0; i < full_words; i++) {
 8011cd4:	08a1      	lsrs	r1, r4, #2
        read_fifo_packet(rhport, xfer->buffer, bcnt);
 8011cd6:	f85a 300b 	ldr.w	r3, [sl, fp]
  for(uint16_t i = 0; i < full_words; i++) {
 8011cda:	f000 80c8 	beq.w	8011e6e <dcd_int_handler+0x6f6>
 8011cde:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    uint32_t tmp = *rx_fifo;
 8011ce2:	f8d9 2000 	ldr.w	r2, [r9]
    dst[0] = tmp & 0x000000FF;
 8011ce6:	f843 2b04 	str.w	r2, [r3], #4
  for(uint16_t i = 0; i < full_words; i++) {
 8011cea:	428b      	cmp	r3, r1
 8011cec:	d1f9      	bne.n	8011ce2 <dcd_int_handler+0x56a>
  if(bytes_rem != 0) {
 8011cee:	f014 0203 	ands.w	r2, r4, #3
  uint8_t bytes_rem = len & 0x03;
 8011cf2:	b2e0      	uxtb	r0, r4
  if(bytes_rem != 0) {
 8011cf4:	d009      	beq.n	8011d0a <dcd_int_handler+0x592>
    uint32_t tmp = *rx_fifo;
 8011cf6:	f8d9 3000 	ldr.w	r3, [r9]
    if(bytes_rem > 1) {
 8011cfa:	0780      	lsls	r0, r0, #30
    dst[0] = tmp & 0x000000FF;
 8011cfc:	700b      	strb	r3, [r1, #0]
    if(bytes_rem > 1) {
 8011cfe:	d501      	bpl.n	8011d04 <dcd_int_handler+0x58c>
      dst[1] = (tmp & 0x0000FF00) >> 8;
 8011d00:	0a18      	lsrs	r0, r3, #8
 8011d02:	7048      	strb	r0, [r1, #1]
    if(bytes_rem > 2) {
 8011d04:	2a03      	cmp	r2, #3
 8011d06:	f000 809d 	beq.w	8011e44 <dcd_int_handler+0x6cc>
        xfer->buffer += bcnt;
 8011d0a:	f85a 300b 	ldr.w	r3, [sl, fp]
 8011d0e:	4423      	add	r3, r4
 8011d10:	f84a 300b 	str.w	r3, [sl, fp]
 8011d14:	e5d1      	b.n	80118ba <dcd_int_handler+0x142>
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8011d16:	2300      	movs	r3, #0
 8011d18:	9a01      	ldr	r2, [sp, #4]
  dcd_event_handler(&event, in_isr);
 8011d1a:	a805      	add	r0, sp, #20
 8011d1c:	2101      	movs	r1, #1
  dcd_event_t event = { .rhport = rhport, .event_id = eid };
 8011d1e:	9307      	str	r3, [sp, #28]
 8011d20:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8011d24:	2302      	movs	r3, #2
 8011d26:	f88d 2014 	strb.w	r2, [sp, #20]
 8011d2a:	f88d 3015 	strb.w	r3, [sp, #21]
  dcd_event_handler(&event, in_isr);
 8011d2e:	f7fe fd89 	bl	8010844 <dcd_event_handler>
    usb_otg->GOTGINT = otg_int;
 8011d32:	4b57      	ldr	r3, [pc, #348]	; (8011e90 <dcd_int_handler+0x718>)
 8011d34:	605c      	str	r4, [r3, #4]
 8011d36:	e56d      	b.n	8011814 <dcd_int_handler+0x9c>
    else if ( SystemCoreClock >= 27500000U )
 8011d38:	4956      	ldr	r1, [pc, #344]	; (8011e94 <dcd_int_handler+0x71c>)
 8011d3a:	428b      	cmp	r3, r1
 8011d3c:	d87d      	bhi.n	8011e3a <dcd_int_handler+0x6c2>
    else if ( SystemCoreClock >= 24000000U )
 8011d3e:	4956      	ldr	r1, [pc, #344]	; (8011e98 <dcd_int_handler+0x720>)
 8011d40:	428b      	cmp	r3, r1
 8011d42:	f4bf ad3b 	bcs.w	80117bc <dcd_int_handler+0x44>
    else if ( SystemCoreClock >= 21800000U )
 8011d46:	4a55      	ldr	r2, [pc, #340]	; (8011e9c <dcd_int_handler+0x724>)
 8011d48:	4293      	cmp	r3, r2
 8011d4a:	f200 8092 	bhi.w	8011e72 <dcd_int_handler+0x6fa>
    else if ( SystemCoreClock >= 20000000U )
 8011d4e:	f5a2 12db 	sub.w	r2, r2, #1794048	; 0x1b6000
 8011d52:	f5a2 52ba 	sub.w	r2, r2, #5952	; 0x1740
 8011d56:	4293      	cmp	r3, r2
 8011d58:	f200 808e 	bhi.w	8011e78 <dcd_int_handler+0x700>
    else if ( SystemCoreClock >= 18500000U )
 8011d5c:	f5a2 12b7 	sub.w	r2, r2, #1499136	; 0x16e000
 8011d60:	f5a2 7258 	sub.w	r2, r2, #864	; 0x360
 8011d64:	4293      	cmp	r3, r2
 8011d66:	f200 808a 	bhi.w	8011e7e <dcd_int_handler+0x706>
    else if ( SystemCoreClock >= 17200000U )
 8011d6a:	4a4d      	ldr	r2, [pc, #308]	; (8011ea0 <dcd_int_handler+0x728>)
 8011d6c:	4293      	cmp	r3, r2
 8011d6e:	f080 8089 	bcs.w	8011e84 <dcd_int_handler+0x70c>
    else if ( SystemCoreClock >= 16000000U )
 8011d72:	4a4c      	ldr	r2, [pc, #304]	; (8011ea4 <dcd_int_handler+0x72c>)
 8011d74:	4293      	cmp	r3, r2
 8011d76:	f080 8088 	bcs.w	8011e8a <dcd_int_handler+0x712>
    else if ( SystemCoreClock >= 15000000U )
 8011d7a:	4a4b      	ldr	r2, [pc, #300]	; (8011ea8 <dcd_int_handler+0x730>)
 8011d7c:	4293      	cmp	r3, r2
 8011d7e:	bf2c      	ite	cs
 8011d80:	f44f 5260 	movcs.w	r2, #14336	; 0x3800
 8011d84:	f44f 5270 	movcc.w	r2, #15360	; 0x3c00
 8011d88:	e518      	b.n	80117bc <dcd_int_handler+0x44>
 8011d8a:	9a02      	ldr	r2, [sp, #8]
    ep0_pending[dir] -= total_bytes;
 8011d8c:	4947      	ldr	r1, [pc, #284]	; (8011eac <dcd_int_handler+0x734>)
 8011d8e:	8952      	ldrh	r2, [r2, #10]
 8011d90:	429a      	cmp	r2, r3
 8011d92:	bf28      	it	cs
 8011d94:	461a      	movcs	r2, r3
 8011d96:	1a9b      	subs	r3, r3, r2
 8011d98:	800b      	strh	r3, [r1, #0]
    out_ep[epnum].DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT_Msk | USB_OTG_DOEPTSIZ_XFRSIZ);
 8011d9a:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011d9e:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8011da2:	f8ca 3010 	str.w	r3, [sl, #16]
    out_ep[epnum].DOEPTSIZ |= (num_packets << USB_OTG_DOEPTSIZ_PKTCNT_Pos) |
 8011da6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8011daa:	431a      	orrs	r2, r3
 8011dac:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8011db0:	f8ca 2010 	str.w	r2, [sl, #16]
    out_ep[epnum].DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_CNAK;
 8011db4:	f8da 3000 	ldr.w	r3, [sl]
 8011db8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011dbc:	f8ca 3000 	str.w	r3, [sl]
    if ((out_ep[epnum].DOEPCTL & USB_OTG_DOEPCTL_EPTYP) == USB_OTG_DOEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011dc0:	f8da 3000 	ldr.w	r3, [sl]
 8011dc4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8011dc8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011dcc:	f47f af3e 	bne.w	8011c4c <dcd_int_handler+0x4d4>
 8011dd0:	9b02      	ldr	r3, [sp, #8]
 8011dd2:	7b1b      	ldrb	r3, [r3, #12]
 8011dd4:	2b01      	cmp	r3, #1
 8011dd6:	f47f af39 	bne.w	8011c4c <dcd_int_handler+0x4d4>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011dda:	f8db 3008 	ldr.w	r3, [fp, #8]
      out_ep[epnum].DOEPCTL |= (odd_frame_now ? USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DOEPCTL_SODDFRM_Msk);
 8011dde:	f413 7f80 	tst.w	r3, #256	; 0x100
 8011de2:	f8da 3000 	ldr.w	r3, [sl]
 8011de6:	bf14      	ite	ne
 8011de8:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011dec:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011df0:	4313      	orrs	r3, r2
 8011df2:	f8ca 3000 	str.w	r3, [sl]
 8011df6:	e729      	b.n	8011c4c <dcd_int_handler+0x4d4>
 8011df8:	9902      	ldr	r1, [sp, #8]
 8011dfa:	8b49      	ldrh	r1, [r1, #26]
 8011dfc:	4299      	cmp	r1, r3
 8011dfe:	bf28      	it	cs
 8011e00:	4619      	movcs	r1, r3
    ep0_pending[dir] -= total_bytes;
 8011e02:	1a5b      	subs	r3, r3, r1
 8011e04:	8053      	strh	r3, [r2, #2]
    in_ep[epnum].DIEPTSIZ = (num_packets << USB_OTG_DIEPTSIZ_PKTCNT_Pos) |
 8011e06:	f441 2300 	orr.w	r3, r1, #524288	; 0x80000
 8011e0a:	4a29      	ldr	r2, [pc, #164]	; (8011eb0 <dcd_int_handler+0x738>)
 8011e0c:	6113      	str	r3, [r2, #16]
    in_ep[epnum].DIEPCTL |= USB_OTG_DIEPCTL_EPENA | USB_OTG_DIEPCTL_CNAK;
 8011e0e:	6813      	ldr	r3, [r2, #0]
 8011e10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011e14:	6013      	str	r3, [r2, #0]
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011e16:	6813      	ldr	r3, [r2, #0]
 8011e18:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8011e1c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8011e20:	d013      	beq.n	8011e4a <dcd_int_handler+0x6d2>
    if(total_bytes != 0) {
 8011e22:	b129      	cbz	r1, 8011e30 <dcd_int_handler+0x6b8>
      dev->DIEPEMPMSK |= (1 << epnum);
 8011e24:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8011e28:	f043 0301 	orr.w	r3, r3, #1
 8011e2c:	f8c8 3034 	str.w	r3, [r8, #52]	; 0x34
      if ( (in_ep[n].DIEPINT & USB_OTG_DIEPINT_TXFE) && (dev->DIEPEMPMSK & (1 << n)) )
 8011e30:	68b3      	ldr	r3, [r6, #8]
 8011e32:	061b      	lsls	r3, r3, #24
 8011e34:	f53f ae84 	bmi.w	8011b40 <dcd_int_handler+0x3c8>
 8011e38:	e651      	b.n	8011ade <dcd_int_handler+0x366>
 8011e3a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8011e3e:	e4bd      	b.n	80117bc <dcd_int_handler+0x44>
  for(uint16_t i = 0; i < full_words; i++){
 8011e40:	4660      	mov	r0, ip
 8011e42:	e6b6      	b.n	8011bb2 <dcd_int_handler+0x43a>
      dst[2] = (tmp & 0x00FF0000) >> 16;
 8011e44:	0c1b      	lsrs	r3, r3, #16
 8011e46:	708b      	strb	r3, [r1, #2]
 8011e48:	e75f      	b.n	8011d0a <dcd_int_handler+0x592>
    if ((in_ep[epnum].DIEPCTL & USB_OTG_DIEPCTL_EPTYP) == USB_OTG_DIEPCTL_EPTYP_0 && (XFER_CTL_BASE(epnum, dir))->interval == 1)
 8011e4a:	9b02      	ldr	r3, [sp, #8]
 8011e4c:	7f1b      	ldrb	r3, [r3, #28]
 8011e4e:	2b01      	cmp	r3, #1
 8011e50:	d1e7      	bne.n	8011e22 <dcd_int_handler+0x6aa>
      uint32_t const odd_frame_now = (dev->DSTS & (1u << USB_OTG_DSTS_FNSOF_Pos));
 8011e52:	f8d8 3008 	ldr.w	r3, [r8, #8]
      in_ep[epnum].DIEPCTL |= (odd_frame_now ? USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk : USB_OTG_DIEPCTL_SODDFRM_Msk);
 8011e56:	4610      	mov	r0, r2
 8011e58:	f413 7f80 	tst.w	r3, #256	; 0x100
 8011e5c:	6813      	ldr	r3, [r2, #0]
 8011e5e:	bf14      	ite	ne
 8011e60:	f04f 5280 	movne.w	r2, #268435456	; 0x10000000
 8011e64:	f04f 5200 	moveq.w	r2, #536870912	; 0x20000000
 8011e68:	4313      	orrs	r3, r2
 8011e6a:	6003      	str	r3, [r0, #0]
 8011e6c:	e7d9      	b.n	8011e22 <dcd_int_handler+0x6aa>
  for(uint16_t i = 0; i < full_words; i++) {
 8011e6e:	4619      	mov	r1, r3
 8011e70:	e73d      	b.n	8011cee <dcd_int_handler+0x576>
 8011e72:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8011e76:	e4a1      	b.n	80117bc <dcd_int_handler+0x44>
 8011e78:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 8011e7c:	e49e      	b.n	80117bc <dcd_int_handler+0x44>
 8011e7e:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8011e82:	e49b      	b.n	80117bc <dcd_int_handler+0x44>
 8011e84:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8011e88:	e498      	b.n	80117bc <dcd_int_handler+0x44>
 8011e8a:	f44f 5250 	mov.w	r2, #13312	; 0x3400
 8011e8e:	e495      	b.n	80117bc <dcd_int_handler+0x44>
 8011e90:	40080000 	.word	0x40080000
 8011e94:	01a39ddf 	.word	0x01a39ddf
 8011e98:	016e3600 	.word	0x016e3600
 8011e9c:	014ca43f 	.word	0x014ca43f
 8011ea0:	01067380 	.word	0x01067380
 8011ea4:	00f42400 	.word	0x00f42400
 8011ea8:	00e4e1c0 	.word	0x00e4e1c0
 8011eac:	2400d3c0 	.word	0x2400d3c0
 8011eb0:	40080900 	.word	0x40080900

08011eb4 <tusb_init>:
//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+

bool tusb_init(void)
{
 8011eb4:	b508      	push	{r3, lr}
#if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
  // init device stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 8011eb6:	2000      	movs	r0, #0
 8011eb8:	f7fe f83c 	bl	800ff34 <tud_init>
 8011ebc:	b100      	cbz	r0, 8011ec0 <tusb_init+0xc>
  // init host stack CFG_TUSB_RHPORTx_MODE must be defined
  TU_ASSERT( tuh_init(TUH_OPT_RHPORT) );
#endif

  return true;
}
 8011ebe:	bd08      	pop	{r3, pc}
  TU_ASSERT ( tud_init(TUD_OPT_RHPORT) );
 8011ec0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011ec4:	f8d3 3df0 	ldr.w	r3, [r3, #3568]	; 0xdf0
 8011ec8:	07db      	lsls	r3, r3, #31
 8011eca:	d5f8      	bpl.n	8011ebe <tusb_init+0xa>
 8011ecc:	be00      	bkpt	0x0000
}
 8011ece:	bd08      	pop	{r3, pc}

08011ed0 <tu_edpt_claim>:
bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex)
{
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011ed0:	7803      	ldrb	r3, [r0, #0]
 8011ed2:	f013 0301 	ands.w	r3, r3, #1
 8011ed6:	d110      	bne.n	8011efa <tu_edpt_claim+0x2a>
 8011ed8:	7802      	ldrb	r2, [r0, #0]
 8011eda:	0751      	lsls	r1, r2, #29
 8011edc:	d40b      	bmi.n	8011ef6 <tu_edpt_claim+0x26>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 8011ede:	7803      	ldrb	r3, [r0, #0]
 8011ee0:	f013 0301 	ands.w	r3, r3, #1
 8011ee4:	d109      	bne.n	8011efa <tu_edpt_claim+0x2a>
 8011ee6:	7802      	ldrb	r2, [r0, #0]
 8011ee8:	0752      	lsls	r2, r2, #29
 8011eea:	d404      	bmi.n	8011ef6 <tu_edpt_claim+0x26>
  if (available)
  {
    ep_state->claimed = 1;
 8011eec:	7802      	ldrb	r2, [r0, #0]
 8011eee:	2301      	movs	r3, #1
 8011ef0:	f042 0204 	orr.w	r2, r2, #4
 8011ef4:	7002      	strb	r2, [r0, #0]
  }

  (void) osal_mutex_unlock(mutex);

  return available;
}
 8011ef6:	4618      	mov	r0, r3
 8011ef8:	4770      	bx	lr
  TU_VERIFY((ep_state->busy == 0) && (ep_state->claimed == 0));
 8011efa:	2300      	movs	r3, #0
}
 8011efc:	4618      	mov	r0, r3
 8011efe:	4770      	bx	lr

08011f00 <tu_edpt_release>:
  (void) mutex;

  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011f00:	7803      	ldrb	r3, [r0, #0]
 8011f02:	f3c3 0280 	ubfx	r2, r3, #2, #1
 8011f06:	075b      	lsls	r3, r3, #29
 8011f08:	d401      	bmi.n	8011f0e <tu_edpt_release+0xe>
  }

  (void) osal_mutex_unlock(mutex);

  return ret;
}
 8011f0a:	4610      	mov	r0, r2
 8011f0c:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011f0e:	7803      	ldrb	r3, [r0, #0]
 8011f10:	f013 0101 	ands.w	r1, r3, #1
 8011f14:	d105      	bne.n	8011f22 <tu_edpt_release+0x22>
    ep_state->claimed = 0;
 8011f16:	7803      	ldrb	r3, [r0, #0]
 8011f18:	f361 0382 	bfi	r3, r1, #2, #1
 8011f1c:	7003      	strb	r3, [r0, #0]
}
 8011f1e:	4610      	mov	r0, r2
 8011f20:	4770      	bx	lr
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 8011f22:	2200      	movs	r2, #0
}
 8011f24:	4610      	mov	r0, r2
 8011f26:	4770      	bx	lr

08011f28 <tu_edpt_validate>:
bool tu_edpt_validate(tusb_desc_endpoint_t const * desc_ep, tusb_speed_t speed)
{
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer)
 8011f28:	78c3      	ldrb	r3, [r0, #3]
  return (uint8_t)(num | (dir ? TUSB_DIR_IN_MASK : 0));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep)
{
  return tu_le16toh(desc_ep->wMaxPacketSize) & TU_GENMASK(10, 0);
 8011f2a:	8882      	ldrh	r2, [r0, #4]
 8011f2c:	f003 0003 	and.w	r0, r3, #3
 8011f30:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8011f34:	2802      	cmp	r0, #2
 8011f36:	d005      	beq.n	8011f44 <tu_edpt_validate+0x1c>
 8011f38:	2803      	cmp	r0, #3
 8011f3a:	d01b      	beq.n	8011f74 <tu_edpt_validate+0x4c>
 8011f3c:	2801      	cmp	r0, #1
 8011f3e:	d007      	beq.n	8011f50 <tu_edpt_validate+0x28>
 8011f40:	2000      	movs	r0, #0
 8011f42:	4770      	bx	lr
      TU_ASSERT(max_packet_size <= spec_size);
    }
    break;

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH)
 8011f44:	2902      	cmp	r1, #2
 8011f46:	d01e      	beq.n	8011f86 <tu_edpt_validate+0x5e>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
      }else
      {
        // TODO Bulk fullspeed can only be 8, 16, 32, 64
        TU_ASSERT(max_packet_size <= 64);
 8011f48:	2a40      	cmp	r2, #64	; 0x40
 8011f4a:	d809      	bhi.n	8011f60 <tu_edpt_validate+0x38>
    break;

    default: return false;
  }

  return true;
 8011f4c:	2001      	movs	r0, #1
}
 8011f4e:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 8011f50:	2902      	cmp	r1, #2
 8011f52:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8011f56:	bf08      	it	eq
 8011f58:	f44f 6380 	moveq.w	r3, #1024	; 0x400
      TU_ASSERT(max_packet_size <= spec_size);
 8011f5c:	4293      	cmp	r3, r2
 8011f5e:	d2f6      	bcs.n	8011f4e <tu_edpt_validate+0x26>
      TU_ASSERT(max_packet_size <= spec_size);
 8011f60:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8011f64:	f8d3 0df0 	ldr.w	r0, [r3, #3568]	; 0xdf0
 8011f68:	f010 0001 	ands.w	r0, r0, #1
 8011f6c:	d0ef      	beq.n	8011f4e <tu_edpt_validate+0x26>
 8011f6e:	be00      	bkpt	0x0000
 8011f70:	2000      	movs	r0, #0
 8011f72:	4770      	bx	lr
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 8011f74:	2902      	cmp	r1, #2
 8011f76:	bf0c      	ite	eq
 8011f78:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011f7c:	2340      	movne	r3, #64	; 0x40
      TU_ASSERT(max_packet_size <= spec_size);
 8011f7e:	4293      	cmp	r3, r2
 8011f80:	d3ee      	bcc.n	8011f60 <tu_edpt_validate+0x38>
  return true;
 8011f82:	2001      	movs	r0, #1
 8011f84:	e7e3      	b.n	8011f4e <tu_edpt_validate+0x26>
        TU_ASSERT(max_packet_size == 512);
 8011f86:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8011f8a:	d0df      	beq.n	8011f4c <tu_edpt_validate+0x24>
 8011f8c:	e7e8      	b.n	8011f60 <tu_edpt_validate+0x38>
 8011f8e:	bf00      	nop

08011f90 <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len, uint8_t driver_id)
{
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
  uint8_t const* desc_end = p_desc + desc_len;
 8011f90:	440a      	add	r2, r1

  while( p_desc < desc_end )
 8011f92:	4291      	cmp	r1, r2
 8011f94:	d226      	bcs.n	8011fe4 <tu_edpt_bind_driver+0x54>
  {
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011f96:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011f9a:	f1bc 0f05 	cmp.w	ip, #5
 8011f9e:	d005      	beq.n	8011fac <tu_edpt_bind_driver+0x1c>

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc)
{
  uint8_t const* desc8 = (uint8_t const*) desc;
  return desc8 + desc8[DESC_OFFSET_LEN];
 8011fa0:	f891 c000 	ldrb.w	ip, [r1]
 8011fa4:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011fa6:	428a      	cmp	r2, r1
 8011fa8:	d8f5      	bhi.n	8011f96 <tu_edpt_bind_driver+0x6>
 8011faa:	4770      	bx	lr
{
 8011fac:	b500      	push	{lr}
    {
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 8011fae:	f891 c002 	ldrb.w	ip, [r1, #2]

      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 8011fb2:	f00c 0e7f 	and.w	lr, ip, #127	; 0x7f
 8011fb6:	ea4f 1cdc 	mov.w	ip, ip, lsr #7
 8011fba:	eb00 0e4e 	add.w	lr, r0, lr, lsl #1
 8011fbe:	f80e 300c 	strb.w	r3, [lr, ip]
 8011fc2:	f891 c000 	ldrb.w	ip, [r1]
 8011fc6:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011fc8:	428a      	cmp	r2, r1
 8011fca:	d909      	bls.n	8011fe0 <tu_edpt_bind_driver+0x50>
    if ( TUSB_DESC_ENDPOINT == tu_desc_type(p_desc) )
 8011fcc:	f891 c001 	ldrb.w	ip, [r1, #1]
 8011fd0:	f1bc 0f05 	cmp.w	ip, #5
 8011fd4:	d0eb      	beq.n	8011fae <tu_edpt_bind_driver+0x1e>
 8011fd6:	f891 c000 	ldrb.w	ip, [r1]
 8011fda:	4461      	add	r1, ip
  while( p_desc < desc_end )
 8011fdc:	428a      	cmp	r2, r1
 8011fde:	d8f5      	bhi.n	8011fcc <tu_edpt_bind_driver+0x3c>
    }

    p_desc = tu_desc_next(p_desc);
  }
}
 8011fe0:	f85d fb04 	ldr.w	pc, [sp], #4
 8011fe4:	4770      	bx	lr
 8011fe6:	bf00      	nop

08011fe8 <__assert_func>:
 8011fe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011fea:	4614      	mov	r4, r2
 8011fec:	461a      	mov	r2, r3
 8011fee:	4b09      	ldr	r3, [pc, #36]	; (8012014 <__assert_func+0x2c>)
 8011ff0:	681b      	ldr	r3, [r3, #0]
 8011ff2:	4605      	mov	r5, r0
 8011ff4:	68d8      	ldr	r0, [r3, #12]
 8011ff6:	b14c      	cbz	r4, 801200c <__assert_func+0x24>
 8011ff8:	4b07      	ldr	r3, [pc, #28]	; (8012018 <__assert_func+0x30>)
 8011ffa:	9100      	str	r1, [sp, #0]
 8011ffc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012000:	4906      	ldr	r1, [pc, #24]	; (801201c <__assert_func+0x34>)
 8012002:	462b      	mov	r3, r5
 8012004:	f000 fda8 	bl	8012b58 <fiprintf>
 8012008:	f000 ff3a 	bl	8012e80 <abort>
 801200c:	4b04      	ldr	r3, [pc, #16]	; (8012020 <__assert_func+0x38>)
 801200e:	461c      	mov	r4, r3
 8012010:	e7f3      	b.n	8011ffa <__assert_func+0x12>
 8012012:	bf00      	nop
 8012014:	240003ac 	.word	0x240003ac
 8012018:	08019508 	.word	0x08019508
 801201c:	08019515 	.word	0x08019515
 8012020:	08019543 	.word	0x08019543

08012024 <atoi>:
 8012024:	220a      	movs	r2, #10
 8012026:	2100      	movs	r1, #0
 8012028:	f000 b8c0 	b.w	80121ac <strtol>

0801202c <rand>:
 801202c:	4b16      	ldr	r3, [pc, #88]	; (8012088 <rand+0x5c>)
 801202e:	b510      	push	{r4, lr}
 8012030:	681c      	ldr	r4, [r3, #0]
 8012032:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8012034:	b9b3      	cbnz	r3, 8012064 <rand+0x38>
 8012036:	2018      	movs	r0, #24
 8012038:	f001 fd6a 	bl	8013b10 <malloc>
 801203c:	4602      	mov	r2, r0
 801203e:	6320      	str	r0, [r4, #48]	; 0x30
 8012040:	b920      	cbnz	r0, 801204c <rand+0x20>
 8012042:	4b12      	ldr	r3, [pc, #72]	; (801208c <rand+0x60>)
 8012044:	4812      	ldr	r0, [pc, #72]	; (8012090 <rand+0x64>)
 8012046:	2152      	movs	r1, #82	; 0x52
 8012048:	f7ff ffce 	bl	8011fe8 <__assert_func>
 801204c:	4911      	ldr	r1, [pc, #68]	; (8012094 <rand+0x68>)
 801204e:	4b12      	ldr	r3, [pc, #72]	; (8012098 <rand+0x6c>)
 8012050:	e9c0 1300 	strd	r1, r3, [r0]
 8012054:	4b11      	ldr	r3, [pc, #68]	; (801209c <rand+0x70>)
 8012056:	6083      	str	r3, [r0, #8]
 8012058:	230b      	movs	r3, #11
 801205a:	8183      	strh	r3, [r0, #12]
 801205c:	2100      	movs	r1, #0
 801205e:	2001      	movs	r0, #1
 8012060:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8012064:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8012066:	480e      	ldr	r0, [pc, #56]	; (80120a0 <rand+0x74>)
 8012068:	690b      	ldr	r3, [r1, #16]
 801206a:	694c      	ldr	r4, [r1, #20]
 801206c:	4a0d      	ldr	r2, [pc, #52]	; (80120a4 <rand+0x78>)
 801206e:	4358      	muls	r0, r3
 8012070:	fb02 0004 	mla	r0, r2, r4, r0
 8012074:	fba3 3202 	umull	r3, r2, r3, r2
 8012078:	3301      	adds	r3, #1
 801207a:	eb40 0002 	adc.w	r0, r0, r2
 801207e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8012082:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8012086:	bd10      	pop	{r4, pc}
 8012088:	240003ac 	.word	0x240003ac
 801208c:	08019544 	.word	0x08019544
 8012090:	0801955b 	.word	0x0801955b
 8012094:	abcd330e 	.word	0xabcd330e
 8012098:	e66d1234 	.word	0xe66d1234
 801209c:	0005deec 	.word	0x0005deec
 80120a0:	5851f42d 	.word	0x5851f42d
 80120a4:	4c957f2d 	.word	0x4c957f2d

080120a8 <_strtol_l.constprop.0>:
 80120a8:	2b01      	cmp	r3, #1
 80120aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80120ae:	d001      	beq.n	80120b4 <_strtol_l.constprop.0+0xc>
 80120b0:	2b24      	cmp	r3, #36	; 0x24
 80120b2:	d906      	bls.n	80120c2 <_strtol_l.constprop.0+0x1a>
 80120b4:	f000 fea2 	bl	8012dfc <__errno>
 80120b8:	2316      	movs	r3, #22
 80120ba:	6003      	str	r3, [r0, #0]
 80120bc:	2000      	movs	r0, #0
 80120be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80120c2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80121a8 <_strtol_l.constprop.0+0x100>
 80120c6:	460d      	mov	r5, r1
 80120c8:	462e      	mov	r6, r5
 80120ca:	f815 4b01 	ldrb.w	r4, [r5], #1
 80120ce:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80120d2:	f017 0708 	ands.w	r7, r7, #8
 80120d6:	d1f7      	bne.n	80120c8 <_strtol_l.constprop.0+0x20>
 80120d8:	2c2d      	cmp	r4, #45	; 0x2d
 80120da:	d132      	bne.n	8012142 <_strtol_l.constprop.0+0x9a>
 80120dc:	782c      	ldrb	r4, [r5, #0]
 80120de:	2701      	movs	r7, #1
 80120e0:	1cb5      	adds	r5, r6, #2
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d05b      	beq.n	801219e <_strtol_l.constprop.0+0xf6>
 80120e6:	2b10      	cmp	r3, #16
 80120e8:	d109      	bne.n	80120fe <_strtol_l.constprop.0+0x56>
 80120ea:	2c30      	cmp	r4, #48	; 0x30
 80120ec:	d107      	bne.n	80120fe <_strtol_l.constprop.0+0x56>
 80120ee:	782c      	ldrb	r4, [r5, #0]
 80120f0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80120f4:	2c58      	cmp	r4, #88	; 0x58
 80120f6:	d14d      	bne.n	8012194 <_strtol_l.constprop.0+0xec>
 80120f8:	786c      	ldrb	r4, [r5, #1]
 80120fa:	2310      	movs	r3, #16
 80120fc:	3502      	adds	r5, #2
 80120fe:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8012102:	f108 38ff 	add.w	r8, r8, #4294967295
 8012106:	f04f 0e00 	mov.w	lr, #0
 801210a:	fbb8 f9f3 	udiv	r9, r8, r3
 801210e:	4676      	mov	r6, lr
 8012110:	fb03 8a19 	mls	sl, r3, r9, r8
 8012114:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8012118:	f1bc 0f09 	cmp.w	ip, #9
 801211c:	d816      	bhi.n	801214c <_strtol_l.constprop.0+0xa4>
 801211e:	4664      	mov	r4, ip
 8012120:	42a3      	cmp	r3, r4
 8012122:	dd24      	ble.n	801216e <_strtol_l.constprop.0+0xc6>
 8012124:	f1be 3fff 	cmp.w	lr, #4294967295
 8012128:	d008      	beq.n	801213c <_strtol_l.constprop.0+0x94>
 801212a:	45b1      	cmp	r9, r6
 801212c:	d31c      	bcc.n	8012168 <_strtol_l.constprop.0+0xc0>
 801212e:	d101      	bne.n	8012134 <_strtol_l.constprop.0+0x8c>
 8012130:	45a2      	cmp	sl, r4
 8012132:	db19      	blt.n	8012168 <_strtol_l.constprop.0+0xc0>
 8012134:	fb06 4603 	mla	r6, r6, r3, r4
 8012138:	f04f 0e01 	mov.w	lr, #1
 801213c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012140:	e7e8      	b.n	8012114 <_strtol_l.constprop.0+0x6c>
 8012142:	2c2b      	cmp	r4, #43	; 0x2b
 8012144:	bf04      	itt	eq
 8012146:	782c      	ldrbeq	r4, [r5, #0]
 8012148:	1cb5      	addeq	r5, r6, #2
 801214a:	e7ca      	b.n	80120e2 <_strtol_l.constprop.0+0x3a>
 801214c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8012150:	f1bc 0f19 	cmp.w	ip, #25
 8012154:	d801      	bhi.n	801215a <_strtol_l.constprop.0+0xb2>
 8012156:	3c37      	subs	r4, #55	; 0x37
 8012158:	e7e2      	b.n	8012120 <_strtol_l.constprop.0+0x78>
 801215a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801215e:	f1bc 0f19 	cmp.w	ip, #25
 8012162:	d804      	bhi.n	801216e <_strtol_l.constprop.0+0xc6>
 8012164:	3c57      	subs	r4, #87	; 0x57
 8012166:	e7db      	b.n	8012120 <_strtol_l.constprop.0+0x78>
 8012168:	f04f 3eff 	mov.w	lr, #4294967295
 801216c:	e7e6      	b.n	801213c <_strtol_l.constprop.0+0x94>
 801216e:	f1be 3fff 	cmp.w	lr, #4294967295
 8012172:	d105      	bne.n	8012180 <_strtol_l.constprop.0+0xd8>
 8012174:	2322      	movs	r3, #34	; 0x22
 8012176:	6003      	str	r3, [r0, #0]
 8012178:	4646      	mov	r6, r8
 801217a:	b942      	cbnz	r2, 801218e <_strtol_l.constprop.0+0xe6>
 801217c:	4630      	mov	r0, r6
 801217e:	e79e      	b.n	80120be <_strtol_l.constprop.0+0x16>
 8012180:	b107      	cbz	r7, 8012184 <_strtol_l.constprop.0+0xdc>
 8012182:	4276      	negs	r6, r6
 8012184:	2a00      	cmp	r2, #0
 8012186:	d0f9      	beq.n	801217c <_strtol_l.constprop.0+0xd4>
 8012188:	f1be 0f00 	cmp.w	lr, #0
 801218c:	d000      	beq.n	8012190 <_strtol_l.constprop.0+0xe8>
 801218e:	1e69      	subs	r1, r5, #1
 8012190:	6011      	str	r1, [r2, #0]
 8012192:	e7f3      	b.n	801217c <_strtol_l.constprop.0+0xd4>
 8012194:	2430      	movs	r4, #48	; 0x30
 8012196:	2b00      	cmp	r3, #0
 8012198:	d1b1      	bne.n	80120fe <_strtol_l.constprop.0+0x56>
 801219a:	2308      	movs	r3, #8
 801219c:	e7af      	b.n	80120fe <_strtol_l.constprop.0+0x56>
 801219e:	2c30      	cmp	r4, #48	; 0x30
 80121a0:	d0a5      	beq.n	80120ee <_strtol_l.constprop.0+0x46>
 80121a2:	230a      	movs	r3, #10
 80121a4:	e7ab      	b.n	80120fe <_strtol_l.constprop.0+0x56>
 80121a6:	bf00      	nop
 80121a8:	080195b4 	.word	0x080195b4

080121ac <strtol>:
 80121ac:	4613      	mov	r3, r2
 80121ae:	460a      	mov	r2, r1
 80121b0:	4601      	mov	r1, r0
 80121b2:	4802      	ldr	r0, [pc, #8]	; (80121bc <strtol+0x10>)
 80121b4:	6800      	ldr	r0, [r0, #0]
 80121b6:	f7ff bf77 	b.w	80120a8 <_strtol_l.constprop.0>
 80121ba:	bf00      	nop
 80121bc:	240003ac 	.word	0x240003ac

080121c0 <__cvt>:
 80121c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121c2:	ed2d 8b02 	vpush	{d8}
 80121c6:	eeb0 8b40 	vmov.f64	d8, d0
 80121ca:	b085      	sub	sp, #20
 80121cc:	4617      	mov	r7, r2
 80121ce:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80121d0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80121d2:	ee18 2a90 	vmov	r2, s17
 80121d6:	f025 0520 	bic.w	r5, r5, #32
 80121da:	2a00      	cmp	r2, #0
 80121dc:	bfb6      	itet	lt
 80121de:	222d      	movlt	r2, #45	; 0x2d
 80121e0:	2200      	movge	r2, #0
 80121e2:	eeb1 8b40 	vneglt.f64	d8, d0
 80121e6:	2d46      	cmp	r5, #70	; 0x46
 80121e8:	460c      	mov	r4, r1
 80121ea:	701a      	strb	r2, [r3, #0]
 80121ec:	d004      	beq.n	80121f8 <__cvt+0x38>
 80121ee:	2d45      	cmp	r5, #69	; 0x45
 80121f0:	d100      	bne.n	80121f4 <__cvt+0x34>
 80121f2:	3401      	adds	r4, #1
 80121f4:	2102      	movs	r1, #2
 80121f6:	e000      	b.n	80121fa <__cvt+0x3a>
 80121f8:	2103      	movs	r1, #3
 80121fa:	ab03      	add	r3, sp, #12
 80121fc:	9301      	str	r3, [sp, #4]
 80121fe:	ab02      	add	r3, sp, #8
 8012200:	9300      	str	r3, [sp, #0]
 8012202:	4622      	mov	r2, r4
 8012204:	4633      	mov	r3, r6
 8012206:	eeb0 0b48 	vmov.f64	d0, d8
 801220a:	f000 fec9 	bl	8012fa0 <_dtoa_r>
 801220e:	2d47      	cmp	r5, #71	; 0x47
 8012210:	d101      	bne.n	8012216 <__cvt+0x56>
 8012212:	07fb      	lsls	r3, r7, #31
 8012214:	d51a      	bpl.n	801224c <__cvt+0x8c>
 8012216:	2d46      	cmp	r5, #70	; 0x46
 8012218:	eb00 0204 	add.w	r2, r0, r4
 801221c:	d10c      	bne.n	8012238 <__cvt+0x78>
 801221e:	7803      	ldrb	r3, [r0, #0]
 8012220:	2b30      	cmp	r3, #48	; 0x30
 8012222:	d107      	bne.n	8012234 <__cvt+0x74>
 8012224:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801222c:	bf1c      	itt	ne
 801222e:	f1c4 0401 	rsbne	r4, r4, #1
 8012232:	6034      	strne	r4, [r6, #0]
 8012234:	6833      	ldr	r3, [r6, #0]
 8012236:	441a      	add	r2, r3
 8012238:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801223c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012240:	bf08      	it	eq
 8012242:	9203      	streq	r2, [sp, #12]
 8012244:	2130      	movs	r1, #48	; 0x30
 8012246:	9b03      	ldr	r3, [sp, #12]
 8012248:	4293      	cmp	r3, r2
 801224a:	d307      	bcc.n	801225c <__cvt+0x9c>
 801224c:	9b03      	ldr	r3, [sp, #12]
 801224e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012250:	1a1b      	subs	r3, r3, r0
 8012252:	6013      	str	r3, [r2, #0]
 8012254:	b005      	add	sp, #20
 8012256:	ecbd 8b02 	vpop	{d8}
 801225a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801225c:	1c5c      	adds	r4, r3, #1
 801225e:	9403      	str	r4, [sp, #12]
 8012260:	7019      	strb	r1, [r3, #0]
 8012262:	e7f0      	b.n	8012246 <__cvt+0x86>

08012264 <__exponent>:
 8012264:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012266:	4603      	mov	r3, r0
 8012268:	2900      	cmp	r1, #0
 801226a:	bfb8      	it	lt
 801226c:	4249      	neglt	r1, r1
 801226e:	f803 2b02 	strb.w	r2, [r3], #2
 8012272:	bfb4      	ite	lt
 8012274:	222d      	movlt	r2, #45	; 0x2d
 8012276:	222b      	movge	r2, #43	; 0x2b
 8012278:	2909      	cmp	r1, #9
 801227a:	7042      	strb	r2, [r0, #1]
 801227c:	dd2a      	ble.n	80122d4 <__exponent+0x70>
 801227e:	f10d 0207 	add.w	r2, sp, #7
 8012282:	4617      	mov	r7, r2
 8012284:	260a      	movs	r6, #10
 8012286:	4694      	mov	ip, r2
 8012288:	fb91 f5f6 	sdiv	r5, r1, r6
 801228c:	fb06 1415 	mls	r4, r6, r5, r1
 8012290:	3430      	adds	r4, #48	; 0x30
 8012292:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8012296:	460c      	mov	r4, r1
 8012298:	2c63      	cmp	r4, #99	; 0x63
 801229a:	f102 32ff 	add.w	r2, r2, #4294967295
 801229e:	4629      	mov	r1, r5
 80122a0:	dcf1      	bgt.n	8012286 <__exponent+0x22>
 80122a2:	3130      	adds	r1, #48	; 0x30
 80122a4:	f1ac 0402 	sub.w	r4, ip, #2
 80122a8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80122ac:	1c41      	adds	r1, r0, #1
 80122ae:	4622      	mov	r2, r4
 80122b0:	42ba      	cmp	r2, r7
 80122b2:	d30a      	bcc.n	80122ca <__exponent+0x66>
 80122b4:	f10d 0209 	add.w	r2, sp, #9
 80122b8:	eba2 020c 	sub.w	r2, r2, ip
 80122bc:	42bc      	cmp	r4, r7
 80122be:	bf88      	it	hi
 80122c0:	2200      	movhi	r2, #0
 80122c2:	4413      	add	r3, r2
 80122c4:	1a18      	subs	r0, r3, r0
 80122c6:	b003      	add	sp, #12
 80122c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122ca:	f812 5b01 	ldrb.w	r5, [r2], #1
 80122ce:	f801 5f01 	strb.w	r5, [r1, #1]!
 80122d2:	e7ed      	b.n	80122b0 <__exponent+0x4c>
 80122d4:	2330      	movs	r3, #48	; 0x30
 80122d6:	3130      	adds	r1, #48	; 0x30
 80122d8:	7083      	strb	r3, [r0, #2]
 80122da:	70c1      	strb	r1, [r0, #3]
 80122dc:	1d03      	adds	r3, r0, #4
 80122de:	e7f1      	b.n	80122c4 <__exponent+0x60>

080122e0 <_printf_float>:
 80122e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122e4:	b08b      	sub	sp, #44	; 0x2c
 80122e6:	460c      	mov	r4, r1
 80122e8:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80122ec:	4616      	mov	r6, r2
 80122ee:	461f      	mov	r7, r3
 80122f0:	4605      	mov	r5, r0
 80122f2:	f000 fd39 	bl	8012d68 <_localeconv_r>
 80122f6:	f8d0 b000 	ldr.w	fp, [r0]
 80122fa:	4658      	mov	r0, fp
 80122fc:	f7ee f8a0 	bl	8000440 <strlen>
 8012300:	2300      	movs	r3, #0
 8012302:	9308      	str	r3, [sp, #32]
 8012304:	f8d8 3000 	ldr.w	r3, [r8]
 8012308:	f894 9018 	ldrb.w	r9, [r4, #24]
 801230c:	6822      	ldr	r2, [r4, #0]
 801230e:	3307      	adds	r3, #7
 8012310:	f023 0307 	bic.w	r3, r3, #7
 8012314:	f103 0108 	add.w	r1, r3, #8
 8012318:	f8c8 1000 	str.w	r1, [r8]
 801231c:	ed93 0b00 	vldr	d0, [r3]
 8012320:	ed9f 6b97 	vldr	d6, [pc, #604]	; 8012580 <_printf_float+0x2a0>
 8012324:	eeb0 7bc0 	vabs.f64	d7, d0
 8012328:	eeb4 7b46 	vcmp.f64	d7, d6
 801232c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012330:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 8012334:	4682      	mov	sl, r0
 8012336:	dd24      	ble.n	8012382 <_printf_float+0xa2>
 8012338:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801233c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012340:	d502      	bpl.n	8012348 <_printf_float+0x68>
 8012342:	232d      	movs	r3, #45	; 0x2d
 8012344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012348:	498f      	ldr	r1, [pc, #572]	; (8012588 <_printf_float+0x2a8>)
 801234a:	4b90      	ldr	r3, [pc, #576]	; (801258c <_printf_float+0x2ac>)
 801234c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8012350:	bf94      	ite	ls
 8012352:	4688      	movls	r8, r1
 8012354:	4698      	movhi	r8, r3
 8012356:	2303      	movs	r3, #3
 8012358:	6123      	str	r3, [r4, #16]
 801235a:	f022 0204 	bic.w	r2, r2, #4
 801235e:	2300      	movs	r3, #0
 8012360:	6022      	str	r2, [r4, #0]
 8012362:	9304      	str	r3, [sp, #16]
 8012364:	9700      	str	r7, [sp, #0]
 8012366:	4633      	mov	r3, r6
 8012368:	aa09      	add	r2, sp, #36	; 0x24
 801236a:	4621      	mov	r1, r4
 801236c:	4628      	mov	r0, r5
 801236e:	f000 f9d1 	bl	8012714 <_printf_common>
 8012372:	3001      	adds	r0, #1
 8012374:	f040 808a 	bne.w	801248c <_printf_float+0x1ac>
 8012378:	f04f 30ff 	mov.w	r0, #4294967295
 801237c:	b00b      	add	sp, #44	; 0x2c
 801237e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012382:	eeb4 0b40 	vcmp.f64	d0, d0
 8012386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801238a:	d709      	bvc.n	80123a0 <_printf_float+0xc0>
 801238c:	ee10 3a90 	vmov	r3, s1
 8012390:	2b00      	cmp	r3, #0
 8012392:	bfbc      	itt	lt
 8012394:	232d      	movlt	r3, #45	; 0x2d
 8012396:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801239a:	497d      	ldr	r1, [pc, #500]	; (8012590 <_printf_float+0x2b0>)
 801239c:	4b7d      	ldr	r3, [pc, #500]	; (8012594 <_printf_float+0x2b4>)
 801239e:	e7d5      	b.n	801234c <_printf_float+0x6c>
 80123a0:	6863      	ldr	r3, [r4, #4]
 80123a2:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80123a6:	9104      	str	r1, [sp, #16]
 80123a8:	1c59      	adds	r1, r3, #1
 80123aa:	d13c      	bne.n	8012426 <_printf_float+0x146>
 80123ac:	2306      	movs	r3, #6
 80123ae:	6063      	str	r3, [r4, #4]
 80123b0:	2300      	movs	r3, #0
 80123b2:	9303      	str	r3, [sp, #12]
 80123b4:	ab08      	add	r3, sp, #32
 80123b6:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80123ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80123be:	ab07      	add	r3, sp, #28
 80123c0:	6861      	ldr	r1, [r4, #4]
 80123c2:	9300      	str	r3, [sp, #0]
 80123c4:	6022      	str	r2, [r4, #0]
 80123c6:	f10d 031b 	add.w	r3, sp, #27
 80123ca:	4628      	mov	r0, r5
 80123cc:	f7ff fef8 	bl	80121c0 <__cvt>
 80123d0:	9b04      	ldr	r3, [sp, #16]
 80123d2:	9907      	ldr	r1, [sp, #28]
 80123d4:	2b47      	cmp	r3, #71	; 0x47
 80123d6:	4680      	mov	r8, r0
 80123d8:	d108      	bne.n	80123ec <_printf_float+0x10c>
 80123da:	1cc8      	adds	r0, r1, #3
 80123dc:	db02      	blt.n	80123e4 <_printf_float+0x104>
 80123de:	6863      	ldr	r3, [r4, #4]
 80123e0:	4299      	cmp	r1, r3
 80123e2:	dd41      	ble.n	8012468 <_printf_float+0x188>
 80123e4:	f1a9 0902 	sub.w	r9, r9, #2
 80123e8:	fa5f f989 	uxtb.w	r9, r9
 80123ec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80123f0:	d820      	bhi.n	8012434 <_printf_float+0x154>
 80123f2:	3901      	subs	r1, #1
 80123f4:	464a      	mov	r2, r9
 80123f6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80123fa:	9107      	str	r1, [sp, #28]
 80123fc:	f7ff ff32 	bl	8012264 <__exponent>
 8012400:	9a08      	ldr	r2, [sp, #32]
 8012402:	9004      	str	r0, [sp, #16]
 8012404:	1813      	adds	r3, r2, r0
 8012406:	2a01      	cmp	r2, #1
 8012408:	6123      	str	r3, [r4, #16]
 801240a:	dc02      	bgt.n	8012412 <_printf_float+0x132>
 801240c:	6822      	ldr	r2, [r4, #0]
 801240e:	07d2      	lsls	r2, r2, #31
 8012410:	d501      	bpl.n	8012416 <_printf_float+0x136>
 8012412:	3301      	adds	r3, #1
 8012414:	6123      	str	r3, [r4, #16]
 8012416:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801241a:	2b00      	cmp	r3, #0
 801241c:	d0a2      	beq.n	8012364 <_printf_float+0x84>
 801241e:	232d      	movs	r3, #45	; 0x2d
 8012420:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012424:	e79e      	b.n	8012364 <_printf_float+0x84>
 8012426:	9904      	ldr	r1, [sp, #16]
 8012428:	2947      	cmp	r1, #71	; 0x47
 801242a:	d1c1      	bne.n	80123b0 <_printf_float+0xd0>
 801242c:	2b00      	cmp	r3, #0
 801242e:	d1bf      	bne.n	80123b0 <_printf_float+0xd0>
 8012430:	2301      	movs	r3, #1
 8012432:	e7bc      	b.n	80123ae <_printf_float+0xce>
 8012434:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012438:	d118      	bne.n	801246c <_printf_float+0x18c>
 801243a:	2900      	cmp	r1, #0
 801243c:	6863      	ldr	r3, [r4, #4]
 801243e:	dd0b      	ble.n	8012458 <_printf_float+0x178>
 8012440:	6121      	str	r1, [r4, #16]
 8012442:	b913      	cbnz	r3, 801244a <_printf_float+0x16a>
 8012444:	6822      	ldr	r2, [r4, #0]
 8012446:	07d0      	lsls	r0, r2, #31
 8012448:	d502      	bpl.n	8012450 <_printf_float+0x170>
 801244a:	3301      	adds	r3, #1
 801244c:	440b      	add	r3, r1
 801244e:	6123      	str	r3, [r4, #16]
 8012450:	2300      	movs	r3, #0
 8012452:	65a1      	str	r1, [r4, #88]	; 0x58
 8012454:	9304      	str	r3, [sp, #16]
 8012456:	e7de      	b.n	8012416 <_printf_float+0x136>
 8012458:	b913      	cbnz	r3, 8012460 <_printf_float+0x180>
 801245a:	6822      	ldr	r2, [r4, #0]
 801245c:	07d2      	lsls	r2, r2, #31
 801245e:	d501      	bpl.n	8012464 <_printf_float+0x184>
 8012460:	3302      	adds	r3, #2
 8012462:	e7f4      	b.n	801244e <_printf_float+0x16e>
 8012464:	2301      	movs	r3, #1
 8012466:	e7f2      	b.n	801244e <_printf_float+0x16e>
 8012468:	f04f 0967 	mov.w	r9, #103	; 0x67
 801246c:	9b08      	ldr	r3, [sp, #32]
 801246e:	4299      	cmp	r1, r3
 8012470:	db05      	blt.n	801247e <_printf_float+0x19e>
 8012472:	6823      	ldr	r3, [r4, #0]
 8012474:	6121      	str	r1, [r4, #16]
 8012476:	07d8      	lsls	r0, r3, #31
 8012478:	d5ea      	bpl.n	8012450 <_printf_float+0x170>
 801247a:	1c4b      	adds	r3, r1, #1
 801247c:	e7e7      	b.n	801244e <_printf_float+0x16e>
 801247e:	2900      	cmp	r1, #0
 8012480:	bfd4      	ite	le
 8012482:	f1c1 0202 	rsble	r2, r1, #2
 8012486:	2201      	movgt	r2, #1
 8012488:	4413      	add	r3, r2
 801248a:	e7e0      	b.n	801244e <_printf_float+0x16e>
 801248c:	6823      	ldr	r3, [r4, #0]
 801248e:	055a      	lsls	r2, r3, #21
 8012490:	d407      	bmi.n	80124a2 <_printf_float+0x1c2>
 8012492:	6923      	ldr	r3, [r4, #16]
 8012494:	4642      	mov	r2, r8
 8012496:	4631      	mov	r1, r6
 8012498:	4628      	mov	r0, r5
 801249a:	47b8      	blx	r7
 801249c:	3001      	adds	r0, #1
 801249e:	d12a      	bne.n	80124f6 <_printf_float+0x216>
 80124a0:	e76a      	b.n	8012378 <_printf_float+0x98>
 80124a2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80124a6:	f240 80e0 	bls.w	801266a <_printf_float+0x38a>
 80124aa:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 80124ae:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80124b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124b6:	d133      	bne.n	8012520 <_printf_float+0x240>
 80124b8:	4a37      	ldr	r2, [pc, #220]	; (8012598 <_printf_float+0x2b8>)
 80124ba:	2301      	movs	r3, #1
 80124bc:	4631      	mov	r1, r6
 80124be:	4628      	mov	r0, r5
 80124c0:	47b8      	blx	r7
 80124c2:	3001      	adds	r0, #1
 80124c4:	f43f af58 	beq.w	8012378 <_printf_float+0x98>
 80124c8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80124cc:	429a      	cmp	r2, r3
 80124ce:	db02      	blt.n	80124d6 <_printf_float+0x1f6>
 80124d0:	6823      	ldr	r3, [r4, #0]
 80124d2:	07d8      	lsls	r0, r3, #31
 80124d4:	d50f      	bpl.n	80124f6 <_printf_float+0x216>
 80124d6:	4653      	mov	r3, sl
 80124d8:	465a      	mov	r2, fp
 80124da:	4631      	mov	r1, r6
 80124dc:	4628      	mov	r0, r5
 80124de:	47b8      	blx	r7
 80124e0:	3001      	adds	r0, #1
 80124e2:	f43f af49 	beq.w	8012378 <_printf_float+0x98>
 80124e6:	f04f 0800 	mov.w	r8, #0
 80124ea:	f104 091a 	add.w	r9, r4, #26
 80124ee:	9b08      	ldr	r3, [sp, #32]
 80124f0:	3b01      	subs	r3, #1
 80124f2:	4543      	cmp	r3, r8
 80124f4:	dc09      	bgt.n	801250a <_printf_float+0x22a>
 80124f6:	6823      	ldr	r3, [r4, #0]
 80124f8:	079b      	lsls	r3, r3, #30
 80124fa:	f100 8106 	bmi.w	801270a <_printf_float+0x42a>
 80124fe:	68e0      	ldr	r0, [r4, #12]
 8012500:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012502:	4298      	cmp	r0, r3
 8012504:	bfb8      	it	lt
 8012506:	4618      	movlt	r0, r3
 8012508:	e738      	b.n	801237c <_printf_float+0x9c>
 801250a:	2301      	movs	r3, #1
 801250c:	464a      	mov	r2, r9
 801250e:	4631      	mov	r1, r6
 8012510:	4628      	mov	r0, r5
 8012512:	47b8      	blx	r7
 8012514:	3001      	adds	r0, #1
 8012516:	f43f af2f 	beq.w	8012378 <_printf_float+0x98>
 801251a:	f108 0801 	add.w	r8, r8, #1
 801251e:	e7e6      	b.n	80124ee <_printf_float+0x20e>
 8012520:	9b07      	ldr	r3, [sp, #28]
 8012522:	2b00      	cmp	r3, #0
 8012524:	dc3a      	bgt.n	801259c <_printf_float+0x2bc>
 8012526:	4a1c      	ldr	r2, [pc, #112]	; (8012598 <_printf_float+0x2b8>)
 8012528:	2301      	movs	r3, #1
 801252a:	4631      	mov	r1, r6
 801252c:	4628      	mov	r0, r5
 801252e:	47b8      	blx	r7
 8012530:	3001      	adds	r0, #1
 8012532:	f43f af21 	beq.w	8012378 <_printf_float+0x98>
 8012536:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801253a:	4313      	orrs	r3, r2
 801253c:	d102      	bne.n	8012544 <_printf_float+0x264>
 801253e:	6823      	ldr	r3, [r4, #0]
 8012540:	07d9      	lsls	r1, r3, #31
 8012542:	d5d8      	bpl.n	80124f6 <_printf_float+0x216>
 8012544:	4653      	mov	r3, sl
 8012546:	465a      	mov	r2, fp
 8012548:	4631      	mov	r1, r6
 801254a:	4628      	mov	r0, r5
 801254c:	47b8      	blx	r7
 801254e:	3001      	adds	r0, #1
 8012550:	f43f af12 	beq.w	8012378 <_printf_float+0x98>
 8012554:	f04f 0900 	mov.w	r9, #0
 8012558:	f104 0a1a 	add.w	sl, r4, #26
 801255c:	9b07      	ldr	r3, [sp, #28]
 801255e:	425b      	negs	r3, r3
 8012560:	454b      	cmp	r3, r9
 8012562:	dc01      	bgt.n	8012568 <_printf_float+0x288>
 8012564:	9b08      	ldr	r3, [sp, #32]
 8012566:	e795      	b.n	8012494 <_printf_float+0x1b4>
 8012568:	2301      	movs	r3, #1
 801256a:	4652      	mov	r2, sl
 801256c:	4631      	mov	r1, r6
 801256e:	4628      	mov	r0, r5
 8012570:	47b8      	blx	r7
 8012572:	3001      	adds	r0, #1
 8012574:	f43f af00 	beq.w	8012378 <_printf_float+0x98>
 8012578:	f109 0901 	add.w	r9, r9, #1
 801257c:	e7ee      	b.n	801255c <_printf_float+0x27c>
 801257e:	bf00      	nop
 8012580:	ffffffff 	.word	0xffffffff
 8012584:	7fefffff 	.word	0x7fefffff
 8012588:	080196b4 	.word	0x080196b4
 801258c:	080196b8 	.word	0x080196b8
 8012590:	080196bc 	.word	0x080196bc
 8012594:	080196c0 	.word	0x080196c0
 8012598:	080196c4 	.word	0x080196c4
 801259c:	9a08      	ldr	r2, [sp, #32]
 801259e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80125a0:	429a      	cmp	r2, r3
 80125a2:	bfa8      	it	ge
 80125a4:	461a      	movge	r2, r3
 80125a6:	2a00      	cmp	r2, #0
 80125a8:	4691      	mov	r9, r2
 80125aa:	dc38      	bgt.n	801261e <_printf_float+0x33e>
 80125ac:	2300      	movs	r3, #0
 80125ae:	9305      	str	r3, [sp, #20]
 80125b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125b4:	f104 021a 	add.w	r2, r4, #26
 80125b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80125ba:	9905      	ldr	r1, [sp, #20]
 80125bc:	9304      	str	r3, [sp, #16]
 80125be:	eba3 0309 	sub.w	r3, r3, r9
 80125c2:	428b      	cmp	r3, r1
 80125c4:	dc33      	bgt.n	801262e <_printf_float+0x34e>
 80125c6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80125ca:	429a      	cmp	r2, r3
 80125cc:	db3c      	blt.n	8012648 <_printf_float+0x368>
 80125ce:	6823      	ldr	r3, [r4, #0]
 80125d0:	07da      	lsls	r2, r3, #31
 80125d2:	d439      	bmi.n	8012648 <_printf_float+0x368>
 80125d4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80125d8:	eba2 0903 	sub.w	r9, r2, r3
 80125dc:	9b04      	ldr	r3, [sp, #16]
 80125de:	1ad2      	subs	r2, r2, r3
 80125e0:	4591      	cmp	r9, r2
 80125e2:	bfa8      	it	ge
 80125e4:	4691      	movge	r9, r2
 80125e6:	f1b9 0f00 	cmp.w	r9, #0
 80125ea:	dc35      	bgt.n	8012658 <_printf_float+0x378>
 80125ec:	f04f 0800 	mov.w	r8, #0
 80125f0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80125f4:	f104 0a1a 	add.w	sl, r4, #26
 80125f8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80125fc:	1a9b      	subs	r3, r3, r2
 80125fe:	eba3 0309 	sub.w	r3, r3, r9
 8012602:	4543      	cmp	r3, r8
 8012604:	f77f af77 	ble.w	80124f6 <_printf_float+0x216>
 8012608:	2301      	movs	r3, #1
 801260a:	4652      	mov	r2, sl
 801260c:	4631      	mov	r1, r6
 801260e:	4628      	mov	r0, r5
 8012610:	47b8      	blx	r7
 8012612:	3001      	adds	r0, #1
 8012614:	f43f aeb0 	beq.w	8012378 <_printf_float+0x98>
 8012618:	f108 0801 	add.w	r8, r8, #1
 801261c:	e7ec      	b.n	80125f8 <_printf_float+0x318>
 801261e:	4613      	mov	r3, r2
 8012620:	4631      	mov	r1, r6
 8012622:	4642      	mov	r2, r8
 8012624:	4628      	mov	r0, r5
 8012626:	47b8      	blx	r7
 8012628:	3001      	adds	r0, #1
 801262a:	d1bf      	bne.n	80125ac <_printf_float+0x2cc>
 801262c:	e6a4      	b.n	8012378 <_printf_float+0x98>
 801262e:	2301      	movs	r3, #1
 8012630:	4631      	mov	r1, r6
 8012632:	4628      	mov	r0, r5
 8012634:	9204      	str	r2, [sp, #16]
 8012636:	47b8      	blx	r7
 8012638:	3001      	adds	r0, #1
 801263a:	f43f ae9d 	beq.w	8012378 <_printf_float+0x98>
 801263e:	9b05      	ldr	r3, [sp, #20]
 8012640:	9a04      	ldr	r2, [sp, #16]
 8012642:	3301      	adds	r3, #1
 8012644:	9305      	str	r3, [sp, #20]
 8012646:	e7b7      	b.n	80125b8 <_printf_float+0x2d8>
 8012648:	4653      	mov	r3, sl
 801264a:	465a      	mov	r2, fp
 801264c:	4631      	mov	r1, r6
 801264e:	4628      	mov	r0, r5
 8012650:	47b8      	blx	r7
 8012652:	3001      	adds	r0, #1
 8012654:	d1be      	bne.n	80125d4 <_printf_float+0x2f4>
 8012656:	e68f      	b.n	8012378 <_printf_float+0x98>
 8012658:	9a04      	ldr	r2, [sp, #16]
 801265a:	464b      	mov	r3, r9
 801265c:	4442      	add	r2, r8
 801265e:	4631      	mov	r1, r6
 8012660:	4628      	mov	r0, r5
 8012662:	47b8      	blx	r7
 8012664:	3001      	adds	r0, #1
 8012666:	d1c1      	bne.n	80125ec <_printf_float+0x30c>
 8012668:	e686      	b.n	8012378 <_printf_float+0x98>
 801266a:	9a08      	ldr	r2, [sp, #32]
 801266c:	2a01      	cmp	r2, #1
 801266e:	dc01      	bgt.n	8012674 <_printf_float+0x394>
 8012670:	07db      	lsls	r3, r3, #31
 8012672:	d537      	bpl.n	80126e4 <_printf_float+0x404>
 8012674:	2301      	movs	r3, #1
 8012676:	4642      	mov	r2, r8
 8012678:	4631      	mov	r1, r6
 801267a:	4628      	mov	r0, r5
 801267c:	47b8      	blx	r7
 801267e:	3001      	adds	r0, #1
 8012680:	f43f ae7a 	beq.w	8012378 <_printf_float+0x98>
 8012684:	4653      	mov	r3, sl
 8012686:	465a      	mov	r2, fp
 8012688:	4631      	mov	r1, r6
 801268a:	4628      	mov	r0, r5
 801268c:	47b8      	blx	r7
 801268e:	3001      	adds	r0, #1
 8012690:	f43f ae72 	beq.w	8012378 <_printf_float+0x98>
 8012694:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8012698:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801269c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80126a0:	9b08      	ldr	r3, [sp, #32]
 80126a2:	d01a      	beq.n	80126da <_printf_float+0x3fa>
 80126a4:	3b01      	subs	r3, #1
 80126a6:	f108 0201 	add.w	r2, r8, #1
 80126aa:	4631      	mov	r1, r6
 80126ac:	4628      	mov	r0, r5
 80126ae:	47b8      	blx	r7
 80126b0:	3001      	adds	r0, #1
 80126b2:	d10e      	bne.n	80126d2 <_printf_float+0x3f2>
 80126b4:	e660      	b.n	8012378 <_printf_float+0x98>
 80126b6:	2301      	movs	r3, #1
 80126b8:	464a      	mov	r2, r9
 80126ba:	4631      	mov	r1, r6
 80126bc:	4628      	mov	r0, r5
 80126be:	47b8      	blx	r7
 80126c0:	3001      	adds	r0, #1
 80126c2:	f43f ae59 	beq.w	8012378 <_printf_float+0x98>
 80126c6:	f108 0801 	add.w	r8, r8, #1
 80126ca:	9b08      	ldr	r3, [sp, #32]
 80126cc:	3b01      	subs	r3, #1
 80126ce:	4543      	cmp	r3, r8
 80126d0:	dcf1      	bgt.n	80126b6 <_printf_float+0x3d6>
 80126d2:	9b04      	ldr	r3, [sp, #16]
 80126d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80126d8:	e6dd      	b.n	8012496 <_printf_float+0x1b6>
 80126da:	f04f 0800 	mov.w	r8, #0
 80126de:	f104 091a 	add.w	r9, r4, #26
 80126e2:	e7f2      	b.n	80126ca <_printf_float+0x3ea>
 80126e4:	2301      	movs	r3, #1
 80126e6:	4642      	mov	r2, r8
 80126e8:	e7df      	b.n	80126aa <_printf_float+0x3ca>
 80126ea:	2301      	movs	r3, #1
 80126ec:	464a      	mov	r2, r9
 80126ee:	4631      	mov	r1, r6
 80126f0:	4628      	mov	r0, r5
 80126f2:	47b8      	blx	r7
 80126f4:	3001      	adds	r0, #1
 80126f6:	f43f ae3f 	beq.w	8012378 <_printf_float+0x98>
 80126fa:	f108 0801 	add.w	r8, r8, #1
 80126fe:	68e3      	ldr	r3, [r4, #12]
 8012700:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012702:	1a5b      	subs	r3, r3, r1
 8012704:	4543      	cmp	r3, r8
 8012706:	dcf0      	bgt.n	80126ea <_printf_float+0x40a>
 8012708:	e6f9      	b.n	80124fe <_printf_float+0x21e>
 801270a:	f04f 0800 	mov.w	r8, #0
 801270e:	f104 0919 	add.w	r9, r4, #25
 8012712:	e7f4      	b.n	80126fe <_printf_float+0x41e>

08012714 <_printf_common>:
 8012714:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012718:	4616      	mov	r6, r2
 801271a:	4699      	mov	r9, r3
 801271c:	688a      	ldr	r2, [r1, #8]
 801271e:	690b      	ldr	r3, [r1, #16]
 8012720:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012724:	4293      	cmp	r3, r2
 8012726:	bfb8      	it	lt
 8012728:	4613      	movlt	r3, r2
 801272a:	6033      	str	r3, [r6, #0]
 801272c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012730:	4607      	mov	r7, r0
 8012732:	460c      	mov	r4, r1
 8012734:	b10a      	cbz	r2, 801273a <_printf_common+0x26>
 8012736:	3301      	adds	r3, #1
 8012738:	6033      	str	r3, [r6, #0]
 801273a:	6823      	ldr	r3, [r4, #0]
 801273c:	0699      	lsls	r1, r3, #26
 801273e:	bf42      	ittt	mi
 8012740:	6833      	ldrmi	r3, [r6, #0]
 8012742:	3302      	addmi	r3, #2
 8012744:	6033      	strmi	r3, [r6, #0]
 8012746:	6825      	ldr	r5, [r4, #0]
 8012748:	f015 0506 	ands.w	r5, r5, #6
 801274c:	d106      	bne.n	801275c <_printf_common+0x48>
 801274e:	f104 0a19 	add.w	sl, r4, #25
 8012752:	68e3      	ldr	r3, [r4, #12]
 8012754:	6832      	ldr	r2, [r6, #0]
 8012756:	1a9b      	subs	r3, r3, r2
 8012758:	42ab      	cmp	r3, r5
 801275a:	dc26      	bgt.n	80127aa <_printf_common+0x96>
 801275c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012760:	1e13      	subs	r3, r2, #0
 8012762:	6822      	ldr	r2, [r4, #0]
 8012764:	bf18      	it	ne
 8012766:	2301      	movne	r3, #1
 8012768:	0692      	lsls	r2, r2, #26
 801276a:	d42b      	bmi.n	80127c4 <_printf_common+0xb0>
 801276c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012770:	4649      	mov	r1, r9
 8012772:	4638      	mov	r0, r7
 8012774:	47c0      	blx	r8
 8012776:	3001      	adds	r0, #1
 8012778:	d01e      	beq.n	80127b8 <_printf_common+0xa4>
 801277a:	6823      	ldr	r3, [r4, #0]
 801277c:	6922      	ldr	r2, [r4, #16]
 801277e:	f003 0306 	and.w	r3, r3, #6
 8012782:	2b04      	cmp	r3, #4
 8012784:	bf02      	ittt	eq
 8012786:	68e5      	ldreq	r5, [r4, #12]
 8012788:	6833      	ldreq	r3, [r6, #0]
 801278a:	1aed      	subeq	r5, r5, r3
 801278c:	68a3      	ldr	r3, [r4, #8]
 801278e:	bf0c      	ite	eq
 8012790:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012794:	2500      	movne	r5, #0
 8012796:	4293      	cmp	r3, r2
 8012798:	bfc4      	itt	gt
 801279a:	1a9b      	subgt	r3, r3, r2
 801279c:	18ed      	addgt	r5, r5, r3
 801279e:	2600      	movs	r6, #0
 80127a0:	341a      	adds	r4, #26
 80127a2:	42b5      	cmp	r5, r6
 80127a4:	d11a      	bne.n	80127dc <_printf_common+0xc8>
 80127a6:	2000      	movs	r0, #0
 80127a8:	e008      	b.n	80127bc <_printf_common+0xa8>
 80127aa:	2301      	movs	r3, #1
 80127ac:	4652      	mov	r2, sl
 80127ae:	4649      	mov	r1, r9
 80127b0:	4638      	mov	r0, r7
 80127b2:	47c0      	blx	r8
 80127b4:	3001      	adds	r0, #1
 80127b6:	d103      	bne.n	80127c0 <_printf_common+0xac>
 80127b8:	f04f 30ff 	mov.w	r0, #4294967295
 80127bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80127c0:	3501      	adds	r5, #1
 80127c2:	e7c6      	b.n	8012752 <_printf_common+0x3e>
 80127c4:	18e1      	adds	r1, r4, r3
 80127c6:	1c5a      	adds	r2, r3, #1
 80127c8:	2030      	movs	r0, #48	; 0x30
 80127ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80127ce:	4422      	add	r2, r4
 80127d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80127d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80127d8:	3302      	adds	r3, #2
 80127da:	e7c7      	b.n	801276c <_printf_common+0x58>
 80127dc:	2301      	movs	r3, #1
 80127de:	4622      	mov	r2, r4
 80127e0:	4649      	mov	r1, r9
 80127e2:	4638      	mov	r0, r7
 80127e4:	47c0      	blx	r8
 80127e6:	3001      	adds	r0, #1
 80127e8:	d0e6      	beq.n	80127b8 <_printf_common+0xa4>
 80127ea:	3601      	adds	r6, #1
 80127ec:	e7d9      	b.n	80127a2 <_printf_common+0x8e>
	...

080127f0 <_printf_i>:
 80127f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80127f4:	7e0f      	ldrb	r7, [r1, #24]
 80127f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80127f8:	2f78      	cmp	r7, #120	; 0x78
 80127fa:	4691      	mov	r9, r2
 80127fc:	4680      	mov	r8, r0
 80127fe:	460c      	mov	r4, r1
 8012800:	469a      	mov	sl, r3
 8012802:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8012806:	d807      	bhi.n	8012818 <_printf_i+0x28>
 8012808:	2f62      	cmp	r7, #98	; 0x62
 801280a:	d80a      	bhi.n	8012822 <_printf_i+0x32>
 801280c:	2f00      	cmp	r7, #0
 801280e:	f000 80d4 	beq.w	80129ba <_printf_i+0x1ca>
 8012812:	2f58      	cmp	r7, #88	; 0x58
 8012814:	f000 80c0 	beq.w	8012998 <_printf_i+0x1a8>
 8012818:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801281c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8012820:	e03a      	b.n	8012898 <_printf_i+0xa8>
 8012822:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012826:	2b15      	cmp	r3, #21
 8012828:	d8f6      	bhi.n	8012818 <_printf_i+0x28>
 801282a:	a101      	add	r1, pc, #4	; (adr r1, 8012830 <_printf_i+0x40>)
 801282c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012830:	08012889 	.word	0x08012889
 8012834:	0801289d 	.word	0x0801289d
 8012838:	08012819 	.word	0x08012819
 801283c:	08012819 	.word	0x08012819
 8012840:	08012819 	.word	0x08012819
 8012844:	08012819 	.word	0x08012819
 8012848:	0801289d 	.word	0x0801289d
 801284c:	08012819 	.word	0x08012819
 8012850:	08012819 	.word	0x08012819
 8012854:	08012819 	.word	0x08012819
 8012858:	08012819 	.word	0x08012819
 801285c:	080129a1 	.word	0x080129a1
 8012860:	080128c9 	.word	0x080128c9
 8012864:	0801295b 	.word	0x0801295b
 8012868:	08012819 	.word	0x08012819
 801286c:	08012819 	.word	0x08012819
 8012870:	080129c3 	.word	0x080129c3
 8012874:	08012819 	.word	0x08012819
 8012878:	080128c9 	.word	0x080128c9
 801287c:	08012819 	.word	0x08012819
 8012880:	08012819 	.word	0x08012819
 8012884:	08012963 	.word	0x08012963
 8012888:	682b      	ldr	r3, [r5, #0]
 801288a:	1d1a      	adds	r2, r3, #4
 801288c:	681b      	ldr	r3, [r3, #0]
 801288e:	602a      	str	r2, [r5, #0]
 8012890:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012894:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012898:	2301      	movs	r3, #1
 801289a:	e09f      	b.n	80129dc <_printf_i+0x1ec>
 801289c:	6820      	ldr	r0, [r4, #0]
 801289e:	682b      	ldr	r3, [r5, #0]
 80128a0:	0607      	lsls	r7, r0, #24
 80128a2:	f103 0104 	add.w	r1, r3, #4
 80128a6:	6029      	str	r1, [r5, #0]
 80128a8:	d501      	bpl.n	80128ae <_printf_i+0xbe>
 80128aa:	681e      	ldr	r6, [r3, #0]
 80128ac:	e003      	b.n	80128b6 <_printf_i+0xc6>
 80128ae:	0646      	lsls	r6, r0, #25
 80128b0:	d5fb      	bpl.n	80128aa <_printf_i+0xba>
 80128b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80128b6:	2e00      	cmp	r6, #0
 80128b8:	da03      	bge.n	80128c2 <_printf_i+0xd2>
 80128ba:	232d      	movs	r3, #45	; 0x2d
 80128bc:	4276      	negs	r6, r6
 80128be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80128c2:	485a      	ldr	r0, [pc, #360]	; (8012a2c <_printf_i+0x23c>)
 80128c4:	230a      	movs	r3, #10
 80128c6:	e012      	b.n	80128ee <_printf_i+0xfe>
 80128c8:	682b      	ldr	r3, [r5, #0]
 80128ca:	6820      	ldr	r0, [r4, #0]
 80128cc:	1d19      	adds	r1, r3, #4
 80128ce:	6029      	str	r1, [r5, #0]
 80128d0:	0605      	lsls	r5, r0, #24
 80128d2:	d501      	bpl.n	80128d8 <_printf_i+0xe8>
 80128d4:	681e      	ldr	r6, [r3, #0]
 80128d6:	e002      	b.n	80128de <_printf_i+0xee>
 80128d8:	0641      	lsls	r1, r0, #25
 80128da:	d5fb      	bpl.n	80128d4 <_printf_i+0xe4>
 80128dc:	881e      	ldrh	r6, [r3, #0]
 80128de:	4853      	ldr	r0, [pc, #332]	; (8012a2c <_printf_i+0x23c>)
 80128e0:	2f6f      	cmp	r7, #111	; 0x6f
 80128e2:	bf0c      	ite	eq
 80128e4:	2308      	moveq	r3, #8
 80128e6:	230a      	movne	r3, #10
 80128e8:	2100      	movs	r1, #0
 80128ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80128ee:	6865      	ldr	r5, [r4, #4]
 80128f0:	60a5      	str	r5, [r4, #8]
 80128f2:	2d00      	cmp	r5, #0
 80128f4:	bfa2      	ittt	ge
 80128f6:	6821      	ldrge	r1, [r4, #0]
 80128f8:	f021 0104 	bicge.w	r1, r1, #4
 80128fc:	6021      	strge	r1, [r4, #0]
 80128fe:	b90e      	cbnz	r6, 8012904 <_printf_i+0x114>
 8012900:	2d00      	cmp	r5, #0
 8012902:	d04b      	beq.n	801299c <_printf_i+0x1ac>
 8012904:	4615      	mov	r5, r2
 8012906:	fbb6 f1f3 	udiv	r1, r6, r3
 801290a:	fb03 6711 	mls	r7, r3, r1, r6
 801290e:	5dc7      	ldrb	r7, [r0, r7]
 8012910:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8012914:	4637      	mov	r7, r6
 8012916:	42bb      	cmp	r3, r7
 8012918:	460e      	mov	r6, r1
 801291a:	d9f4      	bls.n	8012906 <_printf_i+0x116>
 801291c:	2b08      	cmp	r3, #8
 801291e:	d10b      	bne.n	8012938 <_printf_i+0x148>
 8012920:	6823      	ldr	r3, [r4, #0]
 8012922:	07de      	lsls	r6, r3, #31
 8012924:	d508      	bpl.n	8012938 <_printf_i+0x148>
 8012926:	6923      	ldr	r3, [r4, #16]
 8012928:	6861      	ldr	r1, [r4, #4]
 801292a:	4299      	cmp	r1, r3
 801292c:	bfde      	ittt	le
 801292e:	2330      	movle	r3, #48	; 0x30
 8012930:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012934:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012938:	1b52      	subs	r2, r2, r5
 801293a:	6122      	str	r2, [r4, #16]
 801293c:	f8cd a000 	str.w	sl, [sp]
 8012940:	464b      	mov	r3, r9
 8012942:	aa03      	add	r2, sp, #12
 8012944:	4621      	mov	r1, r4
 8012946:	4640      	mov	r0, r8
 8012948:	f7ff fee4 	bl	8012714 <_printf_common>
 801294c:	3001      	adds	r0, #1
 801294e:	d14a      	bne.n	80129e6 <_printf_i+0x1f6>
 8012950:	f04f 30ff 	mov.w	r0, #4294967295
 8012954:	b004      	add	sp, #16
 8012956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801295a:	6823      	ldr	r3, [r4, #0]
 801295c:	f043 0320 	orr.w	r3, r3, #32
 8012960:	6023      	str	r3, [r4, #0]
 8012962:	4833      	ldr	r0, [pc, #204]	; (8012a30 <_printf_i+0x240>)
 8012964:	2778      	movs	r7, #120	; 0x78
 8012966:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801296a:	6823      	ldr	r3, [r4, #0]
 801296c:	6829      	ldr	r1, [r5, #0]
 801296e:	061f      	lsls	r7, r3, #24
 8012970:	f851 6b04 	ldr.w	r6, [r1], #4
 8012974:	d402      	bmi.n	801297c <_printf_i+0x18c>
 8012976:	065f      	lsls	r7, r3, #25
 8012978:	bf48      	it	mi
 801297a:	b2b6      	uxthmi	r6, r6
 801297c:	07df      	lsls	r7, r3, #31
 801297e:	bf48      	it	mi
 8012980:	f043 0320 	orrmi.w	r3, r3, #32
 8012984:	6029      	str	r1, [r5, #0]
 8012986:	bf48      	it	mi
 8012988:	6023      	strmi	r3, [r4, #0]
 801298a:	b91e      	cbnz	r6, 8012994 <_printf_i+0x1a4>
 801298c:	6823      	ldr	r3, [r4, #0]
 801298e:	f023 0320 	bic.w	r3, r3, #32
 8012992:	6023      	str	r3, [r4, #0]
 8012994:	2310      	movs	r3, #16
 8012996:	e7a7      	b.n	80128e8 <_printf_i+0xf8>
 8012998:	4824      	ldr	r0, [pc, #144]	; (8012a2c <_printf_i+0x23c>)
 801299a:	e7e4      	b.n	8012966 <_printf_i+0x176>
 801299c:	4615      	mov	r5, r2
 801299e:	e7bd      	b.n	801291c <_printf_i+0x12c>
 80129a0:	682b      	ldr	r3, [r5, #0]
 80129a2:	6826      	ldr	r6, [r4, #0]
 80129a4:	6961      	ldr	r1, [r4, #20]
 80129a6:	1d18      	adds	r0, r3, #4
 80129a8:	6028      	str	r0, [r5, #0]
 80129aa:	0635      	lsls	r5, r6, #24
 80129ac:	681b      	ldr	r3, [r3, #0]
 80129ae:	d501      	bpl.n	80129b4 <_printf_i+0x1c4>
 80129b0:	6019      	str	r1, [r3, #0]
 80129b2:	e002      	b.n	80129ba <_printf_i+0x1ca>
 80129b4:	0670      	lsls	r0, r6, #25
 80129b6:	d5fb      	bpl.n	80129b0 <_printf_i+0x1c0>
 80129b8:	8019      	strh	r1, [r3, #0]
 80129ba:	2300      	movs	r3, #0
 80129bc:	6123      	str	r3, [r4, #16]
 80129be:	4615      	mov	r5, r2
 80129c0:	e7bc      	b.n	801293c <_printf_i+0x14c>
 80129c2:	682b      	ldr	r3, [r5, #0]
 80129c4:	1d1a      	adds	r2, r3, #4
 80129c6:	602a      	str	r2, [r5, #0]
 80129c8:	681d      	ldr	r5, [r3, #0]
 80129ca:	6862      	ldr	r2, [r4, #4]
 80129cc:	2100      	movs	r1, #0
 80129ce:	4628      	mov	r0, r5
 80129d0:	f7ed fce6 	bl	80003a0 <memchr>
 80129d4:	b108      	cbz	r0, 80129da <_printf_i+0x1ea>
 80129d6:	1b40      	subs	r0, r0, r5
 80129d8:	6060      	str	r0, [r4, #4]
 80129da:	6863      	ldr	r3, [r4, #4]
 80129dc:	6123      	str	r3, [r4, #16]
 80129de:	2300      	movs	r3, #0
 80129e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80129e4:	e7aa      	b.n	801293c <_printf_i+0x14c>
 80129e6:	6923      	ldr	r3, [r4, #16]
 80129e8:	462a      	mov	r2, r5
 80129ea:	4649      	mov	r1, r9
 80129ec:	4640      	mov	r0, r8
 80129ee:	47d0      	blx	sl
 80129f0:	3001      	adds	r0, #1
 80129f2:	d0ad      	beq.n	8012950 <_printf_i+0x160>
 80129f4:	6823      	ldr	r3, [r4, #0]
 80129f6:	079b      	lsls	r3, r3, #30
 80129f8:	d413      	bmi.n	8012a22 <_printf_i+0x232>
 80129fa:	68e0      	ldr	r0, [r4, #12]
 80129fc:	9b03      	ldr	r3, [sp, #12]
 80129fe:	4298      	cmp	r0, r3
 8012a00:	bfb8      	it	lt
 8012a02:	4618      	movlt	r0, r3
 8012a04:	e7a6      	b.n	8012954 <_printf_i+0x164>
 8012a06:	2301      	movs	r3, #1
 8012a08:	4632      	mov	r2, r6
 8012a0a:	4649      	mov	r1, r9
 8012a0c:	4640      	mov	r0, r8
 8012a0e:	47d0      	blx	sl
 8012a10:	3001      	adds	r0, #1
 8012a12:	d09d      	beq.n	8012950 <_printf_i+0x160>
 8012a14:	3501      	adds	r5, #1
 8012a16:	68e3      	ldr	r3, [r4, #12]
 8012a18:	9903      	ldr	r1, [sp, #12]
 8012a1a:	1a5b      	subs	r3, r3, r1
 8012a1c:	42ab      	cmp	r3, r5
 8012a1e:	dcf2      	bgt.n	8012a06 <_printf_i+0x216>
 8012a20:	e7eb      	b.n	80129fa <_printf_i+0x20a>
 8012a22:	2500      	movs	r5, #0
 8012a24:	f104 0619 	add.w	r6, r4, #25
 8012a28:	e7f5      	b.n	8012a16 <_printf_i+0x226>
 8012a2a:	bf00      	nop
 8012a2c:	080196c6 	.word	0x080196c6
 8012a30:	080196d7 	.word	0x080196d7

08012a34 <std>:
 8012a34:	2300      	movs	r3, #0
 8012a36:	b510      	push	{r4, lr}
 8012a38:	4604      	mov	r4, r0
 8012a3a:	e9c0 3300 	strd	r3, r3, [r0]
 8012a3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012a42:	6083      	str	r3, [r0, #8]
 8012a44:	8181      	strh	r1, [r0, #12]
 8012a46:	6643      	str	r3, [r0, #100]	; 0x64
 8012a48:	81c2      	strh	r2, [r0, #14]
 8012a4a:	6183      	str	r3, [r0, #24]
 8012a4c:	4619      	mov	r1, r3
 8012a4e:	2208      	movs	r2, #8
 8012a50:	305c      	adds	r0, #92	; 0x5c
 8012a52:	f000 f914 	bl	8012c7e <memset>
 8012a56:	4b05      	ldr	r3, [pc, #20]	; (8012a6c <std+0x38>)
 8012a58:	6263      	str	r3, [r4, #36]	; 0x24
 8012a5a:	4b05      	ldr	r3, [pc, #20]	; (8012a70 <std+0x3c>)
 8012a5c:	62a3      	str	r3, [r4, #40]	; 0x28
 8012a5e:	4b05      	ldr	r3, [pc, #20]	; (8012a74 <std+0x40>)
 8012a60:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012a62:	4b05      	ldr	r3, [pc, #20]	; (8012a78 <std+0x44>)
 8012a64:	6224      	str	r4, [r4, #32]
 8012a66:	6323      	str	r3, [r4, #48]	; 0x30
 8012a68:	bd10      	pop	{r4, pc}
 8012a6a:	bf00      	nop
 8012a6c:	08012bf9 	.word	0x08012bf9
 8012a70:	08012c1b 	.word	0x08012c1b
 8012a74:	08012c53 	.word	0x08012c53
 8012a78:	08012c77 	.word	0x08012c77

08012a7c <stdio_exit_handler>:
 8012a7c:	4a02      	ldr	r2, [pc, #8]	; (8012a88 <stdio_exit_handler+0xc>)
 8012a7e:	4903      	ldr	r1, [pc, #12]	; (8012a8c <stdio_exit_handler+0x10>)
 8012a80:	4803      	ldr	r0, [pc, #12]	; (8012a90 <stdio_exit_handler+0x14>)
 8012a82:	f000 b87b 	b.w	8012b7c <_fwalk_sglue>
 8012a86:	bf00      	nop
 8012a88:	24000354 	.word	0x24000354
 8012a8c:	080149b5 	.word	0x080149b5
 8012a90:	24000360 	.word	0x24000360

08012a94 <cleanup_stdio>:
 8012a94:	6841      	ldr	r1, [r0, #4]
 8012a96:	4b0c      	ldr	r3, [pc, #48]	; (8012ac8 <cleanup_stdio+0x34>)
 8012a98:	4299      	cmp	r1, r3
 8012a9a:	b510      	push	{r4, lr}
 8012a9c:	4604      	mov	r4, r0
 8012a9e:	d001      	beq.n	8012aa4 <cleanup_stdio+0x10>
 8012aa0:	f001 ff88 	bl	80149b4 <_fflush_r>
 8012aa4:	68a1      	ldr	r1, [r4, #8]
 8012aa6:	4b09      	ldr	r3, [pc, #36]	; (8012acc <cleanup_stdio+0x38>)
 8012aa8:	4299      	cmp	r1, r3
 8012aaa:	d002      	beq.n	8012ab2 <cleanup_stdio+0x1e>
 8012aac:	4620      	mov	r0, r4
 8012aae:	f001 ff81 	bl	80149b4 <_fflush_r>
 8012ab2:	68e1      	ldr	r1, [r4, #12]
 8012ab4:	4b06      	ldr	r3, [pc, #24]	; (8012ad0 <cleanup_stdio+0x3c>)
 8012ab6:	4299      	cmp	r1, r3
 8012ab8:	d004      	beq.n	8012ac4 <cleanup_stdio+0x30>
 8012aba:	4620      	mov	r0, r4
 8012abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012ac0:	f001 bf78 	b.w	80149b4 <_fflush_r>
 8012ac4:	bd10      	pop	{r4, pc}
 8012ac6:	bf00      	nop
 8012ac8:	2400d4e8 	.word	0x2400d4e8
 8012acc:	2400d550 	.word	0x2400d550
 8012ad0:	2400d5b8 	.word	0x2400d5b8

08012ad4 <global_stdio_init.part.0>:
 8012ad4:	b510      	push	{r4, lr}
 8012ad6:	4b0b      	ldr	r3, [pc, #44]	; (8012b04 <global_stdio_init.part.0+0x30>)
 8012ad8:	4c0b      	ldr	r4, [pc, #44]	; (8012b08 <global_stdio_init.part.0+0x34>)
 8012ada:	4a0c      	ldr	r2, [pc, #48]	; (8012b0c <global_stdio_init.part.0+0x38>)
 8012adc:	601a      	str	r2, [r3, #0]
 8012ade:	4620      	mov	r0, r4
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	2104      	movs	r1, #4
 8012ae4:	f7ff ffa6 	bl	8012a34 <std>
 8012ae8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8012aec:	2201      	movs	r2, #1
 8012aee:	2109      	movs	r1, #9
 8012af0:	f7ff ffa0 	bl	8012a34 <std>
 8012af4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8012af8:	2202      	movs	r2, #2
 8012afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012afe:	2112      	movs	r1, #18
 8012b00:	f7ff bf98 	b.w	8012a34 <std>
 8012b04:	2400d620 	.word	0x2400d620
 8012b08:	2400d4e8 	.word	0x2400d4e8
 8012b0c:	08012a7d 	.word	0x08012a7d

08012b10 <__sfp_lock_acquire>:
 8012b10:	4801      	ldr	r0, [pc, #4]	; (8012b18 <__sfp_lock_acquire+0x8>)
 8012b12:	f000 b99d 	b.w	8012e50 <__retarget_lock_acquire_recursive>
 8012b16:	bf00      	nop
 8012b18:	2400d629 	.word	0x2400d629

08012b1c <__sfp_lock_release>:
 8012b1c:	4801      	ldr	r0, [pc, #4]	; (8012b24 <__sfp_lock_release+0x8>)
 8012b1e:	f000 b998 	b.w	8012e52 <__retarget_lock_release_recursive>
 8012b22:	bf00      	nop
 8012b24:	2400d629 	.word	0x2400d629

08012b28 <__sinit>:
 8012b28:	b510      	push	{r4, lr}
 8012b2a:	4604      	mov	r4, r0
 8012b2c:	f7ff fff0 	bl	8012b10 <__sfp_lock_acquire>
 8012b30:	6a23      	ldr	r3, [r4, #32]
 8012b32:	b11b      	cbz	r3, 8012b3c <__sinit+0x14>
 8012b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012b38:	f7ff bff0 	b.w	8012b1c <__sfp_lock_release>
 8012b3c:	4b04      	ldr	r3, [pc, #16]	; (8012b50 <__sinit+0x28>)
 8012b3e:	6223      	str	r3, [r4, #32]
 8012b40:	4b04      	ldr	r3, [pc, #16]	; (8012b54 <__sinit+0x2c>)
 8012b42:	681b      	ldr	r3, [r3, #0]
 8012b44:	2b00      	cmp	r3, #0
 8012b46:	d1f5      	bne.n	8012b34 <__sinit+0xc>
 8012b48:	f7ff ffc4 	bl	8012ad4 <global_stdio_init.part.0>
 8012b4c:	e7f2      	b.n	8012b34 <__sinit+0xc>
 8012b4e:	bf00      	nop
 8012b50:	08012a95 	.word	0x08012a95
 8012b54:	2400d620 	.word	0x2400d620

08012b58 <fiprintf>:
 8012b58:	b40e      	push	{r1, r2, r3}
 8012b5a:	b503      	push	{r0, r1, lr}
 8012b5c:	4601      	mov	r1, r0
 8012b5e:	ab03      	add	r3, sp, #12
 8012b60:	4805      	ldr	r0, [pc, #20]	; (8012b78 <fiprintf+0x20>)
 8012b62:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b66:	6800      	ldr	r0, [r0, #0]
 8012b68:	9301      	str	r3, [sp, #4]
 8012b6a:	f001 fd83 	bl	8014674 <_vfiprintf_r>
 8012b6e:	b002      	add	sp, #8
 8012b70:	f85d eb04 	ldr.w	lr, [sp], #4
 8012b74:	b003      	add	sp, #12
 8012b76:	4770      	bx	lr
 8012b78:	240003ac 	.word	0x240003ac

08012b7c <_fwalk_sglue>:
 8012b7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012b80:	4607      	mov	r7, r0
 8012b82:	4688      	mov	r8, r1
 8012b84:	4614      	mov	r4, r2
 8012b86:	2600      	movs	r6, #0
 8012b88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012b8c:	f1b9 0901 	subs.w	r9, r9, #1
 8012b90:	d505      	bpl.n	8012b9e <_fwalk_sglue+0x22>
 8012b92:	6824      	ldr	r4, [r4, #0]
 8012b94:	2c00      	cmp	r4, #0
 8012b96:	d1f7      	bne.n	8012b88 <_fwalk_sglue+0xc>
 8012b98:	4630      	mov	r0, r6
 8012b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b9e:	89ab      	ldrh	r3, [r5, #12]
 8012ba0:	2b01      	cmp	r3, #1
 8012ba2:	d907      	bls.n	8012bb4 <_fwalk_sglue+0x38>
 8012ba4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012ba8:	3301      	adds	r3, #1
 8012baa:	d003      	beq.n	8012bb4 <_fwalk_sglue+0x38>
 8012bac:	4629      	mov	r1, r5
 8012bae:	4638      	mov	r0, r7
 8012bb0:	47c0      	blx	r8
 8012bb2:	4306      	orrs	r6, r0
 8012bb4:	3568      	adds	r5, #104	; 0x68
 8012bb6:	e7e9      	b.n	8012b8c <_fwalk_sglue+0x10>

08012bb8 <siprintf>:
 8012bb8:	b40e      	push	{r1, r2, r3}
 8012bba:	b500      	push	{lr}
 8012bbc:	b09c      	sub	sp, #112	; 0x70
 8012bbe:	ab1d      	add	r3, sp, #116	; 0x74
 8012bc0:	9002      	str	r0, [sp, #8]
 8012bc2:	9006      	str	r0, [sp, #24]
 8012bc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012bc8:	4809      	ldr	r0, [pc, #36]	; (8012bf0 <siprintf+0x38>)
 8012bca:	9107      	str	r1, [sp, #28]
 8012bcc:	9104      	str	r1, [sp, #16]
 8012bce:	4909      	ldr	r1, [pc, #36]	; (8012bf4 <siprintf+0x3c>)
 8012bd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8012bd4:	9105      	str	r1, [sp, #20]
 8012bd6:	6800      	ldr	r0, [r0, #0]
 8012bd8:	9301      	str	r3, [sp, #4]
 8012bda:	a902      	add	r1, sp, #8
 8012bdc:	f001 fc22 	bl	8014424 <_svfiprintf_r>
 8012be0:	9b02      	ldr	r3, [sp, #8]
 8012be2:	2200      	movs	r2, #0
 8012be4:	701a      	strb	r2, [r3, #0]
 8012be6:	b01c      	add	sp, #112	; 0x70
 8012be8:	f85d eb04 	ldr.w	lr, [sp], #4
 8012bec:	b003      	add	sp, #12
 8012bee:	4770      	bx	lr
 8012bf0:	240003ac 	.word	0x240003ac
 8012bf4:	ffff0208 	.word	0xffff0208

08012bf8 <__sread>:
 8012bf8:	b510      	push	{r4, lr}
 8012bfa:	460c      	mov	r4, r1
 8012bfc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c00:	f000 f8d8 	bl	8012db4 <_read_r>
 8012c04:	2800      	cmp	r0, #0
 8012c06:	bfab      	itete	ge
 8012c08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012c0a:	89a3      	ldrhlt	r3, [r4, #12]
 8012c0c:	181b      	addge	r3, r3, r0
 8012c0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012c12:	bfac      	ite	ge
 8012c14:	6563      	strge	r3, [r4, #84]	; 0x54
 8012c16:	81a3      	strhlt	r3, [r4, #12]
 8012c18:	bd10      	pop	{r4, pc}

08012c1a <__swrite>:
 8012c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c1e:	461f      	mov	r7, r3
 8012c20:	898b      	ldrh	r3, [r1, #12]
 8012c22:	05db      	lsls	r3, r3, #23
 8012c24:	4605      	mov	r5, r0
 8012c26:	460c      	mov	r4, r1
 8012c28:	4616      	mov	r6, r2
 8012c2a:	d505      	bpl.n	8012c38 <__swrite+0x1e>
 8012c2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c30:	2302      	movs	r3, #2
 8012c32:	2200      	movs	r2, #0
 8012c34:	f000 f8ac 	bl	8012d90 <_lseek_r>
 8012c38:	89a3      	ldrh	r3, [r4, #12]
 8012c3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012c42:	81a3      	strh	r3, [r4, #12]
 8012c44:	4632      	mov	r2, r6
 8012c46:	463b      	mov	r3, r7
 8012c48:	4628      	mov	r0, r5
 8012c4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c4e:	f000 b8c3 	b.w	8012dd8 <_write_r>

08012c52 <__sseek>:
 8012c52:	b510      	push	{r4, lr}
 8012c54:	460c      	mov	r4, r1
 8012c56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c5a:	f000 f899 	bl	8012d90 <_lseek_r>
 8012c5e:	1c43      	adds	r3, r0, #1
 8012c60:	89a3      	ldrh	r3, [r4, #12]
 8012c62:	bf15      	itete	ne
 8012c64:	6560      	strne	r0, [r4, #84]	; 0x54
 8012c66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012c6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012c6e:	81a3      	strheq	r3, [r4, #12]
 8012c70:	bf18      	it	ne
 8012c72:	81a3      	strhne	r3, [r4, #12]
 8012c74:	bd10      	pop	{r4, pc}

08012c76 <__sclose>:
 8012c76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c7a:	f000 b879 	b.w	8012d70 <_close_r>

08012c7e <memset>:
 8012c7e:	4402      	add	r2, r0
 8012c80:	4603      	mov	r3, r0
 8012c82:	4293      	cmp	r3, r2
 8012c84:	d100      	bne.n	8012c88 <memset+0xa>
 8012c86:	4770      	bx	lr
 8012c88:	f803 1b01 	strb.w	r1, [r3], #1
 8012c8c:	e7f9      	b.n	8012c82 <memset+0x4>

08012c8e <strcspn>:
 8012c8e:	b570      	push	{r4, r5, r6, lr}
 8012c90:	4603      	mov	r3, r0
 8012c92:	461e      	mov	r6, r3
 8012c94:	f813 4b01 	ldrb.w	r4, [r3], #1
 8012c98:	b144      	cbz	r4, 8012cac <strcspn+0x1e>
 8012c9a:	1e4a      	subs	r2, r1, #1
 8012c9c:	e001      	b.n	8012ca2 <strcspn+0x14>
 8012c9e:	42a5      	cmp	r5, r4
 8012ca0:	d004      	beq.n	8012cac <strcspn+0x1e>
 8012ca2:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8012ca6:	2d00      	cmp	r5, #0
 8012ca8:	d1f9      	bne.n	8012c9e <strcspn+0x10>
 8012caa:	e7f2      	b.n	8012c92 <strcspn+0x4>
 8012cac:	1a30      	subs	r0, r6, r0
 8012cae:	bd70      	pop	{r4, r5, r6, pc}

08012cb0 <strtok>:
 8012cb0:	4b16      	ldr	r3, [pc, #88]	; (8012d0c <strtok+0x5c>)
 8012cb2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012cb4:	681e      	ldr	r6, [r3, #0]
 8012cb6:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8012cb8:	4605      	mov	r5, r0
 8012cba:	b9fc      	cbnz	r4, 8012cfc <strtok+0x4c>
 8012cbc:	2050      	movs	r0, #80	; 0x50
 8012cbe:	9101      	str	r1, [sp, #4]
 8012cc0:	f000 ff26 	bl	8013b10 <malloc>
 8012cc4:	9901      	ldr	r1, [sp, #4]
 8012cc6:	6470      	str	r0, [r6, #68]	; 0x44
 8012cc8:	4602      	mov	r2, r0
 8012cca:	b920      	cbnz	r0, 8012cd6 <strtok+0x26>
 8012ccc:	4b10      	ldr	r3, [pc, #64]	; (8012d10 <strtok+0x60>)
 8012cce:	4811      	ldr	r0, [pc, #68]	; (8012d14 <strtok+0x64>)
 8012cd0:	215b      	movs	r1, #91	; 0x5b
 8012cd2:	f7ff f989 	bl	8011fe8 <__assert_func>
 8012cd6:	e9c0 4400 	strd	r4, r4, [r0]
 8012cda:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012cde:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8012ce2:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8012ce6:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8012cea:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8012cee:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8012cf2:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8012cf6:	6184      	str	r4, [r0, #24]
 8012cf8:	7704      	strb	r4, [r0, #28]
 8012cfa:	6244      	str	r4, [r0, #36]	; 0x24
 8012cfc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8012cfe:	2301      	movs	r3, #1
 8012d00:	4628      	mov	r0, r5
 8012d02:	b002      	add	sp, #8
 8012d04:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012d08:	f000 b806 	b.w	8012d18 <__strtok_r>
 8012d0c:	240003ac 	.word	0x240003ac
 8012d10:	08019544 	.word	0x08019544
 8012d14:	080196e8 	.word	0x080196e8

08012d18 <__strtok_r>:
 8012d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d1a:	b908      	cbnz	r0, 8012d20 <__strtok_r+0x8>
 8012d1c:	6810      	ldr	r0, [r2, #0]
 8012d1e:	b188      	cbz	r0, 8012d44 <__strtok_r+0x2c>
 8012d20:	4604      	mov	r4, r0
 8012d22:	4620      	mov	r0, r4
 8012d24:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012d28:	460f      	mov	r7, r1
 8012d2a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012d2e:	b91e      	cbnz	r6, 8012d38 <__strtok_r+0x20>
 8012d30:	b965      	cbnz	r5, 8012d4c <__strtok_r+0x34>
 8012d32:	6015      	str	r5, [r2, #0]
 8012d34:	4628      	mov	r0, r5
 8012d36:	e005      	b.n	8012d44 <__strtok_r+0x2c>
 8012d38:	42b5      	cmp	r5, r6
 8012d3a:	d1f6      	bne.n	8012d2a <__strtok_r+0x12>
 8012d3c:	2b00      	cmp	r3, #0
 8012d3e:	d1f0      	bne.n	8012d22 <__strtok_r+0xa>
 8012d40:	6014      	str	r4, [r2, #0]
 8012d42:	7003      	strb	r3, [r0, #0]
 8012d44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d46:	461c      	mov	r4, r3
 8012d48:	e00c      	b.n	8012d64 <__strtok_r+0x4c>
 8012d4a:	b915      	cbnz	r5, 8012d52 <__strtok_r+0x3a>
 8012d4c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012d50:	460e      	mov	r6, r1
 8012d52:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012d56:	42ab      	cmp	r3, r5
 8012d58:	d1f7      	bne.n	8012d4a <__strtok_r+0x32>
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	d0f3      	beq.n	8012d46 <__strtok_r+0x2e>
 8012d5e:	2300      	movs	r3, #0
 8012d60:	f804 3c01 	strb.w	r3, [r4, #-1]
 8012d64:	6014      	str	r4, [r2, #0]
 8012d66:	e7ed      	b.n	8012d44 <__strtok_r+0x2c>

08012d68 <_localeconv_r>:
 8012d68:	4800      	ldr	r0, [pc, #0]	; (8012d6c <_localeconv_r+0x4>)
 8012d6a:	4770      	bx	lr
 8012d6c:	240004a0 	.word	0x240004a0

08012d70 <_close_r>:
 8012d70:	b538      	push	{r3, r4, r5, lr}
 8012d72:	4d06      	ldr	r5, [pc, #24]	; (8012d8c <_close_r+0x1c>)
 8012d74:	2300      	movs	r3, #0
 8012d76:	4604      	mov	r4, r0
 8012d78:	4608      	mov	r0, r1
 8012d7a:	602b      	str	r3, [r5, #0]
 8012d7c:	f7f4 f8ec 	bl	8006f58 <_close>
 8012d80:	1c43      	adds	r3, r0, #1
 8012d82:	d102      	bne.n	8012d8a <_close_r+0x1a>
 8012d84:	682b      	ldr	r3, [r5, #0]
 8012d86:	b103      	cbz	r3, 8012d8a <_close_r+0x1a>
 8012d88:	6023      	str	r3, [r4, #0]
 8012d8a:	bd38      	pop	{r3, r4, r5, pc}
 8012d8c:	2400d624 	.word	0x2400d624

08012d90 <_lseek_r>:
 8012d90:	b538      	push	{r3, r4, r5, lr}
 8012d92:	4d07      	ldr	r5, [pc, #28]	; (8012db0 <_lseek_r+0x20>)
 8012d94:	4604      	mov	r4, r0
 8012d96:	4608      	mov	r0, r1
 8012d98:	4611      	mov	r1, r2
 8012d9a:	2200      	movs	r2, #0
 8012d9c:	602a      	str	r2, [r5, #0]
 8012d9e:	461a      	mov	r2, r3
 8012da0:	f7f4 f8e6 	bl	8006f70 <_lseek>
 8012da4:	1c43      	adds	r3, r0, #1
 8012da6:	d102      	bne.n	8012dae <_lseek_r+0x1e>
 8012da8:	682b      	ldr	r3, [r5, #0]
 8012daa:	b103      	cbz	r3, 8012dae <_lseek_r+0x1e>
 8012dac:	6023      	str	r3, [r4, #0]
 8012dae:	bd38      	pop	{r3, r4, r5, pc}
 8012db0:	2400d624 	.word	0x2400d624

08012db4 <_read_r>:
 8012db4:	b538      	push	{r3, r4, r5, lr}
 8012db6:	4d07      	ldr	r5, [pc, #28]	; (8012dd4 <_read_r+0x20>)
 8012db8:	4604      	mov	r4, r0
 8012dba:	4608      	mov	r0, r1
 8012dbc:	4611      	mov	r1, r2
 8012dbe:	2200      	movs	r2, #0
 8012dc0:	602a      	str	r2, [r5, #0]
 8012dc2:	461a      	mov	r2, r3
 8012dc4:	f7f4 f8ac 	bl	8006f20 <_read>
 8012dc8:	1c43      	adds	r3, r0, #1
 8012dca:	d102      	bne.n	8012dd2 <_read_r+0x1e>
 8012dcc:	682b      	ldr	r3, [r5, #0]
 8012dce:	b103      	cbz	r3, 8012dd2 <_read_r+0x1e>
 8012dd0:	6023      	str	r3, [r4, #0]
 8012dd2:	bd38      	pop	{r3, r4, r5, pc}
 8012dd4:	2400d624 	.word	0x2400d624

08012dd8 <_write_r>:
 8012dd8:	b538      	push	{r3, r4, r5, lr}
 8012dda:	4d07      	ldr	r5, [pc, #28]	; (8012df8 <_write_r+0x20>)
 8012ddc:	4604      	mov	r4, r0
 8012dde:	4608      	mov	r0, r1
 8012de0:	4611      	mov	r1, r2
 8012de2:	2200      	movs	r2, #0
 8012de4:	602a      	str	r2, [r5, #0]
 8012de6:	461a      	mov	r2, r3
 8012de8:	f7f4 f8a8 	bl	8006f3c <_write>
 8012dec:	1c43      	adds	r3, r0, #1
 8012dee:	d102      	bne.n	8012df6 <_write_r+0x1e>
 8012df0:	682b      	ldr	r3, [r5, #0]
 8012df2:	b103      	cbz	r3, 8012df6 <_write_r+0x1e>
 8012df4:	6023      	str	r3, [r4, #0]
 8012df6:	bd38      	pop	{r3, r4, r5, pc}
 8012df8:	2400d624 	.word	0x2400d624

08012dfc <__errno>:
 8012dfc:	4b01      	ldr	r3, [pc, #4]	; (8012e04 <__errno+0x8>)
 8012dfe:	6818      	ldr	r0, [r3, #0]
 8012e00:	4770      	bx	lr
 8012e02:	bf00      	nop
 8012e04:	240003ac 	.word	0x240003ac

08012e08 <__libc_init_array>:
 8012e08:	b570      	push	{r4, r5, r6, lr}
 8012e0a:	4d0d      	ldr	r5, [pc, #52]	; (8012e40 <__libc_init_array+0x38>)
 8012e0c:	4c0d      	ldr	r4, [pc, #52]	; (8012e44 <__libc_init_array+0x3c>)
 8012e0e:	1b64      	subs	r4, r4, r5
 8012e10:	10a4      	asrs	r4, r4, #2
 8012e12:	2600      	movs	r6, #0
 8012e14:	42a6      	cmp	r6, r4
 8012e16:	d109      	bne.n	8012e2c <__libc_init_array+0x24>
 8012e18:	4d0b      	ldr	r5, [pc, #44]	; (8012e48 <__libc_init_array+0x40>)
 8012e1a:	4c0c      	ldr	r4, [pc, #48]	; (8012e4c <__libc_init_array+0x44>)
 8012e1c:	f003 f908 	bl	8016030 <_init>
 8012e20:	1b64      	subs	r4, r4, r5
 8012e22:	10a4      	asrs	r4, r4, #2
 8012e24:	2600      	movs	r6, #0
 8012e26:	42a6      	cmp	r6, r4
 8012e28:	d105      	bne.n	8012e36 <__libc_init_array+0x2e>
 8012e2a:	bd70      	pop	{r4, r5, r6, pc}
 8012e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012e30:	4798      	blx	r3
 8012e32:	3601      	adds	r6, #1
 8012e34:	e7ee      	b.n	8012e14 <__libc_init_array+0xc>
 8012e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8012e3a:	4798      	blx	r3
 8012e3c:	3601      	adds	r6, #1
 8012e3e:	e7f2      	b.n	8012e26 <__libc_init_array+0x1e>
 8012e40:	0801ac10 	.word	0x0801ac10
 8012e44:	0801ac10 	.word	0x0801ac10
 8012e48:	0801ac10 	.word	0x0801ac10
 8012e4c:	0801ac14 	.word	0x0801ac14

08012e50 <__retarget_lock_acquire_recursive>:
 8012e50:	4770      	bx	lr

08012e52 <__retarget_lock_release_recursive>:
 8012e52:	4770      	bx	lr

08012e54 <strcpy>:
 8012e54:	4603      	mov	r3, r0
 8012e56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012e5a:	f803 2b01 	strb.w	r2, [r3], #1
 8012e5e:	2a00      	cmp	r2, #0
 8012e60:	d1f9      	bne.n	8012e56 <strcpy+0x2>
 8012e62:	4770      	bx	lr

08012e64 <memcpy>:
 8012e64:	440a      	add	r2, r1
 8012e66:	4291      	cmp	r1, r2
 8012e68:	f100 33ff 	add.w	r3, r0, #4294967295
 8012e6c:	d100      	bne.n	8012e70 <memcpy+0xc>
 8012e6e:	4770      	bx	lr
 8012e70:	b510      	push	{r4, lr}
 8012e72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012e76:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012e7a:	4291      	cmp	r1, r2
 8012e7c:	d1f9      	bne.n	8012e72 <memcpy+0xe>
 8012e7e:	bd10      	pop	{r4, pc}

08012e80 <abort>:
 8012e80:	b508      	push	{r3, lr}
 8012e82:	2006      	movs	r0, #6
 8012e84:	f001 fe96 	bl	8014bb4 <raise>
 8012e88:	2001      	movs	r0, #1
 8012e8a:	f7f4 f843 	bl	8006f14 <_exit>

08012e8e <quorem>:
 8012e8e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e92:	6903      	ldr	r3, [r0, #16]
 8012e94:	690c      	ldr	r4, [r1, #16]
 8012e96:	42a3      	cmp	r3, r4
 8012e98:	4607      	mov	r7, r0
 8012e9a:	db7e      	blt.n	8012f9a <quorem+0x10c>
 8012e9c:	3c01      	subs	r4, #1
 8012e9e:	f101 0814 	add.w	r8, r1, #20
 8012ea2:	f100 0514 	add.w	r5, r0, #20
 8012ea6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012eaa:	9301      	str	r3, [sp, #4]
 8012eac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012eb0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012eb4:	3301      	adds	r3, #1
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012ebc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012ec0:	fbb2 f6f3 	udiv	r6, r2, r3
 8012ec4:	d331      	bcc.n	8012f2a <quorem+0x9c>
 8012ec6:	f04f 0e00 	mov.w	lr, #0
 8012eca:	4640      	mov	r0, r8
 8012ecc:	46ac      	mov	ip, r5
 8012ece:	46f2      	mov	sl, lr
 8012ed0:	f850 2b04 	ldr.w	r2, [r0], #4
 8012ed4:	b293      	uxth	r3, r2
 8012ed6:	fb06 e303 	mla	r3, r6, r3, lr
 8012eda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012ede:	0c1a      	lsrs	r2, r3, #16
 8012ee0:	b29b      	uxth	r3, r3
 8012ee2:	ebaa 0303 	sub.w	r3, sl, r3
 8012ee6:	f8dc a000 	ldr.w	sl, [ip]
 8012eea:	fa13 f38a 	uxtah	r3, r3, sl
 8012eee:	fb06 220e 	mla	r2, r6, lr, r2
 8012ef2:	9300      	str	r3, [sp, #0]
 8012ef4:	9b00      	ldr	r3, [sp, #0]
 8012ef6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012efa:	b292      	uxth	r2, r2
 8012efc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012f00:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012f04:	f8bd 3000 	ldrh.w	r3, [sp]
 8012f08:	4581      	cmp	r9, r0
 8012f0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012f0e:	f84c 3b04 	str.w	r3, [ip], #4
 8012f12:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012f16:	d2db      	bcs.n	8012ed0 <quorem+0x42>
 8012f18:	f855 300b 	ldr.w	r3, [r5, fp]
 8012f1c:	b92b      	cbnz	r3, 8012f2a <quorem+0x9c>
 8012f1e:	9b01      	ldr	r3, [sp, #4]
 8012f20:	3b04      	subs	r3, #4
 8012f22:	429d      	cmp	r5, r3
 8012f24:	461a      	mov	r2, r3
 8012f26:	d32c      	bcc.n	8012f82 <quorem+0xf4>
 8012f28:	613c      	str	r4, [r7, #16]
 8012f2a:	4638      	mov	r0, r7
 8012f2c:	f001 f920 	bl	8014170 <__mcmp>
 8012f30:	2800      	cmp	r0, #0
 8012f32:	db22      	blt.n	8012f7a <quorem+0xec>
 8012f34:	3601      	adds	r6, #1
 8012f36:	4629      	mov	r1, r5
 8012f38:	2000      	movs	r0, #0
 8012f3a:	f858 2b04 	ldr.w	r2, [r8], #4
 8012f3e:	f8d1 c000 	ldr.w	ip, [r1]
 8012f42:	b293      	uxth	r3, r2
 8012f44:	1ac3      	subs	r3, r0, r3
 8012f46:	0c12      	lsrs	r2, r2, #16
 8012f48:	fa13 f38c 	uxtah	r3, r3, ip
 8012f4c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8012f50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012f54:	b29b      	uxth	r3, r3
 8012f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012f5a:	45c1      	cmp	r9, r8
 8012f5c:	f841 3b04 	str.w	r3, [r1], #4
 8012f60:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012f64:	d2e9      	bcs.n	8012f3a <quorem+0xac>
 8012f66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012f6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012f6e:	b922      	cbnz	r2, 8012f7a <quorem+0xec>
 8012f70:	3b04      	subs	r3, #4
 8012f72:	429d      	cmp	r5, r3
 8012f74:	461a      	mov	r2, r3
 8012f76:	d30a      	bcc.n	8012f8e <quorem+0x100>
 8012f78:	613c      	str	r4, [r7, #16]
 8012f7a:	4630      	mov	r0, r6
 8012f7c:	b003      	add	sp, #12
 8012f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f82:	6812      	ldr	r2, [r2, #0]
 8012f84:	3b04      	subs	r3, #4
 8012f86:	2a00      	cmp	r2, #0
 8012f88:	d1ce      	bne.n	8012f28 <quorem+0x9a>
 8012f8a:	3c01      	subs	r4, #1
 8012f8c:	e7c9      	b.n	8012f22 <quorem+0x94>
 8012f8e:	6812      	ldr	r2, [r2, #0]
 8012f90:	3b04      	subs	r3, #4
 8012f92:	2a00      	cmp	r2, #0
 8012f94:	d1f0      	bne.n	8012f78 <quorem+0xea>
 8012f96:	3c01      	subs	r4, #1
 8012f98:	e7eb      	b.n	8012f72 <quorem+0xe4>
 8012f9a:	2000      	movs	r0, #0
 8012f9c:	e7ee      	b.n	8012f7c <quorem+0xee>
	...

08012fa0 <_dtoa_r>:
 8012fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012fa4:	ed2d 8b02 	vpush	{d8}
 8012fa8:	69c5      	ldr	r5, [r0, #28]
 8012faa:	b091      	sub	sp, #68	; 0x44
 8012fac:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012fb0:	ec59 8b10 	vmov	r8, r9, d0
 8012fb4:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8012fb6:	9106      	str	r1, [sp, #24]
 8012fb8:	4606      	mov	r6, r0
 8012fba:	9208      	str	r2, [sp, #32]
 8012fbc:	930c      	str	r3, [sp, #48]	; 0x30
 8012fbe:	b975      	cbnz	r5, 8012fde <_dtoa_r+0x3e>
 8012fc0:	2010      	movs	r0, #16
 8012fc2:	f000 fda5 	bl	8013b10 <malloc>
 8012fc6:	4602      	mov	r2, r0
 8012fc8:	61f0      	str	r0, [r6, #28]
 8012fca:	b920      	cbnz	r0, 8012fd6 <_dtoa_r+0x36>
 8012fcc:	4ba6      	ldr	r3, [pc, #664]	; (8013268 <_dtoa_r+0x2c8>)
 8012fce:	21ef      	movs	r1, #239	; 0xef
 8012fd0:	48a6      	ldr	r0, [pc, #664]	; (801326c <_dtoa_r+0x2cc>)
 8012fd2:	f7ff f809 	bl	8011fe8 <__assert_func>
 8012fd6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012fda:	6005      	str	r5, [r0, #0]
 8012fdc:	60c5      	str	r5, [r0, #12]
 8012fde:	69f3      	ldr	r3, [r6, #28]
 8012fe0:	6819      	ldr	r1, [r3, #0]
 8012fe2:	b151      	cbz	r1, 8012ffa <_dtoa_r+0x5a>
 8012fe4:	685a      	ldr	r2, [r3, #4]
 8012fe6:	604a      	str	r2, [r1, #4]
 8012fe8:	2301      	movs	r3, #1
 8012fea:	4093      	lsls	r3, r2
 8012fec:	608b      	str	r3, [r1, #8]
 8012fee:	4630      	mov	r0, r6
 8012ff0:	f000 fe82 	bl	8013cf8 <_Bfree>
 8012ff4:	69f3      	ldr	r3, [r6, #28]
 8012ff6:	2200      	movs	r2, #0
 8012ff8:	601a      	str	r2, [r3, #0]
 8012ffa:	f1b9 0300 	subs.w	r3, r9, #0
 8012ffe:	bfbb      	ittet	lt
 8013000:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013004:	9303      	strlt	r3, [sp, #12]
 8013006:	2300      	movge	r3, #0
 8013008:	2201      	movlt	r2, #1
 801300a:	bfac      	ite	ge
 801300c:	6023      	strge	r3, [r4, #0]
 801300e:	6022      	strlt	r2, [r4, #0]
 8013010:	4b97      	ldr	r3, [pc, #604]	; (8013270 <_dtoa_r+0x2d0>)
 8013012:	9c03      	ldr	r4, [sp, #12]
 8013014:	43a3      	bics	r3, r4
 8013016:	d11c      	bne.n	8013052 <_dtoa_r+0xb2>
 8013018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801301a:	f242 730f 	movw	r3, #9999	; 0x270f
 801301e:	6013      	str	r3, [r2, #0]
 8013020:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8013024:	ea53 0308 	orrs.w	r3, r3, r8
 8013028:	f000 84fb 	beq.w	8013a22 <_dtoa_r+0xa82>
 801302c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801302e:	b963      	cbnz	r3, 801304a <_dtoa_r+0xaa>
 8013030:	4b90      	ldr	r3, [pc, #576]	; (8013274 <_dtoa_r+0x2d4>)
 8013032:	e020      	b.n	8013076 <_dtoa_r+0xd6>
 8013034:	4b90      	ldr	r3, [pc, #576]	; (8013278 <_dtoa_r+0x2d8>)
 8013036:	9301      	str	r3, [sp, #4]
 8013038:	3308      	adds	r3, #8
 801303a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801303c:	6013      	str	r3, [r2, #0]
 801303e:	9801      	ldr	r0, [sp, #4]
 8013040:	b011      	add	sp, #68	; 0x44
 8013042:	ecbd 8b02 	vpop	{d8}
 8013046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801304a:	4b8a      	ldr	r3, [pc, #552]	; (8013274 <_dtoa_r+0x2d4>)
 801304c:	9301      	str	r3, [sp, #4]
 801304e:	3303      	adds	r3, #3
 8013050:	e7f3      	b.n	801303a <_dtoa_r+0x9a>
 8013052:	ed9d 8b02 	vldr	d8, [sp, #8]
 8013056:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801305a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801305e:	d10c      	bne.n	801307a <_dtoa_r+0xda>
 8013060:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013062:	2301      	movs	r3, #1
 8013064:	6013      	str	r3, [r2, #0]
 8013066:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013068:	2b00      	cmp	r3, #0
 801306a:	f000 84d7 	beq.w	8013a1c <_dtoa_r+0xa7c>
 801306e:	4b83      	ldr	r3, [pc, #524]	; (801327c <_dtoa_r+0x2dc>)
 8013070:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8013072:	6013      	str	r3, [r2, #0]
 8013074:	3b01      	subs	r3, #1
 8013076:	9301      	str	r3, [sp, #4]
 8013078:	e7e1      	b.n	801303e <_dtoa_r+0x9e>
 801307a:	aa0e      	add	r2, sp, #56	; 0x38
 801307c:	a90f      	add	r1, sp, #60	; 0x3c
 801307e:	4630      	mov	r0, r6
 8013080:	eeb0 0b48 	vmov.f64	d0, d8
 8013084:	f001 f91a 	bl	80142bc <__d2b>
 8013088:	f3c4 530a 	ubfx	r3, r4, #20, #11
 801308c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801308e:	4605      	mov	r5, r0
 8013090:	2b00      	cmp	r3, #0
 8013092:	d046      	beq.n	8013122 <_dtoa_r+0x182>
 8013094:	eeb0 7b48 	vmov.f64	d7, d8
 8013098:	ee18 1a90 	vmov	r1, s17
 801309c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80130a0:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 80130a4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80130a8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80130ac:	2000      	movs	r0, #0
 80130ae:	ee07 1a90 	vmov	s15, r1
 80130b2:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 80130b6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8013250 <_dtoa_r+0x2b0>
 80130ba:	ee37 7b46 	vsub.f64	d7, d7, d6
 80130be:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8013258 <_dtoa_r+0x2b8>
 80130c2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80130c6:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8013260 <_dtoa_r+0x2c0>
 80130ca:	ee07 3a90 	vmov	s15, r3
 80130ce:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80130d2:	eeb0 7b46 	vmov.f64	d7, d6
 80130d6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80130da:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80130de:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80130e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130e6:	ee16 ba90 	vmov	fp, s13
 80130ea:	9009      	str	r0, [sp, #36]	; 0x24
 80130ec:	d508      	bpl.n	8013100 <_dtoa_r+0x160>
 80130ee:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80130f2:	eeb4 6b47 	vcmp.f64	d6, d7
 80130f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130fa:	bf18      	it	ne
 80130fc:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8013100:	f1bb 0f16 	cmp.w	fp, #22
 8013104:	d82b      	bhi.n	801315e <_dtoa_r+0x1be>
 8013106:	495e      	ldr	r1, [pc, #376]	; (8013280 <_dtoa_r+0x2e0>)
 8013108:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 801310c:	ed91 7b00 	vldr	d7, [r1]
 8013110:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8013114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013118:	d501      	bpl.n	801311e <_dtoa_r+0x17e>
 801311a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801311e:	2100      	movs	r1, #0
 8013120:	e01e      	b.n	8013160 <_dtoa_r+0x1c0>
 8013122:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013124:	4413      	add	r3, r2
 8013126:	f203 4132 	addw	r1, r3, #1074	; 0x432
 801312a:	2920      	cmp	r1, #32
 801312c:	bfc1      	itttt	gt
 801312e:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8013132:	408c      	lslgt	r4, r1
 8013134:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8013138:	fa28 f101 	lsrgt.w	r1, r8, r1
 801313c:	bfd6      	itet	le
 801313e:	f1c1 0120 	rsble	r1, r1, #32
 8013142:	4321      	orrgt	r1, r4
 8013144:	fa08 f101 	lslle.w	r1, r8, r1
 8013148:	ee07 1a90 	vmov	s15, r1
 801314c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8013150:	3b01      	subs	r3, #1
 8013152:	ee17 1a90 	vmov	r1, s15
 8013156:	2001      	movs	r0, #1
 8013158:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801315c:	e7a7      	b.n	80130ae <_dtoa_r+0x10e>
 801315e:	2101      	movs	r1, #1
 8013160:	1ad2      	subs	r2, r2, r3
 8013162:	1e53      	subs	r3, r2, #1
 8013164:	9305      	str	r3, [sp, #20]
 8013166:	bf45      	ittet	mi
 8013168:	f1c2 0301 	rsbmi	r3, r2, #1
 801316c:	9304      	strmi	r3, [sp, #16]
 801316e:	2300      	movpl	r3, #0
 8013170:	2300      	movmi	r3, #0
 8013172:	bf4c      	ite	mi
 8013174:	9305      	strmi	r3, [sp, #20]
 8013176:	9304      	strpl	r3, [sp, #16]
 8013178:	f1bb 0f00 	cmp.w	fp, #0
 801317c:	910b      	str	r1, [sp, #44]	; 0x2c
 801317e:	db18      	blt.n	80131b2 <_dtoa_r+0x212>
 8013180:	9b05      	ldr	r3, [sp, #20]
 8013182:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8013186:	445b      	add	r3, fp
 8013188:	9305      	str	r3, [sp, #20]
 801318a:	2300      	movs	r3, #0
 801318c:	9a06      	ldr	r2, [sp, #24]
 801318e:	2a09      	cmp	r2, #9
 8013190:	d848      	bhi.n	8013224 <_dtoa_r+0x284>
 8013192:	2a05      	cmp	r2, #5
 8013194:	bfc4      	itt	gt
 8013196:	3a04      	subgt	r2, #4
 8013198:	9206      	strgt	r2, [sp, #24]
 801319a:	9a06      	ldr	r2, [sp, #24]
 801319c:	f1a2 0202 	sub.w	r2, r2, #2
 80131a0:	bfcc      	ite	gt
 80131a2:	2400      	movgt	r4, #0
 80131a4:	2401      	movle	r4, #1
 80131a6:	2a03      	cmp	r2, #3
 80131a8:	d847      	bhi.n	801323a <_dtoa_r+0x29a>
 80131aa:	e8df f002 	tbb	[pc, r2]
 80131ae:	2d0b      	.short	0x2d0b
 80131b0:	392b      	.short	0x392b
 80131b2:	9b04      	ldr	r3, [sp, #16]
 80131b4:	2200      	movs	r2, #0
 80131b6:	eba3 030b 	sub.w	r3, r3, fp
 80131ba:	9304      	str	r3, [sp, #16]
 80131bc:	920a      	str	r2, [sp, #40]	; 0x28
 80131be:	f1cb 0300 	rsb	r3, fp, #0
 80131c2:	e7e3      	b.n	801318c <_dtoa_r+0x1ec>
 80131c4:	2200      	movs	r2, #0
 80131c6:	9207      	str	r2, [sp, #28]
 80131c8:	9a08      	ldr	r2, [sp, #32]
 80131ca:	2a00      	cmp	r2, #0
 80131cc:	dc38      	bgt.n	8013240 <_dtoa_r+0x2a0>
 80131ce:	f04f 0a01 	mov.w	sl, #1
 80131d2:	46d1      	mov	r9, sl
 80131d4:	4652      	mov	r2, sl
 80131d6:	f8cd a020 	str.w	sl, [sp, #32]
 80131da:	69f7      	ldr	r7, [r6, #28]
 80131dc:	2100      	movs	r1, #0
 80131de:	2004      	movs	r0, #4
 80131e0:	f100 0c14 	add.w	ip, r0, #20
 80131e4:	4594      	cmp	ip, r2
 80131e6:	d930      	bls.n	801324a <_dtoa_r+0x2aa>
 80131e8:	6079      	str	r1, [r7, #4]
 80131ea:	4630      	mov	r0, r6
 80131ec:	930d      	str	r3, [sp, #52]	; 0x34
 80131ee:	f000 fd43 	bl	8013c78 <_Balloc>
 80131f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80131f4:	9001      	str	r0, [sp, #4]
 80131f6:	4602      	mov	r2, r0
 80131f8:	2800      	cmp	r0, #0
 80131fa:	d145      	bne.n	8013288 <_dtoa_r+0x2e8>
 80131fc:	4b21      	ldr	r3, [pc, #132]	; (8013284 <_dtoa_r+0x2e4>)
 80131fe:	f240 11af 	movw	r1, #431	; 0x1af
 8013202:	e6e5      	b.n	8012fd0 <_dtoa_r+0x30>
 8013204:	2201      	movs	r2, #1
 8013206:	e7de      	b.n	80131c6 <_dtoa_r+0x226>
 8013208:	2200      	movs	r2, #0
 801320a:	9207      	str	r2, [sp, #28]
 801320c:	9a08      	ldr	r2, [sp, #32]
 801320e:	eb0b 0a02 	add.w	sl, fp, r2
 8013212:	f10a 0901 	add.w	r9, sl, #1
 8013216:	464a      	mov	r2, r9
 8013218:	2a01      	cmp	r2, #1
 801321a:	bfb8      	it	lt
 801321c:	2201      	movlt	r2, #1
 801321e:	e7dc      	b.n	80131da <_dtoa_r+0x23a>
 8013220:	2201      	movs	r2, #1
 8013222:	e7f2      	b.n	801320a <_dtoa_r+0x26a>
 8013224:	2401      	movs	r4, #1
 8013226:	2200      	movs	r2, #0
 8013228:	e9cd 2406 	strd	r2, r4, [sp, #24]
 801322c:	f04f 3aff 	mov.w	sl, #4294967295
 8013230:	2100      	movs	r1, #0
 8013232:	46d1      	mov	r9, sl
 8013234:	2212      	movs	r2, #18
 8013236:	9108      	str	r1, [sp, #32]
 8013238:	e7cf      	b.n	80131da <_dtoa_r+0x23a>
 801323a:	2201      	movs	r2, #1
 801323c:	9207      	str	r2, [sp, #28]
 801323e:	e7f5      	b.n	801322c <_dtoa_r+0x28c>
 8013240:	f8dd a020 	ldr.w	sl, [sp, #32]
 8013244:	46d1      	mov	r9, sl
 8013246:	4652      	mov	r2, sl
 8013248:	e7c7      	b.n	80131da <_dtoa_r+0x23a>
 801324a:	3101      	adds	r1, #1
 801324c:	0040      	lsls	r0, r0, #1
 801324e:	e7c7      	b.n	80131e0 <_dtoa_r+0x240>
 8013250:	636f4361 	.word	0x636f4361
 8013254:	3fd287a7 	.word	0x3fd287a7
 8013258:	8b60c8b3 	.word	0x8b60c8b3
 801325c:	3fc68a28 	.word	0x3fc68a28
 8013260:	509f79fb 	.word	0x509f79fb
 8013264:	3fd34413 	.word	0x3fd34413
 8013268:	08019544 	.word	0x08019544
 801326c:	0801974f 	.word	0x0801974f
 8013270:	7ff00000 	.word	0x7ff00000
 8013274:	0801974b 	.word	0x0801974b
 8013278:	08019742 	.word	0x08019742
 801327c:	080196c5 	.word	0x080196c5
 8013280:	08019840 	.word	0x08019840
 8013284:	080197a7 	.word	0x080197a7
 8013288:	69f2      	ldr	r2, [r6, #28]
 801328a:	9901      	ldr	r1, [sp, #4]
 801328c:	6011      	str	r1, [r2, #0]
 801328e:	f1b9 0f0e 	cmp.w	r9, #14
 8013292:	d86c      	bhi.n	801336e <_dtoa_r+0x3ce>
 8013294:	2c00      	cmp	r4, #0
 8013296:	d06a      	beq.n	801336e <_dtoa_r+0x3ce>
 8013298:	f1bb 0f00 	cmp.w	fp, #0
 801329c:	f340 80a0 	ble.w	80133e0 <_dtoa_r+0x440>
 80132a0:	4ac1      	ldr	r2, [pc, #772]	; (80135a8 <_dtoa_r+0x608>)
 80132a2:	f00b 010f 	and.w	r1, fp, #15
 80132a6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80132aa:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80132ae:	ed92 7b00 	vldr	d7, [r2]
 80132b2:	ea4f 122b 	mov.w	r2, fp, asr #4
 80132b6:	f000 8087 	beq.w	80133c8 <_dtoa_r+0x428>
 80132ba:	49bc      	ldr	r1, [pc, #752]	; (80135ac <_dtoa_r+0x60c>)
 80132bc:	ed91 6b08 	vldr	d6, [r1, #32]
 80132c0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80132c4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80132c8:	f002 020f 	and.w	r2, r2, #15
 80132cc:	2103      	movs	r1, #3
 80132ce:	48b7      	ldr	r0, [pc, #732]	; (80135ac <_dtoa_r+0x60c>)
 80132d0:	2a00      	cmp	r2, #0
 80132d2:	d17b      	bne.n	80133cc <_dtoa_r+0x42c>
 80132d4:	ed9d 6b02 	vldr	d6, [sp, #8]
 80132d8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80132dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80132e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80132e2:	ed9d 7b02 	vldr	d7, [sp, #8]
 80132e6:	2a00      	cmp	r2, #0
 80132e8:	f000 80a0 	beq.w	801342c <_dtoa_r+0x48c>
 80132ec:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80132f0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80132f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132f8:	f140 8098 	bpl.w	801342c <_dtoa_r+0x48c>
 80132fc:	f1b9 0f00 	cmp.w	r9, #0
 8013300:	f000 8094 	beq.w	801342c <_dtoa_r+0x48c>
 8013304:	f1ba 0f00 	cmp.w	sl, #0
 8013308:	dd2f      	ble.n	801336a <_dtoa_r+0x3ca>
 801330a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 801330e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013312:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013316:	f10b 32ff 	add.w	r2, fp, #4294967295
 801331a:	3101      	adds	r1, #1
 801331c:	4654      	mov	r4, sl
 801331e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8013322:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 8013326:	ee07 1a90 	vmov	s15, r1
 801332a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801332e:	eea7 5b06 	vfma.f64	d5, d7, d6
 8013332:	ee15 7a90 	vmov	r7, s11
 8013336:	ec51 0b15 	vmov	r0, r1, d5
 801333a:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 801333e:	2c00      	cmp	r4, #0
 8013340:	d177      	bne.n	8013432 <_dtoa_r+0x492>
 8013342:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8013346:	ee36 6b47 	vsub.f64	d6, d6, d7
 801334a:	ec41 0b17 	vmov	d7, r0, r1
 801334e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013356:	f300 826a 	bgt.w	801382e <_dtoa_r+0x88e>
 801335a:	eeb1 7b47 	vneg.f64	d7, d7
 801335e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013366:	f100 8260 	bmi.w	801382a <_dtoa_r+0x88a>
 801336a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801336e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013370:	2a00      	cmp	r2, #0
 8013372:	f2c0 811d 	blt.w	80135b0 <_dtoa_r+0x610>
 8013376:	f1bb 0f0e 	cmp.w	fp, #14
 801337a:	f300 8119 	bgt.w	80135b0 <_dtoa_r+0x610>
 801337e:	4b8a      	ldr	r3, [pc, #552]	; (80135a8 <_dtoa_r+0x608>)
 8013380:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8013384:	ed93 6b00 	vldr	d6, [r3]
 8013388:	9b08      	ldr	r3, [sp, #32]
 801338a:	2b00      	cmp	r3, #0
 801338c:	f280 80b7 	bge.w	80134fe <_dtoa_r+0x55e>
 8013390:	f1b9 0f00 	cmp.w	r9, #0
 8013394:	f300 80b3 	bgt.w	80134fe <_dtoa_r+0x55e>
 8013398:	f040 8246 	bne.w	8013828 <_dtoa_r+0x888>
 801339c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80133a0:	ee26 6b07 	vmul.f64	d6, d6, d7
 80133a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80133a8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80133ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80133b0:	464c      	mov	r4, r9
 80133b2:	464f      	mov	r7, r9
 80133b4:	f280 821c 	bge.w	80137f0 <_dtoa_r+0x850>
 80133b8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80133bc:	2331      	movs	r3, #49	; 0x31
 80133be:	f808 3b01 	strb.w	r3, [r8], #1
 80133c2:	f10b 0b01 	add.w	fp, fp, #1
 80133c6:	e218      	b.n	80137fa <_dtoa_r+0x85a>
 80133c8:	2102      	movs	r1, #2
 80133ca:	e780      	b.n	80132ce <_dtoa_r+0x32e>
 80133cc:	07d4      	lsls	r4, r2, #31
 80133ce:	d504      	bpl.n	80133da <_dtoa_r+0x43a>
 80133d0:	ed90 6b00 	vldr	d6, [r0]
 80133d4:	3101      	adds	r1, #1
 80133d6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80133da:	1052      	asrs	r2, r2, #1
 80133dc:	3008      	adds	r0, #8
 80133de:	e777      	b.n	80132d0 <_dtoa_r+0x330>
 80133e0:	d022      	beq.n	8013428 <_dtoa_r+0x488>
 80133e2:	f1cb 0200 	rsb	r2, fp, #0
 80133e6:	4970      	ldr	r1, [pc, #448]	; (80135a8 <_dtoa_r+0x608>)
 80133e8:	f002 000f 	and.w	r0, r2, #15
 80133ec:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80133f0:	ed91 7b00 	vldr	d7, [r1]
 80133f4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80133f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80133fc:	486b      	ldr	r0, [pc, #428]	; (80135ac <_dtoa_r+0x60c>)
 80133fe:	1112      	asrs	r2, r2, #4
 8013400:	2400      	movs	r4, #0
 8013402:	2102      	movs	r1, #2
 8013404:	b92a      	cbnz	r2, 8013412 <_dtoa_r+0x472>
 8013406:	2c00      	cmp	r4, #0
 8013408:	f43f af6a 	beq.w	80132e0 <_dtoa_r+0x340>
 801340c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013410:	e766      	b.n	80132e0 <_dtoa_r+0x340>
 8013412:	07d7      	lsls	r7, r2, #31
 8013414:	d505      	bpl.n	8013422 <_dtoa_r+0x482>
 8013416:	ed90 6b00 	vldr	d6, [r0]
 801341a:	3101      	adds	r1, #1
 801341c:	2401      	movs	r4, #1
 801341e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8013422:	1052      	asrs	r2, r2, #1
 8013424:	3008      	adds	r0, #8
 8013426:	e7ed      	b.n	8013404 <_dtoa_r+0x464>
 8013428:	2102      	movs	r1, #2
 801342a:	e759      	b.n	80132e0 <_dtoa_r+0x340>
 801342c:	465a      	mov	r2, fp
 801342e:	464c      	mov	r4, r9
 8013430:	e775      	b.n	801331e <_dtoa_r+0x37e>
 8013432:	ec41 0b17 	vmov	d7, r0, r1
 8013436:	495c      	ldr	r1, [pc, #368]	; (80135a8 <_dtoa_r+0x608>)
 8013438:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 801343c:	ed11 4b02 	vldr	d4, [r1, #-8]
 8013440:	9901      	ldr	r1, [sp, #4]
 8013442:	440c      	add	r4, r1
 8013444:	9907      	ldr	r1, [sp, #28]
 8013446:	b351      	cbz	r1, 801349e <_dtoa_r+0x4fe>
 8013448:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 801344c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8013450:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013454:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8013458:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 801345c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013460:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013464:	ee14 1a90 	vmov	r1, s9
 8013468:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801346c:	3130      	adds	r1, #48	; 0x30
 801346e:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013472:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013476:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801347a:	f808 1b01 	strb.w	r1, [r8], #1
 801347e:	d439      	bmi.n	80134f4 <_dtoa_r+0x554>
 8013480:	ee32 5b46 	vsub.f64	d5, d2, d6
 8013484:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8013488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801348c:	d472      	bmi.n	8013574 <_dtoa_r+0x5d4>
 801348e:	45a0      	cmp	r8, r4
 8013490:	f43f af6b 	beq.w	801336a <_dtoa_r+0x3ca>
 8013494:	ee27 7b03 	vmul.f64	d7, d7, d3
 8013498:	ee26 6b03 	vmul.f64	d6, d6, d3
 801349c:	e7e0      	b.n	8013460 <_dtoa_r+0x4c0>
 801349e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80134a2:	ee27 7b04 	vmul.f64	d7, d7, d4
 80134a6:	4620      	mov	r0, r4
 80134a8:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80134ac:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80134b0:	ee14 1a90 	vmov	r1, s9
 80134b4:	3130      	adds	r1, #48	; 0x30
 80134b6:	f808 1b01 	strb.w	r1, [r8], #1
 80134ba:	45a0      	cmp	r8, r4
 80134bc:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80134c0:	ee36 6b45 	vsub.f64	d6, d6, d5
 80134c4:	d118      	bne.n	80134f8 <_dtoa_r+0x558>
 80134c6:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80134ca:	ee37 4b05 	vadd.f64	d4, d7, d5
 80134ce:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80134d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d6:	dc4d      	bgt.n	8013574 <_dtoa_r+0x5d4>
 80134d8:	ee35 5b47 	vsub.f64	d5, d5, d7
 80134dc:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80134e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134e4:	f57f af41 	bpl.w	801336a <_dtoa_r+0x3ca>
 80134e8:	4680      	mov	r8, r0
 80134ea:	3801      	subs	r0, #1
 80134ec:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80134f0:	2b30      	cmp	r3, #48	; 0x30
 80134f2:	d0f9      	beq.n	80134e8 <_dtoa_r+0x548>
 80134f4:	4693      	mov	fp, r2
 80134f6:	e02a      	b.n	801354e <_dtoa_r+0x5ae>
 80134f8:	ee26 6b03 	vmul.f64	d6, d6, d3
 80134fc:	e7d6      	b.n	80134ac <_dtoa_r+0x50c>
 80134fe:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013502:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 8013506:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801350a:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801350e:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8013512:	ee15 3a10 	vmov	r3, s10
 8013516:	3330      	adds	r3, #48	; 0x30
 8013518:	f808 3b01 	strb.w	r3, [r8], #1
 801351c:	9b01      	ldr	r3, [sp, #4]
 801351e:	eba8 0303 	sub.w	r3, r8, r3
 8013522:	4599      	cmp	r9, r3
 8013524:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8013528:	eea3 7b46 	vfms.f64	d7, d3, d6
 801352c:	d133      	bne.n	8013596 <_dtoa_r+0x5f6>
 801352e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013532:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801353a:	dc1a      	bgt.n	8013572 <_dtoa_r+0x5d2>
 801353c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013544:	d103      	bne.n	801354e <_dtoa_r+0x5ae>
 8013546:	ee15 3a10 	vmov	r3, s10
 801354a:	07d9      	lsls	r1, r3, #31
 801354c:	d411      	bmi.n	8013572 <_dtoa_r+0x5d2>
 801354e:	4629      	mov	r1, r5
 8013550:	4630      	mov	r0, r6
 8013552:	f000 fbd1 	bl	8013cf8 <_Bfree>
 8013556:	2300      	movs	r3, #0
 8013558:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801355a:	f888 3000 	strb.w	r3, [r8]
 801355e:	f10b 0301 	add.w	r3, fp, #1
 8013562:	6013      	str	r3, [r2, #0]
 8013564:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013566:	2b00      	cmp	r3, #0
 8013568:	f43f ad69 	beq.w	801303e <_dtoa_r+0x9e>
 801356c:	f8c3 8000 	str.w	r8, [r3]
 8013570:	e565      	b.n	801303e <_dtoa_r+0x9e>
 8013572:	465a      	mov	r2, fp
 8013574:	4643      	mov	r3, r8
 8013576:	4698      	mov	r8, r3
 8013578:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 801357c:	2939      	cmp	r1, #57	; 0x39
 801357e:	d106      	bne.n	801358e <_dtoa_r+0x5ee>
 8013580:	9901      	ldr	r1, [sp, #4]
 8013582:	4299      	cmp	r1, r3
 8013584:	d1f7      	bne.n	8013576 <_dtoa_r+0x5d6>
 8013586:	9801      	ldr	r0, [sp, #4]
 8013588:	2130      	movs	r1, #48	; 0x30
 801358a:	3201      	adds	r2, #1
 801358c:	7001      	strb	r1, [r0, #0]
 801358e:	7819      	ldrb	r1, [r3, #0]
 8013590:	3101      	adds	r1, #1
 8013592:	7019      	strb	r1, [r3, #0]
 8013594:	e7ae      	b.n	80134f4 <_dtoa_r+0x554>
 8013596:	ee27 7b04 	vmul.f64	d7, d7, d4
 801359a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801359e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80135a2:	d1b2      	bne.n	801350a <_dtoa_r+0x56a>
 80135a4:	e7d3      	b.n	801354e <_dtoa_r+0x5ae>
 80135a6:	bf00      	nop
 80135a8:	08019840 	.word	0x08019840
 80135ac:	08019818 	.word	0x08019818
 80135b0:	9907      	ldr	r1, [sp, #28]
 80135b2:	2900      	cmp	r1, #0
 80135b4:	f000 80d0 	beq.w	8013758 <_dtoa_r+0x7b8>
 80135b8:	9906      	ldr	r1, [sp, #24]
 80135ba:	2901      	cmp	r1, #1
 80135bc:	f300 80b4 	bgt.w	8013728 <_dtoa_r+0x788>
 80135c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80135c2:	2900      	cmp	r1, #0
 80135c4:	f000 80ac 	beq.w	8013720 <_dtoa_r+0x780>
 80135c8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80135cc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80135d0:	461c      	mov	r4, r3
 80135d2:	9309      	str	r3, [sp, #36]	; 0x24
 80135d4:	9b04      	ldr	r3, [sp, #16]
 80135d6:	4413      	add	r3, r2
 80135d8:	9304      	str	r3, [sp, #16]
 80135da:	9b05      	ldr	r3, [sp, #20]
 80135dc:	2101      	movs	r1, #1
 80135de:	4413      	add	r3, r2
 80135e0:	4630      	mov	r0, r6
 80135e2:	9305      	str	r3, [sp, #20]
 80135e4:	f000 fc3e 	bl	8013e64 <__i2b>
 80135e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80135ea:	4607      	mov	r7, r0
 80135ec:	f1b8 0f00 	cmp.w	r8, #0
 80135f0:	d00d      	beq.n	801360e <_dtoa_r+0x66e>
 80135f2:	9a05      	ldr	r2, [sp, #20]
 80135f4:	2a00      	cmp	r2, #0
 80135f6:	dd0a      	ble.n	801360e <_dtoa_r+0x66e>
 80135f8:	4542      	cmp	r2, r8
 80135fa:	9904      	ldr	r1, [sp, #16]
 80135fc:	bfa8      	it	ge
 80135fe:	4642      	movge	r2, r8
 8013600:	1a89      	subs	r1, r1, r2
 8013602:	9104      	str	r1, [sp, #16]
 8013604:	9905      	ldr	r1, [sp, #20]
 8013606:	eba8 0802 	sub.w	r8, r8, r2
 801360a:	1a8a      	subs	r2, r1, r2
 801360c:	9205      	str	r2, [sp, #20]
 801360e:	b303      	cbz	r3, 8013652 <_dtoa_r+0x6b2>
 8013610:	9a07      	ldr	r2, [sp, #28]
 8013612:	2a00      	cmp	r2, #0
 8013614:	f000 80a5 	beq.w	8013762 <_dtoa_r+0x7c2>
 8013618:	2c00      	cmp	r4, #0
 801361a:	dd13      	ble.n	8013644 <_dtoa_r+0x6a4>
 801361c:	4639      	mov	r1, r7
 801361e:	4622      	mov	r2, r4
 8013620:	4630      	mov	r0, r6
 8013622:	930d      	str	r3, [sp, #52]	; 0x34
 8013624:	f000 fcde 	bl	8013fe4 <__pow5mult>
 8013628:	462a      	mov	r2, r5
 801362a:	4601      	mov	r1, r0
 801362c:	4607      	mov	r7, r0
 801362e:	4630      	mov	r0, r6
 8013630:	f000 fc2e 	bl	8013e90 <__multiply>
 8013634:	4629      	mov	r1, r5
 8013636:	9009      	str	r0, [sp, #36]	; 0x24
 8013638:	4630      	mov	r0, r6
 801363a:	f000 fb5d 	bl	8013cf8 <_Bfree>
 801363e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013640:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013642:	4615      	mov	r5, r2
 8013644:	1b1a      	subs	r2, r3, r4
 8013646:	d004      	beq.n	8013652 <_dtoa_r+0x6b2>
 8013648:	4629      	mov	r1, r5
 801364a:	4630      	mov	r0, r6
 801364c:	f000 fcca 	bl	8013fe4 <__pow5mult>
 8013650:	4605      	mov	r5, r0
 8013652:	2101      	movs	r1, #1
 8013654:	4630      	mov	r0, r6
 8013656:	f000 fc05 	bl	8013e64 <__i2b>
 801365a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801365c:	2b00      	cmp	r3, #0
 801365e:	4604      	mov	r4, r0
 8013660:	f340 8081 	ble.w	8013766 <_dtoa_r+0x7c6>
 8013664:	461a      	mov	r2, r3
 8013666:	4601      	mov	r1, r0
 8013668:	4630      	mov	r0, r6
 801366a:	f000 fcbb 	bl	8013fe4 <__pow5mult>
 801366e:	9b06      	ldr	r3, [sp, #24]
 8013670:	2b01      	cmp	r3, #1
 8013672:	4604      	mov	r4, r0
 8013674:	dd7a      	ble.n	801376c <_dtoa_r+0x7cc>
 8013676:	2300      	movs	r3, #0
 8013678:	9309      	str	r3, [sp, #36]	; 0x24
 801367a:	6922      	ldr	r2, [r4, #16]
 801367c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8013680:	6910      	ldr	r0, [r2, #16]
 8013682:	f000 fba1 	bl	8013dc8 <__hi0bits>
 8013686:	f1c0 0020 	rsb	r0, r0, #32
 801368a:	9b05      	ldr	r3, [sp, #20]
 801368c:	4418      	add	r0, r3
 801368e:	f010 001f 	ands.w	r0, r0, #31
 8013692:	f000 8093 	beq.w	80137bc <_dtoa_r+0x81c>
 8013696:	f1c0 0220 	rsb	r2, r0, #32
 801369a:	2a04      	cmp	r2, #4
 801369c:	f340 8085 	ble.w	80137aa <_dtoa_r+0x80a>
 80136a0:	9b04      	ldr	r3, [sp, #16]
 80136a2:	f1c0 001c 	rsb	r0, r0, #28
 80136a6:	4403      	add	r3, r0
 80136a8:	9304      	str	r3, [sp, #16]
 80136aa:	9b05      	ldr	r3, [sp, #20]
 80136ac:	4480      	add	r8, r0
 80136ae:	4403      	add	r3, r0
 80136b0:	9305      	str	r3, [sp, #20]
 80136b2:	9b04      	ldr	r3, [sp, #16]
 80136b4:	2b00      	cmp	r3, #0
 80136b6:	dd05      	ble.n	80136c4 <_dtoa_r+0x724>
 80136b8:	4629      	mov	r1, r5
 80136ba:	461a      	mov	r2, r3
 80136bc:	4630      	mov	r0, r6
 80136be:	f000 fceb 	bl	8014098 <__lshift>
 80136c2:	4605      	mov	r5, r0
 80136c4:	9b05      	ldr	r3, [sp, #20]
 80136c6:	2b00      	cmp	r3, #0
 80136c8:	dd05      	ble.n	80136d6 <_dtoa_r+0x736>
 80136ca:	4621      	mov	r1, r4
 80136cc:	461a      	mov	r2, r3
 80136ce:	4630      	mov	r0, r6
 80136d0:	f000 fce2 	bl	8014098 <__lshift>
 80136d4:	4604      	mov	r4, r0
 80136d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d071      	beq.n	80137c0 <_dtoa_r+0x820>
 80136dc:	4621      	mov	r1, r4
 80136de:	4628      	mov	r0, r5
 80136e0:	f000 fd46 	bl	8014170 <__mcmp>
 80136e4:	2800      	cmp	r0, #0
 80136e6:	da6b      	bge.n	80137c0 <_dtoa_r+0x820>
 80136e8:	2300      	movs	r3, #0
 80136ea:	4629      	mov	r1, r5
 80136ec:	220a      	movs	r2, #10
 80136ee:	4630      	mov	r0, r6
 80136f0:	f000 fb24 	bl	8013d3c <__multadd>
 80136f4:	9b07      	ldr	r3, [sp, #28]
 80136f6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80136fa:	4605      	mov	r5, r0
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	f000 8197 	beq.w	8013a30 <_dtoa_r+0xa90>
 8013702:	4639      	mov	r1, r7
 8013704:	2300      	movs	r3, #0
 8013706:	220a      	movs	r2, #10
 8013708:	4630      	mov	r0, r6
 801370a:	f000 fb17 	bl	8013d3c <__multadd>
 801370e:	f1ba 0f00 	cmp.w	sl, #0
 8013712:	4607      	mov	r7, r0
 8013714:	f300 8093 	bgt.w	801383e <_dtoa_r+0x89e>
 8013718:	9b06      	ldr	r3, [sp, #24]
 801371a:	2b02      	cmp	r3, #2
 801371c:	dc57      	bgt.n	80137ce <_dtoa_r+0x82e>
 801371e:	e08e      	b.n	801383e <_dtoa_r+0x89e>
 8013720:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013722:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013726:	e751      	b.n	80135cc <_dtoa_r+0x62c>
 8013728:	f109 34ff 	add.w	r4, r9, #4294967295
 801372c:	42a3      	cmp	r3, r4
 801372e:	bfbf      	itttt	lt
 8013730:	1ae2      	sublt	r2, r4, r3
 8013732:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8013734:	189b      	addlt	r3, r3, r2
 8013736:	930a      	strlt	r3, [sp, #40]	; 0x28
 8013738:	bfae      	itee	ge
 801373a:	1b1c      	subge	r4, r3, r4
 801373c:	4623      	movlt	r3, r4
 801373e:	2400      	movlt	r4, #0
 8013740:	f1b9 0f00 	cmp.w	r9, #0
 8013744:	bfb5      	itete	lt
 8013746:	9a04      	ldrlt	r2, [sp, #16]
 8013748:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 801374c:	eba2 0809 	sublt.w	r8, r2, r9
 8013750:	464a      	movge	r2, r9
 8013752:	bfb8      	it	lt
 8013754:	2200      	movlt	r2, #0
 8013756:	e73c      	b.n	80135d2 <_dtoa_r+0x632>
 8013758:	f8dd 8010 	ldr.w	r8, [sp, #16]
 801375c:	9f07      	ldr	r7, [sp, #28]
 801375e:	461c      	mov	r4, r3
 8013760:	e744      	b.n	80135ec <_dtoa_r+0x64c>
 8013762:	461a      	mov	r2, r3
 8013764:	e770      	b.n	8013648 <_dtoa_r+0x6a8>
 8013766:	9b06      	ldr	r3, [sp, #24]
 8013768:	2b01      	cmp	r3, #1
 801376a:	dc18      	bgt.n	801379e <_dtoa_r+0x7fe>
 801376c:	9b02      	ldr	r3, [sp, #8]
 801376e:	b9b3      	cbnz	r3, 801379e <_dtoa_r+0x7fe>
 8013770:	9b03      	ldr	r3, [sp, #12]
 8013772:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8013776:	b9a2      	cbnz	r2, 80137a2 <_dtoa_r+0x802>
 8013778:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 801377c:	0d12      	lsrs	r2, r2, #20
 801377e:	0512      	lsls	r2, r2, #20
 8013780:	b18a      	cbz	r2, 80137a6 <_dtoa_r+0x806>
 8013782:	9b04      	ldr	r3, [sp, #16]
 8013784:	3301      	adds	r3, #1
 8013786:	9304      	str	r3, [sp, #16]
 8013788:	9b05      	ldr	r3, [sp, #20]
 801378a:	3301      	adds	r3, #1
 801378c:	9305      	str	r3, [sp, #20]
 801378e:	2301      	movs	r3, #1
 8013790:	9309      	str	r3, [sp, #36]	; 0x24
 8013792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013794:	2b00      	cmp	r3, #0
 8013796:	f47f af70 	bne.w	801367a <_dtoa_r+0x6da>
 801379a:	2001      	movs	r0, #1
 801379c:	e775      	b.n	801368a <_dtoa_r+0x6ea>
 801379e:	2300      	movs	r3, #0
 80137a0:	e7f6      	b.n	8013790 <_dtoa_r+0x7f0>
 80137a2:	9b02      	ldr	r3, [sp, #8]
 80137a4:	e7f4      	b.n	8013790 <_dtoa_r+0x7f0>
 80137a6:	9209      	str	r2, [sp, #36]	; 0x24
 80137a8:	e7f3      	b.n	8013792 <_dtoa_r+0x7f2>
 80137aa:	d082      	beq.n	80136b2 <_dtoa_r+0x712>
 80137ac:	9b04      	ldr	r3, [sp, #16]
 80137ae:	321c      	adds	r2, #28
 80137b0:	4413      	add	r3, r2
 80137b2:	9304      	str	r3, [sp, #16]
 80137b4:	9b05      	ldr	r3, [sp, #20]
 80137b6:	4490      	add	r8, r2
 80137b8:	4413      	add	r3, r2
 80137ba:	e779      	b.n	80136b0 <_dtoa_r+0x710>
 80137bc:	4602      	mov	r2, r0
 80137be:	e7f5      	b.n	80137ac <_dtoa_r+0x80c>
 80137c0:	f1b9 0f00 	cmp.w	r9, #0
 80137c4:	dc36      	bgt.n	8013834 <_dtoa_r+0x894>
 80137c6:	9b06      	ldr	r3, [sp, #24]
 80137c8:	2b02      	cmp	r3, #2
 80137ca:	dd33      	ble.n	8013834 <_dtoa_r+0x894>
 80137cc:	46ca      	mov	sl, r9
 80137ce:	f1ba 0f00 	cmp.w	sl, #0
 80137d2:	d10d      	bne.n	80137f0 <_dtoa_r+0x850>
 80137d4:	4621      	mov	r1, r4
 80137d6:	4653      	mov	r3, sl
 80137d8:	2205      	movs	r2, #5
 80137da:	4630      	mov	r0, r6
 80137dc:	f000 faae 	bl	8013d3c <__multadd>
 80137e0:	4601      	mov	r1, r0
 80137e2:	4604      	mov	r4, r0
 80137e4:	4628      	mov	r0, r5
 80137e6:	f000 fcc3 	bl	8014170 <__mcmp>
 80137ea:	2800      	cmp	r0, #0
 80137ec:	f73f ade4 	bgt.w	80133b8 <_dtoa_r+0x418>
 80137f0:	9b08      	ldr	r3, [sp, #32]
 80137f2:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80137f6:	ea6f 0b03 	mvn.w	fp, r3
 80137fa:	f04f 0900 	mov.w	r9, #0
 80137fe:	4621      	mov	r1, r4
 8013800:	4630      	mov	r0, r6
 8013802:	f000 fa79 	bl	8013cf8 <_Bfree>
 8013806:	2f00      	cmp	r7, #0
 8013808:	f43f aea1 	beq.w	801354e <_dtoa_r+0x5ae>
 801380c:	f1b9 0f00 	cmp.w	r9, #0
 8013810:	d005      	beq.n	801381e <_dtoa_r+0x87e>
 8013812:	45b9      	cmp	r9, r7
 8013814:	d003      	beq.n	801381e <_dtoa_r+0x87e>
 8013816:	4649      	mov	r1, r9
 8013818:	4630      	mov	r0, r6
 801381a:	f000 fa6d 	bl	8013cf8 <_Bfree>
 801381e:	4639      	mov	r1, r7
 8013820:	4630      	mov	r0, r6
 8013822:	f000 fa69 	bl	8013cf8 <_Bfree>
 8013826:	e692      	b.n	801354e <_dtoa_r+0x5ae>
 8013828:	2400      	movs	r4, #0
 801382a:	4627      	mov	r7, r4
 801382c:	e7e0      	b.n	80137f0 <_dtoa_r+0x850>
 801382e:	4693      	mov	fp, r2
 8013830:	4627      	mov	r7, r4
 8013832:	e5c1      	b.n	80133b8 <_dtoa_r+0x418>
 8013834:	9b07      	ldr	r3, [sp, #28]
 8013836:	46ca      	mov	sl, r9
 8013838:	2b00      	cmp	r3, #0
 801383a:	f000 8100 	beq.w	8013a3e <_dtoa_r+0xa9e>
 801383e:	f1b8 0f00 	cmp.w	r8, #0
 8013842:	dd05      	ble.n	8013850 <_dtoa_r+0x8b0>
 8013844:	4639      	mov	r1, r7
 8013846:	4642      	mov	r2, r8
 8013848:	4630      	mov	r0, r6
 801384a:	f000 fc25 	bl	8014098 <__lshift>
 801384e:	4607      	mov	r7, r0
 8013850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013852:	2b00      	cmp	r3, #0
 8013854:	d05d      	beq.n	8013912 <_dtoa_r+0x972>
 8013856:	6879      	ldr	r1, [r7, #4]
 8013858:	4630      	mov	r0, r6
 801385a:	f000 fa0d 	bl	8013c78 <_Balloc>
 801385e:	4680      	mov	r8, r0
 8013860:	b928      	cbnz	r0, 801386e <_dtoa_r+0x8ce>
 8013862:	4b82      	ldr	r3, [pc, #520]	; (8013a6c <_dtoa_r+0xacc>)
 8013864:	4602      	mov	r2, r0
 8013866:	f240 21ef 	movw	r1, #751	; 0x2ef
 801386a:	f7ff bbb1 	b.w	8012fd0 <_dtoa_r+0x30>
 801386e:	693a      	ldr	r2, [r7, #16]
 8013870:	3202      	adds	r2, #2
 8013872:	0092      	lsls	r2, r2, #2
 8013874:	f107 010c 	add.w	r1, r7, #12
 8013878:	300c      	adds	r0, #12
 801387a:	f7ff faf3 	bl	8012e64 <memcpy>
 801387e:	2201      	movs	r2, #1
 8013880:	4641      	mov	r1, r8
 8013882:	4630      	mov	r0, r6
 8013884:	f000 fc08 	bl	8014098 <__lshift>
 8013888:	9b01      	ldr	r3, [sp, #4]
 801388a:	3301      	adds	r3, #1
 801388c:	9304      	str	r3, [sp, #16]
 801388e:	9b01      	ldr	r3, [sp, #4]
 8013890:	4453      	add	r3, sl
 8013892:	9308      	str	r3, [sp, #32]
 8013894:	9b02      	ldr	r3, [sp, #8]
 8013896:	f003 0301 	and.w	r3, r3, #1
 801389a:	46b9      	mov	r9, r7
 801389c:	9307      	str	r3, [sp, #28]
 801389e:	4607      	mov	r7, r0
 80138a0:	9b04      	ldr	r3, [sp, #16]
 80138a2:	4621      	mov	r1, r4
 80138a4:	3b01      	subs	r3, #1
 80138a6:	4628      	mov	r0, r5
 80138a8:	9302      	str	r3, [sp, #8]
 80138aa:	f7ff faf0 	bl	8012e8e <quorem>
 80138ae:	4603      	mov	r3, r0
 80138b0:	3330      	adds	r3, #48	; 0x30
 80138b2:	9005      	str	r0, [sp, #20]
 80138b4:	4649      	mov	r1, r9
 80138b6:	4628      	mov	r0, r5
 80138b8:	9309      	str	r3, [sp, #36]	; 0x24
 80138ba:	f000 fc59 	bl	8014170 <__mcmp>
 80138be:	463a      	mov	r2, r7
 80138c0:	4682      	mov	sl, r0
 80138c2:	4621      	mov	r1, r4
 80138c4:	4630      	mov	r0, r6
 80138c6:	f000 fc6f 	bl	80141a8 <__mdiff>
 80138ca:	68c2      	ldr	r2, [r0, #12]
 80138cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138ce:	4680      	mov	r8, r0
 80138d0:	bb0a      	cbnz	r2, 8013916 <_dtoa_r+0x976>
 80138d2:	4601      	mov	r1, r0
 80138d4:	4628      	mov	r0, r5
 80138d6:	f000 fc4b 	bl	8014170 <__mcmp>
 80138da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138dc:	4602      	mov	r2, r0
 80138de:	4641      	mov	r1, r8
 80138e0:	4630      	mov	r0, r6
 80138e2:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80138e6:	f000 fa07 	bl	8013cf8 <_Bfree>
 80138ea:	9b06      	ldr	r3, [sp, #24]
 80138ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80138ee:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80138f2:	ea43 0102 	orr.w	r1, r3, r2
 80138f6:	9b07      	ldr	r3, [sp, #28]
 80138f8:	4319      	orrs	r1, r3
 80138fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138fc:	d10d      	bne.n	801391a <_dtoa_r+0x97a>
 80138fe:	2b39      	cmp	r3, #57	; 0x39
 8013900:	d029      	beq.n	8013956 <_dtoa_r+0x9b6>
 8013902:	f1ba 0f00 	cmp.w	sl, #0
 8013906:	dd01      	ble.n	801390c <_dtoa_r+0x96c>
 8013908:	9b05      	ldr	r3, [sp, #20]
 801390a:	3331      	adds	r3, #49	; 0x31
 801390c:	9a02      	ldr	r2, [sp, #8]
 801390e:	7013      	strb	r3, [r2, #0]
 8013910:	e775      	b.n	80137fe <_dtoa_r+0x85e>
 8013912:	4638      	mov	r0, r7
 8013914:	e7b8      	b.n	8013888 <_dtoa_r+0x8e8>
 8013916:	2201      	movs	r2, #1
 8013918:	e7e1      	b.n	80138de <_dtoa_r+0x93e>
 801391a:	f1ba 0f00 	cmp.w	sl, #0
 801391e:	db06      	blt.n	801392e <_dtoa_r+0x98e>
 8013920:	9906      	ldr	r1, [sp, #24]
 8013922:	ea41 0a0a 	orr.w	sl, r1, sl
 8013926:	9907      	ldr	r1, [sp, #28]
 8013928:	ea5a 0a01 	orrs.w	sl, sl, r1
 801392c:	d120      	bne.n	8013970 <_dtoa_r+0x9d0>
 801392e:	2a00      	cmp	r2, #0
 8013930:	ddec      	ble.n	801390c <_dtoa_r+0x96c>
 8013932:	4629      	mov	r1, r5
 8013934:	2201      	movs	r2, #1
 8013936:	4630      	mov	r0, r6
 8013938:	9304      	str	r3, [sp, #16]
 801393a:	f000 fbad 	bl	8014098 <__lshift>
 801393e:	4621      	mov	r1, r4
 8013940:	4605      	mov	r5, r0
 8013942:	f000 fc15 	bl	8014170 <__mcmp>
 8013946:	2800      	cmp	r0, #0
 8013948:	9b04      	ldr	r3, [sp, #16]
 801394a:	dc02      	bgt.n	8013952 <_dtoa_r+0x9b2>
 801394c:	d1de      	bne.n	801390c <_dtoa_r+0x96c>
 801394e:	07da      	lsls	r2, r3, #31
 8013950:	d5dc      	bpl.n	801390c <_dtoa_r+0x96c>
 8013952:	2b39      	cmp	r3, #57	; 0x39
 8013954:	d1d8      	bne.n	8013908 <_dtoa_r+0x968>
 8013956:	9a02      	ldr	r2, [sp, #8]
 8013958:	2339      	movs	r3, #57	; 0x39
 801395a:	7013      	strb	r3, [r2, #0]
 801395c:	4643      	mov	r3, r8
 801395e:	4698      	mov	r8, r3
 8013960:	3b01      	subs	r3, #1
 8013962:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8013966:	2a39      	cmp	r2, #57	; 0x39
 8013968:	d051      	beq.n	8013a0e <_dtoa_r+0xa6e>
 801396a:	3201      	adds	r2, #1
 801396c:	701a      	strb	r2, [r3, #0]
 801396e:	e746      	b.n	80137fe <_dtoa_r+0x85e>
 8013970:	2a00      	cmp	r2, #0
 8013972:	dd03      	ble.n	801397c <_dtoa_r+0x9dc>
 8013974:	2b39      	cmp	r3, #57	; 0x39
 8013976:	d0ee      	beq.n	8013956 <_dtoa_r+0x9b6>
 8013978:	3301      	adds	r3, #1
 801397a:	e7c7      	b.n	801390c <_dtoa_r+0x96c>
 801397c:	9a04      	ldr	r2, [sp, #16]
 801397e:	9908      	ldr	r1, [sp, #32]
 8013980:	f802 3c01 	strb.w	r3, [r2, #-1]
 8013984:	428a      	cmp	r2, r1
 8013986:	d02b      	beq.n	80139e0 <_dtoa_r+0xa40>
 8013988:	4629      	mov	r1, r5
 801398a:	2300      	movs	r3, #0
 801398c:	220a      	movs	r2, #10
 801398e:	4630      	mov	r0, r6
 8013990:	f000 f9d4 	bl	8013d3c <__multadd>
 8013994:	45b9      	cmp	r9, r7
 8013996:	4605      	mov	r5, r0
 8013998:	f04f 0300 	mov.w	r3, #0
 801399c:	f04f 020a 	mov.w	r2, #10
 80139a0:	4649      	mov	r1, r9
 80139a2:	4630      	mov	r0, r6
 80139a4:	d107      	bne.n	80139b6 <_dtoa_r+0xa16>
 80139a6:	f000 f9c9 	bl	8013d3c <__multadd>
 80139aa:	4681      	mov	r9, r0
 80139ac:	4607      	mov	r7, r0
 80139ae:	9b04      	ldr	r3, [sp, #16]
 80139b0:	3301      	adds	r3, #1
 80139b2:	9304      	str	r3, [sp, #16]
 80139b4:	e774      	b.n	80138a0 <_dtoa_r+0x900>
 80139b6:	f000 f9c1 	bl	8013d3c <__multadd>
 80139ba:	4639      	mov	r1, r7
 80139bc:	4681      	mov	r9, r0
 80139be:	2300      	movs	r3, #0
 80139c0:	220a      	movs	r2, #10
 80139c2:	4630      	mov	r0, r6
 80139c4:	f000 f9ba 	bl	8013d3c <__multadd>
 80139c8:	4607      	mov	r7, r0
 80139ca:	e7f0      	b.n	80139ae <_dtoa_r+0xa0e>
 80139cc:	f1ba 0f00 	cmp.w	sl, #0
 80139d0:	9a01      	ldr	r2, [sp, #4]
 80139d2:	bfcc      	ite	gt
 80139d4:	46d0      	movgt	r8, sl
 80139d6:	f04f 0801 	movle.w	r8, #1
 80139da:	4490      	add	r8, r2
 80139dc:	f04f 0900 	mov.w	r9, #0
 80139e0:	4629      	mov	r1, r5
 80139e2:	2201      	movs	r2, #1
 80139e4:	4630      	mov	r0, r6
 80139e6:	9302      	str	r3, [sp, #8]
 80139e8:	f000 fb56 	bl	8014098 <__lshift>
 80139ec:	4621      	mov	r1, r4
 80139ee:	4605      	mov	r5, r0
 80139f0:	f000 fbbe 	bl	8014170 <__mcmp>
 80139f4:	2800      	cmp	r0, #0
 80139f6:	dcb1      	bgt.n	801395c <_dtoa_r+0x9bc>
 80139f8:	d102      	bne.n	8013a00 <_dtoa_r+0xa60>
 80139fa:	9b02      	ldr	r3, [sp, #8]
 80139fc:	07db      	lsls	r3, r3, #31
 80139fe:	d4ad      	bmi.n	801395c <_dtoa_r+0x9bc>
 8013a00:	4643      	mov	r3, r8
 8013a02:	4698      	mov	r8, r3
 8013a04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013a08:	2a30      	cmp	r2, #48	; 0x30
 8013a0a:	d0fa      	beq.n	8013a02 <_dtoa_r+0xa62>
 8013a0c:	e6f7      	b.n	80137fe <_dtoa_r+0x85e>
 8013a0e:	9a01      	ldr	r2, [sp, #4]
 8013a10:	429a      	cmp	r2, r3
 8013a12:	d1a4      	bne.n	801395e <_dtoa_r+0x9be>
 8013a14:	f10b 0b01 	add.w	fp, fp, #1
 8013a18:	2331      	movs	r3, #49	; 0x31
 8013a1a:	e778      	b.n	801390e <_dtoa_r+0x96e>
 8013a1c:	4b14      	ldr	r3, [pc, #80]	; (8013a70 <_dtoa_r+0xad0>)
 8013a1e:	f7ff bb2a 	b.w	8013076 <_dtoa_r+0xd6>
 8013a22:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	f47f ab05 	bne.w	8013034 <_dtoa_r+0x94>
 8013a2a:	4b12      	ldr	r3, [pc, #72]	; (8013a74 <_dtoa_r+0xad4>)
 8013a2c:	f7ff bb23 	b.w	8013076 <_dtoa_r+0xd6>
 8013a30:	f1ba 0f00 	cmp.w	sl, #0
 8013a34:	dc03      	bgt.n	8013a3e <_dtoa_r+0xa9e>
 8013a36:	9b06      	ldr	r3, [sp, #24]
 8013a38:	2b02      	cmp	r3, #2
 8013a3a:	f73f aec8 	bgt.w	80137ce <_dtoa_r+0x82e>
 8013a3e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8013a42:	4621      	mov	r1, r4
 8013a44:	4628      	mov	r0, r5
 8013a46:	f7ff fa22 	bl	8012e8e <quorem>
 8013a4a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8013a4e:	f808 3b01 	strb.w	r3, [r8], #1
 8013a52:	9a01      	ldr	r2, [sp, #4]
 8013a54:	eba8 0202 	sub.w	r2, r8, r2
 8013a58:	4592      	cmp	sl, r2
 8013a5a:	ddb7      	ble.n	80139cc <_dtoa_r+0xa2c>
 8013a5c:	4629      	mov	r1, r5
 8013a5e:	2300      	movs	r3, #0
 8013a60:	220a      	movs	r2, #10
 8013a62:	4630      	mov	r0, r6
 8013a64:	f000 f96a 	bl	8013d3c <__multadd>
 8013a68:	4605      	mov	r5, r0
 8013a6a:	e7ea      	b.n	8013a42 <_dtoa_r+0xaa2>
 8013a6c:	080197a7 	.word	0x080197a7
 8013a70:	080196c4 	.word	0x080196c4
 8013a74:	08019742 	.word	0x08019742

08013a78 <_free_r>:
 8013a78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013a7a:	2900      	cmp	r1, #0
 8013a7c:	d044      	beq.n	8013b08 <_free_r+0x90>
 8013a7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013a82:	9001      	str	r0, [sp, #4]
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	f1a1 0404 	sub.w	r4, r1, #4
 8013a8a:	bfb8      	it	lt
 8013a8c:	18e4      	addlt	r4, r4, r3
 8013a8e:	f000 f8e7 	bl	8013c60 <__malloc_lock>
 8013a92:	4a1e      	ldr	r2, [pc, #120]	; (8013b0c <_free_r+0x94>)
 8013a94:	9801      	ldr	r0, [sp, #4]
 8013a96:	6813      	ldr	r3, [r2, #0]
 8013a98:	b933      	cbnz	r3, 8013aa8 <_free_r+0x30>
 8013a9a:	6063      	str	r3, [r4, #4]
 8013a9c:	6014      	str	r4, [r2, #0]
 8013a9e:	b003      	add	sp, #12
 8013aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013aa4:	f000 b8e2 	b.w	8013c6c <__malloc_unlock>
 8013aa8:	42a3      	cmp	r3, r4
 8013aaa:	d908      	bls.n	8013abe <_free_r+0x46>
 8013aac:	6825      	ldr	r5, [r4, #0]
 8013aae:	1961      	adds	r1, r4, r5
 8013ab0:	428b      	cmp	r3, r1
 8013ab2:	bf01      	itttt	eq
 8013ab4:	6819      	ldreq	r1, [r3, #0]
 8013ab6:	685b      	ldreq	r3, [r3, #4]
 8013ab8:	1949      	addeq	r1, r1, r5
 8013aba:	6021      	streq	r1, [r4, #0]
 8013abc:	e7ed      	b.n	8013a9a <_free_r+0x22>
 8013abe:	461a      	mov	r2, r3
 8013ac0:	685b      	ldr	r3, [r3, #4]
 8013ac2:	b10b      	cbz	r3, 8013ac8 <_free_r+0x50>
 8013ac4:	42a3      	cmp	r3, r4
 8013ac6:	d9fa      	bls.n	8013abe <_free_r+0x46>
 8013ac8:	6811      	ldr	r1, [r2, #0]
 8013aca:	1855      	adds	r5, r2, r1
 8013acc:	42a5      	cmp	r5, r4
 8013ace:	d10b      	bne.n	8013ae8 <_free_r+0x70>
 8013ad0:	6824      	ldr	r4, [r4, #0]
 8013ad2:	4421      	add	r1, r4
 8013ad4:	1854      	adds	r4, r2, r1
 8013ad6:	42a3      	cmp	r3, r4
 8013ad8:	6011      	str	r1, [r2, #0]
 8013ada:	d1e0      	bne.n	8013a9e <_free_r+0x26>
 8013adc:	681c      	ldr	r4, [r3, #0]
 8013ade:	685b      	ldr	r3, [r3, #4]
 8013ae0:	6053      	str	r3, [r2, #4]
 8013ae2:	440c      	add	r4, r1
 8013ae4:	6014      	str	r4, [r2, #0]
 8013ae6:	e7da      	b.n	8013a9e <_free_r+0x26>
 8013ae8:	d902      	bls.n	8013af0 <_free_r+0x78>
 8013aea:	230c      	movs	r3, #12
 8013aec:	6003      	str	r3, [r0, #0]
 8013aee:	e7d6      	b.n	8013a9e <_free_r+0x26>
 8013af0:	6825      	ldr	r5, [r4, #0]
 8013af2:	1961      	adds	r1, r4, r5
 8013af4:	428b      	cmp	r3, r1
 8013af6:	bf04      	itt	eq
 8013af8:	6819      	ldreq	r1, [r3, #0]
 8013afa:	685b      	ldreq	r3, [r3, #4]
 8013afc:	6063      	str	r3, [r4, #4]
 8013afe:	bf04      	itt	eq
 8013b00:	1949      	addeq	r1, r1, r5
 8013b02:	6021      	streq	r1, [r4, #0]
 8013b04:	6054      	str	r4, [r2, #4]
 8013b06:	e7ca      	b.n	8013a9e <_free_r+0x26>
 8013b08:	b003      	add	sp, #12
 8013b0a:	bd30      	pop	{r4, r5, pc}
 8013b0c:	2400d62c 	.word	0x2400d62c

08013b10 <malloc>:
 8013b10:	4b02      	ldr	r3, [pc, #8]	; (8013b1c <malloc+0xc>)
 8013b12:	4601      	mov	r1, r0
 8013b14:	6818      	ldr	r0, [r3, #0]
 8013b16:	f000 b823 	b.w	8013b60 <_malloc_r>
 8013b1a:	bf00      	nop
 8013b1c:	240003ac 	.word	0x240003ac

08013b20 <sbrk_aligned>:
 8013b20:	b570      	push	{r4, r5, r6, lr}
 8013b22:	4e0e      	ldr	r6, [pc, #56]	; (8013b5c <sbrk_aligned+0x3c>)
 8013b24:	460c      	mov	r4, r1
 8013b26:	6831      	ldr	r1, [r6, #0]
 8013b28:	4605      	mov	r5, r0
 8013b2a:	b911      	cbnz	r1, 8013b32 <sbrk_aligned+0x12>
 8013b2c:	f001 f85e 	bl	8014bec <_sbrk_r>
 8013b30:	6030      	str	r0, [r6, #0]
 8013b32:	4621      	mov	r1, r4
 8013b34:	4628      	mov	r0, r5
 8013b36:	f001 f859 	bl	8014bec <_sbrk_r>
 8013b3a:	1c43      	adds	r3, r0, #1
 8013b3c:	d00a      	beq.n	8013b54 <sbrk_aligned+0x34>
 8013b3e:	1cc4      	adds	r4, r0, #3
 8013b40:	f024 0403 	bic.w	r4, r4, #3
 8013b44:	42a0      	cmp	r0, r4
 8013b46:	d007      	beq.n	8013b58 <sbrk_aligned+0x38>
 8013b48:	1a21      	subs	r1, r4, r0
 8013b4a:	4628      	mov	r0, r5
 8013b4c:	f001 f84e 	bl	8014bec <_sbrk_r>
 8013b50:	3001      	adds	r0, #1
 8013b52:	d101      	bne.n	8013b58 <sbrk_aligned+0x38>
 8013b54:	f04f 34ff 	mov.w	r4, #4294967295
 8013b58:	4620      	mov	r0, r4
 8013b5a:	bd70      	pop	{r4, r5, r6, pc}
 8013b5c:	2400d630 	.word	0x2400d630

08013b60 <_malloc_r>:
 8013b60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b64:	1ccd      	adds	r5, r1, #3
 8013b66:	f025 0503 	bic.w	r5, r5, #3
 8013b6a:	3508      	adds	r5, #8
 8013b6c:	2d0c      	cmp	r5, #12
 8013b6e:	bf38      	it	cc
 8013b70:	250c      	movcc	r5, #12
 8013b72:	2d00      	cmp	r5, #0
 8013b74:	4607      	mov	r7, r0
 8013b76:	db01      	blt.n	8013b7c <_malloc_r+0x1c>
 8013b78:	42a9      	cmp	r1, r5
 8013b7a:	d905      	bls.n	8013b88 <_malloc_r+0x28>
 8013b7c:	230c      	movs	r3, #12
 8013b7e:	603b      	str	r3, [r7, #0]
 8013b80:	2600      	movs	r6, #0
 8013b82:	4630      	mov	r0, r6
 8013b84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b88:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013c5c <_malloc_r+0xfc>
 8013b8c:	f000 f868 	bl	8013c60 <__malloc_lock>
 8013b90:	f8d8 3000 	ldr.w	r3, [r8]
 8013b94:	461c      	mov	r4, r3
 8013b96:	bb5c      	cbnz	r4, 8013bf0 <_malloc_r+0x90>
 8013b98:	4629      	mov	r1, r5
 8013b9a:	4638      	mov	r0, r7
 8013b9c:	f7ff ffc0 	bl	8013b20 <sbrk_aligned>
 8013ba0:	1c43      	adds	r3, r0, #1
 8013ba2:	4604      	mov	r4, r0
 8013ba4:	d155      	bne.n	8013c52 <_malloc_r+0xf2>
 8013ba6:	f8d8 4000 	ldr.w	r4, [r8]
 8013baa:	4626      	mov	r6, r4
 8013bac:	2e00      	cmp	r6, #0
 8013bae:	d145      	bne.n	8013c3c <_malloc_r+0xdc>
 8013bb0:	2c00      	cmp	r4, #0
 8013bb2:	d048      	beq.n	8013c46 <_malloc_r+0xe6>
 8013bb4:	6823      	ldr	r3, [r4, #0]
 8013bb6:	4631      	mov	r1, r6
 8013bb8:	4638      	mov	r0, r7
 8013bba:	eb04 0903 	add.w	r9, r4, r3
 8013bbe:	f001 f815 	bl	8014bec <_sbrk_r>
 8013bc2:	4581      	cmp	r9, r0
 8013bc4:	d13f      	bne.n	8013c46 <_malloc_r+0xe6>
 8013bc6:	6821      	ldr	r1, [r4, #0]
 8013bc8:	1a6d      	subs	r5, r5, r1
 8013bca:	4629      	mov	r1, r5
 8013bcc:	4638      	mov	r0, r7
 8013bce:	f7ff ffa7 	bl	8013b20 <sbrk_aligned>
 8013bd2:	3001      	adds	r0, #1
 8013bd4:	d037      	beq.n	8013c46 <_malloc_r+0xe6>
 8013bd6:	6823      	ldr	r3, [r4, #0]
 8013bd8:	442b      	add	r3, r5
 8013bda:	6023      	str	r3, [r4, #0]
 8013bdc:	f8d8 3000 	ldr.w	r3, [r8]
 8013be0:	2b00      	cmp	r3, #0
 8013be2:	d038      	beq.n	8013c56 <_malloc_r+0xf6>
 8013be4:	685a      	ldr	r2, [r3, #4]
 8013be6:	42a2      	cmp	r2, r4
 8013be8:	d12b      	bne.n	8013c42 <_malloc_r+0xe2>
 8013bea:	2200      	movs	r2, #0
 8013bec:	605a      	str	r2, [r3, #4]
 8013bee:	e00f      	b.n	8013c10 <_malloc_r+0xb0>
 8013bf0:	6822      	ldr	r2, [r4, #0]
 8013bf2:	1b52      	subs	r2, r2, r5
 8013bf4:	d41f      	bmi.n	8013c36 <_malloc_r+0xd6>
 8013bf6:	2a0b      	cmp	r2, #11
 8013bf8:	d917      	bls.n	8013c2a <_malloc_r+0xca>
 8013bfa:	1961      	adds	r1, r4, r5
 8013bfc:	42a3      	cmp	r3, r4
 8013bfe:	6025      	str	r5, [r4, #0]
 8013c00:	bf18      	it	ne
 8013c02:	6059      	strne	r1, [r3, #4]
 8013c04:	6863      	ldr	r3, [r4, #4]
 8013c06:	bf08      	it	eq
 8013c08:	f8c8 1000 	streq.w	r1, [r8]
 8013c0c:	5162      	str	r2, [r4, r5]
 8013c0e:	604b      	str	r3, [r1, #4]
 8013c10:	4638      	mov	r0, r7
 8013c12:	f104 060b 	add.w	r6, r4, #11
 8013c16:	f000 f829 	bl	8013c6c <__malloc_unlock>
 8013c1a:	f026 0607 	bic.w	r6, r6, #7
 8013c1e:	1d23      	adds	r3, r4, #4
 8013c20:	1af2      	subs	r2, r6, r3
 8013c22:	d0ae      	beq.n	8013b82 <_malloc_r+0x22>
 8013c24:	1b9b      	subs	r3, r3, r6
 8013c26:	50a3      	str	r3, [r4, r2]
 8013c28:	e7ab      	b.n	8013b82 <_malloc_r+0x22>
 8013c2a:	42a3      	cmp	r3, r4
 8013c2c:	6862      	ldr	r2, [r4, #4]
 8013c2e:	d1dd      	bne.n	8013bec <_malloc_r+0x8c>
 8013c30:	f8c8 2000 	str.w	r2, [r8]
 8013c34:	e7ec      	b.n	8013c10 <_malloc_r+0xb0>
 8013c36:	4623      	mov	r3, r4
 8013c38:	6864      	ldr	r4, [r4, #4]
 8013c3a:	e7ac      	b.n	8013b96 <_malloc_r+0x36>
 8013c3c:	4634      	mov	r4, r6
 8013c3e:	6876      	ldr	r6, [r6, #4]
 8013c40:	e7b4      	b.n	8013bac <_malloc_r+0x4c>
 8013c42:	4613      	mov	r3, r2
 8013c44:	e7cc      	b.n	8013be0 <_malloc_r+0x80>
 8013c46:	230c      	movs	r3, #12
 8013c48:	603b      	str	r3, [r7, #0]
 8013c4a:	4638      	mov	r0, r7
 8013c4c:	f000 f80e 	bl	8013c6c <__malloc_unlock>
 8013c50:	e797      	b.n	8013b82 <_malloc_r+0x22>
 8013c52:	6025      	str	r5, [r4, #0]
 8013c54:	e7dc      	b.n	8013c10 <_malloc_r+0xb0>
 8013c56:	605b      	str	r3, [r3, #4]
 8013c58:	deff      	udf	#255	; 0xff
 8013c5a:	bf00      	nop
 8013c5c:	2400d62c 	.word	0x2400d62c

08013c60 <__malloc_lock>:
 8013c60:	4801      	ldr	r0, [pc, #4]	; (8013c68 <__malloc_lock+0x8>)
 8013c62:	f7ff b8f5 	b.w	8012e50 <__retarget_lock_acquire_recursive>
 8013c66:	bf00      	nop
 8013c68:	2400d628 	.word	0x2400d628

08013c6c <__malloc_unlock>:
 8013c6c:	4801      	ldr	r0, [pc, #4]	; (8013c74 <__malloc_unlock+0x8>)
 8013c6e:	f7ff b8f0 	b.w	8012e52 <__retarget_lock_release_recursive>
 8013c72:	bf00      	nop
 8013c74:	2400d628 	.word	0x2400d628

08013c78 <_Balloc>:
 8013c78:	b570      	push	{r4, r5, r6, lr}
 8013c7a:	69c6      	ldr	r6, [r0, #28]
 8013c7c:	4604      	mov	r4, r0
 8013c7e:	460d      	mov	r5, r1
 8013c80:	b976      	cbnz	r6, 8013ca0 <_Balloc+0x28>
 8013c82:	2010      	movs	r0, #16
 8013c84:	f7ff ff44 	bl	8013b10 <malloc>
 8013c88:	4602      	mov	r2, r0
 8013c8a:	61e0      	str	r0, [r4, #28]
 8013c8c:	b920      	cbnz	r0, 8013c98 <_Balloc+0x20>
 8013c8e:	4b18      	ldr	r3, [pc, #96]	; (8013cf0 <_Balloc+0x78>)
 8013c90:	4818      	ldr	r0, [pc, #96]	; (8013cf4 <_Balloc+0x7c>)
 8013c92:	216b      	movs	r1, #107	; 0x6b
 8013c94:	f7fe f9a8 	bl	8011fe8 <__assert_func>
 8013c98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013c9c:	6006      	str	r6, [r0, #0]
 8013c9e:	60c6      	str	r6, [r0, #12]
 8013ca0:	69e6      	ldr	r6, [r4, #28]
 8013ca2:	68f3      	ldr	r3, [r6, #12]
 8013ca4:	b183      	cbz	r3, 8013cc8 <_Balloc+0x50>
 8013ca6:	69e3      	ldr	r3, [r4, #28]
 8013ca8:	68db      	ldr	r3, [r3, #12]
 8013caa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013cae:	b9b8      	cbnz	r0, 8013ce0 <_Balloc+0x68>
 8013cb0:	2101      	movs	r1, #1
 8013cb2:	fa01 f605 	lsl.w	r6, r1, r5
 8013cb6:	1d72      	adds	r2, r6, #5
 8013cb8:	0092      	lsls	r2, r2, #2
 8013cba:	4620      	mov	r0, r4
 8013cbc:	f000 ffa6 	bl	8014c0c <_calloc_r>
 8013cc0:	b160      	cbz	r0, 8013cdc <_Balloc+0x64>
 8013cc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013cc6:	e00e      	b.n	8013ce6 <_Balloc+0x6e>
 8013cc8:	2221      	movs	r2, #33	; 0x21
 8013cca:	2104      	movs	r1, #4
 8013ccc:	4620      	mov	r0, r4
 8013cce:	f000 ff9d 	bl	8014c0c <_calloc_r>
 8013cd2:	69e3      	ldr	r3, [r4, #28]
 8013cd4:	60f0      	str	r0, [r6, #12]
 8013cd6:	68db      	ldr	r3, [r3, #12]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	d1e4      	bne.n	8013ca6 <_Balloc+0x2e>
 8013cdc:	2000      	movs	r0, #0
 8013cde:	bd70      	pop	{r4, r5, r6, pc}
 8013ce0:	6802      	ldr	r2, [r0, #0]
 8013ce2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013ce6:	2300      	movs	r3, #0
 8013ce8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013cec:	e7f7      	b.n	8013cde <_Balloc+0x66>
 8013cee:	bf00      	nop
 8013cf0:	08019544 	.word	0x08019544
 8013cf4:	080197b8 	.word	0x080197b8

08013cf8 <_Bfree>:
 8013cf8:	b570      	push	{r4, r5, r6, lr}
 8013cfa:	69c6      	ldr	r6, [r0, #28]
 8013cfc:	4605      	mov	r5, r0
 8013cfe:	460c      	mov	r4, r1
 8013d00:	b976      	cbnz	r6, 8013d20 <_Bfree+0x28>
 8013d02:	2010      	movs	r0, #16
 8013d04:	f7ff ff04 	bl	8013b10 <malloc>
 8013d08:	4602      	mov	r2, r0
 8013d0a:	61e8      	str	r0, [r5, #28]
 8013d0c:	b920      	cbnz	r0, 8013d18 <_Bfree+0x20>
 8013d0e:	4b09      	ldr	r3, [pc, #36]	; (8013d34 <_Bfree+0x3c>)
 8013d10:	4809      	ldr	r0, [pc, #36]	; (8013d38 <_Bfree+0x40>)
 8013d12:	218f      	movs	r1, #143	; 0x8f
 8013d14:	f7fe f968 	bl	8011fe8 <__assert_func>
 8013d18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013d1c:	6006      	str	r6, [r0, #0]
 8013d1e:	60c6      	str	r6, [r0, #12]
 8013d20:	b13c      	cbz	r4, 8013d32 <_Bfree+0x3a>
 8013d22:	69eb      	ldr	r3, [r5, #28]
 8013d24:	6862      	ldr	r2, [r4, #4]
 8013d26:	68db      	ldr	r3, [r3, #12]
 8013d28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013d2c:	6021      	str	r1, [r4, #0]
 8013d2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013d32:	bd70      	pop	{r4, r5, r6, pc}
 8013d34:	08019544 	.word	0x08019544
 8013d38:	080197b8 	.word	0x080197b8

08013d3c <__multadd>:
 8013d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d40:	690d      	ldr	r5, [r1, #16]
 8013d42:	4607      	mov	r7, r0
 8013d44:	460c      	mov	r4, r1
 8013d46:	461e      	mov	r6, r3
 8013d48:	f101 0c14 	add.w	ip, r1, #20
 8013d4c:	2000      	movs	r0, #0
 8013d4e:	f8dc 3000 	ldr.w	r3, [ip]
 8013d52:	b299      	uxth	r1, r3
 8013d54:	fb02 6101 	mla	r1, r2, r1, r6
 8013d58:	0c1e      	lsrs	r6, r3, #16
 8013d5a:	0c0b      	lsrs	r3, r1, #16
 8013d5c:	fb02 3306 	mla	r3, r2, r6, r3
 8013d60:	b289      	uxth	r1, r1
 8013d62:	3001      	adds	r0, #1
 8013d64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013d68:	4285      	cmp	r5, r0
 8013d6a:	f84c 1b04 	str.w	r1, [ip], #4
 8013d6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013d72:	dcec      	bgt.n	8013d4e <__multadd+0x12>
 8013d74:	b30e      	cbz	r6, 8013dba <__multadd+0x7e>
 8013d76:	68a3      	ldr	r3, [r4, #8]
 8013d78:	42ab      	cmp	r3, r5
 8013d7a:	dc19      	bgt.n	8013db0 <__multadd+0x74>
 8013d7c:	6861      	ldr	r1, [r4, #4]
 8013d7e:	4638      	mov	r0, r7
 8013d80:	3101      	adds	r1, #1
 8013d82:	f7ff ff79 	bl	8013c78 <_Balloc>
 8013d86:	4680      	mov	r8, r0
 8013d88:	b928      	cbnz	r0, 8013d96 <__multadd+0x5a>
 8013d8a:	4602      	mov	r2, r0
 8013d8c:	4b0c      	ldr	r3, [pc, #48]	; (8013dc0 <__multadd+0x84>)
 8013d8e:	480d      	ldr	r0, [pc, #52]	; (8013dc4 <__multadd+0x88>)
 8013d90:	21ba      	movs	r1, #186	; 0xba
 8013d92:	f7fe f929 	bl	8011fe8 <__assert_func>
 8013d96:	6922      	ldr	r2, [r4, #16]
 8013d98:	3202      	adds	r2, #2
 8013d9a:	f104 010c 	add.w	r1, r4, #12
 8013d9e:	0092      	lsls	r2, r2, #2
 8013da0:	300c      	adds	r0, #12
 8013da2:	f7ff f85f 	bl	8012e64 <memcpy>
 8013da6:	4621      	mov	r1, r4
 8013da8:	4638      	mov	r0, r7
 8013daa:	f7ff ffa5 	bl	8013cf8 <_Bfree>
 8013dae:	4644      	mov	r4, r8
 8013db0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013db4:	3501      	adds	r5, #1
 8013db6:	615e      	str	r6, [r3, #20]
 8013db8:	6125      	str	r5, [r4, #16]
 8013dba:	4620      	mov	r0, r4
 8013dbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dc0:	080197a7 	.word	0x080197a7
 8013dc4:	080197b8 	.word	0x080197b8

08013dc8 <__hi0bits>:
 8013dc8:	0c03      	lsrs	r3, r0, #16
 8013dca:	041b      	lsls	r3, r3, #16
 8013dcc:	b9d3      	cbnz	r3, 8013e04 <__hi0bits+0x3c>
 8013dce:	0400      	lsls	r0, r0, #16
 8013dd0:	2310      	movs	r3, #16
 8013dd2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013dd6:	bf04      	itt	eq
 8013dd8:	0200      	lsleq	r0, r0, #8
 8013dda:	3308      	addeq	r3, #8
 8013ddc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8013de0:	bf04      	itt	eq
 8013de2:	0100      	lsleq	r0, r0, #4
 8013de4:	3304      	addeq	r3, #4
 8013de6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013dea:	bf04      	itt	eq
 8013dec:	0080      	lsleq	r0, r0, #2
 8013dee:	3302      	addeq	r3, #2
 8013df0:	2800      	cmp	r0, #0
 8013df2:	db05      	blt.n	8013e00 <__hi0bits+0x38>
 8013df4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013df8:	f103 0301 	add.w	r3, r3, #1
 8013dfc:	bf08      	it	eq
 8013dfe:	2320      	moveq	r3, #32
 8013e00:	4618      	mov	r0, r3
 8013e02:	4770      	bx	lr
 8013e04:	2300      	movs	r3, #0
 8013e06:	e7e4      	b.n	8013dd2 <__hi0bits+0xa>

08013e08 <__lo0bits>:
 8013e08:	6803      	ldr	r3, [r0, #0]
 8013e0a:	f013 0207 	ands.w	r2, r3, #7
 8013e0e:	d00c      	beq.n	8013e2a <__lo0bits+0x22>
 8013e10:	07d9      	lsls	r1, r3, #31
 8013e12:	d422      	bmi.n	8013e5a <__lo0bits+0x52>
 8013e14:	079a      	lsls	r2, r3, #30
 8013e16:	bf49      	itett	mi
 8013e18:	085b      	lsrmi	r3, r3, #1
 8013e1a:	089b      	lsrpl	r3, r3, #2
 8013e1c:	6003      	strmi	r3, [r0, #0]
 8013e1e:	2201      	movmi	r2, #1
 8013e20:	bf5c      	itt	pl
 8013e22:	6003      	strpl	r3, [r0, #0]
 8013e24:	2202      	movpl	r2, #2
 8013e26:	4610      	mov	r0, r2
 8013e28:	4770      	bx	lr
 8013e2a:	b299      	uxth	r1, r3
 8013e2c:	b909      	cbnz	r1, 8013e32 <__lo0bits+0x2a>
 8013e2e:	0c1b      	lsrs	r3, r3, #16
 8013e30:	2210      	movs	r2, #16
 8013e32:	b2d9      	uxtb	r1, r3
 8013e34:	b909      	cbnz	r1, 8013e3a <__lo0bits+0x32>
 8013e36:	3208      	adds	r2, #8
 8013e38:	0a1b      	lsrs	r3, r3, #8
 8013e3a:	0719      	lsls	r1, r3, #28
 8013e3c:	bf04      	itt	eq
 8013e3e:	091b      	lsreq	r3, r3, #4
 8013e40:	3204      	addeq	r2, #4
 8013e42:	0799      	lsls	r1, r3, #30
 8013e44:	bf04      	itt	eq
 8013e46:	089b      	lsreq	r3, r3, #2
 8013e48:	3202      	addeq	r2, #2
 8013e4a:	07d9      	lsls	r1, r3, #31
 8013e4c:	d403      	bmi.n	8013e56 <__lo0bits+0x4e>
 8013e4e:	085b      	lsrs	r3, r3, #1
 8013e50:	f102 0201 	add.w	r2, r2, #1
 8013e54:	d003      	beq.n	8013e5e <__lo0bits+0x56>
 8013e56:	6003      	str	r3, [r0, #0]
 8013e58:	e7e5      	b.n	8013e26 <__lo0bits+0x1e>
 8013e5a:	2200      	movs	r2, #0
 8013e5c:	e7e3      	b.n	8013e26 <__lo0bits+0x1e>
 8013e5e:	2220      	movs	r2, #32
 8013e60:	e7e1      	b.n	8013e26 <__lo0bits+0x1e>
	...

08013e64 <__i2b>:
 8013e64:	b510      	push	{r4, lr}
 8013e66:	460c      	mov	r4, r1
 8013e68:	2101      	movs	r1, #1
 8013e6a:	f7ff ff05 	bl	8013c78 <_Balloc>
 8013e6e:	4602      	mov	r2, r0
 8013e70:	b928      	cbnz	r0, 8013e7e <__i2b+0x1a>
 8013e72:	4b05      	ldr	r3, [pc, #20]	; (8013e88 <__i2b+0x24>)
 8013e74:	4805      	ldr	r0, [pc, #20]	; (8013e8c <__i2b+0x28>)
 8013e76:	f240 1145 	movw	r1, #325	; 0x145
 8013e7a:	f7fe f8b5 	bl	8011fe8 <__assert_func>
 8013e7e:	2301      	movs	r3, #1
 8013e80:	6144      	str	r4, [r0, #20]
 8013e82:	6103      	str	r3, [r0, #16]
 8013e84:	bd10      	pop	{r4, pc}
 8013e86:	bf00      	nop
 8013e88:	080197a7 	.word	0x080197a7
 8013e8c:	080197b8 	.word	0x080197b8

08013e90 <__multiply>:
 8013e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e94:	4691      	mov	r9, r2
 8013e96:	690a      	ldr	r2, [r1, #16]
 8013e98:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	bfb8      	it	lt
 8013ea0:	460b      	movlt	r3, r1
 8013ea2:	460c      	mov	r4, r1
 8013ea4:	bfbc      	itt	lt
 8013ea6:	464c      	movlt	r4, r9
 8013ea8:	4699      	movlt	r9, r3
 8013eaa:	6927      	ldr	r7, [r4, #16]
 8013eac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013eb0:	68a3      	ldr	r3, [r4, #8]
 8013eb2:	6861      	ldr	r1, [r4, #4]
 8013eb4:	eb07 060a 	add.w	r6, r7, sl
 8013eb8:	42b3      	cmp	r3, r6
 8013eba:	b085      	sub	sp, #20
 8013ebc:	bfb8      	it	lt
 8013ebe:	3101      	addlt	r1, #1
 8013ec0:	f7ff feda 	bl	8013c78 <_Balloc>
 8013ec4:	b930      	cbnz	r0, 8013ed4 <__multiply+0x44>
 8013ec6:	4602      	mov	r2, r0
 8013ec8:	4b44      	ldr	r3, [pc, #272]	; (8013fdc <__multiply+0x14c>)
 8013eca:	4845      	ldr	r0, [pc, #276]	; (8013fe0 <__multiply+0x150>)
 8013ecc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8013ed0:	f7fe f88a 	bl	8011fe8 <__assert_func>
 8013ed4:	f100 0514 	add.w	r5, r0, #20
 8013ed8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013edc:	462b      	mov	r3, r5
 8013ede:	2200      	movs	r2, #0
 8013ee0:	4543      	cmp	r3, r8
 8013ee2:	d321      	bcc.n	8013f28 <__multiply+0x98>
 8013ee4:	f104 0314 	add.w	r3, r4, #20
 8013ee8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013eec:	f109 0314 	add.w	r3, r9, #20
 8013ef0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013ef4:	9202      	str	r2, [sp, #8]
 8013ef6:	1b3a      	subs	r2, r7, r4
 8013ef8:	3a15      	subs	r2, #21
 8013efa:	f022 0203 	bic.w	r2, r2, #3
 8013efe:	3204      	adds	r2, #4
 8013f00:	f104 0115 	add.w	r1, r4, #21
 8013f04:	428f      	cmp	r7, r1
 8013f06:	bf38      	it	cc
 8013f08:	2204      	movcc	r2, #4
 8013f0a:	9201      	str	r2, [sp, #4]
 8013f0c:	9a02      	ldr	r2, [sp, #8]
 8013f0e:	9303      	str	r3, [sp, #12]
 8013f10:	429a      	cmp	r2, r3
 8013f12:	d80c      	bhi.n	8013f2e <__multiply+0x9e>
 8013f14:	2e00      	cmp	r6, #0
 8013f16:	dd03      	ble.n	8013f20 <__multiply+0x90>
 8013f18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d05b      	beq.n	8013fd8 <__multiply+0x148>
 8013f20:	6106      	str	r6, [r0, #16]
 8013f22:	b005      	add	sp, #20
 8013f24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f28:	f843 2b04 	str.w	r2, [r3], #4
 8013f2c:	e7d8      	b.n	8013ee0 <__multiply+0x50>
 8013f2e:	f8b3 a000 	ldrh.w	sl, [r3]
 8013f32:	f1ba 0f00 	cmp.w	sl, #0
 8013f36:	d024      	beq.n	8013f82 <__multiply+0xf2>
 8013f38:	f104 0e14 	add.w	lr, r4, #20
 8013f3c:	46a9      	mov	r9, r5
 8013f3e:	f04f 0c00 	mov.w	ip, #0
 8013f42:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013f46:	f8d9 1000 	ldr.w	r1, [r9]
 8013f4a:	fa1f fb82 	uxth.w	fp, r2
 8013f4e:	b289      	uxth	r1, r1
 8013f50:	fb0a 110b 	mla	r1, sl, fp, r1
 8013f54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013f58:	f8d9 2000 	ldr.w	r2, [r9]
 8013f5c:	4461      	add	r1, ip
 8013f5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013f62:	fb0a c20b 	mla	r2, sl, fp, ip
 8013f66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8013f6a:	b289      	uxth	r1, r1
 8013f6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013f70:	4577      	cmp	r7, lr
 8013f72:	f849 1b04 	str.w	r1, [r9], #4
 8013f76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8013f7a:	d8e2      	bhi.n	8013f42 <__multiply+0xb2>
 8013f7c:	9a01      	ldr	r2, [sp, #4]
 8013f7e:	f845 c002 	str.w	ip, [r5, r2]
 8013f82:	9a03      	ldr	r2, [sp, #12]
 8013f84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8013f88:	3304      	adds	r3, #4
 8013f8a:	f1b9 0f00 	cmp.w	r9, #0
 8013f8e:	d021      	beq.n	8013fd4 <__multiply+0x144>
 8013f90:	6829      	ldr	r1, [r5, #0]
 8013f92:	f104 0c14 	add.w	ip, r4, #20
 8013f96:	46ae      	mov	lr, r5
 8013f98:	f04f 0a00 	mov.w	sl, #0
 8013f9c:	f8bc b000 	ldrh.w	fp, [ip]
 8013fa0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013fa4:	fb09 220b 	mla	r2, r9, fp, r2
 8013fa8:	4452      	add	r2, sl
 8013faa:	b289      	uxth	r1, r1
 8013fac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8013fb0:	f84e 1b04 	str.w	r1, [lr], #4
 8013fb4:	f85c 1b04 	ldr.w	r1, [ip], #4
 8013fb8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013fbc:	f8be 1000 	ldrh.w	r1, [lr]
 8013fc0:	fb09 110a 	mla	r1, r9, sl, r1
 8013fc4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013fc8:	4567      	cmp	r7, ip
 8013fca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8013fce:	d8e5      	bhi.n	8013f9c <__multiply+0x10c>
 8013fd0:	9a01      	ldr	r2, [sp, #4]
 8013fd2:	50a9      	str	r1, [r5, r2]
 8013fd4:	3504      	adds	r5, #4
 8013fd6:	e799      	b.n	8013f0c <__multiply+0x7c>
 8013fd8:	3e01      	subs	r6, #1
 8013fda:	e79b      	b.n	8013f14 <__multiply+0x84>
 8013fdc:	080197a7 	.word	0x080197a7
 8013fe0:	080197b8 	.word	0x080197b8

08013fe4 <__pow5mult>:
 8013fe4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fe8:	4615      	mov	r5, r2
 8013fea:	f012 0203 	ands.w	r2, r2, #3
 8013fee:	4606      	mov	r6, r0
 8013ff0:	460f      	mov	r7, r1
 8013ff2:	d007      	beq.n	8014004 <__pow5mult+0x20>
 8013ff4:	4c25      	ldr	r4, [pc, #148]	; (801408c <__pow5mult+0xa8>)
 8013ff6:	3a01      	subs	r2, #1
 8013ff8:	2300      	movs	r3, #0
 8013ffa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013ffe:	f7ff fe9d 	bl	8013d3c <__multadd>
 8014002:	4607      	mov	r7, r0
 8014004:	10ad      	asrs	r5, r5, #2
 8014006:	d03d      	beq.n	8014084 <__pow5mult+0xa0>
 8014008:	69f4      	ldr	r4, [r6, #28]
 801400a:	b97c      	cbnz	r4, 801402c <__pow5mult+0x48>
 801400c:	2010      	movs	r0, #16
 801400e:	f7ff fd7f 	bl	8013b10 <malloc>
 8014012:	4602      	mov	r2, r0
 8014014:	61f0      	str	r0, [r6, #28]
 8014016:	b928      	cbnz	r0, 8014024 <__pow5mult+0x40>
 8014018:	4b1d      	ldr	r3, [pc, #116]	; (8014090 <__pow5mult+0xac>)
 801401a:	481e      	ldr	r0, [pc, #120]	; (8014094 <__pow5mult+0xb0>)
 801401c:	f240 11b3 	movw	r1, #435	; 0x1b3
 8014020:	f7fd ffe2 	bl	8011fe8 <__assert_func>
 8014024:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014028:	6004      	str	r4, [r0, #0]
 801402a:	60c4      	str	r4, [r0, #12]
 801402c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8014030:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014034:	b94c      	cbnz	r4, 801404a <__pow5mult+0x66>
 8014036:	f240 2171 	movw	r1, #625	; 0x271
 801403a:	4630      	mov	r0, r6
 801403c:	f7ff ff12 	bl	8013e64 <__i2b>
 8014040:	2300      	movs	r3, #0
 8014042:	f8c8 0008 	str.w	r0, [r8, #8]
 8014046:	4604      	mov	r4, r0
 8014048:	6003      	str	r3, [r0, #0]
 801404a:	f04f 0900 	mov.w	r9, #0
 801404e:	07eb      	lsls	r3, r5, #31
 8014050:	d50a      	bpl.n	8014068 <__pow5mult+0x84>
 8014052:	4639      	mov	r1, r7
 8014054:	4622      	mov	r2, r4
 8014056:	4630      	mov	r0, r6
 8014058:	f7ff ff1a 	bl	8013e90 <__multiply>
 801405c:	4639      	mov	r1, r7
 801405e:	4680      	mov	r8, r0
 8014060:	4630      	mov	r0, r6
 8014062:	f7ff fe49 	bl	8013cf8 <_Bfree>
 8014066:	4647      	mov	r7, r8
 8014068:	106d      	asrs	r5, r5, #1
 801406a:	d00b      	beq.n	8014084 <__pow5mult+0xa0>
 801406c:	6820      	ldr	r0, [r4, #0]
 801406e:	b938      	cbnz	r0, 8014080 <__pow5mult+0x9c>
 8014070:	4622      	mov	r2, r4
 8014072:	4621      	mov	r1, r4
 8014074:	4630      	mov	r0, r6
 8014076:	f7ff ff0b 	bl	8013e90 <__multiply>
 801407a:	6020      	str	r0, [r4, #0]
 801407c:	f8c0 9000 	str.w	r9, [r0]
 8014080:	4604      	mov	r4, r0
 8014082:	e7e4      	b.n	801404e <__pow5mult+0x6a>
 8014084:	4638      	mov	r0, r7
 8014086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801408a:	bf00      	nop
 801408c:	08019908 	.word	0x08019908
 8014090:	08019544 	.word	0x08019544
 8014094:	080197b8 	.word	0x080197b8

08014098 <__lshift>:
 8014098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801409c:	460c      	mov	r4, r1
 801409e:	6849      	ldr	r1, [r1, #4]
 80140a0:	6923      	ldr	r3, [r4, #16]
 80140a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80140a6:	68a3      	ldr	r3, [r4, #8]
 80140a8:	4607      	mov	r7, r0
 80140aa:	4691      	mov	r9, r2
 80140ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80140b0:	f108 0601 	add.w	r6, r8, #1
 80140b4:	42b3      	cmp	r3, r6
 80140b6:	db0b      	blt.n	80140d0 <__lshift+0x38>
 80140b8:	4638      	mov	r0, r7
 80140ba:	f7ff fddd 	bl	8013c78 <_Balloc>
 80140be:	4605      	mov	r5, r0
 80140c0:	b948      	cbnz	r0, 80140d6 <__lshift+0x3e>
 80140c2:	4602      	mov	r2, r0
 80140c4:	4b28      	ldr	r3, [pc, #160]	; (8014168 <__lshift+0xd0>)
 80140c6:	4829      	ldr	r0, [pc, #164]	; (801416c <__lshift+0xd4>)
 80140c8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80140cc:	f7fd ff8c 	bl	8011fe8 <__assert_func>
 80140d0:	3101      	adds	r1, #1
 80140d2:	005b      	lsls	r3, r3, #1
 80140d4:	e7ee      	b.n	80140b4 <__lshift+0x1c>
 80140d6:	2300      	movs	r3, #0
 80140d8:	f100 0114 	add.w	r1, r0, #20
 80140dc:	f100 0210 	add.w	r2, r0, #16
 80140e0:	4618      	mov	r0, r3
 80140e2:	4553      	cmp	r3, sl
 80140e4:	db33      	blt.n	801414e <__lshift+0xb6>
 80140e6:	6920      	ldr	r0, [r4, #16]
 80140e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80140ec:	f104 0314 	add.w	r3, r4, #20
 80140f0:	f019 091f 	ands.w	r9, r9, #31
 80140f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80140f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80140fc:	d02b      	beq.n	8014156 <__lshift+0xbe>
 80140fe:	f1c9 0e20 	rsb	lr, r9, #32
 8014102:	468a      	mov	sl, r1
 8014104:	2200      	movs	r2, #0
 8014106:	6818      	ldr	r0, [r3, #0]
 8014108:	fa00 f009 	lsl.w	r0, r0, r9
 801410c:	4310      	orrs	r0, r2
 801410e:	f84a 0b04 	str.w	r0, [sl], #4
 8014112:	f853 2b04 	ldr.w	r2, [r3], #4
 8014116:	459c      	cmp	ip, r3
 8014118:	fa22 f20e 	lsr.w	r2, r2, lr
 801411c:	d8f3      	bhi.n	8014106 <__lshift+0x6e>
 801411e:	ebac 0304 	sub.w	r3, ip, r4
 8014122:	3b15      	subs	r3, #21
 8014124:	f023 0303 	bic.w	r3, r3, #3
 8014128:	3304      	adds	r3, #4
 801412a:	f104 0015 	add.w	r0, r4, #21
 801412e:	4584      	cmp	ip, r0
 8014130:	bf38      	it	cc
 8014132:	2304      	movcc	r3, #4
 8014134:	50ca      	str	r2, [r1, r3]
 8014136:	b10a      	cbz	r2, 801413c <__lshift+0xa4>
 8014138:	f108 0602 	add.w	r6, r8, #2
 801413c:	3e01      	subs	r6, #1
 801413e:	4638      	mov	r0, r7
 8014140:	612e      	str	r6, [r5, #16]
 8014142:	4621      	mov	r1, r4
 8014144:	f7ff fdd8 	bl	8013cf8 <_Bfree>
 8014148:	4628      	mov	r0, r5
 801414a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801414e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014152:	3301      	adds	r3, #1
 8014154:	e7c5      	b.n	80140e2 <__lshift+0x4a>
 8014156:	3904      	subs	r1, #4
 8014158:	f853 2b04 	ldr.w	r2, [r3], #4
 801415c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014160:	459c      	cmp	ip, r3
 8014162:	d8f9      	bhi.n	8014158 <__lshift+0xc0>
 8014164:	e7ea      	b.n	801413c <__lshift+0xa4>
 8014166:	bf00      	nop
 8014168:	080197a7 	.word	0x080197a7
 801416c:	080197b8 	.word	0x080197b8

08014170 <__mcmp>:
 8014170:	b530      	push	{r4, r5, lr}
 8014172:	6902      	ldr	r2, [r0, #16]
 8014174:	690c      	ldr	r4, [r1, #16]
 8014176:	1b12      	subs	r2, r2, r4
 8014178:	d10e      	bne.n	8014198 <__mcmp+0x28>
 801417a:	f100 0314 	add.w	r3, r0, #20
 801417e:	3114      	adds	r1, #20
 8014180:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014184:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014188:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801418c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014190:	42a5      	cmp	r5, r4
 8014192:	d003      	beq.n	801419c <__mcmp+0x2c>
 8014194:	d305      	bcc.n	80141a2 <__mcmp+0x32>
 8014196:	2201      	movs	r2, #1
 8014198:	4610      	mov	r0, r2
 801419a:	bd30      	pop	{r4, r5, pc}
 801419c:	4283      	cmp	r3, r0
 801419e:	d3f3      	bcc.n	8014188 <__mcmp+0x18>
 80141a0:	e7fa      	b.n	8014198 <__mcmp+0x28>
 80141a2:	f04f 32ff 	mov.w	r2, #4294967295
 80141a6:	e7f7      	b.n	8014198 <__mcmp+0x28>

080141a8 <__mdiff>:
 80141a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ac:	460c      	mov	r4, r1
 80141ae:	4606      	mov	r6, r0
 80141b0:	4611      	mov	r1, r2
 80141b2:	4620      	mov	r0, r4
 80141b4:	4690      	mov	r8, r2
 80141b6:	f7ff ffdb 	bl	8014170 <__mcmp>
 80141ba:	1e05      	subs	r5, r0, #0
 80141bc:	d110      	bne.n	80141e0 <__mdiff+0x38>
 80141be:	4629      	mov	r1, r5
 80141c0:	4630      	mov	r0, r6
 80141c2:	f7ff fd59 	bl	8013c78 <_Balloc>
 80141c6:	b930      	cbnz	r0, 80141d6 <__mdiff+0x2e>
 80141c8:	4b3a      	ldr	r3, [pc, #232]	; (80142b4 <__mdiff+0x10c>)
 80141ca:	4602      	mov	r2, r0
 80141cc:	f240 2137 	movw	r1, #567	; 0x237
 80141d0:	4839      	ldr	r0, [pc, #228]	; (80142b8 <__mdiff+0x110>)
 80141d2:	f7fd ff09 	bl	8011fe8 <__assert_func>
 80141d6:	2301      	movs	r3, #1
 80141d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80141dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141e0:	bfa4      	itt	ge
 80141e2:	4643      	movge	r3, r8
 80141e4:	46a0      	movge	r8, r4
 80141e6:	4630      	mov	r0, r6
 80141e8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80141ec:	bfa6      	itte	ge
 80141ee:	461c      	movge	r4, r3
 80141f0:	2500      	movge	r5, #0
 80141f2:	2501      	movlt	r5, #1
 80141f4:	f7ff fd40 	bl	8013c78 <_Balloc>
 80141f8:	b920      	cbnz	r0, 8014204 <__mdiff+0x5c>
 80141fa:	4b2e      	ldr	r3, [pc, #184]	; (80142b4 <__mdiff+0x10c>)
 80141fc:	4602      	mov	r2, r0
 80141fe:	f240 2145 	movw	r1, #581	; 0x245
 8014202:	e7e5      	b.n	80141d0 <__mdiff+0x28>
 8014204:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014208:	6926      	ldr	r6, [r4, #16]
 801420a:	60c5      	str	r5, [r0, #12]
 801420c:	f104 0914 	add.w	r9, r4, #20
 8014210:	f108 0514 	add.w	r5, r8, #20
 8014214:	f100 0e14 	add.w	lr, r0, #20
 8014218:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801421c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8014220:	f108 0210 	add.w	r2, r8, #16
 8014224:	46f2      	mov	sl, lr
 8014226:	2100      	movs	r1, #0
 8014228:	f859 3b04 	ldr.w	r3, [r9], #4
 801422c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8014230:	fa11 f88b 	uxtah	r8, r1, fp
 8014234:	b299      	uxth	r1, r3
 8014236:	0c1b      	lsrs	r3, r3, #16
 8014238:	eba8 0801 	sub.w	r8, r8, r1
 801423c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014240:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014244:	fa1f f888 	uxth.w	r8, r8
 8014248:	1419      	asrs	r1, r3, #16
 801424a:	454e      	cmp	r6, r9
 801424c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014250:	f84a 3b04 	str.w	r3, [sl], #4
 8014254:	d8e8      	bhi.n	8014228 <__mdiff+0x80>
 8014256:	1b33      	subs	r3, r6, r4
 8014258:	3b15      	subs	r3, #21
 801425a:	f023 0303 	bic.w	r3, r3, #3
 801425e:	3304      	adds	r3, #4
 8014260:	3415      	adds	r4, #21
 8014262:	42a6      	cmp	r6, r4
 8014264:	bf38      	it	cc
 8014266:	2304      	movcc	r3, #4
 8014268:	441d      	add	r5, r3
 801426a:	4473      	add	r3, lr
 801426c:	469e      	mov	lr, r3
 801426e:	462e      	mov	r6, r5
 8014270:	4566      	cmp	r6, ip
 8014272:	d30e      	bcc.n	8014292 <__mdiff+0xea>
 8014274:	f10c 0203 	add.w	r2, ip, #3
 8014278:	1b52      	subs	r2, r2, r5
 801427a:	f022 0203 	bic.w	r2, r2, #3
 801427e:	3d03      	subs	r5, #3
 8014280:	45ac      	cmp	ip, r5
 8014282:	bf38      	it	cc
 8014284:	2200      	movcc	r2, #0
 8014286:	4413      	add	r3, r2
 8014288:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801428c:	b17a      	cbz	r2, 80142ae <__mdiff+0x106>
 801428e:	6107      	str	r7, [r0, #16]
 8014290:	e7a4      	b.n	80141dc <__mdiff+0x34>
 8014292:	f856 8b04 	ldr.w	r8, [r6], #4
 8014296:	fa11 f288 	uxtah	r2, r1, r8
 801429a:	1414      	asrs	r4, r2, #16
 801429c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80142a0:	b292      	uxth	r2, r2
 80142a2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80142a6:	f84e 2b04 	str.w	r2, [lr], #4
 80142aa:	1421      	asrs	r1, r4, #16
 80142ac:	e7e0      	b.n	8014270 <__mdiff+0xc8>
 80142ae:	3f01      	subs	r7, #1
 80142b0:	e7ea      	b.n	8014288 <__mdiff+0xe0>
 80142b2:	bf00      	nop
 80142b4:	080197a7 	.word	0x080197a7
 80142b8:	080197b8 	.word	0x080197b8

080142bc <__d2b>:
 80142bc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80142c0:	460f      	mov	r7, r1
 80142c2:	2101      	movs	r1, #1
 80142c4:	ec59 8b10 	vmov	r8, r9, d0
 80142c8:	4616      	mov	r6, r2
 80142ca:	f7ff fcd5 	bl	8013c78 <_Balloc>
 80142ce:	4604      	mov	r4, r0
 80142d0:	b930      	cbnz	r0, 80142e0 <__d2b+0x24>
 80142d2:	4602      	mov	r2, r0
 80142d4:	4b24      	ldr	r3, [pc, #144]	; (8014368 <__d2b+0xac>)
 80142d6:	4825      	ldr	r0, [pc, #148]	; (801436c <__d2b+0xb0>)
 80142d8:	f240 310f 	movw	r1, #783	; 0x30f
 80142dc:	f7fd fe84 	bl	8011fe8 <__assert_func>
 80142e0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80142e4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80142e8:	bb2d      	cbnz	r5, 8014336 <__d2b+0x7a>
 80142ea:	9301      	str	r3, [sp, #4]
 80142ec:	f1b8 0300 	subs.w	r3, r8, #0
 80142f0:	d026      	beq.n	8014340 <__d2b+0x84>
 80142f2:	4668      	mov	r0, sp
 80142f4:	9300      	str	r3, [sp, #0]
 80142f6:	f7ff fd87 	bl	8013e08 <__lo0bits>
 80142fa:	e9dd 1200 	ldrd	r1, r2, [sp]
 80142fe:	b1e8      	cbz	r0, 801433c <__d2b+0x80>
 8014300:	f1c0 0320 	rsb	r3, r0, #32
 8014304:	fa02 f303 	lsl.w	r3, r2, r3
 8014308:	430b      	orrs	r3, r1
 801430a:	40c2      	lsrs	r2, r0
 801430c:	6163      	str	r3, [r4, #20]
 801430e:	9201      	str	r2, [sp, #4]
 8014310:	9b01      	ldr	r3, [sp, #4]
 8014312:	61a3      	str	r3, [r4, #24]
 8014314:	2b00      	cmp	r3, #0
 8014316:	bf14      	ite	ne
 8014318:	2202      	movne	r2, #2
 801431a:	2201      	moveq	r2, #1
 801431c:	6122      	str	r2, [r4, #16]
 801431e:	b1bd      	cbz	r5, 8014350 <__d2b+0x94>
 8014320:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014324:	4405      	add	r5, r0
 8014326:	603d      	str	r5, [r7, #0]
 8014328:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801432c:	6030      	str	r0, [r6, #0]
 801432e:	4620      	mov	r0, r4
 8014330:	b003      	add	sp, #12
 8014332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014336:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801433a:	e7d6      	b.n	80142ea <__d2b+0x2e>
 801433c:	6161      	str	r1, [r4, #20]
 801433e:	e7e7      	b.n	8014310 <__d2b+0x54>
 8014340:	a801      	add	r0, sp, #4
 8014342:	f7ff fd61 	bl	8013e08 <__lo0bits>
 8014346:	9b01      	ldr	r3, [sp, #4]
 8014348:	6163      	str	r3, [r4, #20]
 801434a:	3020      	adds	r0, #32
 801434c:	2201      	movs	r2, #1
 801434e:	e7e5      	b.n	801431c <__d2b+0x60>
 8014350:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014354:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014358:	6038      	str	r0, [r7, #0]
 801435a:	6918      	ldr	r0, [r3, #16]
 801435c:	f7ff fd34 	bl	8013dc8 <__hi0bits>
 8014360:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014364:	e7e2      	b.n	801432c <__d2b+0x70>
 8014366:	bf00      	nop
 8014368:	080197a7 	.word	0x080197a7
 801436c:	080197b8 	.word	0x080197b8

08014370 <__ssputs_r>:
 8014370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014374:	688e      	ldr	r6, [r1, #8]
 8014376:	461f      	mov	r7, r3
 8014378:	42be      	cmp	r6, r7
 801437a:	680b      	ldr	r3, [r1, #0]
 801437c:	4682      	mov	sl, r0
 801437e:	460c      	mov	r4, r1
 8014380:	4690      	mov	r8, r2
 8014382:	d82c      	bhi.n	80143de <__ssputs_r+0x6e>
 8014384:	898a      	ldrh	r2, [r1, #12]
 8014386:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801438a:	d026      	beq.n	80143da <__ssputs_r+0x6a>
 801438c:	6965      	ldr	r5, [r4, #20]
 801438e:	6909      	ldr	r1, [r1, #16]
 8014390:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014394:	eba3 0901 	sub.w	r9, r3, r1
 8014398:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801439c:	1c7b      	adds	r3, r7, #1
 801439e:	444b      	add	r3, r9
 80143a0:	106d      	asrs	r5, r5, #1
 80143a2:	429d      	cmp	r5, r3
 80143a4:	bf38      	it	cc
 80143a6:	461d      	movcc	r5, r3
 80143a8:	0553      	lsls	r3, r2, #21
 80143aa:	d527      	bpl.n	80143fc <__ssputs_r+0x8c>
 80143ac:	4629      	mov	r1, r5
 80143ae:	f7ff fbd7 	bl	8013b60 <_malloc_r>
 80143b2:	4606      	mov	r6, r0
 80143b4:	b360      	cbz	r0, 8014410 <__ssputs_r+0xa0>
 80143b6:	6921      	ldr	r1, [r4, #16]
 80143b8:	464a      	mov	r2, r9
 80143ba:	f7fe fd53 	bl	8012e64 <memcpy>
 80143be:	89a3      	ldrh	r3, [r4, #12]
 80143c0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80143c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80143c8:	81a3      	strh	r3, [r4, #12]
 80143ca:	6126      	str	r6, [r4, #16]
 80143cc:	6165      	str	r5, [r4, #20]
 80143ce:	444e      	add	r6, r9
 80143d0:	eba5 0509 	sub.w	r5, r5, r9
 80143d4:	6026      	str	r6, [r4, #0]
 80143d6:	60a5      	str	r5, [r4, #8]
 80143d8:	463e      	mov	r6, r7
 80143da:	42be      	cmp	r6, r7
 80143dc:	d900      	bls.n	80143e0 <__ssputs_r+0x70>
 80143de:	463e      	mov	r6, r7
 80143e0:	6820      	ldr	r0, [r4, #0]
 80143e2:	4632      	mov	r2, r6
 80143e4:	4641      	mov	r1, r8
 80143e6:	f000 fba3 	bl	8014b30 <memmove>
 80143ea:	68a3      	ldr	r3, [r4, #8]
 80143ec:	1b9b      	subs	r3, r3, r6
 80143ee:	60a3      	str	r3, [r4, #8]
 80143f0:	6823      	ldr	r3, [r4, #0]
 80143f2:	4433      	add	r3, r6
 80143f4:	6023      	str	r3, [r4, #0]
 80143f6:	2000      	movs	r0, #0
 80143f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80143fc:	462a      	mov	r2, r5
 80143fe:	f000 fc2d 	bl	8014c5c <_realloc_r>
 8014402:	4606      	mov	r6, r0
 8014404:	2800      	cmp	r0, #0
 8014406:	d1e0      	bne.n	80143ca <__ssputs_r+0x5a>
 8014408:	6921      	ldr	r1, [r4, #16]
 801440a:	4650      	mov	r0, sl
 801440c:	f7ff fb34 	bl	8013a78 <_free_r>
 8014410:	230c      	movs	r3, #12
 8014412:	f8ca 3000 	str.w	r3, [sl]
 8014416:	89a3      	ldrh	r3, [r4, #12]
 8014418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801441c:	81a3      	strh	r3, [r4, #12]
 801441e:	f04f 30ff 	mov.w	r0, #4294967295
 8014422:	e7e9      	b.n	80143f8 <__ssputs_r+0x88>

08014424 <_svfiprintf_r>:
 8014424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014428:	4698      	mov	r8, r3
 801442a:	898b      	ldrh	r3, [r1, #12]
 801442c:	061b      	lsls	r3, r3, #24
 801442e:	b09d      	sub	sp, #116	; 0x74
 8014430:	4607      	mov	r7, r0
 8014432:	460d      	mov	r5, r1
 8014434:	4614      	mov	r4, r2
 8014436:	d50e      	bpl.n	8014456 <_svfiprintf_r+0x32>
 8014438:	690b      	ldr	r3, [r1, #16]
 801443a:	b963      	cbnz	r3, 8014456 <_svfiprintf_r+0x32>
 801443c:	2140      	movs	r1, #64	; 0x40
 801443e:	f7ff fb8f 	bl	8013b60 <_malloc_r>
 8014442:	6028      	str	r0, [r5, #0]
 8014444:	6128      	str	r0, [r5, #16]
 8014446:	b920      	cbnz	r0, 8014452 <_svfiprintf_r+0x2e>
 8014448:	230c      	movs	r3, #12
 801444a:	603b      	str	r3, [r7, #0]
 801444c:	f04f 30ff 	mov.w	r0, #4294967295
 8014450:	e0d0      	b.n	80145f4 <_svfiprintf_r+0x1d0>
 8014452:	2340      	movs	r3, #64	; 0x40
 8014454:	616b      	str	r3, [r5, #20]
 8014456:	2300      	movs	r3, #0
 8014458:	9309      	str	r3, [sp, #36]	; 0x24
 801445a:	2320      	movs	r3, #32
 801445c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014460:	f8cd 800c 	str.w	r8, [sp, #12]
 8014464:	2330      	movs	r3, #48	; 0x30
 8014466:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 801460c <_svfiprintf_r+0x1e8>
 801446a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801446e:	f04f 0901 	mov.w	r9, #1
 8014472:	4623      	mov	r3, r4
 8014474:	469a      	mov	sl, r3
 8014476:	f813 2b01 	ldrb.w	r2, [r3], #1
 801447a:	b10a      	cbz	r2, 8014480 <_svfiprintf_r+0x5c>
 801447c:	2a25      	cmp	r2, #37	; 0x25
 801447e:	d1f9      	bne.n	8014474 <_svfiprintf_r+0x50>
 8014480:	ebba 0b04 	subs.w	fp, sl, r4
 8014484:	d00b      	beq.n	801449e <_svfiprintf_r+0x7a>
 8014486:	465b      	mov	r3, fp
 8014488:	4622      	mov	r2, r4
 801448a:	4629      	mov	r1, r5
 801448c:	4638      	mov	r0, r7
 801448e:	f7ff ff6f 	bl	8014370 <__ssputs_r>
 8014492:	3001      	adds	r0, #1
 8014494:	f000 80a9 	beq.w	80145ea <_svfiprintf_r+0x1c6>
 8014498:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801449a:	445a      	add	r2, fp
 801449c:	9209      	str	r2, [sp, #36]	; 0x24
 801449e:	f89a 3000 	ldrb.w	r3, [sl]
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	f000 80a1 	beq.w	80145ea <_svfiprintf_r+0x1c6>
 80144a8:	2300      	movs	r3, #0
 80144aa:	f04f 32ff 	mov.w	r2, #4294967295
 80144ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80144b2:	f10a 0a01 	add.w	sl, sl, #1
 80144b6:	9304      	str	r3, [sp, #16]
 80144b8:	9307      	str	r3, [sp, #28]
 80144ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80144be:	931a      	str	r3, [sp, #104]	; 0x68
 80144c0:	4654      	mov	r4, sl
 80144c2:	2205      	movs	r2, #5
 80144c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144c8:	4850      	ldr	r0, [pc, #320]	; (801460c <_svfiprintf_r+0x1e8>)
 80144ca:	f7eb ff69 	bl	80003a0 <memchr>
 80144ce:	9a04      	ldr	r2, [sp, #16]
 80144d0:	b9d8      	cbnz	r0, 801450a <_svfiprintf_r+0xe6>
 80144d2:	06d0      	lsls	r0, r2, #27
 80144d4:	bf44      	itt	mi
 80144d6:	2320      	movmi	r3, #32
 80144d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80144dc:	0711      	lsls	r1, r2, #28
 80144de:	bf44      	itt	mi
 80144e0:	232b      	movmi	r3, #43	; 0x2b
 80144e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80144e6:	f89a 3000 	ldrb.w	r3, [sl]
 80144ea:	2b2a      	cmp	r3, #42	; 0x2a
 80144ec:	d015      	beq.n	801451a <_svfiprintf_r+0xf6>
 80144ee:	9a07      	ldr	r2, [sp, #28]
 80144f0:	4654      	mov	r4, sl
 80144f2:	2000      	movs	r0, #0
 80144f4:	f04f 0c0a 	mov.w	ip, #10
 80144f8:	4621      	mov	r1, r4
 80144fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80144fe:	3b30      	subs	r3, #48	; 0x30
 8014500:	2b09      	cmp	r3, #9
 8014502:	d94d      	bls.n	80145a0 <_svfiprintf_r+0x17c>
 8014504:	b1b0      	cbz	r0, 8014534 <_svfiprintf_r+0x110>
 8014506:	9207      	str	r2, [sp, #28]
 8014508:	e014      	b.n	8014534 <_svfiprintf_r+0x110>
 801450a:	eba0 0308 	sub.w	r3, r0, r8
 801450e:	fa09 f303 	lsl.w	r3, r9, r3
 8014512:	4313      	orrs	r3, r2
 8014514:	9304      	str	r3, [sp, #16]
 8014516:	46a2      	mov	sl, r4
 8014518:	e7d2      	b.n	80144c0 <_svfiprintf_r+0x9c>
 801451a:	9b03      	ldr	r3, [sp, #12]
 801451c:	1d19      	adds	r1, r3, #4
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	9103      	str	r1, [sp, #12]
 8014522:	2b00      	cmp	r3, #0
 8014524:	bfbb      	ittet	lt
 8014526:	425b      	neglt	r3, r3
 8014528:	f042 0202 	orrlt.w	r2, r2, #2
 801452c:	9307      	strge	r3, [sp, #28]
 801452e:	9307      	strlt	r3, [sp, #28]
 8014530:	bfb8      	it	lt
 8014532:	9204      	strlt	r2, [sp, #16]
 8014534:	7823      	ldrb	r3, [r4, #0]
 8014536:	2b2e      	cmp	r3, #46	; 0x2e
 8014538:	d10c      	bne.n	8014554 <_svfiprintf_r+0x130>
 801453a:	7863      	ldrb	r3, [r4, #1]
 801453c:	2b2a      	cmp	r3, #42	; 0x2a
 801453e:	d134      	bne.n	80145aa <_svfiprintf_r+0x186>
 8014540:	9b03      	ldr	r3, [sp, #12]
 8014542:	1d1a      	adds	r2, r3, #4
 8014544:	681b      	ldr	r3, [r3, #0]
 8014546:	9203      	str	r2, [sp, #12]
 8014548:	2b00      	cmp	r3, #0
 801454a:	bfb8      	it	lt
 801454c:	f04f 33ff 	movlt.w	r3, #4294967295
 8014550:	3402      	adds	r4, #2
 8014552:	9305      	str	r3, [sp, #20]
 8014554:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 801461c <_svfiprintf_r+0x1f8>
 8014558:	7821      	ldrb	r1, [r4, #0]
 801455a:	2203      	movs	r2, #3
 801455c:	4650      	mov	r0, sl
 801455e:	f7eb ff1f 	bl	80003a0 <memchr>
 8014562:	b138      	cbz	r0, 8014574 <_svfiprintf_r+0x150>
 8014564:	9b04      	ldr	r3, [sp, #16]
 8014566:	eba0 000a 	sub.w	r0, r0, sl
 801456a:	2240      	movs	r2, #64	; 0x40
 801456c:	4082      	lsls	r2, r0
 801456e:	4313      	orrs	r3, r2
 8014570:	3401      	adds	r4, #1
 8014572:	9304      	str	r3, [sp, #16]
 8014574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014578:	4825      	ldr	r0, [pc, #148]	; (8014610 <_svfiprintf_r+0x1ec>)
 801457a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801457e:	2206      	movs	r2, #6
 8014580:	f7eb ff0e 	bl	80003a0 <memchr>
 8014584:	2800      	cmp	r0, #0
 8014586:	d038      	beq.n	80145fa <_svfiprintf_r+0x1d6>
 8014588:	4b22      	ldr	r3, [pc, #136]	; (8014614 <_svfiprintf_r+0x1f0>)
 801458a:	bb1b      	cbnz	r3, 80145d4 <_svfiprintf_r+0x1b0>
 801458c:	9b03      	ldr	r3, [sp, #12]
 801458e:	3307      	adds	r3, #7
 8014590:	f023 0307 	bic.w	r3, r3, #7
 8014594:	3308      	adds	r3, #8
 8014596:	9303      	str	r3, [sp, #12]
 8014598:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801459a:	4433      	add	r3, r6
 801459c:	9309      	str	r3, [sp, #36]	; 0x24
 801459e:	e768      	b.n	8014472 <_svfiprintf_r+0x4e>
 80145a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80145a4:	460c      	mov	r4, r1
 80145a6:	2001      	movs	r0, #1
 80145a8:	e7a6      	b.n	80144f8 <_svfiprintf_r+0xd4>
 80145aa:	2300      	movs	r3, #0
 80145ac:	3401      	adds	r4, #1
 80145ae:	9305      	str	r3, [sp, #20]
 80145b0:	4619      	mov	r1, r3
 80145b2:	f04f 0c0a 	mov.w	ip, #10
 80145b6:	4620      	mov	r0, r4
 80145b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80145bc:	3a30      	subs	r2, #48	; 0x30
 80145be:	2a09      	cmp	r2, #9
 80145c0:	d903      	bls.n	80145ca <_svfiprintf_r+0x1a6>
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	d0c6      	beq.n	8014554 <_svfiprintf_r+0x130>
 80145c6:	9105      	str	r1, [sp, #20]
 80145c8:	e7c4      	b.n	8014554 <_svfiprintf_r+0x130>
 80145ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80145ce:	4604      	mov	r4, r0
 80145d0:	2301      	movs	r3, #1
 80145d2:	e7f0      	b.n	80145b6 <_svfiprintf_r+0x192>
 80145d4:	ab03      	add	r3, sp, #12
 80145d6:	9300      	str	r3, [sp, #0]
 80145d8:	462a      	mov	r2, r5
 80145da:	4b0f      	ldr	r3, [pc, #60]	; (8014618 <_svfiprintf_r+0x1f4>)
 80145dc:	a904      	add	r1, sp, #16
 80145de:	4638      	mov	r0, r7
 80145e0:	f7fd fe7e 	bl	80122e0 <_printf_float>
 80145e4:	1c42      	adds	r2, r0, #1
 80145e6:	4606      	mov	r6, r0
 80145e8:	d1d6      	bne.n	8014598 <_svfiprintf_r+0x174>
 80145ea:	89ab      	ldrh	r3, [r5, #12]
 80145ec:	065b      	lsls	r3, r3, #25
 80145ee:	f53f af2d 	bmi.w	801444c <_svfiprintf_r+0x28>
 80145f2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80145f4:	b01d      	add	sp, #116	; 0x74
 80145f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145fa:	ab03      	add	r3, sp, #12
 80145fc:	9300      	str	r3, [sp, #0]
 80145fe:	462a      	mov	r2, r5
 8014600:	4b05      	ldr	r3, [pc, #20]	; (8014618 <_svfiprintf_r+0x1f4>)
 8014602:	a904      	add	r1, sp, #16
 8014604:	4638      	mov	r0, r7
 8014606:	f7fe f8f3 	bl	80127f0 <_printf_i>
 801460a:	e7eb      	b.n	80145e4 <_svfiprintf_r+0x1c0>
 801460c:	08019914 	.word	0x08019914
 8014610:	0801991e 	.word	0x0801991e
 8014614:	080122e1 	.word	0x080122e1
 8014618:	08014371 	.word	0x08014371
 801461c:	0801991a 	.word	0x0801991a

08014620 <__sfputc_r>:
 8014620:	6893      	ldr	r3, [r2, #8]
 8014622:	3b01      	subs	r3, #1
 8014624:	2b00      	cmp	r3, #0
 8014626:	b410      	push	{r4}
 8014628:	6093      	str	r3, [r2, #8]
 801462a:	da08      	bge.n	801463e <__sfputc_r+0x1e>
 801462c:	6994      	ldr	r4, [r2, #24]
 801462e:	42a3      	cmp	r3, r4
 8014630:	db01      	blt.n	8014636 <__sfputc_r+0x16>
 8014632:	290a      	cmp	r1, #10
 8014634:	d103      	bne.n	801463e <__sfputc_r+0x1e>
 8014636:	f85d 4b04 	ldr.w	r4, [sp], #4
 801463a:	f000 b9e3 	b.w	8014a04 <__swbuf_r>
 801463e:	6813      	ldr	r3, [r2, #0]
 8014640:	1c58      	adds	r0, r3, #1
 8014642:	6010      	str	r0, [r2, #0]
 8014644:	7019      	strb	r1, [r3, #0]
 8014646:	4608      	mov	r0, r1
 8014648:	f85d 4b04 	ldr.w	r4, [sp], #4
 801464c:	4770      	bx	lr

0801464e <__sfputs_r>:
 801464e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014650:	4606      	mov	r6, r0
 8014652:	460f      	mov	r7, r1
 8014654:	4614      	mov	r4, r2
 8014656:	18d5      	adds	r5, r2, r3
 8014658:	42ac      	cmp	r4, r5
 801465a:	d101      	bne.n	8014660 <__sfputs_r+0x12>
 801465c:	2000      	movs	r0, #0
 801465e:	e007      	b.n	8014670 <__sfputs_r+0x22>
 8014660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014664:	463a      	mov	r2, r7
 8014666:	4630      	mov	r0, r6
 8014668:	f7ff ffda 	bl	8014620 <__sfputc_r>
 801466c:	1c43      	adds	r3, r0, #1
 801466e:	d1f3      	bne.n	8014658 <__sfputs_r+0xa>
 8014670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014674 <_vfiprintf_r>:
 8014674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014678:	460d      	mov	r5, r1
 801467a:	b09d      	sub	sp, #116	; 0x74
 801467c:	4614      	mov	r4, r2
 801467e:	4698      	mov	r8, r3
 8014680:	4606      	mov	r6, r0
 8014682:	b118      	cbz	r0, 801468c <_vfiprintf_r+0x18>
 8014684:	6a03      	ldr	r3, [r0, #32]
 8014686:	b90b      	cbnz	r3, 801468c <_vfiprintf_r+0x18>
 8014688:	f7fe fa4e 	bl	8012b28 <__sinit>
 801468c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801468e:	07d9      	lsls	r1, r3, #31
 8014690:	d405      	bmi.n	801469e <_vfiprintf_r+0x2a>
 8014692:	89ab      	ldrh	r3, [r5, #12]
 8014694:	059a      	lsls	r2, r3, #22
 8014696:	d402      	bmi.n	801469e <_vfiprintf_r+0x2a>
 8014698:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801469a:	f7fe fbd9 	bl	8012e50 <__retarget_lock_acquire_recursive>
 801469e:	89ab      	ldrh	r3, [r5, #12]
 80146a0:	071b      	lsls	r3, r3, #28
 80146a2:	d501      	bpl.n	80146a8 <_vfiprintf_r+0x34>
 80146a4:	692b      	ldr	r3, [r5, #16]
 80146a6:	b99b      	cbnz	r3, 80146d0 <_vfiprintf_r+0x5c>
 80146a8:	4629      	mov	r1, r5
 80146aa:	4630      	mov	r0, r6
 80146ac:	f000 f9e8 	bl	8014a80 <__swsetup_r>
 80146b0:	b170      	cbz	r0, 80146d0 <_vfiprintf_r+0x5c>
 80146b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80146b4:	07dc      	lsls	r4, r3, #31
 80146b6:	d504      	bpl.n	80146c2 <_vfiprintf_r+0x4e>
 80146b8:	f04f 30ff 	mov.w	r0, #4294967295
 80146bc:	b01d      	add	sp, #116	; 0x74
 80146be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146c2:	89ab      	ldrh	r3, [r5, #12]
 80146c4:	0598      	lsls	r0, r3, #22
 80146c6:	d4f7      	bmi.n	80146b8 <_vfiprintf_r+0x44>
 80146c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80146ca:	f7fe fbc2 	bl	8012e52 <__retarget_lock_release_recursive>
 80146ce:	e7f3      	b.n	80146b8 <_vfiprintf_r+0x44>
 80146d0:	2300      	movs	r3, #0
 80146d2:	9309      	str	r3, [sp, #36]	; 0x24
 80146d4:	2320      	movs	r3, #32
 80146d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80146da:	f8cd 800c 	str.w	r8, [sp, #12]
 80146de:	2330      	movs	r3, #48	; 0x30
 80146e0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8014894 <_vfiprintf_r+0x220>
 80146e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80146e8:	f04f 0901 	mov.w	r9, #1
 80146ec:	4623      	mov	r3, r4
 80146ee:	469a      	mov	sl, r3
 80146f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146f4:	b10a      	cbz	r2, 80146fa <_vfiprintf_r+0x86>
 80146f6:	2a25      	cmp	r2, #37	; 0x25
 80146f8:	d1f9      	bne.n	80146ee <_vfiprintf_r+0x7a>
 80146fa:	ebba 0b04 	subs.w	fp, sl, r4
 80146fe:	d00b      	beq.n	8014718 <_vfiprintf_r+0xa4>
 8014700:	465b      	mov	r3, fp
 8014702:	4622      	mov	r2, r4
 8014704:	4629      	mov	r1, r5
 8014706:	4630      	mov	r0, r6
 8014708:	f7ff ffa1 	bl	801464e <__sfputs_r>
 801470c:	3001      	adds	r0, #1
 801470e:	f000 80a9 	beq.w	8014864 <_vfiprintf_r+0x1f0>
 8014712:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014714:	445a      	add	r2, fp
 8014716:	9209      	str	r2, [sp, #36]	; 0x24
 8014718:	f89a 3000 	ldrb.w	r3, [sl]
 801471c:	2b00      	cmp	r3, #0
 801471e:	f000 80a1 	beq.w	8014864 <_vfiprintf_r+0x1f0>
 8014722:	2300      	movs	r3, #0
 8014724:	f04f 32ff 	mov.w	r2, #4294967295
 8014728:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801472c:	f10a 0a01 	add.w	sl, sl, #1
 8014730:	9304      	str	r3, [sp, #16]
 8014732:	9307      	str	r3, [sp, #28]
 8014734:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014738:	931a      	str	r3, [sp, #104]	; 0x68
 801473a:	4654      	mov	r4, sl
 801473c:	2205      	movs	r2, #5
 801473e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014742:	4854      	ldr	r0, [pc, #336]	; (8014894 <_vfiprintf_r+0x220>)
 8014744:	f7eb fe2c 	bl	80003a0 <memchr>
 8014748:	9a04      	ldr	r2, [sp, #16]
 801474a:	b9d8      	cbnz	r0, 8014784 <_vfiprintf_r+0x110>
 801474c:	06d1      	lsls	r1, r2, #27
 801474e:	bf44      	itt	mi
 8014750:	2320      	movmi	r3, #32
 8014752:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014756:	0713      	lsls	r3, r2, #28
 8014758:	bf44      	itt	mi
 801475a:	232b      	movmi	r3, #43	; 0x2b
 801475c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014760:	f89a 3000 	ldrb.w	r3, [sl]
 8014764:	2b2a      	cmp	r3, #42	; 0x2a
 8014766:	d015      	beq.n	8014794 <_vfiprintf_r+0x120>
 8014768:	9a07      	ldr	r2, [sp, #28]
 801476a:	4654      	mov	r4, sl
 801476c:	2000      	movs	r0, #0
 801476e:	f04f 0c0a 	mov.w	ip, #10
 8014772:	4621      	mov	r1, r4
 8014774:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014778:	3b30      	subs	r3, #48	; 0x30
 801477a:	2b09      	cmp	r3, #9
 801477c:	d94d      	bls.n	801481a <_vfiprintf_r+0x1a6>
 801477e:	b1b0      	cbz	r0, 80147ae <_vfiprintf_r+0x13a>
 8014780:	9207      	str	r2, [sp, #28]
 8014782:	e014      	b.n	80147ae <_vfiprintf_r+0x13a>
 8014784:	eba0 0308 	sub.w	r3, r0, r8
 8014788:	fa09 f303 	lsl.w	r3, r9, r3
 801478c:	4313      	orrs	r3, r2
 801478e:	9304      	str	r3, [sp, #16]
 8014790:	46a2      	mov	sl, r4
 8014792:	e7d2      	b.n	801473a <_vfiprintf_r+0xc6>
 8014794:	9b03      	ldr	r3, [sp, #12]
 8014796:	1d19      	adds	r1, r3, #4
 8014798:	681b      	ldr	r3, [r3, #0]
 801479a:	9103      	str	r1, [sp, #12]
 801479c:	2b00      	cmp	r3, #0
 801479e:	bfbb      	ittet	lt
 80147a0:	425b      	neglt	r3, r3
 80147a2:	f042 0202 	orrlt.w	r2, r2, #2
 80147a6:	9307      	strge	r3, [sp, #28]
 80147a8:	9307      	strlt	r3, [sp, #28]
 80147aa:	bfb8      	it	lt
 80147ac:	9204      	strlt	r2, [sp, #16]
 80147ae:	7823      	ldrb	r3, [r4, #0]
 80147b0:	2b2e      	cmp	r3, #46	; 0x2e
 80147b2:	d10c      	bne.n	80147ce <_vfiprintf_r+0x15a>
 80147b4:	7863      	ldrb	r3, [r4, #1]
 80147b6:	2b2a      	cmp	r3, #42	; 0x2a
 80147b8:	d134      	bne.n	8014824 <_vfiprintf_r+0x1b0>
 80147ba:	9b03      	ldr	r3, [sp, #12]
 80147bc:	1d1a      	adds	r2, r3, #4
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	9203      	str	r2, [sp, #12]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	bfb8      	it	lt
 80147c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80147ca:	3402      	adds	r4, #2
 80147cc:	9305      	str	r3, [sp, #20]
 80147ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80148a4 <_vfiprintf_r+0x230>
 80147d2:	7821      	ldrb	r1, [r4, #0]
 80147d4:	2203      	movs	r2, #3
 80147d6:	4650      	mov	r0, sl
 80147d8:	f7eb fde2 	bl	80003a0 <memchr>
 80147dc:	b138      	cbz	r0, 80147ee <_vfiprintf_r+0x17a>
 80147de:	9b04      	ldr	r3, [sp, #16]
 80147e0:	eba0 000a 	sub.w	r0, r0, sl
 80147e4:	2240      	movs	r2, #64	; 0x40
 80147e6:	4082      	lsls	r2, r0
 80147e8:	4313      	orrs	r3, r2
 80147ea:	3401      	adds	r4, #1
 80147ec:	9304      	str	r3, [sp, #16]
 80147ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147f2:	4829      	ldr	r0, [pc, #164]	; (8014898 <_vfiprintf_r+0x224>)
 80147f4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80147f8:	2206      	movs	r2, #6
 80147fa:	f7eb fdd1 	bl	80003a0 <memchr>
 80147fe:	2800      	cmp	r0, #0
 8014800:	d03f      	beq.n	8014882 <_vfiprintf_r+0x20e>
 8014802:	4b26      	ldr	r3, [pc, #152]	; (801489c <_vfiprintf_r+0x228>)
 8014804:	bb1b      	cbnz	r3, 801484e <_vfiprintf_r+0x1da>
 8014806:	9b03      	ldr	r3, [sp, #12]
 8014808:	3307      	adds	r3, #7
 801480a:	f023 0307 	bic.w	r3, r3, #7
 801480e:	3308      	adds	r3, #8
 8014810:	9303      	str	r3, [sp, #12]
 8014812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014814:	443b      	add	r3, r7
 8014816:	9309      	str	r3, [sp, #36]	; 0x24
 8014818:	e768      	b.n	80146ec <_vfiprintf_r+0x78>
 801481a:	fb0c 3202 	mla	r2, ip, r2, r3
 801481e:	460c      	mov	r4, r1
 8014820:	2001      	movs	r0, #1
 8014822:	e7a6      	b.n	8014772 <_vfiprintf_r+0xfe>
 8014824:	2300      	movs	r3, #0
 8014826:	3401      	adds	r4, #1
 8014828:	9305      	str	r3, [sp, #20]
 801482a:	4619      	mov	r1, r3
 801482c:	f04f 0c0a 	mov.w	ip, #10
 8014830:	4620      	mov	r0, r4
 8014832:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014836:	3a30      	subs	r2, #48	; 0x30
 8014838:	2a09      	cmp	r2, #9
 801483a:	d903      	bls.n	8014844 <_vfiprintf_r+0x1d0>
 801483c:	2b00      	cmp	r3, #0
 801483e:	d0c6      	beq.n	80147ce <_vfiprintf_r+0x15a>
 8014840:	9105      	str	r1, [sp, #20]
 8014842:	e7c4      	b.n	80147ce <_vfiprintf_r+0x15a>
 8014844:	fb0c 2101 	mla	r1, ip, r1, r2
 8014848:	4604      	mov	r4, r0
 801484a:	2301      	movs	r3, #1
 801484c:	e7f0      	b.n	8014830 <_vfiprintf_r+0x1bc>
 801484e:	ab03      	add	r3, sp, #12
 8014850:	9300      	str	r3, [sp, #0]
 8014852:	462a      	mov	r2, r5
 8014854:	4b12      	ldr	r3, [pc, #72]	; (80148a0 <_vfiprintf_r+0x22c>)
 8014856:	a904      	add	r1, sp, #16
 8014858:	4630      	mov	r0, r6
 801485a:	f7fd fd41 	bl	80122e0 <_printf_float>
 801485e:	4607      	mov	r7, r0
 8014860:	1c78      	adds	r0, r7, #1
 8014862:	d1d6      	bne.n	8014812 <_vfiprintf_r+0x19e>
 8014864:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014866:	07d9      	lsls	r1, r3, #31
 8014868:	d405      	bmi.n	8014876 <_vfiprintf_r+0x202>
 801486a:	89ab      	ldrh	r3, [r5, #12]
 801486c:	059a      	lsls	r2, r3, #22
 801486e:	d402      	bmi.n	8014876 <_vfiprintf_r+0x202>
 8014870:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014872:	f7fe faee 	bl	8012e52 <__retarget_lock_release_recursive>
 8014876:	89ab      	ldrh	r3, [r5, #12]
 8014878:	065b      	lsls	r3, r3, #25
 801487a:	f53f af1d 	bmi.w	80146b8 <_vfiprintf_r+0x44>
 801487e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014880:	e71c      	b.n	80146bc <_vfiprintf_r+0x48>
 8014882:	ab03      	add	r3, sp, #12
 8014884:	9300      	str	r3, [sp, #0]
 8014886:	462a      	mov	r2, r5
 8014888:	4b05      	ldr	r3, [pc, #20]	; (80148a0 <_vfiprintf_r+0x22c>)
 801488a:	a904      	add	r1, sp, #16
 801488c:	4630      	mov	r0, r6
 801488e:	f7fd ffaf 	bl	80127f0 <_printf_i>
 8014892:	e7e4      	b.n	801485e <_vfiprintf_r+0x1ea>
 8014894:	08019914 	.word	0x08019914
 8014898:	0801991e 	.word	0x0801991e
 801489c:	080122e1 	.word	0x080122e1
 80148a0:	0801464f 	.word	0x0801464f
 80148a4:	0801991a 	.word	0x0801991a

080148a8 <__sflush_r>:
 80148a8:	898a      	ldrh	r2, [r1, #12]
 80148aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148ae:	4605      	mov	r5, r0
 80148b0:	0710      	lsls	r0, r2, #28
 80148b2:	460c      	mov	r4, r1
 80148b4:	d458      	bmi.n	8014968 <__sflush_r+0xc0>
 80148b6:	684b      	ldr	r3, [r1, #4]
 80148b8:	2b00      	cmp	r3, #0
 80148ba:	dc05      	bgt.n	80148c8 <__sflush_r+0x20>
 80148bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80148be:	2b00      	cmp	r3, #0
 80148c0:	dc02      	bgt.n	80148c8 <__sflush_r+0x20>
 80148c2:	2000      	movs	r0, #0
 80148c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80148ca:	2e00      	cmp	r6, #0
 80148cc:	d0f9      	beq.n	80148c2 <__sflush_r+0x1a>
 80148ce:	2300      	movs	r3, #0
 80148d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80148d4:	682f      	ldr	r7, [r5, #0]
 80148d6:	6a21      	ldr	r1, [r4, #32]
 80148d8:	602b      	str	r3, [r5, #0]
 80148da:	d032      	beq.n	8014942 <__sflush_r+0x9a>
 80148dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80148de:	89a3      	ldrh	r3, [r4, #12]
 80148e0:	075a      	lsls	r2, r3, #29
 80148e2:	d505      	bpl.n	80148f0 <__sflush_r+0x48>
 80148e4:	6863      	ldr	r3, [r4, #4]
 80148e6:	1ac0      	subs	r0, r0, r3
 80148e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80148ea:	b10b      	cbz	r3, 80148f0 <__sflush_r+0x48>
 80148ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80148ee:	1ac0      	subs	r0, r0, r3
 80148f0:	2300      	movs	r3, #0
 80148f2:	4602      	mov	r2, r0
 80148f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80148f6:	6a21      	ldr	r1, [r4, #32]
 80148f8:	4628      	mov	r0, r5
 80148fa:	47b0      	blx	r6
 80148fc:	1c43      	adds	r3, r0, #1
 80148fe:	89a3      	ldrh	r3, [r4, #12]
 8014900:	d106      	bne.n	8014910 <__sflush_r+0x68>
 8014902:	6829      	ldr	r1, [r5, #0]
 8014904:	291d      	cmp	r1, #29
 8014906:	d82b      	bhi.n	8014960 <__sflush_r+0xb8>
 8014908:	4a29      	ldr	r2, [pc, #164]	; (80149b0 <__sflush_r+0x108>)
 801490a:	410a      	asrs	r2, r1
 801490c:	07d6      	lsls	r6, r2, #31
 801490e:	d427      	bmi.n	8014960 <__sflush_r+0xb8>
 8014910:	2200      	movs	r2, #0
 8014912:	6062      	str	r2, [r4, #4]
 8014914:	04d9      	lsls	r1, r3, #19
 8014916:	6922      	ldr	r2, [r4, #16]
 8014918:	6022      	str	r2, [r4, #0]
 801491a:	d504      	bpl.n	8014926 <__sflush_r+0x7e>
 801491c:	1c42      	adds	r2, r0, #1
 801491e:	d101      	bne.n	8014924 <__sflush_r+0x7c>
 8014920:	682b      	ldr	r3, [r5, #0]
 8014922:	b903      	cbnz	r3, 8014926 <__sflush_r+0x7e>
 8014924:	6560      	str	r0, [r4, #84]	; 0x54
 8014926:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014928:	602f      	str	r7, [r5, #0]
 801492a:	2900      	cmp	r1, #0
 801492c:	d0c9      	beq.n	80148c2 <__sflush_r+0x1a>
 801492e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014932:	4299      	cmp	r1, r3
 8014934:	d002      	beq.n	801493c <__sflush_r+0x94>
 8014936:	4628      	mov	r0, r5
 8014938:	f7ff f89e 	bl	8013a78 <_free_r>
 801493c:	2000      	movs	r0, #0
 801493e:	6360      	str	r0, [r4, #52]	; 0x34
 8014940:	e7c0      	b.n	80148c4 <__sflush_r+0x1c>
 8014942:	2301      	movs	r3, #1
 8014944:	4628      	mov	r0, r5
 8014946:	47b0      	blx	r6
 8014948:	1c41      	adds	r1, r0, #1
 801494a:	d1c8      	bne.n	80148de <__sflush_r+0x36>
 801494c:	682b      	ldr	r3, [r5, #0]
 801494e:	2b00      	cmp	r3, #0
 8014950:	d0c5      	beq.n	80148de <__sflush_r+0x36>
 8014952:	2b1d      	cmp	r3, #29
 8014954:	d001      	beq.n	801495a <__sflush_r+0xb2>
 8014956:	2b16      	cmp	r3, #22
 8014958:	d101      	bne.n	801495e <__sflush_r+0xb6>
 801495a:	602f      	str	r7, [r5, #0]
 801495c:	e7b1      	b.n	80148c2 <__sflush_r+0x1a>
 801495e:	89a3      	ldrh	r3, [r4, #12]
 8014960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014964:	81a3      	strh	r3, [r4, #12]
 8014966:	e7ad      	b.n	80148c4 <__sflush_r+0x1c>
 8014968:	690f      	ldr	r7, [r1, #16]
 801496a:	2f00      	cmp	r7, #0
 801496c:	d0a9      	beq.n	80148c2 <__sflush_r+0x1a>
 801496e:	0793      	lsls	r3, r2, #30
 8014970:	680e      	ldr	r6, [r1, #0]
 8014972:	bf08      	it	eq
 8014974:	694b      	ldreq	r3, [r1, #20]
 8014976:	600f      	str	r7, [r1, #0]
 8014978:	bf18      	it	ne
 801497a:	2300      	movne	r3, #0
 801497c:	eba6 0807 	sub.w	r8, r6, r7
 8014980:	608b      	str	r3, [r1, #8]
 8014982:	f1b8 0f00 	cmp.w	r8, #0
 8014986:	dd9c      	ble.n	80148c2 <__sflush_r+0x1a>
 8014988:	6a21      	ldr	r1, [r4, #32]
 801498a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801498c:	4643      	mov	r3, r8
 801498e:	463a      	mov	r2, r7
 8014990:	4628      	mov	r0, r5
 8014992:	47b0      	blx	r6
 8014994:	2800      	cmp	r0, #0
 8014996:	dc06      	bgt.n	80149a6 <__sflush_r+0xfe>
 8014998:	89a3      	ldrh	r3, [r4, #12]
 801499a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801499e:	81a3      	strh	r3, [r4, #12]
 80149a0:	f04f 30ff 	mov.w	r0, #4294967295
 80149a4:	e78e      	b.n	80148c4 <__sflush_r+0x1c>
 80149a6:	4407      	add	r7, r0
 80149a8:	eba8 0800 	sub.w	r8, r8, r0
 80149ac:	e7e9      	b.n	8014982 <__sflush_r+0xda>
 80149ae:	bf00      	nop
 80149b0:	dfbffffe 	.word	0xdfbffffe

080149b4 <_fflush_r>:
 80149b4:	b538      	push	{r3, r4, r5, lr}
 80149b6:	690b      	ldr	r3, [r1, #16]
 80149b8:	4605      	mov	r5, r0
 80149ba:	460c      	mov	r4, r1
 80149bc:	b913      	cbnz	r3, 80149c4 <_fflush_r+0x10>
 80149be:	2500      	movs	r5, #0
 80149c0:	4628      	mov	r0, r5
 80149c2:	bd38      	pop	{r3, r4, r5, pc}
 80149c4:	b118      	cbz	r0, 80149ce <_fflush_r+0x1a>
 80149c6:	6a03      	ldr	r3, [r0, #32]
 80149c8:	b90b      	cbnz	r3, 80149ce <_fflush_r+0x1a>
 80149ca:	f7fe f8ad 	bl	8012b28 <__sinit>
 80149ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d0f3      	beq.n	80149be <_fflush_r+0xa>
 80149d6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80149d8:	07d0      	lsls	r0, r2, #31
 80149da:	d404      	bmi.n	80149e6 <_fflush_r+0x32>
 80149dc:	0599      	lsls	r1, r3, #22
 80149de:	d402      	bmi.n	80149e6 <_fflush_r+0x32>
 80149e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80149e2:	f7fe fa35 	bl	8012e50 <__retarget_lock_acquire_recursive>
 80149e6:	4628      	mov	r0, r5
 80149e8:	4621      	mov	r1, r4
 80149ea:	f7ff ff5d 	bl	80148a8 <__sflush_r>
 80149ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80149f0:	07da      	lsls	r2, r3, #31
 80149f2:	4605      	mov	r5, r0
 80149f4:	d4e4      	bmi.n	80149c0 <_fflush_r+0xc>
 80149f6:	89a3      	ldrh	r3, [r4, #12]
 80149f8:	059b      	lsls	r3, r3, #22
 80149fa:	d4e1      	bmi.n	80149c0 <_fflush_r+0xc>
 80149fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80149fe:	f7fe fa28 	bl	8012e52 <__retarget_lock_release_recursive>
 8014a02:	e7dd      	b.n	80149c0 <_fflush_r+0xc>

08014a04 <__swbuf_r>:
 8014a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a06:	460e      	mov	r6, r1
 8014a08:	4614      	mov	r4, r2
 8014a0a:	4605      	mov	r5, r0
 8014a0c:	b118      	cbz	r0, 8014a16 <__swbuf_r+0x12>
 8014a0e:	6a03      	ldr	r3, [r0, #32]
 8014a10:	b90b      	cbnz	r3, 8014a16 <__swbuf_r+0x12>
 8014a12:	f7fe f889 	bl	8012b28 <__sinit>
 8014a16:	69a3      	ldr	r3, [r4, #24]
 8014a18:	60a3      	str	r3, [r4, #8]
 8014a1a:	89a3      	ldrh	r3, [r4, #12]
 8014a1c:	071a      	lsls	r2, r3, #28
 8014a1e:	d525      	bpl.n	8014a6c <__swbuf_r+0x68>
 8014a20:	6923      	ldr	r3, [r4, #16]
 8014a22:	b31b      	cbz	r3, 8014a6c <__swbuf_r+0x68>
 8014a24:	6823      	ldr	r3, [r4, #0]
 8014a26:	6922      	ldr	r2, [r4, #16]
 8014a28:	1a98      	subs	r0, r3, r2
 8014a2a:	6963      	ldr	r3, [r4, #20]
 8014a2c:	b2f6      	uxtb	r6, r6
 8014a2e:	4283      	cmp	r3, r0
 8014a30:	4637      	mov	r7, r6
 8014a32:	dc04      	bgt.n	8014a3e <__swbuf_r+0x3a>
 8014a34:	4621      	mov	r1, r4
 8014a36:	4628      	mov	r0, r5
 8014a38:	f7ff ffbc 	bl	80149b4 <_fflush_r>
 8014a3c:	b9e0      	cbnz	r0, 8014a78 <__swbuf_r+0x74>
 8014a3e:	68a3      	ldr	r3, [r4, #8]
 8014a40:	3b01      	subs	r3, #1
 8014a42:	60a3      	str	r3, [r4, #8]
 8014a44:	6823      	ldr	r3, [r4, #0]
 8014a46:	1c5a      	adds	r2, r3, #1
 8014a48:	6022      	str	r2, [r4, #0]
 8014a4a:	701e      	strb	r6, [r3, #0]
 8014a4c:	6962      	ldr	r2, [r4, #20]
 8014a4e:	1c43      	adds	r3, r0, #1
 8014a50:	429a      	cmp	r2, r3
 8014a52:	d004      	beq.n	8014a5e <__swbuf_r+0x5a>
 8014a54:	89a3      	ldrh	r3, [r4, #12]
 8014a56:	07db      	lsls	r3, r3, #31
 8014a58:	d506      	bpl.n	8014a68 <__swbuf_r+0x64>
 8014a5a:	2e0a      	cmp	r6, #10
 8014a5c:	d104      	bne.n	8014a68 <__swbuf_r+0x64>
 8014a5e:	4621      	mov	r1, r4
 8014a60:	4628      	mov	r0, r5
 8014a62:	f7ff ffa7 	bl	80149b4 <_fflush_r>
 8014a66:	b938      	cbnz	r0, 8014a78 <__swbuf_r+0x74>
 8014a68:	4638      	mov	r0, r7
 8014a6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a6c:	4621      	mov	r1, r4
 8014a6e:	4628      	mov	r0, r5
 8014a70:	f000 f806 	bl	8014a80 <__swsetup_r>
 8014a74:	2800      	cmp	r0, #0
 8014a76:	d0d5      	beq.n	8014a24 <__swbuf_r+0x20>
 8014a78:	f04f 37ff 	mov.w	r7, #4294967295
 8014a7c:	e7f4      	b.n	8014a68 <__swbuf_r+0x64>
	...

08014a80 <__swsetup_r>:
 8014a80:	b538      	push	{r3, r4, r5, lr}
 8014a82:	4b2a      	ldr	r3, [pc, #168]	; (8014b2c <__swsetup_r+0xac>)
 8014a84:	4605      	mov	r5, r0
 8014a86:	6818      	ldr	r0, [r3, #0]
 8014a88:	460c      	mov	r4, r1
 8014a8a:	b118      	cbz	r0, 8014a94 <__swsetup_r+0x14>
 8014a8c:	6a03      	ldr	r3, [r0, #32]
 8014a8e:	b90b      	cbnz	r3, 8014a94 <__swsetup_r+0x14>
 8014a90:	f7fe f84a 	bl	8012b28 <__sinit>
 8014a94:	89a3      	ldrh	r3, [r4, #12]
 8014a96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014a9a:	0718      	lsls	r0, r3, #28
 8014a9c:	d422      	bmi.n	8014ae4 <__swsetup_r+0x64>
 8014a9e:	06d9      	lsls	r1, r3, #27
 8014aa0:	d407      	bmi.n	8014ab2 <__swsetup_r+0x32>
 8014aa2:	2309      	movs	r3, #9
 8014aa4:	602b      	str	r3, [r5, #0]
 8014aa6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8014aaa:	81a3      	strh	r3, [r4, #12]
 8014aac:	f04f 30ff 	mov.w	r0, #4294967295
 8014ab0:	e034      	b.n	8014b1c <__swsetup_r+0x9c>
 8014ab2:	0758      	lsls	r0, r3, #29
 8014ab4:	d512      	bpl.n	8014adc <__swsetup_r+0x5c>
 8014ab6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8014ab8:	b141      	cbz	r1, 8014acc <__swsetup_r+0x4c>
 8014aba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8014abe:	4299      	cmp	r1, r3
 8014ac0:	d002      	beq.n	8014ac8 <__swsetup_r+0x48>
 8014ac2:	4628      	mov	r0, r5
 8014ac4:	f7fe ffd8 	bl	8013a78 <_free_r>
 8014ac8:	2300      	movs	r3, #0
 8014aca:	6363      	str	r3, [r4, #52]	; 0x34
 8014acc:	89a3      	ldrh	r3, [r4, #12]
 8014ace:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8014ad2:	81a3      	strh	r3, [r4, #12]
 8014ad4:	2300      	movs	r3, #0
 8014ad6:	6063      	str	r3, [r4, #4]
 8014ad8:	6923      	ldr	r3, [r4, #16]
 8014ada:	6023      	str	r3, [r4, #0]
 8014adc:	89a3      	ldrh	r3, [r4, #12]
 8014ade:	f043 0308 	orr.w	r3, r3, #8
 8014ae2:	81a3      	strh	r3, [r4, #12]
 8014ae4:	6923      	ldr	r3, [r4, #16]
 8014ae6:	b94b      	cbnz	r3, 8014afc <__swsetup_r+0x7c>
 8014ae8:	89a3      	ldrh	r3, [r4, #12]
 8014aea:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8014aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014af2:	d003      	beq.n	8014afc <__swsetup_r+0x7c>
 8014af4:	4621      	mov	r1, r4
 8014af6:	4628      	mov	r0, r5
 8014af8:	f000 f912 	bl	8014d20 <__smakebuf_r>
 8014afc:	89a0      	ldrh	r0, [r4, #12]
 8014afe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014b02:	f010 0301 	ands.w	r3, r0, #1
 8014b06:	d00a      	beq.n	8014b1e <__swsetup_r+0x9e>
 8014b08:	2300      	movs	r3, #0
 8014b0a:	60a3      	str	r3, [r4, #8]
 8014b0c:	6963      	ldr	r3, [r4, #20]
 8014b0e:	425b      	negs	r3, r3
 8014b10:	61a3      	str	r3, [r4, #24]
 8014b12:	6923      	ldr	r3, [r4, #16]
 8014b14:	b943      	cbnz	r3, 8014b28 <__swsetup_r+0xa8>
 8014b16:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014b1a:	d1c4      	bne.n	8014aa6 <__swsetup_r+0x26>
 8014b1c:	bd38      	pop	{r3, r4, r5, pc}
 8014b1e:	0781      	lsls	r1, r0, #30
 8014b20:	bf58      	it	pl
 8014b22:	6963      	ldrpl	r3, [r4, #20]
 8014b24:	60a3      	str	r3, [r4, #8]
 8014b26:	e7f4      	b.n	8014b12 <__swsetup_r+0x92>
 8014b28:	2000      	movs	r0, #0
 8014b2a:	e7f7      	b.n	8014b1c <__swsetup_r+0x9c>
 8014b2c:	240003ac 	.word	0x240003ac

08014b30 <memmove>:
 8014b30:	4288      	cmp	r0, r1
 8014b32:	b510      	push	{r4, lr}
 8014b34:	eb01 0402 	add.w	r4, r1, r2
 8014b38:	d902      	bls.n	8014b40 <memmove+0x10>
 8014b3a:	4284      	cmp	r4, r0
 8014b3c:	4623      	mov	r3, r4
 8014b3e:	d807      	bhi.n	8014b50 <memmove+0x20>
 8014b40:	1e43      	subs	r3, r0, #1
 8014b42:	42a1      	cmp	r1, r4
 8014b44:	d008      	beq.n	8014b58 <memmove+0x28>
 8014b46:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014b4a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014b4e:	e7f8      	b.n	8014b42 <memmove+0x12>
 8014b50:	4402      	add	r2, r0
 8014b52:	4601      	mov	r1, r0
 8014b54:	428a      	cmp	r2, r1
 8014b56:	d100      	bne.n	8014b5a <memmove+0x2a>
 8014b58:	bd10      	pop	{r4, pc}
 8014b5a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014b5e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014b62:	e7f7      	b.n	8014b54 <memmove+0x24>

08014b64 <_raise_r>:
 8014b64:	291f      	cmp	r1, #31
 8014b66:	b538      	push	{r3, r4, r5, lr}
 8014b68:	4604      	mov	r4, r0
 8014b6a:	460d      	mov	r5, r1
 8014b6c:	d904      	bls.n	8014b78 <_raise_r+0x14>
 8014b6e:	2316      	movs	r3, #22
 8014b70:	6003      	str	r3, [r0, #0]
 8014b72:	f04f 30ff 	mov.w	r0, #4294967295
 8014b76:	bd38      	pop	{r3, r4, r5, pc}
 8014b78:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8014b7a:	b112      	cbz	r2, 8014b82 <_raise_r+0x1e>
 8014b7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014b80:	b94b      	cbnz	r3, 8014b96 <_raise_r+0x32>
 8014b82:	4620      	mov	r0, r4
 8014b84:	f000 f830 	bl	8014be8 <_getpid_r>
 8014b88:	462a      	mov	r2, r5
 8014b8a:	4601      	mov	r1, r0
 8014b8c:	4620      	mov	r0, r4
 8014b8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014b92:	f000 b817 	b.w	8014bc4 <_kill_r>
 8014b96:	2b01      	cmp	r3, #1
 8014b98:	d00a      	beq.n	8014bb0 <_raise_r+0x4c>
 8014b9a:	1c59      	adds	r1, r3, #1
 8014b9c:	d103      	bne.n	8014ba6 <_raise_r+0x42>
 8014b9e:	2316      	movs	r3, #22
 8014ba0:	6003      	str	r3, [r0, #0]
 8014ba2:	2001      	movs	r0, #1
 8014ba4:	e7e7      	b.n	8014b76 <_raise_r+0x12>
 8014ba6:	2400      	movs	r4, #0
 8014ba8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014bac:	4628      	mov	r0, r5
 8014bae:	4798      	blx	r3
 8014bb0:	2000      	movs	r0, #0
 8014bb2:	e7e0      	b.n	8014b76 <_raise_r+0x12>

08014bb4 <raise>:
 8014bb4:	4b02      	ldr	r3, [pc, #8]	; (8014bc0 <raise+0xc>)
 8014bb6:	4601      	mov	r1, r0
 8014bb8:	6818      	ldr	r0, [r3, #0]
 8014bba:	f7ff bfd3 	b.w	8014b64 <_raise_r>
 8014bbe:	bf00      	nop
 8014bc0:	240003ac 	.word	0x240003ac

08014bc4 <_kill_r>:
 8014bc4:	b538      	push	{r3, r4, r5, lr}
 8014bc6:	4d07      	ldr	r5, [pc, #28]	; (8014be4 <_kill_r+0x20>)
 8014bc8:	2300      	movs	r3, #0
 8014bca:	4604      	mov	r4, r0
 8014bcc:	4608      	mov	r0, r1
 8014bce:	4611      	mov	r1, r2
 8014bd0:	602b      	str	r3, [r5, #0]
 8014bd2:	f7f2 f995 	bl	8006f00 <_kill>
 8014bd6:	1c43      	adds	r3, r0, #1
 8014bd8:	d102      	bne.n	8014be0 <_kill_r+0x1c>
 8014bda:	682b      	ldr	r3, [r5, #0]
 8014bdc:	b103      	cbz	r3, 8014be0 <_kill_r+0x1c>
 8014bde:	6023      	str	r3, [r4, #0]
 8014be0:	bd38      	pop	{r3, r4, r5, pc}
 8014be2:	bf00      	nop
 8014be4:	2400d624 	.word	0x2400d624

08014be8 <_getpid_r>:
 8014be8:	f7f2 b988 	b.w	8006efc <_getpid>

08014bec <_sbrk_r>:
 8014bec:	b538      	push	{r3, r4, r5, lr}
 8014bee:	4d06      	ldr	r5, [pc, #24]	; (8014c08 <_sbrk_r+0x1c>)
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	4604      	mov	r4, r0
 8014bf4:	4608      	mov	r0, r1
 8014bf6:	602b      	str	r3, [r5, #0]
 8014bf8:	f7f2 f9bc 	bl	8006f74 <_sbrk>
 8014bfc:	1c43      	adds	r3, r0, #1
 8014bfe:	d102      	bne.n	8014c06 <_sbrk_r+0x1a>
 8014c00:	682b      	ldr	r3, [r5, #0]
 8014c02:	b103      	cbz	r3, 8014c06 <_sbrk_r+0x1a>
 8014c04:	6023      	str	r3, [r4, #0]
 8014c06:	bd38      	pop	{r3, r4, r5, pc}
 8014c08:	2400d624 	.word	0x2400d624

08014c0c <_calloc_r>:
 8014c0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014c0e:	fba1 2402 	umull	r2, r4, r1, r2
 8014c12:	b94c      	cbnz	r4, 8014c28 <_calloc_r+0x1c>
 8014c14:	4611      	mov	r1, r2
 8014c16:	9201      	str	r2, [sp, #4]
 8014c18:	f7fe ffa2 	bl	8013b60 <_malloc_r>
 8014c1c:	9a01      	ldr	r2, [sp, #4]
 8014c1e:	4605      	mov	r5, r0
 8014c20:	b930      	cbnz	r0, 8014c30 <_calloc_r+0x24>
 8014c22:	4628      	mov	r0, r5
 8014c24:	b003      	add	sp, #12
 8014c26:	bd30      	pop	{r4, r5, pc}
 8014c28:	220c      	movs	r2, #12
 8014c2a:	6002      	str	r2, [r0, #0]
 8014c2c:	2500      	movs	r5, #0
 8014c2e:	e7f8      	b.n	8014c22 <_calloc_r+0x16>
 8014c30:	4621      	mov	r1, r4
 8014c32:	f7fe f824 	bl	8012c7e <memset>
 8014c36:	e7f4      	b.n	8014c22 <_calloc_r+0x16>

08014c38 <__ascii_mbtowc>:
 8014c38:	b082      	sub	sp, #8
 8014c3a:	b901      	cbnz	r1, 8014c3e <__ascii_mbtowc+0x6>
 8014c3c:	a901      	add	r1, sp, #4
 8014c3e:	b142      	cbz	r2, 8014c52 <__ascii_mbtowc+0x1a>
 8014c40:	b14b      	cbz	r3, 8014c56 <__ascii_mbtowc+0x1e>
 8014c42:	7813      	ldrb	r3, [r2, #0]
 8014c44:	600b      	str	r3, [r1, #0]
 8014c46:	7812      	ldrb	r2, [r2, #0]
 8014c48:	1e10      	subs	r0, r2, #0
 8014c4a:	bf18      	it	ne
 8014c4c:	2001      	movne	r0, #1
 8014c4e:	b002      	add	sp, #8
 8014c50:	4770      	bx	lr
 8014c52:	4610      	mov	r0, r2
 8014c54:	e7fb      	b.n	8014c4e <__ascii_mbtowc+0x16>
 8014c56:	f06f 0001 	mvn.w	r0, #1
 8014c5a:	e7f8      	b.n	8014c4e <__ascii_mbtowc+0x16>

08014c5c <_realloc_r>:
 8014c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c60:	4680      	mov	r8, r0
 8014c62:	4614      	mov	r4, r2
 8014c64:	460e      	mov	r6, r1
 8014c66:	b921      	cbnz	r1, 8014c72 <_realloc_r+0x16>
 8014c68:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014c6c:	4611      	mov	r1, r2
 8014c6e:	f7fe bf77 	b.w	8013b60 <_malloc_r>
 8014c72:	b92a      	cbnz	r2, 8014c80 <_realloc_r+0x24>
 8014c74:	f7fe ff00 	bl	8013a78 <_free_r>
 8014c78:	4625      	mov	r5, r4
 8014c7a:	4628      	mov	r0, r5
 8014c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c80:	f000 f8ac 	bl	8014ddc <_malloc_usable_size_r>
 8014c84:	4284      	cmp	r4, r0
 8014c86:	4607      	mov	r7, r0
 8014c88:	d802      	bhi.n	8014c90 <_realloc_r+0x34>
 8014c8a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014c8e:	d812      	bhi.n	8014cb6 <_realloc_r+0x5a>
 8014c90:	4621      	mov	r1, r4
 8014c92:	4640      	mov	r0, r8
 8014c94:	f7fe ff64 	bl	8013b60 <_malloc_r>
 8014c98:	4605      	mov	r5, r0
 8014c9a:	2800      	cmp	r0, #0
 8014c9c:	d0ed      	beq.n	8014c7a <_realloc_r+0x1e>
 8014c9e:	42bc      	cmp	r4, r7
 8014ca0:	4622      	mov	r2, r4
 8014ca2:	4631      	mov	r1, r6
 8014ca4:	bf28      	it	cs
 8014ca6:	463a      	movcs	r2, r7
 8014ca8:	f7fe f8dc 	bl	8012e64 <memcpy>
 8014cac:	4631      	mov	r1, r6
 8014cae:	4640      	mov	r0, r8
 8014cb0:	f7fe fee2 	bl	8013a78 <_free_r>
 8014cb4:	e7e1      	b.n	8014c7a <_realloc_r+0x1e>
 8014cb6:	4635      	mov	r5, r6
 8014cb8:	e7df      	b.n	8014c7a <_realloc_r+0x1e>

08014cba <__ascii_wctomb>:
 8014cba:	b149      	cbz	r1, 8014cd0 <__ascii_wctomb+0x16>
 8014cbc:	2aff      	cmp	r2, #255	; 0xff
 8014cbe:	bf85      	ittet	hi
 8014cc0:	238a      	movhi	r3, #138	; 0x8a
 8014cc2:	6003      	strhi	r3, [r0, #0]
 8014cc4:	700a      	strbls	r2, [r1, #0]
 8014cc6:	f04f 30ff 	movhi.w	r0, #4294967295
 8014cca:	bf98      	it	ls
 8014ccc:	2001      	movls	r0, #1
 8014cce:	4770      	bx	lr
 8014cd0:	4608      	mov	r0, r1
 8014cd2:	4770      	bx	lr

08014cd4 <__swhatbuf_r>:
 8014cd4:	b570      	push	{r4, r5, r6, lr}
 8014cd6:	460c      	mov	r4, r1
 8014cd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014cdc:	2900      	cmp	r1, #0
 8014cde:	b096      	sub	sp, #88	; 0x58
 8014ce0:	4615      	mov	r5, r2
 8014ce2:	461e      	mov	r6, r3
 8014ce4:	da0d      	bge.n	8014d02 <__swhatbuf_r+0x2e>
 8014ce6:	89a3      	ldrh	r3, [r4, #12]
 8014ce8:	f013 0f80 	tst.w	r3, #128	; 0x80
 8014cec:	f04f 0100 	mov.w	r1, #0
 8014cf0:	bf0c      	ite	eq
 8014cf2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8014cf6:	2340      	movne	r3, #64	; 0x40
 8014cf8:	2000      	movs	r0, #0
 8014cfa:	6031      	str	r1, [r6, #0]
 8014cfc:	602b      	str	r3, [r5, #0]
 8014cfe:	b016      	add	sp, #88	; 0x58
 8014d00:	bd70      	pop	{r4, r5, r6, pc}
 8014d02:	466a      	mov	r2, sp
 8014d04:	f000 f848 	bl	8014d98 <_fstat_r>
 8014d08:	2800      	cmp	r0, #0
 8014d0a:	dbec      	blt.n	8014ce6 <__swhatbuf_r+0x12>
 8014d0c:	9901      	ldr	r1, [sp, #4]
 8014d0e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8014d12:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8014d16:	4259      	negs	r1, r3
 8014d18:	4159      	adcs	r1, r3
 8014d1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014d1e:	e7eb      	b.n	8014cf8 <__swhatbuf_r+0x24>

08014d20 <__smakebuf_r>:
 8014d20:	898b      	ldrh	r3, [r1, #12]
 8014d22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014d24:	079d      	lsls	r5, r3, #30
 8014d26:	4606      	mov	r6, r0
 8014d28:	460c      	mov	r4, r1
 8014d2a:	d507      	bpl.n	8014d3c <__smakebuf_r+0x1c>
 8014d2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014d30:	6023      	str	r3, [r4, #0]
 8014d32:	6123      	str	r3, [r4, #16]
 8014d34:	2301      	movs	r3, #1
 8014d36:	6163      	str	r3, [r4, #20]
 8014d38:	b002      	add	sp, #8
 8014d3a:	bd70      	pop	{r4, r5, r6, pc}
 8014d3c:	ab01      	add	r3, sp, #4
 8014d3e:	466a      	mov	r2, sp
 8014d40:	f7ff ffc8 	bl	8014cd4 <__swhatbuf_r>
 8014d44:	9900      	ldr	r1, [sp, #0]
 8014d46:	4605      	mov	r5, r0
 8014d48:	4630      	mov	r0, r6
 8014d4a:	f7fe ff09 	bl	8013b60 <_malloc_r>
 8014d4e:	b948      	cbnz	r0, 8014d64 <__smakebuf_r+0x44>
 8014d50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014d54:	059a      	lsls	r2, r3, #22
 8014d56:	d4ef      	bmi.n	8014d38 <__smakebuf_r+0x18>
 8014d58:	f023 0303 	bic.w	r3, r3, #3
 8014d5c:	f043 0302 	orr.w	r3, r3, #2
 8014d60:	81a3      	strh	r3, [r4, #12]
 8014d62:	e7e3      	b.n	8014d2c <__smakebuf_r+0xc>
 8014d64:	89a3      	ldrh	r3, [r4, #12]
 8014d66:	6020      	str	r0, [r4, #0]
 8014d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014d6c:	81a3      	strh	r3, [r4, #12]
 8014d6e:	9b00      	ldr	r3, [sp, #0]
 8014d70:	6163      	str	r3, [r4, #20]
 8014d72:	9b01      	ldr	r3, [sp, #4]
 8014d74:	6120      	str	r0, [r4, #16]
 8014d76:	b15b      	cbz	r3, 8014d90 <__smakebuf_r+0x70>
 8014d78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014d7c:	4630      	mov	r0, r6
 8014d7e:	f000 f81d 	bl	8014dbc <_isatty_r>
 8014d82:	b128      	cbz	r0, 8014d90 <__smakebuf_r+0x70>
 8014d84:	89a3      	ldrh	r3, [r4, #12]
 8014d86:	f023 0303 	bic.w	r3, r3, #3
 8014d8a:	f043 0301 	orr.w	r3, r3, #1
 8014d8e:	81a3      	strh	r3, [r4, #12]
 8014d90:	89a3      	ldrh	r3, [r4, #12]
 8014d92:	431d      	orrs	r5, r3
 8014d94:	81a5      	strh	r5, [r4, #12]
 8014d96:	e7cf      	b.n	8014d38 <__smakebuf_r+0x18>

08014d98 <_fstat_r>:
 8014d98:	b538      	push	{r3, r4, r5, lr}
 8014d9a:	4d07      	ldr	r5, [pc, #28]	; (8014db8 <_fstat_r+0x20>)
 8014d9c:	2300      	movs	r3, #0
 8014d9e:	4604      	mov	r4, r0
 8014da0:	4608      	mov	r0, r1
 8014da2:	4611      	mov	r1, r2
 8014da4:	602b      	str	r3, [r5, #0]
 8014da6:	f7f2 f8db 	bl	8006f60 <_fstat>
 8014daa:	1c43      	adds	r3, r0, #1
 8014dac:	d102      	bne.n	8014db4 <_fstat_r+0x1c>
 8014dae:	682b      	ldr	r3, [r5, #0]
 8014db0:	b103      	cbz	r3, 8014db4 <_fstat_r+0x1c>
 8014db2:	6023      	str	r3, [r4, #0]
 8014db4:	bd38      	pop	{r3, r4, r5, pc}
 8014db6:	bf00      	nop
 8014db8:	2400d624 	.word	0x2400d624

08014dbc <_isatty_r>:
 8014dbc:	b538      	push	{r3, r4, r5, lr}
 8014dbe:	4d06      	ldr	r5, [pc, #24]	; (8014dd8 <_isatty_r+0x1c>)
 8014dc0:	2300      	movs	r3, #0
 8014dc2:	4604      	mov	r4, r0
 8014dc4:	4608      	mov	r0, r1
 8014dc6:	602b      	str	r3, [r5, #0]
 8014dc8:	f7f2 f8d0 	bl	8006f6c <_isatty>
 8014dcc:	1c43      	adds	r3, r0, #1
 8014dce:	d102      	bne.n	8014dd6 <_isatty_r+0x1a>
 8014dd0:	682b      	ldr	r3, [r5, #0]
 8014dd2:	b103      	cbz	r3, 8014dd6 <_isatty_r+0x1a>
 8014dd4:	6023      	str	r3, [r4, #0]
 8014dd6:	bd38      	pop	{r3, r4, r5, pc}
 8014dd8:	2400d624 	.word	0x2400d624

08014ddc <_malloc_usable_size_r>:
 8014ddc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014de0:	1f18      	subs	r0, r3, #4
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	bfbc      	itt	lt
 8014de6:	580b      	ldrlt	r3, [r1, r0]
 8014de8:	18c0      	addlt	r0, r0, r3
 8014dea:	4770      	bx	lr
 8014dec:	0000      	movs	r0, r0
	...

08014df0 <log10>:
 8014df0:	b508      	push	{r3, lr}
 8014df2:	ed2d 8b02 	vpush	{d8}
 8014df6:	eeb0 8b40 	vmov.f64	d8, d0
 8014dfa:	f000 fad5 	bl	80153a8 <__ieee754_log10>
 8014dfe:	eeb4 8b48 	vcmp.f64	d8, d8
 8014e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e06:	d60f      	bvs.n	8014e28 <log10+0x38>
 8014e08:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 8014e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e10:	d80a      	bhi.n	8014e28 <log10+0x38>
 8014e12:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8014e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e1a:	d108      	bne.n	8014e2e <log10+0x3e>
 8014e1c:	f7fd ffee 	bl	8012dfc <__errno>
 8014e20:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8014e48 <log10+0x58>
 8014e24:	2322      	movs	r3, #34	; 0x22
 8014e26:	6003      	str	r3, [r0, #0]
 8014e28:	ecbd 8b02 	vpop	{d8}
 8014e2c:	bd08      	pop	{r3, pc}
 8014e2e:	f7fd ffe5 	bl	8012dfc <__errno>
 8014e32:	ecbd 8b02 	vpop	{d8}
 8014e36:	2321      	movs	r3, #33	; 0x21
 8014e38:	6003      	str	r3, [r0, #0]
 8014e3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014e3e:	4804      	ldr	r0, [pc, #16]	; (8014e50 <log10+0x60>)
 8014e40:	f000 b8a2 	b.w	8014f88 <nan>
 8014e44:	f3af 8000 	nop.w
 8014e48:	00000000 	.word	0x00000000
 8014e4c:	fff00000 	.word	0xfff00000
 8014e50:	08019543 	.word	0x08019543
 8014e54:	00000000 	.word	0x00000000

08014e58 <cos>:
 8014e58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014e5a:	eeb0 7b40 	vmov.f64	d7, d0
 8014e5e:	ee17 3a90 	vmov	r3, s15
 8014e62:	4a21      	ldr	r2, [pc, #132]	; (8014ee8 <cos+0x90>)
 8014e64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014e68:	4293      	cmp	r3, r2
 8014e6a:	dc06      	bgt.n	8014e7a <cos+0x22>
 8014e6c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014ee0 <cos+0x88>
 8014e70:	b005      	add	sp, #20
 8014e72:	f85d eb04 	ldr.w	lr, [sp], #4
 8014e76:	f000 b9d3 	b.w	8015220 <__kernel_cos>
 8014e7a:	4a1c      	ldr	r2, [pc, #112]	; (8014eec <cos+0x94>)
 8014e7c:	4293      	cmp	r3, r2
 8014e7e:	dd04      	ble.n	8014e8a <cos+0x32>
 8014e80:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014e84:	b005      	add	sp, #20
 8014e86:	f85d fb04 	ldr.w	pc, [sp], #4
 8014e8a:	4668      	mov	r0, sp
 8014e8c:	f000 fafc 	bl	8015488 <__ieee754_rem_pio2>
 8014e90:	f000 0003 	and.w	r0, r0, #3
 8014e94:	2801      	cmp	r0, #1
 8014e96:	d009      	beq.n	8014eac <cos+0x54>
 8014e98:	2802      	cmp	r0, #2
 8014e9a:	d010      	beq.n	8014ebe <cos+0x66>
 8014e9c:	b9b0      	cbnz	r0, 8014ecc <cos+0x74>
 8014e9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ea2:	ed9d 0b00 	vldr	d0, [sp]
 8014ea6:	f000 f9bb 	bl	8015220 <__kernel_cos>
 8014eaa:	e7eb      	b.n	8014e84 <cos+0x2c>
 8014eac:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014eb0:	ed9d 0b00 	vldr	d0, [sp]
 8014eb4:	f000 fa20 	bl	80152f8 <__kernel_sin>
 8014eb8:	eeb1 0b40 	vneg.f64	d0, d0
 8014ebc:	e7e2      	b.n	8014e84 <cos+0x2c>
 8014ebe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ec2:	ed9d 0b00 	vldr	d0, [sp]
 8014ec6:	f000 f9ab 	bl	8015220 <__kernel_cos>
 8014eca:	e7f5      	b.n	8014eb8 <cos+0x60>
 8014ecc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014ed0:	ed9d 0b00 	vldr	d0, [sp]
 8014ed4:	2001      	movs	r0, #1
 8014ed6:	f000 fa0f 	bl	80152f8 <__kernel_sin>
 8014eda:	e7d3      	b.n	8014e84 <cos+0x2c>
 8014edc:	f3af 8000 	nop.w
	...
 8014ee8:	3fe921fb 	.word	0x3fe921fb
 8014eec:	7fefffff 	.word	0x7fefffff

08014ef0 <sin>:
 8014ef0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014ef2:	eeb0 7b40 	vmov.f64	d7, d0
 8014ef6:	ee17 3a90 	vmov	r3, s15
 8014efa:	4a21      	ldr	r2, [pc, #132]	; (8014f80 <sin+0x90>)
 8014efc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014f00:	4293      	cmp	r3, r2
 8014f02:	dc07      	bgt.n	8014f14 <sin+0x24>
 8014f04:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8014f78 <sin+0x88>
 8014f08:	2000      	movs	r0, #0
 8014f0a:	b005      	add	sp, #20
 8014f0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014f10:	f000 b9f2 	b.w	80152f8 <__kernel_sin>
 8014f14:	4a1b      	ldr	r2, [pc, #108]	; (8014f84 <sin+0x94>)
 8014f16:	4293      	cmp	r3, r2
 8014f18:	dd04      	ble.n	8014f24 <sin+0x34>
 8014f1a:	ee30 0b40 	vsub.f64	d0, d0, d0
 8014f1e:	b005      	add	sp, #20
 8014f20:	f85d fb04 	ldr.w	pc, [sp], #4
 8014f24:	4668      	mov	r0, sp
 8014f26:	f000 faaf 	bl	8015488 <__ieee754_rem_pio2>
 8014f2a:	f000 0003 	and.w	r0, r0, #3
 8014f2e:	2801      	cmp	r0, #1
 8014f30:	d00a      	beq.n	8014f48 <sin+0x58>
 8014f32:	2802      	cmp	r0, #2
 8014f34:	d00f      	beq.n	8014f56 <sin+0x66>
 8014f36:	b9c0      	cbnz	r0, 8014f6a <sin+0x7a>
 8014f38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014f3c:	ed9d 0b00 	vldr	d0, [sp]
 8014f40:	2001      	movs	r0, #1
 8014f42:	f000 f9d9 	bl	80152f8 <__kernel_sin>
 8014f46:	e7ea      	b.n	8014f1e <sin+0x2e>
 8014f48:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014f4c:	ed9d 0b00 	vldr	d0, [sp]
 8014f50:	f000 f966 	bl	8015220 <__kernel_cos>
 8014f54:	e7e3      	b.n	8014f1e <sin+0x2e>
 8014f56:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014f5a:	ed9d 0b00 	vldr	d0, [sp]
 8014f5e:	2001      	movs	r0, #1
 8014f60:	f000 f9ca 	bl	80152f8 <__kernel_sin>
 8014f64:	eeb1 0b40 	vneg.f64	d0, d0
 8014f68:	e7d9      	b.n	8014f1e <sin+0x2e>
 8014f6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 8014f6e:	ed9d 0b00 	vldr	d0, [sp]
 8014f72:	f000 f955 	bl	8015220 <__kernel_cos>
 8014f76:	e7f5      	b.n	8014f64 <sin+0x74>
	...
 8014f80:	3fe921fb 	.word	0x3fe921fb
 8014f84:	7fefffff 	.word	0x7fefffff

08014f88 <nan>:
 8014f88:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8014f90 <nan+0x8>
 8014f8c:	4770      	bx	lr
 8014f8e:	bf00      	nop
 8014f90:	00000000 	.word	0x00000000
 8014f94:	7ff80000 	.word	0x7ff80000

08014f98 <exp>:
 8014f98:	b4ff      	push	{r0, r1, r2, r3, r4, r5, r6, r7}
 8014f9a:	ee10 3a90 	vmov	r3, s1
 8014f9e:	f46f 7272 	mvn.w	r2, #968	; 0x3c8
 8014fa2:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8014fa6:	18a2      	adds	r2, r4, r2
 8014fa8:	2a3e      	cmp	r2, #62	; 0x3e
 8014faa:	ee10 1a10 	vmov	r1, s0
 8014fae:	d922      	bls.n	8014ff6 <exp+0x5e>
 8014fb0:	2a00      	cmp	r2, #0
 8014fb2:	da06      	bge.n	8014fc2 <exp+0x2a>
 8014fb4:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014fb8:	ee30 0b07 	vadd.f64	d0, d0, d7
 8014fbc:	b004      	add	sp, #16
 8014fbe:	bcf0      	pop	{r4, r5, r6, r7}
 8014fc0:	4770      	bx	lr
 8014fc2:	f5b4 6f81 	cmp.w	r4, #1032	; 0x408
 8014fc6:	f04f 0000 	mov.w	r0, #0
 8014fca:	d913      	bls.n	8014ff4 <exp+0x5c>
 8014fcc:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8014fd0:	bf08      	it	eq
 8014fd2:	4281      	cmpeq	r1, r0
 8014fd4:	f000 80a0 	beq.w	8015118 <exp+0x180>
 8014fd8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8014fdc:	4294      	cmp	r4, r2
 8014fde:	d0e9      	beq.n	8014fb4 <exp+0x1c>
 8014fe0:	4283      	cmp	r3, r0
 8014fe2:	da03      	bge.n	8014fec <exp+0x54>
 8014fe4:	b004      	add	sp, #16
 8014fe6:	bcf0      	pop	{r4, r5, r6, r7}
 8014fe8:	f000 b8c6 	b.w	8015178 <__math_uflow>
 8014fec:	b004      	add	sp, #16
 8014fee:	bcf0      	pop	{r4, r5, r6, r7}
 8014ff0:	f000 b8ca 	b.w	8015188 <__math_oflow>
 8014ff4:	4604      	mov	r4, r0
 8014ff6:	4950      	ldr	r1, [pc, #320]	; (8015138 <exp+0x1a0>)
 8014ff8:	ed91 6b02 	vldr	d6, [r1, #8]
 8014ffc:	ed91 5b00 	vldr	d5, [r1]
 8015000:	eeb0 7b46 	vmov.f64	d7, d6
 8015004:	eea5 7b00 	vfma.f64	d7, d5, d0
 8015008:	ee17 5a10 	vmov	r5, s14
 801500c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015010:	ed91 6b04 	vldr	d6, [r1, #16]
 8015014:	f005 037f 	and.w	r3, r5, #127	; 0x7f
 8015018:	eea6 0b07 	vfma.f64	d0, d6, d7
 801501c:	ed91 6b06 	vldr	d6, [r1, #24]
 8015020:	18d8      	adds	r0, r3, r3
 8015022:	f100 030f 	add.w	r3, r0, #15
 8015026:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 801502a:	eea6 0b07 	vfma.f64	d0, d6, d7
 801502e:	ed91 3b0a 	vldr	d3, [r1, #40]	; 0x28
 8015032:	ee20 7b00 	vmul.f64	d7, d0, d0
 8015036:	ed90 6b1c 	vldr	d6, [r0, #112]	; 0x70
 801503a:	ed91 4b08 	vldr	d4, [r1, #32]
 801503e:	ee30 6b06 	vadd.f64	d6, d0, d6
 8015042:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 8015046:	eea3 4b00 	vfma.f64	d4, d3, d0
 801504a:	ed91 3b0e 	vldr	d3, [r1, #56]	; 0x38
 801504e:	eea4 6b07 	vfma.f64	d6, d4, d7
 8015052:	ee27 7b07 	vmul.f64	d7, d7, d7
 8015056:	ed91 4b0c 	vldr	d4, [r1, #48]	; 0x30
 801505a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
 801505e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8015062:	eea3 4b00 	vfma.f64	d4, d3, d0
 8015066:	2600      	movs	r6, #0
 8015068:	19f2      	adds	r2, r6, r7
 801506a:	eb0c 3345 	add.w	r3, ip, r5, lsl #13
 801506e:	eea7 6b04 	vfma.f64	d6, d7, d4
 8015072:	2c00      	cmp	r4, #0
 8015074:	d14b      	bne.n	801510e <exp+0x176>
 8015076:	42b5      	cmp	r5, r6
 8015078:	db10      	blt.n	801509c <exp+0x104>
 801507a:	f103 4140 	add.w	r1, r3, #3221225472	; 0xc0000000
 801507e:	ed9f 7b28 	vldr	d7, [pc, #160]	; 8015120 <exp+0x188>
 8015082:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
 8015086:	4610      	mov	r0, r2
 8015088:	ec41 0b10 	vmov	d0, r0, r1
 801508c:	eea6 0b00 	vfma.f64	d0, d6, d0
 8015090:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015094:	b004      	add	sp, #16
 8015096:	bcf0      	pop	{r4, r5, r6, r7}
 8015098:	f000 b8ae 	b.w	80151f8 <__math_check_oflow>
 801509c:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80150a0:	f501 1100 	add.w	r1, r1, #2097152	; 0x200000
 80150a4:	4610      	mov	r0, r2
 80150a6:	ec41 0b17 	vmov	d7, r0, r1
 80150aa:	eeb7 4b00 	vmov.f64	d4, #112	; 0x3f800000  1.0
 80150ae:	ee26 6b07 	vmul.f64	d6, d6, d7
 80150b2:	ee37 5b06 	vadd.f64	d5, d7, d6
 80150b6:	eeb4 5bc4 	vcmpe.f64	d5, d4
 80150ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150be:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8015128 <exp+0x190>
 80150c2:	d51e      	bpl.n	8015102 <exp+0x16a>
 80150c4:	ee35 3b04 	vadd.f64	d3, d5, d4
 80150c8:	ee37 7b45 	vsub.f64	d7, d7, d5
 80150cc:	ee37 7b06 	vadd.f64	d7, d7, d6
 80150d0:	ee34 6b43 	vsub.f64	d6, d4, d3
 80150d4:	ee36 6b05 	vadd.f64	d6, d6, d5
 80150d8:	ee36 6b07 	vadd.f64	d6, d6, d7
 80150dc:	ee36 6b03 	vadd.f64	d6, d6, d3
 80150e0:	ee36 5b44 	vsub.f64	d5, d6, d4
 80150e4:	eeb5 5b40 	vcmp.f64	d5, #0.0
 80150e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80150ec:	d101      	bne.n	80150f2 <exp+0x15a>
 80150ee:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8015130 <exp+0x198>
 80150f2:	ed8d 0b00 	vstr	d0, [sp]
 80150f6:	ed9d 7b00 	vldr	d7, [sp]
 80150fa:	ee27 7b00 	vmul.f64	d7, d7, d0
 80150fe:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015102:	ee25 0b00 	vmul.f64	d0, d5, d0
 8015106:	b004      	add	sp, #16
 8015108:	bcf0      	pop	{r4, r5, r6, r7}
 801510a:	f000 b86c 	b.w	80151e6 <__math_check_uflow>
 801510e:	ec43 2b10 	vmov	d0, r2, r3
 8015112:	eea6 0b00 	vfma.f64	d0, d6, d0
 8015116:	e751      	b.n	8014fbc <exp+0x24>
 8015118:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8015130 <exp+0x198>
 801511c:	e74e      	b.n	8014fbc <exp+0x24>
 801511e:	bf00      	nop
 8015120:	00000000 	.word	0x00000000
 8015124:	7f000000 	.word	0x7f000000
 8015128:	00000000 	.word	0x00000000
 801512c:	00100000 	.word	0x00100000
	...
 8015138:	08019930 	.word	0x08019930

0801513c <with_errno>:
 801513c:	b513      	push	{r0, r1, r4, lr}
 801513e:	4604      	mov	r4, r0
 8015140:	ed8d 0b00 	vstr	d0, [sp]
 8015144:	f7fd fe5a 	bl	8012dfc <__errno>
 8015148:	ed9d 0b00 	vldr	d0, [sp]
 801514c:	6004      	str	r4, [r0, #0]
 801514e:	b002      	add	sp, #8
 8015150:	bd10      	pop	{r4, pc}

08015152 <xflow>:
 8015152:	b082      	sub	sp, #8
 8015154:	b158      	cbz	r0, 801516e <xflow+0x1c>
 8015156:	eeb1 7b40 	vneg.f64	d7, d0
 801515a:	ed8d 7b00 	vstr	d7, [sp]
 801515e:	ed9d 7b00 	vldr	d7, [sp]
 8015162:	2022      	movs	r0, #34	; 0x22
 8015164:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015168:	b002      	add	sp, #8
 801516a:	f7ff bfe7 	b.w	801513c <with_errno>
 801516e:	eeb0 7b40 	vmov.f64	d7, d0
 8015172:	e7f2      	b.n	801515a <xflow+0x8>
 8015174:	0000      	movs	r0, r0
	...

08015178 <__math_uflow>:
 8015178:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015180 <__math_uflow+0x8>
 801517c:	f7ff bfe9 	b.w	8015152 <xflow>
 8015180:	00000000 	.word	0x00000000
 8015184:	10000000 	.word	0x10000000

08015188 <__math_oflow>:
 8015188:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015190 <__math_oflow+0x8>
 801518c:	f7ff bfe1 	b.w	8015152 <xflow>
 8015190:	00000000 	.word	0x00000000
 8015194:	70000000 	.word	0x70000000

08015198 <__math_divzero>:
 8015198:	b082      	sub	sp, #8
 801519a:	2800      	cmp	r0, #0
 801519c:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80151a0:	eebf 7b00 	vmov.f64	d7, #240	; 0xbf800000 -1.0
 80151a4:	fe06 7b07 	vseleq.f64	d7, d6, d7
 80151a8:	ed8d 7b00 	vstr	d7, [sp]
 80151ac:	ed9d 0b00 	vldr	d0, [sp]
 80151b0:	ed9f 7b03 	vldr	d7, [pc, #12]	; 80151c0 <__math_divzero+0x28>
 80151b4:	2022      	movs	r0, #34	; 0x22
 80151b6:	ee80 0b07 	vdiv.f64	d0, d0, d7
 80151ba:	b002      	add	sp, #8
 80151bc:	f7ff bfbe 	b.w	801513c <with_errno>
	...

080151c8 <__math_invalid>:
 80151c8:	eeb0 7b40 	vmov.f64	d7, d0
 80151cc:	eeb4 7b47 	vcmp.f64	d7, d7
 80151d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151d4:	ee30 6b40 	vsub.f64	d6, d0, d0
 80151d8:	ee86 0b06 	vdiv.f64	d0, d6, d6
 80151dc:	d602      	bvs.n	80151e4 <__math_invalid+0x1c>
 80151de:	2021      	movs	r0, #33	; 0x21
 80151e0:	f7ff bfac 	b.w	801513c <with_errno>
 80151e4:	4770      	bx	lr

080151e6 <__math_check_uflow>:
 80151e6:	eeb5 0b40 	vcmp.f64	d0, #0.0
 80151ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80151ee:	d102      	bne.n	80151f6 <__math_check_uflow+0x10>
 80151f0:	2022      	movs	r0, #34	; 0x22
 80151f2:	f7ff bfa3 	b.w	801513c <with_errno>
 80151f6:	4770      	bx	lr

080151f8 <__math_check_oflow>:
 80151f8:	ed9f 6b07 	vldr	d6, [pc, #28]	; 8015218 <__math_check_oflow+0x20>
 80151fc:	eeb0 7bc0 	vabs.f64	d7, d0
 8015200:	eeb4 7b46 	vcmp.f64	d7, d6
 8015204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015208:	dd02      	ble.n	8015210 <__math_check_oflow+0x18>
 801520a:	2022      	movs	r0, #34	; 0x22
 801520c:	f7ff bf96 	b.w	801513c <with_errno>
 8015210:	4770      	bx	lr
 8015212:	bf00      	nop
 8015214:	f3af 8000 	nop.w
 8015218:	ffffffff 	.word	0xffffffff
 801521c:	7fefffff 	.word	0x7fefffff

08015220 <__kernel_cos>:
 8015220:	ee10 1a90 	vmov	r1, s1
 8015224:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8015228:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801522c:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8015230:	da05      	bge.n	801523e <__kernel_cos+0x1e>
 8015232:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8015236:	ee17 3a90 	vmov	r3, s15
 801523a:	2b00      	cmp	r3, #0
 801523c:	d03d      	beq.n	80152ba <__kernel_cos+0x9a>
 801523e:	ee20 5b00 	vmul.f64	d5, d0, d0
 8015242:	ee21 1b40 	vnmul.f64	d1, d1, d0
 8015246:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 80152c0 <__kernel_cos+0xa0>
 801524a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 80152c8 <__kernel_cos+0xa8>
 801524e:	eea5 4b07 	vfma.f64	d4, d5, d7
 8015252:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80152d0 <__kernel_cos+0xb0>
 8015256:	eea4 7b05 	vfma.f64	d7, d4, d5
 801525a:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 80152d8 <__kernel_cos+0xb8>
 801525e:	eea7 4b05 	vfma.f64	d4, d7, d5
 8015262:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 80152e0 <__kernel_cos+0xc0>
 8015266:	4b22      	ldr	r3, [pc, #136]	; (80152f0 <__kernel_cos+0xd0>)
 8015268:	eea4 7b05 	vfma.f64	d7, d4, d5
 801526c:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 80152e8 <__kernel_cos+0xc8>
 8015270:	4299      	cmp	r1, r3
 8015272:	eea7 4b05 	vfma.f64	d4, d7, d5
 8015276:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801527a:	ee24 4b05 	vmul.f64	d4, d4, d5
 801527e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015282:	eea5 1b04 	vfma.f64	d1, d5, d4
 8015286:	dc04      	bgt.n	8015292 <__kernel_cos+0x72>
 8015288:	ee37 7b41 	vsub.f64	d7, d7, d1
 801528c:	ee36 0b47 	vsub.f64	d0, d6, d7
 8015290:	4770      	bx	lr
 8015292:	4b18      	ldr	r3, [pc, #96]	; (80152f4 <__kernel_cos+0xd4>)
 8015294:	4299      	cmp	r1, r3
 8015296:	dc0d      	bgt.n	80152b4 <__kernel_cos+0x94>
 8015298:	2200      	movs	r2, #0
 801529a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 801529e:	ec43 2b15 	vmov	d5, r2, r3
 80152a2:	ee36 0b45 	vsub.f64	d0, d6, d5
 80152a6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80152aa:	ee37 7b41 	vsub.f64	d7, d7, d1
 80152ae:	ee30 0b47 	vsub.f64	d0, d0, d7
 80152b2:	4770      	bx	lr
 80152b4:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 80152b8:	e7f3      	b.n	80152a2 <__kernel_cos+0x82>
 80152ba:	eeb0 0b46 	vmov.f64	d0, d6
 80152be:	4770      	bx	lr
 80152c0:	be8838d4 	.word	0xbe8838d4
 80152c4:	bda8fae9 	.word	0xbda8fae9
 80152c8:	bdb4b1c4 	.word	0xbdb4b1c4
 80152cc:	3e21ee9e 	.word	0x3e21ee9e
 80152d0:	809c52ad 	.word	0x809c52ad
 80152d4:	be927e4f 	.word	0xbe927e4f
 80152d8:	19cb1590 	.word	0x19cb1590
 80152dc:	3efa01a0 	.word	0x3efa01a0
 80152e0:	16c15177 	.word	0x16c15177
 80152e4:	bf56c16c 	.word	0xbf56c16c
 80152e8:	5555554c 	.word	0x5555554c
 80152ec:	3fa55555 	.word	0x3fa55555
 80152f0:	3fd33332 	.word	0x3fd33332
 80152f4:	3fe90000 	.word	0x3fe90000

080152f8 <__kernel_sin>:
 80152f8:	ee10 3a90 	vmov	r3, s1
 80152fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015300:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8015304:	da04      	bge.n	8015310 <__kernel_sin+0x18>
 8015306:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 801530a:	ee17 3a90 	vmov	r3, s15
 801530e:	b35b      	cbz	r3, 8015368 <__kernel_sin+0x70>
 8015310:	ee20 6b00 	vmul.f64	d6, d0, d0
 8015314:	ee20 5b06 	vmul.f64	d5, d0, d6
 8015318:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8015370 <__kernel_sin+0x78>
 801531c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8015378 <__kernel_sin+0x80>
 8015320:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015324:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8015380 <__kernel_sin+0x88>
 8015328:	eea4 7b06 	vfma.f64	d7, d4, d6
 801532c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8015388 <__kernel_sin+0x90>
 8015330:	eea7 4b06 	vfma.f64	d4, d7, d6
 8015334:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8015390 <__kernel_sin+0x98>
 8015338:	eea4 7b06 	vfma.f64	d7, d4, d6
 801533c:	b930      	cbnz	r0, 801534c <__kernel_sin+0x54>
 801533e:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8015398 <__kernel_sin+0xa0>
 8015342:	eea6 4b07 	vfma.f64	d4, d6, d7
 8015346:	eea4 0b05 	vfma.f64	d0, d4, d5
 801534a:	4770      	bx	lr
 801534c:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8015350:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8015354:	eea1 7b04 	vfma.f64	d7, d1, d4
 8015358:	ee97 1b06 	vfnms.f64	d1, d7, d6
 801535c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80153a0 <__kernel_sin+0xa8>
 8015360:	eea5 1b07 	vfma.f64	d1, d5, d7
 8015364:	ee30 0b41 	vsub.f64	d0, d0, d1
 8015368:	4770      	bx	lr
 801536a:	bf00      	nop
 801536c:	f3af 8000 	nop.w
 8015370:	5acfd57c 	.word	0x5acfd57c
 8015374:	3de5d93a 	.word	0x3de5d93a
 8015378:	8a2b9ceb 	.word	0x8a2b9ceb
 801537c:	be5ae5e6 	.word	0xbe5ae5e6
 8015380:	57b1fe7d 	.word	0x57b1fe7d
 8015384:	3ec71de3 	.word	0x3ec71de3
 8015388:	19c161d5 	.word	0x19c161d5
 801538c:	bf2a01a0 	.word	0xbf2a01a0
 8015390:	1110f8a6 	.word	0x1110f8a6
 8015394:	3f811111 	.word	0x3f811111
 8015398:	55555549 	.word	0x55555549
 801539c:	bfc55555 	.word	0xbfc55555
 80153a0:	55555549 	.word	0x55555549
 80153a4:	3fc55555 	.word	0x3fc55555

080153a8 <__ieee754_log10>:
 80153a8:	b510      	push	{r4, lr}
 80153aa:	ee10 3a90 	vmov	r3, s1
 80153ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80153b2:	ed2d 8b02 	vpush	{d8}
 80153b6:	da21      	bge.n	80153fc <__ieee754_log10+0x54>
 80153b8:	ee10 1a10 	vmov	r1, s0
 80153bc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80153c0:	430a      	orrs	r2, r1
 80153c2:	d108      	bne.n	80153d6 <__ieee754_log10+0x2e>
 80153c4:	ed9f 6b22 	vldr	d6, [pc, #136]	; 8015450 <__ieee754_log10+0xa8>
 80153c8:	ed9f 7b23 	vldr	d7, [pc, #140]	; 8015458 <__ieee754_log10+0xb0>
 80153cc:	ee86 0b07 	vdiv.f64	d0, d6, d7
 80153d0:	ecbd 8b02 	vpop	{d8}
 80153d4:	bd10      	pop	{r4, pc}
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	da02      	bge.n	80153e0 <__ieee754_log10+0x38>
 80153da:	ee30 6b40 	vsub.f64	d6, d0, d0
 80153de:	e7f3      	b.n	80153c8 <__ieee754_log10+0x20>
 80153e0:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8015460 <__ieee754_log10+0xb8>
 80153e4:	ee20 0b07 	vmul.f64	d0, d0, d7
 80153e8:	ee10 3a90 	vmov	r3, s1
 80153ec:	f06f 0235 	mvn.w	r2, #53	; 0x35
 80153f0:	4923      	ldr	r1, [pc, #140]	; (8015480 <__ieee754_log10+0xd8>)
 80153f2:	428b      	cmp	r3, r1
 80153f4:	dd04      	ble.n	8015400 <__ieee754_log10+0x58>
 80153f6:	ee30 0b00 	vadd.f64	d0, d0, d0
 80153fa:	e7e9      	b.n	80153d0 <__ieee754_log10+0x28>
 80153fc:	2200      	movs	r2, #0
 80153fe:	e7f7      	b.n	80153f0 <__ieee754_log10+0x48>
 8015400:	1518      	asrs	r0, r3, #20
 8015402:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8015406:	4410      	add	r0, r2
 8015408:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801540c:	f240 34ff 	movw	r4, #1023	; 0x3ff
 8015410:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 8015414:	ee08 3a10 	vmov	s16, r3
 8015418:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 801541c:	ec53 2b10 	vmov	r2, r3, d0
 8015420:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015424:	ec43 2b10 	vmov	d0, r2, r3
 8015428:	f000 f97e 	bl	8015728 <log>
 801542c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015468 <__ieee754_log10+0xc0>
 8015430:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015434:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015470 <__ieee754_log10+0xc8>
 8015438:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 801543c:	eea8 0b07 	vfma.f64	d0, d8, d7
 8015440:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8015478 <__ieee754_log10+0xd0>
 8015444:	eea8 0b07 	vfma.f64	d0, d8, d7
 8015448:	e7c2      	b.n	80153d0 <__ieee754_log10+0x28>
 801544a:	bf00      	nop
 801544c:	f3af 8000 	nop.w
 8015450:	00000000 	.word	0x00000000
 8015454:	c3500000 	.word	0xc3500000
	...
 8015464:	43500000 	.word	0x43500000
 8015468:	1526e50e 	.word	0x1526e50e
 801546c:	3fdbcb7b 	.word	0x3fdbcb7b
 8015470:	11f12b36 	.word	0x11f12b36
 8015474:	3d59fef3 	.word	0x3d59fef3
 8015478:	509f6000 	.word	0x509f6000
 801547c:	3fd34413 	.word	0x3fd34413
 8015480:	7fefffff 	.word	0x7fefffff
 8015484:	00000000 	.word	0x00000000

08015488 <__ieee754_rem_pio2>:
 8015488:	b570      	push	{r4, r5, r6, lr}
 801548a:	eeb0 7b40 	vmov.f64	d7, d0
 801548e:	ee17 5a90 	vmov	r5, s15
 8015492:	4b99      	ldr	r3, [pc, #612]	; (80156f8 <__ieee754_rem_pio2+0x270>)
 8015494:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015498:	429e      	cmp	r6, r3
 801549a:	b088      	sub	sp, #32
 801549c:	4604      	mov	r4, r0
 801549e:	dc07      	bgt.n	80154b0 <__ieee754_rem_pio2+0x28>
 80154a0:	2200      	movs	r2, #0
 80154a2:	2300      	movs	r3, #0
 80154a4:	ed84 0b00 	vstr	d0, [r4]
 80154a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80154ac:	2000      	movs	r0, #0
 80154ae:	e01b      	b.n	80154e8 <__ieee754_rem_pio2+0x60>
 80154b0:	4b92      	ldr	r3, [pc, #584]	; (80156fc <__ieee754_rem_pio2+0x274>)
 80154b2:	429e      	cmp	r6, r3
 80154b4:	dc3b      	bgt.n	801552e <__ieee754_rem_pio2+0xa6>
 80154b6:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 80154ba:	2d00      	cmp	r5, #0
 80154bc:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 80156b8 <__ieee754_rem_pio2+0x230>
 80154c0:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 80154c4:	dd19      	ble.n	80154fa <__ieee754_rem_pio2+0x72>
 80154c6:	ee30 7b46 	vsub.f64	d7, d0, d6
 80154ca:	429e      	cmp	r6, r3
 80154cc:	d00e      	beq.n	80154ec <__ieee754_rem_pio2+0x64>
 80154ce:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 80156c0 <__ieee754_rem_pio2+0x238>
 80154d2:	ee37 5b46 	vsub.f64	d5, d7, d6
 80154d6:	ee37 7b45 	vsub.f64	d7, d7, d5
 80154da:	ed84 5b00 	vstr	d5, [r4]
 80154de:	ee37 7b46 	vsub.f64	d7, d7, d6
 80154e2:	ed84 7b02 	vstr	d7, [r4, #8]
 80154e6:	2001      	movs	r0, #1
 80154e8:	b008      	add	sp, #32
 80154ea:	bd70      	pop	{r4, r5, r6, pc}
 80154ec:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80156c8 <__ieee754_rem_pio2+0x240>
 80154f0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80154f4:	ed9f 6b76 	vldr	d6, [pc, #472]	; 80156d0 <__ieee754_rem_pio2+0x248>
 80154f8:	e7eb      	b.n	80154d2 <__ieee754_rem_pio2+0x4a>
 80154fa:	429e      	cmp	r6, r3
 80154fc:	ee30 7b06 	vadd.f64	d7, d0, d6
 8015500:	d00e      	beq.n	8015520 <__ieee754_rem_pio2+0x98>
 8015502:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 80156c0 <__ieee754_rem_pio2+0x238>
 8015506:	ee37 5b06 	vadd.f64	d5, d7, d6
 801550a:	ee37 7b45 	vsub.f64	d7, d7, d5
 801550e:	ed84 5b00 	vstr	d5, [r4]
 8015512:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015516:	f04f 30ff 	mov.w	r0, #4294967295
 801551a:	ed84 7b02 	vstr	d7, [r4, #8]
 801551e:	e7e3      	b.n	80154e8 <__ieee754_rem_pio2+0x60>
 8015520:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80156c8 <__ieee754_rem_pio2+0x240>
 8015524:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015528:	ed9f 6b69 	vldr	d6, [pc, #420]	; 80156d0 <__ieee754_rem_pio2+0x248>
 801552c:	e7eb      	b.n	8015506 <__ieee754_rem_pio2+0x7e>
 801552e:	4b74      	ldr	r3, [pc, #464]	; (8015700 <__ieee754_rem_pio2+0x278>)
 8015530:	429e      	cmp	r6, r3
 8015532:	dc70      	bgt.n	8015616 <__ieee754_rem_pio2+0x18e>
 8015534:	f000 f8ec 	bl	8015710 <fabs>
 8015538:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 801553c:	ed9f 6b66 	vldr	d6, [pc, #408]	; 80156d8 <__ieee754_rem_pio2+0x250>
 8015540:	eea0 7b06 	vfma.f64	d7, d0, d6
 8015544:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8015548:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 801554c:	ee17 0a90 	vmov	r0, s15
 8015550:	eeb1 4b45 	vneg.f64	d4, d5
 8015554:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80156b8 <__ieee754_rem_pio2+0x230>
 8015558:	eea5 0b47 	vfms.f64	d0, d5, d7
 801555c:	ed9f 7b58 	vldr	d7, [pc, #352]	; 80156c0 <__ieee754_rem_pio2+0x238>
 8015560:	281f      	cmp	r0, #31
 8015562:	ee25 7b07 	vmul.f64	d7, d5, d7
 8015566:	ee30 6b47 	vsub.f64	d6, d0, d7
 801556a:	dc08      	bgt.n	801557e <__ieee754_rem_pio2+0xf6>
 801556c:	4b65      	ldr	r3, [pc, #404]	; (8015704 <__ieee754_rem_pio2+0x27c>)
 801556e:	1e42      	subs	r2, r0, #1
 8015570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015574:	42b3      	cmp	r3, r6
 8015576:	d002      	beq.n	801557e <__ieee754_rem_pio2+0xf6>
 8015578:	ed84 6b00 	vstr	d6, [r4]
 801557c:	e024      	b.n	80155c8 <__ieee754_rem_pio2+0x140>
 801557e:	ee16 3a90 	vmov	r3, s13
 8015582:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8015586:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 801558a:	2b10      	cmp	r3, #16
 801558c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8015590:	ddf2      	ble.n	8015578 <__ieee754_rem_pio2+0xf0>
 8015592:	eeb0 6b40 	vmov.f64	d6, d0
 8015596:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 80156c8 <__ieee754_rem_pio2+0x240>
 801559a:	eea4 6b03 	vfma.f64	d6, d4, d3
 801559e:	ee30 7b46 	vsub.f64	d7, d0, d6
 80155a2:	eea4 7b03 	vfma.f64	d7, d4, d3
 80155a6:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 80156d0 <__ieee754_rem_pio2+0x248>
 80155aa:	ee95 7b03 	vfnms.f64	d7, d5, d3
 80155ae:	ee36 3b47 	vsub.f64	d3, d6, d7
 80155b2:	ee13 3a90 	vmov	r3, s7
 80155b6:	f3c3 530a 	ubfx	r3, r3, #20, #11
 80155ba:	1ad3      	subs	r3, r2, r3
 80155bc:	2b31      	cmp	r3, #49	; 0x31
 80155be:	dc17      	bgt.n	80155f0 <__ieee754_rem_pio2+0x168>
 80155c0:	eeb0 0b46 	vmov.f64	d0, d6
 80155c4:	ed84 3b00 	vstr	d3, [r4]
 80155c8:	ed94 6b00 	vldr	d6, [r4]
 80155cc:	2d00      	cmp	r5, #0
 80155ce:	ee30 0b46 	vsub.f64	d0, d0, d6
 80155d2:	ee30 0b47 	vsub.f64	d0, d0, d7
 80155d6:	ed84 0b02 	vstr	d0, [r4, #8]
 80155da:	da85      	bge.n	80154e8 <__ieee754_rem_pio2+0x60>
 80155dc:	eeb1 6b46 	vneg.f64	d6, d6
 80155e0:	eeb1 0b40 	vneg.f64	d0, d0
 80155e4:	ed84 6b00 	vstr	d6, [r4]
 80155e8:	ed84 0b02 	vstr	d0, [r4, #8]
 80155ec:	4240      	negs	r0, r0
 80155ee:	e77b      	b.n	80154e8 <__ieee754_rem_pio2+0x60>
 80155f0:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 80156e0 <__ieee754_rem_pio2+0x258>
 80155f4:	eeb0 0b46 	vmov.f64	d0, d6
 80155f8:	eea4 0b07 	vfma.f64	d0, d4, d7
 80155fc:	ee36 6b40 	vsub.f64	d6, d6, d0
 8015600:	eea4 6b07 	vfma.f64	d6, d4, d7
 8015604:	ed9f 4b38 	vldr	d4, [pc, #224]	; 80156e8 <__ieee754_rem_pio2+0x260>
 8015608:	eeb0 7b46 	vmov.f64	d7, d6
 801560c:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8015610:	ee30 6b47 	vsub.f64	d6, d0, d7
 8015614:	e7b0      	b.n	8015578 <__ieee754_rem_pio2+0xf0>
 8015616:	4b3c      	ldr	r3, [pc, #240]	; (8015708 <__ieee754_rem_pio2+0x280>)
 8015618:	429e      	cmp	r6, r3
 801561a:	dd06      	ble.n	801562a <__ieee754_rem_pio2+0x1a2>
 801561c:	ee30 7b40 	vsub.f64	d7, d0, d0
 8015620:	ed80 7b02 	vstr	d7, [r0, #8]
 8015624:	ed80 7b00 	vstr	d7, [r0]
 8015628:	e740      	b.n	80154ac <__ieee754_rem_pio2+0x24>
 801562a:	1532      	asrs	r2, r6, #20
 801562c:	ee10 0a10 	vmov	r0, s0
 8015630:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8015634:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8015638:	ec41 0b17 	vmov	d7, r0, r1
 801563c:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015640:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 80156f0 <__ieee754_rem_pio2+0x268>
 8015644:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8015648:	ee37 7b46 	vsub.f64	d7, d7, d6
 801564c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8015650:	ee27 7b05 	vmul.f64	d7, d7, d5
 8015654:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8015658:	a808      	add	r0, sp, #32
 801565a:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 801565e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015662:	ed8d 6b04 	vstr	d6, [sp, #16]
 8015666:	ee27 7b05 	vmul.f64	d7, d7, d5
 801566a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801566e:	2103      	movs	r1, #3
 8015670:	ed30 7b02 	vldmdb	r0!, {d7}
 8015674:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8015678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801567c:	460b      	mov	r3, r1
 801567e:	f101 31ff 	add.w	r1, r1, #4294967295
 8015682:	d0f5      	beq.n	8015670 <__ieee754_rem_pio2+0x1e8>
 8015684:	4921      	ldr	r1, [pc, #132]	; (801570c <__ieee754_rem_pio2+0x284>)
 8015686:	9101      	str	r1, [sp, #4]
 8015688:	2102      	movs	r1, #2
 801568a:	9100      	str	r1, [sp, #0]
 801568c:	a802      	add	r0, sp, #8
 801568e:	4621      	mov	r1, r4
 8015690:	f000 f942 	bl	8015918 <__kernel_rem_pio2>
 8015694:	2d00      	cmp	r5, #0
 8015696:	f6bf af27 	bge.w	80154e8 <__ieee754_rem_pio2+0x60>
 801569a:	ed94 7b00 	vldr	d7, [r4]
 801569e:	eeb1 7b47 	vneg.f64	d7, d7
 80156a2:	ed84 7b00 	vstr	d7, [r4]
 80156a6:	ed94 7b02 	vldr	d7, [r4, #8]
 80156aa:	eeb1 7b47 	vneg.f64	d7, d7
 80156ae:	ed84 7b02 	vstr	d7, [r4, #8]
 80156b2:	e79b      	b.n	80155ec <__ieee754_rem_pio2+0x164>
 80156b4:	f3af 8000 	nop.w
 80156b8:	54400000 	.word	0x54400000
 80156bc:	3ff921fb 	.word	0x3ff921fb
 80156c0:	1a626331 	.word	0x1a626331
 80156c4:	3dd0b461 	.word	0x3dd0b461
 80156c8:	1a600000 	.word	0x1a600000
 80156cc:	3dd0b461 	.word	0x3dd0b461
 80156d0:	2e037073 	.word	0x2e037073
 80156d4:	3ba3198a 	.word	0x3ba3198a
 80156d8:	6dc9c883 	.word	0x6dc9c883
 80156dc:	3fe45f30 	.word	0x3fe45f30
 80156e0:	2e000000 	.word	0x2e000000
 80156e4:	3ba3198a 	.word	0x3ba3198a
 80156e8:	252049c1 	.word	0x252049c1
 80156ec:	397b839a 	.word	0x397b839a
 80156f0:	00000000 	.word	0x00000000
 80156f4:	41700000 	.word	0x41700000
 80156f8:	3fe921fb 	.word	0x3fe921fb
 80156fc:	4002d97b 	.word	0x4002d97b
 8015700:	413921fb 	.word	0x413921fb
 8015704:	0801a1a0 	.word	0x0801a1a0
 8015708:	7fefffff 	.word	0x7fefffff
 801570c:	0801a220 	.word	0x0801a220

08015710 <fabs>:
 8015710:	ec51 0b10 	vmov	r0, r1, d0
 8015714:	ee10 2a10 	vmov	r2, s0
 8015718:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801571c:	ec43 2b10 	vmov	d0, r2, r3
 8015720:	4770      	bx	lr
 8015722:	0000      	movs	r0, r0
 8015724:	0000      	movs	r0, r0
	...

08015728 <log>:
 8015728:	b470      	push	{r4, r5, r6}
 801572a:	ee10 1a90 	vmov	r1, s1
 801572e:	ee10 3a10 	vmov	r3, s0
 8015732:	f04f 34ff 	mov.w	r4, #4294967295
 8015736:	429c      	cmp	r4, r3
 8015738:	f101 4040 	add.w	r0, r1, #3221225472	; 0xc0000000
 801573c:	4c72      	ldr	r4, [pc, #456]	; (8015908 <log+0x1e0>)
 801573e:	f500 1090 	add.w	r0, r0, #1179648	; 0x120000
 8015742:	4184      	sbcs	r4, r0
 8015744:	ed2d 8b02 	vpush	{d8}
 8015748:	ea4f 4211 	mov.w	r2, r1, lsr #16
 801574c:	d35a      	bcc.n	8015804 <log+0xdc>
 801574e:	4a6f      	ldr	r2, [pc, #444]	; (801590c <log+0x1e4>)
 8015750:	4291      	cmp	r1, r2
 8015752:	bf08      	it	eq
 8015754:	2b00      	cmpeq	r3, #0
 8015756:	f000 80c5 	beq.w	80158e4 <log+0x1bc>
 801575a:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 801575e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8015762:	4b6b      	ldr	r3, [pc, #428]	; (8015910 <log+0x1e8>)
 8015764:	ee20 2b00 	vmul.f64	d2, d0, d0
 8015768:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 801576c:	ee20 4b02 	vmul.f64	d4, d0, d2
 8015770:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 8015774:	eea6 7b00 	vfma.f64	d7, d6, d0
 8015778:	ed93 6b14 	vldr	d6, [r3, #80]	; 0x50
 801577c:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8015780:	eea6 7b02 	vfma.f64	d7, d6, d2
 8015784:	ed93 6b16 	vldr	d6, [r3, #88]	; 0x58
 8015788:	eea5 6b00 	vfma.f64	d6, d5, d0
 801578c:	ed93 5b1a 	vldr	d5, [r3, #104]	; 0x68
 8015790:	ed93 3b1e 	vldr	d3, [r3, #120]	; 0x78
 8015794:	eea5 6b02 	vfma.f64	d6, d5, d2
 8015798:	ed93 5b1c 	vldr	d5, [r3, #112]	; 0x70
 801579c:	eea3 5b00 	vfma.f64	d5, d3, d0
 80157a0:	ed93 3b20 	vldr	d3, [r3, #128]	; 0x80
 80157a4:	eea3 5b02 	vfma.f64	d5, d3, d2
 80157a8:	ed93 3b22 	vldr	d3, [r3, #136]	; 0x88
 80157ac:	eea3 5b04 	vfma.f64	d5, d3, d4
 80157b0:	eea5 6b04 	vfma.f64	d6, d5, d4
 80157b4:	ed93 5b0e 	vldr	d5, [r3, #56]	; 0x38
 80157b8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80157bc:	eeb0 2b47 	vmov.f64	d2, d7
 80157c0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80158f0 <log+0x1c8>
 80157c4:	eeb0 6b40 	vmov.f64	d6, d0
 80157c8:	eeb0 3b40 	vmov.f64	d3, d0
 80157cc:	eea0 6b07 	vfma.f64	d6, d0, d7
 80157d0:	eea0 6b47 	vfms.f64	d6, d0, d7
 80157d4:	ee30 8b46 	vsub.f64	d8, d0, d6
 80157d8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80157dc:	eea1 3b05 	vfma.f64	d3, d1, d5
 80157e0:	ee30 7b43 	vsub.f64	d7, d0, d3
 80157e4:	ee30 0b06 	vadd.f64	d0, d0, d6
 80157e8:	eea1 7b05 	vfma.f64	d7, d1, d5
 80157ec:	ee25 5b08 	vmul.f64	d5, d5, d8
 80157f0:	eea5 7b00 	vfma.f64	d7, d5, d0
 80157f4:	eea2 7b04 	vfma.f64	d7, d2, d4
 80157f8:	ee33 0b07 	vadd.f64	d0, d3, d7
 80157fc:	ecbd 8b02 	vpop	{d8}
 8015800:	bc70      	pop	{r4, r5, r6}
 8015802:	4770      	bx	lr
 8015804:	f1a2 0410 	sub.w	r4, r2, #16
 8015808:	f647 70df 	movw	r0, #32735	; 0x7fdf
 801580c:	4284      	cmp	r4, r0
 801580e:	d924      	bls.n	801585a <log+0x132>
 8015810:	18d8      	adds	r0, r3, r3
 8015812:	eb41 0401 	adc.w	r4, r1, r1
 8015816:	4320      	orrs	r0, r4
 8015818:	d105      	bne.n	8015826 <log+0xfe>
 801581a:	ecbd 8b02 	vpop	{d8}
 801581e:	2001      	movs	r0, #1
 8015820:	bc70      	pop	{r4, r5, r6}
 8015822:	f7ff bcb9 	b.w	8015198 <__math_divzero>
 8015826:	483b      	ldr	r0, [pc, #236]	; (8015914 <log+0x1ec>)
 8015828:	4281      	cmp	r1, r0
 801582a:	bf08      	it	eq
 801582c:	2b00      	cmpeq	r3, #0
 801582e:	d0e5      	beq.n	80157fc <log+0xd4>
 8015830:	0413      	lsls	r3, r2, #16
 8015832:	d403      	bmi.n	801583c <log+0x114>
 8015834:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8015838:	4393      	bics	r3, r2
 801583a:	d104      	bne.n	8015846 <log+0x11e>
 801583c:	ecbd 8b02 	vpop	{d8}
 8015840:	bc70      	pop	{r4, r5, r6}
 8015842:	f7ff bcc1 	b.w	80151c8 <__math_invalid>
 8015846:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 80158f8 <log+0x1d0>
 801584a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801584e:	ec53 2b17 	vmov	r2, r3, d7
 8015852:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 8015856:	ee17 3a10 	vmov	r3, s14
 801585a:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 801585e:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 8015862:	f502 12d0 	add.w	r2, r2, #1703936	; 0x1a0000
 8015866:	0d16      	lsrs	r6, r2, #20
 8015868:	1e1c      	subs	r4, r3, #0
 801586a:	4b29      	ldr	r3, [pc, #164]	; (8015910 <log+0x1e8>)
 801586c:	f3c2 3046 	ubfx	r0, r2, #13, #7
 8015870:	0536      	lsls	r6, r6, #20
 8015872:	1b8d      	subs	r5, r1, r6
 8015874:	eb03 1100 	add.w	r1, r3, r0, lsl #4
 8015878:	ed91 7b24 	vldr	d7, [r1, #144]	; 0x90
 801587c:	ec45 4b16 	vmov	d6, r4, r5
 8015880:	1512      	asrs	r2, r2, #20
 8015882:	eea6 5b07 	vfma.f64	d5, d6, d7
 8015886:	ee07 2a90 	vmov	s15, r2
 801588a:	ee25 2b05 	vmul.f64	d2, d5, d5
 801588e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8015892:	ed93 4b00 	vldr	d4, [r3]
 8015896:	ee25 1b02 	vmul.f64	d1, d5, d2
 801589a:	ed91 7b26 	vldr	d7, [r1, #152]	; 0x98
 801589e:	eea4 7b06 	vfma.f64	d7, d4, d6
 80158a2:	ee35 4b07 	vadd.f64	d4, d5, d7
 80158a6:	ee37 0b44 	vsub.f64	d0, d7, d4
 80158aa:	ed93 7b02 	vldr	d7, [r3, #8]
 80158ae:	ee30 0b05 	vadd.f64	d0, d0, d5
 80158b2:	eea7 0b06 	vfma.f64	d0, d7, d6
 80158b6:	ed93 7b04 	vldr	d7, [r3, #16]
 80158ba:	ed93 6b08 	vldr	d6, [r3, #32]
 80158be:	eea7 0b02 	vfma.f64	d0, d7, d2
 80158c2:	ed93 7b06 	vldr	d7, [r3, #24]
 80158c6:	ed93 3b0c 	vldr	d3, [r3, #48]	; 0x30
 80158ca:	eea6 7b05 	vfma.f64	d7, d6, d5
 80158ce:	ed93 6b0a 	vldr	d6, [r3, #40]	; 0x28
 80158d2:	eea3 6b05 	vfma.f64	d6, d3, d5
 80158d6:	eea6 7b02 	vfma.f64	d7, d6, d2
 80158da:	eea1 0b07 	vfma.f64	d0, d1, d7
 80158de:	ee30 0b04 	vadd.f64	d0, d0, d4
 80158e2:	e78b      	b.n	80157fc <log+0xd4>
 80158e4:	ed9f 0b06 	vldr	d0, [pc, #24]	; 8015900 <log+0x1d8>
 80158e8:	e788      	b.n	80157fc <log+0xd4>
 80158ea:	bf00      	nop
 80158ec:	f3af 8000 	nop.w
 80158f0:	00000000 	.word	0x00000000
 80158f4:	41a00000 	.word	0x41a00000
 80158f8:	00000000 	.word	0x00000000
 80158fc:	43300000 	.word	0x43300000
	...
 8015908:	000308ff 	.word	0x000308ff
 801590c:	3ff00000 	.word	0x3ff00000
 8015910:	0801a328 	.word	0x0801a328
 8015914:	7ff00000 	.word	0x7ff00000

08015918 <__kernel_rem_pio2>:
 8015918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801591c:	ed2d 8b06 	vpush	{d8-d10}
 8015920:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 8015924:	460f      	mov	r7, r1
 8015926:	9002      	str	r0, [sp, #8]
 8015928:	49c3      	ldr	r1, [pc, #780]	; (8015c38 <__kernel_rem_pio2+0x320>)
 801592a:	98a2      	ldr	r0, [sp, #648]	; 0x288
 801592c:	9301      	str	r3, [sp, #4]
 801592e:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 8015932:	9901      	ldr	r1, [sp, #4]
 8015934:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015936:	f112 0f14 	cmn.w	r2, #20
 801593a:	bfa8      	it	ge
 801593c:	1ed0      	subge	r0, r2, #3
 801593e:	f101 3aff 	add.w	sl, r1, #4294967295
 8015942:	bfaa      	itet	ge
 8015944:	2418      	movge	r4, #24
 8015946:	2000      	movlt	r0, #0
 8015948:	fb90 f0f4 	sdivge	r0, r0, r4
 801594c:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 8015c20 <__kernel_rem_pio2+0x308>
 8015950:	f06f 0417 	mvn.w	r4, #23
 8015954:	fb00 4404 	mla	r4, r0, r4, r4
 8015958:	eba0 060a 	sub.w	r6, r0, sl
 801595c:	4414      	add	r4, r2
 801595e:	eb09 0c0a 	add.w	ip, r9, sl
 8015962:	ad1a      	add	r5, sp, #104	; 0x68
 8015964:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8015968:	2200      	movs	r2, #0
 801596a:	4562      	cmp	r2, ip
 801596c:	dd10      	ble.n	8015990 <__kernel_rem_pio2+0x78>
 801596e:	9a01      	ldr	r2, [sp, #4]
 8015970:	a91a      	add	r1, sp, #104	; 0x68
 8015972:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8015976:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 801597a:	f04f 0c00 	mov.w	ip, #0
 801597e:	45cc      	cmp	ip, r9
 8015980:	dc26      	bgt.n	80159d0 <__kernel_rem_pio2+0xb8>
 8015982:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 8015c20 <__kernel_rem_pio2+0x308>
 8015986:	f8dd e008 	ldr.w	lr, [sp, #8]
 801598a:	4616      	mov	r6, r2
 801598c:	2500      	movs	r5, #0
 801598e:	e015      	b.n	80159bc <__kernel_rem_pio2+0xa4>
 8015990:	42d6      	cmn	r6, r2
 8015992:	d409      	bmi.n	80159a8 <__kernel_rem_pio2+0x90>
 8015994:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8015998:	ee07 1a90 	vmov	s15, r1
 801599c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80159a0:	eca5 7b02 	vstmia	r5!, {d7}
 80159a4:	3201      	adds	r2, #1
 80159a6:	e7e0      	b.n	801596a <__kernel_rem_pio2+0x52>
 80159a8:	eeb0 7b46 	vmov.f64	d7, d6
 80159ac:	e7f8      	b.n	80159a0 <__kernel_rem_pio2+0x88>
 80159ae:	ecbe 5b02 	vldmia	lr!, {d5}
 80159b2:	ed96 6b00 	vldr	d6, [r6]
 80159b6:	3501      	adds	r5, #1
 80159b8:	eea5 7b06 	vfma.f64	d7, d5, d6
 80159bc:	4555      	cmp	r5, sl
 80159be:	f1a6 0608 	sub.w	r6, r6, #8
 80159c2:	ddf4      	ble.n	80159ae <__kernel_rem_pio2+0x96>
 80159c4:	eca8 7b02 	vstmia	r8!, {d7}
 80159c8:	f10c 0c01 	add.w	ip, ip, #1
 80159cc:	3208      	adds	r2, #8
 80159ce:	e7d6      	b.n	801597e <__kernel_rem_pio2+0x66>
 80159d0:	aa06      	add	r2, sp, #24
 80159d2:	ed9f 9b95 	vldr	d9, [pc, #596]	; 8015c28 <__kernel_rem_pio2+0x310>
 80159d6:	ed9f ab96 	vldr	d10, [pc, #600]	; 8015c30 <__kernel_rem_pio2+0x318>
 80159da:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 80159de:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80159e2:	9204      	str	r2, [sp, #16]
 80159e4:	9303      	str	r3, [sp, #12]
 80159e6:	464d      	mov	r5, r9
 80159e8:	00eb      	lsls	r3, r5, #3
 80159ea:	9305      	str	r3, [sp, #20]
 80159ec:	ab92      	add	r3, sp, #584	; 0x248
 80159ee:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80159f2:	f10d 0b18 	add.w	fp, sp, #24
 80159f6:	ab6a      	add	r3, sp, #424	; 0x1a8
 80159f8:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80159fc:	465e      	mov	r6, fp
 80159fe:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 8015a02:	4628      	mov	r0, r5
 8015a04:	2800      	cmp	r0, #0
 8015a06:	f1a2 0208 	sub.w	r2, r2, #8
 8015a0a:	dc48      	bgt.n	8015a9e <__kernel_rem_pio2+0x186>
 8015a0c:	4620      	mov	r0, r4
 8015a0e:	f000 fa17 	bl	8015e40 <scalbn>
 8015a12:	eeb0 8b40 	vmov.f64	d8, d0
 8015a16:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 8015a1a:	ee28 0b00 	vmul.f64	d0, d8, d0
 8015a1e:	f000 fa8f 	bl	8015f40 <floor>
 8015a22:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 8015a26:	eea0 8b47 	vfms.f64	d8, d0, d7
 8015a2a:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8015a2e:	2c00      	cmp	r4, #0
 8015a30:	ee17 8a90 	vmov	r8, s15
 8015a34:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015a38:	ee38 8b47 	vsub.f64	d8, d8, d7
 8015a3c:	dd41      	ble.n	8015ac2 <__kernel_rem_pio2+0x1aa>
 8015a3e:	1e68      	subs	r0, r5, #1
 8015a40:	ab06      	add	r3, sp, #24
 8015a42:	f1c4 0c18 	rsb	ip, r4, #24
 8015a46:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 8015a4a:	fa46 f20c 	asr.w	r2, r6, ip
 8015a4e:	4490      	add	r8, r2
 8015a50:	fa02 f20c 	lsl.w	r2, r2, ip
 8015a54:	1ab6      	subs	r6, r6, r2
 8015a56:	f1c4 0217 	rsb	r2, r4, #23
 8015a5a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 8015a5e:	4116      	asrs	r6, r2
 8015a60:	2e00      	cmp	r6, #0
 8015a62:	dd3d      	ble.n	8015ae0 <__kernel_rem_pio2+0x1c8>
 8015a64:	f04f 0c00 	mov.w	ip, #0
 8015a68:	f108 0801 	add.w	r8, r8, #1
 8015a6c:	4660      	mov	r0, ip
 8015a6e:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8015a72:	4565      	cmp	r5, ip
 8015a74:	dc6a      	bgt.n	8015b4c <__kernel_rem_pio2+0x234>
 8015a76:	2c00      	cmp	r4, #0
 8015a78:	dd04      	ble.n	8015a84 <__kernel_rem_pio2+0x16c>
 8015a7a:	2c01      	cmp	r4, #1
 8015a7c:	d07b      	beq.n	8015b76 <__kernel_rem_pio2+0x25e>
 8015a7e:	2c02      	cmp	r4, #2
 8015a80:	f000 8083 	beq.w	8015b8a <__kernel_rem_pio2+0x272>
 8015a84:	2e02      	cmp	r6, #2
 8015a86:	d12b      	bne.n	8015ae0 <__kernel_rem_pio2+0x1c8>
 8015a88:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8015a8c:	ee30 8b48 	vsub.f64	d8, d0, d8
 8015a90:	b330      	cbz	r0, 8015ae0 <__kernel_rem_pio2+0x1c8>
 8015a92:	4620      	mov	r0, r4
 8015a94:	f000 f9d4 	bl	8015e40 <scalbn>
 8015a98:	ee38 8b40 	vsub.f64	d8, d8, d0
 8015a9c:	e020      	b.n	8015ae0 <__kernel_rem_pio2+0x1c8>
 8015a9e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8015aa2:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015aa6:	3801      	subs	r0, #1
 8015aa8:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8015aac:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8015ab0:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015ab4:	eca6 0a01 	vstmia	r6!, {s0}
 8015ab8:	ed92 0b00 	vldr	d0, [r2]
 8015abc:	ee37 0b00 	vadd.f64	d0, d7, d0
 8015ac0:	e7a0      	b.n	8015a04 <__kernel_rem_pio2+0xec>
 8015ac2:	d105      	bne.n	8015ad0 <__kernel_rem_pio2+0x1b8>
 8015ac4:	1e6a      	subs	r2, r5, #1
 8015ac6:	ab06      	add	r3, sp, #24
 8015ac8:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 8015acc:	15f6      	asrs	r6, r6, #23
 8015ace:	e7c7      	b.n	8015a60 <__kernel_rem_pio2+0x148>
 8015ad0:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8015ad4:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8015ad8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015adc:	da34      	bge.n	8015b48 <__kernel_rem_pio2+0x230>
 8015ade:	2600      	movs	r6, #0
 8015ae0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8015ae4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ae8:	f040 80aa 	bne.w	8015c40 <__kernel_rem_pio2+0x328>
 8015aec:	f105 3bff 	add.w	fp, r5, #4294967295
 8015af0:	4658      	mov	r0, fp
 8015af2:	2200      	movs	r2, #0
 8015af4:	4548      	cmp	r0, r9
 8015af6:	da50      	bge.n	8015b9a <__kernel_rem_pio2+0x282>
 8015af8:	2a00      	cmp	r2, #0
 8015afa:	d06b      	beq.n	8015bd4 <__kernel_rem_pio2+0x2bc>
 8015afc:	ab06      	add	r3, sp, #24
 8015afe:	3c18      	subs	r4, #24
 8015b00:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	f000 8087 	beq.w	8015c18 <__kernel_rem_pio2+0x300>
 8015b0a:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 8015b0e:	4620      	mov	r0, r4
 8015b10:	f000 f996 	bl	8015e40 <scalbn>
 8015b14:	ed9f 6b44 	vldr	d6, [pc, #272]	; 8015c28 <__kernel_rem_pio2+0x310>
 8015b18:	f10b 0201 	add.w	r2, fp, #1
 8015b1c:	a96a      	add	r1, sp, #424	; 0x1a8
 8015b1e:	00d3      	lsls	r3, r2, #3
 8015b20:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8015b24:	465a      	mov	r2, fp
 8015b26:	2a00      	cmp	r2, #0
 8015b28:	f280 80b8 	bge.w	8015c9c <__kernel_rem_pio2+0x384>
 8015b2c:	465a      	mov	r2, fp
 8015b2e:	2a00      	cmp	r2, #0
 8015b30:	f2c0 80d6 	blt.w	8015ce0 <__kernel_rem_pio2+0x3c8>
 8015b34:	a96a      	add	r1, sp, #424	; 0x1a8
 8015b36:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 8015b3a:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8015c20 <__kernel_rem_pio2+0x308>
 8015b3e:	4d3f      	ldr	r5, [pc, #252]	; (8015c3c <__kernel_rem_pio2+0x324>)
 8015b40:	2000      	movs	r0, #0
 8015b42:	ebab 0102 	sub.w	r1, fp, r2
 8015b46:	e0c0      	b.n	8015cca <__kernel_rem_pio2+0x3b2>
 8015b48:	2602      	movs	r6, #2
 8015b4a:	e78b      	b.n	8015a64 <__kernel_rem_pio2+0x14c>
 8015b4c:	f8db 2000 	ldr.w	r2, [fp]
 8015b50:	b958      	cbnz	r0, 8015b6a <__kernel_rem_pio2+0x252>
 8015b52:	b122      	cbz	r2, 8015b5e <__kernel_rem_pio2+0x246>
 8015b54:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8015b58:	f8cb 2000 	str.w	r2, [fp]
 8015b5c:	2201      	movs	r2, #1
 8015b5e:	f10c 0c01 	add.w	ip, ip, #1
 8015b62:	f10b 0b04 	add.w	fp, fp, #4
 8015b66:	4610      	mov	r0, r2
 8015b68:	e783      	b.n	8015a72 <__kernel_rem_pio2+0x15a>
 8015b6a:	ebae 0202 	sub.w	r2, lr, r2
 8015b6e:	f8cb 2000 	str.w	r2, [fp]
 8015b72:	4602      	mov	r2, r0
 8015b74:	e7f3      	b.n	8015b5e <__kernel_rem_pio2+0x246>
 8015b76:	f105 3cff 	add.w	ip, r5, #4294967295
 8015b7a:	ab06      	add	r3, sp, #24
 8015b7c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8015b80:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8015b84:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8015b88:	e77c      	b.n	8015a84 <__kernel_rem_pio2+0x16c>
 8015b8a:	f105 3cff 	add.w	ip, r5, #4294967295
 8015b8e:	ab06      	add	r3, sp, #24
 8015b90:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8015b94:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8015b98:	e7f4      	b.n	8015b84 <__kernel_rem_pio2+0x26c>
 8015b9a:	ab06      	add	r3, sp, #24
 8015b9c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8015ba0:	3801      	subs	r0, #1
 8015ba2:	431a      	orrs	r2, r3
 8015ba4:	e7a6      	b.n	8015af4 <__kernel_rem_pio2+0x1dc>
 8015ba6:	3201      	adds	r2, #1
 8015ba8:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8015bac:	2e00      	cmp	r6, #0
 8015bae:	d0fa      	beq.n	8015ba6 <__kernel_rem_pio2+0x28e>
 8015bb0:	9b05      	ldr	r3, [sp, #20]
 8015bb2:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8015bb6:	eb0d 0003 	add.w	r0, sp, r3
 8015bba:	9b01      	ldr	r3, [sp, #4]
 8015bbc:	18ee      	adds	r6, r5, r3
 8015bbe:	ab1a      	add	r3, sp, #104	; 0x68
 8015bc0:	f105 0c01 	add.w	ip, r5, #1
 8015bc4:	3898      	subs	r0, #152	; 0x98
 8015bc6:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8015bca:	442a      	add	r2, r5
 8015bcc:	4562      	cmp	r2, ip
 8015bce:	da04      	bge.n	8015bda <__kernel_rem_pio2+0x2c2>
 8015bd0:	4615      	mov	r5, r2
 8015bd2:	e709      	b.n	80159e8 <__kernel_rem_pio2+0xd0>
 8015bd4:	9804      	ldr	r0, [sp, #16]
 8015bd6:	2201      	movs	r2, #1
 8015bd8:	e7e6      	b.n	8015ba8 <__kernel_rem_pio2+0x290>
 8015bda:	9b03      	ldr	r3, [sp, #12]
 8015bdc:	f8dd e008 	ldr.w	lr, [sp, #8]
 8015be0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8015be4:	9305      	str	r3, [sp, #20]
 8015be6:	ee07 3a90 	vmov	s15, r3
 8015bea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015bee:	2500      	movs	r5, #0
 8015bf0:	eca6 7b02 	vstmia	r6!, {d7}
 8015bf4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 8015c20 <__kernel_rem_pio2+0x308>
 8015bf8:	46b0      	mov	r8, r6
 8015bfa:	4555      	cmp	r5, sl
 8015bfc:	dd04      	ble.n	8015c08 <__kernel_rem_pio2+0x2f0>
 8015bfe:	eca0 7b02 	vstmia	r0!, {d7}
 8015c02:	f10c 0c01 	add.w	ip, ip, #1
 8015c06:	e7e1      	b.n	8015bcc <__kernel_rem_pio2+0x2b4>
 8015c08:	ecbe 5b02 	vldmia	lr!, {d5}
 8015c0c:	ed38 6b02 	vldmdb	r8!, {d6}
 8015c10:	3501      	adds	r5, #1
 8015c12:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015c16:	e7f0      	b.n	8015bfa <__kernel_rem_pio2+0x2e2>
 8015c18:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015c1c:	e76e      	b.n	8015afc <__kernel_rem_pio2+0x1e4>
 8015c1e:	bf00      	nop
	...
 8015c2c:	3e700000 	.word	0x3e700000
 8015c30:	00000000 	.word	0x00000000
 8015c34:	41700000 	.word	0x41700000
 8015c38:	0801abf8 	.word	0x0801abf8
 8015c3c:	0801abb8 	.word	0x0801abb8
 8015c40:	4260      	negs	r0, r4
 8015c42:	eeb0 0b48 	vmov.f64	d0, d8
 8015c46:	f000 f8fb 	bl	8015e40 <scalbn>
 8015c4a:	ed9f 6b77 	vldr	d6, [pc, #476]	; 8015e28 <__kernel_rem_pio2+0x510>
 8015c4e:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8015c52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c56:	db18      	blt.n	8015c8a <__kernel_rem_pio2+0x372>
 8015c58:	ed9f 7b75 	vldr	d7, [pc, #468]	; 8015e30 <__kernel_rem_pio2+0x518>
 8015c5c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8015c60:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8015c64:	aa06      	add	r2, sp, #24
 8015c66:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8015c6a:	eea5 0b46 	vfms.f64	d0, d5, d6
 8015c6e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015c72:	f105 0b01 	add.w	fp, r5, #1
 8015c76:	ee10 3a10 	vmov	r3, s0
 8015c7a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8015c7e:	ee17 3a10 	vmov	r3, s14
 8015c82:	3418      	adds	r4, #24
 8015c84:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8015c88:	e73f      	b.n	8015b0a <__kernel_rem_pio2+0x1f2>
 8015c8a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8015c8e:	aa06      	add	r2, sp, #24
 8015c90:	ee10 3a10 	vmov	r3, s0
 8015c94:	46ab      	mov	fp, r5
 8015c96:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 8015c9a:	e736      	b.n	8015b0a <__kernel_rem_pio2+0x1f2>
 8015c9c:	a806      	add	r0, sp, #24
 8015c9e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8015ca2:	9001      	str	r0, [sp, #4]
 8015ca4:	ee07 0a90 	vmov	s15, r0
 8015ca8:	3a01      	subs	r2, #1
 8015caa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8015cae:	ee27 7b00 	vmul.f64	d7, d7, d0
 8015cb2:	ee20 0b06 	vmul.f64	d0, d0, d6
 8015cb6:	ed21 7b02 	vstmdb	r1!, {d7}
 8015cba:	e734      	b.n	8015b26 <__kernel_rem_pio2+0x20e>
 8015cbc:	ecb5 5b02 	vldmia	r5!, {d5}
 8015cc0:	ecb4 6b02 	vldmia	r4!, {d6}
 8015cc4:	3001      	adds	r0, #1
 8015cc6:	eea5 7b06 	vfma.f64	d7, d5, d6
 8015cca:	4548      	cmp	r0, r9
 8015ccc:	dc01      	bgt.n	8015cd2 <__kernel_rem_pio2+0x3ba>
 8015cce:	4288      	cmp	r0, r1
 8015cd0:	ddf4      	ble.n	8015cbc <__kernel_rem_pio2+0x3a4>
 8015cd2:	a842      	add	r0, sp, #264	; 0x108
 8015cd4:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8015cd8:	ed81 7b00 	vstr	d7, [r1]
 8015cdc:	3a01      	subs	r2, #1
 8015cde:	e726      	b.n	8015b2e <__kernel_rem_pio2+0x216>
 8015ce0:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8015ce2:	2a02      	cmp	r2, #2
 8015ce4:	dc0a      	bgt.n	8015cfc <__kernel_rem_pio2+0x3e4>
 8015ce6:	2a00      	cmp	r2, #0
 8015ce8:	dc2e      	bgt.n	8015d48 <__kernel_rem_pio2+0x430>
 8015cea:	d047      	beq.n	8015d7c <__kernel_rem_pio2+0x464>
 8015cec:	f008 0007 	and.w	r0, r8, #7
 8015cf0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 8015cf4:	ecbd 8b06 	vpop	{d8-d10}
 8015cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cfc:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8015cfe:	2a03      	cmp	r2, #3
 8015d00:	d1f4      	bne.n	8015cec <__kernel_rem_pio2+0x3d4>
 8015d02:	a942      	add	r1, sp, #264	; 0x108
 8015d04:	f1a3 0208 	sub.w	r2, r3, #8
 8015d08:	440a      	add	r2, r1
 8015d0a:	4611      	mov	r1, r2
 8015d0c:	4658      	mov	r0, fp
 8015d0e:	2800      	cmp	r0, #0
 8015d10:	f1a1 0108 	sub.w	r1, r1, #8
 8015d14:	dc55      	bgt.n	8015dc2 <__kernel_rem_pio2+0x4aa>
 8015d16:	4659      	mov	r1, fp
 8015d18:	2901      	cmp	r1, #1
 8015d1a:	f1a2 0208 	sub.w	r2, r2, #8
 8015d1e:	dc60      	bgt.n	8015de2 <__kernel_rem_pio2+0x4ca>
 8015d20:	ed9f 7b45 	vldr	d7, [pc, #276]	; 8015e38 <__kernel_rem_pio2+0x520>
 8015d24:	aa42      	add	r2, sp, #264	; 0x108
 8015d26:	4413      	add	r3, r2
 8015d28:	f1bb 0f01 	cmp.w	fp, #1
 8015d2c:	dc69      	bgt.n	8015e02 <__kernel_rem_pio2+0x4ea>
 8015d2e:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 8015d32:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 8015d36:	2e00      	cmp	r6, #0
 8015d38:	d16a      	bne.n	8015e10 <__kernel_rem_pio2+0x4f8>
 8015d3a:	ed87 5b00 	vstr	d5, [r7]
 8015d3e:	ed87 6b02 	vstr	d6, [r7, #8]
 8015d42:	ed87 7b04 	vstr	d7, [r7, #16]
 8015d46:	e7d1      	b.n	8015cec <__kernel_rem_pio2+0x3d4>
 8015d48:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8015e38 <__kernel_rem_pio2+0x520>
 8015d4c:	aa42      	add	r2, sp, #264	; 0x108
 8015d4e:	4413      	add	r3, r2
 8015d50:	465a      	mov	r2, fp
 8015d52:	2a00      	cmp	r2, #0
 8015d54:	da26      	bge.n	8015da4 <__kernel_rem_pio2+0x48c>
 8015d56:	b35e      	cbz	r6, 8015db0 <__kernel_rem_pio2+0x498>
 8015d58:	eeb1 7b46 	vneg.f64	d7, d6
 8015d5c:	ed87 7b00 	vstr	d7, [r7]
 8015d60:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8015d64:	aa44      	add	r2, sp, #272	; 0x110
 8015d66:	2301      	movs	r3, #1
 8015d68:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015d6c:	459b      	cmp	fp, r3
 8015d6e:	da22      	bge.n	8015db6 <__kernel_rem_pio2+0x49e>
 8015d70:	b10e      	cbz	r6, 8015d76 <__kernel_rem_pio2+0x45e>
 8015d72:	eeb1 7b47 	vneg.f64	d7, d7
 8015d76:	ed87 7b02 	vstr	d7, [r7, #8]
 8015d7a:	e7b7      	b.n	8015cec <__kernel_rem_pio2+0x3d4>
 8015d7c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8015e38 <__kernel_rem_pio2+0x520>
 8015d80:	aa42      	add	r2, sp, #264	; 0x108
 8015d82:	4413      	add	r3, r2
 8015d84:	f1bb 0f00 	cmp.w	fp, #0
 8015d88:	da05      	bge.n	8015d96 <__kernel_rem_pio2+0x47e>
 8015d8a:	b10e      	cbz	r6, 8015d90 <__kernel_rem_pio2+0x478>
 8015d8c:	eeb1 7b47 	vneg.f64	d7, d7
 8015d90:	ed87 7b00 	vstr	d7, [r7]
 8015d94:	e7aa      	b.n	8015cec <__kernel_rem_pio2+0x3d4>
 8015d96:	ed33 6b02 	vldmdb	r3!, {d6}
 8015d9a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015d9e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015da2:	e7ef      	b.n	8015d84 <__kernel_rem_pio2+0x46c>
 8015da4:	ed33 7b02 	vldmdb	r3!, {d7}
 8015da8:	3a01      	subs	r2, #1
 8015daa:	ee36 6b07 	vadd.f64	d6, d6, d7
 8015dae:	e7d0      	b.n	8015d52 <__kernel_rem_pio2+0x43a>
 8015db0:	eeb0 7b46 	vmov.f64	d7, d6
 8015db4:	e7d2      	b.n	8015d5c <__kernel_rem_pio2+0x444>
 8015db6:	ecb2 6b02 	vldmia	r2!, {d6}
 8015dba:	3301      	adds	r3, #1
 8015dbc:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015dc0:	e7d4      	b.n	8015d6c <__kernel_rem_pio2+0x454>
 8015dc2:	ed91 7b00 	vldr	d7, [r1]
 8015dc6:	ed91 5b02 	vldr	d5, [r1, #8]
 8015dca:	3801      	subs	r0, #1
 8015dcc:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015dd0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015dd4:	ed81 6b00 	vstr	d6, [r1]
 8015dd8:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015ddc:	ed81 7b02 	vstr	d7, [r1, #8]
 8015de0:	e795      	b.n	8015d0e <__kernel_rem_pio2+0x3f6>
 8015de2:	ed92 7b00 	vldr	d7, [r2]
 8015de6:	ed92 5b02 	vldr	d5, [r2, #8]
 8015dea:	3901      	subs	r1, #1
 8015dec:	ee37 6b05 	vadd.f64	d6, d7, d5
 8015df0:	ee37 7b46 	vsub.f64	d7, d7, d6
 8015df4:	ed82 6b00 	vstr	d6, [r2]
 8015df8:	ee37 7b05 	vadd.f64	d7, d7, d5
 8015dfc:	ed82 7b02 	vstr	d7, [r2, #8]
 8015e00:	e78a      	b.n	8015d18 <__kernel_rem_pio2+0x400>
 8015e02:	ed33 6b02 	vldmdb	r3!, {d6}
 8015e06:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015e0a:	ee37 7b06 	vadd.f64	d7, d7, d6
 8015e0e:	e78b      	b.n	8015d28 <__kernel_rem_pio2+0x410>
 8015e10:	eeb1 5b45 	vneg.f64	d5, d5
 8015e14:	eeb1 6b46 	vneg.f64	d6, d6
 8015e18:	ed87 5b00 	vstr	d5, [r7]
 8015e1c:	eeb1 7b47 	vneg.f64	d7, d7
 8015e20:	ed87 6b02 	vstr	d6, [r7, #8]
 8015e24:	e78d      	b.n	8015d42 <__kernel_rem_pio2+0x42a>
 8015e26:	bf00      	nop
 8015e28:	00000000 	.word	0x00000000
 8015e2c:	41700000 	.word	0x41700000
 8015e30:	00000000 	.word	0x00000000
 8015e34:	3e700000 	.word	0x3e700000
	...

08015e40 <scalbn>:
 8015e40:	ee10 1a90 	vmov	r1, s1
 8015e44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015e48:	b98b      	cbnz	r3, 8015e6e <scalbn+0x2e>
 8015e4a:	ee10 3a10 	vmov	r3, s0
 8015e4e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015e52:	4319      	orrs	r1, r3
 8015e54:	d00a      	beq.n	8015e6c <scalbn+0x2c>
 8015e56:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 8015f08 <scalbn+0xc8>
 8015e5a:	4b37      	ldr	r3, [pc, #220]	; (8015f38 <scalbn+0xf8>)
 8015e5c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015e60:	4298      	cmp	r0, r3
 8015e62:	da0b      	bge.n	8015e7c <scalbn+0x3c>
 8015e64:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 8015f10 <scalbn+0xd0>
 8015e68:	ee20 0b07 	vmul.f64	d0, d0, d7
 8015e6c:	4770      	bx	lr
 8015e6e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8015e72:	4293      	cmp	r3, r2
 8015e74:	d107      	bne.n	8015e86 <scalbn+0x46>
 8015e76:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015e7a:	4770      	bx	lr
 8015e7c:	ee10 1a90 	vmov	r1, s1
 8015e80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8015e84:	3b36      	subs	r3, #54	; 0x36
 8015e86:	f24c 3250 	movw	r2, #50000	; 0xc350
 8015e8a:	4290      	cmp	r0, r2
 8015e8c:	dd0d      	ble.n	8015eaa <scalbn+0x6a>
 8015e8e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8015f18 <scalbn+0xd8>
 8015e92:	ee10 3a90 	vmov	r3, s1
 8015e96:	eeb0 6b47 	vmov.f64	d6, d7
 8015e9a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 8015f20 <scalbn+0xe0>
 8015e9e:	2b00      	cmp	r3, #0
 8015ea0:	fe27 7b05 	vselge.f64	d7, d7, d5
 8015ea4:	ee27 0b06 	vmul.f64	d0, d7, d6
 8015ea8:	4770      	bx	lr
 8015eaa:	4418      	add	r0, r3
 8015eac:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8015eb0:	4298      	cmp	r0, r3
 8015eb2:	dcec      	bgt.n	8015e8e <scalbn+0x4e>
 8015eb4:	2800      	cmp	r0, #0
 8015eb6:	dd0a      	ble.n	8015ece <scalbn+0x8e>
 8015eb8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015ebc:	ec53 2b10 	vmov	r2, r3, d0
 8015ec0:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015ec4:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015ec8:	ec43 2b10 	vmov	d0, r2, r3
 8015ecc:	4770      	bx	lr
 8015ece:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8015ed2:	da09      	bge.n	8015ee8 <scalbn+0xa8>
 8015ed4:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8015f10 <scalbn+0xd0>
 8015ed8:	ee10 3a90 	vmov	r3, s1
 8015edc:	eeb0 6b47 	vmov.f64	d6, d7
 8015ee0:	ed9f 5b11 	vldr	d5, [pc, #68]	; 8015f28 <scalbn+0xe8>
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	e7db      	b.n	8015ea0 <scalbn+0x60>
 8015ee8:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 8015eec:	ec53 2b10 	vmov	r2, r3, d0
 8015ef0:	3036      	adds	r0, #54	; 0x36
 8015ef2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8015ef6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8015efa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8015f30 <scalbn+0xf0>
 8015efe:	ec43 2b10 	vmov	d0, r2, r3
 8015f02:	e7b1      	b.n	8015e68 <scalbn+0x28>
 8015f04:	f3af 8000 	nop.w
 8015f08:	00000000 	.word	0x00000000
 8015f0c:	43500000 	.word	0x43500000
 8015f10:	c2f8f359 	.word	0xc2f8f359
 8015f14:	01a56e1f 	.word	0x01a56e1f
 8015f18:	8800759c 	.word	0x8800759c
 8015f1c:	7e37e43c 	.word	0x7e37e43c
 8015f20:	8800759c 	.word	0x8800759c
 8015f24:	fe37e43c 	.word	0xfe37e43c
 8015f28:	c2f8f359 	.word	0xc2f8f359
 8015f2c:	81a56e1f 	.word	0x81a56e1f
 8015f30:	00000000 	.word	0x00000000
 8015f34:	3c900000 	.word	0x3c900000
 8015f38:	ffff3cb0 	.word	0xffff3cb0
 8015f3c:	00000000 	.word	0x00000000

08015f40 <floor>:
 8015f40:	ee10 1a90 	vmov	r1, s1
 8015f44:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015f48:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 8015f4c:	2b13      	cmp	r3, #19
 8015f4e:	b530      	push	{r4, r5, lr}
 8015f50:	ee10 0a10 	vmov	r0, s0
 8015f54:	ee10 5a10 	vmov	r5, s0
 8015f58:	dc31      	bgt.n	8015fbe <floor+0x7e>
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	da15      	bge.n	8015f8a <floor+0x4a>
 8015f5e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 8016020 <floor+0xe0>
 8015f62:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015f66:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f6e:	dd07      	ble.n	8015f80 <floor+0x40>
 8015f70:	2900      	cmp	r1, #0
 8015f72:	da4e      	bge.n	8016012 <floor+0xd2>
 8015f74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8015f78:	4308      	orrs	r0, r1
 8015f7a:	d04d      	beq.n	8016018 <floor+0xd8>
 8015f7c:	492a      	ldr	r1, [pc, #168]	; (8016028 <floor+0xe8>)
 8015f7e:	2000      	movs	r0, #0
 8015f80:	460b      	mov	r3, r1
 8015f82:	4602      	mov	r2, r0
 8015f84:	ec43 2b10 	vmov	d0, r2, r3
 8015f88:	e020      	b.n	8015fcc <floor+0x8c>
 8015f8a:	4a28      	ldr	r2, [pc, #160]	; (801602c <floor+0xec>)
 8015f8c:	411a      	asrs	r2, r3
 8015f8e:	ea01 0402 	and.w	r4, r1, r2
 8015f92:	4304      	orrs	r4, r0
 8015f94:	d01a      	beq.n	8015fcc <floor+0x8c>
 8015f96:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8016020 <floor+0xe0>
 8015f9a:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015f9e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015fa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fa6:	ddeb      	ble.n	8015f80 <floor+0x40>
 8015fa8:	2900      	cmp	r1, #0
 8015faa:	bfbe      	ittt	lt
 8015fac:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8015fb0:	fa40 f303 	asrlt.w	r3, r0, r3
 8015fb4:	18c9      	addlt	r1, r1, r3
 8015fb6:	ea21 0102 	bic.w	r1, r1, r2
 8015fba:	2000      	movs	r0, #0
 8015fbc:	e7e0      	b.n	8015f80 <floor+0x40>
 8015fbe:	2b33      	cmp	r3, #51	; 0x33
 8015fc0:	dd05      	ble.n	8015fce <floor+0x8e>
 8015fc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8015fc6:	d101      	bne.n	8015fcc <floor+0x8c>
 8015fc8:	ee30 0b00 	vadd.f64	d0, d0, d0
 8015fcc:	bd30      	pop	{r4, r5, pc}
 8015fce:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8015fd2:	f04f 32ff 	mov.w	r2, #4294967295
 8015fd6:	40e2      	lsrs	r2, r4
 8015fd8:	4210      	tst	r0, r2
 8015fda:	d0f7      	beq.n	8015fcc <floor+0x8c>
 8015fdc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8016020 <floor+0xe0>
 8015fe0:	ee30 0b07 	vadd.f64	d0, d0, d7
 8015fe4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8015fe8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fec:	ddc8      	ble.n	8015f80 <floor+0x40>
 8015fee:	2900      	cmp	r1, #0
 8015ff0:	da02      	bge.n	8015ff8 <floor+0xb8>
 8015ff2:	2b14      	cmp	r3, #20
 8015ff4:	d103      	bne.n	8015ffe <floor+0xbe>
 8015ff6:	3101      	adds	r1, #1
 8015ff8:	ea20 0002 	bic.w	r0, r0, r2
 8015ffc:	e7c0      	b.n	8015f80 <floor+0x40>
 8015ffe:	2401      	movs	r4, #1
 8016000:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8016004:	fa04 f303 	lsl.w	r3, r4, r3
 8016008:	4418      	add	r0, r3
 801600a:	4285      	cmp	r5, r0
 801600c:	bf88      	it	hi
 801600e:	1909      	addhi	r1, r1, r4
 8016010:	e7f2      	b.n	8015ff8 <floor+0xb8>
 8016012:	2000      	movs	r0, #0
 8016014:	4601      	mov	r1, r0
 8016016:	e7b3      	b.n	8015f80 <floor+0x40>
 8016018:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 801601c:	e7b0      	b.n	8015f80 <floor+0x40>
 801601e:	bf00      	nop
 8016020:	8800759c 	.word	0x8800759c
 8016024:	7e37e43c 	.word	0x7e37e43c
 8016028:	bff00000 	.word	0xbff00000
 801602c:	000fffff 	.word	0x000fffff

08016030 <_init>:
 8016030:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016032:	bf00      	nop
 8016034:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016036:	bc08      	pop	{r3}
 8016038:	469e      	mov	lr, r3
 801603a:	4770      	bx	lr

0801603c <_fini>:
 801603c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801603e:	bf00      	nop
 8016040:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016042:	bc08      	pop	{r3}
 8016044:	469e      	mov	lr, r3
 8016046:	4770      	bx	lr
