# Vivado_HLS_Tutorial

Original files can be downlaoded from Xilinx (after agreeing to license) here: [ug871-design-files.zip](https://www.xilinx.com/cgi-bin/docs/ctdoc?cid=026f56e2-0a0f-4986-aeb7-e92917398939;d=ug871-design-files.zip)

Guide: [ug871-vivado-high-level-synthesis-tutorial.pdf](ug871-vivado-high-level-synthesis-tutorial.pdf)

## Software Requirements
- Vivado Design Suite 2017.1 or later release

## Labs

1. [Introduction to HLS Lab 1 Instructions](Introduction/lab1/README.md)
1. [Introduction to HLS Lab 2 Instructions](Introduction/lab2/README.md)
1. [Pipelining Lab 1 Instructions](Design_Optimization/lab1/README.md)
1. [Pipelining Lab 2 Instructions](Design_Optimization/lab2/README.md)

## Other Resources 
- Parallel Programming for FPGAs (HLS Book): http://kastner.ucsd.edu/hlsbook/
- HLS Book Labs: https://pp4fpgas.readthedocs.io/en/latest/index.html
- UCSD CSE 237C: http://kastner.ucsd.edu/ryan/cse237c/
- `hls4ml` tutorial at Fast ML workshop: https://github.com/FPGA4HEP/course_material/tree/fml
- `QKeras` in `hls4ml`: https://indico.cern.ch/event/919468/contributions/3863588/attachments/2039929/3416087/sps_qkeras.pdf
- `QKeras` functionality notebook: https://gist.github.com/thesps/c7e59cf5597804693b8663ddc9496b64
