#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Nov 24 12:54:12 2020
# Process ID: 1484
# Current directory: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1256 D:\Vivado_Project\MS.CnnAccFPGA\Ip_repo\MyAccelerator\Acc_proj.xpr
# Log file: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/vivado.log
# Journal file: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.xpr
INFO: [Project 1-313] Project file moved from 'D:/Vivado_Project/MyAccelerator' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dlau_pkg.vhd', nor could it be found using path 'D:/Vivado_Project/MyAccelerator/srcs/dlau_pkg.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/DPU.vhd', nor could it be found using path 'D:/Vivado_Project/MyAccelerator/srcs/DPU.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/data_fifo.vhd', nor could it be found using path 'D:/Vivado_Project/MyAccelerator/srcs/data_fifo.vhd'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator/component.xml', nor could it be found using path 'D:/vivado_project/myaccelerator/component.xml'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator', nor could it be found using path 'D:/vivado_project/myaccelerator'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.srcs/sources_1', nor could it be found using path 'D:/Vivado_Project/MyAccelerator/Acc_proj.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1057.805 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/DPU.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/DPU.vhd
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/data_fifo.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/data_fifo.vhd
set_property is_enabled true [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dlau_pkg.vhd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dlau_pkg.vhd
export_ip_user_files -of_objects  [get_files D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator/component.xml] -no_script -reset -force -quiet
remove_files  D:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator/component.xml
set_property is_enabled false [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/jk_ff.vhd]
set_property is_enabled false [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
launch_runs synth_1 -jobs 12
[Tue Nov 24 12:58:22 2020] Launched synth_1...
Run output will be captured here: D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1211.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1298.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 64 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1414.781 ; gain = 356.977
close_design
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  d:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Vivado_Project/MS.CnnAccFPGA/vivado_project/myaccelerator'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
set_property is_enabled true [get_files  D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'acc_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj acc_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/main_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/AGU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AGU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/SPM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPM'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/w_sticker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'w_sticker'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/wgu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wgu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acc_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/main_fsm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_fms_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/tb/acc_wrapper_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acc_wrapper_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
"xelab -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot acc_wrapper_tb_behav xil_defaultlib.acc_wrapper_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot acc_wrapper_tb_behav xil_defaultlib.acc_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3348] formal generic 'input_depth' has no actual or default value [D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd:8]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit acc_wrapper_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'acc_wrapper_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj acc_wrapper_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/srcs/acc_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'acc_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
"xelab -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot acc_wrapper_tb_behav xil_defaultlib.acc_wrapper_tb -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 775c300d1d4e4267a9b476c98f32fb74 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot acc_wrapper_tb_behav xil_defaultlib.acc_wrapper_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.main_fsm [\main_fsm(input_size=28,kernel_s...]
Compiling architecture str of entity xil_defaultlib.dff [\dff(input_width=32)\]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(input_size=28,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.w_sticker [\w_sticker(input_width=32,comput...]
Compiling architecture behavioral of entity xil_defaultlib.SPM [\SPM(input_width=800,mem_depth=8...]
Compiling architecture behav of entity xil_defaultlib.wgu [\wgu(input_width=32,kernel_size=...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(input_size=28,input_width=3...]
Compiling architecture behav of entity xil_defaultlib.acc_wrapper [acc_wrapper_default]
Compiling architecture behav of entity xil_defaultlib.acc_wrapper_tb
Built simulation snapshot acc_wrapper_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim/xsim.dir/acc_wrapper_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 24 13:16:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/Acc_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "acc_wrapper_tb_behav -key {Behavioral:sim_1:Functional:acc_wrapper_tb} -tclbatch {acc_wrapper_tb.tcl} -view {D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/main_fms_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/main_fms_tb_behav.wcfg
source acc_wrapper_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'acc_wrapper_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2014.387 ; gain = 27.117
run 500 us
save_wave_config {D:/Vivado_Project/MS.CnnAccFPGA/Ip_repo/MyAccelerator/main_fms_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 500 us
