{"Source Block": ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@146:156@HdlIdDef", "wire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n\nup_axi #(\n  .AXI_ADDRESS_WIDTH (14)\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@148:158", "wire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n\nup_axi #(\n  .AXI_ADDRESS_WIDTH (14)\n) i_up_axi (\n  .up_rstn(~up_reset),\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@144:154", "wire up_cfg_continuous_cgs;\nwire [7:0] up_cfg_mframes_per_ilas;\nwire [7:0] up_cfg_lmfc_offset;\nwire up_cfg_sysref_oneshot;\nwire up_cfg_sysref_disable;\nwire up_cfg_is_writeable;\n\nwire [4:0] up_irq_trigger;\n\nassign up_irq_trigger[4:0] = 5'b00000;\n\n"]], "Diff Content": {"Delete": [[151, "wire [4:0] up_irq_trigger;\n"]], "Add": []}}