<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3811" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3811{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_3811{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_3811{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3811{left:96px;bottom:1088px;}
#t5_3811{left:122px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#t6_3811{left:122px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3811{left:122px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_3811{left:70px;bottom:1008px;letter-spacing:0.13px;}
#t9_3811{left:156px;bottom:1008px;letter-spacing:0.12px;word-spacing:-0.02px;}
#ta_3811{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tb_3811{left:70px;bottom:967px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tc_3811{left:70px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_3811{left:70px;bottom:926px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#te_3811{left:70px;bottom:909px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tf_3811{left:70px;bottom:885px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_3811{left:70px;bottom:868px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#th_3811{left:304px;bottom:823px;letter-spacing:0.12px;word-spacing:-0.07px;}
#ti_3811{left:399px;bottom:823px;letter-spacing:0.14px;word-spacing:-0.02px;}
#tj_3811{left:286px;bottom:800px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tk_3811{left:286px;bottom:784px;letter-spacing:-0.13px;}
#tl_3811{left:605px;bottom:800px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#tm_3811{left:605px;bottom:784px;letter-spacing:-0.13px;}
#tn_3811{left:76px;bottom:759px;letter-spacing:-0.11px;}
#to_3811{left:76px;bottom:742px;letter-spacing:-0.1px;}
#tp_3811{left:286px;bottom:759px;}
#tq_3811{left:302px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_3811{left:286px;bottom:744px;}
#ts_3811{left:302px;bottom:744px;letter-spacing:-0.12px;}
#tt_3811{left:76px;bottom:718px;letter-spacing:-0.11px;}
#tu_3811{left:286px;bottom:718px;letter-spacing:-0.11px;}
#tv_3811{left:286px;bottom:701px;letter-spacing:-0.13px;word-spacing:-0.27px;}
#tw_3811{left:286px;bottom:680px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_3811{left:286px;bottom:658px;}
#ty_3811{left:302px;bottom:658px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#tz_3811{left:302px;bottom:643px;letter-spacing:-0.12px;}
#t10_3811{left:286px;bottom:628px;}
#t11_3811{left:302px;bottom:628px;letter-spacing:-0.12px;word-spacing:-0.45px;}
#t12_3811{left:302px;bottom:613px;letter-spacing:-0.11px;}
#t13_3811{left:286px;bottom:597px;letter-spacing:-0.12px;}
#t14_3811{left:533px;bottom:604px;}
#t15_3811{left:71px;bottom:177px;letter-spacing:-0.14px;}
#t16_3811{left:70px;bottom:158px;letter-spacing:-0.12px;}
#t17_3811{left:605px;bottom:718px;letter-spacing:-0.11px;}
#t18_3811{left:76px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_3811{left:286px;bottom:573px;letter-spacing:-0.13px;}
#t1a_3811{left:286px;bottom:556px;letter-spacing:-0.13px;}
#t1b_3811{left:605px;bottom:573px;letter-spacing:-0.11px;}
#t1c_3811{left:76px;bottom:532px;letter-spacing:-0.12px;}
#t1d_3811{left:286px;bottom:532px;letter-spacing:-0.14px;}
#t1e_3811{left:286px;bottom:515px;letter-spacing:-0.12px;}
#t1f_3811{left:605px;bottom:532px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t1g_3811{left:605px;bottom:515px;letter-spacing:-0.11px;}
#t1h_3811{left:76px;bottom:490px;letter-spacing:-0.11px;}
#t1i_3811{left:286px;bottom:490px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1j_3811{left:286px;bottom:474px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_3811{left:605px;bottom:490px;letter-spacing:-0.11px;}
#t1l_3811{left:76px;bottom:449px;letter-spacing:-0.12px;}
#t1m_3811{left:286px;bottom:449px;letter-spacing:-0.11px;}
#t1n_3811{left:76px;bottom:425px;letter-spacing:-0.11px;}
#t1o_3811{left:76px;bottom:408px;letter-spacing:-0.11px;}
#t1p_3811{left:286px;bottom:425px;}
#t1q_3811{left:302px;bottom:425px;letter-spacing:-0.11px;}
#t1r_3811{left:286px;bottom:409px;}
#t1s_3811{left:302px;bottom:409px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_3811{left:286px;bottom:394px;}
#t1u_3811{left:302px;bottom:394px;letter-spacing:-0.12px;}
#t1v_3811{left:605px;bottom:425px;}
#t1w_3811{left:621px;bottom:425px;letter-spacing:-0.11px;}
#t1x_3811{left:605px;bottom:409px;}
#t1y_3811{left:621px;bottom:409px;letter-spacing:-0.13px;}
#t1z_3811{left:621px;bottom:394px;letter-spacing:-0.12px;}
#t20_3811{left:76px;bottom:370px;letter-spacing:-0.11px;}
#t21_3811{left:286px;bottom:370px;letter-spacing:-0.11px;}
#t22_3811{left:76px;bottom:345px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t23_3811{left:286px;bottom:345px;letter-spacing:-0.13px;}
#t24_3811{left:76px;bottom:321px;letter-spacing:-0.12px;}
#t25_3811{left:76px;bottom:304px;letter-spacing:-0.12px;}
#t26_3811{left:286px;bottom:321px;letter-spacing:-0.12px;}
#t27_3811{left:76px;bottom:279px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_3811{left:286px;bottom:279px;letter-spacing:-0.12px;}
#t29_3811{left:286px;bottom:263px;letter-spacing:-0.13px;}
#t2a_3811{left:605px;bottom:279px;letter-spacing:-0.13px;}
#t2b_3811{left:605px;bottom:263px;letter-spacing:-0.13px;}
#t2c_3811{left:605px;bottom:246px;letter-spacing:-0.14px;}
#t2d_3811{left:76px;bottom:221px;letter-spacing:-0.11px;}
#t2e_3811{left:286px;bottom:221px;letter-spacing:-0.13px;}
#t2f_3811{left:286px;bottom:205px;letter-spacing:-0.13px;}
#t2g_3811{left:605px;bottom:221px;letter-spacing:-0.11px;}

.s1_3811{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3811{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3811{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3811{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3811{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_3811{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3811{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3811{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3811" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3811Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3811" style="-webkit-user-select: none;"><object width="935" height="1210" data="3811/3811.svg" type="image/svg+xml" id="pdf3811" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3811" class="t s1_3811">Vol. 3B </span><span id="t2_3811" class="t s1_3811">20-103 </span>
<span id="t3_3811" class="t s2_3811">PERFORMANCE MONITORING </span>
<span id="t4_3811" class="t s3_3811">— </span><span id="t5_3811" class="t s3_3811">0101B: PEBS record contents are defined by elections in MSR_PEBS_DATA_CFG. (See Section 20.9.2.3). </span>
<span id="t6_3811" class="t s3_3811">The PEBS Configuration Buffer is defined as shown in Figure 20-64 with Counter Reset fields allocation for </span>
<span id="t7_3811" class="t s3_3811">32 general-purpose counters followed by 16 fixed-function counters. </span>
<span id="t8_3811" class="t s4_3811">20.6.2.4.3 </span><span id="t9_3811" class="t s4_3811">Writing a PEBS Interrupt Service Routine </span>
<span id="ta_3811" class="t s3_3811">The PEBS facilities share the same interrupt vector and interrupt service routine (called the DS ISR) with the Inter- </span>
<span id="tb_3811" class="t s3_3811">rupt-based event sampling and BTS facilities. To handle PEBS interrupts, PEBS handler code must be included in </span>
<span id="tc_3811" class="t s3_3811">the DS ISR. See Section 18.4.9.1, “64 Bit Format of the DS Save Area,” for guidelines when writing the DS ISR. </span>
<span id="td_3811" class="t s3_3811">The service routine can query MSR_PERF_GLOBAL_STATUS to determine which counter(s) caused of overflow </span>
<span id="te_3811" class="t s3_3811">condition. The service routine should clear overflow indicator by writing to MSR_PERF_GLOBAL_OVF_CTL. </span>
<span id="tf_3811" class="t s3_3811">A comparison of the sequence of requirements to program PEBS for processors based on Intel Core and Intel </span>
<span id="tg_3811" class="t s3_3811">NetBurst microarchitectures is listed in Table 20-85. </span>
<span id="th_3811" class="t s4_3811">Table 20-85. </span><span id="ti_3811" class="t s4_3811">Requirements to Program PEBS </span>
<span id="tj_3811" class="t s5_3811">For Processors based on Intel Core </span>
<span id="tk_3811" class="t s5_3811">microarchitecture </span>
<span id="tl_3811" class="t s5_3811">For Processors based on Intel NetBurst </span>
<span id="tm_3811" class="t s5_3811">microarchitecture </span>
<span id="tn_3811" class="t s6_3811">Verify PEBS support of </span>
<span id="to_3811" class="t s6_3811">processor/OS. </span>
<span id="tp_3811" class="t s6_3811">• </span><span id="tq_3811" class="t s6_3811">IA32_MISC_ENABLE.EMON_AVAILABE (bit 7) is set. </span>
<span id="tr_3811" class="t s6_3811">• </span><span id="ts_3811" class="t s6_3811">IA32_MISC_ENABLE.PEBS_UNAVAILABE (bit 12) is clear. </span>
<span id="tt_3811" class="t s6_3811">Ensure counters are in disabled. </span><span id="tu_3811" class="t s6_3811">On initial set up or changing event configurations, </span>
<span id="tv_3811" class="t s6_3811">write MSR_PERF_GLOBAL_CTRL MSR (38FH) with 0. </span>
<span id="tw_3811" class="t s6_3811">On subsequent entries: </span>
<span id="tx_3811" class="t s6_3811">• </span><span id="ty_3811" class="t s6_3811">Clear all counters if “Counter Freeze on PMI“ is not </span>
<span id="tz_3811" class="t s6_3811">enabled. </span>
<span id="t10_3811" class="t s6_3811">• </span><span id="t11_3811" class="t s6_3811">If IA32_DebugCTL.Freeze is enabled, counters are </span>
<span id="t12_3811" class="t s6_3811">automatically disabled. </span>
<span id="t13_3811" class="t s6_3811">Counters MUST be stopped before writing. </span>
<span id="t14_3811" class="t s7_3811">1 </span>
<span id="t15_3811" class="t s8_3811">NOTES: </span>
<span id="t16_3811" class="t s6_3811">1. Counters read while enabled are not guaranteed to be precise with event counts that occur in timing proximity to the RDMSR. </span>
<span id="t17_3811" class="t s6_3811">Optional </span>
<span id="t18_3811" class="t s6_3811">Disable PEBS. </span><span id="t19_3811" class="t s6_3811">Clear ENABLE PMC0 bit in IA32_PEBS_ENABLE MSR </span>
<span id="t1a_3811" class="t s6_3811">(3F1H). </span>
<span id="t1b_3811" class="t s6_3811">Optional </span>
<span id="t1c_3811" class="t s6_3811">Check overflow conditions. </span><span id="t1d_3811" class="t s6_3811">Check MSR_PERF_GLOBAL_STATUS MSR (38EH) </span>
<span id="t1e_3811" class="t s6_3811">handle any overflow conditions. </span>
<span id="t1f_3811" class="t s6_3811">Check OVF flag of each CCCR for overflow </span>
<span id="t1g_3811" class="t s6_3811">condition </span>
<span id="t1h_3811" class="t s6_3811">Clear overflow status. </span><span id="t1i_3811" class="t s6_3811">Clear MSR_PERF_GLOBAL_STATUS MSR (38EH) </span>
<span id="t1j_3811" class="t s6_3811">using IA32_PERF_GLOBAL_OVF_CTRL MSR (390H). </span>
<span id="t1k_3811" class="t s6_3811">Clear OVF flag of each CCCR. </span>
<span id="t1l_3811" class="t s6_3811">Write “sample-after“ values. </span><span id="t1m_3811" class="t s6_3811">Configure the counter(s) with the sample after value. </span>
<span id="t1n_3811" class="t s6_3811">Configure specific counter </span>
<span id="t1o_3811" class="t s6_3811">configuration MSR. </span>
<span id="t1p_3811" class="t s6_3811">• </span><span id="t1q_3811" class="t s6_3811">Set local enable bit 22 - 1. </span>
<span id="t1r_3811" class="t s6_3811">• </span><span id="t1s_3811" class="t s6_3811">Do NOT set local counter PMI/INT bit, bit 20 - 0. </span>
<span id="t1t_3811" class="t s6_3811">• </span><span id="t1u_3811" class="t s6_3811">Event programmed must be PEBS capable. </span>
<span id="t1v_3811" class="t s6_3811">• </span><span id="t1w_3811" class="t s6_3811">Set appropriate OVF_PMI bits - 1. </span>
<span id="t1x_3811" class="t s6_3811">• </span><span id="t1y_3811" class="t s6_3811">Only CCCR for MSR_IQ_COUNTER4 </span>
<span id="t1z_3811" class="t s6_3811">support PEBS. </span>
<span id="t20_3811" class="t s6_3811">Allocate buffer for PEBS states. </span><span id="t21_3811" class="t s6_3811">Allocate a buffer in memory for the precise information. </span>
<span id="t22_3811" class="t s6_3811">Program the IA32_DS_AREA MSR. </span><span id="t23_3811" class="t s6_3811">Program the IA32_DS_AREA MSR. </span>
<span id="t24_3811" class="t s6_3811">Configure the PEBS buffer </span>
<span id="t25_3811" class="t s6_3811">management records. </span>
<span id="t26_3811" class="t s6_3811">Configure the PEBS buffer management records in the DS buffer management area. </span>
<span id="t27_3811" class="t s6_3811">Configure/Enable PEBS. </span><span id="t28_3811" class="t s6_3811">Set Enable PMC0 bit in IA32_PEBS_ENABLE MSR </span>
<span id="t29_3811" class="t s6_3811">(3F1H). </span>
<span id="t2a_3811" class="t s6_3811">Configure MSR_PEBS_ENABLE, </span>
<span id="t2b_3811" class="t s6_3811">MSR_PEBS_MATRIX_VERT, and </span>
<span id="t2c_3811" class="t s6_3811">MSR_PEBS_MATRIX_HORZ as needed. </span>
<span id="t2d_3811" class="t s6_3811">Enable counters. </span><span id="t2e_3811" class="t s6_3811">Set Enable bits in MSR_PERF_GLOBAL_CTRL MSR </span>
<span id="t2f_3811" class="t s6_3811">(38FH). </span>
<span id="t2g_3811" class="t s6_3811">Set each CCCR enable bit 12 - 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
