 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : DECOMP_TOP
Version: Q-2019.12-SP5-5
Date   : Wed Nov 10 19:23:57 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: SSGWC0P81VN40C   Library: um28nchslogl35hsl140f_ssgwc0p81vn40c
Wire Load Model Mode: enclosed

  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U658/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[31] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U510/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[30] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U659/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[29] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U656/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[28] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U660/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[27] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U657/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[26] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[47] (input port clocked by clk)
  Endpoint: data_o[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[47] (in)                          0.00       0.00 f
  U563/X (STP_ND2_6)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.07 f
  U661/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[25] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[15] (input port clocked by clk)
  Endpoint: data_o[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[15] (in)                          0.00       0.00 f
  U537/X (STP_ND2_5)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.06 f
  U660/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[27] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[15] (input port clocked by clk)
  Endpoint: data_o[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[15] (in)                          0.00       0.00 f
  U537/X (STP_ND2_5)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.06 f
  U657/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[26] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: data_i[15] (input port clocked by clk)
  Endpoint: data_o[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DECOMP_TOP         ZeroWLM               um28nchslogl35hsl140f_ssgwc0p81vn40c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  data_i[15] (in)                          0.00       0.00 f
  U537/X (STP_ND2_5)                       0.04       0.04 r
  U462/X (STP_AOI21_8)                     0.03       0.06 f
  U661/X (STP_OR3B_1)                      0.05       0.11 f
  data_o[25] (out)                         0.00       0.11 f
  data arrival time                                   0.11

  clock clk (rise edge)                    0.09       0.09
  clock network delay (ideal)              0.00       0.09
  output external delay                    0.00       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.11
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


1
