# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 23:37:38 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv 
# -- Compiling module datapath
# -- Compiling module register
# -- Compiling module pcmux
# -- Compiling module miomux
# -- Compiling module gatemux
# -- Compiling module ALUmux
# -- Compiling module mux_DR_SR1
# -- Compiling module mux_4
# -- Compiling module mux_2
# -- Compiling module registerFile
# -- Compiling module BENNZP
# -- Compiling module LED_control
# 
# Top level modules:
# 	datapath
# End time: 23:37:38 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 23:37:38 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 23:37:38 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 23:37:38 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:38 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:39 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:39 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:39 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:39 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/siddh/Google\ Drive/UIUC/Academic\ Years/Junior/Spring\ 2021/ECE385/Labs/Lab\ 5/Lab5provided_sp2021 {C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:37:39 on Mar 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021" C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 23:37:39 on Mar 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 23:37:39 on Mar 19,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.gatemux
# Loading work.register
# Loading work.mux_DR_SR1
# Loading work.registerFile
# Loading work.pcmux
# Loading work.mux_4
# Loading work.mux_2
# Loading work.ALUmux
# Loading work.BENNZP
# Loading work.miomux
# Loading work.LED_control
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/slc3.sv(65): [PCDPC] - Port size (16) does not match connection size (10) for port 'S'. The port definition is at: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0 File: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv
# ** Warning: (vsim-3015) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(54): [PCDPC] - Port size (4) does not match connection size (2) for port 'cs'. The port definition is at: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(151).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/ALU_mod File: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv
# ** Warning: (vsim-3015) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(69): [PCDPC] - Port size (12) does not match connection size (10) for port 'LED'. The port definition is at: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(340).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/LED_control_mod File: C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(120): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/MIO_MUX
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(208): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/SR2MUX_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(208): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/ADDR1MUX_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(190): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/ADDR2MUX_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(173): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/SR1MUX_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(102): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/PC_MUX
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(256): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(266): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(173): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/LC3/slc/d0/DRMUX_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(256): No condition is true in the unique/priority if/case statement.
#    Time: 330 ns  Iteration: 2  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 330 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 330 ns  Iteration: 4  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 490 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 510 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 610 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 610 ns  Iteration: 4  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 630 ns  Iteration: 5  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 650 ns  Iteration: 5  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 730 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 830 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(266): No condition is true in the unique/priority if/case statement.
#    Time: 970 ns  Iteration: 2  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(256): No condition is true in the unique/priority if/case statement.
#    Time: 970 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(266): No condition is true in the unique/priority if/case statement.
#    Time: 970 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/reg_control
# ** Warning: (vsim-8315) C:/Users/siddh/Google Drive/UIUC/Academic Years/Junior/Spring 2021/ECE385/Labs/Lab 5/Lab5provided_sp2021/support_module.sv(156): No condition is true in the unique/priority if/case statement.
#    Time: 970 ns  Iteration: 3  Instance: /testbench/LC3/slc/d0/ALU_mod
# End time: 23:40:35 on Mar 19,2021, Elapsed time: 0:02:56
# Errors: 0, Warnings: 29
