Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 15:37:19 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                   Path #1                                                                   |                                                  WorstPath from Dst                                                  |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                       6.250 |                                                                                                                6.250 |
| Path Delay                |                   1.947 |                                                                                                                                      10.765 |                                                                                                                9.340 |
| Logic Delay               | 0.096(5%)               | 3.211(30%)                                                                                                                                  | 2.778(30%)                                                                                                           |
| Net Delay                 | 1.851(95%)              | 7.554(70%)                                                                                                                                  | 6.562(70%)                                                                                                           |
| Clock Skew                |                  -0.092 |                                                                                                                                      -0.142 |                                                                                                               -0.063 |
| Slack                     |                   4.203 |                                                                                                                                      -4.665 |                                                                                                               -3.237 |
| Timing Exception          |                         |                                                                                                                                             |                                                                                                                      |
| Bounding Box Size         | 2% x 0%                 | 6% x 2%                                                                                                                                     | 9% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                      | (0, 0)                                                                                                               |
| Cumulative Fanout         |                       3 |                                                                                                                                         238 |                                                                                                                  217 |
| Fixed Loc                 |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Fixed Route               |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Hold Fix Detour           |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                | Safely Timed                                                                                                         |
| Logic Levels              |                       0 |                                                                                                                                          26 |                                                                                                                   21 |
| Routes                    |                       1 |                                                                                                                                          26 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| End Point Clock           | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| DSP Block                 | None                    | None                                                                                                                                        | None                                                                                                                 |
| BRAM                      | None                    | None                                                                                                                                        | None                                                                                                                 |
| IO Crossings              |                       3 |                                                                                                                                           0 |                                                                                                                    0 |
| SLR Crossings             |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| PBlocks                   |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| High Fanout               |                       3 |                                                                                                                                          53 |                                                                                                                   47 |
| Dont Touch                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Mark Debug                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                      | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                      | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                     | sector_ret_587/C                                                                                                     |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | sector_ret_587/D                                                                                                                            | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                       |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                   Path #2                                                                   |                                                  WorstPath from Dst                                                  |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                       6.250 |                                                                                                                6.250 |
| Path Delay                |                   1.947 |                                                                                                                                      10.816 |                                                                                                                9.477 |
| Logic Delay               | 0.096(5%)               | 3.437(32%)                                                                                                                                  | 2.812(30%)                                                                                                           |
| Net Delay                 | 1.851(95%)              | 7.379(68%)                                                                                                                                  | 6.665(70%)                                                                                                           |
| Clock Skew                |                  -0.092 |                                                                                                                                      -0.088 |                                                                                                               -0.131 |
| Slack                     |                   4.203 |                                                                                                                                      -4.662 |                                                                                                               -3.441 |
| Timing Exception          |                         |                                                                                                                                             |                                                                                                                      |
| Bounding Box Size         | 2% x 0%                 | 8% x 2%                                                                                                                                     | 6% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                      | (0, 0)                                                                                                               |
| Cumulative Fanout         |                       3 |                                                                                                                                         228 |                                                                                                                  218 |
| Fixed Loc                 |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Fixed Route               |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Hold Fix Detour           |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                | Safely Timed                                                                                                         |
| Logic Levels              |                       0 |                                                                                                                                          26 |                                                                                                                   21 |
| Routes                    |                       1 |                                                                                                                                          26 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| End Point Clock           | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| DSP Block                 | None                    | None                                                                                                                                        | None                                                                                                                 |
| BRAM                      | None                    | None                                                                                                                                        | None                                                                                                                 |
| IO Crossings              |                       3 |                                                                                                                                           0 |                                                                                                                    0 |
| SLR Crossings             |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| PBlocks                   |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| High Fanout               |                       3 |                                                                                                                                          53 |                                                                                                                   47 |
| Dont Touch                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Mark Debug                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                      | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                      | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                     | sector_ret_53/C                                                                                                      |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | sector_ret_53/D                                                                                                                             | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                       |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #3                                                                |      WorstPath from Dst      |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                        6.250 |
| Path Delay                |                   1.947 |                                                                                                                                 10.718 |                        2.667 |
| Logic Delay               | 0.096(5%)               | 3.185(30%)                                                                                                                             | 0.473(18%)                   |
| Net Delay                 | 1.851(95%)              | 7.533(70%)                                                                                                                             | 2.194(82%)                   |
| Clock Skew                |                  -0.092 |                                                                                                                                 -0.185 |                       -0.002 |
| Slack                     |                   4.203 |                                                                                                                                 -4.662 |                        3.495 |
| Timing Exception          |                         |                                                                                                                                        |                              |
| Bounding Box Size         | 2% x 0%                 | 7% x 2%                                                                                                                                | 7% x 5%                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 1)                       |
| Cumulative Fanout         |                       3 |                                                                                                                                    237 |                           19 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                            0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                 |
| Logic Levels              |                       0 |                                                                                                                                     25 |                            3 |
| Routes                    |                       1 |                                                                                                                                     25 |                            4 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 SRL16E   |
| Start Point Clock         | clk_user                | clk_user                                                                                                                               | clk_user                     |
| End Point Clock           | clk_user                | clk_user                                                                                                                               | clk_user                     |
| DSP Block                 | None                    | None                                                                                                                                   | None                         |
| BRAM                      | None                    | None                                                                                                                                   | None                         |
| IO Crossings              |                       3 |                                                                                                                                      0 |                            0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                            0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                            0 |
| High Fanout               |                       3 |                                                                                                                                     53 |                           16 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                            0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | SRL16E/D                     |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                | roi_ret_6152/C               |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | roi_ret_6152/D                                                                                                                         | sr_4_7.roi_sr_4_6.sector_1/D |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                              Path #4                                                              |                                                     WorstPath from Dst                                                    |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                             6.250 |                                                                                                                     6.250 |
| Path Delay                |                   1.947 |                                                                                                                            10.771 |                                                                                                                     9.338 |
| Logic Delay               | 0.096(5%)               | 2.970(28%)                                                                                                                        | 2.933(32%)                                                                                                                |
| Net Delay                 | 1.851(95%)              | 7.801(72%)                                                                                                                        | 6.405(68%)                                                                                                                |
| Clock Skew                |                  -0.092 |                                                                                                                            -0.130 |                                                                                                                    -0.079 |
| Slack                     |                   4.203 |                                                                                                                            -4.659 |                                                                                                                    -3.250 |
| Timing Exception          |                         |                                                                                                                                   |                                                                                                                           |
| Bounding Box Size         | 2% x 0%                 | 6% x 2%                                                                                                                           | 9% x 2%                                                                                                                   |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                            | (0, 0)                                                                                                                    |
| Cumulative Fanout         |                       3 |                                                                                                                               221 |                                                                                                                       214 |
| Fixed Loc                 |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Fixed Route               |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                      | Safely Timed                                                                                                              |
| Logic Levels              |                       0 |                                                                                                                                24 |                                                                                                                        22 |
| Routes                    |                       1 |                                                                                                                                24 |                                                                                                                        23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                          | clk_user                                                                                                                  |
| End Point Clock           | clk_user                | clk_user                                                                                                                          | clk_user                                                                                                                  |
| DSP Block                 | None                    | None                                                                                                                              | None                                                                                                                      |
| BRAM                      | None                    | None                                                                                                                              | None                                                                                                                      |
| IO Crossings              |                       3 |                                                                                                                                 0 |                                                                                                                         0 |
| SLR Crossings             |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| PBlocks                   |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| High Fanout               |                       3 |                                                                                                                                53 |                                                                                                                        47 |
| Dont Touch                |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Mark Debug                |                       0 |                                                                                                                                 0 |                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                            | FDRE/C                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                            | SRL16E/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                           | pt_ret_1116/C                                                                                                             |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | pt_ret_1116/D                                                                                                                     | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                            |
+---------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #5                                                                |                                                     WorstPath from Dst                                                    |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                                                                                                                     6.250 |
| Path Delay                |                   1.947 |                                                                                                                                 10.753 |                                                                                                                     9.081 |
| Logic Delay               | 0.096(5%)               | 3.368(32%)                                                                                                                             | 2.962(33%)                                                                                                                |
| Net Delay                 | 1.851(95%)              | 7.385(68%)                                                                                                                             | 6.119(67%)                                                                                                                |
| Clock Skew                |                  -0.092 |                                                                                                                                 -0.147 |                                                                                                                    -0.068 |
| Slack                     |                   4.203 |                                                                                                                                 -4.658 |                                                                                                                    -2.982 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                           |
| Bounding Box Size         | 2% x 0%                 | 8% x 2%                                                                                                                                | 6% x 2%                                                                                                                   |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                    |
| Cumulative Fanout         |                       3 |                                                                                                                                    214 |                                                                                                                       238 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                              |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                        22 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                        23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                                  |
| End Point Clock           | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                                  |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                      |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                      |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                         0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| High Fanout               |                       3 |                                                                                                                                     53 |                                                                                                                        47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                | roi_ret_5709/C                                                                                                            |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | roi_ret_5709/D                                                                                                                         | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                            |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                  Path #6                                                                 |      WorstPath from Dst      |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |                   6.250 |                                                                                                                                    6.250 |                        6.250 |
| Path Delay                |                   1.947 |                                                                                                                                   10.773 |                        0.565 |
| Logic Delay               | 0.096(5%)               | 3.315(31%)                                                                                                                               | 0.488(87%)                   |
| Net Delay                 | 1.851(95%)              | 7.458(69%)                                                                                                                               | 0.077(13%)                   |
| Clock Skew                |                  -0.092 |                                                                                                                                   -0.049 |                       -0.074 |
| Slack                     |                   4.203 |                                                                                                                                   -4.655 |                        5.602 |
| Timing Exception          |                         |                                                                                                                                          |                              |
| Bounding Box Size         | 2% x 0%                 | 6% x 1%                                                                                                                                  | 0% x 0%                      |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                   | (0, 0)                       |
| Cumulative Fanout         |                       3 |                                                                                                                                      242 |                            1 |
| Fixed Loc                 |                       0 |                                                                                                                                        0 |                            0 |
| Fixed Route               |                       0 |                                                                                                                                        0 |                            0 |
| Hold Fix Detour           |                       0 |                                                                                                                                        0 |                            0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                        0 |                            0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                             | Safely Timed                 |
| Logic Levels              |                       0 |                                                                                                                                       25 |                            0 |
| Routes                    |                       1 |                                                                                                                                       26 |                            0 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                  |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                 | clk_user                     |
| End Point Clock           | clk_user                | clk_user                                                                                                                                 | clk_user                     |
| DSP Block                 | None                    | None                                                                                                                                     | None                         |
| BRAM                      | None                    | None                                                                                                                                     | None                         |
| IO Crossings              |                       3 |                                                                                                                                        0 |                            0 |
| SLR Crossings             |                       0 |                                                                                                                                        0 |                            0 |
| PBlocks                   |                       0 |                                                                                                                                        0 |                            0 |
| High Fanout               |                       3 |                                                                                                                                       53 |                            1 |
| Dont Touch                |                       0 |                                                                                                                                        0 |                            0 |
| Mark Debug                |                       0 |                                                                                                                                        0 |                            0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                   | SRL16E/CLK                   |
| End Point Pin Primitive   | FDRE/D                  | SRL16E/D                                                                                                                                 | FDRE/D                       |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                  | sr_4_6.roi_3_sr_4_0.pt_1/CLK |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | sr_4_6.roi_3_sr_4_0.pt_1/D                                                                                                               | sr_p.sr_1[104]/D             |
+---------------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #7                                                                |                                                     WorstPath from Dst                                                    |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                                                                                                                     6.250 |
| Path Delay                |                   1.947 |                                                                                                                                 10.802 |                                                                                                                     9.145 |
| Logic Delay               | 0.096(5%)               | 3.292(31%)                                                                                                                             | 2.813(31%)                                                                                                                |
| Net Delay                 | 1.851(95%)              | 7.510(69%)                                                                                                                             | 6.332(69%)                                                                                                                |
| Clock Skew                |                  -0.092 |                                                                                                                                 -0.093 |                                                                                                                    -0.126 |
| Slack                     |                   4.203 |                                                                                                                                 -4.653 |                                                                                                                    -3.104 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                           |
| Bounding Box Size         | 2% x 0%                 | 8% x 2%                                                                                                                                | 6% x 2%                                                                                                                   |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                                    |
| Cumulative Fanout         |                       3 |                                                                                                                                    214 |                                                                                                                       234 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                              |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                        22 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                        23 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT4 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                                  |
| End Point Clock           | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                                  |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                      |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                      |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                         0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| High Fanout               |                       3 |                                                                                                                                     53 |                                                                                                                        47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                         0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                    |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                | sector_ret_1395/C                                                                                                         |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | sector_ret_1395/D                                                                                                                      | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                            |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                   Path #8                                                                   |                                                  WorstPath from Dst                                                  |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                       6.250 |                                                                                                                6.250 |
| Path Delay                |                   1.947 |                                                                                                                                      10.704 |                                                                                                                9.702 |
| Logic Delay               | 0.096(5%)               | 3.189(30%)                                                                                                                                  | 2.746(29%)                                                                                                           |
| Net Delay                 | 1.851(95%)              | 7.515(70%)                                                                                                                                  | 6.956(71%)                                                                                                           |
| Clock Skew                |                  -0.092 |                                                                                                                                      -0.190 |                                                                                                               -0.009 |
| Slack                     |                   4.203 |                                                                                                                                      -4.653 |                                                                                                               -3.545 |
| Timing Exception          |                         |                                                                                                                                             |                                                                                                                      |
| Bounding Box Size         | 2% x 0%                 | 8% x 2%                                                                                                                                     | 9% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                      | (0, 0)                                                                                                               |
| Cumulative Fanout         |                       3 |                                                                                                                                         232 |                                                                                                                  231 |
| Fixed Loc                 |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Fixed Route               |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Hold Fix Detour           |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                                | Safely Timed                                                                                                         |
| Logic Levels              |                       0 |                                                                                                                                          26 |                                                                                                                   21 |
| Routes                    |                       1 |                                                                                                                                          26 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| End Point Clock           | clk_user                | clk_user                                                                                                                                    | clk_user                                                                                                             |
| DSP Block                 | None                    | None                                                                                                                                        | None                                                                                                                 |
| BRAM                      | None                    | None                                                                                                                                        | None                                                                                                                 |
| IO Crossings              |                       3 |                                                                                                                                           0 |                                                                                                                    0 |
| SLR Crossings             |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| PBlocks                   |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| High Fanout               |                       3 |                                                                                                                                          53 |                                                                                                                   47 |
| Dont Touch                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Mark Debug                |                       0 |                                                                                                                                           0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                      | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                      | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                     | roi_ret_6122/C                                                                                                       |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | roi_ret_6122/D                                                                                                                              | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                       |
+---------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                 Path #9                                                                |                                                WorstPath from Dst                                               |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                                                                                                           6.250 |
| Path Delay                |                   1.947 |                                                                                                                                 10.835 |                                                                                                           8.507 |
| Logic Delay               | 0.096(5%)               | 2.838(27%)                                                                                                                             | 2.428(29%)                                                                                                      |
| Net Delay                 | 1.851(95%)              | 7.997(73%)                                                                                                                             | 6.079(71%)                                                                                                      |
| Clock Skew                |                  -0.092 |                                                                                                                                 -0.059 |                                                                                                          -0.165 |
| Slack                     |                   4.203 |                                                                                                                                 -4.652 |                                                                                                          -2.505 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                 |
| Bounding Box Size         | 2% x 0%                 | 8% x 2%                                                                                                                                | 9% x 2%                                                                                                         |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                          |
| Cumulative Fanout         |                       3 |                                                                                                                                    208 |                                                                                                             205 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                    |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                              20 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                              21 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                        |
| End Point Clock           | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                        |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                            |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                            |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                               0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| High Fanout               |                       3 |                                                                                                                                     53 |                                                                                                              47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                          |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                        |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                | roi_ret_5202/C                                                                                                  |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | roi_ret_5202/D                                                                                                                         | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src    |                                                                Path #10                                                                |                                                  WorstPath from Dst                                                  |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
| Requirement               |                   6.250 |                                                                                                                                  6.250 |                                                                                                                6.250 |
| Path Delay                |                   1.947 |                                                                                                                                 10.848 |                                                                                                                9.405 |
| Logic Delay               | 0.096(5%)               | 3.335(31%)                                                                                                                             | 2.666(29%)                                                                                                           |
| Net Delay                 | 1.851(95%)              | 7.513(69%)                                                                                                                             | 6.739(71%)                                                                                                           |
| Clock Skew                |                  -0.092 |                                                                                                                                 -0.043 |                                                                                                               -0.183 |
| Slack                     |                   4.203 |                                                                                                                                 -4.649 |                                                                                                               -3.421 |
| Timing Exception          |                         |                                                                                                                                        |                                                                                                                      |
| Bounding Box Size         | 2% x 0%                 | 6% x 2%                                                                                                                                | 7% x 2%                                                                                                              |
| Clock Region Distance     | (0, 0)                  | (0, 0)                                                                                                                                 | (0, 0)                                                                                                               |
| Cumulative Fanout         |                       3 |                                                                                                                                    217 |                                                                                                                  232 |
| Fixed Loc                 |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Fixed Route               |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Hold Fix Detour           |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Combined LUT Pairs        |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Clock Relationship        | Safely Timed            | Safely Timed                                                                                                                           | Safely Timed                                                                                                         |
| Logic Levels              |                       0 |                                                                                                                                     25 |                                                                                                                   21 |
| Routes                    |                       1 |                                                                                                                                     25 |                                                                                                                   22 |
| Logical Path              | FDRE FDRE               | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT5 FDRE | FDRE LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 SRL16E |
| Start Point Clock         | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                             |
| End Point Clock           | clk_user                | clk_user                                                                                                                               | clk_user                                                                                                             |
| DSP Block                 | None                    | None                                                                                                                                   | None                                                                                                                 |
| BRAM                      | None                    | None                                                                                                                                   | None                                                                                                                 |
| IO Crossings              |                       3 |                                                                                                                                      0 |                                                                                                                    0 |
| SLR Crossings             |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| PBlocks                   |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| High Fanout               |                       3 |                                                                                                                                     53 |                                                                                                                   47 |
| Dont Touch                |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Mark Debug                |                       0 |                                                                                                                                      0 |                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C                  | FDRE/C                                                                                                                                 | FDRE/C                                                                                                               |
| End Point Pin Primitive   | FDRE/D                  | FDRE/D                                                                                                                                 | SRL16E/D                                                                                                             |
| Start Point Pin           | sr_p.sr_15[5]/C         | muon_cand_0.pt_1_rep1/C                                                                                                                | sector_ret_675/C                                                                                                     |
| End Point Pin             | muon_cand_0.pt_1_rep1/D | sector_ret_675/D                                                                                                                       | sr_4_14.pt_2_sr_4_6.sector_1/D                                                                                       |
+---------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 | 3 | 4 |  5 |  6 |  7 | 8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 |  23 | 24 | 25 | 26 | 27 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| clk_user        | 6.250ns     | 313 | 7 | 12 | 6 | 4 | 19 | 14 | 15 | 3 | 23 | 13 |  4 | 18 | 12 | 19 | 32 | 10 |  3 | 11 | 23 | 42 | 67 | 75 | 107 | 42 | 60 | 37 |  9 |
+-----------------+-------------+-----+---+----+---+---+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


