/*
   Copyright Cypress Semiconductor Corporation, 2010-2011
*/
/*library (leopard) {

	timescale : 1ns;
*/

	cell (clockblockcell) {
		bundle (dclk) {
			members (dclk_0, dclk_1, dclk_2, dclk_3, dclk_4, dclk_5, dclk_6, dclk_7);
			direction : output;
		}
		bundle (dclk_glb) {
			members (dclk_glb_0, dclk_glb_1, dclk_glb_2, dclk_glb_3, dclk_glb_4, dclk_glb_5, dclk_glb_6, dclk_glb_7);
			direction : output;
		}
		bundle (dclk_glb_ff) {
			members (dclk_glb_ff_0, dclk_glb_ff_1, dclk_glb_ff_2, dclk_glb_ff_3, dclk_glb_ff_4, dclk_glb_ff_5, dclk_glb_ff_6, dclk_glb_ff_7);
			direction : output;
		}
		bundle (aclk) {
			members (aclk_0, aclk_1, aclk_2, aclk_3);
			direction : output;
		}
		bundle (aclk_glb) {
			members (aclk_glb_0, aclk_glb_1, aclk_glb_2, aclk_glb_3);
			direction : output;
		}
		bundle (aclk_glb_ff) {
			members (aclk_glb_ff_0, aclk_glb_ff_1, aclk_glb_ff_2, aclk_glb_ff_3);
			direction : output;
		}
		bundle (clk_a_dig) {
			members (clk_a_dig_0, clk_a_dig_1, clk_a_dig_2, clk_a_dig_3);
			direction : output;
		}
		bundle (clk_a_dig_glb) {
			members (clk_a_dig_glb_0, clk_a_dig_glb_1, clk_a_dig_glb_2, clk_a_dig_glb_3);
			direction : output;
		}
		bundle (clk_a_dig_glb_ff) {
			members (clk_a_dig_glb_ff_0, clk_a_dig_glb_ff_1, clk_a_dig_glb_ff_2, clk_a_dig_glb_ff_3);
			direction : output;
		}
		pin (clk_bus) { direction : output; }
		pin (clk_bus_glb) { direction : output; }
		pin (clk_bus_glb_ff) { direction : output; }
		pin (clk_sync) { direction : output; }
		pin (clk_sync_ff) { direction : output; }
		pin (clk_32k_xtal) { direction : output; }
		pin (clk_100k) { direction : output; }
		pin (clk_32k) { direction : output; }
		pin (clk_1k) { direction : output; }
		pin (clk_usb) { direction : output; }
		pin (imo) { direction : output; }
		pin (ilo) { direction : output; }
		pin (xtal) { direction : output; }
		pin (pllout) { direction : output; }
		pin (xmhz_xerr) { direction : output; }
		pin (pll_lock_out) { direction : output; }
		bundle (dsi_dig_div) {
			members (dsi_dig_div_0, dsi_dig_div_1, dsi_dig_div_2, dsi_dig_div_3, dsi_dig_div_4, dsi_dig_div_5, dsi_dig_div_6, dsi_dig_div_7);
			direction : input;
		}
		bundle (dsi_ana_div) {
			members (dsi_ana_div_0, dsi_ana_div_1, dsi_ana_div_2, dsi_ana_div_3);
			direction : input;
		}
		pin (dsi_glb_div) { direction : input; }
		pin (dsi_clkin_div) { direction : input; }
	}

	cell (carrycell) {
	}

	cell (armcell) {
		pin (nmi) {
			direction : input;
		}
	}

	cell (interrupt) {
		pin (clock) {
			direction : input;
			clock : true;
		}
		pin (interrupt) {
			direction : input;
		}
	}

	cell (logicalport) {
		pin (interrupt) {
			direction : output;
		}
		pin (precharge) {
			direction : input;
		}
	}

	cell (iocell) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 16.2;
				intrinsic_fall : 16.2;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (iocell_ireg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 16.2;
				intrinsic_fall : 16.2;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (iocell_oreg) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (iocell_ioreg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 12.8;
				intrinsic_fall : 12.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}
	
	cell (iocell_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 33.5;
				intrinsic_fall : 33.5;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (iocell_ireg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 33.5;
				intrinsic_fall : 33.5;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (iocell_oreg_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (iocell_ioreg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (sio) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 17;
				intrinsic_fall : 17;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (sio_ireg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 17;
				intrinsic_fall : 17;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (sio_oreg) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (sio_ioreg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 14.8;
				intrinsic_fall : 14.8;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (sio_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 30.9;
				intrinsic_fall : 30.9;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (sio_ireg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 30.9;
				intrinsic_fall : 30.9;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (sio_oreg_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (sio_ioreg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 18.3;
				intrinsic_fall : 18.3;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (usbio) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 20;
				intrinsic_fall : 20;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (usbio_ireg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 20;
				intrinsic_fall : 20;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (usbio_oreg) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 8.5;
				intrinsic_fall : 8.5;
			}
		}
	}

	cell (usbio_ioreg) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 22;
				intrinsic_fall : 22;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 16.5;
				intrinsic_fall : 16.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (usbio_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 50;
				intrinsic_fall : 50;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (usbio_ireg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pin_input";
				intrinsic_rise : 50;
				intrinsic_fall : 50;
			}
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (usbio_oreg_lv) {
		pin (in_clock) {
			direction : input;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			function : "pad_in";
			timing() {
				timing_type : combinational;
				timing_sense : positive_unate;
				related_pin : "pad_in";
				intrinsic_rise : 11.83;
				intrinsic_fall : 11.83;
			}
		}
	}

	cell (usbio_ioreg_lv) {
		pin (in_clock) {
			direction : input;
			clock : true;
		}
		pin (in_clock_en) {
			direction : input;
		}
		pin (in_reset) {
			direction : input;
		}
		pin (out_clock) {
			direction : input;
			clock : true;
		}
		pin (out_clock_en) {
			direction : input;
		}
		pin (out_reset) {
			direction : input;
		}
		pin (pin_input) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "out_clock";
				intrinsic_rise : 4.08;
				intrinsic_fall : 4.08;
			}
		}
        pin (pa_out) {
			direction : input;
		}
		pin (oe) {
			direction : input;
		}
		pin (pad_in) {
			direction : input;
		}
		pin (pad_out) {
			direction : output;
			timing() {
				timing_type : three_state_enable;
				timing_sense : positive_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : three_state_disable;
				timing_sense : negative_unate;
				related_pin : "oe";
				intrinsic_rise : 52;
				intrinsic_fall : 52;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "out_clock";
				intrinsic_rise : 32.5;
				intrinsic_fall : 32.5;
			}
		}
		pin (fb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "in_clock";
				intrinsic_rise : 4.32;
				intrinsic_fall : 4.32;
			}
		}
	}

	cell (count7cell) {
		pin (clock) {
			direction : input;
			clock : true;
		}
		pin (clock_n) {
			direction : input;
			clock : true;
		}
		pin (extclk) {
			direction : input;
			clock : true;
		}
		pin (extclk_n) {
			direction : input;
			clock : true;
		}
		pin (clk_en) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
		}
		pin (reset) {
			direction : input;
			timing() {
				timing_type : recovery_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		pin (load) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 3.76;
				intrinsic_fall : 3.76;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 3.76;
				intrinsic_fall : 3.76;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 5.16;
				intrinsic_fall : 5.16;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 5.16;
				intrinsic_fall : 5.16;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		pin (enable) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 4.24;
				intrinsic_fall : 4.24;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 4.24;
				intrinsic_fall : 4.24;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		bundle (count) {
			members (count_0, count_1, count_2, count_3, count_4, count_5, count_6);
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.36;
				intrinsic_fall : 1.36;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 0.43;
				intrinsic_fall : 0.43;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 1.36;
				intrinsic_fall : 1.36;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 0.43;
				intrinsic_fall : 0.43;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 2.76;
				intrinsic_fall : 2.76;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 1.83;
				intrinsic_fall : 1.83;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 2.76;
				intrinsic_fall : 2.76;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 1.83;
				intrinsic_fall : 1.83;
			}
			timing() {
				timing_type : clear;
				timing_sense : negative_unate;
				related_pin : "reset";
				intrinsic_rise : 4.31;
				intrinsic_fall : 4.31;
			}
			timing() {
				timing_type : clear;
				timing_sense : negative_unate;
				related_pin : "reset";
				intrinsic_rise : 1.42;
				intrinsic_fall : 1.42;
			}
		}
		pin (tc) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.44;
				intrinsic_fall : 1.44;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 0.46;
				intrinsic_fall : 0.46;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 1.44;
				intrinsic_fall : 1.44;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 0.46;
				intrinsic_fall : 0.46;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 1.86;
				intrinsic_fall : 1.86;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 1.86;
				intrinsic_fall : 1.86;
			}
			timing() {
				timing_type : preset;
				timing_sense : positive_unate;
				related_pin : "reset";
				intrinsic_rise : 4.28;
				intrinsic_fall : 4.28;
			}
			timing() {
				timing_type : preset;
				timing_sense : positive_unate;
				related_pin : "reset";
				intrinsic_rise : 1.43;
				intrinsic_fall : 1.43;
			}
		}
	}

	cell (count7cell_alt) {
		pin (clock) {
			direction : input;
			clock : true;
		}
		pin (clock_n) {
			direction : input;
			clock : true;
		}
		pin (extclk) {
			direction : input;
			clock : true;
		}
		pin (extclk_n) {
			direction : input;
			clock : true;
		}
		pin (clk_en) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
		}
		pin (reset) {
			direction : input;
			timing() {
				timing_type : recovery_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : recovery_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : removal_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		pin (load) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 3.76;
				intrinsic_fall : 3.76;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 3.76;
				intrinsic_fall : 3.76;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 5.16;
				intrinsic_fall : 5.16;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 5.16;
				intrinsic_fall : 5.16;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		pin (enable) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 4.24;
				intrinsic_fall : 4.24;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 4.24;
				intrinsic_fall : 4.24;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
		}
		bundle (count) {
			members (count_0, count_1, count_2, count_3, count_4, count_5, count_6);
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.36;
				intrinsic_fall : 1.36;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 0.43;
				intrinsic_fall : 0.43;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 1.36;
				intrinsic_fall : 1.36;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 0.43;
				intrinsic_fall : 0.43;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 2.76;
				intrinsic_fall : 2.76;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 1.83;
				intrinsic_fall : 1.83;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 2.76;
				intrinsic_fall : 2.76;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 1.83;
				intrinsic_fall : 1.83;
			}
			timing() {
				timing_type : clear;
				timing_sense : negative_unate;
				related_pin : "reset";
				intrinsic_rise : 4.31;
				intrinsic_fall : 4.31;
			}
			timing() {
				timing_type : clear;
				timing_sense : negative_unate;
				related_pin : "reset";
				intrinsic_rise : 1.42;
				intrinsic_fall : 1.42;
			}
		}
		pin (tc) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.44;
				intrinsic_fall : 1.44;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 0.46;
				intrinsic_fall : 0.46;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 1.44;
				intrinsic_fall : 1.44;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n";
				intrinsic_rise : 0.46;
				intrinsic_fall : 0.46;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk";
				intrinsic_rise : 1.86;
				intrinsic_fall : 1.86;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 2.84;
				intrinsic_fall : 2.84;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n";
				intrinsic_rise : 1.86;
				intrinsic_fall : 1.86;
			}
			timing() {
				timing_type : preset;
				timing_sense : positive_unate;
				related_pin : "reset";
				intrinsic_rise : 4.28;
				intrinsic_fall : 4.28;
			}
			timing() {
				timing_type : preset;
				timing_sense : positive_unate;
				related_pin : "reset";
				intrinsic_rise : 1.43;
				intrinsic_fall : 1.43;
			}
		}
	}

	cell (synccell) {
		pin (clock) {
			direction : input;
			clock : true;
		}

		pin (clock_n) {
			direction : input;
			clock : true;
		}

		pin (extclk) {
			direction : input;
			clock : true;
		}

		pin (extclk_n) {
			direction : input;
			clock : true;
		}

		pin (clk_en) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "clock";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "clock";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "clock_n";
				intrinsic_rise : 1.47;
				intrinsic_fall : 1.47;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "clock_n";
				intrinsic_rise : 0.00;
				intrinsic_fall : 0.00;
			}
			timing() {
				timing_type : setup_rising;
				related_pin : "extclk";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "extclk";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
			timing() {
				timing_type : setup_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_falling;
				related_pin : "extclk_n";
				intrinsic_rise : 0.42;
				intrinsic_fall : 0.42;
			}
		}

		pin (in) {
			direction : input;
		}

		pin (out) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock"
				intrinsic_rise : 0.71;
				intrinsic_fall : 0.71;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "clock"
				intrinsic_rise : 0.25;
				intrinsic_fall : 0.25;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n"
				intrinsic_rise : 0.71;
				intrinsic_fall : 0.71;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "clock_n"
				intrinsic_rise : 0.25;
				intrinsic_fall : 0.25;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk"
				intrinsic_rise : 2.11;
				intrinsic_fall : 2.11;
			}
			timing() {
				timing_type : rising_edge;
				related_pin : "extclk"
				intrinsic_rise : 1.65;
				intrinsic_fall : 1.65;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n"
				intrinsic_rise : 2.11;
				intrinsic_fall : 2.11;
			}
			timing() {
				timing_type : falling_edge;
				related_pin : "extclk_n"
				intrinsic_rise : 1.65;
				intrinsic_fall : 1.65;
			}
		}
	}

	cell (boostcell) {
		pin (interrupt) { direction : output; }
	}
	
	cell (cancell) {
		pin (clock) { direction : input; clock: true; }
		pin (can_rx) { direction : input; }
		pin (can_tx) { direction : output; }
		pin (can_tx_en) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (interrupt) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}
	
	cell (comparatorcell) {
		pin (out) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (clk_udb) { direction : input; }
		pin (clock) { direction : input; clock: true; }
	}
	
	cell (capsensecell) {
		pin (lft) { direction : input; }
		pin (rt) { direction : input; }
	}
	
	cell (csabufcell) {
		pin (swon) { direction : input; }
	}
	
	cell (decimatorcell) {
		pin (aclock) { direction : input; clock: true; }
		pin (mod_dat_0) { direction : input; }
		pin (mod_dat_1) { direction : input; }
		pin (mod_dat_2) { direction : input; }
		pin (mod_dat_3) { direction : input; }
		pin (ext_start) { direction : input; }
		pin (modrst) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (interrupt) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}
	
	cell (dfbcell) {
		pin (clock) { direction : input; clock: true; }
		pin (in_1) { direction : input; }
		pin (in_2) { direction : input; }
		pin (out_1) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (out_2) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dmareq_1) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dmareq_2) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (interrupt) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}
	
	cell (dsmodcell) {
		pin (aclock) { direction : input; clock: true; }
		pin (modbitin_udb) { direction : input; }
		pin (reset_udb) { direction : input; }
		pin (reset_dec) { direction : input; }
		pin (dec_clock) { direction : output; }
		pin (mod_dat_0) { direction : output; }
		pin (mod_dat_1) { direction : output; }
		pin (mod_dat_2) { direction : output; }
		pin (mod_dat_3) { direction : output; }
		pin (dout_udb_0) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_1) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_2) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_3) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_4) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_5) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_6) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (dout_udb_7) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "aclock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (extclk_cp_udb) { direction : input; }
		pin (clk_udb) { direction : input; }
	}
	
	cell (emifcell) {
		pin (busclk) { direction : input; clock: true; }
		pin (EM_clock) { direction : output; }
		pin (EM_CEn) { direction : output; }
		pin (EM_OEn) { direction : output; }
		pin (EM_ADSCn) { direction : output; }
		pin (EM_sleep) { direction : output; }
		pin (EM_WRn) { direction : output; }
		pin (dataport_OE) { direction : output; }
		pin (dataport_OEn) { direction : output; }
		pin (wr) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "busclk";
				intrinsic_rise : 4.78;
				intrinsic_fall : 4.78;
			}
		}
		pin (rd) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "busclk";
				intrinsic_rise : 5.14;
				intrinsic_fall : 5.14;
			}
		}
		pin (udb_stall) { direction : input; }
		pin (udb_ready) {
			direction : input;
			timing() {
				timing_type : setup_rising;
				related_pin : "busclk";
				intrinsic_rise : 0;
				intrinsic_fall : 0;
			}
			timing() {
				timing_type : hold_rising;
				related_pin : "busclk";
				intrinsic_rise : 2.03;
				intrinsic_fall : 2.03;
			}
		}
	}

	cell (i2ccell) {
		pin (clock) { direction : input; clock: true; }
		pin (scl_in) { direction : input; }
		pin (sda_in) { direction : input; }
		pin (scl_out) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (sda_out) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (interrupt) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}
	
	cell (lcdctrlcell) {
		pin (drive_en) { direction : input; }
		pin (frame) { direction : input; }
		pin (data_clk) { direction : input; }
		pin (en_hi) { direction : input; }
		pin (dac_dis) { direction : input; }
		pin (chop_clk) { direction : input; }
		pin (int_clr) { direction : input; }
		pin (lp_ack_udb) { direction : input; }
		pin (mode_1) { direction : input; }
		pin (mode_2) { direction : input; }
		pin (interrupt) { direction : output; }
	}

	cell (cachecell) {
		pin (interrupt) { direction : output; }
	}

	cell (lvdcell) {
		pin (interrupt) { direction : output; }
	}
	
	cell (pmcell) {
		pin (ctw_int) { direction : output; }
		pin (ftw_int) { direction : output; }
		pin (limact_int) { direction : output; }
		pin (onepps_int) { direction : output; }
		pin (pm_int) { direction : output; }
	}

	cell (sarcell) {
		pin (clock) { direction : input; clock: true; }
		pin (pump_clock) { direction : input; }
		pin (clk_udb) { direction : input; }
		pin (sof_udb) { direction : input; }
		pin (vp_ctl_udb_0) { direction : input; }
		pin (vp_ctl_udb_1) { direction : input; }
		pin (vp_ctl_udb_2) { direction : input; }
		pin (vp_ctl_udb_3) { direction : input; }
		pin (vn_ctl_udb_0) { direction : input; }
		pin (vn_ctl_udb_1) { direction : input; }
		pin (vn_ctl_udb_2) { direction : input; }
		pin (vn_ctl_udb_3) { direction : input; }
		bundle (data_out_udb) {
			members (data_out_udb_0, data_out_udb_1, data_out_udb_2, data_out_udb_3,
				data_out_udb_4, data_out_udb_5, data_out_udb_6, data_out_udb_7,
				data_out_udb_8, data_out_udb_9, data_out_udb_10, data_out_udb_11);
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (eof_udb) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (irq) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (next) {
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}

	cell (sccell) {
		pin (aclk) { direction : input; }
		pin (bst_clk) { direction : input; }
		pin (clk_udb) { direction : input; }
		pin (modout) { direction : output; }
		pin (dyn_cntl_udb) { direction : input; }
	}

	cell (spccell) {
		pin (data_ready) { direction : output; }
		pin (eeprom_fault_int) { direction : output; }
		pin (idle) { direction : output; }
	}

	cell (ssccell) {
		pin (rst_n) { direction : input; }
		pin (scli) { direction : input; }
		pin (sdai) { direction : input; }
		pin (csel) { direction : input; }
		pin (sclo) { direction : output; }
		pin (sdao) { direction : output; }
		pin (irq) { direction : output; }
	}
	
	cell (tfaultcell) {
		pin (tfault_dsi) { direction : output; }
	}

	cell (timercell) {
		pin (clock) { direction : input; clock: true; }
		pin (kill) { direction : input; }
		pin (enable) { direction : input; }
		pin (capture) { direction : input; }
		pin (timer_reset) { direction : input; }
		pin (tc){
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (cmp){
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
		pin (irq){
			direction : output;
			timing() {
				timing_type : rising_edge;
				related_pin : "clock";
				intrinsic_rise : 1.0;
				intrinsic_fall : 1.0;
			}
		}
	}
	
	cell (usbcell) {
		pin (sof_int) { direction : output; }
		pin (arb_int) { direction : output; }
		pin (usb_int) { direction : output; }
		pin (ord_int) { direction : output; }
		pin (ept_int_0) { direction : output; }
		pin (ept_int_1) { direction : output; }
		pin (ept_int_2) { direction : output; }
		pin (ept_int_3) { direction : output; }
		pin (ept_int_4) { direction : output; }
		pin (ept_int_5) { direction : output; }
		pin (ept_int_6) { direction : output; }
		pin (ept_int_7) { direction : output; }
		pin (ept_int_8) { direction : output; }
		pin (dma_req_0) { direction : output; }
		pin (dma_req_1) { direction : output; }
		pin (dma_req_2) { direction : output; }
		pin (dma_req_3) { direction : output; }
		pin (dma_req_4) { direction : output; }
		pin (dma_req_5) { direction : output; }
		pin (dma_req_6) { direction : output; }
		pin (dma_req_7) { direction : output; }
		pin (dma_termin) { direction : output; }
	}

	cell (vidaccell) {
		pin (data_0) { direction : input; }
		pin (data_1) { direction : input; }
		pin (data_2) { direction : input; }
		pin (data_3) { direction : input; }
		pin (data_4) { direction : input; }
		pin (data_5) { direction : input; }
		pin (data_6) { direction : input; }
		pin (data_7) { direction : input; }
		pin (strobe) { direction : input; }
		pin (strobe_udb) { direction : input; }
		pin (reset) { direction : input; }
		pin (idir) { direction : input; }
		pin (ioff) { direction : input; }
	}

/*}*/
