Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date              : Mon Nov 18 19:03:43 2024
| Host              : DESKTOP-DVFFB09 running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file xilinx_dma_pcie_ep_clock_utilization_routed.rpt
| Design            : xilinx_dma_pcie_ep
| Device            : xcu280-fsvh2892
| Speed File        : -2L  ADVANCE 1.01.6 07-11-2018
| Temperature Grade : E
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Device Cell Placement Summary for Global Clock g2
11. Device Cell Placement Summary for Global Clock g3
12. Device Cell Placement Summary for Global Clock g4
13. Device Cell Placement Summary for Global Clock g5
14. Device Cell Placement Summary for Global Clock g6
15. Device Cell Placement Summary for Global Clock g7
16. Device Cell Placement Summary for Global Clock g8
17. Device Cell Placement Summary for Global Clock g9
18. Device Cell Placement Summary for Global Clock g10
19. Device Cell Placement Summary for Global Clock g11
20. Device Cell Placement Summary for Global Clock g12
21. Device Cell Placement Summary for Global Clock g13
22. Device Cell Placement Summary for Global Clock g14
23. Device Cell Placement Summary for Global Clock g15
24. Device Cell Placement Summary for Global Clock g16
25. Device Cell Placement Summary for Global Clock g17
26. Device Cell Placement Summary for Global Clock g18
27. Device Cell Placement Summary for Global Clock g19
28. Device Cell Placement Summary for Global Clock g20
29. Device Cell Placement Summary for Global Clock g21
30. Device Cell Placement Summary for Global Clock g22
31. Clock Region Cell Placement per Global Clock: Region X0Y0
32. Clock Region Cell Placement per Global Clock: Region X1Y0
33. Clock Region Cell Placement per Global Clock: Region X2Y0
34. Clock Region Cell Placement per Global Clock: Region X3Y0
35. Clock Region Cell Placement per Global Clock: Region X4Y0
36. Clock Region Cell Placement per Global Clock: Region X5Y0
37. Clock Region Cell Placement per Global Clock: Region X6Y0
38. Clock Region Cell Placement per Global Clock: Region X7Y0
39. Clock Region Cell Placement per Global Clock: Region X0Y1
40. Clock Region Cell Placement per Global Clock: Region X1Y1
41. Clock Region Cell Placement per Global Clock: Region X2Y1
42. Clock Region Cell Placement per Global Clock: Region X3Y1
43. Clock Region Cell Placement per Global Clock: Region X4Y1
44. Clock Region Cell Placement per Global Clock: Region X5Y1
45. Clock Region Cell Placement per Global Clock: Region X6Y1
46. Clock Region Cell Placement per Global Clock: Region X7Y1
47. Clock Region Cell Placement per Global Clock: Region X0Y2
48. Clock Region Cell Placement per Global Clock: Region X1Y2
49. Clock Region Cell Placement per Global Clock: Region X2Y2
50. Clock Region Cell Placement per Global Clock: Region X3Y2
51. Clock Region Cell Placement per Global Clock: Region X4Y2
52. Clock Region Cell Placement per Global Clock: Region X5Y2
53. Clock Region Cell Placement per Global Clock: Region X6Y2
54. Clock Region Cell Placement per Global Clock: Region X7Y2
55. Clock Region Cell Placement per Global Clock: Region X0Y3
56. Clock Region Cell Placement per Global Clock: Region X1Y3
57. Clock Region Cell Placement per Global Clock: Region X2Y3
58. Clock Region Cell Placement per Global Clock: Region X3Y3
59. Clock Region Cell Placement per Global Clock: Region X4Y3
60. Clock Region Cell Placement per Global Clock: Region X5Y3
61. Clock Region Cell Placement per Global Clock: Region X6Y3
62. Clock Region Cell Placement per Global Clock: Region X7Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |       288 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        48 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        96 |   0 |            0 |      0 |
| BUFG_GT    |   22 |       576 |   0 |            0 |      0 |
| MMCM       |    0 |        12 |   0 |            0 |      0 |
| PLL        |    0 |        24 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+----------------------------------------------------------------------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group                                                                | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------+-----------------+------------+---------------+--------------+------+----------------------------------------------------------------------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y86 | X7Y3         | X6Y1 | xdma_u280_official_i_inst_pcie4c_ip_i_inst_xdma_u280_official_pcie4c_ip_group_i0 |                  |                32 |       58089 |               0 |        4.000 | user_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_userclk/O                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |
| g1        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y91 | X7Y3         | X6Y1 | xdma_u280_official_i_inst_pcie4c_ip_i_inst_xdma_u280_official_pcie4c_ip_group_i0 |                  |                 3 |        6049 |               0 |        2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_coreclk/O                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |
| g2        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y88 | X7Y3         | X6Y1 |                                                                                  |                  |                 4 |        4417 |               0 |        4.000 | pipe_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                             | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_pclk/O                                                                                                                                                                                                                                                                                                                            | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |
| g3        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y92 | X7Y3         | X7Y3 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y90 | X7Y3         | X7Y1 |                                                                                  |                  |                 2 |          13 |               0 |     1000.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |
| g5        | src0      | BUFG_GT/O       | None       | BUFG_GT_X1Y75 | X7Y3         | X7Y0 |                                                                                  |                  |                 1 |           1 |               0 |        8.000 | xdma_u280_official_pcie4c_ip_gt_top_i_n_116                                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_mcapclk/O                                                                                                                                                                                                                                                                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                |
| g6        | src1      | BUFG_GT/O       | None       | BUFG_GT_X1Y25 | X7Y1         | X5Y1 |                                                                                  |                  |                 5 |        6962 |               0 |       10.000 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk/O                                                                                                                                                                                                                                                                                                                                                                                                          | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |
| g7        | src2      | BUFGCE/O        | None       | BUFGCE_X0Y24  | X4Y1         | X4Y1 |                                                                                  |                  |                 4 |         469 |               0 |       50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O                                                                                                                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |
| g8        | src3      | BUFG_GT/O       | None       | BUFG_GT_X1Y2  | X7Y0         | X7Y0 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g9        | src4      | BUFG_GT/O       | None       | BUFG_GT_X1Y61 | X7Y2         | X7Y2 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | src5      | BUFG_GT/O       | None       | BUFG_GT_X1Y53 | X7Y2         | X7Y2 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g11       | src6      | BUFG_GT/O       | None       | BUFG_GT_X1Y95 | X7Y3         | X7Y3 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | src7      | BUFG_GT/O       | None       | BUFG_GT_X1Y94 | X7Y3         | X7Y3 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | src8      | BUFG_GT/O       | None       | BUFG_GT_X1Y93 | X7Y3         | X7Y3 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | src9      | BUFG_GT/O       | None       | BUFG_GT_X1Y4  | X7Y0         | X7Y0 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g15       | src10     | BUFG_GT/O       | None       | BUFG_GT_X1Y17 | X7Y0         | X7Y0 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g16       | src11     | BUFG_GT/O       | None       | BUFG_GT_X1Y15 | X7Y0         | X7Y1 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g17       | src12     | BUFG_GT/O       | None       | BUFG_GT_X1Y30 | X7Y1         | X7Y1 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g18       | src13     | BUFG_GT/O       | None       | BUFG_GT_X1Y31 | X7Y1         | X7Y1 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g19       | src14     | BUFG_GT/O       | None       | BUFG_GT_X1Y32 | X7Y1         | X7Y1 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g20       | src15     | BUFG_GT/O       | None       | BUFG_GT_X1Y36 | X7Y1         | X7Y2 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g21       | src16     | BUFG_GT/O       | None       | BUFG_GT_X1Y58 | X7Y2         | X7Y2 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | src17     | BUFG_GT/O       | None       | BUFG_GT_X1Y59 | X7Y2         | X7Y2 |                                                                                  |                  |                 1 |          31 |               0 |        8.000 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
+-----------+-----------+-----------------+------------+---------------+--------------+------+----------------------------------------------------------------------------------+------------------+-------------------+-------------+-----------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint          | Site                | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                                        | Driver Pin                                                                                                                                                                                                                                                                                                                                                                                                                                        | Net                                                                                                                                                                                                                                                                                                                                                                                            |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g1        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g2        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g3        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g4        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src0      | g5        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y15 | GTYE4_CHANNEL_X1Y15 | X7Y3         |           7 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src1      | g6        | IBUFDS_GTE4/ODIV2      | GTYE4_COMMON_X1Y1   | GTYE4_COMMON_X1Y1   | X7Y1         |           2 |               0 |              10.000 | sys_clk                                                                                             | refclk_ibuf/ODIV2                                                                                                                                                                                                                                                                                                                                                                                                                                 | sys_clk                                                                                                                                                                                                                                                                                                                                                                                        |
| src2      | g7        | BSCANE2/TCK            | None                | CONFIG_SITE_X0Y0    | X7Y1         |           1 |               0 |              50.000 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                                              |
| src3      | g8        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y0  | GTYE4_CHANNEL_X1Y0  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src4      | g9        | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y10 | GTYE4_CHANNEL_X1Y10 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_2                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src5      | g10       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y11 | GTYE4_CHANNEL_X1Y11 | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_2                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src6      | g11       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y12 | GTYE4_CHANNEL_X1Y12 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src7      | g12       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y13 | GTYE4_CHANNEL_X1Y13 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src8      | g13       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y14 | GTYE4_CHANNEL_X1Y14 | X7Y3         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_3                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[27].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src9      | g14       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y1  | GTYE4_CHANNEL_X1Y1  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src10     | g15       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y2  | GTYE4_CHANNEL_X1Y2  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src11     | g16       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y3  | GTYE4_CHANNEL_X1Y3  | X7Y0         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]                                                                           | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src12     | g17       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y4  | GTYE4_CHANNEL_X1Y4  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_1                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src13     | g18       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y5  | GTYE4_CHANNEL_X1Y5  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_1                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
| src14     | g19       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y6  | GTYE4_CHANNEL_X1Y6  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[2]_1                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[2] |
| src15     | g20       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y7  | GTYE4_CHANNEL_X1Y7  | X7Y1         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[3]_1                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[25].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[3] |
| src16     | g21       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y8  | GTYE4_CHANNEL_X1Y8  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[0]_2                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[0] |
| src17     | g22       | GTYE4_CHANNEL/TXOUTCLK | GTYE4_CHANNEL_X1Y9  | GTYE4_CHANNEL_X1Y9  | X7Y2         |           2 |               0 |               2.000 | GTYE4_CHANNEL_TXOUTCLK[1]_2                                                                         | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[26].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/GTYE4_CHANNEL_TXOUTCLK[1] |
+-----------+-----------+------------------------+---------------------+---------------------+--------------+-------------+-----------------+---------------------+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y0              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y0              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y0              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y0              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y0              |     8 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y1              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y1              |     2 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y1              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y1              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y1              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     5 |    24 |     0 |     0 |     0 |     0 |
| X0Y2              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y2              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y2              |     2 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y2              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y2              |     4 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y2              |    10 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     4 |    24 |     0 |     0 |     0 |     0 |
| X0Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y3              |     1 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y3              |     1 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y3              |     2 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y3              |     3 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y3              |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     9 |    24 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y6              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y6              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y7              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y7              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y8              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y8              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y9              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y9              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y10             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y10             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X0Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X3Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X4Y11             |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     1 |     0 |     2 |
| X5Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X6Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X7Y11             |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |     84 |   29760 |     32 |    6720 |     18 |      48 |      0 |       0 |      0 |      72 |      0 |       4 |      0 |       1 |
| X1Y0              |      1 |      24 |     40 |   24960 |     16 |    6720 |     17 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X2Y0              |      1 |      24 |    252 |   36480 |     80 |    7680 |     60 |      72 |      0 |       0 |      0 |      90 |      0 |       0 |      0 |       0 |
| X3Y0              |      1 |      24 |    191 |   21120 |     87 |    5760 |     24 |      24 |      0 |      16 |      0 |      54 |      0 |       0 |      0 |       0 |
| X4Y0              |      2 |      24 |   3489 |   27840 |    418 |    6240 |     48 |      48 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       2 |
| X5Y0              |      2 |      24 |   3878 |   28800 |     50 |    6720 |     23 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X6Y0              |      4 |      24 |  10259 |   28800 |    780 |    6720 |     24 |      24 |      0 |      16 |      0 |      90 |      0 |       0 |      0 |       0 |
| X7Y0              |      8 |      24 |   9757 |   25920 |    612 |    6720 |     28 |      48 |      0 |       0 |      0 |      36 |      4 |       4 |      1 |       1 |
| X0Y1              |      1 |      24 |   1107 |   29760 |    127 |    6720 |     38 |      48 |      0 |       0 |      1 |      96 |      0 |       4 |      0 |       1 |
| X1Y1              |      1 |      24 |    476 |   24960 |      1 |    6720 |     30 |      48 |      0 |      16 |      1 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      1 |      24 |   2144 |   36480 |    369 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      1 |      24 |   2306 |   21120 |    233 |    5760 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y1              |      2 |      24 |   1090 |   27840 |    198 |    6240 |     48 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y1              |      3 |      24 |   4989 |   28800 |     56 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y1              |      5 |      24 |   6951 |   28800 |    175 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y1              |     10 |      24 |   7372 |   25920 |    419 |    6720 |     26 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y2              |      1 |      24 |    871 |   29760 |     26 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y2              |      2 |      24 |   1602 |   24960 |     10 |    6720 |     42 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      2 |      24 |    734 |   36480 |    224 |    7680 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      2 |      24 |   2556 |   21120 |    163 |    5760 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y2              |      2 |      24 |   1034 |   27840 |    241 |    6240 |     48 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y2              |      3 |      24 |   2400 |   28800 |    193 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y2              |      4 |      24 |    506 |   28800 |      0 |    6720 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y2              |     10 |      24 |   2477 |   25920 |      4 |    6720 |      8 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       0 |
| X0Y3              |      1 |      24 |    300 |   27840 |     63 |    5760 |     39 |      48 |      0 |       0 |      1 |      96 |      0 |       4 |      0 |       1 |
| X1Y3              |      1 |      24 |    597 |   23040 |     85 |    5760 |     46 |      48 |      0 |      16 |      1 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      1 |      24 |    189 |   34560 |      0 |    6720 |     72 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      1 |      24 |     50 |   19200 |      0 |    4800 |     24 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y3              |      1 |      24 |    156 |   25920 |     48 |    5280 |     48 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y3              |      2 |      24 |    198 |   26880 |     48 |    5760 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y3              |      3 |      24 |    129 |   26880 |      0 |    5760 |     24 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y3              |      7 |      24 |   1802 |   24000 |      4 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      4 |       4 |      0 |       1 |
| X0Y4              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y4              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y4              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y4              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y4              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y5              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y5              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y5              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y5              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y5              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y5              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y6              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y6              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y6              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y6              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y6              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y6              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y6              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y6              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y7              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y7              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y7              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y7              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y7              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y7              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y7              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y7              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y8              |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y8              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y8              |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y8              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y8              |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y8              |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y8              |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y9              |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y9              |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y9              |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y9              |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y9              |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y9              |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y9              |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y10             |      0 |      24 |      0 |   29760 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y10             |      0 |      24 |      0 |   24960 |      0 |    6720 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y10             |      0 |      24 |      0 |   36480 |      0 |    7680 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y10             |      0 |      24 |      0 |   21120 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y10             |      0 |      24 |      0 |   27840 |      0 |    6240 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y10             |      0 |      24 |      0 |   28800 |      0 |    6720 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y10             |      0 |      24 |      0 |   25920 |      0 |    6720 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y11             |      0 |      24 |      0 |   27840 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      96 |      0 |       4 |      0 |       1 |
| X1Y11             |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y11             |      0 |      24 |      0 |   34560 |      0 |    6720 |      0 |      72 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y11             |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      24 |      0 |      16 |      0 |      72 |      0 |       0 |      0 |       0 |
| X4Y11             |      0 |      24 |      0 |   25920 |      0 |    5280 |      0 |      48 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X5Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X6Y11             |      0 |      24 |      0 |   26880 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X7Y11             |      0 |      24 |      0 |   24000 |      0 |    5760 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+-----+----+----+----+----+----+----+----+----+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7 |
+-----+----+----+----+----+----+----+----+----+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  9 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  4 |
| Y1  |  0 |  0 |  0 |  0 |  1 |  0 |  0 |  5 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  4 |
+-----+----+----+----+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y0              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y0              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    3 |    24 | 12.50 |
| X7Y0              |    1 |    24 |  4.17 |    8 |    24 | 33.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y1              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X5Y1              |    2 |    24 |  8.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y1              |    2 |    24 |  8.33 |    5 |    24 | 20.83 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |
| X7Y1              |    3 |    24 | 12.50 |   10 |    24 | 41.67 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X0Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y2              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y2              |    0 |    24 |  0.00 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X6Y2              |    0 |    24 |  0.00 |    4 |    24 | 16.67 |    3 |    24 | 12.50 |    2 |    24 |  8.33 |
| X7Y2              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    3 |    24 | 12.50 |    1 |    24 |  4.17 |
| X0Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y3              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y3              |    0 |    24 |  0.00 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y3              |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X7Y3              |    9 |    24 | 37.50 |    7 |    24 | 29.17 |    2 |    24 |  8.33 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y6              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y7              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y8              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y9              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y10             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X4Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X5Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X6Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X7Y11             |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | BUFG_GT/O       | X7Y3              | user_clk |       4.000 | {0.000 2.000} | X6Y1     |       56909 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+-------+-------+-------+-------+-------+-------+----------+--------+-----------------------+
|     | X0    | X1    | X2    | X3    | X4    | X5    | X6       | X7     | HORIZONTAL PROG DELAY |
+-----+-------+-------+-------+-------+-------+-------+----------+--------+-----------------------+
| Y11 |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y10 |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y9  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y8  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y7  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y6  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y5  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y4  |     0 |     0 |     0 |     0 |     0 |     0 |        0 |      0 |                     - |
| Y3  |   384 |   706 |   225 |    62 |   228 |   258 |      141 |  (D) 6 |                     0 |
| Y2  |   897 |  1333 |   994 |  2731 |  1289 |  2605 |      518 |     18 |                     1 |
| Y1  |  1254 |   493 |  2549 |  2551 |  1312 |  5057 | (R) 7138 |   4493 |                     1 |
| Y0  |   125 |    65 |   362 |   290 |  3929 |  3940 |     8214 |   2742 |                     0 |
+-----+-------+-------+-------+-------+-------+-------+----------+--------+-----------------------+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| g1        | BUFG_GT/O       | X7Y3              | GTYE4_CHANNEL_TXOUTCLK[3]_3 |       2.000 | {0.000 1.000} | X6Y1     |        6049 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |    246 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  2837 |   2966 |                     0 |
+-----+----+----+----+----+----+----+-------+--------+-----------------------+


10. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                     |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g2        | BUFG_GT/O       | X7Y3              | pipe_clk |       4.000 | {0.000 2.000} | X6Y1     |        4401 |        0 |              0 |       16 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+-------+---------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6    | X7      | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+-------+---------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |       0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |  (D) 44 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |     503 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 | (R) 0 |     596 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |     0 |    3274 |                     0 |
+-----+----+----+----+----+----+----+-------+---------+-----------------------+


11. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X7Y3              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


12. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                       | Period (ns) | Waveform (ns)   | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                   |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X7Y3              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O |    1000.000 | {0.000 500.000} | X7Y1     |          13 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------+-----------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      5 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 8 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


13. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                    |
+-----------+-----------------+-------------------+---------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X7Y3              | xdma_u280_official_pcie4c_ip_gt_top_i_n_116 |       8.000 | {0.000 4.000} | X7Y0     |           1 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK |
+-----------+-----------------+-------------------+---------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (R) 1 |                     0 |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                           |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
| g6        | BUFG_GT/O       | X7Y1              | sys_clk |      10.000 | {0.000 5.000} | X5Y1     |        6942 |        0 |              0 |       20 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0 |
+-----------+-----------------+-------------------+---------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+-------+----+-----------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5    | X6 | X7        | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+-------+----+-----------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |         0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |      1641 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |     0 |  0 |      1776 |                     1 |
| Y1  |  0 |  0 |  0 |  0 |  0 | (R) 0 |  0 |  (D) 2224 |                     1 |
| Y0  |  0 |  0 |  0 |  0 |  2 |     0 |  0 |      1319 |                     0 |
+-----+----+----+----+----+----+-------+----+-----------+-----------------------+


15. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                               | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g7        | BUFGCE/O        | X4Y1              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK |      50.000 | {0.000 25.000} | X4Y1     |         469 |        0 |              0 |        0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+------+----+----+-----------+----+----+------+-----------------------+
|     | X0 | X1   | X2 | X3 | X4        | X5 | X6 | X7   | HORIZONTAL PROG DELAY |
+-----+----+------+----+----+-----------+----+----+------+-----------------------+
| Y11 |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y10 |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y9  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y8  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y7  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y6  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y5  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y4  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y3  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
| Y2  |  0 |  300 |  0 |  0 |        10 |  0 |  0 |   37 |                     0 |
| Y1  |  0 |    0 |  0 |  0 | (R) (D) 0 |  0 |  0 |  122 |                     0 |
| Y0  |  0 |    0 |  0 |  0 |         0 |  0 |  0 |    0 |                     - |
+-----+----+------+----+----+-----------+----+----+------+-----------------------+


16. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X7Y0              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


17. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X7Y2              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


18. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g10       | BUFG_GT/O       | X7Y2              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


19. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X7Y3              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


20. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g12       | BUFG_GT/O       | X7Y3              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g13       | BUFG_GT/O       | X7Y3              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y3     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


22. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g14       | BUFG_GT/O       | X7Y0              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


23. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFG_GT/O       | X7Y0              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y0     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


24. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFG_GT/O       | X7Y0              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


25. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFG_GT/O       | X7Y1              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


26. Device Cell Placement Summary for Global Clock g18
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g18       | BUFG_GT/O       | X7Y1              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


27. Device Cell Placement Summary for Global Clock g19
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g19       | BUFG_GT/O       | X7Y1              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y1     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


28. Device Cell Placement Summary for Global Clock g20
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g20       | BUFG_GT/O       | X7Y1              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+--------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7     | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+--------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |  (D) 0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |      0 |                     - |
+-----+----+----+----+----+----+----+----+--------+-----------------------+


29. Device Cell Placement Summary for Global Clock g21
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g21       | BUFG_GT/O       | X7Y2              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


30. Device Cell Placement Summary for Global Clock g22
------------------------------------------------------

+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                               | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g22       | BUFG_GT/O       | X7Y2              | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       8.000 | {0.000 4.000} | X7Y2     |          31 |        0 |              0 |        0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+-----+----+----+----+----+----+----+----+------------+-----------------------+
|     | X0 | X1 | X2 | X3 | X4 | X5 | X6 | X7         | HORIZONTAL PROG DELAY |
+-----+----+----+----+----+----+----+----+------------+-----------------------+
| Y11 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y10 |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y9  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y8  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y7  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y6  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y5  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y4  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y3  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y2  |  0 |  0 |  0 |  0 |  0 |  0 |  0 | (R) (D) 31 |                     0 |
| Y1  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
| Y0  |  0 |  0 |  0 |  0 |  0 |  0 |  0 |          0 |                     - |
+-----+----+----+----+----+----+----+----+------------+-----------------------+


31. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         125 |               0 | 84 |          32 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


32. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |          65 |               0 | 40 |          16 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         362 |               0 | 252 |          80 |   30 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X3Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         290 |               0 | 191 |          87 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


35. Clock Region Cell Placement per Global Clock: Region X4Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        3929 |               0 | 3487 |         418 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6        | 1     | BUFG_GT/O       | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X5Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        3940 |               0 | 3878 |          50 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X6Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        8214 |               0 | 8003 |         205 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                           |
| g1        | 19    | BUFG_GT/O       | None       |        2837 |               0 | 2256 |         575 |    6 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X7Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2742 |               0 | 2132 |         608 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |
| g6        | 1     | BUFG_GT/O       | None       |        1319 |               0 | 1310 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |
| g1        | 19    | BUFG_GT/O       | None       |        2966 |               0 | 2953 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       1 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |
| g2        | 16    | BUFG_GT/O       | None       |        3274 |               0 | 3269 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       1 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |
| g8        | 2     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g14       | 4     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g15       | 17    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g16+      | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g5        | 3     | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       1 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


39. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        1254 |               0 | 1107 |         127 |   19 |    0 |   1 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


40. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         493 |               0 | 476 |           1 |   15 |    0 |   1 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


41. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2549 |               0 | 2144 |         369 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


42. Clock Region Cell Placement per Global Clock: Region X3Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2551 |               0 | 2306 |         233 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


43. Clock Region Cell Placement per Global Clock: Region X4Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        1312 |               0 | 1090 |         198 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


44. Clock Region Cell Placement per Global Clock: Region X5Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        5057 |               0 | 4989 |          56 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                          |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


45. Clock Region Cell Placement per Global Clock: Region X6Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        7138 |               0 | 6951 |         175 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                           |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


46. Clock Region Cell Placement per Global Clock: Region X7Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        4493 |               0 | 4076 |         408 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                               |
| g6        | 1     | BUFG_GT/O       | None       |        2224 |               0 | 2208 |          11 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                        |
| g1        | 19    | BUFG_GT/O       | None       |         246 |               0 |  242 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                               |
| g2        | 16    | BUFG_GT/O       | None       |         596 |               0 |  592 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                              |
| g7        | 0     | BUFGCE/O        | None       |         122 |               0 |  122 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                               |
| g16       | 15    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g17       | 6     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g18       | 7     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g19       | 8     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20+      | 12    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4        | 18    | BUFG_GT/O       | None       |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                |
| g5+       | 3     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


47. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         897 |               0 | 871 |          26 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


48. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        1333 |               0 | 1305 |           7 |   21 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 0     | BUFGCE/O        | None       |         300 |               0 |  297 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


49. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         994 |               0 | 734 |         224 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


50. Clock Region Cell Placement per Global Clock: Region X3Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2731 |               0 | 2556 |         163 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


51. Clock Region Cell Placement per Global Clock: Region X4Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        1289 |               0 | 1024 |         241 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g7        | 0     | BUFGCE/O        | None       |          10 |               0 |   10 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


52. Clock Region Cell Placement per Global Clock: Region X5Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |        2605 |               0 | 2400 |         193 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                          |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


53. Clock Region Cell Placement per Global Clock: Region X6Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         518 |               0 | 506 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                           |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
| g7+       | 0     | BUFGCE/O        | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                  |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


54. Clock Region Cell Placement per Global Clock: Region X7Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |          18 |               0 |   14 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |
| g6        | 1     | BUFG_GT/O       | None       |        1776 |               0 | 1767 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |
| g2        | 16    | BUFG_GT/O       | None       |         503 |               0 |  499 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |
| g7        | 0     | BUFGCE/O        | None       |          37 |               0 |   37 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                                                                                                                                                                                                                                                                                                                                |
| g9        | 13    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g10       | 5     | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g20       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g21       | 10    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g22       | 11    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon  |
| g4        | 18    | BUFG_GT/O       | None       |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |
| g5+       | 3     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


55. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         384 |               0 | 300 |          63 |   20 |    0 |   1 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


56. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         706 |               0 | 597 |          85 |   23 |    0 |   1 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


57. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         225 |               0 | 189 |           0 |   36 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


58. Clock Region Cell Placement per Global Clock: Region X3Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |          62 |               0 | 50 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


59. Clock Region Cell Placement per Global Clock: Region X4Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         228 |               0 | 156 |          48 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


60. Clock Region Cell Placement per Global Clock: Region X5Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                    |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         258 |               0 | 198 |          48 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                          |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


61. Clock Region Cell Placement per Global Clock: Region X6Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF  | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                     |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |         141 |               0 | 129 |           0 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK  |
| g6+       | 1     | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                           |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK  |
| g2+       | 16    | BUFG_GT/O       | None       |           0 |               0 |   0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT |
+-----------+-------+-----------------+------------+-------------+-----------------+-----+-------------+------+------+-----+----+------+-----+---------+-----------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


62. Clock Region Cell Placement per Global Clock: Region X7Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 14    | BUFG_GT/O       | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                                                                |
| g6        | 1     | BUFG_GT/O       | None       |        1641 |               0 | 1632 |           4 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/bufg_gt_sysclk_n_0                                                                                                                                                                                                                                                                                                                                                                                         |
| g1+       | 19    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK                                                                                                                                                                                                                                                                                                                |
| g2        | 16    | BUFG_GT/O       | None       |          44 |               0 |   40 |           0 |    0 |    0 |   0 |  4 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT                                                                                                                                                                                                                                                                                                               |
| g11       | 23    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g12       | 22    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g13       | 21    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g3        | 20    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/xdma_u280_official_pcie4c_ip_gt_i/inst/gen_gtwizard_gtye4_top.xdma_u280_official_pcie4c_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_16_gtye4_cpll_cal_tx_i/txoutclkmon |
| g4+       | 18    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_INTCLK                                                                                                                                                                                                                                                                                                                 |
| g5+       | 3     | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | xdma_u280_official_i/inst/pcie4c_ip_i/inst/xdma_u280_official_pcie4c_ip_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_MCAPCLK                                                                                                                                                                                                                                                                                                                |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


