0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/lsneler/Desktop/Repository/JPEG_conversion/combinatoryDCT/DCT.sim/sim_1/synth/func/tb_DCT_2D_BRAM_func_synth.v,1564738468,verilog,,,,DCT;DCT_0;DCT_2D;RAM;RAM_46;delay;delay_22;delay_24;delay_25;delay_33;delay_34;delay_38;delay_39;delay_80;delay_81;delay_83;delay_85;delay_93;delay_94;delay_98;delay_99;delay__parameterized0;delay__parameterized0_19;delay__parameterized0_20;delay__parameterized0_21;delay__parameterized0_23;delay__parameterized0_28;delay__parameterized0_29;delay__parameterized0_30;delay__parameterized0_31;delay__parameterized0_32;delay__parameterized0_76;delay__parameterized0_77;delay__parameterized0_78;delay__parameterized0_79;delay__parameterized0_82;delay__parameterized0_88;delay__parameterized0_89;delay__parameterized0_90;delay__parameterized0_91;delay__parameterized0_92;delay__parameterized1;delay__parameterized1_16;delay__parameterized1_17;delay__parameterized1_18;delay__parameterized1_26;delay__parameterized1_27;delay__parameterized1_36;delay__parameterized1_37;delay__parameterized1_72;delay__parameterized1_73;delay__parameterized1_74;delay__parameterized1_75;delay__parameterized1_86;delay__parameterized1_87;delay__parameterized1_96;delay__parameterized1_97;delay__parameterized2;delay__parameterized2_35;delay__parameterized2_84;delay__parameterized2_95;full_adder;full_adder_40;full_adder__parameterized0;full_adder__parameterized0_41;full_adder__parameterized1;full_adder__parameterized1_1;full_adder__parameterized1_42;full_adder__parameterized1_43;full_adder__parameterized2;full_adder__parameterized2_44;full_adder__parameterized3;full_adder__parameterized3_45;full_subtractor;full_subtractor_68;full_subtractor__parameterized0;full_subtractor__parameterized0_15;full_subtractor__parameterized0_69;full_subtractor__parameterized0_70;full_subtractor__parameterized1;full_subtractor__parameterized1_71;glbl;mux_3i__parameterized0;mux_3i__parameterized0_48;reg_mult;reg_mult_47;register;register_2;register_49;register_52;register__parameterized0;register__parameterized0_10;register__parameterized0_58;register__parameterized0_60;register__parameterized0_62;register__parameterized0_63;register__parameterized0_7;register__parameterized0_9;register__parameterized1;register__parameterized1_11;register__parameterized1_12;register__parameterized1_55;register__parameterized1_64;register__parameterized1_65;register__parameterized2;register__parameterized2_13;register__parameterized2_14;register__parameterized2_5;register__parameterized2_50;register__parameterized2_57;register__parameterized2_66;register__parameterized2_67;register__parameterized4;register__parameterized4_51;register__parameterized4_59;register__parameterized4_6;register__parameterized5;register__parameterized5_3;register__parameterized5_4;register__parameterized5_53;register__parameterized5_54;register__parameterized5_56;register__parameterized5_61;register__parameterized5_8,,,,,,,,
C:/Users/lsneler/Desktop/Repository/JPEG_conversion/combinatoryDCT/DCT.srcs/sim_1/imports/combinatoryDCT/clk_gen.v,1562235364,verilog,,,,clk_gen,,,,,,,,
C:/Users/lsneler/Desktop/Repository/JPEG_conversion/combinatoryDCT/DCT.srcs/sim_1/new/tb_DCT_2D_BRAM.v,1564737429,verilog,,,,tb_DCT_2D_BRAM,,,,,,,,
