{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1529598284507 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_tdc EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0_tdc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529598284557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529598284607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529598284607 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 75 1042 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 75 degrees (1042 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 90 1250 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 90 degrees (1250 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1930 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 105 1458 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 105 degrees (1458 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1931 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1932 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] 1 10 180 100000 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 180 degrees (100000 ps) for clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1933 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529598284677 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 15 208 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 15 degrees (208 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1951 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 4 1 30 417 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 30 degrees (417 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1952 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 4 1 45 625 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 45 degrees (625 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1953 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 60 833 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 60 degrees (833 ps) for clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1954 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1529598284677 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529598284677 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529598284987 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529598285107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529598285107 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1529598285107 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529598285107 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 9547 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529598285127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 9549 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529598285127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 9551 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529598285127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 9553 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529598285127 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 9555 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1529598285127 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529598285127 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529598285127 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1529598285147 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 51 " "No exact pin location assignment(s) for 43 pins of 51 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter." 0 0 "Fitter" 0 -1 1529598285667 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 203 0 0 } } { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1529598285747 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286367 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286367 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1529598286367 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1529598286367 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_tdc.sdc " "Reading SDC File: 'de0_tdc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1529598286387 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 75.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 75.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 90.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 90.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 105.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 105.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 15.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 15.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 30.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 30.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 45.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 45.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 60.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 60.00 -duty_cycle 50.00 -name \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286397 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1529598286397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1529598286397 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register byass_data:byass_data1\|count_byass\[0\] KEY\[0\] " "Register byass_data:byass_data1\|count_byass\[0\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1529598286407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1529598286407 "|DE0_TDC|KEY[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1529598286457 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1529598286457 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   5.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 500.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\] " " 200.000 cb_inst\|pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "   5.000 cb_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1529598286457 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1529598286457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C4 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C4 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_4) " "Automatically promoted node clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL4E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL4E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|pll_spi:pll_inst2|altpll:altpll_component|pll_spi_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1929 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C4 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286717 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286717 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1) " "Automatically promoted node clock_block:cb_inst\|tdc_pll:pll_inst\|altpll:altpll_component\|tdc_pll_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""}  } { { "db/tdc_pll_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/tdc_pll_altpll.v" 93 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_block:cb_inst|tdc_pll:pll_inst|altpll:altpll_component|tdc_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 1950 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""}  } { { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 6846 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286727 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 8625 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/quartus/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 7351 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1529598286727 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1529598286727 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/quartus/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 7923 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529598286727 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529598287587 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529598287597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529598287597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529598287607 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529598287627 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529598287647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529598287647 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529598287657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529598287877 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1529598287887 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529598287887 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529598287887 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529598287887 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 11 23 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 11 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1529598287887 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1529598287887 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1529598287887 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 1 19 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 4 20 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1529598287897 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1529598287897 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1529598287897 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1 clk\[3\] SPI3_CLK~output " "PLL \"clock_block:cb_inst\|pll_spi:pll_inst2\|altpll:altpll_component\|pll_spi_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"SPI3_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_spi_altpll.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/db/pll_spi_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/quartus/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll_spi.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/pll_spi.v" 119 0 0 } } { "clock_block.sv" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/clock_block.sv" 11 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 203 0 0 } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 64 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1529598287977 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529598288027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529598288037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529598289617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529598291107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529598291177 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529598298607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529598298607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529598299637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 11 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1529598303257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529598303257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529598306407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1529598306407 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529598306407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "3.81 " "Total time spent on timing analysis during the Fitter is 3.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1529598306537 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529598306627 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529598307257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529598307327 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529598307937 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529598309147 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529598309527 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "15 Cyclone IV E " "15 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL E16 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 51 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 384 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL E15 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 401 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL A4 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 402 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL P11 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 403 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL D11 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 404 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL T2 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 405 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL D14 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 406 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL B12 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 407 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL N12 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 408 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL E10 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 410 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SIGNAL 3.3-V LVTTL K15 " "Pin SIGNAL uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SIGNAL } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SIGNAL" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 53 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SIGNAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 412 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 45 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 411 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL J2 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 70 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 409 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL J15 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 51 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 382 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL E1 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/quartus/14.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/quartus/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE0_TDC.v" "" { Text "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/DE0_TDC.v" 51 0 0 } } { "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/" { { 0 { 0 ""} 0 383 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1529598309557 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1529598309557 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg " "Generated suppressed messages file C:/gitt/ch_d/treshh/DSFD_v4/de0_iii_tdc/output_files/de0_tdc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529598310007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1046 " "Peak virtual memory: 1046 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1529598311157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 21 19:25:11 2018 " "Processing ended: Thu Jun 21 19:25:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1529598311157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1529598311157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1529598311157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529598311157 ""}
