
---------- Begin Simulation Statistics ----------
final_tick                               133006059375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    406                       # Simulator instruction rate (inst/s)
host_mem_usage                               27924284                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                171729.78                       # Real time elapsed on the host
host_tick_rate                                 470508                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69732498                       # Number of instructions simulated
sim_ops                                      71580047                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080800                       # Number of seconds simulated
sim_ticks                                 80800310000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.213445                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367171                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446607                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30666                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            485902                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47144                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7060                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807568                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  124448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5720                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5098854                       # Number of instructions committed
system.cpu.committedOps                       5434649                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.481513                       # CPI: cycles per instruction
system.cpu.discardedOps                         80759                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3577381                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            820613                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           373923                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6588536                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.402980                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3156                       # number of quiesce instructions executed
system.cpu.numCycles                         12652872                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3156                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3992908     73.47%     73.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9384      0.17%     73.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 882805     16.24%     89.89% # Class of committed instruction
system.cpu.op_class_0::MemWrite                549552     10.11%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5434649                       # Class of committed instruction
system.cpu.quiesceCycles                    116627624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6064336                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21691                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1244928                       # Transaction distribution
system.membus.trans_dist::ReadResp            1265464                       # Transaction distribution
system.membus.trans_dist::WriteReq             547548                       # Transaction distribution
system.membus.trans_dist::WriteResp            547548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18097                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1268                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4076                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82918                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3518058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3518058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3650226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1053952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1053952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       564864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       668244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112575108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112575108                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114297304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1816936                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000596                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024396                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1815854     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1082      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1816936                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4310651325                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68259625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47819780                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12877125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67270622                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7415244100                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83088500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4055430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1013857                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5069287                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1013857                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4055430                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5069287                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5069287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5069287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10138575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2741097                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2741096                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7000074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7282698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         9971                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         9971                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8013521                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    112001044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116523028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       159300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       159300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127425604                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13362234625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8717880                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11059281956                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6545000000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12166290                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7299774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5474830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7299774                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32240668                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7299774                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5474830                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12774604                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12166290                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7299774                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12774604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12774604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45015273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       159300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       601668                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4986                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447354                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5474830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12774604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18249435                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5474830                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1971527                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7446358                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5474830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18249435                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1971527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25695793                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1241657                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1241649                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3358730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5004                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3518058                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107479060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       159332                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112575108                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2126629                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2126629    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2126629                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4645984450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6725520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161993144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168415672                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802696                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40498286                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40698990                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950674                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071718                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2004857952                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30821268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48665160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2084344379                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47062889                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47917588                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94980477                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051920840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78738856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48665160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2179324857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     82051092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166133780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2564101                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23584773                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13788462                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1864686955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    370666301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4055430                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2253197147                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040623334                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015479916                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2056103250                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13788462                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2905310289                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1386146217                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4055430                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4309300397                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1053952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1059008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1053952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1053952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16468                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           79                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16547                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13043910                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62574                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13106484                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13043910                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13043910                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13043910                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62574                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13106484                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77529108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       159524                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         336960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79800196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33339968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1211397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1246917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3561                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520937                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21962837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959514982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1974299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4170281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987622399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2820583                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30821268                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    370666301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7299774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1013857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412621783                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2820583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52784104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1330181283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7299774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1013857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1974299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4170281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400244182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1678195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457457500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2237606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1246922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520937                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1246922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520937                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77821                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42054533530                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6228735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74755392280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33758.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60008.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2632                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1160677                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1246908                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520937                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42862                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  76376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.677421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.849333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.686122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4535      3.70%      3.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3637      2.96%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1909      1.56%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2123      1.73%      9.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2596      2.12%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1515      1.23%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1826      1.49%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2119      1.73%     16.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102414     83.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     641.126608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1421.136154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1460     75.14%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.31%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.10%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.15%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.21%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          187      9.62%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.31%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.21%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.49%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.15%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.10%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           73      3.76%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      4.12%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.05%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.10%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.05%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.31%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           69      3.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     268.105507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     52.566495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.315431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1340     68.97%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      2.99%     71.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.57%     72.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.41%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.21%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.77%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.62%     74.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.10%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.21%     74.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.26%     75.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            8      0.41%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.10%     75.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     75.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     75.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     75.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            4      0.21%     76.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     76.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.10%     76.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     76.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     76.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.15%     76.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.13%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          431     22.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79727808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79800516                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33339968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80800488000                       # Total gap between requests
system.mem_ctrls.avgGap                      45705.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77454228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       159780                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       336704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21962836.528721239418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958588252.941108822823                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1977467.660705757095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4167112.725186326541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2838008.913579663262                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30821267.888699930161                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370642538.376399815083                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7299773.973639457487                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1013857.496338813566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1211397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3561                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2251182285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71936452085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    340320820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227437090                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 129936369510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 154900893150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1099516360440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  95426151475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7076052255                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81111.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59383.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    135802.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43197.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36488730.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3980800.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2349554.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10354400.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5528165.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60531898.725001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42248581.199999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2265705993.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723961077.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     773525251.800182                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     698651235.074470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1041917269.800053                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5606541308.100702                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.387621                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54381075940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4370940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22048679435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6312                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23096792.221166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135704702.801778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         1125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60112583125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72893476250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1578395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1578395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1578395                       # number of overall hits
system.cpu.icache.overall_hits::total         1578395                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16468                       # number of overall misses
system.cpu.icache.overall_misses::total         16468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    714643125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    714643125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    714643125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    714643125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1594863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1594863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1594863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1594863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010326                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010326                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010326                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010326                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.866225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.866225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.866225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.866225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    688944875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    688944875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    688944875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    688944875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010326                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010326                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010326                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010326                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.370112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.370112                       # average overall mshr miss latency
system.cpu.icache.replacements                  16314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1578395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1578395                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    714643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    714643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1594863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1594863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010326                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.866225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.866225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    688944875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    688944875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010326                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.370112                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.950758                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5039590                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            308.911977                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.950758                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3206194                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3206194                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1400248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1400248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1400248                       # number of overall hits
system.cpu.dcache.overall_hits::total         1400248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6550                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6550                       # number of overall misses
system.cpu.dcache.overall_misses::total          6550                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    497455125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    497455125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    497455125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    497455125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1406798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1406798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1406798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1406798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004656                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004656                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004656                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004656                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75947.347328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75947.347328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75947.347328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75947.347328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3561                       # number of writebacks
system.cpu.dcache.writebacks::total              3561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5344                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5344                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    402679750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    402679750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    402679750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    402679750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71185750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71185750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75351.749626                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75351.749626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75351.749626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75351.749626                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.569506                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.569506                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5344                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       885671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          885671                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    320960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    320960000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       889776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       889776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004614                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78187.576127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78187.576127                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4082                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313769875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313769875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71185750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71185750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004588                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76866.701372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76866.701372                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.687252                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.687252                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       514577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         514577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    176495125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    176495125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       517022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       517022                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72186.145194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72186.145194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     88909875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88909875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002441                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70451.564976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70451.564976                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199350                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5344                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.303518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5632536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5632536                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133006059375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               133007650000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    406                       # Simulator instruction rate (inst/s)
host_mem_usage                               27924284                       # Number of bytes of host memory used
host_op_rate                                      417                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                171731.22                       # Real time elapsed on the host
host_tick_rate                                 470514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69734565                       # Number of instructions simulated
sim_ops                                      71582600                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080802                       # Number of seconds simulated
sim_ticks                                 80801900625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.205063                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               446790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3554                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30684                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            485950                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47144                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           54204                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7060                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807869                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  124547                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5720                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5100921                       # Number of instructions committed
system.cpu.committedOps                       5437202                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.481006                       # CPI: cycles per instruction
system.cpu.discardedOps                         80804                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3578621                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            821126                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374126                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6588684                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.403062                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3156                       # number of quiesce instructions executed
system.cpu.numCycles                         12655417                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3156                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3994383     73.46%     73.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                   9384      0.17%     73.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     73.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                 883396     16.25%     89.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                550038     10.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5437202                       # Class of committed instruction
system.cpu.quiesceCycles                    116627624                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6066733                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        21692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1245072                       # Transaction distribution
system.membus.trans_dist::ReadResp            1265610                       # Transaction distribution
system.membus.trans_dist::WriteReq             547548                       # Transaction distribution
system.membus.trans_dist::WriteResp            547548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3562                       # Transaction distribution
system.membus.trans_dist::CleanEvict            18097                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1268                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1268                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          16468                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4077                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        49250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        49250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        13082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        15819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        53804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        82921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3518347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3518347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3650518                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port      1053952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      1053952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        26164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       564992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       668372                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    112584388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    112584388                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               114306712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1817081                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000595                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024395                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1815999     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1082      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1817081                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4310802575                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            68259625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            47819780                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            12877125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           67275907                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         7416033600                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy           83088500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4055350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1013838                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5069188                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1013838                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4055350                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5069188                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5069188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5069188                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10138375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1265664                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      2741387                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      2741386                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        25660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        23996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        53804                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       397736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        69632                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       528808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7000074                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7282698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10551                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10551                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8014101                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1650                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        28226                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        37708                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        72160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6362124                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port      1114112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8459276                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    112001044                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    116523028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       168580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       168580                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    127434884                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        13363249625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          8718460                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  11060151956                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6545290000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2605056                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       509952                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12166050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7299630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5474723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7299630                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     32240034                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7299630                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5474723                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12774353                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12166050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7299630                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12774353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     12774353                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     45014387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       168580                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       610948                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5276                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447644                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5474723                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12774353                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18249076                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5474723                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2086337                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7561060                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5474723                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18249076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2086337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      25810135                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1241801                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1241794                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       517376                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       517376                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       133332                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3358730                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5293                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3518347                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4264972                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    107479060                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       168612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    112584388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2126773                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2126773    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2126773                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4646128450                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   6726245000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    161996496                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2490368                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    168419024                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3802764                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3871756                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7674520                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     40499124                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        77824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     40699828                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       950691                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       121044                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1071735                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2004859969                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     30820661                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48664202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2084344832                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47062804                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47916645                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94979449                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2051922773                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     78737306                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48664202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2179324281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma      1114112                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    150667284                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    182059028                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     84082688                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     82051092                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    166133780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        34816                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     37666821                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     38647813                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     21020672                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2564101                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     23584773                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     13788191                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1864650248                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    370659004                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4055350                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2253152792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1040602849                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1015459926                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2056062775                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     13788191                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2905253097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1386118930                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4055350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4309215567                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst      1053952                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total      1059008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst      1053952                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total      1053952                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        16468                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           79                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16547                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     13043654                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        62573                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13106226                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     13043654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     13043654                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     13043654                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        62573                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13106226                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1774604                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     77529108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       168804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         337024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79809540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       227968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2490368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33340032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        27754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1211397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            5266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1247063                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        38912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             520938                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     21962404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    959496094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2089109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4170991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             987718598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2821320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     30820661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    370659004                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7299630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1013838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            412614453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2821320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     52783065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1330155097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7299630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1013838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2089109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4170991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400333051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     66666.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1678195.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003457457500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2237864                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             553696                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1247067                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     520938                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1247067                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   520938                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1174                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             77826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             77843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             77811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             77925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             77868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             77822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             77853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             77850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            77909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            77864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            77886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            77883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            77891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            77904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32534                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  42058620605                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6229465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             74763311855                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33757.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60007.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      2632                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1160813                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  483323                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1247052                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               520938                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   43178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   42867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    8372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  76376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.684928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   823.862478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.678033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4535      3.70%      3.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3637      2.96%      6.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1909      1.56%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2123      1.73%      9.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2596      2.12%     12.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1515      1.23%     13.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1826      1.49%     14.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2119      1.73%     16.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       102423     83.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122683                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     641.126608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1421.136154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1460     75.14%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            6      0.31%     75.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.05%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.10%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.15%     75.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.21%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          187      9.62%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            6      0.31%     85.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.05%     85.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.05%     86.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.21%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           29      1.49%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.15%     87.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            2      0.10%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           73      3.76%     91.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           80      4.12%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.05%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.10%     96.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.05%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.05%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            6      0.31%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           69      3.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     268.105507                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     52.566495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    427.315431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1340     68.97%     68.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            58      2.99%     71.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            11      0.57%     72.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.41%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      0.21%     73.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           15      0.77%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223           12      0.62%     74.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.10%     74.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      0.21%     74.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      0.26%     75.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            8      0.41%     75.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            3      0.15%     75.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      0.10%     75.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.05%     75.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.05%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-511            1      0.05%     75.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.05%     75.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.05%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            4      0.21%     76.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.05%     76.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.10%     76.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.05%     76.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.05%     76.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.05%     76.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            3      0.15%     76.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           22      1.13%     77.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          431     22.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79737152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   75136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33339456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79809736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33340032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       986.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       412.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    987.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    412.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   80802070000                       # Total gap between requests
system.mem_ctrls.avgGap                      45702.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1774604                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     77454228                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       336768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       229312                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2490368                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948032                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 21962404.179524209350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 958569382.661721229553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2091534.960103545105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4167822.754107400309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2837953.045983811375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 30820661.156941689551                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 370635242.096447885036                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7299630.274012505077                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1013837.538057292346                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        27754                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1211397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        38912                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2251182285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  71936452085                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    348175680                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    227501805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 129936369510                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 154900893150                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1099516360440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  95426151475                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   7076052255                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     81111.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59383.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    131387.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43202.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  36478486.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   3980800.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2349554.59                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  10354400.12                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   5528165.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         60537326.400001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         42252025.199999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2265971531.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       723961077.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     773525251.800182                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     698694212.774470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1041917269.800053                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5606858694.975702                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         69.390183                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54381075940                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4370940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  22050270060                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                6312                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23096792.221166                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    135704702.801778                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3156    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         1125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545309750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3156                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     60114173750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  72893476250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1579058                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1579058                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1579058                       # number of overall hits
system.cpu.icache.overall_hits::total         1579058                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        16468                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          16468                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        16468                       # number of overall misses
system.cpu.icache.overall_misses::total         16468                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    714643125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    714643125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    714643125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    714643125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1595526                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1595526                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1595526                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1595526                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010321                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.866225                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.866225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.866225                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.866225                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        16468                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        16468                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        16468                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        16468                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    688944875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    688944875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    688944875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    688944875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010321                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010321                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010321                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010321                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41835.370112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41835.370112                       # average overall mshr miss latency
system.cpu.icache.replacements                  16314                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1579058                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1579058                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        16468                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         16468                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    714643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    714643125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1595526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1595526                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.866225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.866225                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        16468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        16468                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    688944875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    688944875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010321                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41835.370112                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41835.370112                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.950779                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14454386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             16749                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            862.999940                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.950779                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847560                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3207520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3207520                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1401341                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1401341                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1401341                       # number of overall hits
system.cpu.dcache.overall_hits::total         1401341                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6551                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6551                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6551                       # number of overall misses
system.cpu.dcache.overall_misses::total          6551                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    497553875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    497553875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    497553875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    497553875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1407892                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1407892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1407892                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1407892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004653                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004653                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75950.828118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75950.828118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75950.828118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75950.828118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3562                       # number of writebacks
system.cpu.dcache.writebacks::total              3562                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1206                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5345                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        33443                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    402776875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    402776875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    402776875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    402776875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     71185750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71185750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003796                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003796                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75355.823199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75355.823199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75355.823199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75355.823199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2128.569506                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2128.569506                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   5345                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       886278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          886278                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4106                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    321058750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    321058750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       890384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       890384                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004611                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78192.584023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78192.584023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4083                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3271                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    313867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    313867000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     71185750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71185750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76871.662993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76871.662993                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.687252                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.687252                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       515063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         515063                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    176495125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    176495125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       517508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       517508                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72186.145194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72186.145194                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1183                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1262                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        30172                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     88909875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     88909875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70451.564976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70451.564976                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1409351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            240.626771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5636913                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5636913                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 133007650000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
