<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PLL" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2024 05 17 18:07:53.624" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="PLL.lpc" type="lpc" modified="2024 05 17 18:07:51.601"/>
		<File name="PLL.vhd" type="top_level_vhdl" modified="2024 05 17 18:07:51.647"/>
		<File name="PLL_tmpl.vhd" type="template_vhdl" modified="2024 05 17 18:07:51.647"/>
  </Package>
</DiamondModule>
