<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ATV: uart Entity Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ATV
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "../../search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">uart Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Inheritance diagram for uart:</div>
<div class="dyncontent">
 <div class="center">
  <img src="../../d8/dd4/classuart.png" usemap="#uart_map" alt=""/>
  <map id="uart_map" name="uart_map">
<area href="../../d0/d76/classbaud__gen.html" alt="baud_gen" shape="rect" coords="0,168,115,192"/>
<area href="../../d0/d43/classuart__rx.html" alt="uart_rx" shape="rect" coords="187,168,302,192"/>
<area href="../../d6/d43/classuart__tx.html" alt="uart_tx" shape="rect" coords="437,168,552,192"/>
<area href="../../d7/d8a/classfifo.html" alt="fifo" shape="rect" coords="718,168,833,192"/>
<area href="../../d9/db8/classsync__par__counter.html" alt="sync_par_counter" shape="rect" coords="0,112,115,136"/>
<area href="../../d9/db8/classsync__par__counter.html" alt="sync_par_counter" shape="rect" coords="125,112,240,136"/>
<area href="../../d1/df2/classregister__d.html" alt="register_d" shape="rect" coords="250,112,365,136"/>
<area href="../../d9/db8/classsync__par__counter.html" alt="sync_par_counter" shape="rect" coords="375,112,490,136"/>
<area href="../../d1/df2/classregister__d.html" alt="register_d" shape="rect" coords="500,112,615,136"/>
<area href="../../d0/dfd/classfifo__ctrl.html" alt="fifo_ctrl" shape="rect" coords="625,112,740,136"/>
<area href="../../d8/d6f/classreg__file.html" alt="reg_file" shape="rect" coords="812,112,927,136"/>
<area href="../../d9/d9c/classt__flip__flop.html" alt="t_flip_flop" shape="rect" coords="0,56,115,80"/>
<area href="../../d9/d9c/classt__flip__flop.html" alt="t_flip_flop" shape="rect" coords="125,56,240,80"/>
<area href="../../d9/d9c/classt__flip__flop.html" alt="t_flip_flop" shape="rect" coords="375,56,490,80"/>
<area href="../../d9/db8/classsync__par__counter.html" alt="sync_par_counter" shape="rect" coords="562,56,677,80"/>
<area href="../../d1/df2/classregister__d.html" alt="register_d" shape="rect" coords="687,56,802,80"/>
<area href="../../d1/df2/classregister__d.html" alt="register_d" shape="rect" coords="812,56,927,80"/>
<area href="../../d9/d9c/classt__flip__flop.html" alt="t_flip_flop" shape="rect" coords="562,0,677,24"/>
<area href="../../d5/d3c/classcomm__interface.html" alt="comm_interface" shape="rect" coords="312,280,427,304"/>
<area href="../../d4/dc4/classmain.html" alt="main" shape="rect" coords="312,336,427,360"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dc6/classuart_1_1structural.html">uart.structural</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e" id="r_a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:acb415f2e3abd505b8338da5b5bf9e2fb" id="r_acb415f2e3abd505b8338da5b5bf9e2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ac809a502575df941b823c2b93a2ce447" id="r_ac809a502575df941b823c2b93a2ce447"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ac809a502575df941b823c2b93a2ce447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data bits.  <a href="#ac809a502575df941b823c2b93a2ce447"></a><br /></td></tr>
<tr class="memitem:ae74a9b328cac9ecf06f54be731e2023c" id="r_ae74a9b328cac9ecf06f54be731e2023c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ae74a9b328cac9ecf06f54be731e2023c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ticks for stop bits. 16: 1 stop bit, 24: 1.5 stop bit, 32: 2 stop bits.  <a href="#ae74a9b328cac9ecf06f54be731e2023c"></a><br /></td></tr>
<tr class="memitem:a5300a12082350406618a83d2adaeef83" id="r_a5300a12082350406618a83d2adaeef83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a5300a12082350406618a83d2adaeef83">FIFO_W</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a5300a12082350406618a83d2adaeef83"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO width (depth).  <a href="#a5300a12082350406618a83d2adaeef83"></a><br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:ac7d2714e799fc3b1af36d5ebbc3c3564" id="r_ac7d2714e799fc3b1af36d5ebbc3c3564"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac7d2714e799fc3b1af36d5ebbc3c3564"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock input.  <a href="#ac7d2714e799fc3b1af36d5ebbc3c3564"></a><br /></td></tr>
<tr class="memitem:a108f6801ba4104063b9d5f9286194302" id="r_a108f6801ba4104063b9d5f9286194302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a108f6801ba4104063b9d5f9286194302">reset</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a108f6801ba4104063b9d5f9286194302"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset input.  <a href="#a108f6801ba4104063b9d5f9286194302"></a><br /></td></tr>
<tr class="memitem:ac1ee343f6365e1beedb4d0deec198929" id="r_ac1ee343f6365e1beedb4d0deec198929"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#ac1ee343f6365e1beedb4d0deec198929">rd_uart</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ac1ee343f6365e1beedb4d0deec198929"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">UART read signal.  <a href="#ac1ee343f6365e1beedb4d0deec198929"></a><br /></td></tr>
<tr class="memitem:afa1f8e25be12f98bbd7bfb2e7364af4f" id="r_afa1f8e25be12f98bbd7bfb2e7364af4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#afa1f8e25be12f98bbd7bfb2e7364af4f">wr_uart</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afa1f8e25be12f98bbd7bfb2e7364af4f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">UART write signal.  <a href="#afa1f8e25be12f98bbd7bfb2e7364af4f"></a><br /></td></tr>
<tr class="memitem:aac0fac1729520eecb19e9bc8061bec84" id="r_aac0fac1729520eecb19e9bc8061bec84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#aac0fac1729520eecb19e9bc8061bec84">rx</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aac0fac1729520eecb19e9bc8061bec84"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial data input.  <a href="#aac0fac1729520eecb19e9bc8061bec84"></a><br /></td></tr>
<tr class="memitem:ae79342fa98b55dc6b9410ab94fd34637" id="r_ae79342fa98b55dc6b9410ab94fd34637"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#ae79342fa98b55dc6b9410ab94fd34637">w_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae79342fa98b55dc6b9410ab94fd34637"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel data input for transmission.  <a href="#ae79342fa98b55dc6b9410ab94fd34637"></a><br /></td></tr>
<tr class="memitem:a854af6183d8d62f266ebd83de2b04898" id="r_a854af6183d8d62f266ebd83de2b04898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a854af6183d8d62f266ebd83de2b04898">divisor</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a854af6183d8d62f266ebd83de2b04898"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud rate divisor.  <a href="#a854af6183d8d62f266ebd83de2b04898"></a><br /></td></tr>
<tr class="memitem:afd2cc42a62c1cddbc96392b78aee3093" id="r_afd2cc42a62c1cddbc96392b78aee3093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#afd2cc42a62c1cddbc96392b78aee3093">tx_full</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:afd2cc42a62c1cddbc96392b78aee3093"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO full flag.  <a href="#afd2cc42a62c1cddbc96392b78aee3093"></a><br /></td></tr>
<tr class="memitem:a51417a18080e924acb4a08359d4c611b" id="r_a51417a18080e924acb4a08359d4c611b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a51417a18080e924acb4a08359d4c611b">rx_empty</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a51417a18080e924acb4a08359d4c611b"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO empty flag.  <a href="#a51417a18080e924acb4a08359d4c611b"></a><br /></td></tr>
<tr class="memitem:a98dd33b35444db986d99130a0fecc550" id="r_a98dd33b35444db986d99130a0fecc550"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a98dd33b35444db986d99130a0fecc550">tx</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a98dd33b35444db986d99130a0fecc550"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial data output.  <a href="#a98dd33b35444db986d99130a0fecc550"></a><br /></td></tr>
<tr class="memitem:a20f317dc09f223fdeb538339f8032ea9" id="r_a20f317dc09f223fdeb538339f8032ea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dd4/classuart.html#a20f317dc09f223fdeb538339f8032ea9">r_data</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a20f317dc09f223fdeb538339f8032ea9"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel data output from reception.  <a href="#a20f317dc09f223fdeb538339f8032ea9"></a><br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>UART Interface Entity</p>
<p>The UART interface entity is responsible for handling the transmission and reception of data over a serial interface. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="ac7d2714e799fc3b1af36d5ebbc3c3564" name="ac7d2714e799fc3b1af36d5ebbc3c3564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d2714e799fc3b1af36d5ebbc3c3564">&#9670;&#160;</a></span>clock</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#ac7d2714e799fc3b1af36d5ebbc3c3564">clock</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clock input. </p>

</div>
</div>
<a id="ac809a502575df941b823c2b93a2ce447" name="ac809a502575df941b823c2b93a2ce447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac809a502575df941b823c2b93a2ce447">&#9670;&#160;</a></span>DBIT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of data bits. </p>

</div>
</div>
<a id="a854af6183d8d62f266ebd83de2b04898" name="a854af6183d8d62f266ebd83de2b04898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854af6183d8d62f266ebd83de2b04898">&#9670;&#160;</a></span>divisor</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a854af6183d8d62f266ebd83de2b04898">divisor</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Baud rate divisor. </p>

</div>
</div>
<a id="a5300a12082350406618a83d2adaeef83" name="a5300a12082350406618a83d2adaeef83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5300a12082350406618a83d2adaeef83">&#9670;&#160;</a></span>FIFO_W</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a5300a12082350406618a83d2adaeef83">FIFO_W</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FIFO width (depth). </p>

</div>
</div>
<a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6af6eef40212dbaf130d57ce711256">&#9670;&#160;</a></span>ieee</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Library</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="acb415f2e3abd505b8338da5b5bf9e2fb" name="acb415f2e3abd505b8338da5b5bf9e2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb415f2e3abd505b8338da5b5bf9e2fb">&#9670;&#160;</a></span>math_real</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#acb415f2e3abd505b8338da5b5bf9e2fb">math_real</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edc34402b573437d5f25fa90ba4013e">&#9670;&#160;</a></span>numeric_std</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a20f317dc09f223fdeb538339f8032ea9" name="a20f317dc09f223fdeb538339f8032ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20f317dc09f223fdeb538339f8032ea9">&#9670;&#160;</a></span>r_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a20f317dc09f223fdeb538339f8032ea9">r_data</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Parallel data output from reception. </p>

</div>
</div>
<a id="ac1ee343f6365e1beedb4d0deec198929" name="ac1ee343f6365e1beedb4d0deec198929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ee343f6365e1beedb4d0deec198929">&#9670;&#160;</a></span>rd_uart</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#ac1ee343f6365e1beedb4d0deec198929">rd_uart</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>UART read signal. </p>

</div>
</div>
<a id="a108f6801ba4104063b9d5f9286194302" name="a108f6801ba4104063b9d5f9286194302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a108f6801ba4104063b9d5f9286194302">&#9670;&#160;</a></span>reset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a108f6801ba4104063b9d5f9286194302">reset</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reset input. </p>

</div>
</div>
<a id="aac0fac1729520eecb19e9bc8061bec84" name="aac0fac1729520eecb19e9bc8061bec84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0fac1729520eecb19e9bc8061bec84">&#9670;&#160;</a></span>rx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#aac0fac1729520eecb19e9bc8061bec84">rx</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Serial data input. </p>

</div>
</div>
<a id="a51417a18080e924acb4a08359d4c611b" name="a51417a18080e924acb4a08359d4c611b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51417a18080e924acb4a08359d4c611b">&#9670;&#160;</a></span>rx_empty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a51417a18080e924acb4a08359d4c611b">rx_empty</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Receive FIFO empty flag. </p>

</div>
</div>
<a id="ae74a9b328cac9ecf06f54be731e2023c" name="ae74a9b328cac9ecf06f54be731e2023c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74a9b328cac9ecf06f54be731e2023c">&#9670;&#160;</a></span>SB_TICK</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#ae74a9b328cac9ecf06f54be731e2023c">SB_TICK</a> <b><span class="vhdlchar"> </span></b> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">16</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Generic</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Number of ticks for stop bits. 16: 1 stop bit, 24: 1.5 stop bit, 32: 2 stop bits. </p>

</div>
</div>
<a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd03516902501cd1c7296a98e22c6fcb">&#9670;&#160;</a></span>std_logic_1164</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">use clause</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a98dd33b35444db986d99130a0fecc550" name="a98dd33b35444db986d99130a0fecc550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98dd33b35444db986d99130a0fecc550">&#9670;&#160;</a></span>tx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#a98dd33b35444db986d99130a0fecc550">tx</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Serial data output. </p>

</div>
</div>
<a id="afd2cc42a62c1cddbc96392b78aee3093" name="afd2cc42a62c1cddbc96392b78aee3093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2cc42a62c1cddbc96392b78aee3093">&#9670;&#160;</a></span>tx_full</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#afd2cc42a62c1cddbc96392b78aee3093">tx_full</a> <b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Transmit FIFO full flag. </p>

</div>
</div>
<a id="ae79342fa98b55dc6b9410ab94fd34637" name="ae79342fa98b55dc6b9410ab94fd34637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79342fa98b55dc6b9410ab94fd34637">&#9670;&#160;</a></span>w_data</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#ae79342fa98b55dc6b9410ab94fd34637">w_data</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="../../d8/dd4/classuart.html#ac809a502575df941b823c2b93a2ce447">DBIT</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Parallel data input for transmission. </p>

</div>
</div>
<a id="afa1f8e25be12f98bbd7bfb2e7364af4f" name="afa1f8e25be12f98bbd7bfb2e7364af4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1f8e25be12f98bbd7bfb2e7364af4f">&#9670;&#160;</a></span>wr_uart</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dd4/classuart.html#afa1f8e25be12f98bbd7bfb2e7364af4f">wr_uart</a> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Port</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>UART write signal. </p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li>components/uart/<a class="el" href="../../d0/dd5/uart_8vhdl.html">uart.vhdl</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
