INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Counter_N_Mod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_N_Mod
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/D_FF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Parity_Checker.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parity_Checker
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Rx_Control_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_Control_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Rx_DataPath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_DataPath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Rx_Top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_Top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Shift_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sources_1/new/Stop_bit_Check.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stop_bit_Check
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Final_Project_DSD/Final_Project_DSD.srcs/sim_1/new/Rx_Top_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_Top_TB
