/* Generated by Yosys 0.47 (git sha1 647d61dd9, g++-11 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.2-4.12" *)
module top(\D[0] , \D[1] , \D[2] , \Q[0] , \Q[1] );
  wire _0_;
  wire _1_;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.26-1.27" *)
  input \D[0] ;
  wire \D[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.26-1.27" *)
  input \D[1] ;
  wire \D[1] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.26-1.27" *)
  input \D[2] ;
  wire \D[2] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.42-1.43" *)
  output \Q[0] ;
  wire \Q[0] ;
  (* src = "/home/lexo/Desktop/Practica/App/library/verilogs/temp_946903d048cb4b588d064f6b16f9dfed.v:1.42-1.43" *)
  output \Q[1] ;
  wire \Q[1] ;
  \$_NOT_  _2_ (
    .A(\D[0] ),
    .Y(_0_)
  );
  \$_NOT_  _3_ (
    .A(\D[2] ),
    .Y(_1_)
  );
  \$_NOR_  _4_ (
    .A(_0_),
    .B(_1_),
    .Y(\Q[0] )
  );
  \$_NOR_  _5_ (
    .A(\D[0] ),
    .B(_1_),
    .Y(\Q[1] )
  );
endmodule
