============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.12-s027_1
  Generated on:           Feb 15 2024  04:41:25 pm
  Module:                 jollof_top
  Technology libraries:   CLOCK65LPLVT 
                          CORE65LPLVT 
                          SPHD110420 
                          PAD 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

              Pin                           Type           Fanout Load Slew Delay Arrival   
                                                                  (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------------
(clock clk)                           launch                                         5000 F 
                                      latency                               +1000    6000 F 
SRAM_wrapper_inst
  DUT_ST_SPHDL_160x32_mem2011/CK                                        200          6000 F 
  DUT_ST_SPHDL_160x32_mem2011/RY (P)  ST_SPHDL_160x32m8_L       3  8.1   24  +824    6824 F 
SRAM_wrapper_inst/ry 
RAM_ctrl_inst/ready_sram 
  g9167/A                                                                      +0    6824   
  g9167/Z                             HS65_LL_AND2X4            9 19.4   72   +78    6902 F 
  g9070/A                                                                      +0    6902   
  g9070/Z                             HS65_LL_AOI222X2          1  3.3   94  +100    7002 R 
  g8943/B                                                                      +0    7002   
  g8943/Z                             HS65_LL_NOR2X6            1  2.3   54   +30    7032 F 
  read_out_reg_reg[3]/D          <<<  HS65_LL_DFPQX9                           +0    7032   
  read_out_reg_reg[3]/CP              setup                             200    +2    7033 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                                       10000 R 
                                      latency                               +1000   11000 R 
                                      uncertainty                            -500   10500 R 
--------------------------------------------------------------------------------------------
Timing slack :    3467ps 
Start-point  : SRAM_wrapper_inst/DUT_ST_SPHDL_160x32_mem2011/CK
End-point    : RAM_ctrl_inst/read_out_reg_reg[3]/D

(P) : Instance is preserved
