Loading plugins phase: Elapsed time ==> 0s.140ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -d CY8C5868LTI-LP039 -s C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.419ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.060ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Robot_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -dcpsoc3 Robot_Control.v -verilog
======================================================================

======================================================================
Compiling:  Robot_Control.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -dcpsoc3 Robot_Control.v -verilog
======================================================================

======================================================================
Compiling:  Robot_Control.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -dcpsoc3 -verilog Robot_Control.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 17 13:55:17 2019


======================================================================
Compiling:  Robot_Control.v
Program  :   vpp
Options  :    -yv2 -q10 Robot_Control.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 17 13:55:17 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Robot_Control.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Robot_Control.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -dcpsoc3 -verilog Robot_Control.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 17 13:55:18 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\codegentemp\Robot_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\codegentemp\Robot_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Robot_Control.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -dcpsoc3 -verilog Robot_Control.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 17 13:55:19 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\codegentemp\Robot_Control.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\codegentemp\Robot_Control.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\RightEyebrow:PWMUDB:km_run\
	\RightEyebrow:PWMUDB:ctrl_cmpmode2_2\
	\RightEyebrow:PWMUDB:ctrl_cmpmode2_1\
	\RightEyebrow:PWMUDB:ctrl_cmpmode2_0\
	\RightEyebrow:PWMUDB:ctrl_cmpmode1_2\
	\RightEyebrow:PWMUDB:ctrl_cmpmode1_1\
	\RightEyebrow:PWMUDB:ctrl_cmpmode1_0\
	\RightEyebrow:PWMUDB:capt_rising\
	\RightEyebrow:PWMUDB:capt_falling\
	\RightEyebrow:PWMUDB:trig_rise\
	\RightEyebrow:PWMUDB:trig_fall\
	\RightEyebrow:PWMUDB:sc_kill\
	\RightEyebrow:PWMUDB:min_kill\
	\RightEyebrow:PWMUDB:km_tc\
	\RightEyebrow:PWMUDB:db_tc\
	\RightEyebrow:PWMUDB:dith_sel\
	\RightEyebrow:Net_101\
	\RightEyebrow:Net_96\
	\RightEyebrow:PWMUDB:MODULE_1:b_31\
	\RightEyebrow:PWMUDB:MODULE_1:b_30\
	\RightEyebrow:PWMUDB:MODULE_1:b_29\
	\RightEyebrow:PWMUDB:MODULE_1:b_28\
	\RightEyebrow:PWMUDB:MODULE_1:b_27\
	\RightEyebrow:PWMUDB:MODULE_1:b_26\
	\RightEyebrow:PWMUDB:MODULE_1:b_25\
	\RightEyebrow:PWMUDB:MODULE_1:b_24\
	\RightEyebrow:PWMUDB:MODULE_1:b_23\
	\RightEyebrow:PWMUDB:MODULE_1:b_22\
	\RightEyebrow:PWMUDB:MODULE_1:b_21\
	\RightEyebrow:PWMUDB:MODULE_1:b_20\
	\RightEyebrow:PWMUDB:MODULE_1:b_19\
	\RightEyebrow:PWMUDB:MODULE_1:b_18\
	\RightEyebrow:PWMUDB:MODULE_1:b_17\
	\RightEyebrow:PWMUDB:MODULE_1:b_16\
	\RightEyebrow:PWMUDB:MODULE_1:b_15\
	\RightEyebrow:PWMUDB:MODULE_1:b_14\
	\RightEyebrow:PWMUDB:MODULE_1:b_13\
	\RightEyebrow:PWMUDB:MODULE_1:b_12\
	\RightEyebrow:PWMUDB:MODULE_1:b_11\
	\RightEyebrow:PWMUDB:MODULE_1:b_10\
	\RightEyebrow:PWMUDB:MODULE_1:b_9\
	\RightEyebrow:PWMUDB:MODULE_1:b_8\
	\RightEyebrow:PWMUDB:MODULE_1:b_7\
	\RightEyebrow:PWMUDB:MODULE_1:b_6\
	\RightEyebrow:PWMUDB:MODULE_1:b_5\
	\RightEyebrow:PWMUDB:MODULE_1:b_4\
	\RightEyebrow:PWMUDB:MODULE_1:b_3\
	\RightEyebrow:PWMUDB:MODULE_1:b_2\
	\RightEyebrow:PWMUDB:MODULE_1:b_1\
	\RightEyebrow:PWMUDB:MODULE_1:b_0\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_31\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_30\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_29\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_28\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_27\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_26\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_25\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_24\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_31\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_30\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_29\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_28\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_27\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_26\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_25\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_24\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_23\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_22\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_21\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_20\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_19\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_18\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_17\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_16\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_15\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_14\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_13\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_12\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_11\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_10\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_9\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_8\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_7\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_6\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_5\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_4\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_3\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_2\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_1\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:b_0\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_31\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_30\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_29\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_28\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_27\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_26\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_25\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_24\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_23\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_22\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_21\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_20\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_19\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_18\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_17\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_16\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_15\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_14\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_13\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_12\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_11\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_10\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_9\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_8\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_7\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_6\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_5\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_4\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_3\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_2\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_672
	Net_666
	Net_665
	\RightEyebrow:Net_113\
	\RightEyebrow:Net_107\
	\RightEyebrow:Net_114\
	\EyelidGroup:PWMUDB:km_run\
	\EyelidGroup:PWMUDB:ctrl_cmpmode2_2\
	\EyelidGroup:PWMUDB:ctrl_cmpmode2_1\
	\EyelidGroup:PWMUDB:ctrl_cmpmode2_0\
	\EyelidGroup:PWMUDB:ctrl_cmpmode1_2\
	\EyelidGroup:PWMUDB:ctrl_cmpmode1_1\
	\EyelidGroup:PWMUDB:ctrl_cmpmode1_0\
	\EyelidGroup:PWMUDB:capt_rising\
	\EyelidGroup:PWMUDB:capt_falling\
	\EyelidGroup:PWMUDB:trig_rise\
	\EyelidGroup:PWMUDB:trig_fall\
	\EyelidGroup:PWMUDB:sc_kill\
	\EyelidGroup:PWMUDB:min_kill\
	\EyelidGroup:PWMUDB:km_tc\
	\EyelidGroup:PWMUDB:db_tc\
	\EyelidGroup:PWMUDB:dith_sel\
	\EyelidGroup:Net_101\
	\EyelidGroup:Net_96\
	\EyelidGroup:PWMUDB:MODULE_2:b_31\
	\EyelidGroup:PWMUDB:MODULE_2:b_30\
	\EyelidGroup:PWMUDB:MODULE_2:b_29\
	\EyelidGroup:PWMUDB:MODULE_2:b_28\
	\EyelidGroup:PWMUDB:MODULE_2:b_27\
	\EyelidGroup:PWMUDB:MODULE_2:b_26\
	\EyelidGroup:PWMUDB:MODULE_2:b_25\
	\EyelidGroup:PWMUDB:MODULE_2:b_24\
	\EyelidGroup:PWMUDB:MODULE_2:b_23\
	\EyelidGroup:PWMUDB:MODULE_2:b_22\
	\EyelidGroup:PWMUDB:MODULE_2:b_21\
	\EyelidGroup:PWMUDB:MODULE_2:b_20\
	\EyelidGroup:PWMUDB:MODULE_2:b_19\
	\EyelidGroup:PWMUDB:MODULE_2:b_18\
	\EyelidGroup:PWMUDB:MODULE_2:b_17\
	\EyelidGroup:PWMUDB:MODULE_2:b_16\
	\EyelidGroup:PWMUDB:MODULE_2:b_15\
	\EyelidGroup:PWMUDB:MODULE_2:b_14\
	\EyelidGroup:PWMUDB:MODULE_2:b_13\
	\EyelidGroup:PWMUDB:MODULE_2:b_12\
	\EyelidGroup:PWMUDB:MODULE_2:b_11\
	\EyelidGroup:PWMUDB:MODULE_2:b_10\
	\EyelidGroup:PWMUDB:MODULE_2:b_9\
	\EyelidGroup:PWMUDB:MODULE_2:b_8\
	\EyelidGroup:PWMUDB:MODULE_2:b_7\
	\EyelidGroup:PWMUDB:MODULE_2:b_6\
	\EyelidGroup:PWMUDB:MODULE_2:b_5\
	\EyelidGroup:PWMUDB:MODULE_2:b_4\
	\EyelidGroup:PWMUDB:MODULE_2:b_3\
	\EyelidGroup:PWMUDB:MODULE_2:b_2\
	\EyelidGroup:PWMUDB:MODULE_2:b_1\
	\EyelidGroup:PWMUDB:MODULE_2:b_0\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_31\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_30\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_29\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_28\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_27\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_26\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_25\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_24\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_31\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_30\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_29\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_28\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_27\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_26\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_25\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_24\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_23\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_22\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_21\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_20\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_19\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_18\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_17\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_16\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_15\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_14\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_13\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_12\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_11\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_10\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_9\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_8\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_7\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_6\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_5\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_4\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_3\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_2\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_1\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:b_0\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_31\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_30\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_29\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_28\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_27\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_26\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_25\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_24\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_23\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_22\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_21\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_20\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_19\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_18\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_17\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_16\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_15\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_14\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_13\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_12\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_11\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_10\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_9\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_8\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_7\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_6\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_5\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_4\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_3\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_2\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_964
	Net_958
	Net_957
	\EyelidGroup:Net_113\
	\EyelidGroup:Net_107\
	\EyelidGroup:Net_114\
	\EyeBallVertical:PWMUDB:km_run\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode2_2\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode2_1\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode2_0\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode1_2\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode1_1\
	\EyeBallVertical:PWMUDB:ctrl_cmpmode1_0\
	\EyeBallVertical:PWMUDB:capt_rising\
	\EyeBallVertical:PWMUDB:capt_falling\
	\EyeBallVertical:PWMUDB:trig_rise\
	\EyeBallVertical:PWMUDB:trig_fall\
	\EyeBallVertical:PWMUDB:sc_kill\
	\EyeBallVertical:PWMUDB:min_kill\
	\EyeBallVertical:PWMUDB:km_tc\
	\EyeBallVertical:PWMUDB:db_tc\
	\EyeBallVertical:PWMUDB:dith_sel\
	\EyeBallVertical:Net_101\
	\EyeBallVertical:Net_96\
	\EyeBallVertical:PWMUDB:MODULE_3:b_31\
	\EyeBallVertical:PWMUDB:MODULE_3:b_30\
	\EyeBallVertical:PWMUDB:MODULE_3:b_29\
	\EyeBallVertical:PWMUDB:MODULE_3:b_28\
	\EyeBallVertical:PWMUDB:MODULE_3:b_27\
	\EyeBallVertical:PWMUDB:MODULE_3:b_26\
	\EyeBallVertical:PWMUDB:MODULE_3:b_25\
	\EyeBallVertical:PWMUDB:MODULE_3:b_24\
	\EyeBallVertical:PWMUDB:MODULE_3:b_23\
	\EyeBallVertical:PWMUDB:MODULE_3:b_22\
	\EyeBallVertical:PWMUDB:MODULE_3:b_21\
	\EyeBallVertical:PWMUDB:MODULE_3:b_20\
	\EyeBallVertical:PWMUDB:MODULE_3:b_19\
	\EyeBallVertical:PWMUDB:MODULE_3:b_18\
	\EyeBallVertical:PWMUDB:MODULE_3:b_17\
	\EyeBallVertical:PWMUDB:MODULE_3:b_16\
	\EyeBallVertical:PWMUDB:MODULE_3:b_15\
	\EyeBallVertical:PWMUDB:MODULE_3:b_14\
	\EyeBallVertical:PWMUDB:MODULE_3:b_13\
	\EyeBallVertical:PWMUDB:MODULE_3:b_12\
	\EyeBallVertical:PWMUDB:MODULE_3:b_11\
	\EyeBallVertical:PWMUDB:MODULE_3:b_10\
	\EyeBallVertical:PWMUDB:MODULE_3:b_9\
	\EyeBallVertical:PWMUDB:MODULE_3:b_8\
	\EyeBallVertical:PWMUDB:MODULE_3:b_7\
	\EyeBallVertical:PWMUDB:MODULE_3:b_6\
	\EyeBallVertical:PWMUDB:MODULE_3:b_5\
	\EyeBallVertical:PWMUDB:MODULE_3:b_4\
	\EyeBallVertical:PWMUDB:MODULE_3:b_3\
	\EyeBallVertical:PWMUDB:MODULE_3:b_2\
	\EyeBallVertical:PWMUDB:MODULE_3:b_1\
	\EyeBallVertical:PWMUDB:MODULE_3:b_0\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_31\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_30\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_29\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_28\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_27\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_26\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_25\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_24\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_31\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_30\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_29\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_28\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_27\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_26\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_25\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_24\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_23\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_22\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_21\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_20\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_19\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_18\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_17\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_16\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_15\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_14\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_13\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_12\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_11\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_10\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_9\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_8\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_7\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_6\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_5\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_4\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_3\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_2\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_1\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:b_0\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_31\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_30\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_29\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_28\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_27\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_26\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_25\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_24\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_23\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_22\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_21\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_20\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_19\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_18\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_17\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_16\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_15\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_14\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_13\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_12\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_11\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_10\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_9\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_8\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_7\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_6\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_5\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_4\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_3\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_2\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_938
	Net_932
	Net_931
	\EyeBallVertical:Net_113\
	\EyeBallVertical:Net_107\
	\EyeBallVertical:Net_114\
	\BaseJaw:PWMUDB:km_run\
	\BaseJaw:PWMUDB:ctrl_cmpmode2_2\
	\BaseJaw:PWMUDB:ctrl_cmpmode2_1\
	\BaseJaw:PWMUDB:ctrl_cmpmode2_0\
	\BaseJaw:PWMUDB:ctrl_cmpmode1_2\
	\BaseJaw:PWMUDB:ctrl_cmpmode1_1\
	\BaseJaw:PWMUDB:ctrl_cmpmode1_0\
	\BaseJaw:PWMUDB:capt_rising\
	\BaseJaw:PWMUDB:capt_falling\
	\BaseJaw:PWMUDB:trig_rise\
	\BaseJaw:PWMUDB:trig_fall\
	\BaseJaw:PWMUDB:sc_kill\
	\BaseJaw:PWMUDB:min_kill\
	\BaseJaw:PWMUDB:km_tc\
	\BaseJaw:PWMUDB:db_tc\
	\BaseJaw:PWMUDB:dith_sel\
	\BaseJaw:Net_101\
	\BaseJaw:Net_96\
	\BaseJaw:PWMUDB:MODULE_4:b_31\
	\BaseJaw:PWMUDB:MODULE_4:b_30\
	\BaseJaw:PWMUDB:MODULE_4:b_29\
	\BaseJaw:PWMUDB:MODULE_4:b_28\
	\BaseJaw:PWMUDB:MODULE_4:b_27\
	\BaseJaw:PWMUDB:MODULE_4:b_26\
	\BaseJaw:PWMUDB:MODULE_4:b_25\
	\BaseJaw:PWMUDB:MODULE_4:b_24\
	\BaseJaw:PWMUDB:MODULE_4:b_23\
	\BaseJaw:PWMUDB:MODULE_4:b_22\
	\BaseJaw:PWMUDB:MODULE_4:b_21\
	\BaseJaw:PWMUDB:MODULE_4:b_20\
	\BaseJaw:PWMUDB:MODULE_4:b_19\
	\BaseJaw:PWMUDB:MODULE_4:b_18\
	\BaseJaw:PWMUDB:MODULE_4:b_17\
	\BaseJaw:PWMUDB:MODULE_4:b_16\
	\BaseJaw:PWMUDB:MODULE_4:b_15\
	\BaseJaw:PWMUDB:MODULE_4:b_14\
	\BaseJaw:PWMUDB:MODULE_4:b_13\
	\BaseJaw:PWMUDB:MODULE_4:b_12\
	\BaseJaw:PWMUDB:MODULE_4:b_11\
	\BaseJaw:PWMUDB:MODULE_4:b_10\
	\BaseJaw:PWMUDB:MODULE_4:b_9\
	\BaseJaw:PWMUDB:MODULE_4:b_8\
	\BaseJaw:PWMUDB:MODULE_4:b_7\
	\BaseJaw:PWMUDB:MODULE_4:b_6\
	\BaseJaw:PWMUDB:MODULE_4:b_5\
	\BaseJaw:PWMUDB:MODULE_4:b_4\
	\BaseJaw:PWMUDB:MODULE_4:b_3\
	\BaseJaw:PWMUDB:MODULE_4:b_2\
	\BaseJaw:PWMUDB:MODULE_4:b_1\
	\BaseJaw:PWMUDB:MODULE_4:b_0\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_31\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_30\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_29\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_28\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_27\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_26\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_25\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:a_24\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_31\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_30\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_29\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_28\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_27\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_26\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_25\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_24\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_23\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_22\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_21\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_20\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_19\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_18\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_17\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_16\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_15\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_14\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_13\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_12\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_11\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_10\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_9\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_8\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_7\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_6\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_5\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_4\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_3\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_2\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_1\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:b_0\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_31\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_30\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_29\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_28\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_27\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_26\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_25\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_24\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_23\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_22\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_21\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_20\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_19\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_18\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_17\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_16\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_15\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_14\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_13\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_12\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_11\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_10\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_9\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_8\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_7\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_6\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_5\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_4\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_3\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_2\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_991
	Net_985
	Net_984
	\BaseJaw:Net_113\
	\BaseJaw:Net_107\
	\BaseJaw:Net_114\
	\LeftEyebrow:PWMUDB:km_run\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode2_2\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode2_1\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode2_0\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode1_2\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode1_1\
	\LeftEyebrow:PWMUDB:ctrl_cmpmode1_0\
	\LeftEyebrow:PWMUDB:capt_rising\
	\LeftEyebrow:PWMUDB:capt_falling\
	\LeftEyebrow:PWMUDB:trig_rise\
	\LeftEyebrow:PWMUDB:trig_fall\
	\LeftEyebrow:PWMUDB:sc_kill\
	\LeftEyebrow:PWMUDB:min_kill\
	\LeftEyebrow:PWMUDB:km_tc\
	\LeftEyebrow:PWMUDB:db_tc\
	\LeftEyebrow:PWMUDB:dith_sel\
	\LeftEyebrow:Net_101\
	\LeftEyebrow:Net_96\
	\LeftEyebrow:PWMUDB:MODULE_5:b_31\
	\LeftEyebrow:PWMUDB:MODULE_5:b_30\
	\LeftEyebrow:PWMUDB:MODULE_5:b_29\
	\LeftEyebrow:PWMUDB:MODULE_5:b_28\
	\LeftEyebrow:PWMUDB:MODULE_5:b_27\
	\LeftEyebrow:PWMUDB:MODULE_5:b_26\
	\LeftEyebrow:PWMUDB:MODULE_5:b_25\
	\LeftEyebrow:PWMUDB:MODULE_5:b_24\
	\LeftEyebrow:PWMUDB:MODULE_5:b_23\
	\LeftEyebrow:PWMUDB:MODULE_5:b_22\
	\LeftEyebrow:PWMUDB:MODULE_5:b_21\
	\LeftEyebrow:PWMUDB:MODULE_5:b_20\
	\LeftEyebrow:PWMUDB:MODULE_5:b_19\
	\LeftEyebrow:PWMUDB:MODULE_5:b_18\
	\LeftEyebrow:PWMUDB:MODULE_5:b_17\
	\LeftEyebrow:PWMUDB:MODULE_5:b_16\
	\LeftEyebrow:PWMUDB:MODULE_5:b_15\
	\LeftEyebrow:PWMUDB:MODULE_5:b_14\
	\LeftEyebrow:PWMUDB:MODULE_5:b_13\
	\LeftEyebrow:PWMUDB:MODULE_5:b_12\
	\LeftEyebrow:PWMUDB:MODULE_5:b_11\
	\LeftEyebrow:PWMUDB:MODULE_5:b_10\
	\LeftEyebrow:PWMUDB:MODULE_5:b_9\
	\LeftEyebrow:PWMUDB:MODULE_5:b_8\
	\LeftEyebrow:PWMUDB:MODULE_5:b_7\
	\LeftEyebrow:PWMUDB:MODULE_5:b_6\
	\LeftEyebrow:PWMUDB:MODULE_5:b_5\
	\LeftEyebrow:PWMUDB:MODULE_5:b_4\
	\LeftEyebrow:PWMUDB:MODULE_5:b_3\
	\LeftEyebrow:PWMUDB:MODULE_5:b_2\
	\LeftEyebrow:PWMUDB:MODULE_5:b_1\
	\LeftEyebrow:PWMUDB:MODULE_5:b_0\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_31\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_30\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_29\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_28\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_27\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_26\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_25\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_24\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_31\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_30\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_29\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_28\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_27\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_26\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_25\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_24\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_23\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_22\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_21\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_20\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_19\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_18\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_17\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_16\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_15\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_14\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_13\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_12\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_11\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_10\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_9\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_8\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_7\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_6\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_5\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_4\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_3\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_2\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_1\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:b_0\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_31\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_30\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_29\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_28\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_27\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_26\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_25\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_24\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_23\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_22\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_21\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_20\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_19\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_18\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_17\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_16\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_15\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_14\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_13\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_12\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_11\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_10\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_9\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_8\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_7\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_6\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_5\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_4\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_3\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_2\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1105
	Net_1099
	Net_1098
	\LeftEyebrow:Net_113\
	\LeftEyebrow:Net_107\
	\LeftEyebrow:Net_114\
	\EyeBallHorizontal:PWMUDB:km_run\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_2\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_1\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode2_0\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_2\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_1\
	\EyeBallHorizontal:PWMUDB:ctrl_cmpmode1_0\
	\EyeBallHorizontal:PWMUDB:capt_rising\
	\EyeBallHorizontal:PWMUDB:capt_falling\
	\EyeBallHorizontal:PWMUDB:trig_rise\
	\EyeBallHorizontal:PWMUDB:trig_fall\
	\EyeBallHorizontal:PWMUDB:sc_kill\
	\EyeBallHorizontal:PWMUDB:min_kill\
	\EyeBallHorizontal:PWMUDB:km_tc\
	\EyeBallHorizontal:PWMUDB:db_tc\
	\EyeBallHorizontal:PWMUDB:dith_sel\
	\EyeBallHorizontal:Net_101\
	\EyeBallHorizontal:Net_96\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_31\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_30\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_29\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_28\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_27\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_26\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_25\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_24\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_23\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_22\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_21\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_20\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_19\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_18\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_17\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_16\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_15\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_14\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_13\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_12\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_11\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_10\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_9\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_8\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_7\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_6\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_5\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_4\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_3\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_2\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_1\
	\EyeBallHorizontal:PWMUDB:MODULE_6:b_0\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_31\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_30\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_29\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_28\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_27\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_26\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_25\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_24\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_31\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_30\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_29\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_28\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_27\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_26\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_25\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_24\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_23\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_22\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_21\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_20\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_19\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_18\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_17\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_16\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_15\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_14\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_13\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_12\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_11\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_10\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_9\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_8\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_7\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_6\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_5\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_4\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_3\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_2\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_1\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:b_0\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_31\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_30\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_29\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_28\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_27\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_26\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_25\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_24\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_23\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_22\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_21\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_20\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_19\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_18\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_17\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_16\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_15\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_14\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_13\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_12\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_11\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_10\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_9\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_8\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_7\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_6\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_5\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_4\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_3\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_2\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1535
	Net_1529
	Net_1528
	\EyeBallHorizontal:Net_113\
	\EyeBallHorizontal:Net_107\
	\EyeBallHorizontal:Net_114\
	\Neck:PWMUDB:km_run\
	\Neck:PWMUDB:ctrl_cmpmode2_2\
	\Neck:PWMUDB:ctrl_cmpmode2_1\
	\Neck:PWMUDB:ctrl_cmpmode2_0\
	\Neck:PWMUDB:ctrl_cmpmode1_2\
	\Neck:PWMUDB:ctrl_cmpmode1_1\
	\Neck:PWMUDB:ctrl_cmpmode1_0\
	\Neck:PWMUDB:capt_rising\
	\Neck:PWMUDB:capt_falling\
	\Neck:PWMUDB:trig_rise\
	\Neck:PWMUDB:trig_fall\
	\Neck:PWMUDB:sc_kill\
	\Neck:PWMUDB:min_kill\
	\Neck:PWMUDB:km_tc\
	\Neck:PWMUDB:db_tc\
	\Neck:PWMUDB:dith_sel\
	\Neck:Net_101\
	\Neck:Net_96\
	\Neck:PWMUDB:MODULE_7:b_31\
	\Neck:PWMUDB:MODULE_7:b_30\
	\Neck:PWMUDB:MODULE_7:b_29\
	\Neck:PWMUDB:MODULE_7:b_28\
	\Neck:PWMUDB:MODULE_7:b_27\
	\Neck:PWMUDB:MODULE_7:b_26\
	\Neck:PWMUDB:MODULE_7:b_25\
	\Neck:PWMUDB:MODULE_7:b_24\
	\Neck:PWMUDB:MODULE_7:b_23\
	\Neck:PWMUDB:MODULE_7:b_22\
	\Neck:PWMUDB:MODULE_7:b_21\
	\Neck:PWMUDB:MODULE_7:b_20\
	\Neck:PWMUDB:MODULE_7:b_19\
	\Neck:PWMUDB:MODULE_7:b_18\
	\Neck:PWMUDB:MODULE_7:b_17\
	\Neck:PWMUDB:MODULE_7:b_16\
	\Neck:PWMUDB:MODULE_7:b_15\
	\Neck:PWMUDB:MODULE_7:b_14\
	\Neck:PWMUDB:MODULE_7:b_13\
	\Neck:PWMUDB:MODULE_7:b_12\
	\Neck:PWMUDB:MODULE_7:b_11\
	\Neck:PWMUDB:MODULE_7:b_10\
	\Neck:PWMUDB:MODULE_7:b_9\
	\Neck:PWMUDB:MODULE_7:b_8\
	\Neck:PWMUDB:MODULE_7:b_7\
	\Neck:PWMUDB:MODULE_7:b_6\
	\Neck:PWMUDB:MODULE_7:b_5\
	\Neck:PWMUDB:MODULE_7:b_4\
	\Neck:PWMUDB:MODULE_7:b_3\
	\Neck:PWMUDB:MODULE_7:b_2\
	\Neck:PWMUDB:MODULE_7:b_1\
	\Neck:PWMUDB:MODULE_7:b_0\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:a_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_23\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_22\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_21\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_20\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_19\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_18\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_17\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_16\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_15\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_14\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_13\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_12\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_11\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_10\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_9\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_8\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_7\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_6\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_5\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_4\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_3\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_2\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_1\
	\Neck:PWMUDB:MODULE_7:g2:a0:b_0\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_25\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_24\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_23\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_22\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_21\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_20\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_19\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_18\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_17\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_16\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_15\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_14\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_13\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_12\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_11\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_10\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_9\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_8\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_7\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_6\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_5\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_4\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_3\
	\Neck:PWMUDB:MODULE_7:g2:a0:s_2\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1565
	Net_1559
	Net_1558
	\Neck:Net_113\
	\Neck:Net_107\
	\Neck:Net_114\
	\Lip:PWMUDB:km_run\
	\Lip:PWMUDB:ctrl_cmpmode2_2\
	\Lip:PWMUDB:ctrl_cmpmode2_1\
	\Lip:PWMUDB:ctrl_cmpmode2_0\
	\Lip:PWMUDB:ctrl_cmpmode1_2\
	\Lip:PWMUDB:ctrl_cmpmode1_1\
	\Lip:PWMUDB:ctrl_cmpmode1_0\
	\Lip:PWMUDB:capt_rising\
	\Lip:PWMUDB:capt_falling\
	\Lip:PWMUDB:trig_rise\
	\Lip:PWMUDB:trig_fall\
	\Lip:PWMUDB:sc_kill\
	\Lip:PWMUDB:min_kill\
	\Lip:PWMUDB:km_tc\
	\Lip:PWMUDB:db_tc\
	\Lip:PWMUDB:dith_sel\
	\Lip:Net_101\
	\Lip:Net_96\
	\Lip:PWMUDB:MODULE_8:b_31\
	\Lip:PWMUDB:MODULE_8:b_30\
	\Lip:PWMUDB:MODULE_8:b_29\
	\Lip:PWMUDB:MODULE_8:b_28\
	\Lip:PWMUDB:MODULE_8:b_27\
	\Lip:PWMUDB:MODULE_8:b_26\
	\Lip:PWMUDB:MODULE_8:b_25\
	\Lip:PWMUDB:MODULE_8:b_24\
	\Lip:PWMUDB:MODULE_8:b_23\
	\Lip:PWMUDB:MODULE_8:b_22\
	\Lip:PWMUDB:MODULE_8:b_21\
	\Lip:PWMUDB:MODULE_8:b_20\
	\Lip:PWMUDB:MODULE_8:b_19\
	\Lip:PWMUDB:MODULE_8:b_18\
	\Lip:PWMUDB:MODULE_8:b_17\
	\Lip:PWMUDB:MODULE_8:b_16\
	\Lip:PWMUDB:MODULE_8:b_15\
	\Lip:PWMUDB:MODULE_8:b_14\
	\Lip:PWMUDB:MODULE_8:b_13\
	\Lip:PWMUDB:MODULE_8:b_12\
	\Lip:PWMUDB:MODULE_8:b_11\
	\Lip:PWMUDB:MODULE_8:b_10\
	\Lip:PWMUDB:MODULE_8:b_9\
	\Lip:PWMUDB:MODULE_8:b_8\
	\Lip:PWMUDB:MODULE_8:b_7\
	\Lip:PWMUDB:MODULE_8:b_6\
	\Lip:PWMUDB:MODULE_8:b_5\
	\Lip:PWMUDB:MODULE_8:b_4\
	\Lip:PWMUDB:MODULE_8:b_3\
	\Lip:PWMUDB:MODULE_8:b_2\
	\Lip:PWMUDB:MODULE_8:b_1\
	\Lip:PWMUDB:MODULE_8:b_0\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_31\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_30\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_29\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_28\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_27\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_26\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_25\
	\Lip:PWMUDB:MODULE_8:g2:a0:a_24\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_31\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_30\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_29\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_28\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_27\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_26\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_25\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_24\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_23\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_22\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_21\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_20\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_19\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_18\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_17\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_16\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_15\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_14\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_13\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_12\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_11\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_10\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_9\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_8\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_7\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_6\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_5\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_4\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_3\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_2\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_1\
	\Lip:PWMUDB:MODULE_8:g2:a0:b_0\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_31\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_30\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_29\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_28\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_27\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_26\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_25\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_24\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_23\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_22\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_21\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_20\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_19\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_18\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_17\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_16\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_15\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_14\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_13\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_12\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_11\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_10\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_9\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_8\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_7\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_6\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_5\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_4\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_3\
	\Lip:PWMUDB:MODULE_8:g2:a0:s_2\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1585
	Net_1579
	Net_1578
	\Lip:Net_113\
	\Lip:Net_107\
	\Lip:Net_114\

    Synthesized names
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_31\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_30\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_29\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_28\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_27\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_26\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_25\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_24\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_23\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_22\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_21\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_20\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_19\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_18\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_17\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_16\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_15\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_14\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_13\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_12\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_11\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_10\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_9\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_8\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_7\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_6\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_5\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_4\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_3\
	\RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_2\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_31\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_30\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_29\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_28\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_27\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_26\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_25\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_24\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_23\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_22\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_21\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_20\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_19\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_18\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_17\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_16\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_15\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_14\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_13\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_12\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_11\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_10\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_9\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_8\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_7\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_6\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_5\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_4\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_3\
	\EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_2\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_31\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_30\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_29\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_28\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_27\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_26\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_25\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_24\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_23\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_22\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_21\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_20\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_19\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_18\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_17\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_16\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_15\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_14\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_13\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_12\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_11\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_10\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_9\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_8\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_7\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_6\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_5\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_4\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_3\
	\EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_2\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_31\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_30\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_29\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_28\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_27\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_26\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_25\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_24\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_23\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_22\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_21\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_20\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_19\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_18\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_17\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_16\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_15\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_14\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_13\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_12\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_11\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_10\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_9\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_8\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_7\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_6\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_5\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_4\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_3\
	\BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_2\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_31\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_30\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_29\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_28\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_27\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_26\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_25\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_24\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_23\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_22\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_21\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_20\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_19\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_18\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_17\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_16\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_15\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_14\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_13\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_12\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_11\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_10\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_9\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_8\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_7\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_6\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_5\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_4\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_3\
	\LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_2\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_31\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_30\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_29\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_28\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_27\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_26\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_25\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_24\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_23\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_22\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_21\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_20\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_19\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_18\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_17\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_16\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_15\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_14\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_13\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_12\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_11\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_10\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_9\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_8\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_7\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_6\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_5\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_4\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_3\
	\EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Neck:PWMUDB:add_vi_vv_MODGEN_7_2\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Lip:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 1064 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__S1_net_0
Aliasing tmpOE__S3_net_0 to tmpOE__S1_net_0
Aliasing \RightEyebrow:PWMUDB:hwCapture\ to zero
Aliasing \RightEyebrow:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing Net_155 to zero
Aliasing \RightEyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:ltch_kill_reg\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:min_kill_reg\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \RightEyebrow:PWMUDB:dith_count_1\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:dith_count_0\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:status_6\ to zero
Aliasing \RightEyebrow:PWMUDB:status_4\ to zero
Aliasing \RightEyebrow:PWMUDB:cmp1_status_reg\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:cmp2_status_reg\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:final_kill_reg\\R\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RightEyebrow:PWMUDB:cs_addr_0\ to \RightEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \RightEyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S17_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S11_net_0 to tmpOE__S1_net_0
Aliasing \EyelidGroup:PWMUDB:hwCapture\ to zero
Aliasing \EyelidGroup:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing Net_946 to zero
Aliasing \EyelidGroup:PWMUDB:runmode_enable\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:ltch_kill_reg\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:min_kill_reg\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \EyelidGroup:PWMUDB:dith_count_1\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:dith_count_1\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:dith_count_0\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:dith_count_0\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:status_6\ to zero
Aliasing \EyelidGroup:PWMUDB:status_4\ to zero
Aliasing \EyelidGroup:PWMUDB:cmp1_status_reg\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:cmp2_status_reg\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:final_kill_reg\\R\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \EyelidGroup:PWMUDB:cs_addr_0\ to \EyelidGroup:PWMUDB:runmode_enable\\R\
Aliasing \EyelidGroup:PWMUDB:pwm_temp\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S10_net_0 to tmpOE__S1_net_0
Aliasing Net_972 to zero
Aliasing tmpOE__S9_net_0 to tmpOE__S1_net_0
Aliasing \EyeBallVertical:PWMUDB:hwCapture\ to zero
Aliasing \EyeBallVertical:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing Net_920 to zero
Aliasing \EyeBallVertical:PWMUDB:runmode_enable\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:ltch_kill_reg\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:min_kill_reg\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \EyeBallVertical:PWMUDB:dith_count_1\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:dith_count_1\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:dith_count_0\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:dith_count_0\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:status_6\ to zero
Aliasing \EyeBallVertical:PWMUDB:status_4\ to zero
Aliasing \EyeBallVertical:PWMUDB:cmp1_status_reg\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:cmp2_status_reg\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:final_kill_reg\\R\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \EyeBallVertical:PWMUDB:cs_addr_0\ to \EyeBallVertical:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallVertical:PWMUDB:pwm_temp\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing \BaseJaw:PWMUDB:hwCapture\ to zero
Aliasing \BaseJaw:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing \BaseJaw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \BaseJaw:PWMUDB:ltch_kill_reg\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \BaseJaw:PWMUDB:min_kill_reg\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \BaseJaw:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \BaseJaw:PWMUDB:dith_count_1\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \BaseJaw:PWMUDB:dith_count_0\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \BaseJaw:PWMUDB:status_6\ to zero
Aliasing \BaseJaw:PWMUDB:status_4\ to zero
Aliasing \BaseJaw:PWMUDB:cmp1_status_reg\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \BaseJaw:PWMUDB:cmp2_status_reg\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \BaseJaw:PWMUDB:final_kill_reg\\R\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \BaseJaw:PWMUDB:cs_addr_0\ to \BaseJaw:PWMUDB:runmode_enable\\R\
Aliasing \BaseJaw:PWMUDB:pwm_temp\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S6_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S5_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S2_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S4_net_0 to tmpOE__S1_net_0
Aliasing \LeftEyebrow:PWMUDB:hwCapture\ to zero
Aliasing \LeftEyebrow:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing Net_996 to zero
Aliasing \LeftEyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:ltch_kill_reg\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:min_kill_reg\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \LeftEyebrow:PWMUDB:dith_count_1\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:dith_count_0\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:status_6\ to zero
Aliasing \LeftEyebrow:PWMUDB:status_4\ to zero
Aliasing \LeftEyebrow:PWMUDB:cmp1_status_reg\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:cmp2_status_reg\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:final_kill_reg\\R\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \LeftEyebrow:PWMUDB:cs_addr_0\ to \LeftEyebrow:PWMUDB:runmode_enable\\R\
Aliasing \LeftEyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S7_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S8_net_0 to tmpOE__S1_net_0
Aliasing Net_1013 to zero
Aliasing \EyeBallHorizontal:PWMUDB:hwCapture\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing \EyeBallHorizontal:PWMUDB:runmode_enable\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:min_kill_reg\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \EyeBallHorizontal:PWMUDB:dith_count_1\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:dith_count_1\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:dith_count_0\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:dith_count_0\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:status_6\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:status_4\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:final_kill_reg\\R\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:cs_addr_0\ to \EyeBallHorizontal:PWMUDB:runmode_enable\\R\
Aliasing \EyeBallHorizontal:PWMUDB:pwm_temp\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S15_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S16_net_0 to tmpOE__S1_net_0
Aliasing Net_1028 to zero
Aliasing \Neck:PWMUDB:hwCapture\ to zero
Aliasing \Neck:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing \Neck:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Neck:PWMUDB:ltch_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:min_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \Neck:PWMUDB:dith_count_1\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Neck:PWMUDB:dith_count_0\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Neck:PWMUDB:status_6\ to zero
Aliasing \Neck:PWMUDB:status_4\ to zero
Aliasing \Neck:PWMUDB:cmp1_status_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Neck:PWMUDB:cmp2_status_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Neck:PWMUDB:final_kill_reg\\R\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Neck:PWMUDB:cs_addr_0\ to \Neck:PWMUDB:runmode_enable\\R\
Aliasing \Neck:PWMUDB:pwm_temp\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing tmpOE__S13_net_0 to tmpOE__S1_net_0
Aliasing tmpOE__S14_net_0 to tmpOE__S1_net_0
Aliasing Net_1043 to zero
Aliasing \Lip:PWMUDB:hwCapture\ to zero
Aliasing \Lip:PWMUDB:trig_out\ to tmpOE__S1_net_0
Aliasing \Lip:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Lip:PWMUDB:ltch_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:min_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:final_kill\ to tmpOE__S1_net_0
Aliasing \Lip:PWMUDB:dith_count_1\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Lip:PWMUDB:dith_count_0\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Lip:PWMUDB:status_6\ to zero
Aliasing \Lip:PWMUDB:status_4\ to zero
Aliasing \Lip:PWMUDB:cmp1_status_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Lip:PWMUDB:cmp2_status_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Lip:PWMUDB:final_kill_reg\\R\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Lip:PWMUDB:cs_addr_0\ to \Lip:PWMUDB:runmode_enable\\R\
Aliasing \Lip:PWMUDB:pwm_temp\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__S1_net_0
Aliasing \RightEyebrow:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \RightEyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \RightEyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \RightEyebrow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \RightEyebrow:PWMUDB:tc_i_reg\\D\ to \RightEyebrow:PWMUDB:status_2\
Aliasing \EyelidGroup:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyelidGroup:PWMUDB:prevCapture\\D\ to zero
Aliasing \EyelidGroup:PWMUDB:trig_last\\D\ to zero
Aliasing \EyelidGroup:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyelidGroup:PWMUDB:tc_i_reg\\D\ to \EyelidGroup:PWMUDB:status_2\
Aliasing \EyeBallVertical:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyeBallVertical:PWMUDB:prevCapture\\D\ to zero
Aliasing \EyeBallVertical:PWMUDB:trig_last\\D\ to zero
Aliasing \EyeBallVertical:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyeBallVertical:PWMUDB:tc_i_reg\\D\ to \EyeBallVertical:PWMUDB:status_2\
Aliasing \BaseJaw:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \BaseJaw:PWMUDB:prevCapture\\D\ to zero
Aliasing \BaseJaw:PWMUDB:trig_last\\D\ to zero
Aliasing \BaseJaw:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \BaseJaw:PWMUDB:tc_i_reg\\D\ to \BaseJaw:PWMUDB:status_2\
Aliasing \LeftEyebrow:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \LeftEyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \LeftEyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \LeftEyebrow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \LeftEyebrow:PWMUDB:tc_i_reg\\D\ to \LeftEyebrow:PWMUDB:status_2\
Aliasing \EyeBallHorizontal:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyeBallHorizontal:PWMUDB:prevCapture\\D\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:trig_last\\D\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \EyeBallHorizontal:PWMUDB:tc_i_reg\\D\ to \EyeBallHorizontal:PWMUDB:status_2\
Aliasing \Neck:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \Neck:PWMUDB:prevCapture\\D\ to zero
Aliasing \Neck:PWMUDB:trig_last\\D\ to zero
Aliasing \Neck:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \Neck:PWMUDB:tc_i_reg\\D\ to \Neck:PWMUDB:status_2\
Aliasing \Lip:PWMUDB:min_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \Lip:PWMUDB:prevCapture\\D\ to zero
Aliasing \Lip:PWMUDB:trig_last\\D\ to zero
Aliasing \Lip:PWMUDB:ltch_kill_reg\\D\ to tmpOE__S1_net_0
Aliasing \Lip:PWMUDB:tc_i_reg\\D\ to \Lip:PWMUDB:status_2\
Removing Rhs of wire Net_1[2] = \RightEyebrow:PWMUDB:pwm1_i_reg\[184]
Removing Lhs of wire one[7] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S3_net_0[10] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_2[11] = \RightEyebrow:PWMUDB:pwm2_i_reg\[186]
Removing Lhs of wire \RightEyebrow:PWMUDB:ctrl_enable\[30] = \RightEyebrow:PWMUDB:control_7\[22]
Removing Lhs of wire \RightEyebrow:PWMUDB:hwCapture\[40] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:hwEnable\[41] = \RightEyebrow:PWMUDB:control_7\[22]
Removing Lhs of wire \RightEyebrow:PWMUDB:trig_out\[45] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:runmode_enable\\R\[47] = zero[6]
Removing Lhs of wire Net_155[48] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:runmode_enable\\S\[49] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:final_enable\[50] = \RightEyebrow:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \RightEyebrow:PWMUDB:ltch_kill_reg\\R\[54] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:ltch_kill_reg\\S\[55] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:min_kill_reg\\R\[56] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:min_kill_reg\\S\[57] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:final_kill\[60] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_1\[64] = \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_1\[350]
Removing Lhs of wire \RightEyebrow:PWMUDB:add_vi_vv_MODGEN_1_0\[66] = \RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_0\[351]
Removing Lhs of wire \RightEyebrow:PWMUDB:dith_count_1\\R\[67] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:dith_count_1\\S\[68] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:dith_count_0\\R\[69] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:dith_count_0\\S\[70] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:status_6\[73] = zero[6]
Removing Rhs of wire \RightEyebrow:PWMUDB:status_5\[74] = \RightEyebrow:PWMUDB:final_kill_reg\[89]
Removing Lhs of wire \RightEyebrow:PWMUDB:status_4\[75] = zero[6]
Removing Rhs of wire \RightEyebrow:PWMUDB:status_3\[76] = \RightEyebrow:PWMUDB:fifo_full\[96]
Removing Rhs of wire \RightEyebrow:PWMUDB:status_1\[78] = \RightEyebrow:PWMUDB:cmp2_status_reg\[88]
Removing Rhs of wire \RightEyebrow:PWMUDB:status_0\[79] = \RightEyebrow:PWMUDB:cmp1_status_reg\[87]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp1_status_reg\\R\[90] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp1_status_reg\\S\[91] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp2_status_reg\\R\[92] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp2_status_reg\\S\[93] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:final_kill_reg\\R\[94] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:final_kill_reg\\S\[95] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:cs_addr_2\[97] = \RightEyebrow:PWMUDB:tc_i\[52]
Removing Lhs of wire \RightEyebrow:PWMUDB:cs_addr_1\[98] = \RightEyebrow:PWMUDB:runmode_enable\[46]
Removing Lhs of wire \RightEyebrow:PWMUDB:cs_addr_0\[99] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:compare1\[180] = \RightEyebrow:PWMUDB:cmp1_less\[151]
Removing Lhs of wire \RightEyebrow:PWMUDB:compare2\[181] = \RightEyebrow:PWMUDB:cmp2_less\[154]
Removing Lhs of wire \RightEyebrow:PWMUDB:pwm_temp\[191] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_23\[232] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_22\[233] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_21\[234] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_20\[235] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_19\[236] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_18\[237] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_17\[238] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_16\[239] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_15\[240] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_14\[241] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_13\[242] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_12\[243] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_11\[244] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_10\[245] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_9\[246] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_8\[247] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_7\[248] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_6\[249] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_5\[250] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_4\[251] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_3\[252] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_2\[253] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_1\[254] = \RightEyebrow:PWMUDB:MODIN1_1\[255]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODIN1_1\[255] = \RightEyebrow:PWMUDB:dith_count_1\[63]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:a_0\[256] = \RightEyebrow:PWMUDB:MODIN1_0\[257]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODIN1_0\[257] = \RightEyebrow:PWMUDB:dith_count_0\[65]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[389] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[390] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S17_net_0[399] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_969[400] = \BaseJaw:PWMUDB:pwm2_i_reg\[1363]
Removing Lhs of wire tmpOE__S11_net_0[406] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_968[407] = \BaseJaw:PWMUDB:pwm1_i_reg\[1361]
Removing Lhs of wire \EyelidGroup:PWMUDB:ctrl_enable\[428] = \EyelidGroup:PWMUDB:control_7\[420]
Removing Lhs of wire \EyelidGroup:PWMUDB:hwCapture\[438] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:hwEnable\[439] = \EyelidGroup:PWMUDB:control_7\[420]
Removing Lhs of wire \EyelidGroup:PWMUDB:trig_out\[443] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyelidGroup:PWMUDB:runmode_enable\\R\[445] = zero[6]
Removing Lhs of wire Net_946[446] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:runmode_enable\\S\[447] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_enable\[448] = \EyelidGroup:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \EyelidGroup:PWMUDB:ltch_kill_reg\\R\[452] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:ltch_kill_reg\\S\[453] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:min_kill_reg\\R\[454] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:min_kill_reg\\S\[455] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_kill\[458] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_1\[462] = \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_1\[750]
Removing Lhs of wire \EyelidGroup:PWMUDB:add_vi_vv_MODGEN_2_0\[464] = \EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_0\[751]
Removing Lhs of wire \EyelidGroup:PWMUDB:dith_count_1\\R\[465] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:dith_count_1\\S\[466] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:dith_count_0\\R\[467] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:dith_count_0\\S\[468] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:status_6\[471] = zero[6]
Removing Rhs of wire \EyelidGroup:PWMUDB:status_5\[472] = \EyelidGroup:PWMUDB:final_kill_reg\[487]
Removing Lhs of wire \EyelidGroup:PWMUDB:status_4\[473] = zero[6]
Removing Rhs of wire \EyelidGroup:PWMUDB:status_3\[474] = \EyelidGroup:PWMUDB:fifo_full\[494]
Removing Rhs of wire \EyelidGroup:PWMUDB:status_1\[476] = \EyelidGroup:PWMUDB:cmp2_status_reg\[486]
Removing Rhs of wire \EyelidGroup:PWMUDB:status_0\[477] = \EyelidGroup:PWMUDB:cmp1_status_reg\[485]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp1_status_reg\\R\[488] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp1_status_reg\\S\[489] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp2_status_reg\\R\[490] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp2_status_reg\\S\[491] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_kill_reg\\R\[492] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_kill_reg\\S\[493] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:cs_addr_2\[495] = \EyelidGroup:PWMUDB:tc_i\[450]
Removing Lhs of wire \EyelidGroup:PWMUDB:cs_addr_1\[496] = \EyelidGroup:PWMUDB:runmode_enable\[444]
Removing Lhs of wire \EyelidGroup:PWMUDB:cs_addr_0\[497] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:compare1\[578] = \EyelidGroup:PWMUDB:cmp1_less\[549]
Removing Lhs of wire \EyelidGroup:PWMUDB:compare2\[579] = \EyelidGroup:PWMUDB:cmp2_less\[552]
Removing Rhs of wire Net_942[589] = \EyelidGroup:PWMUDB:pwm1_i_reg\[582]
Removing Rhs of wire Net_943[590] = \EyelidGroup:PWMUDB:pwm2_i_reg\[584]
Removing Lhs of wire \EyelidGroup:PWMUDB:pwm_temp\[591] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_23\[632] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_22\[633] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_21\[634] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_20\[635] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_19\[636] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_18\[637] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_17\[638] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_16\[639] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_15\[640] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_14\[641] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_13\[642] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_12\[643] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_11\[644] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_10\[645] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_9\[646] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_8\[647] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_7\[648] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_6\[649] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_5\[650] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_4\[651] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_3\[652] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_2\[653] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_1\[654] = \EyelidGroup:PWMUDB:MODIN2_1\[655]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODIN2_1\[655] = \EyelidGroup:PWMUDB:dith_count_1\[461]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:a_0\[656] = \EyelidGroup:PWMUDB:MODIN2_0\[657]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODIN2_0\[657] = \EyelidGroup:PWMUDB:dith_count_0\[463]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[789] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[790] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S10_net_0[799] = tmpOE__S1_net_0[1]
Removing Lhs of wire Net_972[804] = zero[6]
Removing Lhs of wire tmpOE__S9_net_0[806] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:ctrl_enable\[825] = \EyeBallVertical:PWMUDB:control_7\[817]
Removing Lhs of wire \EyeBallVertical:PWMUDB:hwCapture\[835] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:hwEnable\[836] = \EyeBallVertical:PWMUDB:control_7\[817]
Removing Lhs of wire \EyeBallVertical:PWMUDB:trig_out\[840] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:runmode_enable\\R\[842] = zero[6]
Removing Lhs of wire Net_920[843] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:runmode_enable\\S\[844] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_enable\[845] = \EyeBallVertical:PWMUDB:runmode_enable\[841]
Removing Lhs of wire \EyeBallVertical:PWMUDB:ltch_kill_reg\\R\[849] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:ltch_kill_reg\\S\[850] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:min_kill_reg\\R\[851] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:min_kill_reg\\S\[852] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_kill\[855] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_1\[859] = \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_1\[1147]
Removing Lhs of wire \EyeBallVertical:PWMUDB:add_vi_vv_MODGEN_3_0\[861] = \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_0\[1148]
Removing Lhs of wire \EyeBallVertical:PWMUDB:dith_count_1\\R\[862] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:dith_count_1\\S\[863] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:dith_count_0\\R\[864] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:dith_count_0\\S\[865] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:status_6\[868] = zero[6]
Removing Rhs of wire \EyeBallVertical:PWMUDB:status_5\[869] = \EyeBallVertical:PWMUDB:final_kill_reg\[884]
Removing Lhs of wire \EyeBallVertical:PWMUDB:status_4\[870] = zero[6]
Removing Rhs of wire \EyeBallVertical:PWMUDB:status_3\[871] = \EyeBallVertical:PWMUDB:fifo_full\[891]
Removing Rhs of wire \EyeBallVertical:PWMUDB:status_1\[873] = \EyeBallVertical:PWMUDB:cmp2_status_reg\[883]
Removing Rhs of wire \EyeBallVertical:PWMUDB:status_0\[874] = \EyeBallVertical:PWMUDB:cmp1_status_reg\[882]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp1_status_reg\\R\[885] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp1_status_reg\\S\[886] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp2_status_reg\\R\[887] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp2_status_reg\\S\[888] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_kill_reg\\R\[889] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_kill_reg\\S\[890] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cs_addr_2\[892] = \EyeBallVertical:PWMUDB:tc_i\[847]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cs_addr_1\[893] = \EyeBallVertical:PWMUDB:runmode_enable\[841]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cs_addr_0\[894] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:compare1\[975] = \EyeBallVertical:PWMUDB:cmp1_less\[946]
Removing Lhs of wire \EyeBallVertical:PWMUDB:compare2\[976] = \EyeBallVertical:PWMUDB:cmp2_less\[949]
Removing Rhs of wire Net_916[986] = \EyeBallVertical:PWMUDB:pwm1_i_reg\[979]
Removing Rhs of wire Net_917[987] = \EyeBallVertical:PWMUDB:pwm2_i_reg\[981]
Removing Lhs of wire \EyeBallVertical:PWMUDB:pwm_temp\[988] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_23\[1029] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_22\[1030] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_21\[1031] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_20\[1032] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_19\[1033] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_18\[1034] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_17\[1035] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_16\[1036] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_15\[1037] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_14\[1038] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_13\[1039] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_12\[1040] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_11\[1041] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_10\[1042] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_9\[1043] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_8\[1044] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_7\[1045] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_6\[1046] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_5\[1047] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_4\[1048] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_3\[1049] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_2\[1050] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_1\[1051] = \EyeBallVertical:PWMUDB:MODIN3_1\[1052]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODIN3_1\[1052] = \EyeBallVertical:PWMUDB:dith_count_1\[858]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:a_0\[1053] = \EyeBallVertical:PWMUDB:MODIN3_0\[1054]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODIN3_0\[1054] = \EyeBallVertical:PWMUDB:dith_count_0\[860]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1186] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1187] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:ctrl_enable\[1208] = \BaseJaw:PWMUDB:control_7\[1200]
Removing Lhs of wire \BaseJaw:PWMUDB:hwCapture\[1218] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:hwEnable\[1219] = \BaseJaw:PWMUDB:control_7\[1200]
Removing Lhs of wire \BaseJaw:PWMUDB:trig_out\[1223] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:runmode_enable\\R\[1225] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:runmode_enable\\S\[1226] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:final_enable\[1227] = \BaseJaw:PWMUDB:runmode_enable\[1224]
Removing Lhs of wire \BaseJaw:PWMUDB:ltch_kill_reg\\R\[1231] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:ltch_kill_reg\\S\[1232] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:min_kill_reg\\R\[1233] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:min_kill_reg\\S\[1234] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:final_kill\[1237] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_1\[1241] = \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_1\[1527]
Removing Lhs of wire \BaseJaw:PWMUDB:add_vi_vv_MODGEN_4_0\[1243] = \BaseJaw:PWMUDB:MODULE_4:g2:a0:s_0\[1528]
Removing Lhs of wire \BaseJaw:PWMUDB:dith_count_1\\R\[1244] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:dith_count_1\\S\[1245] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:dith_count_0\\R\[1246] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:dith_count_0\\S\[1247] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:status_6\[1250] = zero[6]
Removing Rhs of wire \BaseJaw:PWMUDB:status_5\[1251] = \BaseJaw:PWMUDB:final_kill_reg\[1266]
Removing Lhs of wire \BaseJaw:PWMUDB:status_4\[1252] = zero[6]
Removing Rhs of wire \BaseJaw:PWMUDB:status_3\[1253] = \BaseJaw:PWMUDB:fifo_full\[1273]
Removing Rhs of wire \BaseJaw:PWMUDB:status_1\[1255] = \BaseJaw:PWMUDB:cmp2_status_reg\[1265]
Removing Rhs of wire \BaseJaw:PWMUDB:status_0\[1256] = \BaseJaw:PWMUDB:cmp1_status_reg\[1264]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp1_status_reg\\R\[1267] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp1_status_reg\\S\[1268] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp2_status_reg\\R\[1269] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp2_status_reg\\S\[1270] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:final_kill_reg\\R\[1271] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:final_kill_reg\\S\[1272] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:cs_addr_2\[1274] = \BaseJaw:PWMUDB:tc_i\[1229]
Removing Lhs of wire \BaseJaw:PWMUDB:cs_addr_1\[1275] = \BaseJaw:PWMUDB:runmode_enable\[1224]
Removing Lhs of wire \BaseJaw:PWMUDB:cs_addr_0\[1276] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:compare1\[1357] = \BaseJaw:PWMUDB:cmp1_less\[1328]
Removing Lhs of wire \BaseJaw:PWMUDB:compare2\[1358] = \BaseJaw:PWMUDB:cmp2_less\[1331]
Removing Lhs of wire \BaseJaw:PWMUDB:pwm_temp\[1368] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_23\[1409] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_22\[1410] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_21\[1411] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_20\[1412] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_19\[1413] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_18\[1414] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_17\[1415] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_16\[1416] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_15\[1417] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_14\[1418] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_13\[1419] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_12\[1420] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_11\[1421] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_10\[1422] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_9\[1423] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_8\[1424] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_7\[1425] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_6\[1426] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_5\[1427] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_4\[1428] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_3\[1429] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_2\[1430] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_1\[1431] = \BaseJaw:PWMUDB:MODIN4_1\[1432]
Removing Lhs of wire \BaseJaw:PWMUDB:MODIN4_1\[1432] = \BaseJaw:PWMUDB:dith_count_1\[1240]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:a_0\[1433] = \BaseJaw:PWMUDB:MODIN4_0\[1434]
Removing Lhs of wire \BaseJaw:PWMUDB:MODIN4_0\[1434] = \BaseJaw:PWMUDB:dith_count_0\[1242]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1566] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1567] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S6_net_0[1575] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S5_net_0[1581] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S2_net_0[1587] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_994[1588] = \LeftEyebrow:PWMUDB:pwm1_i_reg\[1768]
Removing Lhs of wire tmpOE__S4_net_0[1594] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_995[1595] = \LeftEyebrow:PWMUDB:pwm2_i_reg\[1770]
Removing Lhs of wire \LeftEyebrow:PWMUDB:ctrl_enable\[1614] = \LeftEyebrow:PWMUDB:control_7\[1606]
Removing Lhs of wire \LeftEyebrow:PWMUDB:hwCapture\[1624] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:hwEnable\[1625] = \LeftEyebrow:PWMUDB:control_7\[1606]
Removing Lhs of wire \LeftEyebrow:PWMUDB:trig_out\[1629] = tmpOE__S1_net_0[1]
Removing Lhs of wire \LeftEyebrow:PWMUDB:runmode_enable\\R\[1631] = zero[6]
Removing Lhs of wire Net_996[1632] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:runmode_enable\\S\[1633] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_enable\[1634] = \LeftEyebrow:PWMUDB:runmode_enable\[1630]
Removing Lhs of wire \LeftEyebrow:PWMUDB:ltch_kill_reg\\R\[1638] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:ltch_kill_reg\\S\[1639] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:min_kill_reg\\R\[1640] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:min_kill_reg\\S\[1641] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_kill\[1644] = tmpOE__S1_net_0[1]
Removing Lhs of wire \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_1\[1648] = \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_1\[1934]
Removing Lhs of wire \LeftEyebrow:PWMUDB:add_vi_vv_MODGEN_5_0\[1650] = \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_0\[1935]
Removing Lhs of wire \LeftEyebrow:PWMUDB:dith_count_1\\R\[1651] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:dith_count_1\\S\[1652] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:dith_count_0\\R\[1653] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:dith_count_0\\S\[1654] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:status_6\[1657] = zero[6]
Removing Rhs of wire \LeftEyebrow:PWMUDB:status_5\[1658] = \LeftEyebrow:PWMUDB:final_kill_reg\[1673]
Removing Lhs of wire \LeftEyebrow:PWMUDB:status_4\[1659] = zero[6]
Removing Rhs of wire \LeftEyebrow:PWMUDB:status_3\[1660] = \LeftEyebrow:PWMUDB:fifo_full\[1680]
Removing Rhs of wire \LeftEyebrow:PWMUDB:status_1\[1662] = \LeftEyebrow:PWMUDB:cmp2_status_reg\[1672]
Removing Rhs of wire \LeftEyebrow:PWMUDB:status_0\[1663] = \LeftEyebrow:PWMUDB:cmp1_status_reg\[1671]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp1_status_reg\\R\[1674] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp1_status_reg\\S\[1675] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp2_status_reg\\R\[1676] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp2_status_reg\\S\[1677] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_kill_reg\\R\[1678] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_kill_reg\\S\[1679] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cs_addr_2\[1681] = \LeftEyebrow:PWMUDB:tc_i\[1636]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cs_addr_1\[1682] = \LeftEyebrow:PWMUDB:runmode_enable\[1630]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cs_addr_0\[1683] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:compare1\[1764] = \LeftEyebrow:PWMUDB:cmp1_less\[1735]
Removing Lhs of wire \LeftEyebrow:PWMUDB:compare2\[1765] = \LeftEyebrow:PWMUDB:cmp2_less\[1738]
Removing Lhs of wire \LeftEyebrow:PWMUDB:pwm_temp\[1775] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_23\[1816] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_22\[1817] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_21\[1818] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_20\[1819] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_19\[1820] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_18\[1821] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_17\[1822] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_16\[1823] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_15\[1824] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_14\[1825] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_13\[1826] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_12\[1827] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_11\[1828] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_10\[1829] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_9\[1830] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_8\[1831] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_7\[1832] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_6\[1833] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_5\[1834] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_4\[1835] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_3\[1836] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_2\[1837] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_1\[1838] = \LeftEyebrow:PWMUDB:MODIN5_1\[1839]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODIN5_1\[1839] = \LeftEyebrow:PWMUDB:dith_count_1\[1647]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:a_0\[1840] = \LeftEyebrow:PWMUDB:MODIN5_0\[1841]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODIN5_0\[1841] = \LeftEyebrow:PWMUDB:dith_count_0\[1649]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1973] = tmpOE__S1_net_0[1]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1974] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S7_net_0[1983] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1009[1984] = \EyeBallHorizontal:PWMUDB:pwm1_i_reg\[2165]
Removing Lhs of wire tmpOE__S8_net_0[1990] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1010[1991] = \EyeBallHorizontal:PWMUDB:pwm2_i_reg\[2167]
Removing Lhs of wire Net_1013[1998] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:ctrl_enable\[2012] = \EyeBallHorizontal:PWMUDB:control_7\[2004]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:hwCapture\[2022] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:hwEnable\[2023] = \EyeBallHorizontal:PWMUDB:control_7\[2004]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:trig_out\[2027] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:runmode_enable\\R\[2029] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:runmode_enable\\S\[2030] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_enable\[2031] = \EyeBallHorizontal:PWMUDB:runmode_enable\[2028]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\R\[2035] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\S\[2036] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:min_kill_reg\\R\[2037] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:min_kill_reg\\S\[2038] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_kill\[2041] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_1\[2045] = \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_1\[2331]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:add_vi_vv_MODGEN_6_0\[2047] = \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_0\[2332]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:dith_count_1\\R\[2048] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:dith_count_1\\S\[2049] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:dith_count_0\\R\[2050] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:dith_count_0\\S\[2051] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:status_6\[2054] = zero[6]
Removing Rhs of wire \EyeBallHorizontal:PWMUDB:status_5\[2055] = \EyeBallHorizontal:PWMUDB:final_kill_reg\[2070]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:status_4\[2056] = zero[6]
Removing Rhs of wire \EyeBallHorizontal:PWMUDB:status_3\[2057] = \EyeBallHorizontal:PWMUDB:fifo_full\[2077]
Removing Rhs of wire \EyeBallHorizontal:PWMUDB:status_1\[2059] = \EyeBallHorizontal:PWMUDB:cmp2_status_reg\[2069]
Removing Rhs of wire \EyeBallHorizontal:PWMUDB:status_0\[2060] = \EyeBallHorizontal:PWMUDB:cmp1_status_reg\[2068]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\R\[2071] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\S\[2072] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\R\[2073] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\S\[2074] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_kill_reg\\R\[2075] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_kill_reg\\S\[2076] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cs_addr_2\[2078] = \EyeBallHorizontal:PWMUDB:tc_i\[2033]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cs_addr_1\[2079] = \EyeBallHorizontal:PWMUDB:runmode_enable\[2028]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cs_addr_0\[2080] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:compare1\[2161] = \EyeBallHorizontal:PWMUDB:cmp1_less\[2132]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:compare2\[2162] = \EyeBallHorizontal:PWMUDB:cmp2_less\[2135]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:pwm_temp\[2172] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_23\[2213] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_22\[2214] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_21\[2215] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_20\[2216] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_19\[2217] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_18\[2218] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_17\[2219] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_16\[2220] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_15\[2221] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_14\[2222] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_13\[2223] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_12\[2224] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_11\[2225] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_10\[2226] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_9\[2227] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_8\[2228] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_7\[2229] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_6\[2230] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_5\[2231] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_4\[2232] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_3\[2233] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_2\[2234] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_1\[2235] = \EyeBallHorizontal:PWMUDB:MODIN6_1\[2236]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODIN6_1\[2236] = \EyeBallHorizontal:PWMUDB:dith_count_1\[2044]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:a_0\[2237] = \EyeBallHorizontal:PWMUDB:MODIN6_0\[2238]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODIN6_0\[2238] = \EyeBallHorizontal:PWMUDB:dith_count_0\[2046]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2370] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2371] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S15_net_0[2379] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1024[2380] = \Neck:PWMUDB:pwm1_i_reg\[2561]
Removing Lhs of wire tmpOE__S16_net_0[2386] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1025[2387] = \Neck:PWMUDB:pwm2_i_reg\[2563]
Removing Lhs of wire Net_1028[2394] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:ctrl_enable\[2408] = \Neck:PWMUDB:control_7\[2400]
Removing Lhs of wire \Neck:PWMUDB:hwCapture\[2418] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:hwEnable\[2419] = \Neck:PWMUDB:control_7\[2400]
Removing Lhs of wire \Neck:PWMUDB:trig_out\[2423] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\R\[2425] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\S\[2426] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:final_enable\[2427] = \Neck:PWMUDB:runmode_enable\[2424]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\R\[2431] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\S\[2432] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\R\[2433] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\S\[2434] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:final_kill\[2437] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Neck:PWMUDB:add_vi_vv_MODGEN_7_1\[2441] = \Neck:PWMUDB:MODULE_7:g2:a0:s_1\[2727]
Removing Lhs of wire \Neck:PWMUDB:add_vi_vv_MODGEN_7_0\[2443] = \Neck:PWMUDB:MODULE_7:g2:a0:s_0\[2728]
Removing Lhs of wire \Neck:PWMUDB:dith_count_1\\R\[2444] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:dith_count_1\\S\[2445] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:dith_count_0\\R\[2446] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:dith_count_0\\S\[2447] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:status_6\[2450] = zero[6]
Removing Rhs of wire \Neck:PWMUDB:status_5\[2451] = \Neck:PWMUDB:final_kill_reg\[2466]
Removing Lhs of wire \Neck:PWMUDB:status_4\[2452] = zero[6]
Removing Rhs of wire \Neck:PWMUDB:status_3\[2453] = \Neck:PWMUDB:fifo_full\[2473]
Removing Rhs of wire \Neck:PWMUDB:status_1\[2455] = \Neck:PWMUDB:cmp2_status_reg\[2465]
Removing Rhs of wire \Neck:PWMUDB:status_0\[2456] = \Neck:PWMUDB:cmp1_status_reg\[2464]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\R\[2467] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\S\[2468] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\R\[2469] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\S\[2470] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\R\[2471] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\S\[2472] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_2\[2474] = \Neck:PWMUDB:tc_i\[2429]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_1\[2475] = \Neck:PWMUDB:runmode_enable\[2424]
Removing Lhs of wire \Neck:PWMUDB:cs_addr_0\[2476] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:compare1\[2557] = \Neck:PWMUDB:cmp1_less\[2528]
Removing Lhs of wire \Neck:PWMUDB:compare2\[2558] = \Neck:PWMUDB:cmp2_less\[2531]
Removing Lhs of wire \Neck:PWMUDB:pwm_temp\[2568] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_23\[2609] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_22\[2610] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_21\[2611] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_20\[2612] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_19\[2613] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_18\[2614] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_17\[2615] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_16\[2616] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_15\[2617] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_14\[2618] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_13\[2619] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_12\[2620] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_11\[2621] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_10\[2622] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_9\[2623] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_8\[2624] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_7\[2625] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_6\[2626] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_5\[2627] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_4\[2628] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_3\[2629] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_2\[2630] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_1\[2631] = \Neck:PWMUDB:MODIN7_1\[2632]
Removing Lhs of wire \Neck:PWMUDB:MODIN7_1\[2632] = \Neck:PWMUDB:dith_count_1\[2440]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:a_0\[2633] = \Neck:PWMUDB:MODIN7_0\[2634]
Removing Lhs of wire \Neck:PWMUDB:MODIN7_0\[2634] = \Neck:PWMUDB:dith_count_0\[2442]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2766] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2767] = tmpOE__S1_net_0[1]
Removing Lhs of wire tmpOE__S13_net_0[2775] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1039[2776] = \Lip:PWMUDB:pwm1_i_reg\[2957]
Removing Lhs of wire tmpOE__S14_net_0[2782] = tmpOE__S1_net_0[1]
Removing Rhs of wire Net_1040[2783] = \Lip:PWMUDB:pwm2_i_reg\[2959]
Removing Lhs of wire Net_1043[2790] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:ctrl_enable\[2804] = \Lip:PWMUDB:control_7\[2796]
Removing Lhs of wire \Lip:PWMUDB:hwCapture\[2814] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:hwEnable\[2815] = \Lip:PWMUDB:control_7\[2796]
Removing Lhs of wire \Lip:PWMUDB:trig_out\[2819] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\R\[2821] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\S\[2822] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:final_enable\[2823] = \Lip:PWMUDB:runmode_enable\[2820]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\R\[2827] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\S\[2828] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\R\[2829] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\S\[2830] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:final_kill\[2833] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Lip:PWMUDB:add_vi_vv_MODGEN_8_1\[2837] = \Lip:PWMUDB:MODULE_8:g2:a0:s_1\[3123]
Removing Lhs of wire \Lip:PWMUDB:add_vi_vv_MODGEN_8_0\[2839] = \Lip:PWMUDB:MODULE_8:g2:a0:s_0\[3124]
Removing Lhs of wire \Lip:PWMUDB:dith_count_1\\R\[2840] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:dith_count_1\\S\[2841] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:dith_count_0\\R\[2842] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:dith_count_0\\S\[2843] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:status_6\[2846] = zero[6]
Removing Rhs of wire \Lip:PWMUDB:status_5\[2847] = \Lip:PWMUDB:final_kill_reg\[2862]
Removing Lhs of wire \Lip:PWMUDB:status_4\[2848] = zero[6]
Removing Rhs of wire \Lip:PWMUDB:status_3\[2849] = \Lip:PWMUDB:fifo_full\[2869]
Removing Rhs of wire \Lip:PWMUDB:status_1\[2851] = \Lip:PWMUDB:cmp2_status_reg\[2861]
Removing Rhs of wire \Lip:PWMUDB:status_0\[2852] = \Lip:PWMUDB:cmp1_status_reg\[2860]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\R\[2863] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\S\[2864] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\R\[2865] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\S\[2866] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\R\[2867] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\S\[2868] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_2\[2870] = \Lip:PWMUDB:tc_i\[2825]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_1\[2871] = \Lip:PWMUDB:runmode_enable\[2820]
Removing Lhs of wire \Lip:PWMUDB:cs_addr_0\[2872] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:compare1\[2953] = \Lip:PWMUDB:cmp1_less\[2924]
Removing Lhs of wire \Lip:PWMUDB:compare2\[2954] = \Lip:PWMUDB:cmp2_less\[2927]
Removing Lhs of wire \Lip:PWMUDB:pwm_temp\[2964] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_23\[3005] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_22\[3006] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_21\[3007] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_20\[3008] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_19\[3009] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_18\[3010] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_17\[3011] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_16\[3012] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_15\[3013] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_14\[3014] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_13\[3015] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_12\[3016] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_11\[3017] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_10\[3018] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_9\[3019] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_8\[3020] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_7\[3021] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_6\[3022] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_5\[3023] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_4\[3024] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_3\[3025] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_2\[3026] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_1\[3027] = \Lip:PWMUDB:MODIN8_1\[3028]
Removing Lhs of wire \Lip:PWMUDB:MODIN8_1\[3028] = \Lip:PWMUDB:dith_count_1\[2836]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:a_0\[3029] = \Lip:PWMUDB:MODIN8_0\[3030]
Removing Lhs of wire \Lip:PWMUDB:MODIN8_0\[3030] = \Lip:PWMUDB:dith_count_0\[2838]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3162] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3163] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:min_kill_reg\\D\[3170] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:prevCapture\\D\[3171] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:trig_last\\D\[3172] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:ltch_kill_reg\\D\[3175] = tmpOE__S1_net_0[1]
Removing Lhs of wire \RightEyebrow:PWMUDB:prevCompare1\\D\[3178] = \RightEyebrow:PWMUDB:cmp1\[82]
Removing Lhs of wire \RightEyebrow:PWMUDB:prevCompare2\\D\[3179] = \RightEyebrow:PWMUDB:cmp2\[85]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp1_status_reg\\D\[3180] = \RightEyebrow:PWMUDB:cmp1_status\[83]
Removing Lhs of wire \RightEyebrow:PWMUDB:cmp2_status_reg\\D\[3181] = \RightEyebrow:PWMUDB:cmp2_status\[86]
Removing Lhs of wire \RightEyebrow:PWMUDB:pwm_i_reg\\D\[3183] = \RightEyebrow:PWMUDB:pwm_i\[183]
Removing Lhs of wire \RightEyebrow:PWMUDB:pwm1_i_reg\\D\[3184] = \RightEyebrow:PWMUDB:pwm1_i\[185]
Removing Lhs of wire \RightEyebrow:PWMUDB:pwm2_i_reg\\D\[3185] = \RightEyebrow:PWMUDB:pwm2_i\[187]
Removing Lhs of wire \RightEyebrow:PWMUDB:tc_i_reg\\D\[3186] = \RightEyebrow:PWMUDB:status_2\[77]
Removing Lhs of wire \EyelidGroup:PWMUDB:min_kill_reg\\D\[3187] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyelidGroup:PWMUDB:prevCapture\\D\[3188] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:trig_last\\D\[3189] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:ltch_kill_reg\\D\[3192] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyelidGroup:PWMUDB:prevCompare1\\D\[3195] = \EyelidGroup:PWMUDB:cmp1\[480]
Removing Lhs of wire \EyelidGroup:PWMUDB:prevCompare2\\D\[3196] = \EyelidGroup:PWMUDB:cmp2\[483]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp1_status_reg\\D\[3197] = \EyelidGroup:PWMUDB:cmp1_status\[481]
Removing Lhs of wire \EyelidGroup:PWMUDB:cmp2_status_reg\\D\[3198] = \EyelidGroup:PWMUDB:cmp2_status\[484]
Removing Lhs of wire \EyelidGroup:PWMUDB:pwm_i_reg\\D\[3200] = \EyelidGroup:PWMUDB:pwm_i\[581]
Removing Lhs of wire \EyelidGroup:PWMUDB:pwm1_i_reg\\D\[3201] = \EyelidGroup:PWMUDB:pwm1_i\[583]
Removing Lhs of wire \EyelidGroup:PWMUDB:pwm2_i_reg\\D\[3202] = \EyelidGroup:PWMUDB:pwm2_i\[585]
Removing Lhs of wire \EyelidGroup:PWMUDB:tc_i_reg\\D\[3203] = \EyelidGroup:PWMUDB:status_2\[475]
Removing Lhs of wire \EyeBallVertical:PWMUDB:min_kill_reg\\D\[3204] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:prevCapture\\D\[3205] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:trig_last\\D\[3206] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:ltch_kill_reg\\D\[3209] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallVertical:PWMUDB:prevCompare1\\D\[3212] = \EyeBallVertical:PWMUDB:cmp1\[877]
Removing Lhs of wire \EyeBallVertical:PWMUDB:prevCompare2\\D\[3213] = \EyeBallVertical:PWMUDB:cmp2\[880]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp1_status_reg\\D\[3214] = \EyeBallVertical:PWMUDB:cmp1_status\[878]
Removing Lhs of wire \EyeBallVertical:PWMUDB:cmp2_status_reg\\D\[3215] = \EyeBallVertical:PWMUDB:cmp2_status\[881]
Removing Lhs of wire \EyeBallVertical:PWMUDB:pwm_i_reg\\D\[3217] = \EyeBallVertical:PWMUDB:pwm_i\[978]
Removing Lhs of wire \EyeBallVertical:PWMUDB:pwm1_i_reg\\D\[3218] = \EyeBallVertical:PWMUDB:pwm1_i\[980]
Removing Lhs of wire \EyeBallVertical:PWMUDB:pwm2_i_reg\\D\[3219] = \EyeBallVertical:PWMUDB:pwm2_i\[982]
Removing Lhs of wire \EyeBallVertical:PWMUDB:tc_i_reg\\D\[3220] = \EyeBallVertical:PWMUDB:status_2\[872]
Removing Lhs of wire \BaseJaw:PWMUDB:min_kill_reg\\D\[3221] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:prevCapture\\D\[3222] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:trig_last\\D\[3223] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:ltch_kill_reg\\D\[3226] = tmpOE__S1_net_0[1]
Removing Lhs of wire \BaseJaw:PWMUDB:prevCompare1\\D\[3229] = \BaseJaw:PWMUDB:cmp1\[1259]
Removing Lhs of wire \BaseJaw:PWMUDB:prevCompare2\\D\[3230] = \BaseJaw:PWMUDB:cmp2\[1262]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp1_status_reg\\D\[3231] = \BaseJaw:PWMUDB:cmp1_status\[1260]
Removing Lhs of wire \BaseJaw:PWMUDB:cmp2_status_reg\\D\[3232] = \BaseJaw:PWMUDB:cmp2_status\[1263]
Removing Lhs of wire \BaseJaw:PWMUDB:pwm_i_reg\\D\[3234] = \BaseJaw:PWMUDB:pwm_i\[1360]
Removing Lhs of wire \BaseJaw:PWMUDB:pwm1_i_reg\\D\[3235] = \BaseJaw:PWMUDB:pwm1_i\[1362]
Removing Lhs of wire \BaseJaw:PWMUDB:pwm2_i_reg\\D\[3236] = \BaseJaw:PWMUDB:pwm2_i\[1364]
Removing Lhs of wire \BaseJaw:PWMUDB:tc_i_reg\\D\[3237] = \BaseJaw:PWMUDB:status_2\[1254]
Removing Lhs of wire \LeftEyebrow:PWMUDB:min_kill_reg\\D\[3238] = tmpOE__S1_net_0[1]
Removing Lhs of wire \LeftEyebrow:PWMUDB:prevCapture\\D\[3239] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:trig_last\\D\[3240] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:ltch_kill_reg\\D\[3243] = tmpOE__S1_net_0[1]
Removing Lhs of wire \LeftEyebrow:PWMUDB:prevCompare1\\D\[3246] = \LeftEyebrow:PWMUDB:cmp1\[1666]
Removing Lhs of wire \LeftEyebrow:PWMUDB:prevCompare2\\D\[3247] = \LeftEyebrow:PWMUDB:cmp2\[1669]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp1_status_reg\\D\[3248] = \LeftEyebrow:PWMUDB:cmp1_status\[1667]
Removing Lhs of wire \LeftEyebrow:PWMUDB:cmp2_status_reg\\D\[3249] = \LeftEyebrow:PWMUDB:cmp2_status\[1670]
Removing Lhs of wire \LeftEyebrow:PWMUDB:pwm_i_reg\\D\[3251] = \LeftEyebrow:PWMUDB:pwm_i\[1767]
Removing Lhs of wire \LeftEyebrow:PWMUDB:pwm1_i_reg\\D\[3252] = \LeftEyebrow:PWMUDB:pwm1_i\[1769]
Removing Lhs of wire \LeftEyebrow:PWMUDB:pwm2_i_reg\\D\[3253] = \LeftEyebrow:PWMUDB:pwm2_i\[1771]
Removing Lhs of wire \LeftEyebrow:PWMUDB:tc_i_reg\\D\[3254] = \LeftEyebrow:PWMUDB:status_2\[1661]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:min_kill_reg\\D\[3255] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:prevCapture\\D\[3256] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:trig_last\\D\[3257] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:ltch_kill_reg\\D\[3260] = tmpOE__S1_net_0[1]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:prevCompare1\\D\[3263] = \EyeBallHorizontal:PWMUDB:cmp1\[2063]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:prevCompare2\\D\[3264] = \EyeBallHorizontal:PWMUDB:cmp2\[2066]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp1_status_reg\\D\[3265] = \EyeBallHorizontal:PWMUDB:cmp1_status\[2064]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:cmp2_status_reg\\D\[3266] = \EyeBallHorizontal:PWMUDB:cmp2_status\[2067]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:pwm_i_reg\\D\[3268] = \EyeBallHorizontal:PWMUDB:pwm_i\[2164]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:pwm1_i_reg\\D\[3269] = \EyeBallHorizontal:PWMUDB:pwm1_i\[2166]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:pwm2_i_reg\\D\[3270] = \EyeBallHorizontal:PWMUDB:pwm2_i\[2168]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:tc_i_reg\\D\[3271] = \EyeBallHorizontal:PWMUDB:status_2\[2058]
Removing Lhs of wire \Neck:PWMUDB:min_kill_reg\\D\[3272] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Neck:PWMUDB:prevCapture\\D\[3273] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:trig_last\\D\[3274] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:ltch_kill_reg\\D\[3277] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Neck:PWMUDB:prevCompare1\\D\[3280] = \Neck:PWMUDB:cmp1\[2459]
Removing Lhs of wire \Neck:PWMUDB:prevCompare2\\D\[3281] = \Neck:PWMUDB:cmp2\[2462]
Removing Lhs of wire \Neck:PWMUDB:cmp1_status_reg\\D\[3282] = \Neck:PWMUDB:cmp1_status\[2460]
Removing Lhs of wire \Neck:PWMUDB:cmp2_status_reg\\D\[3283] = \Neck:PWMUDB:cmp2_status\[2463]
Removing Lhs of wire \Neck:PWMUDB:pwm_i_reg\\D\[3285] = \Neck:PWMUDB:pwm_i\[2560]
Removing Lhs of wire \Neck:PWMUDB:pwm1_i_reg\\D\[3286] = \Neck:PWMUDB:pwm1_i\[2562]
Removing Lhs of wire \Neck:PWMUDB:pwm2_i_reg\\D\[3287] = \Neck:PWMUDB:pwm2_i\[2564]
Removing Lhs of wire \Neck:PWMUDB:tc_i_reg\\D\[3288] = \Neck:PWMUDB:status_2\[2454]
Removing Lhs of wire \Lip:PWMUDB:min_kill_reg\\D\[3289] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Lip:PWMUDB:prevCapture\\D\[3290] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:trig_last\\D\[3291] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:ltch_kill_reg\\D\[3294] = tmpOE__S1_net_0[1]
Removing Lhs of wire \Lip:PWMUDB:prevCompare1\\D\[3297] = \Lip:PWMUDB:cmp1\[2855]
Removing Lhs of wire \Lip:PWMUDB:prevCompare2\\D\[3298] = \Lip:PWMUDB:cmp2\[2858]
Removing Lhs of wire \Lip:PWMUDB:cmp1_status_reg\\D\[3299] = \Lip:PWMUDB:cmp1_status\[2856]
Removing Lhs of wire \Lip:PWMUDB:cmp2_status_reg\\D\[3300] = \Lip:PWMUDB:cmp2_status\[2859]
Removing Lhs of wire \Lip:PWMUDB:pwm_i_reg\\D\[3302] = \Lip:PWMUDB:pwm_i\[2956]
Removing Lhs of wire \Lip:PWMUDB:pwm1_i_reg\\D\[3303] = \Lip:PWMUDB:pwm1_i\[2958]
Removing Lhs of wire \Lip:PWMUDB:pwm2_i_reg\\D\[3304] = \Lip:PWMUDB:pwm2_i\[2960]
Removing Lhs of wire \Lip:PWMUDB:tc_i_reg\\D\[3305] = \Lip:PWMUDB:status_2\[2850]

------------------------------------------------------
Aliased 0 equations, 648 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__S1_net_0' (cost = 0):
tmpOE__S1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:cmp1\' (cost = 0):
\RightEyebrow:PWMUDB:cmp1\ <= (\RightEyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:cmp2\' (cost = 0):
\RightEyebrow:PWMUDB:cmp2\ <= (\RightEyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RightEyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \RightEyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RightEyebrow:PWMUDB:dith_count_1\ and \RightEyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:cmp1\' (cost = 0):
\EyelidGroup:PWMUDB:cmp1\ <= (\EyelidGroup:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:cmp2\' (cost = 0):
\EyelidGroup:PWMUDB:cmp2\ <= (\EyelidGroup:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\EyelidGroup:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \EyelidGroup:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\EyelidGroup:PWMUDB:dith_count_1\ and \EyelidGroup:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:cmp1\' (cost = 0):
\EyeBallVertical:PWMUDB:cmp1\ <= (\EyeBallVertical:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:cmp2\' (cost = 0):
\EyeBallVertical:PWMUDB:cmp2\ <= (\EyeBallVertical:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\EyeBallVertical:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \EyeBallVertical:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\EyeBallVertical:PWMUDB:dith_count_1\ and \EyeBallVertical:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:cmp1\' (cost = 0):
\BaseJaw:PWMUDB:cmp1\ <= (\BaseJaw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:cmp2\' (cost = 0):
\BaseJaw:PWMUDB:cmp2\ <= (\BaseJaw:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BaseJaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \BaseJaw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BaseJaw:PWMUDB:dith_count_1\ and \BaseJaw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:cmp1\' (cost = 0):
\LeftEyebrow:PWMUDB:cmp1\ <= (\LeftEyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:cmp2\' (cost = 0):
\LeftEyebrow:PWMUDB:cmp2\ <= (\LeftEyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\LeftEyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \LeftEyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\LeftEyebrow:PWMUDB:dith_count_1\ and \LeftEyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:cmp1\' (cost = 0):
\EyeBallHorizontal:PWMUDB:cmp1\ <= (\EyeBallHorizontal:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:cmp2\' (cost = 0):
\EyeBallHorizontal:PWMUDB:cmp2\ <= (\EyeBallHorizontal:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\EyeBallHorizontal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \EyeBallHorizontal:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\EyeBallHorizontal:PWMUDB:dith_count_1\ and \EyeBallHorizontal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Neck:PWMUDB:cmp1\' (cost = 0):
\Neck:PWMUDB:cmp1\ <= (\Neck:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:cmp2\' (cost = 0):
\Neck:PWMUDB:cmp2\ <= (\Neck:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Neck:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Neck:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lip:PWMUDB:cmp1\' (cost = 0):
\Lip:PWMUDB:cmp1\ <= (\Lip:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:cmp2\' (cost = 0):
\Lip:PWMUDB:cmp2\ <= (\Lip:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Lip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Lip:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \RightEyebrow:PWMUDB:dith_count_0\ and \RightEyebrow:PWMUDB:dith_count_1\)
	OR (not \RightEyebrow:PWMUDB:dith_count_1\ and \RightEyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \EyelidGroup:PWMUDB:dith_count_0\ and \EyelidGroup:PWMUDB:dith_count_1\)
	OR (not \EyelidGroup:PWMUDB:dith_count_1\ and \EyelidGroup:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \EyeBallVertical:PWMUDB:dith_count_0\ and \EyeBallVertical:PWMUDB:dith_count_1\)
	OR (not \EyeBallVertical:PWMUDB:dith_count_1\ and \EyeBallVertical:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \BaseJaw:PWMUDB:dith_count_0\ and \BaseJaw:PWMUDB:dith_count_1\)
	OR (not \BaseJaw:PWMUDB:dith_count_1\ and \BaseJaw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \LeftEyebrow:PWMUDB:dith_count_0\ and \LeftEyebrow:PWMUDB:dith_count_1\)
	OR (not \LeftEyebrow:PWMUDB:dith_count_1\ and \LeftEyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \EyeBallHorizontal:PWMUDB:dith_count_0\ and \EyeBallHorizontal:PWMUDB:dith_count_1\)
	OR (not \EyeBallHorizontal:PWMUDB:dith_count_1\ and \EyeBallHorizontal:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Neck:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Neck:PWMUDB:dith_count_0\ and \Neck:PWMUDB:dith_count_1\)
	OR (not \Neck:PWMUDB:dith_count_1\ and \Neck:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Lip:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Lip:PWMUDB:dith_count_0\ and \Lip:PWMUDB:dith_count_1\)
	OR (not \Lip:PWMUDB:dith_count_1\ and \Lip:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 202 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \RightEyebrow:PWMUDB:final_capture\ to zero
Aliasing \RightEyebrow:PWMUDB:pwm_i\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EyelidGroup:PWMUDB:final_capture\ to zero
Aliasing \EyelidGroup:PWMUDB:pwm_i\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EyeBallVertical:PWMUDB:final_capture\ to zero
Aliasing \EyeBallVertical:PWMUDB:pwm_i\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BaseJaw:PWMUDB:final_capture\ to zero
Aliasing \BaseJaw:PWMUDB:pwm_i\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \LeftEyebrow:PWMUDB:final_capture\ to zero
Aliasing \LeftEyebrow:PWMUDB:pwm_i\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:final_capture\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:pwm_i\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Neck:PWMUDB:final_capture\ to zero
Aliasing \Neck:PWMUDB:pwm_i\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Lip:PWMUDB:final_capture\ to zero
Aliasing \Lip:PWMUDB:pwm_i\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RightEyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \EyelidGroup:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \EyeBallVertical:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \BaseJaw:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \LeftEyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \EyeBallHorizontal:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Neck:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Lip:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \RightEyebrow:PWMUDB:final_capture\[101] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:pwm_i\[183] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[360] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[370] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[380] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_capture\[499] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:pwm_i\[581] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[760] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[770] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[780] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_capture\[896] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:pwm_i\[978] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1157] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1167] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1177] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:final_capture\[1278] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:pwm_i\[1360] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1537] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1547] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1557] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_capture\[1685] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:pwm_i\[1767] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1944] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1954] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1964] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_capture\[2082] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:pwm_i\[2164] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2341] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2351] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2361] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:final_capture\[2478] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:pwm_i\[2560] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2737] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2747] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2757] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:final_capture\[2874] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:pwm_i\[2956] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[3133] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[3143] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[3153] = zero[6]
Removing Lhs of wire \RightEyebrow:PWMUDB:runmode_enable\\D\[3173] = \RightEyebrow:PWMUDB:control_7\[22]
Removing Lhs of wire \RightEyebrow:PWMUDB:final_kill_reg\\D\[3182] = zero[6]
Removing Lhs of wire \EyelidGroup:PWMUDB:runmode_enable\\D\[3190] = \EyelidGroup:PWMUDB:control_7\[420]
Removing Lhs of wire \EyelidGroup:PWMUDB:final_kill_reg\\D\[3199] = zero[6]
Removing Lhs of wire \EyeBallVertical:PWMUDB:runmode_enable\\D\[3207] = \EyeBallVertical:PWMUDB:control_7\[817]
Removing Lhs of wire \EyeBallVertical:PWMUDB:final_kill_reg\\D\[3216] = zero[6]
Removing Lhs of wire \BaseJaw:PWMUDB:runmode_enable\\D\[3224] = \BaseJaw:PWMUDB:control_7\[1200]
Removing Lhs of wire \BaseJaw:PWMUDB:final_kill_reg\\D\[3233] = zero[6]
Removing Lhs of wire \LeftEyebrow:PWMUDB:runmode_enable\\D\[3241] = \LeftEyebrow:PWMUDB:control_7\[1606]
Removing Lhs of wire \LeftEyebrow:PWMUDB:final_kill_reg\\D\[3250] = zero[6]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:runmode_enable\\D\[3258] = \EyeBallHorizontal:PWMUDB:control_7\[2004]
Removing Lhs of wire \EyeBallHorizontal:PWMUDB:final_kill_reg\\D\[3267] = zero[6]
Removing Lhs of wire \Neck:PWMUDB:runmode_enable\\D\[3275] = \Neck:PWMUDB:control_7\[2400]
Removing Lhs of wire \Neck:PWMUDB:final_kill_reg\\D\[3284] = zero[6]
Removing Lhs of wire \Lip:PWMUDB:runmode_enable\\D\[3292] = \Lip:PWMUDB:control_7\[2796]
Removing Lhs of wire \Lip:PWMUDB:final_kill_reg\\D\[3301] = zero[6]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj" -dcpsoc3 Robot_Control.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.702ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Sunday, 17 November 2019 13:55:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sandeep Nadella\OneDrive\Documents\PSoC Creator\SD_Workspace\Robot_Control.cydsn\Robot_Control.cyprj -d CY8C5868LTI-LP039 Robot_Control.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RightEyebrow:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \EyelidGroup:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \EyeBallVertical:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BaseJaw:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \LeftEyebrow:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \EyeBallHorizontal:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Neck:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Lip:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \RightEyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RightEyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RightEyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RightEyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EyelidGroup:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \EyelidGroup:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \EyelidGroup:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \EyelidGroup:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallVertical:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallVertical:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallVertical:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallVertical:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BaseJaw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BaseJaw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BaseJaw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \BaseJaw:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \LeftEyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \LeftEyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \LeftEyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \LeftEyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallHorizontal:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallHorizontal:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallHorizontal:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \EyeBallHorizontal:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Neck:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Lip:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_1041
    Digital Clock 1: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_918
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_944
    Digital Clock 3: Automatic-assigning  clock 'Clock_7'. Fanout=1, Signal=Net_1011
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_211
    Digital Clock 5: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_1026
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_970
    Digital Clock 7: Automatic-assigning  clock 'Clock_8'. Fanout=1, Signal=Net_997
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \RightEyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \EyelidGroup:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \EyeBallVertical:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \BaseJaw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \LeftEyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_8 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_8, EnableOut: Constant 1
    UDB Clk/Enable \EyeBallHorizontal:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Neck:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Lip:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            pin_input => Net_1 ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            pin_input => Net_2 ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S17(0)__PA ,
            pin_input => Net_969 ,
            pad => S17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S11(0)__PA ,
            pin_input => Net_968 ,
            pad => S11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S10(0)__PA ,
            pin_input => Net_943 ,
            pad => S10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S9(0)__PA ,
            pin_input => Net_942 ,
            pad => S9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S6(0)__PA ,
            pin_input => Net_917 ,
            pad => S6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S5(0)__PA ,
            pin_input => Net_916 ,
            pad => S5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            pin_input => Net_994 ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S4(0)__PA ,
            pin_input => Net_995 ,
            pad => S4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S7(0)__PA ,
            pin_input => Net_1009 ,
            pad => S7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S8(0)__PA ,
            pin_input => Net_1010 ,
            pad => S8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S15(0)__PA ,
            pin_input => Net_1024 ,
            pad => S15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S16(0)__PA ,
            pin_input => Net_1025 ,
            pad => S16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S13(0)__PA ,
            pin_input => Net_1039 ,
            pad => S13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => S14(0)__PA ,
            pin_input => Net_1040 ,
            pad => S14(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\RightEyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:tc_i\
        );
        Output = \RightEyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\EyelidGroup:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * \EyelidGroup:PWMUDB:tc_i\
        );
        Output = \EyelidGroup:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\EyeBallVertical:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:tc_i\
        );
        Output = \EyeBallVertical:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\BaseJaw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:tc_i\
        );
        Output = \BaseJaw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\LeftEyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * \LeftEyebrow:PWMUDB:tc_i\
        );
        Output = \LeftEyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:tc_i\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:tc_i\
        );
        Output = \Neck:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:tc_i\
        );
        Output = \Lip:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RightEyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:control_7\
        );
        Output = \RightEyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\RightEyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = \RightEyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RightEyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = \RightEyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\RightEyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RightEyebrow:PWMUDB:prevCompare1\ * 
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = \RightEyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\RightEyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RightEyebrow:PWMUDB:prevCompare2\ * 
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = \RightEyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_1 (fanout=1)

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=1)

    MacroCell: Name=\EyelidGroup:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:control_7\
        );
        Output = \EyelidGroup:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\EyelidGroup:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = \EyelidGroup:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\EyelidGroup:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = \EyelidGroup:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\EyelidGroup:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyelidGroup:PWMUDB:prevCompare1\ * 
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = \EyelidGroup:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\EyelidGroup:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyelidGroup:PWMUDB:prevCompare2\ * 
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = \EyelidGroup:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_942, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * 
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = Net_942 (fanout=1)

    MacroCell: Name=Net_943, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * 
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = Net_943 (fanout=1)

    MacroCell: Name=\EyeBallVertical:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:control_7\
        );
        Output = \EyeBallVertical:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\EyeBallVertical:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = \EyeBallVertical:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\EyeBallVertical:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = \EyeBallVertical:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\EyeBallVertical:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallVertical:PWMUDB:prevCompare1\ * 
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = \EyeBallVertical:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\EyeBallVertical:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallVertical:PWMUDB:prevCompare2\ * 
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = \EyeBallVertical:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_916, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = Net_916 (fanout=1)

    MacroCell: Name=Net_917, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = Net_917 (fanout=1)

    MacroCell: Name=\BaseJaw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:control_7\
        );
        Output = \BaseJaw:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\BaseJaw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = \BaseJaw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\BaseJaw:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = \BaseJaw:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\BaseJaw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BaseJaw:PWMUDB:prevCompare1\ * \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = \BaseJaw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\BaseJaw:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BaseJaw:PWMUDB:prevCompare2\ * \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = \BaseJaw:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_968, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = Net_968 (fanout=1)

    MacroCell: Name=Net_969, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = Net_969 (fanout=1)

    MacroCell: Name=\LeftEyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:control_7\
        );
        Output = \LeftEyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\LeftEyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = \LeftEyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\LeftEyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = \LeftEyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\LeftEyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LeftEyebrow:PWMUDB:prevCompare1\ * 
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = \LeftEyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\LeftEyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LeftEyebrow:PWMUDB:prevCompare2\ * 
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = \LeftEyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_994, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * 
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_994 (fanout=1)

    MacroCell: Name=Net_995, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * 
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_995 (fanout=1)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:control_7\
        );
        Output = \EyeBallHorizontal:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallHorizontal:PWMUDB:prevCompare1\ * 
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallHorizontal:PWMUDB:prevCompare2\ * 
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1009, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = Net_1009 (fanout=1)

    MacroCell: Name=Net_1010, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = Net_1010 (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:control_7\
        );
        Output = \Neck:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Neck:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare1\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Neck:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare2\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1024, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = Net_1024 (fanout=1)

    MacroCell: Name=Net_1025, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = Net_1025 (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:control_7\
        );
        Output = \Lip:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Lip:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare1\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Lip:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare2\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1039, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = Net_1039 (fanout=1)

    MacroCell: Name=Net_1040, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = Net_1040 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\RightEyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_211 ,
            cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RightEyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_211 ,
            cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \RightEyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \RightEyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \RightEyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \RightEyebrow:PWMUDB:status_3\ ,
            chain_in => \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EyelidGroup:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_944 ,
            cs_addr_2 => \EyelidGroup:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyelidGroup:PWMUDB:runmode_enable\ ,
            chain_out => \EyelidGroup:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EyelidGroup:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\EyelidGroup:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_944 ,
            cs_addr_2 => \EyelidGroup:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyelidGroup:PWMUDB:runmode_enable\ ,
            cl0_comb => \EyelidGroup:PWMUDB:cmp1_less\ ,
            z0_comb => \EyelidGroup:PWMUDB:tc_i\ ,
            cl1_comb => \EyelidGroup:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \EyelidGroup:PWMUDB:status_3\ ,
            chain_in => \EyelidGroup:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EyelidGroup:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EyeBallVertical:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_918 ,
            cs_addr_2 => \EyeBallVertical:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyeBallVertical:PWMUDB:runmode_enable\ ,
            chain_out => \EyeBallVertical:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EyeBallVertical:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\EyeBallVertical:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_918 ,
            cs_addr_2 => \EyeBallVertical:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyeBallVertical:PWMUDB:runmode_enable\ ,
            cl0_comb => \EyeBallVertical:PWMUDB:cmp1_less\ ,
            z0_comb => \EyeBallVertical:PWMUDB:tc_i\ ,
            cl1_comb => \EyeBallVertical:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \EyeBallVertical:PWMUDB:status_3\ ,
            chain_in => \EyeBallVertical:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EyeBallVertical:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BaseJaw:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_970 ,
            cs_addr_2 => \BaseJaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \BaseJaw:PWMUDB:runmode_enable\ ,
            chain_out => \BaseJaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BaseJaw:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BaseJaw:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_970 ,
            cs_addr_2 => \BaseJaw:PWMUDB:tc_i\ ,
            cs_addr_1 => \BaseJaw:PWMUDB:runmode_enable\ ,
            cl0_comb => \BaseJaw:PWMUDB:cmp1_less\ ,
            z0_comb => \BaseJaw:PWMUDB:tc_i\ ,
            cl1_comb => \BaseJaw:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \BaseJaw:PWMUDB:status_3\ ,
            chain_in => \BaseJaw:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BaseJaw:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_997 ,
            cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_997 ,
            cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \LeftEyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \LeftEyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \LeftEyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \LeftEyebrow:PWMUDB:status_3\ ,
            chain_in => \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1011 ,
            cs_addr_2 => \EyeBallHorizontal:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyeBallHorizontal:PWMUDB:runmode_enable\ ,
            chain_out => \EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \EyeBallHorizontal:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1011 ,
            cs_addr_2 => \EyeBallHorizontal:PWMUDB:tc_i\ ,
            cs_addr_1 => \EyeBallHorizontal:PWMUDB:runmode_enable\ ,
            cl0_comb => \EyeBallHorizontal:PWMUDB:cmp1_less\ ,
            z0_comb => \EyeBallHorizontal:PWMUDB:tc_i\ ,
            cl1_comb => \EyeBallHorizontal:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \EyeBallHorizontal:PWMUDB:status_3\ ,
            chain_in => \EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \EyeBallHorizontal:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1026 ,
            cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
            chain_out => \Neck:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Neck:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1026 ,
            cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
            cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
            cl0_comb => \Neck:PWMUDB:cmp1_less\ ,
            z0_comb => \Neck:PWMUDB:tc_i\ ,
            cl1_comb => \Neck:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Neck:PWMUDB:status_3\ ,
            chain_in => \Neck:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Neck:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1041 ,
            cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
            chain_out => \Lip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Lip:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1041 ,
            cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
            cl0_comb => \Lip:PWMUDB:cmp1_less\ ,
            z0_comb => \Lip:PWMUDB:tc_i\ ,
            cl1_comb => \Lip:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Lip:PWMUDB:status_3\ ,
            chain_in => \Lip:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Lip:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\RightEyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_211 ,
            status_3 => \RightEyebrow:PWMUDB:status_3\ ,
            status_2 => \RightEyebrow:PWMUDB:status_2\ ,
            status_1 => \RightEyebrow:PWMUDB:status_1\ ,
            status_0 => \RightEyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EyelidGroup:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_944 ,
            status_3 => \EyelidGroup:PWMUDB:status_3\ ,
            status_2 => \EyelidGroup:PWMUDB:status_2\ ,
            status_1 => \EyelidGroup:PWMUDB:status_1\ ,
            status_0 => \EyelidGroup:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EyeBallVertical:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_918 ,
            status_3 => \EyeBallVertical:PWMUDB:status_3\ ,
            status_2 => \EyeBallVertical:PWMUDB:status_2\ ,
            status_1 => \EyeBallVertical:PWMUDB:status_1\ ,
            status_0 => \EyeBallVertical:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BaseJaw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_970 ,
            status_3 => \BaseJaw:PWMUDB:status_3\ ,
            status_2 => \BaseJaw:PWMUDB:status_2\ ,
            status_1 => \BaseJaw:PWMUDB:status_1\ ,
            status_0 => \BaseJaw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\LeftEyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_997 ,
            status_3 => \LeftEyebrow:PWMUDB:status_3\ ,
            status_2 => \LeftEyebrow:PWMUDB:status_2\ ,
            status_1 => \LeftEyebrow:PWMUDB:status_1\ ,
            status_0 => \LeftEyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\EyeBallHorizontal:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1011 ,
            status_3 => \EyeBallHorizontal:PWMUDB:status_3\ ,
            status_2 => \EyeBallHorizontal:PWMUDB:status_2\ ,
            status_1 => \EyeBallHorizontal:PWMUDB:status_1\ ,
            status_0 => \EyeBallHorizontal:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Neck:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1026 ,
            status_3 => \Neck:PWMUDB:status_3\ ,
            status_2 => \Neck:PWMUDB:status_2\ ,
            status_1 => \Neck:PWMUDB:status_1\ ,
            status_0 => \Neck:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Lip:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1041 ,
            status_3 => \Lip:PWMUDB:status_3\ ,
            status_2 => \Lip:PWMUDB:status_2\ ,
            status_1 => \Lip:PWMUDB:status_1\ ,
            status_0 => \Lip:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\RightEyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_211 ,
            control_7 => \RightEyebrow:PWMUDB:control_7\ ,
            control_6 => \RightEyebrow:PWMUDB:control_6\ ,
            control_5 => \RightEyebrow:PWMUDB:control_5\ ,
            control_4 => \RightEyebrow:PWMUDB:control_4\ ,
            control_3 => \RightEyebrow:PWMUDB:control_3\ ,
            control_2 => \RightEyebrow:PWMUDB:control_2\ ,
            control_1 => \RightEyebrow:PWMUDB:control_1\ ,
            control_0 => \RightEyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\EyelidGroup:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_944 ,
            control_7 => \EyelidGroup:PWMUDB:control_7\ ,
            control_6 => \EyelidGroup:PWMUDB:control_6\ ,
            control_5 => \EyelidGroup:PWMUDB:control_5\ ,
            control_4 => \EyelidGroup:PWMUDB:control_4\ ,
            control_3 => \EyelidGroup:PWMUDB:control_3\ ,
            control_2 => \EyelidGroup:PWMUDB:control_2\ ,
            control_1 => \EyelidGroup:PWMUDB:control_1\ ,
            control_0 => \EyelidGroup:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\EyeBallVertical:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_918 ,
            control_7 => \EyeBallVertical:PWMUDB:control_7\ ,
            control_6 => \EyeBallVertical:PWMUDB:control_6\ ,
            control_5 => \EyeBallVertical:PWMUDB:control_5\ ,
            control_4 => \EyeBallVertical:PWMUDB:control_4\ ,
            control_3 => \EyeBallVertical:PWMUDB:control_3\ ,
            control_2 => \EyeBallVertical:PWMUDB:control_2\ ,
            control_1 => \EyeBallVertical:PWMUDB:control_1\ ,
            control_0 => \EyeBallVertical:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BaseJaw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_970 ,
            control_7 => \BaseJaw:PWMUDB:control_7\ ,
            control_6 => \BaseJaw:PWMUDB:control_6\ ,
            control_5 => \BaseJaw:PWMUDB:control_5\ ,
            control_4 => \BaseJaw:PWMUDB:control_4\ ,
            control_3 => \BaseJaw:PWMUDB:control_3\ ,
            control_2 => \BaseJaw:PWMUDB:control_2\ ,
            control_1 => \BaseJaw:PWMUDB:control_1\ ,
            control_0 => \BaseJaw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LeftEyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_997 ,
            control_7 => \LeftEyebrow:PWMUDB:control_7\ ,
            control_6 => \LeftEyebrow:PWMUDB:control_6\ ,
            control_5 => \LeftEyebrow:PWMUDB:control_5\ ,
            control_4 => \LeftEyebrow:PWMUDB:control_4\ ,
            control_3 => \LeftEyebrow:PWMUDB:control_3\ ,
            control_2 => \LeftEyebrow:PWMUDB:control_2\ ,
            control_1 => \LeftEyebrow:PWMUDB:control_1\ ,
            control_0 => \LeftEyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\EyeBallHorizontal:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1011 ,
            control_7 => \EyeBallHorizontal:PWMUDB:control_7\ ,
            control_6 => \EyeBallHorizontal:PWMUDB:control_6\ ,
            control_5 => \EyeBallHorizontal:PWMUDB:control_5\ ,
            control_4 => \EyeBallHorizontal:PWMUDB:control_4\ ,
            control_3 => \EyeBallHorizontal:PWMUDB:control_3\ ,
            control_2 => \EyeBallHorizontal:PWMUDB:control_2\ ,
            control_1 => \EyeBallHorizontal:PWMUDB:control_1\ ,
            control_0 => \EyeBallHorizontal:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Neck:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1026 ,
            control_7 => \Neck:PWMUDB:control_7\ ,
            control_6 => \Neck:PWMUDB:control_6\ ,
            control_5 => \Neck:PWMUDB:control_5\ ,
            control_4 => \Neck:PWMUDB:control_4\ ,
            control_3 => \Neck:PWMUDB:control_3\ ,
            control_2 => \Neck:PWMUDB:control_2\ ,
            control_1 => \Neck:PWMUDB:control_1\ ,
            control_0 => \Neck:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Lip:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1041 ,
            control_7 => \Lip:PWMUDB:control_7\ ,
            control_6 => \Lip:PWMUDB:control_6\ ,
            control_5 => \Lip:PWMUDB:control_5\ ,
            control_4 => \Lip:PWMUDB:control_4\ ,
            control_3 => \Lip:PWMUDB:control_3\ ,
            control_2 => \Lip:PWMUDB:control_2\ ,
            control_1 => \Lip:PWMUDB:control_1\ ,
            control_0 => \Lip:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   64 :  128 :  192 : 33.33 %
  Unique P-terms              :   64 :  320 :  384 : 16.67 %
  Total P-terms               :   64 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.218ms
Tech Mapping phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : S1(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : S10(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : S11(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : S13(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : S14(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : S15(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : S16(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : S17(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : S2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : S3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : S4(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : S5(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : S6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : S7(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : S8(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : S9(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       3.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\EyelidGroup:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_944 ,
        cs_addr_2 => \EyelidGroup:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyelidGroup:PWMUDB:runmode_enable\ ,
        chain_out => \EyelidGroup:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EyelidGroup:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BaseJaw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:control_7\
        );
        Output = \BaseJaw:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BaseJaw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:tc_i\
        );
        Output = \BaseJaw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_968, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = Net_968 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_969, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:runmode_enable\ * \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = Net_969 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\BaseJaw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = \BaseJaw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\BaseJaw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BaseJaw:PWMUDB:prevCompare1\ * \BaseJaw:PWMUDB:cmp1_less\
        );
        Output = \BaseJaw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BaseJaw:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = \BaseJaw:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BaseJaw:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_970) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\BaseJaw:PWMUDB:prevCompare2\ * \BaseJaw:PWMUDB:cmp2_less\
        );
        Output = \BaseJaw:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BaseJaw:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_970 ,
        cs_addr_2 => \BaseJaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \BaseJaw:PWMUDB:runmode_enable\ ,
        cl0_comb => \BaseJaw:PWMUDB:cmp1_less\ ,
        z0_comb => \BaseJaw:PWMUDB:tc_i\ ,
        cl1_comb => \BaseJaw:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \BaseJaw:PWMUDB:status_3\ ,
        chain_in => \BaseJaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BaseJaw:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\BaseJaw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_970 ,
        status_3 => \BaseJaw:PWMUDB:status_3\ ,
        status_2 => \BaseJaw:PWMUDB:status_2\ ,
        status_1 => \BaseJaw:PWMUDB:status_1\ ,
        status_0 => \BaseJaw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BaseJaw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_970 ,
        control_7 => \BaseJaw:PWMUDB:control_7\ ,
        control_6 => \BaseJaw:PWMUDB:control_6\ ,
        control_5 => \BaseJaw:PWMUDB:control_5\ ,
        control_4 => \BaseJaw:PWMUDB:control_4\ ,
        control_3 => \BaseJaw:PWMUDB:control_3\ ,
        control_2 => \BaseJaw:PWMUDB:control_2\ ,
        control_1 => \BaseJaw:PWMUDB:control_1\ ,
        control_0 => \BaseJaw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Neck:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:control_7\
        );
        Output = \Neck:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Neck:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:tc_i\
        );
        Output = \Neck:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1024, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = Net_1024 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1025, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:runmode_enable\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = Net_1025 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Neck:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Neck:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare1\ * \Neck:PWMUDB:cmp1_less\
        );
        Output = \Neck:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Neck:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Neck:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1026) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Neck:PWMUDB:prevCompare2\ * \Neck:PWMUDB:cmp2_less\
        );
        Output = \Neck:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1026 ,
        cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
        cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
        cl0_comb => \Neck:PWMUDB:cmp1_less\ ,
        z0_comb => \Neck:PWMUDB:tc_i\ ,
        cl1_comb => \Neck:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Neck:PWMUDB:status_3\ ,
        chain_in => \Neck:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Neck:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Neck:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1026 ,
        status_3 => \Neck:PWMUDB:status_3\ ,
        status_2 => \Neck:PWMUDB:status_2\ ,
        status_1 => \Neck:PWMUDB:status_1\ ,
        status_0 => \Neck:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Neck:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1026 ,
        control_7 => \Neck:PWMUDB:control_7\ ,
        control_6 => \Neck:PWMUDB:control_6\ ,
        control_5 => \Neck:PWMUDB:control_5\ ,
        control_4 => \Neck:PWMUDB:control_4\ ,
        control_3 => \Neck:PWMUDB:control_3\ ,
        control_2 => \Neck:PWMUDB:control_2\ ,
        control_1 => \Neck:PWMUDB:control_1\ ,
        control_0 => \Neck:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1041 ,
        cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
        chain_out => \Lip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Lip:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyelidGroup:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:control_7\
        );
        Output = \EyelidGroup:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyelidGroup:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * \EyelidGroup:PWMUDB:tc_i\
        );
        Output = \EyelidGroup:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_942, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * 
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = Net_942 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_943, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:runmode_enable\ * 
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = Net_943 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyelidGroup:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = \EyelidGroup:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyelidGroup:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyelidGroup:PWMUDB:prevCompare1\ * 
              \EyelidGroup:PWMUDB:cmp1_less\
        );
        Output = \EyelidGroup:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EyelidGroup:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = \EyelidGroup:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EyelidGroup:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_944) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyelidGroup:PWMUDB:prevCompare2\ * 
              \EyelidGroup:PWMUDB:cmp2_less\
        );
        Output = \EyelidGroup:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EyelidGroup:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_944 ,
        cs_addr_2 => \EyelidGroup:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyelidGroup:PWMUDB:runmode_enable\ ,
        cl0_comb => \EyelidGroup:PWMUDB:cmp1_less\ ,
        z0_comb => \EyelidGroup:PWMUDB:tc_i\ ,
        cl1_comb => \EyelidGroup:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \EyelidGroup:PWMUDB:status_3\ ,
        chain_in => \EyelidGroup:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EyelidGroup:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\EyelidGroup:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_944 ,
        status_3 => \EyelidGroup:PWMUDB:status_3\ ,
        status_2 => \EyelidGroup:PWMUDB:status_2\ ,
        status_1 => \EyelidGroup:PWMUDB:status_1\ ,
        status_0 => \EyelidGroup:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EyelidGroup:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_944 ,
        control_7 => \EyelidGroup:PWMUDB:control_7\ ,
        control_6 => \EyelidGroup:PWMUDB:control_6\ ,
        control_5 => \EyelidGroup:PWMUDB:control_5\ ,
        control_4 => \EyelidGroup:PWMUDB:control_4\ ,
        control_3 => \EyelidGroup:PWMUDB:control_3\ ,
        control_2 => \EyelidGroup:PWMUDB:control_2\ ,
        control_1 => \EyelidGroup:PWMUDB:control_1\ ,
        control_0 => \EyelidGroup:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\BaseJaw:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_970 ,
        cs_addr_2 => \BaseJaw:PWMUDB:tc_i\ ,
        cs_addr_1 => \BaseJaw:PWMUDB:runmode_enable\ ,
        chain_out => \BaseJaw:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BaseJaw:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Neck:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1026 ,
        cs_addr_2 => \Neck:PWMUDB:tc_i\ ,
        cs_addr_1 => \Neck:PWMUDB:runmode_enable\ ,
        chain_out => \Neck:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Neck:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lip:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:control_7\
        );
        Output = \Lip:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lip:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:tc_i\
        );
        Output = \Lip:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1039, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = Net_1039 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1040, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:runmode_enable\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = Net_1040 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lip:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lip:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare1\ * \Lip:PWMUDB:cmp1_less\
        );
        Output = \Lip:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lip:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lip:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1041) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lip:PWMUDB:prevCompare2\ * \Lip:PWMUDB:cmp2_less\
        );
        Output = \Lip:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Lip:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1041 ,
        cs_addr_2 => \Lip:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lip:PWMUDB:runmode_enable\ ,
        cl0_comb => \Lip:PWMUDB:cmp1_less\ ,
        z0_comb => \Lip:PWMUDB:tc_i\ ,
        cl1_comb => \Lip:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Lip:PWMUDB:status_3\ ,
        chain_in => \Lip:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Lip:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Lip:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1041 ,
        status_3 => \Lip:PWMUDB:status_3\ ,
        status_2 => \Lip:PWMUDB:status_2\ ,
        status_1 => \Lip:PWMUDB:status_1\ ,
        status_0 => \Lip:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Lip:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1041 ,
        control_7 => \Lip:PWMUDB:control_7\ ,
        control_6 => \Lip:PWMUDB:control_6\ ,
        control_5 => \Lip:PWMUDB:control_5\ ,
        control_4 => \Lip:PWMUDB:control_4\ ,
        control_3 => \Lip:PWMUDB:control_3\ ,
        control_2 => \Lip:PWMUDB:control_2\ ,
        control_1 => \Lip:PWMUDB:control_1\ ,
        control_0 => \Lip:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\RightEyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_211 ,
        cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RightEyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LeftEyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:control_7\
        );
        Output = \LeftEyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LeftEyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * \LeftEyebrow:PWMUDB:tc_i\
        );
        Output = \LeftEyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_994, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * 
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_994 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_995, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:runmode_enable\ * 
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_995 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\LeftEyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = \LeftEyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LeftEyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LeftEyebrow:PWMUDB:prevCompare1\ * 
              \LeftEyebrow:PWMUDB:cmp1_less\
        );
        Output = \LeftEyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LeftEyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = \LeftEyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\LeftEyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_997) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LeftEyebrow:PWMUDB:prevCompare2\ * 
              \LeftEyebrow:PWMUDB:cmp2_less\
        );
        Output = \LeftEyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LeftEyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_997 ,
        cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \LeftEyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \LeftEyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \LeftEyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \LeftEyebrow:PWMUDB:status_3\ ,
        chain_in => \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \LeftEyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\LeftEyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_997 ,
        status_3 => \LeftEyebrow:PWMUDB:status_3\ ,
        status_2 => \LeftEyebrow:PWMUDB:status_2\ ,
        status_1 => \LeftEyebrow:PWMUDB:status_1\ ,
        status_0 => \LeftEyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LeftEyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_997 ,
        control_7 => \LeftEyebrow:PWMUDB:control_7\ ,
        control_6 => \LeftEyebrow:PWMUDB:control_6\ ,
        control_5 => \LeftEyebrow:PWMUDB:control_5\ ,
        control_4 => \LeftEyebrow:PWMUDB:control_4\ ,
        control_3 => \LeftEyebrow:PWMUDB:control_3\ ,
        control_2 => \LeftEyebrow:PWMUDB:control_2\ ,
        control_1 => \LeftEyebrow:PWMUDB:control_1\ ,
        control_0 => \LeftEyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyeBallVertical:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:control_7\
        );
        Output = \EyeBallVertical:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyeBallVertical:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:tc_i\
        );
        Output = \EyeBallVertical:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_916, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = Net_916 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_917, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:runmode_enable\ * 
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = Net_917 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyeBallVertical:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = \EyeBallVertical:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyeBallVertical:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallVertical:PWMUDB:prevCompare1\ * 
              \EyeBallVertical:PWMUDB:cmp1_less\
        );
        Output = \EyeBallVertical:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EyeBallVertical:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = \EyeBallVertical:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EyeBallVertical:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_918) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallVertical:PWMUDB:prevCompare2\ * 
              \EyeBallVertical:PWMUDB:cmp2_less\
        );
        Output = \EyeBallVertical:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EyeBallVertical:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_918 ,
        cs_addr_2 => \EyeBallVertical:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyeBallVertical:PWMUDB:runmode_enable\ ,
        cl0_comb => \EyeBallVertical:PWMUDB:cmp1_less\ ,
        z0_comb => \EyeBallVertical:PWMUDB:tc_i\ ,
        cl1_comb => \EyeBallVertical:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \EyeBallVertical:PWMUDB:status_3\ ,
        chain_in => \EyeBallVertical:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EyeBallVertical:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\EyeBallVertical:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_918 ,
        status_3 => \EyeBallVertical:PWMUDB:status_3\ ,
        status_2 => \EyeBallVertical:PWMUDB:status_2\ ,
        status_1 => \EyeBallVertical:PWMUDB:status_1\ ,
        status_0 => \EyeBallVertical:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EyeBallVertical:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_918 ,
        control_7 => \EyeBallVertical:PWMUDB:control_7\ ,
        control_6 => \EyeBallVertical:PWMUDB:control_6\ ,
        control_5 => \EyeBallVertical:PWMUDB:control_5\ ,
        control_4 => \EyeBallVertical:PWMUDB:control_4\ ,
        control_3 => \EyeBallVertical:PWMUDB:control_3\ ,
        control_2 => \EyeBallVertical:PWMUDB:control_2\ ,
        control_1 => \EyeBallVertical:PWMUDB:control_1\ ,
        control_0 => \EyeBallVertical:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1011 ,
        cs_addr_2 => \EyeBallHorizontal:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyeBallHorizontal:PWMUDB:runmode_enable\ ,
        chain_out => \EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EyeBallHorizontal:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RightEyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:control_7\
        );
        Output = \RightEyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RightEyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:tc_i\
        );
        Output = \RightEyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:runmode_enable\ * 
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\RightEyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = \RightEyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RightEyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RightEyebrow:PWMUDB:prevCompare1\ * 
              \RightEyebrow:PWMUDB:cmp1_less\
        );
        Output = \RightEyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RightEyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = \RightEyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RightEyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_211) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RightEyebrow:PWMUDB:prevCompare2\ * 
              \RightEyebrow:PWMUDB:cmp2_less\
        );
        Output = \RightEyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\RightEyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_211 ,
        cs_addr_2 => \RightEyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \RightEyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \RightEyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \RightEyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \RightEyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \RightEyebrow:PWMUDB:status_3\ ,
        chain_in => \RightEyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RightEyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RightEyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_211 ,
        status_3 => \RightEyebrow:PWMUDB:status_3\ ,
        status_2 => \RightEyebrow:PWMUDB:status_2\ ,
        status_1 => \RightEyebrow:PWMUDB:status_1\ ,
        status_0 => \RightEyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RightEyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_211 ,
        control_7 => \RightEyebrow:PWMUDB:control_7\ ,
        control_6 => \RightEyebrow:PWMUDB:control_6\ ,
        control_5 => \RightEyebrow:PWMUDB:control_5\ ,
        control_4 => \RightEyebrow:PWMUDB:control_4\ ,
        control_3 => \RightEyebrow:PWMUDB:control_3\ ,
        control_2 => \RightEyebrow:PWMUDB:control_2\ ,
        control_1 => \RightEyebrow:PWMUDB:control_1\ ,
        control_0 => \RightEyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\LeftEyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_997 ,
        cs_addr_2 => \LeftEyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \LeftEyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \LeftEyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \LeftEyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\EyeBallVertical:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_918 ,
        cs_addr_2 => \EyeBallVertical:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyeBallVertical:PWMUDB:runmode_enable\ ,
        chain_out => \EyeBallVertical:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \EyeBallVertical:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:control_7\
        );
        Output = \EyeBallHorizontal:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:tc_i\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1009, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = Net_1009 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1010, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:runmode_enable\ * 
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = Net_1010 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallHorizontal:PWMUDB:prevCompare1\ * 
              \EyeBallHorizontal:PWMUDB:cmp1_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EyeBallHorizontal:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1011) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EyeBallHorizontal:PWMUDB:prevCompare2\ * 
              \EyeBallHorizontal:PWMUDB:cmp2_less\
        );
        Output = \EyeBallHorizontal:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\EyeBallHorizontal:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1011 ,
        cs_addr_2 => \EyeBallHorizontal:PWMUDB:tc_i\ ,
        cs_addr_1 => \EyeBallHorizontal:PWMUDB:runmode_enable\ ,
        cl0_comb => \EyeBallHorizontal:PWMUDB:cmp1_less\ ,
        z0_comb => \EyeBallHorizontal:PWMUDB:tc_i\ ,
        cl1_comb => \EyeBallHorizontal:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \EyeBallHorizontal:PWMUDB:status_3\ ,
        chain_in => \EyeBallHorizontal:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \EyeBallHorizontal:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\EyeBallHorizontal:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1011 ,
        status_3 => \EyeBallHorizontal:PWMUDB:status_3\ ,
        status_2 => \EyeBallHorizontal:PWMUDB:status_2\ ,
        status_1 => \EyeBallHorizontal:PWMUDB:status_1\ ,
        status_0 => \EyeBallHorizontal:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\EyeBallHorizontal:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1011 ,
        control_7 => \EyeBallHorizontal:PWMUDB:control_7\ ,
        control_6 => \EyeBallHorizontal:PWMUDB:control_6\ ,
        control_5 => \EyeBallHorizontal:PWMUDB:control_5\ ,
        control_4 => \EyeBallHorizontal:PWMUDB:control_4\ ,
        control_3 => \EyeBallHorizontal:PWMUDB:control_3\ ,
        control_2 => \EyeBallHorizontal:PWMUDB:control_2\ ,
        control_1 => \EyeBallHorizontal:PWMUDB:control_1\ ,
        control_0 => \EyeBallHorizontal:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        pin_input => Net_1 ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        pin_input => Net_2 ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        pin_input => Net_994 ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = S4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S4(0)__PA ,
        pin_input => Net_995 ,
        pad => S4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S5(0)__PA ,
        pin_input => Net_916 ,
        pad => S5(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S6(0)__PA ,
        pin_input => Net_917 ,
        pad => S6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S7(0)__PA ,
        pin_input => Net_1009 ,
        pad => S7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S8(0)__PA ,
        pin_input => Net_1010 ,
        pad => S8(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = S9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S9(0)__PA ,
        pin_input => Net_942 ,
        pad => S9(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = S10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S10(0)__PA ,
        pin_input => Net_943 ,
        pad => S10(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S11(0)__PA ,
        pin_input => Net_968 ,
        pad => S11(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S13(0)__PA ,
        pin_input => Net_1039 ,
        pad => S13(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S14(0)__PA ,
        pin_input => Net_1040 ,
        pad => S14(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = S15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S15(0)__PA ,
        pin_input => Net_1024 ,
        pad => S15(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = S16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S16(0)__PA ,
        pin_input => Net_1025 ,
        pad => S16(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = S17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => S17(0)__PA ,
        pin_input => Net_969 ,
        pad => S17(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1041 ,
            dclk_0 => Net_1041_local ,
            dclk_glb_1 => Net_918 ,
            dclk_1 => Net_918_local ,
            dclk_glb_2 => Net_944 ,
            dclk_2 => Net_944_local ,
            dclk_glb_3 => Net_1011 ,
            dclk_3 => Net_1011_local ,
            dclk_glb_4 => Net_211 ,
            dclk_4 => Net_211_local ,
            dclk_glb_5 => Net_1026 ,
            dclk_5 => Net_1026_local ,
            dclk_glb_6 => Net_970 ,
            dclk_6 => Net_970_local ,
            dclk_glb_7 => Net_997 ,
            dclk_7 => Net_997_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |        | 
Port | Pin | Fixed |      Type |       Drive Mode |   Name | Connections
-----+-----+-------+-----------+------------------+--------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |  S1(0) | In(Net_1)
     |   1 |     * |      NONE |         CMOS_OUT |  S3(0) | In(Net_2)
     |   2 |     * |      NONE |         CMOS_OUT |  S2(0) | In(Net_994)
     |   3 |     * |      NONE |         CMOS_OUT |  S4(0) | In(Net_995)
     |   4 |     * |      NONE |         CMOS_OUT |  S5(0) | In(Net_916)
     |   5 |     * |      NONE |         CMOS_OUT |  S6(0) | In(Net_917)
     |   6 |     * |      NONE |         CMOS_OUT |  S7(0) | In(Net_1009)
     |   7 |     * |      NONE |         CMOS_OUT |  S8(0) | In(Net_1010)
-----+-----+-------+-----------+------------------+--------+-------------
   1 |   2 |     * |      NONE |         CMOS_OUT |  S9(0) | In(Net_942)
     |   4 |     * |      NONE |         CMOS_OUT | S10(0) | In(Net_943)
     |   5 |     * |      NONE |         CMOS_OUT | S11(0) | In(Net_968)
     |   6 |     * |      NONE |         CMOS_OUT | S13(0) | In(Net_1039)
     |   7 |     * |      NONE |         CMOS_OUT | S14(0) | In(Net_1040)
-----+-----+-------+-----------+------------------+--------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT | S15(0) | In(Net_1024)
     |   1 |     * |      NONE |         CMOS_OUT | S16(0) | In(Net_1025)
     |   2 |     * |      NONE |         CMOS_OUT | S17(0) | In(Net_969)
-------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.087ms
Digital Placement phase: Elapsed time ==> 1s.575ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Robot_Control_r.vh2" --pcf-path "Robot_Control.pco" --des-name "Robot_Control" --dsf-path "Robot_Control.dsf" --sdc-path "Robot_Control.sdc" --lib-path "Robot_Control_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Robot_Control_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.499ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.526ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.527ms
API generation phase: Elapsed time ==> 1s.594ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.001ms
