handler	,	V_136
gen_pool_create_fail	,	V_15
most_chan	,	V_120
cpdma_set_num_rx_descs	,	F_90
spin_lock_init	,	F_39
dma_addr_t	,	T_1
rate_factor	,	V_57
DIV_ROUND_UP	,	F_36
shift	,	V_48
prev	,	V_151
delta	,	V_76
new_rate	,	V_82
ENOSYS	,	V_192
writel_relaxed	,	F_77
cpdma_chan_stop	,	F_46
_cpdma_control_set	,	F_23
cpdma_desc_pool_destroy	,	F_1
dev	,	V_7
len	,	V_164
runt_transmit_buff	,	V_170
stats	,	V_150
CPDMA_DESC_TD_COMPLETE	,	V_188
CPDMA_TXINTSTATMASKED	,	V_116
outlen	,	V_179
quota	,	V_193
CPDMA_DESC_PORT_MASK	,	V_189
state	,	V_39
desc_cnt	,	V_121
cpdma_chan_set_weight	,	F_58
chan_linear	,	F_67
ARRAY_SIZE	,	F_24
old_rate	,	V_70
DMA_FROM_DEVICE	,	V_145
unlikely	,	F_82
hw_next	,	V_156
new_rmask	,	V_71
__cpdma_chan_submit	,	F_70
rmask	,	V_53
cpdma_chan_set_descs	,	F_54
pool	,	V_4
tx_desc_num	,	V_132
"pool add failed %d\n"	,	L_4
free_rx_num	,	V_128
CPDMA_RXTEARDOWN	,	V_143
cpdma_ctlr_destroy	,	F_47
chan_read	,	F_85
gen_pool	,	V_5
GFP_KERNEL	,	V_14
devm_gen_pool_create	,	F_9
access	,	V_43
tx_weight	,	V_131
chan_num	,	V_56
rx	,	V_117
freq	,	V_87
buff_dma	,	V_181
divident	,	V_88
dma_alloc_coherent	,	F_15
min	,	V_123
EBUSY	,	V_62
__force	,	V_27
CPDMA_DESC_PASS_CRC	,	V_186
ENOTSUPP	,	V_38
desc_phys	,	F_17
CPDMA_DMAINTMASKCLEAR	,	V_112
origlen	,	V_182
ch	,	V_68
CPDMA_DESC_SOP	,	V_171
cpdma_get_num_rx_descs	,	F_88
dma_reg_write	,	F_26
tail	,	V_152
i	,	V_73
ENOENT	,	V_42
send_cnt	,	V_84
cp	,	V_139
desc_num	,	V_118
td	,	V_142
CPDMA_STATE_IDLE	,	V_61
ERR_PTR	,	F_64
cpdma_chan_int_ctrl	,	F_50
controls	,	V_35
__iomem	,	V_26
best_rate	,	V_83
dir	,	V_144
cpdma_chan_get_min_rate	,	F_59
rxhdp	,	V_100
__cpdma_chan_free	,	F_79
gen_pool_add_virt	,	F_16
reg	,	V_46
CPDMA_TXINTMASKCLEAR	,	V_104
CPDMA_STATE_ACTIVE	,	V_40
info	,	V_34
cpdma_chan_on	,	F_29
ret	,	V_12
int_set	,	V_63
descs_pool_size	,	V_21
tx_chan_num	,	F_34
count	,	V_67
weight	,	V_125
free_tx_num	,	V_129
cpdma_chan_submit	,	F_73
cpdma_control_set	,	F_87
ilog2	,	F_10
WARN	,	F_2
desc_size	,	V_17
spin_unlock_irqrestore	,	F_31
cpdma_chan_create	,	F_62
channels	,	V_75
CPDMA_SOFTRESET	,	V_98
cpdma_handler_fn	,	T_4
tail_enqueue	,	V_157
"Prev channel of %dch is not rate limited\n"	,	L_5
min_send_cnt	,	V_86
desc	,	V_29
CPDMA_MAX_CHANNELS	,	V_74
CPDMA_TX_PRI0_RATE	,	V_55
set_factor	,	V_90
dma_map_single	,	F_74
num_desc	,	V_20
timeout	,	V_97
dev_err	,	F_13
good_dequeue	,	V_190
hw_len	,	V_174
rate	,	V_54
hw_mode	,	V_158
rx_weight	,	V_130
dma_mapping_error	,	F_75
desc_hw_addr	,	V_25
head_enqueue	,	V_155
desc_read	,	F_72
cpdma_params	,	V_10
desc_mem_phys	,	V_22
gen_pool_add_virt_fail	,	V_28
cpdma_desc_alloc	,	F_19
mask	,	V_47
chan_write	,	F_32
rx_desc_num	,	V_133
rxfree	,	V_66
cpdma_get_num_tx_descs	,	F_89
devm_kfree	,	F_65
desc_dma	,	V_153
directed	,	V_165
cpdma_chan	,	V_50
__chan_linear	,	F_63
rlim	,	V_72
CPDMA_MACEOIVECTOR	,	V_114
BIT	,	F_66
cpdma_desc_to_port	,	F_76
prev_delta	,	V_78
per_ch_desc	,	V_119
cpdma_chan_split_pool	,	F_56
hdp	,	V_65
dma	,	V_30
best_delta	,	V_79
CPDMA_TX_PRIO_FIXED	,	V_107
CPDMA_MAX_RLIM_CNT	,	V_92
ACCESS_RO	,	V_49
ENOMEM	,	V_13
_cpdma_control_get	,	F_27
rxcp	,	V_102
CPDMA_DESC_OWNER	,	V_160
gen_pool_avail	,	F_4
CPDMA_DMAINTMASKSET	,	V_111
num_chan	,	V_95
mem_size	,	V_8
has_soft_reset	,	V_96
num_rx_desc	,	V_94
desc_write	,	F_71
CPDMA_RX_BUFFER_OFFSET	,	V_108
enable	,	V_110
lock	,	V_60
int_clear	,	V_141
tx_per_ch_desc	,	V_126
DMA_TO_DEVICE	,	V_148
hw_addr	,	V_24
val	,	V_36
CPDMA_STATE_TEARDOWN	,	V_109
phys	,	V_9
best_send_cnt	,	V_80
params	,	V_11
CPDMA_RXINTMASKCLEAR	,	V_103
rx_type	,	V_137
idle_cnt	,	V_85
dma_unmap_single	,	F_80
bus_freq_mhz	,	V_91
free_tx_desc	,	V_178
cb_status	,	V_183
status	,	V_180
cpdma_chan_get_rate	,	F_61
EPERM	,	V_45
next_dma	,	V_196
cpdma_ctlr	,	V_1
flags	,	V_59
cpdma_chan_get_stats	,	F_69
sw_len	,	V_177
most_dnum	,	V_122
desc_align	,	V_19
ALIGN	,	F_8
divisor	,	V_89
CPDMA_TEARDOWN_VALUE	,	V_195
cpdma_ctlr_create	,	F_38
CPDMA_RXINTSTATMASKED	,	V_115
cpdma_chan_fit_rate	,	F_33
"pool create failed %d\n"	,	L_3
CPDMA_RXINTMASKSET	,	V_140
gen_pool_size	,	F_3
CPDMA_RXCONTROL	,	V_106
"cpdma"	,	L_2
cpdma_chan_destroy	,	F_48
err	,	V_135
max	,	V_124
cpdma_chan_process	,	F_83
txhdp	,	V_99
CPDMA_TX_RLIM	,	V_58
cpdma_ctlr_int_ctrl	,	F_49
token	,	V_162
cpdma_desc_free	,	F_21
EINVAL	,	V_41
cpdma_ctrl_rxchs_state	,	F_52
empty_dequeue	,	V_184
cpdma_chan_set_rate	,	F_60
udelay	,	F_42
CPDMA_TXINTMASKSET	,	V_146
dma_free_coherent	,	F_5
chan	,	V_51
best_idle_cnt	,	V_81
cpdma_ctlr_stop	,	F_45
sw_token	,	V_175
dma_reg_read	,	F_25
data	,	V_163
rate_reg	,	V_52
rx_per_ch_desc	,	V_127
cpdma_chan_get_rx_buf_num	,	F_68
used	,	V_194
iomap	,	V_23
UINT_MAX	,	V_77
mode	,	V_154
ACCESS_WO	,	V_44
u32	,	T_2
cpdma_chan_start	,	F_84
has_ext_regs	,	V_37
ctlr	,	V_2
teardown_dequeue	,	V_197
buffer	,	V_166
min_packet_size	,	V_169
cpdma_control_get	,	F_86
offset	,	V_138
ch_flags	,	V_134
cpdma_desc	,	V_18
prio_mode	,	V_69
cpdma_ctrl_txchs_state	,	F_53
CPDMA_DESC_CRC_LEN	,	V_187
PTR_ERR	,	F_12
cpdma_control_info	,	V_33
is_rx_chan	,	F_57
hw_buffer	,	V_173
spin_lock_irqsave	,	F_30
cpdma_chan_set_factors	,	F_35
num_tx_desc	,	V_93
cpdma_ctlr_start	,	F_41
__cpdma_chan_process	,	F_81
devm_kzalloc	,	F_7
cpdma_check_free_tx_desc	,	F_78
cpdma_desc_pool_create	,	F_6
txcp	,	V_101
cpdma_desc_pool	,	V_3
sw_buffer	,	V_176
busy_dequeue	,	V_185
head	,	V_64
CPDMA_TXTEARDOWN	,	V_147
desc_alloc_fail	,	V_168
misqueued	,	V_161
cpdma_chan_stats	,	V_149
"cpdma_desc_pool size %d != avail %d"	,	L_1
value	,	V_32
"The bus frequency is not set\n"	,	L_6
cpumap	,	V_6
writel	,	F_43
devm_ioremap	,	F_14
WARN_ON	,	F_40
desc_mem_size	,	V_16
control	,	V_31
CPDMA_TXCONTROL	,	V_105
unlock_ret	,	V_167
gen_pool_free	,	F_22
DIV_ROUND_CLOSEST_ULL	,	F_37
cpdma_ctlr_eoi	,	F_51
requeue	,	V_191
CPDMA_DMAINT_HOSTERR	,	V_113
u64	,	T_3
CPDMA_DESC_EOP	,	V_172
CPDMA_DESC_EOQ	,	V_159
rx_chan_num	,	F_55
is_tx_chan	,	F_44
desc_from_phys	,	F_18
cpdma_chan_set_chan_shaper	,	F_28
gen_pool_alloc	,	F_20
IS_ERR	,	F_11
