<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\ddr3_memory_interface\ddr3_memory_interface.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\gowin_rpll\gowin_rpll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_step2\src\tangprimer20k_step2.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan 26 22:59:11 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangprimer20k_step2</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.812s, Elapsed time = 0h 0m 0.82s, Peak memory usage = 261.371MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.057s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.091s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.061s, Peak memory usage = 261.371MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.07s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.007s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.011s, Peak memory usage = 261.371MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.089s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.046s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.022s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.341s, Peak memory usage = 261.371MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 261.371MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.352s, Peak memory usage = 261.371MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 261.371MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>60</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>30</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_IOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3302</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>158</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>254</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>56</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>2339</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>483</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1988</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>359</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>790</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>839</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>145</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>145</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>112</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>44</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>68</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>76</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIDES8_MEM</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8_MEM</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDQS</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDHCEN</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2832(2015 LUT, 145 ALU, 112 RAM16) / 20736</td>
<td>14%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3302 / 16173</td>
<td>21%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3302 / 16173</td>
<td>21%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.765</td>
<td>85.0</td>
<td>0.000</td>
<td>5.882</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.765</td>
<td>85.0</td>
<td>0.000</td>
<td>5.882</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.529</td>
<td>42.5</td>
<td>0.000</td>
<td>11.765</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.294</td>
<td>28.3</td>
<td>0.000</td>
<td>17.647</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>47.059</td>
<td>21.2</td>
<td>0.000</td>
<td>23.529</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>100.000(MHz)</td>
<td>181.884(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.000(MHz)</td>
<td>266.525(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>21.250(MHz)</td>
<td>179.019(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>475.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>471.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27m</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>470.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>470.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>471.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s22/I2</td>
</tr>
<tr>
<td>471.519</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s22/F</td>
</tr>
<tr>
<td>471.993</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>472.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>472.920</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s27/I3</td>
</tr>
<tr>
<td>473.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s27/F</td>
</tr>
<tr>
<td>473.765</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/I3</td>
</tr>
<tr>
<td>474.136</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/F</td>
</tr>
<tr>
<td>474.610</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18/I1</td>
</tr>
<tr>
<td>475.165</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s18/F</td>
</tr>
<tr>
<td>475.639</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.588</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>470.929</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>3409</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>471.289</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0/CLK</td>
</tr>
<tr>
<td>471.254</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
<tr>
<td>471.219</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.WRLVL_LOAD_MR2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.203, 41.731%; route: 2.844, 53.874%; tC2Q: 0.232, 4.395%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>475.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>471.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27m</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>470.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>470.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>471.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s22/I2</td>
</tr>
<tr>
<td>471.519</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.RESET_WAIT_s22/F</td>
</tr>
<tr>
<td>471.993</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/I2</td>
</tr>
<tr>
<td>472.446</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.LOAD_MR_s23/F</td>
</tr>
<tr>
<td>472.920</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s27/I3</td>
</tr>
<tr>
<td>473.291</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s27/F</td>
</tr>
<tr>
<td>473.765</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/I3</td>
</tr>
<tr>
<td>474.136</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.WRLVL_LOAD_MR2_s20/F</td>
</tr>
<tr>
<td>474.610</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19/I0</td>
</tr>
<tr>
<td>475.127</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state.ZQCL_WAIT_s19/F</td>
</tr>
<tr>
<td>475.601</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.588</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>470.929</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>3409</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>471.289</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0/CLK</td>
</tr>
<tr>
<td>471.254</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
<tr>
<td>471.219</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/u_ddr_init/init_state.ZQCL_WAIT_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.165, 41.309%; route: 2.844, 54.264%; tC2Q: 0.232, 4.427%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>475.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>471.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27m</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>470.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>470.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2872</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>471.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/I1</td>
</tr>
<tr>
<td>471.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/F</td>
</tr>
<tr>
<td>472.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/I2</td>
</tr>
<tr>
<td>472.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>473.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/I0</td>
</tr>
<tr>
<td>473.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/F</td>
</tr>
<tr>
<td>474.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/I1</td>
</tr>
<tr>
<td>474.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/COUT</td>
</tr>
<tr>
<td>474.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/CIN</td>
</tr>
<tr>
<td>474.618</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/COUT</td>
</tr>
<tr>
<td>474.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/CIN</td>
</tr>
<tr>
<td>474.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/COUT</td>
</tr>
<tr>
<td>474.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/CIN</td>
</tr>
<tr>
<td>474.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/COUT</td>
</tr>
<tr>
<td>474.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/CIN</td>
</tr>
<tr>
<td>474.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/COUT</td>
</tr>
<tr>
<td>474.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/CIN</td>
</tr>
<tr>
<td>474.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/COUT</td>
</tr>
<tr>
<td>474.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/CIN</td>
</tr>
<tr>
<td>474.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/COUT</td>
</tr>
<tr>
<td>474.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/CIN</td>
</tr>
<tr>
<td>474.829</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/COUT</td>
</tr>
<tr>
<td>474.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/CIN</td>
</tr>
<tr>
<td>474.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/COUT</td>
</tr>
<tr>
<td>474.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/CIN</td>
</tr>
<tr>
<td>474.900</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/COUT</td>
</tr>
<tr>
<td>474.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/CIN</td>
</tr>
<tr>
<td>474.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/COUT</td>
</tr>
<tr>
<td>474.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/CIN</td>
</tr>
<tr>
<td>474.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/COUT</td>
</tr>
<tr>
<td>474.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/CIN</td>
</tr>
<tr>
<td>475.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/COUT</td>
</tr>
<tr>
<td>475.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/CIN</td>
</tr>
<tr>
<td>475.041</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/COUT</td>
</tr>
<tr>
<td>475.515</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.588</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>470.929</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>3409</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>471.289</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0/CLK</td>
</tr>
<tr>
<td>471.254</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0</td>
</tr>
<tr>
<td>471.219</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_7_G[29]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.553, 49.521%; route: 2.370, 45.978%; tC2Q: 0.232, 4.501%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>475.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>471.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27m</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>470.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>470.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2872</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>471.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/I1</td>
</tr>
<tr>
<td>471.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/F</td>
</tr>
<tr>
<td>472.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/I2</td>
</tr>
<tr>
<td>472.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>473.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/I0</td>
</tr>
<tr>
<td>473.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/F</td>
</tr>
<tr>
<td>474.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/I1</td>
</tr>
<tr>
<td>474.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/COUT</td>
</tr>
<tr>
<td>474.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/CIN</td>
</tr>
<tr>
<td>474.618</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/COUT</td>
</tr>
<tr>
<td>474.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/CIN</td>
</tr>
<tr>
<td>474.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/COUT</td>
</tr>
<tr>
<td>474.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/CIN</td>
</tr>
<tr>
<td>474.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/COUT</td>
</tr>
<tr>
<td>474.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/CIN</td>
</tr>
<tr>
<td>474.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/COUT</td>
</tr>
<tr>
<td>474.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/CIN</td>
</tr>
<tr>
<td>474.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/COUT</td>
</tr>
<tr>
<td>474.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/CIN</td>
</tr>
<tr>
<td>474.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/COUT</td>
</tr>
<tr>
<td>474.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/CIN</td>
</tr>
<tr>
<td>474.829</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/COUT</td>
</tr>
<tr>
<td>474.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/CIN</td>
</tr>
<tr>
<td>474.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/COUT</td>
</tr>
<tr>
<td>474.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/CIN</td>
</tr>
<tr>
<td>474.900</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/COUT</td>
</tr>
<tr>
<td>474.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/CIN</td>
</tr>
<tr>
<td>474.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/COUT</td>
</tr>
<tr>
<td>474.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/CIN</td>
</tr>
<tr>
<td>474.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/COUT</td>
</tr>
<tr>
<td>474.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/CIN</td>
</tr>
<tr>
<td>475.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/COUT</td>
</tr>
<tr>
<td>475.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/CIN</td>
</tr>
<tr>
<td>475.041</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/COUT</td>
</tr>
<tr>
<td>475.515</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.588</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>470.929</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>3409</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>471.289</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0/CLK</td>
</tr>
<tr>
<td>471.254</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0</td>
</tr>
<tr>
<td>471.219</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_6_G[29]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.553, 49.521%; route: 2.370, 45.978%; tC2Q: 0.232, 4.501%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>475.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>471.219</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk27m</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>470.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>470.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>470.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2872</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>471.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/I1</td>
</tr>
<tr>
<td>471.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/F</td>
</tr>
<tr>
<td>472.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/I2</td>
</tr>
<tr>
<td>472.548</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>473.022</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/I0</td>
</tr>
<tr>
<td>473.539</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s27/F</td>
</tr>
<tr>
<td>474.013</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/I1</td>
</tr>
<tr>
<td>474.583</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n463_s0/COUT</td>
</tr>
<tr>
<td>474.583</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/CIN</td>
</tr>
<tr>
<td>474.618</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n464_s0/COUT</td>
</tr>
<tr>
<td>474.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/CIN</td>
</tr>
<tr>
<td>474.653</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n465_s0/COUT</td>
</tr>
<tr>
<td>474.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/CIN</td>
</tr>
<tr>
<td>474.689</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/COUT</td>
</tr>
<tr>
<td>474.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/CIN</td>
</tr>
<tr>
<td>474.724</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/COUT</td>
</tr>
<tr>
<td>474.724</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/CIN</td>
</tr>
<tr>
<td>474.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/COUT</td>
</tr>
<tr>
<td>474.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/CIN</td>
</tr>
<tr>
<td>474.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/COUT</td>
</tr>
<tr>
<td>474.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/CIN</td>
</tr>
<tr>
<td>474.829</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/COUT</td>
</tr>
<tr>
<td>474.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/CIN</td>
</tr>
<tr>
<td>474.865</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/COUT</td>
</tr>
<tr>
<td>474.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/CIN</td>
</tr>
<tr>
<td>474.900</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/COUT</td>
</tr>
<tr>
<td>474.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/CIN</td>
</tr>
<tr>
<td>474.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/COUT</td>
</tr>
<tr>
<td>474.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/CIN</td>
</tr>
<tr>
<td>474.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/COUT</td>
</tr>
<tr>
<td>474.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/CIN</td>
</tr>
<tr>
<td>475.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/COUT</td>
</tr>
<tr>
<td>475.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/CIN</td>
</tr>
<tr>
<td>475.041</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/COUT</td>
</tr>
<tr>
<td>475.515</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>470.588</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>470.929</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>3409</td>
<td>u_ddr3_if/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>471.289</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0/CLK</td>
</tr>
<tr>
<td>471.254</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0</td>
</tr>
<tr>
<td>471.219</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_ddr3_if/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_RAMREG_5_G[29]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.553, 49.521%; route: 2.370, 45.978%; tC2Q: 0.232, 4.501%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
