
####################################################
# Sites
sites - DSP48_X1Y44 DSP48_X1Y45 DSP48_X1Y46 DSP48_X1Y47 DSP48_X1Y48 DSP48_X1Y49 DSP48_X1Y50 DSP48_X1Y51 SLICE_X32Y108 SLICE_X32Y109 SLICE_X32Y110 SLICE_X32Y111 SLICE_X32Y112 SLICE_X32Y113 SLICE_X32Y114 SLICE_X32Y115 SLICE_X32Y116 SLICE_X32Y117 SLICE_X32Y118 SLICE_X32Y119 SLICE_X32Y120 SLICE_X32Y121 SLICE_X32Y122 SLICE_X32Y123 SLICE_X32Y124 SLICE_X32Y125 SLICE_X32Y126 SLICE_X32Y127 SLICE_X32Y128 SLICE_X32Y129 SLICE_X32Y130 SLICE_X32Y131 SLICE_X32Y132 SLICE_X33Y108 SLICE_X33Y109 SLICE_X33Y110 SLICE_X33Y111 SLICE_X33Y112 SLICE_X33Y113 SLICE_X33Y114 SLICE_X33Y115 SLICE_X33Y116 SLICE_X33Y117 SLICE_X33Y118 SLICE_X33Y119 SLICE_X33Y120 SLICE_X33Y121 SLICE_X33Y122 SLICE_X33Y123 SLICE_X33Y124 SLICE_X33Y125 SLICE_X33Y126 SLICE_X33Y127 SLICE_X33Y128 SLICE_X33Y129 SLICE_X33Y130 SLICE_X33Y131 SLICE_X33Y132 SLICE_X34Y108 SLICE_X34Y109 SLICE_X34Y110 SLICE_X34Y111 SLICE_X34Y112 SLICE_X34Y113 SLICE_X34Y114 SLICE_X34Y115 SLICE_X34Y116 SLICE_X34Y117 SLICE_X34Y118 SLICE_X34Y119 SLICE_X34Y120 SLICE_X34Y121 SLICE_X34Y122 SLICE_X34Y123 SLICE_X34Y124 SLICE_X34Y125 SLICE_X34Y126 SLICE_X34Y127 SLICE_X34Y128 SLICE_X34Y129 SLICE_X34Y130 SLICE_X34Y131 SLICE_X34Y132 SLICE_X35Y108 SLICE_X35Y109 SLICE_X35Y110 SLICE_X35Y111 SLICE_X35Y112 SLICE_X35Y113 SLICE_X35Y114 SLICE_X35Y115 SLICE_X35Y116 SLICE_X35Y117 SLICE_X35Y118 SLICE_X35Y119 SLICE_X35Y120 SLICE_X35Y121 SLICE_X35Y122 SLICE_X35Y123 SLICE_X35Y124 SLICE_X35Y125 SLICE_X35Y126 SLICE_X35Y127 SLICE_X35Y128 SLICE_X35Y129 SLICE_X35Y130 SLICE_X35Y131 SLICE_X35Y132 SLICE_X36Y108 SLICE_X36Y109 SLICE_X36Y110 SLICE_X36Y111 SLICE_X36Y112 SLICE_X36Y113 SLICE_X36Y114 SLICE_X36Y115 SLICE_X36Y116 SLICE_X36Y117 SLICE_X36Y118 SLICE_X36Y119 SLICE_X36Y120 SLICE_X36Y121 SLICE_X36Y122 SLICE_X36Y123 SLICE_X36Y124 SLICE_X36Y125 SLICE_X36Y126 SLICE_X36Y127 SLICE_X36Y128 SLICE_X36Y129 SLICE_X36Y130 SLICE_X36Y131 SLICE_X36Y132 SLICE_X37Y108 SLICE_X37Y109 SLICE_X37Y110 SLICE_X37Y111 SLICE_X37Y112 SLICE_X37Y113 SLICE_X37Y114 SLICE_X37Y115 SLICE_X37Y116 SLICE_X37Y117 SLICE_X37Y118 SLICE_X37Y119 SLICE_X37Y120 SLICE_X37Y121 SLICE_X37Y122 SLICE_X37Y123 SLICE_X37Y124 SLICE_X37Y125 SLICE_X37Y126 SLICE_X37Y127 SLICE_X37Y128 SLICE_X37Y129 SLICE_X37Y130 SLICE_X37Y131 SLICE_X37Y132 SLICE_X38Y108 SLICE_X38Y109 SLICE_X38Y110 SLICE_X38Y111 SLICE_X38Y112 SLICE_X38Y113 SLICE_X38Y114 SLICE_X38Y115 SLICE_X38Y116 SLICE_X38Y117 SLICE_X38Y118 SLICE_X38Y119 SLICE_X38Y120 SLICE_X38Y121 SLICE_X38Y122 SLICE_X38Y123 SLICE_X38Y124 SLICE_X38Y125 SLICE_X38Y126 SLICE_X38Y127 SLICE_X38Y128 SLICE_X38Y129 SLICE_X38Y130 SLICE_X38Y131 SLICE_X38Y132 SLICE_X39Y108 SLICE_X39Y109 SLICE_X39Y110 SLICE_X39Y111 SLICE_X39Y112 SLICE_X39Y113 SLICE_X39Y114 SLICE_X39Y115 SLICE_X39Y116 SLICE_X39Y117 SLICE_X39Y118 SLICE_X39Y119 SLICE_X39Y120 SLICE_X39Y121 SLICE_X39Y122 SLICE_X39Y123 SLICE_X39Y124 SLICE_X39Y125 SLICE_X39Y126 SLICE_X39Y127 SLICE_X39Y128 SLICE_X39Y129 SLICE_X39Y130 SLICE_X39Y131 SLICE_X39Y132 SLICE_X40Y108 SLICE_X40Y109 SLICE_X40Y110 SLICE_X40Y111 SLICE_X40Y112 SLICE_X40Y113 SLICE_X40Y114 SLICE_X40Y115 SLICE_X40Y116 SLICE_X40Y117 SLICE_X40Y118 SLICE_X40Y119 SLICE_X40Y120 SLICE_X40Y121 SLICE_X40Y122 SLICE_X40Y123 SLICE_X40Y124 SLICE_X40Y125 SLICE_X40Y126 SLICE_X40Y127 SLICE_X40Y128 SLICE_X40Y129 SLICE_X40Y130 SLICE_X40Y131 SLICE_X40Y132 SLICE_X41Y108 SLICE_X41Y109 SLICE_X41Y110 SLICE_X41Y111 SLICE_X41Y112 SLICE_X41Y113 SLICE_X41Y114 SLICE_X41Y115 SLICE_X41Y116 SLICE_X41Y117 SLICE_X41Y118 SLICE_X41Y119 SLICE_X41Y120 SLICE_X41Y121 SLICE_X41Y122 SLICE_X41Y123 SLICE_X41Y124 SLICE_X41Y125 SLICE_X41Y126 SLICE_X41Y127 SLICE_X41Y128 SLICE_X41Y129 SLICE_X41Y130 SLICE_X41Y131 SLICE_X41Y132 SLICE_X42Y108 SLICE_X42Y109 SLICE_X42Y110 SLICE_X42Y111 SLICE_X42Y112 SLICE_X42Y113 SLICE_X42Y114 SLICE_X42Y115 SLICE_X42Y116 SLICE_X42Y117 SLICE_X42Y118 SLICE_X42Y119 SLICE_X42Y120 SLICE_X42Y121 SLICE_X42Y122 SLICE_X42Y123 SLICE_X42Y124 SLICE_X42Y125 SLICE_X42Y126 SLICE_X42Y127 SLICE_X42Y128 SLICE_X42Y129 SLICE_X42Y130 SLICE_X42Y131 SLICE_X42Y132 SLICE_X43Y108 SLICE_X43Y109 SLICE_X43Y110 SLICE_X43Y111 SLICE_X43Y112 SLICE_X43Y113 SLICE_X43Y114 SLICE_X43Y115 SLICE_X43Y116 SLICE_X43Y117 SLICE_X43Y118 SLICE_X43Y119 SLICE_X43Y120 SLICE_X43Y121 SLICE_X43Y122 SLICE_X43Y123 SLICE_X43Y124 SLICE_X43Y125 SLICE_X43Y126 SLICE_X43Y127 SLICE_X43Y128 SLICE_X43Y129 SLICE_X43Y130 SLICE_X43Y131 SLICE_X43Y132 SLICE_X44Y108 SLICE_X44Y109 SLICE_X44Y110 SLICE_X44Y111 SLICE_X44Y112 SLICE_X44Y113 SLICE_X44Y114 SLICE_X44Y115 SLICE_X44Y116 SLICE_X44Y117 SLICE_X44Y118 SLICE_X44Y119 SLICE_X44Y120 SLICE_X44Y121 SLICE_X44Y122 SLICE_X44Y123 SLICE_X44Y124 SLICE_X44Y125 SLICE_X44Y126 SLICE_X44Y127 SLICE_X44Y128 SLICE_X44Y129 SLICE_X44Y130 SLICE_X44Y131 SLICE_X44Y132 SLICE_X45Y108 SLICE_X45Y109 SLICE_X45Y110 SLICE_X45Y111 SLICE_X45Y112 SLICE_X45Y113 SLICE_X45Y114 SLICE_X45Y115 SLICE_X45Y116 SLICE_X45Y117 SLICE_X45Y118 SLICE_X45Y119 SLICE_X45Y120 SLICE_X45Y121 SLICE_X45Y122 SLICE_X45Y123 SLICE_X45Y124 SLICE_X45Y125 SLICE_X45Y126 SLICE_X45Y127 SLICE_X45Y128 SLICE_X45Y129 SLICE_X45Y130 SLICE_X45Y131 SLICE_X45Y132 SLICE_X46Y108 SLICE_X46Y109 SLICE_X46Y110 SLICE_X46Y111 SLICE_X46Y112 SLICE_X46Y113 SLICE_X46Y114 SLICE_X46Y115 SLICE_X46Y116 SLICE_X46Y117 SLICE_X46Y118 SLICE_X46Y119 SLICE_X46Y120 SLICE_X46Y121 SLICE_X46Y122 SLICE_X46Y123 SLICE_X46Y124 SLICE_X46Y125 SLICE_X46Y126 SLICE_X46Y127 SLICE_X46Y128 SLICE_X46Y129 SLICE_X46Y130 SLICE_X46Y131 SLICE_X46Y132 SLICE_X47Y108 SLICE_X47Y109 SLICE_X47Y110 SLICE_X47Y111 SLICE_X47Y112 SLICE_X47Y113 SLICE_X47Y114 SLICE_X47Y115 SLICE_X47Y116 SLICE_X47Y117 SLICE_X47Y118 SLICE_X47Y119 SLICE_X47Y120 SLICE_X47Y121 SLICE_X47Y122 SLICE_X47Y123 SLICE_X47Y124 SLICE_X47Y125 SLICE_X47Y126 SLICE_X47Y127 SLICE_X47Y128 SLICE_X47Y129 SLICE_X47Y130 SLICE_X47Y131 SLICE_X47Y132 SLICE_X48Y108 SLICE_X48Y109 SLICE_X48Y110 SLICE_X48Y111 SLICE_X48Y112 SLICE_X48Y113 SLICE_X48Y114 SLICE_X48Y115 SLICE_X48Y116 SLICE_X48Y117 SLICE_X48Y118 SLICE_X48Y119 SLICE_X48Y120 SLICE_X48Y121 SLICE_X48Y122 SLICE_X48Y123 SLICE_X48Y124 SLICE_X48Y125 SLICE_X48Y126 SLICE_X48Y127 SLICE_X48Y128 SLICE_X48Y129 SLICE_X48Y130 SLICE_X48Y131 SLICE_X48Y132 SLICE_X49Y108 SLICE_X49Y109 SLICE_X49Y110 SLICE_X49Y111 SLICE_X49Y112 SLICE_X49Y113 SLICE_X49Y114 SLICE_X49Y115 SLICE_X49Y116 SLICE_X49Y117 SLICE_X49Y118 SLICE_X49Y119 SLICE_X49Y120 SLICE_X49Y121 SLICE_X49Y122 SLICE_X49Y123 SLICE_X49Y124 SLICE_X49Y125 SLICE_X49Y126 SLICE_X49Y127 SLICE_X49Y128 SLICE_X49Y129 SLICE_X49Y130 SLICE_X49Y131 SLICE_X49Y132 SLICE_X50Y108 SLICE_X50Y109 SLICE_X50Y110 SLICE_X50Y111 SLICE_X50Y112 SLICE_X50Y113 SLICE_X50Y114 SLICE_X50Y115 SLICE_X50Y116 SLICE_X50Y117 SLICE_X50Y118 SLICE_X50Y119 SLICE_X50Y120 SLICE_X50Y121 SLICE_X50Y122 SLICE_X50Y123 SLICE_X50Y124 SLICE_X50Y125 SLICE_X50Y126 SLICE_X50Y127 SLICE_X50Y128 SLICE_X50Y129 SLICE_X50Y130 SLICE_X50Y131 SLICE_X50Y132 SLICE_X51Y108 SLICE_X51Y109 SLICE_X51Y110 SLICE_X51Y111 SLICE_X51Y112 SLICE_X51Y113 SLICE_X51Y114 SLICE_X51Y115 SLICE_X51Y116 SLICE_X51Y117 SLICE_X51Y118 SLICE_X51Y119 SLICE_X51Y120 SLICE_X51Y121 SLICE_X51Y122 SLICE_X51Y123 SLICE_X51Y124 SLICE_X51Y125 SLICE_X51Y126 SLICE_X51Y127 SLICE_X51Y128 SLICE_X51Y129 SLICE_X51Y130 SLICE_X51Y131 SLICE_X51Y132 SLICE_X52Y108 SLICE_X52Y109 SLICE_X52Y110 SLICE_X52Y111 SLICE_X52Y112 SLICE_X52Y113 SLICE_X52Y114 SLICE_X52Y115 SLICE_X52Y116 SLICE_X52Y117 SLICE_X52Y118 SLICE_X52Y119 SLICE_X52Y120 SLICE_X52Y121 SLICE_X52Y122 SLICE_X52Y123 SLICE_X52Y124 SLICE_X52Y125 SLICE_X52Y126 SLICE_X52Y127 SLICE_X52Y128 SLICE_X52Y129 SLICE_X52Y130 SLICE_X52Y131 SLICE_X52Y132 SLICE_X53Y108 SLICE_X53Y109 SLICE_X53Y110 SLICE_X53Y111 SLICE_X53Y112 SLICE_X53Y113 SLICE_X53Y114 SLICE_X53Y115 SLICE_X53Y116 SLICE_X53Y117 SLICE_X53Y118 SLICE_X53Y119 SLICE_X53Y120 SLICE_X53Y121 SLICE_X53Y122 SLICE_X53Y123 SLICE_X53Y124 SLICE_X53Y125 SLICE_X53Y126 SLICE_X53Y127 SLICE_X53Y128 SLICE_X53Y129 SLICE_X53Y130 SLICE_X53Y131 SLICE_X53Y132 SLICE_X54Y108 SLICE_X54Y109 SLICE_X54Y110 SLICE_X54Y111 SLICE_X54Y112 SLICE_X54Y113 SLICE_X54Y114 SLICE_X54Y115 SLICE_X54Y116 SLICE_X54Y117 SLICE_X54Y118 SLICE_X54Y119 SLICE_X54Y120 SLICE_X54Y121 SLICE_X54Y122 SLICE_X54Y123 SLICE_X54Y124 SLICE_X54Y125 SLICE_X54Y126 SLICE_X54Y127 SLICE_X54Y128 SLICE_X54Y129 SLICE_X54Y130 SLICE_X54Y131 SLICE_X54Y132 SLICE_X55Y108 SLICE_X55Y109 SLICE_X55Y110 SLICE_X55Y111 SLICE_X55Y112 SLICE_X55Y113 SLICE_X55Y114 SLICE_X55Y115 SLICE_X55Y116 SLICE_X55Y117 SLICE_X55Y118 SLICE_X55Y119 SLICE_X55Y120 SLICE_X55Y121 SLICE_X55Y122 SLICE_X55Y123 SLICE_X55Y124 SLICE_X55Y125 SLICE_X55Y126 SLICE_X55Y127 SLICE_X55Y128 SLICE_X55Y129 SLICE_X55Y130 SLICE_X55Y131 SLICE_X55Y132 SLICE_X56Y108 SLICE_X56Y109 SLICE_X56Y110 SLICE_X56Y111 SLICE_X56Y112 SLICE_X56Y113 SLICE_X56Y114 SLICE_X56Y115 SLICE_X56Y116 SLICE_X56Y117 SLICE_X56Y118 SLICE_X56Y119 SLICE_X56Y120 SLICE_X56Y121 SLICE_X56Y122 SLICE_X56Y123 SLICE_X56Y124 SLICE_X56Y125 SLICE_X56Y126 SLICE_X56Y127 SLICE_X56Y128 SLICE_X56Y129 SLICE_X56Y130 SLICE_X56Y131 SLICE_X56Y132 SLICE_X57Y108 SLICE_X57Y109 SLICE_X57Y110 SLICE_X57Y111 SLICE_X57Y112 SLICE_X57Y113 SLICE_X57Y114 SLICE_X57Y115 SLICE_X57Y116 SLICE_X57Y117 SLICE_X57Y118 SLICE_X57Y119 SLICE_X57Y120 SLICE_X57Y121 SLICE_X57Y122 SLICE_X57Y123 SLICE_X57Y124 SLICE_X57Y125 SLICE_X57Y126 SLICE_X57Y127 SLICE_X57Y128 SLICE_X57Y129 SLICE_X57Y130 SLICE_X57Y131 SLICE_X57Y132 SLICE_X58Y108 SLICE_X58Y109 SLICE_X58Y110 SLICE_X58Y111 SLICE_X58Y112 SLICE_X58Y113 SLICE_X58Y114 SLICE_X58Y115 SLICE_X58Y116 SLICE_X58Y117 SLICE_X58Y118 SLICE_X58Y119 SLICE_X58Y120 SLICE_X58Y121 SLICE_X58Y122 SLICE_X58Y123 SLICE_X58Y124 SLICE_X58Y125 SLICE_X58Y126 SLICE_X58Y127 SLICE_X58Y128 SLICE_X58Y129 SLICE_X58Y130 SLICE_X58Y131 SLICE_X58Y132 SLICE_X59Y108 SLICE_X59Y109 SLICE_X59Y110 SLICE_X59Y111 SLICE_X59Y112 SLICE_X59Y113 SLICE_X59Y114 SLICE_X59Y115 SLICE_X59Y116 SLICE_X59Y117 SLICE_X59Y118 SLICE_X59Y119 SLICE_X59Y120 SLICE_X59Y121 SLICE_X59Y122 SLICE_X59Y123 SLICE_X59Y124 SLICE_X59Y125 SLICE_X59Y126 SLICE_X59Y127 SLICE_X59Y128 SLICE_X59Y129 SLICE_X59Y130 SLICE_X59Y131 SLICE_X59Y132 SLICE_X60Y108 SLICE_X60Y109 SLICE_X60Y110 SLICE_X60Y111 SLICE_X60Y112 SLICE_X60Y113 SLICE_X60Y114 SLICE_X60Y115 SLICE_X60Y116 SLICE_X60Y117 SLICE_X60Y118 SLICE_X60Y119 SLICE_X60Y120 SLICE_X60Y121 SLICE_X60Y122 SLICE_X60Y123 SLICE_X60Y124 SLICE_X60Y125 SLICE_X60Y126 SLICE_X60Y127 SLICE_X60Y128 SLICE_X60Y129 SLICE_X60Y130 SLICE_X60Y131 SLICE_X60Y132 SLICE_X61Y108 SLICE_X61Y109 SLICE_X61Y110 SLICE_X61Y111 SLICE_X61Y112 SLICE_X61Y113 SLICE_X61Y114 SLICE_X61Y115 SLICE_X61Y116 SLICE_X61Y117 SLICE_X61Y118 SLICE_X61Y119 SLICE_X61Y120 SLICE_X61Y121 SLICE_X61Y122 SLICE_X61Y123 SLICE_X61Y124 SLICE_X61Y125 SLICE_X61Y126 SLICE_X61Y127 SLICE_X61Y128 SLICE_X61Y129 SLICE_X61Y130 SLICE_X61Y131 SLICE_X61Y132

####################################################
# Cells
count[0]_i_1 - 
nets: {count[0]_i_1_n_0 count[0]_i_1/O}, {inExp[1] count[0]_i_1/I0}, {ready count[0]_i_1/I1}, {count_reg_n_0_[1] count[0]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[10]_i_1 - 
nets: {count[10]_i_1_n_0 count[10]_i_1/O}, {inExp[11] count[10]_i_1/I0}, {ready count[10]_i_1/I1}, {count_reg_n_0_[11] count[10]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[11]_i_1 - 
nets: {count[11]_i_1_n_0 count[11]_i_1/O}, {inExp[12] count[11]_i_1/I0}, {ready count[11]_i_1/I1}, {count_reg_n_0_[12] count[11]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[12]_i_1 - 
nets: {count[12]_i_1_n_0 count[12]_i_1/O}, {inExp[13] count[12]_i_1/I0}, {ready count[12]_i_1/I1}, {count_reg_n_0_[13] count[12]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[13]_i_1 - 
nets: {count[13]_i_1_n_0 count[13]_i_1/O}, {inExp[14] count[13]_i_1/I0}, {ready count[13]_i_1/I1}, {count_reg_n_0_[14] count[13]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[14]_i_1 - 
nets: {count[14]_i_1_n_0 count[14]_i_1/O}, {inExp[15] count[14]_i_1/I0}, {ready count[14]_i_1/I1}, {count_reg_n_0_[15] count[14]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[15]_i_1 - 
nets: {count[15]_i_1_n_0 count[15]_i_1/O}, {inExp[16] count[15]_i_1/I0}, {ready count[15]_i_1/I1}, {count_reg_n_0_[16] count[15]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[16]_i_1 - 
nets: {count[16]_i_1_n_0 count[16]_i_1/O}, {inExp[17] count[16]_i_1/I0}, {ready count[16]_i_1/I1}, {count_reg_n_0_[17] count[16]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[17]_i_1 - 
nets: {count[17]_i_1_n_0 count[17]_i_1/O}, {inExp[18] count[17]_i_1/I0}, {ready count[17]_i_1/I1}, {count_reg_n_0_[18] count[17]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[18]_i_1 - 
nets: {count[18]_i_1_n_0 count[18]_i_1/O}, {inExp[19] count[18]_i_1/I0}, {ready count[18]_i_1/I1}, {count_reg_n_0_[19] count[18]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[19]_i_1 - 
nets: {count[19]_i_1_n_0 count[19]_i_1/O}, {inExp[20] count[19]_i_1/I0}, {ready count[19]_i_1/I1}, {count_reg_n_0_[20] count[19]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[1]_i_1 - 
nets: {count[1]_i_1_n_0 count[1]_i_1/O}, {inExp[2] count[1]_i_1/I0}, {ready count[1]_i_1/I1}, {count_reg_n_0_[2] count[1]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[20]_i_1 - 
nets: {count[20]_i_1_n_0 count[20]_i_1/O}, {inExp[21] count[20]_i_1/I0}, {ready count[20]_i_1/I1}, {count_reg_n_0_[21] count[20]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[21]_i_1 - 
nets: {count[21]_i_1_n_0 count[21]_i_1/O}, {inExp[22] count[21]_i_1/I0}, {ready count[21]_i_1/I1}, {count_reg_n_0_[22] count[21]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[22]_i_1 - 
nets: {count[22]_i_1_n_0 count[22]_i_1/O}, {inExp[23] count[22]_i_1/I0}, {ready count[22]_i_1/I1}, {count_reg_n_0_[23] count[22]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[23]_i_1 - 
nets: {count[23]_i_1_n_0 count[23]_i_1/O}, {inExp[24] count[23]_i_1/I0}, {ready count[23]_i_1/I1}, {count_reg_n_0_[24] count[23]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[24]_i_1 - 
nets: {count[24]_i_1_n_0 count[24]_i_1/O}, {inExp[25] count[24]_i_1/I0}, {ready count[24]_i_1/I1}, {count_reg_n_0_[25] count[24]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[25]_i_1 - 
nets: {count[25]_i_1_n_0 count[25]_i_1/O}, {inExp[26] count[25]_i_1/I0}, {ready count[25]_i_1/I1}, {count_reg_n_0_[26] count[25]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[26]_i_1 - 
nets: {count[26]_i_1_n_0 count[26]_i_1/O}, {inExp[27] count[26]_i_1/I0}, {ready count[26]_i_1/I1}, {count_reg_n_0_[27] count[26]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[27]_i_1 - 
nets: {count[27]_i_1_n_0 count[27]_i_1/O}, {inExp[28] count[27]_i_1/I0}, {ready count[27]_i_1/I1}, {count_reg_n_0_[28] count[27]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[28]_i_1 - 
nets: {count[28]_i_1_n_0 count[28]_i_1/O}, {inExp[29] count[28]_i_1/I0}, {ready count[28]_i_1/I1}, {count_reg_n_0_[29] count[28]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[29]_i_1 - 
nets: {count[29]_i_1_n_0 count[29]_i_1/O}, {inExp[30] count[29]_i_1/I0}, {ready count[29]_i_1/I1}, {count_reg_n_0_[30] count[29]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[2]_i_1 - 
nets: {count[2]_i_1_n_0 count[2]_i_1/O}, {inExp[3] count[2]_i_1/I0}, {ready count[2]_i_1/I1}, {count_reg_n_0_[3] count[2]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[30]_i_1 - 
nets: {count[30]_i_1_n_0 count[30]_i_1/O}, {ds count[30]_i_1/I0}, {ready count[30]_i_1/I1}, {cypher[31]_i_3_n_0 count[30]_i_1/I2}, {cypher[31]_i_4_n_0 count[30]_i_1/I3}, {cypher[31]_i_5_n_0 count[30]_i_1/I4}, {cypher[31]_i_6_n_0 count[30]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFF8F88888888, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

count[30]_i_2 - 
nets: {count[30]_i_2_n_0 count[30]_i_2/O}, {ready count[30]_i_2/I0}, {inExp[31] count[30]_i_2/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

count[3]_i_1 - 
nets: {count[3]_i_1_n_0 count[3]_i_1/O}, {inExp[4] count[3]_i_1/I0}, {ready count[3]_i_1/I1}, {count_reg_n_0_[4] count[3]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[4]_i_1 - 
nets: {count[4]_i_1_n_0 count[4]_i_1/O}, {inExp[5] count[4]_i_1/I0}, {ready count[4]_i_1/I1}, {count_reg_n_0_[5] count[4]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[5]_i_1 - 
nets: {count[5]_i_1_n_0 count[5]_i_1/O}, {inExp[6] count[5]_i_1/I0}, {ready count[5]_i_1/I1}, {count_reg_n_0_[6] count[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[6]_i_1 - 
nets: {count[6]_i_1_n_0 count[6]_i_1/O}, {inExp[7] count[6]_i_1/I0}, {ready count[6]_i_1/I1}, {count_reg_n_0_[7] count[6]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[7]_i_1 - 
nets: {count[7]_i_1_n_0 count[7]_i_1/O}, {inExp[8] count[7]_i_1/I0}, {ready count[7]_i_1/I1}, {count_reg_n_0_[8] count[7]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[8]_i_1 - 
nets: {count[8]_i_1_n_0 count[8]_i_1/O}, {inExp[9] count[8]_i_1/I0}, {ready count[8]_i_1/I1}, {count_reg_n_0_[9] count[8]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count[9]_i_1 - 
nets: {count[9]_i_1_n_0 count[9]_i_1/O}, {inExp[10] count[9]_i_1/I0}, {ready count[9]_i_1/I1}, {count_reg_n_0_[10] count[9]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

count_reg[0] - 
nets: {count_reg_n_0_[0] count_reg[0]/Q}, {clk count_reg[0]/C}, {count[30]_i_1_n_0 count_reg[0]/CE}, {reset count_reg[0]/CLR}, {count[0]_i_1_n_0 count_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[10] - 
nets: {count_reg_n_0_[10] count_reg[10]/Q}, {clk count_reg[10]/C}, {count[30]_i_1_n_0 count_reg[10]/CE}, {reset count_reg[10]/CLR}, {count[10]_i_1_n_0 count_reg[10]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[11] - 
nets: {count_reg_n_0_[11] count_reg[11]/Q}, {clk count_reg[11]/C}, {count[30]_i_1_n_0 count_reg[11]/CE}, {reset count_reg[11]/CLR}, {count[11]_i_1_n_0 count_reg[11]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[12] - 
nets: {count_reg_n_0_[12] count_reg[12]/Q}, {clk count_reg[12]/C}, {count[30]_i_1_n_0 count_reg[12]/CE}, {reset count_reg[12]/CLR}, {count[12]_i_1_n_0 count_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[13] - 
nets: {count_reg_n_0_[13] count_reg[13]/Q}, {clk count_reg[13]/C}, {count[30]_i_1_n_0 count_reg[13]/CE}, {reset count_reg[13]/CLR}, {count[13]_i_1_n_0 count_reg[13]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[14] - 
nets: {count_reg_n_0_[14] count_reg[14]/Q}, {clk count_reg[14]/C}, {count[30]_i_1_n_0 count_reg[14]/CE}, {reset count_reg[14]/CLR}, {count[14]_i_1_n_0 count_reg[14]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[15] - 
nets: {count_reg_n_0_[15] count_reg[15]/Q}, {clk count_reg[15]/C}, {count[30]_i_1_n_0 count_reg[15]/CE}, {reset count_reg[15]/CLR}, {count[15]_i_1_n_0 count_reg[15]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[16] - 
nets: {count_reg_n_0_[16] count_reg[16]/Q}, {clk count_reg[16]/C}, {count[30]_i_1_n_0 count_reg[16]/CE}, {reset count_reg[16]/CLR}, {count[16]_i_1_n_0 count_reg[16]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[17] - 
nets: {count_reg_n_0_[17] count_reg[17]/Q}, {clk count_reg[17]/C}, {count[30]_i_1_n_0 count_reg[17]/CE}, {reset count_reg[17]/CLR}, {count[17]_i_1_n_0 count_reg[17]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[18] - 
nets: {count_reg_n_0_[18] count_reg[18]/Q}, {clk count_reg[18]/C}, {count[30]_i_1_n_0 count_reg[18]/CE}, {reset count_reg[18]/CLR}, {count[18]_i_1_n_0 count_reg[18]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[19] - 
nets: {count_reg_n_0_[19] count_reg[19]/Q}, {clk count_reg[19]/C}, {count[30]_i_1_n_0 count_reg[19]/CE}, {reset count_reg[19]/CLR}, {count[19]_i_1_n_0 count_reg[19]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[1] - 
nets: {count_reg_n_0_[1] count_reg[1]/Q}, {clk count_reg[1]/C}, {count[30]_i_1_n_0 count_reg[1]/CE}, {reset count_reg[1]/CLR}, {count[1]_i_1_n_0 count_reg[1]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[20] - 
nets: {count_reg_n_0_[20] count_reg[20]/Q}, {clk count_reg[20]/C}, {count[30]_i_1_n_0 count_reg[20]/CE}, {reset count_reg[20]/CLR}, {count[20]_i_1_n_0 count_reg[20]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[21] - 
nets: {count_reg_n_0_[21] count_reg[21]/Q}, {clk count_reg[21]/C}, {count[30]_i_1_n_0 count_reg[21]/CE}, {reset count_reg[21]/CLR}, {count[21]_i_1_n_0 count_reg[21]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[22] - 
nets: {count_reg_n_0_[22] count_reg[22]/Q}, {clk count_reg[22]/C}, {count[30]_i_1_n_0 count_reg[22]/CE}, {reset count_reg[22]/CLR}, {count[22]_i_1_n_0 count_reg[22]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[23] - 
nets: {count_reg_n_0_[23] count_reg[23]/Q}, {clk count_reg[23]/C}, {count[30]_i_1_n_0 count_reg[23]/CE}, {reset count_reg[23]/CLR}, {count[23]_i_1_n_0 count_reg[23]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[24] - 
nets: {count_reg_n_0_[24] count_reg[24]/Q}, {clk count_reg[24]/C}, {count[30]_i_1_n_0 count_reg[24]/CE}, {reset count_reg[24]/CLR}, {count[24]_i_1_n_0 count_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[25] - 
nets: {count_reg_n_0_[25] count_reg[25]/Q}, {clk count_reg[25]/C}, {count[30]_i_1_n_0 count_reg[25]/CE}, {reset count_reg[25]/CLR}, {count[25]_i_1_n_0 count_reg[25]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[26] - 
nets: {count_reg_n_0_[26] count_reg[26]/Q}, {clk count_reg[26]/C}, {count[30]_i_1_n_0 count_reg[26]/CE}, {reset count_reg[26]/CLR}, {count[26]_i_1_n_0 count_reg[26]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[27] - 
nets: {count_reg_n_0_[27] count_reg[27]/Q}, {clk count_reg[27]/C}, {count[30]_i_1_n_0 count_reg[27]/CE}, {reset count_reg[27]/CLR}, {count[27]_i_1_n_0 count_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[28] - 
nets: {count_reg_n_0_[28] count_reg[28]/Q}, {clk count_reg[28]/C}, {count[30]_i_1_n_0 count_reg[28]/CE}, {reset count_reg[28]/CLR}, {count[28]_i_1_n_0 count_reg[28]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[29] - 
nets: {count_reg_n_0_[29] count_reg[29]/Q}, {clk count_reg[29]/C}, {count[30]_i_1_n_0 count_reg[29]/CE}, {reset count_reg[29]/CLR}, {count[29]_i_1_n_0 count_reg[29]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[2] - 
nets: {count_reg_n_0_[2] count_reg[2]/Q}, {clk count_reg[2]/C}, {count[30]_i_1_n_0 count_reg[2]/CE}, {reset count_reg[2]/CLR}, {count[2]_i_1_n_0 count_reg[2]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[30] - 
nets: {count_reg_n_0_[30] count_reg[30]/Q}, {clk count_reg[30]/C}, {count[30]_i_1_n_0 count_reg[30]/CE}, {reset count_reg[30]/CLR}, {count[30]_i_2_n_0 count_reg[30]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[3] - 
nets: {count_reg_n_0_[3] count_reg[3]/Q}, {clk count_reg[3]/C}, {count[30]_i_1_n_0 count_reg[3]/CE}, {reset count_reg[3]/CLR}, {count[3]_i_1_n_0 count_reg[3]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[4] - 
nets: {count_reg_n_0_[4] count_reg[4]/Q}, {clk count_reg[4]/C}, {count[30]_i_1_n_0 count_reg[4]/CE}, {reset count_reg[4]/CLR}, {count[4]_i_1_n_0 count_reg[4]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[5] - 
nets: {count_reg_n_0_[5] count_reg[5]/Q}, {clk count_reg[5]/C}, {count[30]_i_1_n_0 count_reg[5]/CE}, {reset count_reg[5]/CLR}, {count[5]_i_1_n_0 count_reg[5]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[6] - 
nets: {count_reg_n_0_[6] count_reg[6]/Q}, {clk count_reg[6]/C}, {count[30]_i_1_n_0 count_reg[6]/CE}, {reset count_reg[6]/CLR}, {count[6]_i_1_n_0 count_reg[6]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[7] - 
nets: {count_reg_n_0_[7] count_reg[7]/Q}, {clk count_reg[7]/C}, {count[30]_i_1_n_0 count_reg[7]/CE}, {reset count_reg[7]/CLR}, {count[7]_i_1_n_0 count_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[8] - 
nets: {count_reg_n_0_[8] count_reg[8]/Q}, {clk count_reg[8]/C}, {count[30]_i_1_n_0 count_reg[8]/CE}, {reset count_reg[8]/CLR}, {count[8]_i_1_n_0 count_reg[8]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

count_reg[9] - 
nets: {count_reg_n_0_[9] count_reg[9]/Q}, {clk count_reg[9]/C}, {count[30]_i_1_n_0 count_reg[9]/CE}, {reset count_reg[9]/CLR}, {count[9]_i_1_n_0 count_reg[9]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

cypher[0]_i_1 - 
nets: {cypher[0]_i_1_n_0 cypher[0]_i_1/O}, {prodreg1[0] cypher[0]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[0]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry_n_7 cypher[0]_i_1/I2}, {minusOp0_in[33] cypher[0]_i_1/I3}, {minusOp0_in[0] cypher[0]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X35Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[10]_i_1 - 
nets: {cypher[10]_i_1_n_0 cypher[10]_i_1/O}, {prodreg1[10] cypher[10]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[10]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__1_n_5 cypher[10]_i_1/I2}, {minusOp0_in[33] cypher[10]_i_1/I3}, {minusOp0_in[10] cypher[10]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[11]_i_1 - 
nets: {cypher[11]_i_1_n_0 cypher[11]_i_1/O}, {prodreg1[11] cypher[11]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[11]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__1_n_4 cypher[11]_i_1/I2}, {minusOp0_in[33] cypher[11]_i_1/I3}, {minusOp0_in[11] cypher[11]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[12]_i_1 - 
nets: {cypher[12]_i_1_n_0 cypher[12]_i_1/O}, {prodreg1[12] cypher[12]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[12]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__2_n_7 cypher[12]_i_1/I2}, {minusOp0_in[33] cypher[12]_i_1/I3}, {minusOp0_in[12] cypher[12]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[13]_i_1 - 
nets: {cypher[13]_i_1_n_0 cypher[13]_i_1/O}, {prodreg1[13] cypher[13]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[13]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__2_n_6 cypher[13]_i_1/I2}, {minusOp0_in[33] cypher[13]_i_1/I3}, {minusOp0_in[13] cypher[13]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[14]_i_1 - 
nets: {cypher[14]_i_1_n_0 cypher[14]_i_1/O}, {prodreg1[14] cypher[14]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[14]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__2_n_5 cypher[14]_i_1/I2}, {minusOp0_in[33] cypher[14]_i_1/I3}, {minusOp0_in[14] cypher[14]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[15]_i_1 - 
nets: {cypher[15]_i_1_n_0 cypher[15]_i_1/O}, {prodreg1[15] cypher[15]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[15]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__2_n_4 cypher[15]_i_1/I2}, {minusOp0_in[33] cypher[15]_i_1/I3}, {minusOp0_in[15] cypher[15]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[16]_i_1 - 
nets: {cypher[16]_i_1_n_0 cypher[16]_i_1/O}, {prodreg1[16] cypher[16]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[16]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__3_n_7 cypher[16]_i_1/I2}, {minusOp0_in[33] cypher[16]_i_1/I3}, {minusOp0_in[16] cypher[16]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[17]_i_1 - 
nets: {cypher[17]_i_1_n_0 cypher[17]_i_1/O}, {prodreg1[17] cypher[17]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[17]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__3_n_6 cypher[17]_i_1/I2}, {minusOp0_in[33] cypher[17]_i_1/I3}, {minusOp0_in[17] cypher[17]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[18]_i_1 - 
nets: {cypher[18]_i_1_n_0 cypher[18]_i_1/O}, {prodreg1[18] cypher[18]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[18]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__3_n_5 cypher[18]_i_1/I2}, {minusOp0_in[33] cypher[18]_i_1/I3}, {minusOp0_in[18] cypher[18]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[19]_i_1 - 
nets: {cypher[19]_i_1_n_0 cypher[19]_i_1/O}, {prodreg1[19] cypher[19]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[19]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__3_n_4 cypher[19]_i_1/I2}, {minusOp0_in[33] cypher[19]_i_1/I3}, {minusOp0_in[19] cypher[19]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[1]_i_1 - 
nets: {cypher[1]_i_1_n_0 cypher[1]_i_1/O}, {prodreg1[1] cypher[1]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[1]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry_n_6 cypher[1]_i_1/I2}, {minusOp0_in[33] cypher[1]_i_1/I3}, {minusOp0_in[1] cypher[1]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[20]_i_1 - 
nets: {cypher[20]_i_1_n_0 cypher[20]_i_1/O}, {prodreg1[20] cypher[20]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[20]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__4_n_7 cypher[20]_i_1/I2}, {minusOp0_in[33] cypher[20]_i_1/I3}, {minusOp0_in[20] cypher[20]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X33Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[21]_i_1 - 
nets: {cypher[21]_i_1_n_0 cypher[21]_i_1/O}, {prodreg1[21] cypher[21]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[21]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__4_n_6 cypher[21]_i_1/I2}, {minusOp0_in[33] cypher[21]_i_1/I3}, {minusOp0_in[21] cypher[21]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[22]_i_1 - 
nets: {cypher[22]_i_1_n_0 cypher[22]_i_1/O}, {prodreg1[22] cypher[22]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[22]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__4_n_5 cypher[22]_i_1/I2}, {minusOp0_in[33] cypher[22]_i_1/I3}, {minusOp0_in[22] cypher[22]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[23]_i_1 - 
nets: {cypher[23]_i_1_n_0 cypher[23]_i_1/O}, {prodreg1[23] cypher[23]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[23]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__4_n_4 cypher[23]_i_1/I2}, {minusOp0_in[33] cypher[23]_i_1/I3}, {minusOp0_in[23] cypher[23]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[24]_i_1 - 
nets: {cypher[24]_i_1_n_0 cypher[24]_i_1/O}, {prodreg1[24] cypher[24]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[24]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__5_n_7 cypher[24]_i_1/I2}, {minusOp0_in[33] cypher[24]_i_1/I3}, {minusOp0_in[24] cypher[24]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[25]_i_1 - 
nets: {cypher[25]_i_1_n_0 cypher[25]_i_1/O}, {prodreg1[25] cypher[25]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[25]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__5_n_6 cypher[25]_i_1/I2}, {minusOp0_in[33] cypher[25]_i_1/I3}, {minusOp0_in[25] cypher[25]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[26]_i_1 - 
nets: {cypher[26]_i_1_n_0 cypher[26]_i_1/O}, {prodreg1[26] cypher[26]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[26]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__5_n_5 cypher[26]_i_1/I2}, {minusOp0_in[33] cypher[26]_i_1/I3}, {minusOp0_in[26] cypher[26]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[27]_i_1 - 
nets: {cypher[27]_i_1_n_0 cypher[27]_i_1/O}, {prodreg1[27] cypher[27]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[27]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__5_n_4 cypher[27]_i_1/I2}, {minusOp0_in[33] cypher[27]_i_1/I3}, {minusOp0_in[27] cypher[27]_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[28]_i_1 - 
nets: {cypher[28]_i_1_n_0 cypher[28]_i_1/O}, {prodreg1[28] cypher[28]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[28]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__6_n_7 cypher[28]_i_1/I2}, {minusOp0_in[33] cypher[28]_i_1/I3}, {minusOp0_in[28] cypher[28]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[29]_i_1 - 
nets: {cypher[29]_i_1_n_0 cypher[29]_i_1/O}, {prodreg1[29] cypher[29]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[29]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__6_n_6 cypher[29]_i_1/I2}, {minusOp0_in[33] cypher[29]_i_1/I3}, {minusOp0_in[29] cypher[29]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[2]_i_1 - 
nets: {cypher[2]_i_1_n_0 cypher[2]_i_1/O}, {prodreg1[2] cypher[2]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[2]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry_n_5 cypher[2]_i_1/I2}, {minusOp0_in[33] cypher[2]_i_1/I3}, {minusOp0_in[2] cypher[2]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[30]_i_1 - 
nets: {cypher[30]_i_1_n_0 cypher[30]_i_1/O}, {prodreg1[30] cypher[30]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[30]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__6_n_5 cypher[30]_i_1/I2}, {minusOp0_in[33] cypher[30]_i_1/I3}, {minusOp0_in[30] cypher[30]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[31]_i_1 - 
nets: {cypher[31]_i_1_n_0 cypher[31]_i_1/O}, {reset cypher[31]_i_1/I0}, {cypher[31]_i_3_n_0 cypher[31]_i_1/I1}, {cypher[31]_i_4_n_0 cypher[31]_i_1/I2}, {cypher[31]_i_5_n_0 cypher[31]_i_1/I3}, {cypher[31]_i_6_n_0 cypher[31]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00040000, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[31]_i_10 - 
nets: {cypher[31]_i_10_n_0 cypher[31]_i_10/O}, {count_reg_n_0_[27] cypher[31]_i_10/I0}, {count_reg_n_0_[17] cypher[31]_i_10/I1}, {count_reg_n_0_[19] cypher[31]_i_10/I2}, {count_reg_n_0_[15] cypher[31]_i_10/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[31]_i_11 - 
nets: {cypher[31]_i_11_n_0 cypher[31]_i_11/O}, {count_reg_n_0_[26] cypher[31]_i_11/I0}, {count_reg_n_0_[10] cypher[31]_i_11/I1}, {count_reg_n_0_[25] cypher[31]_i_11/I2}, {count_reg_n_0_[18] cypher[31]_i_11/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X52Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[31]_i_2 - 
nets: {cypher[31]_i_2_n_0 cypher[31]_i_2/O}, {prodreg1[31] cypher[31]_i_2/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[31]_i_2/I1}, {modmultiply/minusOp_inferred__0_carry__6_n_4 cypher[31]_i_2/I2}, {minusOp0_in[33] cypher[31]_i_2/I3}, {minusOp0_in[31] cypher[31]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[31]_i_3 - 
nets: {cypher[31]_i_3_n_0 cypher[31]_i_3/O}, {cypher[31]_i_7_n_0 cypher[31]_i_3/I0}, {cypher[31]_i_8_n_0 cypher[31]_i_3/I1}, {cypher[31]_i_9_n_0 cypher[31]_i_3/I2}, {count_reg_n_0_[13] cypher[31]_i_3/I3}, {count_reg_n_0_[24] cypher[31]_i_3/I4}, {count_reg_n_0_[8] cypher[31]_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000004, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

cypher[31]_i_4 - 
nets: {cypher[31]_i_4_n_0 cypher[31]_i_4/O}, {count_reg_n_0_[11] cypher[31]_i_4/I0}, {count_reg_n_0_[21] cypher[31]_i_4/I1}, {count_reg_n_0_[9] cypher[31]_i_4/I2}, {count_reg_n_0_[22] cypher[31]_i_4/I3}, {cypher[31]_i_10_n_0 cypher[31]_i_4/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X54Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[31]_i_5 - 
nets: {cypher[31]_i_5_n_0 cypher[31]_i_5/O}, {count_reg_n_0_[5] cypher[31]_i_5/I0}, {count_reg_n_0_[6] cypher[31]_i_5/I1}, {count_reg_n_0_[4] cypher[31]_i_5/I2}, {count_reg_n_0_[7] cypher[31]_i_5/I3}, {cypher[31]_i_11_n_0 cypher[31]_i_5/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[31]_i_6 - 
nets: {cypher[31]_i_6_n_0 cypher[31]_i_6/O}, {multgo_reg_n_0 cypher[31]_i_6/I0}, {multrdy cypher[31]_i_6/I1}, {sqrrdy cypher[31]_i_6/I2}, {ready cypher[31]_i_6/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[31]_i_7 - 
nets: {cypher[31]_i_7_n_0 cypher[31]_i_7/O}, {count_reg_n_0_[20] cypher[31]_i_7/I0}, {count_reg_n_0_[3] cypher[31]_i_7/I1}, {count_reg_n_0_[28] cypher[31]_i_7/I2}, {count_reg_n_0_[14] cypher[31]_i_7/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X52Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[31]_i_8 - 
nets: {cypher[31]_i_8_n_0 cypher[31]_i_8/O}, {count_reg_n_0_[30] cypher[31]_i_8/I0}, {count_reg_n_0_[23] cypher[31]_i_8/I1}, {count_reg_n_0_[29] cypher[31]_i_8/I2}, {count_reg_n_0_[2] cypher[31]_i_8/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0001, 
LOC: SLICE_X53Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[31]_i_9 - 
nets: {cypher[31]_i_9_n_0 cypher[31]_i_9/O}, {count_reg_n_0_[16] cypher[31]_i_9/I0}, {count_reg_n_0_[1] cypher[31]_i_9/I1}, {count_reg_n_0_[12] cypher[31]_i_9/I2}, {count_reg_n_0_[0] cypher[31]_i_9/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X53Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

cypher[3]_i_1 - 
nets: {cypher[3]_i_1_n_0 cypher[3]_i_1/O}, {prodreg1[3] cypher[3]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[3]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry_n_4 cypher[3]_i_1/I2}, {minusOp0_in[33] cypher[3]_i_1/I3}, {minusOp0_in[3] cypher[3]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[4]_i_1 - 
nets: {cypher[4]_i_1_n_0 cypher[4]_i_1/O}, {prodreg1[4] cypher[4]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[4]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__0_n_7 cypher[4]_i_1/I2}, {minusOp0_in[33] cypher[4]_i_1/I3}, {minusOp0_in[4] cypher[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[5]_i_1 - 
nets: {cypher[5]_i_1_n_0 cypher[5]_i_1/O}, {prodreg1[5] cypher[5]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[5]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__0_n_6 cypher[5]_i_1/I2}, {minusOp0_in[33] cypher[5]_i_1/I3}, {minusOp0_in[5] cypher[5]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[6]_i_1 - 
nets: {cypher[6]_i_1_n_0 cypher[6]_i_1/O}, {prodreg1[6] cypher[6]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[6]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__0_n_5 cypher[6]_i_1/I2}, {minusOp0_in[33] cypher[6]_i_1/I3}, {minusOp0_in[6] cypher[6]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[7]_i_1 - 
nets: {cypher[7]_i_1_n_0 cypher[7]_i_1/O}, {prodreg1[7] cypher[7]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[7]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__0_n_4 cypher[7]_i_1/I2}, {minusOp0_in[33] cypher[7]_i_1/I3}, {minusOp0_in[7] cypher[7]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X35Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[8]_i_1 - 
nets: {cypher[8]_i_1_n_0 cypher[8]_i_1/O}, {prodreg1[8] cypher[8]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[8]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__1_n_7 cypher[8]_i_1/I2}, {minusOp0_in[33] cypher[8]_i_1/I3}, {minusOp0_in[8] cypher[8]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher[9]_i_1 - 
nets: {cypher[9]_i_1_n_0 cypher[9]_i_1/O}, {prodreg1[9] cypher[9]_i_1/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 cypher[9]_i_1/I1}, {modmultiply/minusOp_inferred__0_carry__1_n_6 cypher[9]_i_1/I2}, {minusOp0_in[33] cypher[9]_i_1/I3}, {minusOp0_in[9] cypher[9]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

cypher_reg[0] - 
nets: {cypher[0] cypher_reg[0]/Q}, {clk cypher_reg[0]/C}, {cypher[31]_i_1_n_0 cypher_reg[0]/CE}, {cypher[0]_i_1_n_0 cypher_reg[0]/D}, {<const0> cypher_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[10] - 
nets: {cypher[10] cypher_reg[10]/Q}, {clk cypher_reg[10]/C}, {cypher[31]_i_1_n_0 cypher_reg[10]/CE}, {cypher[10]_i_1_n_0 cypher_reg[10]/D}, {<const0> cypher_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[11] - 
nets: {cypher[11] cypher_reg[11]/Q}, {clk cypher_reg[11]/C}, {cypher[31]_i_1_n_0 cypher_reg[11]/CE}, {cypher[11]_i_1_n_0 cypher_reg[11]/D}, {<const0> cypher_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[12] - 
nets: {cypher[12] cypher_reg[12]/Q}, {clk cypher_reg[12]/C}, {cypher[31]_i_1_n_0 cypher_reg[12]/CE}, {cypher[12]_i_1_n_0 cypher_reg[12]/D}, {<const0> cypher_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[13] - 
nets: {cypher[13] cypher_reg[13]/Q}, {clk cypher_reg[13]/C}, {cypher[31]_i_1_n_0 cypher_reg[13]/CE}, {cypher[13]_i_1_n_0 cypher_reg[13]/D}, {<const0> cypher_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[14] - 
nets: {cypher[14] cypher_reg[14]/Q}, {clk cypher_reg[14]/C}, {cypher[31]_i_1_n_0 cypher_reg[14]/CE}, {cypher[14]_i_1_n_0 cypher_reg[14]/D}, {<const0> cypher_reg[14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[15] - 
nets: {cypher[15] cypher_reg[15]/Q}, {clk cypher_reg[15]/C}, {cypher[31]_i_1_n_0 cypher_reg[15]/CE}, {cypher[15]_i_1_n_0 cypher_reg[15]/D}, {<const0> cypher_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[16] - 
nets: {cypher[16] cypher_reg[16]/Q}, {clk cypher_reg[16]/C}, {cypher[31]_i_1_n_0 cypher_reg[16]/CE}, {cypher[16]_i_1_n_0 cypher_reg[16]/D}, {<const0> cypher_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[17] - 
nets: {cypher[17] cypher_reg[17]/Q}, {clk cypher_reg[17]/C}, {cypher[31]_i_1_n_0 cypher_reg[17]/CE}, {cypher[17]_i_1_n_0 cypher_reg[17]/D}, {<const0> cypher_reg[17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[18] - 
nets: {cypher[18] cypher_reg[18]/Q}, {clk cypher_reg[18]/C}, {cypher[31]_i_1_n_0 cypher_reg[18]/CE}, {cypher[18]_i_1_n_0 cypher_reg[18]/D}, {<const0> cypher_reg[18]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[19] - 
nets: {cypher[19] cypher_reg[19]/Q}, {clk cypher_reg[19]/C}, {cypher[31]_i_1_n_0 cypher_reg[19]/CE}, {cypher[19]_i_1_n_0 cypher_reg[19]/D}, {<const0> cypher_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[1] - 
nets: {cypher[1] cypher_reg[1]/Q}, {clk cypher_reg[1]/C}, {cypher[31]_i_1_n_0 cypher_reg[1]/CE}, {cypher[1]_i_1_n_0 cypher_reg[1]/D}, {<const0> cypher_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[20] - 
nets: {cypher[20] cypher_reg[20]/Q}, {clk cypher_reg[20]/C}, {cypher[31]_i_1_n_0 cypher_reg[20]/CE}, {cypher[20]_i_1_n_0 cypher_reg[20]/D}, {<const0> cypher_reg[20]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[21] - 
nets: {cypher[21] cypher_reg[21]/Q}, {clk cypher_reg[21]/C}, {cypher[31]_i_1_n_0 cypher_reg[21]/CE}, {cypher[21]_i_1_n_0 cypher_reg[21]/D}, {<const0> cypher_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[22] - 
nets: {cypher[22] cypher_reg[22]/Q}, {clk cypher_reg[22]/C}, {cypher[31]_i_1_n_0 cypher_reg[22]/CE}, {cypher[22]_i_1_n_0 cypher_reg[22]/D}, {<const0> cypher_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[23] - 
nets: {cypher[23] cypher_reg[23]/Q}, {clk cypher_reg[23]/C}, {cypher[31]_i_1_n_0 cypher_reg[23]/CE}, {cypher[23]_i_1_n_0 cypher_reg[23]/D}, {<const0> cypher_reg[23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[24] - 
nets: {cypher[24] cypher_reg[24]/Q}, {clk cypher_reg[24]/C}, {cypher[31]_i_1_n_0 cypher_reg[24]/CE}, {cypher[24]_i_1_n_0 cypher_reg[24]/D}, {<const0> cypher_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[25] - 
nets: {cypher[25] cypher_reg[25]/Q}, {clk cypher_reg[25]/C}, {cypher[31]_i_1_n_0 cypher_reg[25]/CE}, {cypher[25]_i_1_n_0 cypher_reg[25]/D}, {<const0> cypher_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[26] - 
nets: {cypher[26] cypher_reg[26]/Q}, {clk cypher_reg[26]/C}, {cypher[31]_i_1_n_0 cypher_reg[26]/CE}, {cypher[26]_i_1_n_0 cypher_reg[26]/D}, {<const0> cypher_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[27] - 
nets: {cypher[27] cypher_reg[27]/Q}, {clk cypher_reg[27]/C}, {cypher[31]_i_1_n_0 cypher_reg[27]/CE}, {cypher[27]_i_1_n_0 cypher_reg[27]/D}, {<const0> cypher_reg[27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[28] - 
nets: {cypher[28] cypher_reg[28]/Q}, {clk cypher_reg[28]/C}, {cypher[31]_i_1_n_0 cypher_reg[28]/CE}, {cypher[28]_i_1_n_0 cypher_reg[28]/D}, {<const0> cypher_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[29] - 
nets: {cypher[29] cypher_reg[29]/Q}, {clk cypher_reg[29]/C}, {cypher[31]_i_1_n_0 cypher_reg[29]/CE}, {cypher[29]_i_1_n_0 cypher_reg[29]/D}, {<const0> cypher_reg[29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[2] - 
nets: {cypher[2] cypher_reg[2]/Q}, {clk cypher_reg[2]/C}, {cypher[31]_i_1_n_0 cypher_reg[2]/CE}, {cypher[2]_i_1_n_0 cypher_reg[2]/D}, {<const0> cypher_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[30] - 
nets: {cypher[30] cypher_reg[30]/Q}, {clk cypher_reg[30]/C}, {cypher[31]_i_1_n_0 cypher_reg[30]/CE}, {cypher[30]_i_1_n_0 cypher_reg[30]/D}, {<const0> cypher_reg[30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[31] - 
nets: {cypher[31] cypher_reg[31]/Q}, {clk cypher_reg[31]/C}, {cypher[31]_i_1_n_0 cypher_reg[31]/CE}, {cypher[31]_i_2_n_0 cypher_reg[31]/D}, {<const0> cypher_reg[31]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[3] - 
nets: {cypher[3] cypher_reg[3]/Q}, {clk cypher_reg[3]/C}, {cypher[31]_i_1_n_0 cypher_reg[3]/CE}, {cypher[3]_i_1_n_0 cypher_reg[3]/D}, {<const0> cypher_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[4] - 
nets: {cypher[4] cypher_reg[4]/Q}, {clk cypher_reg[4]/C}, {cypher[31]_i_1_n_0 cypher_reg[4]/CE}, {cypher[4]_i_1_n_0 cypher_reg[4]/D}, {<const0> cypher_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[5] - 
nets: {cypher[5] cypher_reg[5]/Q}, {clk cypher_reg[5]/C}, {cypher[31]_i_1_n_0 cypher_reg[5]/CE}, {cypher[5]_i_1_n_0 cypher_reg[5]/D}, {<const0> cypher_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[6] - 
nets: {cypher[6] cypher_reg[6]/Q}, {clk cypher_reg[6]/C}, {cypher[31]_i_1_n_0 cypher_reg[6]/CE}, {cypher[6]_i_1_n_0 cypher_reg[6]/D}, {<const0> cypher_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[7] - 
nets: {cypher[7] cypher_reg[7]/Q}, {clk cypher_reg[7]/C}, {cypher[31]_i_1_n_0 cypher_reg[7]/CE}, {cypher[7]_i_1_n_0 cypher_reg[7]/D}, {<const0> cypher_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[8] - 
nets: {cypher[8] cypher_reg[8]/Q}, {clk cypher_reg[8]/C}, {cypher[31]_i_1_n_0 cypher_reg[8]/CE}, {cypher[8]_i_1_n_0 cypher_reg[8]/D}, {<const0> cypher_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

cypher_reg[9] - 
nets: {cypher[9] cypher_reg[9]/Q}, {clk cypher_reg[9]/C}, {cypher[31]_i_1_n_0 cypher_reg[9]/CE}, {cypher[9]_i_1_n_0 cypher_reg[9]/D}, {<const0> cypher_reg[9]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

done_i_1 - 
nets: {done_i_1_n_0 done_i_1/O}, {ds done_i_1/I0}, {ready done_i_1/I1}, {cypher[31]_i_3_n_0 done_i_1/I2}, {cypher[31]_i_4_n_0 done_i_1/I3}, {cypher[31]_i_5_n_0 done_i_1/I4}, {cypher[31]_i_6_n_0 done_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hCCCCCCFC44444444, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

done_reg - 
nets: {ready done_reg/Q}, {clk done_reg/C}, {<const1> done_reg/CE}, {done_i_1_n_0 done_reg/D}, {reset done_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

first_i_1 - 
nets: {first_i_1_n_0 first_i_1/O}, {mpreg[31]_i_3_n_0 first_i_1/I0}, {multgo_reg_n_0 first_i_1/I1}, {multrdy first_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h35, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

first_i_1__0 - 
nets: {first_i_1__0_n_0 first_i_1__0/O}, {mpreg[31]_i_3__0_n_0 first_i_1__0/I0}, {sqrrdy first_i_1__0/I1}, {multgo_reg_n_0 first_i_1__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h1D, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mcreg[0]_i_1 - 
nets: {mcreg[0]_i_1_n_0 mcreg[0]_i_1/O}, {sqrrdy mcreg[0]_i_1/I0}, {root[0] mcreg[0]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X44Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[0]_i_1__0 - 
nets: {mcreg[0]_i_1__0_n_0 mcreg[0]_i_1__0/O}, {multrdy mcreg[0]_i_1__0/I0}, {tempin[0] mcreg[0]_i_1__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X39Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[10]_i_1 - 
nets: {mcreg[10]_i_1_n_0 mcreg[10]_i_1/O}, {root[10] mcreg[10]_i_1/I0}, {sqrrdy mcreg[10]_i_1/I1}, {modsqr/mcreg_reg_n_0_[9] mcreg[10]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[10]_i_1/I3}, {mcreg_reg[12]_i_2_n_6 mcreg[10]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[10]_i_1__0 - 
nets: {mcreg[10]_i_1__0_n_0 mcreg[10]_i_1__0/O}, {tempin[10] mcreg[10]_i_1__0/I0}, {multrdy mcreg[10]_i_1__0/I1}, {mcreg[9] mcreg[10]_i_1__0/I2}, {minusOp[32] mcreg[10]_i_1__0/I3}, {minusOp[9] mcreg[10]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[11]_i_1 - 
nets: {mcreg[11]_i_1_n_0 mcreg[11]_i_1/O}, {root[11] mcreg[11]_i_1/I0}, {sqrrdy mcreg[11]_i_1/I1}, {modsqr/mcreg_reg_n_0_[10] mcreg[11]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[11]_i_1/I3}, {mcreg_reg[12]_i_2_n_5 mcreg[11]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[11]_i_1__0 - 
nets: {mcreg[11]_i_1__0_n_0 mcreg[11]_i_1__0/O}, {tempin[11] mcreg[11]_i_1__0/I0}, {multrdy mcreg[11]_i_1__0/I1}, {mcreg[10] mcreg[11]_i_1__0/I2}, {minusOp[32] mcreg[11]_i_1__0/I3}, {minusOp[10] mcreg[11]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[12]_i_1 - 
nets: {mcreg[12]_i_1_n_0 mcreg[12]_i_1/O}, {root[12] mcreg[12]_i_1/I0}, {sqrrdy mcreg[12]_i_1/I1}, {modsqr/mcreg_reg_n_0_[11] mcreg[12]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[12]_i_1/I3}, {mcreg_reg[12]_i_2_n_4 mcreg[12]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[12]_i_1__0 - 
nets: {mcreg[12]_i_1__0_n_0 mcreg[12]_i_1__0/O}, {tempin[12] mcreg[12]_i_1__0/I0}, {multrdy mcreg[12]_i_1__0/I1}, {mcreg[11] mcreg[12]_i_1__0/I2}, {minusOp[32] mcreg[12]_i_1__0/I3}, {minusOp[11] mcreg[12]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[12]_i_3 - 
nets: {mcreg[12]_i_3_n_0 mcreg[12]_i_3/O}, {modsqr/mcreg_reg_n_0_[11] mcreg[12]_i_3/I0}, {modsqr/modreg1_reg_n_0_[11] mcreg[12]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_3__0 - 
nets: {mcreg[12]_i_3__0_n_0 mcreg[12]_i_3__0/O}, {mcreg[11] mcreg[12]_i_3__0/I0}, {modreg1[11] mcreg[12]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_4 - 
nets: {mcreg[12]_i_4_n_0 mcreg[12]_i_4/O}, {modsqr/mcreg_reg_n_0_[10] mcreg[12]_i_4/I0}, {modsqr/modreg1_reg_n_0_[10] mcreg[12]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_4__0 - 
nets: {mcreg[12]_i_4__0_n_0 mcreg[12]_i_4__0/O}, {mcreg[10] mcreg[12]_i_4__0/I0}, {modreg1[10] mcreg[12]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_5 - 
nets: {mcreg[12]_i_5_n_0 mcreg[12]_i_5/O}, {modsqr/mcreg_reg_n_0_[9] mcreg[12]_i_5/I0}, {modsqr/modreg1_reg_n_0_[9] mcreg[12]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_5__0 - 
nets: {mcreg[12]_i_5__0_n_0 mcreg[12]_i_5__0/O}, {mcreg[9] mcreg[12]_i_5__0/I0}, {modreg1[9] mcreg[12]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_6 - 
nets: {mcreg[12]_i_6_n_0 mcreg[12]_i_6/O}, {modsqr/mcreg_reg_n_0_[8] mcreg[12]_i_6/I0}, {modsqr/modreg1_reg_n_0_[8] mcreg[12]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[12]_i_6__0 - 
nets: {mcreg[12]_i_6__0_n_0 mcreg[12]_i_6__0/O}, {mcreg[8] mcreg[12]_i_6__0/I0}, {modreg1[8] mcreg[12]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[13]_i_1 - 
nets: {mcreg[13]_i_1_n_0 mcreg[13]_i_1/O}, {root[13] mcreg[13]_i_1/I0}, {sqrrdy mcreg[13]_i_1/I1}, {modsqr/mcreg_reg_n_0_[12] mcreg[13]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[13]_i_1/I3}, {mcreg_reg[16]_i_2_n_7 mcreg[13]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[13]_i_1__0 - 
nets: {mcreg[13]_i_1__0_n_0 mcreg[13]_i_1__0/O}, {tempin[13] mcreg[13]_i_1__0/I0}, {multrdy mcreg[13]_i_1__0/I1}, {mcreg[12] mcreg[13]_i_1__0/I2}, {minusOp[32] mcreg[13]_i_1__0/I3}, {minusOp[12] mcreg[13]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[14]_i_1 - 
nets: {mcreg[14]_i_1_n_0 mcreg[14]_i_1/O}, {root[14] mcreg[14]_i_1/I0}, {sqrrdy mcreg[14]_i_1/I1}, {modsqr/mcreg_reg_n_0_[13] mcreg[14]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[14]_i_1/I3}, {mcreg_reg[16]_i_2_n_6 mcreg[14]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[14]_i_1__0 - 
nets: {mcreg[14]_i_1__0_n_0 mcreg[14]_i_1__0/O}, {tempin[14] mcreg[14]_i_1__0/I0}, {multrdy mcreg[14]_i_1__0/I1}, {mcreg[13] mcreg[14]_i_1__0/I2}, {minusOp[32] mcreg[14]_i_1__0/I3}, {minusOp[13] mcreg[14]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[15]_i_1 - 
nets: {mcreg[15]_i_1_n_0 mcreg[15]_i_1/O}, {root[15] mcreg[15]_i_1/I0}, {sqrrdy mcreg[15]_i_1/I1}, {modsqr/mcreg_reg_n_0_[14] mcreg[15]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[15]_i_1/I3}, {mcreg_reg[16]_i_2_n_5 mcreg[15]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[15]_i_1__0 - 
nets: {mcreg[15]_i_1__0_n_0 mcreg[15]_i_1__0/O}, {tempin[15] mcreg[15]_i_1__0/I0}, {multrdy mcreg[15]_i_1__0/I1}, {mcreg[14] mcreg[15]_i_1__0/I2}, {minusOp[32] mcreg[15]_i_1__0/I3}, {minusOp[14] mcreg[15]_i_1__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[16]_i_1 - 
nets: {mcreg[16]_i_1_n_0 mcreg[16]_i_1/O}, {root[16] mcreg[16]_i_1/I0}, {sqrrdy mcreg[16]_i_1/I1}, {modsqr/mcreg_reg_n_0_[15] mcreg[16]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[16]_i_1/I3}, {mcreg_reg[16]_i_2_n_4 mcreg[16]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[16]_i_1__0 - 
nets: {mcreg[16]_i_1__0_n_0 mcreg[16]_i_1__0/O}, {tempin[16] mcreg[16]_i_1__0/I0}, {multrdy mcreg[16]_i_1__0/I1}, {mcreg[15] mcreg[16]_i_1__0/I2}, {minusOp[32] mcreg[16]_i_1__0/I3}, {minusOp[15] mcreg[16]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[16]_i_3 - 
nets: {mcreg[16]_i_3_n_0 mcreg[16]_i_3/O}, {modsqr/mcreg_reg_n_0_[15] mcreg[16]_i_3/I0}, {modsqr/modreg1_reg_n_0_[15] mcreg[16]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_3__0 - 
nets: {mcreg[16]_i_3__0_n_0 mcreg[16]_i_3__0/O}, {mcreg[15] mcreg[16]_i_3__0/I0}, {modreg1[15] mcreg[16]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_4 - 
nets: {mcreg[16]_i_4_n_0 mcreg[16]_i_4/O}, {modsqr/mcreg_reg_n_0_[14] mcreg[16]_i_4/I0}, {modsqr/modreg1_reg_n_0_[14] mcreg[16]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_4__0 - 
nets: {mcreg[16]_i_4__0_n_0 mcreg[16]_i_4__0/O}, {mcreg[14] mcreg[16]_i_4__0/I0}, {modreg1[14] mcreg[16]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_5 - 
nets: {mcreg[16]_i_5_n_0 mcreg[16]_i_5/O}, {modsqr/mcreg_reg_n_0_[13] mcreg[16]_i_5/I0}, {modsqr/modreg1_reg_n_0_[13] mcreg[16]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_5__0 - 
nets: {mcreg[16]_i_5__0_n_0 mcreg[16]_i_5__0/O}, {mcreg[13] mcreg[16]_i_5__0/I0}, {modreg1[13] mcreg[16]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_6 - 
nets: {mcreg[16]_i_6_n_0 mcreg[16]_i_6/O}, {modsqr/mcreg_reg_n_0_[12] mcreg[16]_i_6/I0}, {modsqr/modreg1_reg_n_0_[12] mcreg[16]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[16]_i_6__0 - 
nets: {mcreg[16]_i_6__0_n_0 mcreg[16]_i_6__0/O}, {mcreg[12] mcreg[16]_i_6__0/I0}, {modreg1[12] mcreg[16]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[17]_i_1 - 
nets: {mcreg[17]_i_1_n_0 mcreg[17]_i_1/O}, {root[17] mcreg[17]_i_1/I0}, {sqrrdy mcreg[17]_i_1/I1}, {modsqr/mcreg_reg_n_0_[16] mcreg[17]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[17]_i_1/I3}, {mcreg_reg[20]_i_2_n_7 mcreg[17]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[17]_i_1__0 - 
nets: {mcreg[17]_i_1__0_n_0 mcreg[17]_i_1__0/O}, {tempin[17] mcreg[17]_i_1__0/I0}, {multrdy mcreg[17]_i_1__0/I1}, {mcreg[16] mcreg[17]_i_1__0/I2}, {minusOp[32] mcreg[17]_i_1__0/I3}, {minusOp[16] mcreg[17]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[18]_i_1 - 
nets: {mcreg[18]_i_1_n_0 mcreg[18]_i_1/O}, {root[18] mcreg[18]_i_1/I0}, {sqrrdy mcreg[18]_i_1/I1}, {modsqr/mcreg_reg_n_0_[17] mcreg[18]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[18]_i_1/I3}, {mcreg_reg[20]_i_2_n_6 mcreg[18]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[18]_i_1__0 - 
nets: {mcreg[18]_i_1__0_n_0 mcreg[18]_i_1__0/O}, {tempin[18] mcreg[18]_i_1__0/I0}, {multrdy mcreg[18]_i_1__0/I1}, {mcreg[17] mcreg[18]_i_1__0/I2}, {minusOp[32] mcreg[18]_i_1__0/I3}, {minusOp[17] mcreg[18]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[19]_i_1 - 
nets: {mcreg[19]_i_1_n_0 mcreg[19]_i_1/O}, {root[19] mcreg[19]_i_1/I0}, {sqrrdy mcreg[19]_i_1/I1}, {modsqr/mcreg_reg_n_0_[18] mcreg[19]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[19]_i_1/I3}, {mcreg_reg[20]_i_2_n_5 mcreg[19]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[19]_i_1__0 - 
nets: {mcreg[19]_i_1__0_n_0 mcreg[19]_i_1__0/O}, {tempin[19] mcreg[19]_i_1__0/I0}, {multrdy mcreg[19]_i_1__0/I1}, {mcreg[18] mcreg[19]_i_1__0/I2}, {minusOp[32] mcreg[19]_i_1__0/I3}, {minusOp[18] mcreg[19]_i_1__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[1]_i_1 - 
nets: {mcreg[1]_i_1_n_0 mcreg[1]_i_1/O}, {root[1] mcreg[1]_i_1/I0}, {sqrrdy mcreg[1]_i_1/I1}, {modsqr/mcreg_reg_n_0_[0] mcreg[1]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[1]_i_1/I3}, {mcreg_reg[4]_i_2_n_7 mcreg[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[1]_i_1__0 - 
nets: {mcreg[1]_i_1__0_n_0 mcreg[1]_i_1__0/O}, {tempin[1] mcreg[1]_i_1__0/I0}, {multrdy mcreg[1]_i_1__0/I1}, {mcreg[0] mcreg[1]_i_1__0/I2}, {minusOp[32] mcreg[1]_i_1__0/I3}, {minusOp[0] mcreg[1]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[20]_i_1 - 
nets: {mcreg[20]_i_1_n_0 mcreg[20]_i_1/O}, {root[20] mcreg[20]_i_1/I0}, {sqrrdy mcreg[20]_i_1/I1}, {modsqr/mcreg_reg_n_0_[19] mcreg[20]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[20]_i_1/I3}, {mcreg_reg[20]_i_2_n_4 mcreg[20]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[20]_i_1__0 - 
nets: {mcreg[20]_i_1__0_n_0 mcreg[20]_i_1__0/O}, {tempin[20] mcreg[20]_i_1__0/I0}, {multrdy mcreg[20]_i_1__0/I1}, {mcreg[19] mcreg[20]_i_1__0/I2}, {minusOp[32] mcreg[20]_i_1__0/I3}, {minusOp[19] mcreg[20]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X40Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[20]_i_3 - 
nets: {mcreg[20]_i_3_n_0 mcreg[20]_i_3/O}, {modsqr/mcreg_reg_n_0_[19] mcreg[20]_i_3/I0}, {modsqr/modreg1_reg_n_0_[19] mcreg[20]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_3__0 - 
nets: {mcreg[20]_i_3__0_n_0 mcreg[20]_i_3__0/O}, {mcreg[19] mcreg[20]_i_3__0/I0}, {modreg1[19] mcreg[20]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_4 - 
nets: {mcreg[20]_i_4_n_0 mcreg[20]_i_4/O}, {modsqr/mcreg_reg_n_0_[18] mcreg[20]_i_4/I0}, {modsqr/modreg1_reg_n_0_[18] mcreg[20]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_4__0 - 
nets: {mcreg[20]_i_4__0_n_0 mcreg[20]_i_4__0/O}, {mcreg[18] mcreg[20]_i_4__0/I0}, {modreg1[18] mcreg[20]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_5 - 
nets: {mcreg[20]_i_5_n_0 mcreg[20]_i_5/O}, {modsqr/mcreg_reg_n_0_[17] mcreg[20]_i_5/I0}, {modsqr/modreg1_reg_n_0_[17] mcreg[20]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_5__0 - 
nets: {mcreg[20]_i_5__0_n_0 mcreg[20]_i_5__0/O}, {mcreg[17] mcreg[20]_i_5__0/I0}, {modreg1[17] mcreg[20]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_6 - 
nets: {mcreg[20]_i_6_n_0 mcreg[20]_i_6/O}, {modsqr/mcreg_reg_n_0_[16] mcreg[20]_i_6/I0}, {modsqr/modreg1_reg_n_0_[16] mcreg[20]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[20]_i_6__0 - 
nets: {mcreg[20]_i_6__0_n_0 mcreg[20]_i_6__0/O}, {mcreg[16] mcreg[20]_i_6__0/I0}, {modreg1[16] mcreg[20]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[21]_i_1 - 
nets: {mcreg[21]_i_1_n_0 mcreg[21]_i_1/O}, {root[21] mcreg[21]_i_1/I0}, {sqrrdy mcreg[21]_i_1/I1}, {modsqr/mcreg_reg_n_0_[20] mcreg[21]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[21]_i_1/I3}, {mcreg_reg[24]_i_2_n_7 mcreg[21]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[21]_i_1__0 - 
nets: {mcreg[21]_i_1__0_n_0 mcreg[21]_i_1__0/O}, {tempin[21] mcreg[21]_i_1__0/I0}, {multrdy mcreg[21]_i_1__0/I1}, {mcreg[20] mcreg[21]_i_1__0/I2}, {minusOp[32] mcreg[21]_i_1__0/I3}, {minusOp[20] mcreg[21]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[22]_i_1 - 
nets: {mcreg[22]_i_1_n_0 mcreg[22]_i_1/O}, {root[22] mcreg[22]_i_1/I0}, {sqrrdy mcreg[22]_i_1/I1}, {modsqr/mcreg_reg_n_0_[21] mcreg[22]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[22]_i_1/I3}, {mcreg_reg[24]_i_2_n_6 mcreg[22]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[22]_i_1__0 - 
nets: {mcreg[22]_i_1__0_n_0 mcreg[22]_i_1__0/O}, {tempin[22] mcreg[22]_i_1__0/I0}, {multrdy mcreg[22]_i_1__0/I1}, {mcreg[21] mcreg[22]_i_1__0/I2}, {minusOp[32] mcreg[22]_i_1__0/I3}, {minusOp[21] mcreg[22]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[23]_i_1 - 
nets: {mcreg[23]_i_1_n_0 mcreg[23]_i_1/O}, {root[23] mcreg[23]_i_1/I0}, {sqrrdy mcreg[23]_i_1/I1}, {modsqr/mcreg_reg_n_0_[22] mcreg[23]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[23]_i_1/I3}, {mcreg_reg[24]_i_2_n_5 mcreg[23]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[23]_i_1__0 - 
nets: {mcreg[23]_i_1__0_n_0 mcreg[23]_i_1__0/O}, {tempin[23] mcreg[23]_i_1__0/I0}, {multrdy mcreg[23]_i_1__0/I1}, {mcreg[22] mcreg[23]_i_1__0/I2}, {minusOp[32] mcreg[23]_i_1__0/I3}, {minusOp[22] mcreg[23]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[24]_i_1 - 
nets: {mcreg[24]_i_1_n_0 mcreg[24]_i_1/O}, {root[24] mcreg[24]_i_1/I0}, {sqrrdy mcreg[24]_i_1/I1}, {modsqr/mcreg_reg_n_0_[23] mcreg[24]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[24]_i_1/I3}, {mcreg_reg[24]_i_2_n_4 mcreg[24]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[24]_i_1__0 - 
nets: {mcreg[24]_i_1__0_n_0 mcreg[24]_i_1__0/O}, {tempin[24] mcreg[24]_i_1__0/I0}, {multrdy mcreg[24]_i_1__0/I1}, {mcreg[23] mcreg[24]_i_1__0/I2}, {minusOp[32] mcreg[24]_i_1__0/I3}, {minusOp[23] mcreg[24]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[24]_i_3 - 
nets: {mcreg[24]_i_3_n_0 mcreg[24]_i_3/O}, {modsqr/mcreg_reg_n_0_[23] mcreg[24]_i_3/I0}, {modsqr/modreg1_reg_n_0_[23] mcreg[24]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_3__0 - 
nets: {mcreg[24]_i_3__0_n_0 mcreg[24]_i_3__0/O}, {mcreg[23] mcreg[24]_i_3__0/I0}, {modreg1[23] mcreg[24]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_4 - 
nets: {mcreg[24]_i_4_n_0 mcreg[24]_i_4/O}, {modsqr/mcreg_reg_n_0_[22] mcreg[24]_i_4/I0}, {modsqr/modreg1_reg_n_0_[22] mcreg[24]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_4__0 - 
nets: {mcreg[24]_i_4__0_n_0 mcreg[24]_i_4__0/O}, {mcreg[22] mcreg[24]_i_4__0/I0}, {modreg1[22] mcreg[24]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_5 - 
nets: {mcreg[24]_i_5_n_0 mcreg[24]_i_5/O}, {modsqr/mcreg_reg_n_0_[21] mcreg[24]_i_5/I0}, {modsqr/modreg1_reg_n_0_[21] mcreg[24]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_5__0 - 
nets: {mcreg[24]_i_5__0_n_0 mcreg[24]_i_5__0/O}, {mcreg[21] mcreg[24]_i_5__0/I0}, {modreg1[21] mcreg[24]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_6 - 
nets: {mcreg[24]_i_6_n_0 mcreg[24]_i_6/O}, {modsqr/mcreg_reg_n_0_[20] mcreg[24]_i_6/I0}, {modsqr/modreg1_reg_n_0_[20] mcreg[24]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[24]_i_6__0 - 
nets: {mcreg[24]_i_6__0_n_0 mcreg[24]_i_6__0/O}, {mcreg[20] mcreg[24]_i_6__0/I0}, {modreg1[20] mcreg[24]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[25]_i_1 - 
nets: {mcreg[25]_i_1_n_0 mcreg[25]_i_1/O}, {root[25] mcreg[25]_i_1/I0}, {sqrrdy mcreg[25]_i_1/I1}, {modsqr/mcreg_reg_n_0_[24] mcreg[25]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[25]_i_1/I3}, {mcreg_reg[28]_i_2_n_7 mcreg[25]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[25]_i_1__0 - 
nets: {mcreg[25]_i_1__0_n_0 mcreg[25]_i_1__0/O}, {tempin[25] mcreg[25]_i_1__0/I0}, {multrdy mcreg[25]_i_1__0/I1}, {mcreg[24] mcreg[25]_i_1__0/I2}, {minusOp[32] mcreg[25]_i_1__0/I3}, {minusOp[24] mcreg[25]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[26]_i_1 - 
nets: {mcreg[26]_i_1_n_0 mcreg[26]_i_1/O}, {root[26] mcreg[26]_i_1/I0}, {sqrrdy mcreg[26]_i_1/I1}, {modsqr/mcreg_reg_n_0_[25] mcreg[26]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[26]_i_1/I3}, {mcreg_reg[28]_i_2_n_6 mcreg[26]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[26]_i_1__0 - 
nets: {mcreg[26]_i_1__0_n_0 mcreg[26]_i_1__0/O}, {tempin[26] mcreg[26]_i_1__0/I0}, {multrdy mcreg[26]_i_1__0/I1}, {mcreg[25] mcreg[26]_i_1__0/I2}, {minusOp[32] mcreg[26]_i_1__0/I3}, {minusOp[25] mcreg[26]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[27]_i_1 - 
nets: {mcreg[27]_i_1_n_0 mcreg[27]_i_1/O}, {root[27] mcreg[27]_i_1/I0}, {sqrrdy mcreg[27]_i_1/I1}, {modsqr/mcreg_reg_n_0_[26] mcreg[27]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[27]_i_1/I3}, {mcreg_reg[28]_i_2_n_5 mcreg[27]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[27]_i_1__0 - 
nets: {mcreg[27]_i_1__0_n_0 mcreg[27]_i_1__0/O}, {tempin[27] mcreg[27]_i_1__0/I0}, {multrdy mcreg[27]_i_1__0/I1}, {mcreg[26] mcreg[27]_i_1__0/I2}, {minusOp[32] mcreg[27]_i_1__0/I3}, {minusOp[26] mcreg[27]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[28]_i_1 - 
nets: {mcreg[28]_i_1_n_0 mcreg[28]_i_1/O}, {root[28] mcreg[28]_i_1/I0}, {sqrrdy mcreg[28]_i_1/I1}, {modsqr/mcreg_reg_n_0_[27] mcreg[28]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[28]_i_1/I3}, {mcreg_reg[28]_i_2_n_4 mcreg[28]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[28]_i_1__0 - 
nets: {mcreg[28]_i_1__0_n_0 mcreg[28]_i_1__0/O}, {tempin[28] mcreg[28]_i_1__0/I0}, {multrdy mcreg[28]_i_1__0/I1}, {mcreg[27] mcreg[28]_i_1__0/I2}, {minusOp[32] mcreg[28]_i_1__0/I3}, {minusOp[27] mcreg[28]_i_1__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[28]_i_3 - 
nets: {mcreg[28]_i_3_n_0 mcreg[28]_i_3/O}, {modsqr/mcreg_reg_n_0_[27] mcreg[28]_i_3/I0}, {modsqr/modreg1_reg_n_0_[27] mcreg[28]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_3__0 - 
nets: {mcreg[28]_i_3__0_n_0 mcreg[28]_i_3__0/O}, {mcreg[27] mcreg[28]_i_3__0/I0}, {modreg1[27] mcreg[28]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_4 - 
nets: {mcreg[28]_i_4_n_0 mcreg[28]_i_4/O}, {modsqr/mcreg_reg_n_0_[26] mcreg[28]_i_4/I0}, {modsqr/modreg1_reg_n_0_[26] mcreg[28]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_4__0 - 
nets: {mcreg[28]_i_4__0_n_0 mcreg[28]_i_4__0/O}, {mcreg[26] mcreg[28]_i_4__0/I0}, {modreg1[26] mcreg[28]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_5 - 
nets: {mcreg[28]_i_5_n_0 mcreg[28]_i_5/O}, {modsqr/mcreg_reg_n_0_[25] mcreg[28]_i_5/I0}, {modsqr/modreg1_reg_n_0_[25] mcreg[28]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_5__0 - 
nets: {mcreg[28]_i_5__0_n_0 mcreg[28]_i_5__0/O}, {mcreg[25] mcreg[28]_i_5__0/I0}, {modreg1[25] mcreg[28]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_6 - 
nets: {mcreg[28]_i_6_n_0 mcreg[28]_i_6/O}, {modsqr/mcreg_reg_n_0_[24] mcreg[28]_i_6/I0}, {modsqr/modreg1_reg_n_0_[24] mcreg[28]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[28]_i_6__0 - 
nets: {mcreg[28]_i_6__0_n_0 mcreg[28]_i_6__0/O}, {mcreg[24] mcreg[28]_i_6__0/I0}, {modreg1[24] mcreg[28]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[29]_i_1 - 
nets: {mcreg[29]_i_1_n_0 mcreg[29]_i_1/O}, {root[29] mcreg[29]_i_1/I0}, {sqrrdy mcreg[29]_i_1/I1}, {modsqr/mcreg_reg_n_0_[28] mcreg[29]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[29]_i_1/I3}, {mcreg_reg[32]_i_2_n_7 mcreg[29]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[29]_i_1__0 - 
nets: {mcreg[29]_i_1__0_n_0 mcreg[29]_i_1__0/O}, {tempin[29] mcreg[29]_i_1__0/I0}, {multrdy mcreg[29]_i_1__0/I1}, {mcreg[28] mcreg[29]_i_1__0/I2}, {minusOp[32] mcreg[29]_i_1__0/I3}, {minusOp[28] mcreg[29]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[2]_i_1 - 
nets: {mcreg[2]_i_1_n_0 mcreg[2]_i_1/O}, {root[2] mcreg[2]_i_1/I0}, {sqrrdy mcreg[2]_i_1/I1}, {modsqr/mcreg_reg_n_0_[1] mcreg[2]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[2]_i_1/I3}, {mcreg_reg[4]_i_2_n_6 mcreg[2]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[2]_i_1__0 - 
nets: {mcreg[2]_i_1__0_n_0 mcreg[2]_i_1__0/O}, {tempin[2] mcreg[2]_i_1__0/I0}, {multrdy mcreg[2]_i_1__0/I1}, {mcreg[1] mcreg[2]_i_1__0/I2}, {minusOp[32] mcreg[2]_i_1__0/I3}, {minusOp[1] mcreg[2]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[30]_i_1 - 
nets: {mcreg[30]_i_1_n_0 mcreg[30]_i_1/O}, {root[30] mcreg[30]_i_1/I0}, {sqrrdy mcreg[30]_i_1/I1}, {modsqr/mcreg_reg_n_0_[29] mcreg[30]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[30]_i_1/I3}, {mcreg_reg[32]_i_2_n_6 mcreg[30]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[30]_i_1__0 - 
nets: {mcreg[30]_i_1__0_n_0 mcreg[30]_i_1__0/O}, {tempin[30] mcreg[30]_i_1__0/I0}, {multrdy mcreg[30]_i_1__0/I1}, {mcreg[29] mcreg[30]_i_1__0/I2}, {minusOp[32] mcreg[30]_i_1__0/I3}, {minusOp[29] mcreg[30]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[31]_i_1 - 
nets: {mcreg[31]_i_1_n_0 mcreg[31]_i_1/O}, {root[31] mcreg[31]_i_1/I0}, {sqrrdy mcreg[31]_i_1/I1}, {modsqr/mcreg_reg_n_0_[30] mcreg[31]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[31]_i_1/I3}, {mcreg_reg[32]_i_2_n_5 mcreg[31]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[31]_i_1__0 - 
nets: {mcreg[31]_i_1__0_n_0 mcreg[31]_i_1__0/O}, {tempin[31] mcreg[31]_i_1__0/I0}, {multrdy mcreg[31]_i_1__0/I1}, {mcreg[30] mcreg[31]_i_1__0/I2}, {minusOp[32] mcreg[31]_i_1__0/I3}, {minusOp[30] mcreg[31]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[32]_i_1 - 
nets: {mcreg[32]_i_1_n_0 mcreg[32]_i_1/O}, {mcreg_reg[32]_i_2_n_4 mcreg[32]_i_1/I0}, {mcreg_reg[33]_i_2_n_7 mcreg[32]_i_1/I1}, {modsqr/mcreg_reg_n_0_[31] mcreg[32]_i_1/I2}, {sqrrdy mcreg[32]_i_1/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mcreg[32]_i_1__0 - 
nets: {mcreg[32]_i_1__0_n_0 mcreg[32]_i_1__0/O}, {minusOp[31] mcreg[32]_i_1__0/I0}, {minusOp[32] mcreg[32]_i_1__0/I1}, {mcreg[31] mcreg[32]_i_1__0/I2}, {multrdy mcreg[32]_i_1__0/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mcreg[32]_i_3 - 
nets: {mcreg[32]_i_3_n_0 mcreg[32]_i_3/O}, {modsqr/mcreg_reg_n_0_[31] mcreg[32]_i_3/I0}, {modsqr/modreg1_reg_n_0_[31] mcreg[32]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_3__0 - 
nets: {mcreg[32]_i_3__0_n_0 mcreg[32]_i_3__0/O}, {mcreg[31] mcreg[32]_i_3__0/I0}, {modreg1[31] mcreg[32]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_4 - 
nets: {mcreg[32]_i_4_n_0 mcreg[32]_i_4/O}, {modsqr/mcreg_reg_n_0_[30] mcreg[32]_i_4/I0}, {modsqr/modreg1_reg_n_0_[30] mcreg[32]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_4__0 - 
nets: {mcreg[32]_i_4__0_n_0 mcreg[32]_i_4__0/O}, {mcreg[30] mcreg[32]_i_4__0/I0}, {modreg1[30] mcreg[32]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_5 - 
nets: {mcreg[32]_i_5_n_0 mcreg[32]_i_5/O}, {modsqr/mcreg_reg_n_0_[29] mcreg[32]_i_5/I0}, {modsqr/modreg1_reg_n_0_[29] mcreg[32]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_5__0 - 
nets: {mcreg[32]_i_5__0_n_0 mcreg[32]_i_5__0/O}, {mcreg[29] mcreg[32]_i_5__0/I0}, {modreg1[29] mcreg[32]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_6 - 
nets: {mcreg[32]_i_6_n_0 mcreg[32]_i_6/O}, {modsqr/mcreg_reg_n_0_[28] mcreg[32]_i_6/I0}, {modsqr/modreg1_reg_n_0_[28] mcreg[32]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[32]_i_6__0 - 
nets: {mcreg[32]_i_6__0_n_0 mcreg[32]_i_6__0/O}, {mcreg[28] mcreg[32]_i_6__0/I0}, {modreg1[28] mcreg[32]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[33]_i_1 - 
nets: {mcreg[33]_i_1_n_0 mcreg[33]_i_1/O}, {sqrrdy mcreg[33]_i_1/I0}, {mcreg_reg[33]_i_2_n_7 mcreg[33]_i_1/I1}, {modsqr/mcreg_reg_n_0_[32] mcreg[33]_i_1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mcreg[33]_i_1__0 - 
nets: {mcreg[33]_i_1__0_n_0 mcreg[33]_i_1__0/O}, {multrdy mcreg[33]_i_1__0/I0}, {minusOp[32] mcreg[33]_i_1__0/I1}, {mcreg[32] mcreg[33]_i_1__0/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mcreg[33]_i_3 - 
nets: {mcreg[33]_i_3_n_0 mcreg[33]_i_3/O}, {mcreg[32] mcreg[33]_i_3/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X39Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

mcreg[33]_i_3__0 - 
nets: {mcreg[33]_i_3__0_n_0 mcreg[33]_i_3__0/O}, {modsqr/mcreg_reg_n_0_[32] mcreg[33]_i_3__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

mcreg[3]_i_1 - 
nets: {mcreg[3]_i_1_n_0 mcreg[3]_i_1/O}, {root[3] mcreg[3]_i_1/I0}, {sqrrdy mcreg[3]_i_1/I1}, {modsqr/mcreg_reg_n_0_[2] mcreg[3]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[3]_i_1/I3}, {mcreg_reg[4]_i_2_n_5 mcreg[3]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[3]_i_1__0 - 
nets: {mcreg[3]_i_1__0_n_0 mcreg[3]_i_1__0/O}, {tempin[3] mcreg[3]_i_1__0/I0}, {multrdy mcreg[3]_i_1__0/I1}, {mcreg[2] mcreg[3]_i_1__0/I2}, {minusOp[32] mcreg[3]_i_1__0/I3}, {minusOp[2] mcreg[3]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[4]_i_1 - 
nets: {mcreg[4]_i_1_n_0 mcreg[4]_i_1/O}, {root[4] mcreg[4]_i_1/I0}, {sqrrdy mcreg[4]_i_1/I1}, {modsqr/mcreg_reg_n_0_[3] mcreg[4]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[4]_i_1/I3}, {mcreg_reg[4]_i_2_n_4 mcreg[4]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[4]_i_1__0 - 
nets: {mcreg[4]_i_1__0_n_0 mcreg[4]_i_1__0/O}, {tempin[4] mcreg[4]_i_1__0/I0}, {multrdy mcreg[4]_i_1__0/I1}, {mcreg[3] mcreg[4]_i_1__0/I2}, {minusOp[32] mcreg[4]_i_1__0/I3}, {minusOp[3] mcreg[4]_i_1__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[4]_i_3 - 
nets: {mcreg[4]_i_3_n_0 mcreg[4]_i_3/O}, {modsqr/mcreg_reg_n_0_[3] mcreg[4]_i_3/I0}, {modsqr/modreg1_reg_n_0_[3] mcreg[4]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_3__0 - 
nets: {mcreg[4]_i_3__0_n_0 mcreg[4]_i_3__0/O}, {mcreg[3] mcreg[4]_i_3__0/I0}, {modreg1[3] mcreg[4]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_4 - 
nets: {mcreg[4]_i_4_n_0 mcreg[4]_i_4/O}, {modsqr/mcreg_reg_n_0_[2] mcreg[4]_i_4/I0}, {modsqr/modreg1_reg_n_0_[2] mcreg[4]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_4__0 - 
nets: {mcreg[4]_i_4__0_n_0 mcreg[4]_i_4__0/O}, {mcreg[2] mcreg[4]_i_4__0/I0}, {modreg1[2] mcreg[4]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_5 - 
nets: {mcreg[4]_i_5_n_0 mcreg[4]_i_5/O}, {modsqr/mcreg_reg_n_0_[1] mcreg[4]_i_5/I0}, {modsqr/modreg1_reg_n_0_[1] mcreg[4]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_5__0 - 
nets: {mcreg[4]_i_5__0_n_0 mcreg[4]_i_5__0/O}, {mcreg[1] mcreg[4]_i_5__0/I0}, {modreg1[1] mcreg[4]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_6 - 
nets: {mcreg[4]_i_6_n_0 mcreg[4]_i_6/O}, {modsqr/mcreg_reg_n_0_[0] mcreg[4]_i_6/I0}, {modsqr/modreg2_reg_n_0_[1] mcreg[4]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[4]_i_6__0 - 
nets: {mcreg[4]_i_6__0_n_0 mcreg[4]_i_6__0/O}, {mcreg[0] mcreg[4]_i_6__0/I0}, {modreg2[1] mcreg[4]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[5]_i_1 - 
nets: {mcreg[5]_i_1_n_0 mcreg[5]_i_1/O}, {root[5] mcreg[5]_i_1/I0}, {sqrrdy mcreg[5]_i_1/I1}, {modsqr/mcreg_reg_n_0_[4] mcreg[5]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[5]_i_1/I3}, {mcreg_reg[8]_i_2_n_7 mcreg[5]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[5]_i_1__0 - 
nets: {mcreg[5]_i_1__0_n_0 mcreg[5]_i_1__0/O}, {tempin[5] mcreg[5]_i_1__0/I0}, {multrdy mcreg[5]_i_1__0/I1}, {mcreg[4] mcreg[5]_i_1__0/I2}, {minusOp[32] mcreg[5]_i_1__0/I3}, {minusOp[4] mcreg[5]_i_1__0/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[6]_i_1 - 
nets: {mcreg[6]_i_1_n_0 mcreg[6]_i_1/O}, {root[6] mcreg[6]_i_1/I0}, {sqrrdy mcreg[6]_i_1/I1}, {modsqr/mcreg_reg_n_0_[5] mcreg[6]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[6]_i_1/I3}, {mcreg_reg[8]_i_2_n_6 mcreg[6]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[6]_i_1__0 - 
nets: {mcreg[6]_i_1__0_n_0 mcreg[6]_i_1__0/O}, {tempin[6] mcreg[6]_i_1__0/I0}, {multrdy mcreg[6]_i_1__0/I1}, {mcreg[5] mcreg[6]_i_1__0/I2}, {minusOp[32] mcreg[6]_i_1__0/I3}, {minusOp[5] mcreg[6]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[7]_i_1 - 
nets: {mcreg[7]_i_1_n_0 mcreg[7]_i_1/O}, {root[7] mcreg[7]_i_1/I0}, {sqrrdy mcreg[7]_i_1/I1}, {modsqr/mcreg_reg_n_0_[6] mcreg[7]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[7]_i_1/I3}, {mcreg_reg[8]_i_2_n_5 mcreg[7]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[7]_i_1__0 - 
nets: {mcreg[7]_i_1__0_n_0 mcreg[7]_i_1__0/O}, {tempin[7] mcreg[7]_i_1__0/I0}, {multrdy mcreg[7]_i_1__0/I1}, {mcreg[6] mcreg[7]_i_1__0/I2}, {minusOp[32] mcreg[7]_i_1__0/I3}, {minusOp[6] mcreg[7]_i_1__0/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[8]_i_1 - 
nets: {mcreg[8]_i_1_n_0 mcreg[8]_i_1/O}, {root[8] mcreg[8]_i_1/I0}, {sqrrdy mcreg[8]_i_1/I1}, {modsqr/mcreg_reg_n_0_[7] mcreg[8]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[8]_i_1/I3}, {mcreg_reg[8]_i_2_n_4 mcreg[8]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[8]_i_1__0 - 
nets: {mcreg[8]_i_1__0_n_0 mcreg[8]_i_1__0/O}, {tempin[8] mcreg[8]_i_1__0/I0}, {multrdy mcreg[8]_i_1__0/I1}, {mcreg[7] mcreg[8]_i_1__0/I2}, {minusOp[32] mcreg[8]_i_1__0/I3}, {minusOp[7] mcreg[8]_i_1__0/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[8]_i_3 - 
nets: {mcreg[8]_i_3_n_0 mcreg[8]_i_3/O}, {modsqr/mcreg_reg_n_0_[7] mcreg[8]_i_3/I0}, {modsqr/modreg1_reg_n_0_[7] mcreg[8]_i_3/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_3__0 - 
nets: {mcreg[8]_i_3__0_n_0 mcreg[8]_i_3__0/O}, {mcreg[7] mcreg[8]_i_3__0/I0}, {modreg1[7] mcreg[8]_i_3__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_4 - 
nets: {mcreg[8]_i_4_n_0 mcreg[8]_i_4/O}, {modsqr/mcreg_reg_n_0_[6] mcreg[8]_i_4/I0}, {modsqr/modreg1_reg_n_0_[6] mcreg[8]_i_4/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_4__0 - 
nets: {mcreg[8]_i_4__0_n_0 mcreg[8]_i_4__0/O}, {mcreg[6] mcreg[8]_i_4__0/I0}, {modreg1[6] mcreg[8]_i_4__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_5 - 
nets: {mcreg[8]_i_5_n_0 mcreg[8]_i_5/O}, {modsqr/mcreg_reg_n_0_[5] mcreg[8]_i_5/I0}, {modsqr/modreg1_reg_n_0_[5] mcreg[8]_i_5/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_5__0 - 
nets: {mcreg[8]_i_5__0_n_0 mcreg[8]_i_5__0/O}, {mcreg[5] mcreg[8]_i_5__0/I0}, {modreg1[5] mcreg[8]_i_5__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_6 - 
nets: {mcreg[8]_i_6_n_0 mcreg[8]_i_6/O}, {modsqr/mcreg_reg_n_0_[4] mcreg[8]_i_6/I0}, {modsqr/modreg1_reg_n_0_[4] mcreg[8]_i_6/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[8]_i_6__0 - 
nets: {mcreg[8]_i_6__0_n_0 mcreg[8]_i_6__0/O}, {mcreg[4] mcreg[8]_i_6__0/I0}, {modreg1[4] mcreg[8]_i_6__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mcreg[9]_i_1 - 
nets: {mcreg[9]_i_1_n_0 mcreg[9]_i_1/O}, {root[9] mcreg[9]_i_1/I0}, {sqrrdy mcreg[9]_i_1/I1}, {modsqr/mcreg_reg_n_0_[8] mcreg[9]_i_1/I2}, {mcreg_reg[33]_i_2_n_7 mcreg[9]_i_1/I3}, {mcreg_reg[12]_i_2_n_7 mcreg[9]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg[9]_i_1__0 - 
nets: {mcreg[9]_i_1__0_n_0 mcreg[9]_i_1__0/O}, {tempin[9] mcreg[9]_i_1__0/I0}, {multrdy mcreg[9]_i_1__0/I1}, {mcreg[8] mcreg[9]_i_1__0/I2}, {minusOp[32] mcreg[9]_i_1__0/I3}, {minusOp[8] mcreg[9]_i_1__0/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8BBB888, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mcreg_reg[12]_i_2 - 
nets: {mcreg_reg[12]_i_2_n_0 mcreg_reg[12]_i_2/CO[3]}, { mcreg_reg[12]_i_2/CO[2]}, { mcreg_reg[12]_i_2/CO[1]}, { mcreg_reg[12]_i_2/CO[0]}, {mcreg_reg[12]_i_2_n_4 mcreg_reg[12]_i_2/O[3]}, {mcreg_reg[12]_i_2_n_5 mcreg_reg[12]_i_2/O[2]}, {mcreg_reg[12]_i_2_n_6 mcreg_reg[12]_i_2/O[1]}, {mcreg_reg[12]_i_2_n_7 mcreg_reg[12]_i_2/O[0]}, {mcreg_reg[8]_i_2_n_0 mcreg_reg[12]_i_2/CI}, {<const0> mcreg_reg[12]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[11] mcreg_reg[12]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[10] mcreg_reg[12]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[9] mcreg_reg[12]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[8] mcreg_reg[12]_i_2/DI[0]}, {mcreg[12]_i_3_n_0 mcreg_reg[12]_i_2/S[3]}, {mcreg[12]_i_4_n_0 mcreg_reg[12]_i_2/S[2]}, {mcreg[12]_i_5_n_0 mcreg_reg[12]_i_2/S[1]}, {mcreg[12]_i_6_n_0 mcreg_reg[12]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[12]_i_2__0 - 
nets: {mcreg_reg[12]_i_2__0_n_0 mcreg_reg[12]_i_2__0/CO[3]}, { mcreg_reg[12]_i_2__0/CO[2]}, { mcreg_reg[12]_i_2__0/CO[1]}, { mcreg_reg[12]_i_2__0/CO[0]}, {minusOp[11] mcreg_reg[12]_i_2__0/O[3]}, {minusOp[10] mcreg_reg[12]_i_2__0/O[2]}, {minusOp[9] mcreg_reg[12]_i_2__0/O[1]}, {minusOp[8] mcreg_reg[12]_i_2__0/O[0]}, {mcreg_reg[8]_i_2__0_n_0 mcreg_reg[12]_i_2__0/CI}, {<const0> mcreg_reg[12]_i_2__0/CYINIT}, {mcreg[11] mcreg_reg[12]_i_2__0/DI[3]}, {mcreg[10] mcreg_reg[12]_i_2__0/DI[2]}, {mcreg[9] mcreg_reg[12]_i_2__0/DI[1]}, {mcreg[8] mcreg_reg[12]_i_2__0/DI[0]}, {mcreg[12]_i_3__0_n_0 mcreg_reg[12]_i_2__0/S[3]}, {mcreg[12]_i_4__0_n_0 mcreg_reg[12]_i_2__0/S[2]}, {mcreg[12]_i_5__0_n_0 mcreg_reg[12]_i_2__0/S[1]}, {mcreg[12]_i_6__0_n_0 mcreg_reg[12]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[16]_i_2 - 
nets: {mcreg_reg[16]_i_2_n_0 mcreg_reg[16]_i_2/CO[3]}, { mcreg_reg[16]_i_2/CO[2]}, { mcreg_reg[16]_i_2/CO[1]}, { mcreg_reg[16]_i_2/CO[0]}, {mcreg_reg[16]_i_2_n_4 mcreg_reg[16]_i_2/O[3]}, {mcreg_reg[16]_i_2_n_5 mcreg_reg[16]_i_2/O[2]}, {mcreg_reg[16]_i_2_n_6 mcreg_reg[16]_i_2/O[1]}, {mcreg_reg[16]_i_2_n_7 mcreg_reg[16]_i_2/O[0]}, {mcreg_reg[12]_i_2_n_0 mcreg_reg[16]_i_2/CI}, {<const0> mcreg_reg[16]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[15] mcreg_reg[16]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[14] mcreg_reg[16]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[13] mcreg_reg[16]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[12] mcreg_reg[16]_i_2/DI[0]}, {mcreg[16]_i_3_n_0 mcreg_reg[16]_i_2/S[3]}, {mcreg[16]_i_4_n_0 mcreg_reg[16]_i_2/S[2]}, {mcreg[16]_i_5_n_0 mcreg_reg[16]_i_2/S[1]}, {mcreg[16]_i_6_n_0 mcreg_reg[16]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[16]_i_2__0 - 
nets: {mcreg_reg[16]_i_2__0_n_0 mcreg_reg[16]_i_2__0/CO[3]}, { mcreg_reg[16]_i_2__0/CO[2]}, { mcreg_reg[16]_i_2__0/CO[1]}, { mcreg_reg[16]_i_2__0/CO[0]}, {minusOp[15] mcreg_reg[16]_i_2__0/O[3]}, {minusOp[14] mcreg_reg[16]_i_2__0/O[2]}, {minusOp[13] mcreg_reg[16]_i_2__0/O[1]}, {minusOp[12] mcreg_reg[16]_i_2__0/O[0]}, {mcreg_reg[12]_i_2__0_n_0 mcreg_reg[16]_i_2__0/CI}, {<const0> mcreg_reg[16]_i_2__0/CYINIT}, {mcreg[15] mcreg_reg[16]_i_2__0/DI[3]}, {mcreg[14] mcreg_reg[16]_i_2__0/DI[2]}, {mcreg[13] mcreg_reg[16]_i_2__0/DI[1]}, {mcreg[12] mcreg_reg[16]_i_2__0/DI[0]}, {mcreg[16]_i_3__0_n_0 mcreg_reg[16]_i_2__0/S[3]}, {mcreg[16]_i_4__0_n_0 mcreg_reg[16]_i_2__0/S[2]}, {mcreg[16]_i_5__0_n_0 mcreg_reg[16]_i_2__0/S[1]}, {mcreg[16]_i_6__0_n_0 mcreg_reg[16]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[20]_i_2 - 
nets: {mcreg_reg[20]_i_2_n_0 mcreg_reg[20]_i_2/CO[3]}, { mcreg_reg[20]_i_2/CO[2]}, { mcreg_reg[20]_i_2/CO[1]}, { mcreg_reg[20]_i_2/CO[0]}, {mcreg_reg[20]_i_2_n_4 mcreg_reg[20]_i_2/O[3]}, {mcreg_reg[20]_i_2_n_5 mcreg_reg[20]_i_2/O[2]}, {mcreg_reg[20]_i_2_n_6 mcreg_reg[20]_i_2/O[1]}, {mcreg_reg[20]_i_2_n_7 mcreg_reg[20]_i_2/O[0]}, {mcreg_reg[16]_i_2_n_0 mcreg_reg[20]_i_2/CI}, {<const0> mcreg_reg[20]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[19] mcreg_reg[20]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[18] mcreg_reg[20]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[17] mcreg_reg[20]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[16] mcreg_reg[20]_i_2/DI[0]}, {mcreg[20]_i_3_n_0 mcreg_reg[20]_i_2/S[3]}, {mcreg[20]_i_4_n_0 mcreg_reg[20]_i_2/S[2]}, {mcreg[20]_i_5_n_0 mcreg_reg[20]_i_2/S[1]}, {mcreg[20]_i_6_n_0 mcreg_reg[20]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[20]_i_2__0 - 
nets: {mcreg_reg[20]_i_2__0_n_0 mcreg_reg[20]_i_2__0/CO[3]}, { mcreg_reg[20]_i_2__0/CO[2]}, { mcreg_reg[20]_i_2__0/CO[1]}, { mcreg_reg[20]_i_2__0/CO[0]}, {minusOp[19] mcreg_reg[20]_i_2__0/O[3]}, {minusOp[18] mcreg_reg[20]_i_2__0/O[2]}, {minusOp[17] mcreg_reg[20]_i_2__0/O[1]}, {minusOp[16] mcreg_reg[20]_i_2__0/O[0]}, {mcreg_reg[16]_i_2__0_n_0 mcreg_reg[20]_i_2__0/CI}, {<const0> mcreg_reg[20]_i_2__0/CYINIT}, {mcreg[19] mcreg_reg[20]_i_2__0/DI[3]}, {mcreg[18] mcreg_reg[20]_i_2__0/DI[2]}, {mcreg[17] mcreg_reg[20]_i_2__0/DI[1]}, {mcreg[16] mcreg_reg[20]_i_2__0/DI[0]}, {mcreg[20]_i_3__0_n_0 mcreg_reg[20]_i_2__0/S[3]}, {mcreg[20]_i_4__0_n_0 mcreg_reg[20]_i_2__0/S[2]}, {mcreg[20]_i_5__0_n_0 mcreg_reg[20]_i_2__0/S[1]}, {mcreg[20]_i_6__0_n_0 mcreg_reg[20]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[24]_i_2 - 
nets: {mcreg_reg[24]_i_2_n_0 mcreg_reg[24]_i_2/CO[3]}, { mcreg_reg[24]_i_2/CO[2]}, { mcreg_reg[24]_i_2/CO[1]}, { mcreg_reg[24]_i_2/CO[0]}, {mcreg_reg[24]_i_2_n_4 mcreg_reg[24]_i_2/O[3]}, {mcreg_reg[24]_i_2_n_5 mcreg_reg[24]_i_2/O[2]}, {mcreg_reg[24]_i_2_n_6 mcreg_reg[24]_i_2/O[1]}, {mcreg_reg[24]_i_2_n_7 mcreg_reg[24]_i_2/O[0]}, {mcreg_reg[20]_i_2_n_0 mcreg_reg[24]_i_2/CI}, {<const0> mcreg_reg[24]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[23] mcreg_reg[24]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[22] mcreg_reg[24]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[21] mcreg_reg[24]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[20] mcreg_reg[24]_i_2/DI[0]}, {mcreg[24]_i_3_n_0 mcreg_reg[24]_i_2/S[3]}, {mcreg[24]_i_4_n_0 mcreg_reg[24]_i_2/S[2]}, {mcreg[24]_i_5_n_0 mcreg_reg[24]_i_2/S[1]}, {mcreg[24]_i_6_n_0 mcreg_reg[24]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[24]_i_2__0 - 
nets: {mcreg_reg[24]_i_2__0_n_0 mcreg_reg[24]_i_2__0/CO[3]}, { mcreg_reg[24]_i_2__0/CO[2]}, { mcreg_reg[24]_i_2__0/CO[1]}, { mcreg_reg[24]_i_2__0/CO[0]}, {minusOp[23] mcreg_reg[24]_i_2__0/O[3]}, {minusOp[22] mcreg_reg[24]_i_2__0/O[2]}, {minusOp[21] mcreg_reg[24]_i_2__0/O[1]}, {minusOp[20] mcreg_reg[24]_i_2__0/O[0]}, {mcreg_reg[20]_i_2__0_n_0 mcreg_reg[24]_i_2__0/CI}, {<const0> mcreg_reg[24]_i_2__0/CYINIT}, {mcreg[23] mcreg_reg[24]_i_2__0/DI[3]}, {mcreg[22] mcreg_reg[24]_i_2__0/DI[2]}, {mcreg[21] mcreg_reg[24]_i_2__0/DI[1]}, {mcreg[20] mcreg_reg[24]_i_2__0/DI[0]}, {mcreg[24]_i_3__0_n_0 mcreg_reg[24]_i_2__0/S[3]}, {mcreg[24]_i_4__0_n_0 mcreg_reg[24]_i_2__0/S[2]}, {mcreg[24]_i_5__0_n_0 mcreg_reg[24]_i_2__0/S[1]}, {mcreg[24]_i_6__0_n_0 mcreg_reg[24]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[28]_i_2 - 
nets: {mcreg_reg[28]_i_2_n_0 mcreg_reg[28]_i_2/CO[3]}, { mcreg_reg[28]_i_2/CO[2]}, { mcreg_reg[28]_i_2/CO[1]}, { mcreg_reg[28]_i_2/CO[0]}, {mcreg_reg[28]_i_2_n_4 mcreg_reg[28]_i_2/O[3]}, {mcreg_reg[28]_i_2_n_5 mcreg_reg[28]_i_2/O[2]}, {mcreg_reg[28]_i_2_n_6 mcreg_reg[28]_i_2/O[1]}, {mcreg_reg[28]_i_2_n_7 mcreg_reg[28]_i_2/O[0]}, {mcreg_reg[24]_i_2_n_0 mcreg_reg[28]_i_2/CI}, {<const0> mcreg_reg[28]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[27] mcreg_reg[28]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[26] mcreg_reg[28]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[25] mcreg_reg[28]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[24] mcreg_reg[28]_i_2/DI[0]}, {mcreg[28]_i_3_n_0 mcreg_reg[28]_i_2/S[3]}, {mcreg[28]_i_4_n_0 mcreg_reg[28]_i_2/S[2]}, {mcreg[28]_i_5_n_0 mcreg_reg[28]_i_2/S[1]}, {mcreg[28]_i_6_n_0 mcreg_reg[28]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[28]_i_2__0 - 
nets: {mcreg_reg[28]_i_2__0_n_0 mcreg_reg[28]_i_2__0/CO[3]}, { mcreg_reg[28]_i_2__0/CO[2]}, { mcreg_reg[28]_i_2__0/CO[1]}, { mcreg_reg[28]_i_2__0/CO[0]}, {minusOp[27] mcreg_reg[28]_i_2__0/O[3]}, {minusOp[26] mcreg_reg[28]_i_2__0/O[2]}, {minusOp[25] mcreg_reg[28]_i_2__0/O[1]}, {minusOp[24] mcreg_reg[28]_i_2__0/O[0]}, {mcreg_reg[24]_i_2__0_n_0 mcreg_reg[28]_i_2__0/CI}, {<const0> mcreg_reg[28]_i_2__0/CYINIT}, {mcreg[27] mcreg_reg[28]_i_2__0/DI[3]}, {mcreg[26] mcreg_reg[28]_i_2__0/DI[2]}, {mcreg[25] mcreg_reg[28]_i_2__0/DI[1]}, {mcreg[24] mcreg_reg[28]_i_2__0/DI[0]}, {mcreg[28]_i_3__0_n_0 mcreg_reg[28]_i_2__0/S[3]}, {mcreg[28]_i_4__0_n_0 mcreg_reg[28]_i_2__0/S[2]}, {mcreg[28]_i_5__0_n_0 mcreg_reg[28]_i_2__0/S[1]}, {mcreg[28]_i_6__0_n_0 mcreg_reg[28]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[32]_i_2 - 
nets: {mcreg_reg[32]_i_2_n_0 mcreg_reg[32]_i_2/CO[3]}, { mcreg_reg[32]_i_2/CO[2]}, { mcreg_reg[32]_i_2/CO[1]}, { mcreg_reg[32]_i_2/CO[0]}, {mcreg_reg[32]_i_2_n_4 mcreg_reg[32]_i_2/O[3]}, {mcreg_reg[32]_i_2_n_5 mcreg_reg[32]_i_2/O[2]}, {mcreg_reg[32]_i_2_n_6 mcreg_reg[32]_i_2/O[1]}, {mcreg_reg[32]_i_2_n_7 mcreg_reg[32]_i_2/O[0]}, {mcreg_reg[28]_i_2_n_0 mcreg_reg[32]_i_2/CI}, {<const0> mcreg_reg[32]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[31] mcreg_reg[32]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[30] mcreg_reg[32]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[29] mcreg_reg[32]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[28] mcreg_reg[32]_i_2/DI[0]}, {mcreg[32]_i_3_n_0 mcreg_reg[32]_i_2/S[3]}, {mcreg[32]_i_4_n_0 mcreg_reg[32]_i_2/S[2]}, {mcreg[32]_i_5_n_0 mcreg_reg[32]_i_2/S[1]}, {mcreg[32]_i_6_n_0 mcreg_reg[32]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[32]_i_2__0 - 
nets: {mcreg_reg[32]_i_2__0_n_0 mcreg_reg[32]_i_2__0/CO[3]}, { mcreg_reg[32]_i_2__0/CO[2]}, { mcreg_reg[32]_i_2__0/CO[1]}, { mcreg_reg[32]_i_2__0/CO[0]}, {minusOp[31] mcreg_reg[32]_i_2__0/O[3]}, {minusOp[30] mcreg_reg[32]_i_2__0/O[2]}, {minusOp[29] mcreg_reg[32]_i_2__0/O[1]}, {minusOp[28] mcreg_reg[32]_i_2__0/O[0]}, {mcreg_reg[28]_i_2__0_n_0 mcreg_reg[32]_i_2__0/CI}, {<const0> mcreg_reg[32]_i_2__0/CYINIT}, {mcreg[31] mcreg_reg[32]_i_2__0/DI[3]}, {mcreg[30] mcreg_reg[32]_i_2__0/DI[2]}, {mcreg[29] mcreg_reg[32]_i_2__0/DI[1]}, {mcreg[28] mcreg_reg[32]_i_2__0/DI[0]}, {mcreg[32]_i_3__0_n_0 mcreg_reg[32]_i_2__0/S[3]}, {mcreg[32]_i_4__0_n_0 mcreg_reg[32]_i_2__0/S[2]}, {mcreg[32]_i_5__0_n_0 mcreg_reg[32]_i_2__0/S[1]}, {mcreg[32]_i_6__0_n_0 mcreg_reg[32]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[33]_i_2 - 
nets: { mcreg_reg[33]_i_2/CO[3]}, { mcreg_reg[33]_i_2/CO[2]}, { mcreg_reg[33]_i_2/CO[1]}, { mcreg_reg[33]_i_2/CO[0]}, { mcreg_reg[33]_i_2/O[3]}, { mcreg_reg[33]_i_2/O[2]}, { mcreg_reg[33]_i_2/O[1]}, {mcreg_reg[33]_i_2_n_7 mcreg_reg[33]_i_2/O[0]}, {mcreg_reg[32]_i_2_n_0 mcreg_reg[33]_i_2/CI}, {<const0> mcreg_reg[33]_i_2/CYINIT}, {<const0> mcreg_reg[33]_i_2/DI[3]}, {<const0> mcreg_reg[33]_i_2/DI[2]}, {<const0> mcreg_reg[33]_i_2/DI[1]}, {<const0> mcreg_reg[33]_i_2/DI[0]}, {<const0> mcreg_reg[33]_i_2/S[3]}, {<const0> mcreg_reg[33]_i_2/S[2]}, {<const0> mcreg_reg[33]_i_2/S[1]}, {mcreg[33]_i_3__0_n_0 mcreg_reg[33]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[33]_i_2__0 - 
nets: { mcreg_reg[33]_i_2__0/CO[3]}, { mcreg_reg[33]_i_2__0/CO[2]}, { mcreg_reg[33]_i_2__0/CO[1]}, { mcreg_reg[33]_i_2__0/CO[0]}, { mcreg_reg[33]_i_2__0/O[3]}, { mcreg_reg[33]_i_2__0/O[2]}, { mcreg_reg[33]_i_2__0/O[1]}, {minusOp[32] mcreg_reg[33]_i_2__0/O[0]}, {mcreg_reg[32]_i_2__0_n_0 mcreg_reg[33]_i_2__0/CI}, {<const0> mcreg_reg[33]_i_2__0/CYINIT}, {<const0> mcreg_reg[33]_i_2__0/DI[3]}, {<const0> mcreg_reg[33]_i_2__0/DI[2]}, {<const0> mcreg_reg[33]_i_2__0/DI[1]}, {<const0> mcreg_reg[33]_i_2__0/DI[0]}, {<const0> mcreg_reg[33]_i_2__0/S[3]}, {<const0> mcreg_reg[33]_i_2__0/S[2]}, {<const0> mcreg_reg[33]_i_2__0/S[1]}, {mcreg[33]_i_3_n_0 mcreg_reg[33]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[4]_i_2 - 
nets: {mcreg_reg[4]_i_2_n_0 mcreg_reg[4]_i_2/CO[3]}, { mcreg_reg[4]_i_2/CO[2]}, { mcreg_reg[4]_i_2/CO[1]}, { mcreg_reg[4]_i_2/CO[0]}, {mcreg_reg[4]_i_2_n_4 mcreg_reg[4]_i_2/O[3]}, {mcreg_reg[4]_i_2_n_5 mcreg_reg[4]_i_2/O[2]}, {mcreg_reg[4]_i_2_n_6 mcreg_reg[4]_i_2/O[1]}, {mcreg_reg[4]_i_2_n_7 mcreg_reg[4]_i_2/O[0]}, {<const0> mcreg_reg[4]_i_2/CI}, {<const1> mcreg_reg[4]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[3] mcreg_reg[4]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[2] mcreg_reg[4]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[1] mcreg_reg[4]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[0] mcreg_reg[4]_i_2/DI[0]}, {mcreg[4]_i_3_n_0 mcreg_reg[4]_i_2/S[3]}, {mcreg[4]_i_4_n_0 mcreg_reg[4]_i_2/S[2]}, {mcreg[4]_i_5_n_0 mcreg_reg[4]_i_2/S[1]}, {mcreg[4]_i_6_n_0 mcreg_reg[4]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[4]_i_2__0 - 
nets: {mcreg_reg[4]_i_2__0_n_0 mcreg_reg[4]_i_2__0/CO[3]}, { mcreg_reg[4]_i_2__0/CO[2]}, { mcreg_reg[4]_i_2__0/CO[1]}, { mcreg_reg[4]_i_2__0/CO[0]}, {minusOp[3] mcreg_reg[4]_i_2__0/O[3]}, {minusOp[2] mcreg_reg[4]_i_2__0/O[2]}, {minusOp[1] mcreg_reg[4]_i_2__0/O[1]}, {minusOp[0] mcreg_reg[4]_i_2__0/O[0]}, {<const0> mcreg_reg[4]_i_2__0/CI}, {<const1> mcreg_reg[4]_i_2__0/CYINIT}, {mcreg[3] mcreg_reg[4]_i_2__0/DI[3]}, {mcreg[2] mcreg_reg[4]_i_2__0/DI[2]}, {mcreg[1] mcreg_reg[4]_i_2__0/DI[1]}, {mcreg[0] mcreg_reg[4]_i_2__0/DI[0]}, {mcreg[4]_i_3__0_n_0 mcreg_reg[4]_i_2__0/S[3]}, {mcreg[4]_i_4__0_n_0 mcreg_reg[4]_i_2__0/S[2]}, {mcreg[4]_i_5__0_n_0 mcreg_reg[4]_i_2__0/S[1]}, {mcreg[4]_i_6__0_n_0 mcreg_reg[4]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[8]_i_2 - 
nets: {mcreg_reg[8]_i_2_n_0 mcreg_reg[8]_i_2/CO[3]}, { mcreg_reg[8]_i_2/CO[2]}, { mcreg_reg[8]_i_2/CO[1]}, { mcreg_reg[8]_i_2/CO[0]}, {mcreg_reg[8]_i_2_n_4 mcreg_reg[8]_i_2/O[3]}, {mcreg_reg[8]_i_2_n_5 mcreg_reg[8]_i_2/O[2]}, {mcreg_reg[8]_i_2_n_6 mcreg_reg[8]_i_2/O[1]}, {mcreg_reg[8]_i_2_n_7 mcreg_reg[8]_i_2/O[0]}, {mcreg_reg[4]_i_2_n_0 mcreg_reg[8]_i_2/CI}, {<const0> mcreg_reg[8]_i_2/CYINIT}, {modsqr/mcreg_reg_n_0_[7] mcreg_reg[8]_i_2/DI[3]}, {modsqr/mcreg_reg_n_0_[6] mcreg_reg[8]_i_2/DI[2]}, {modsqr/mcreg_reg_n_0_[5] mcreg_reg[8]_i_2/DI[1]}, {modsqr/mcreg_reg_n_0_[4] mcreg_reg[8]_i_2/DI[0]}, {mcreg[8]_i_3_n_0 mcreg_reg[8]_i_2/S[3]}, {mcreg[8]_i_4_n_0 mcreg_reg[8]_i_2/S[2]}, {mcreg[8]_i_5_n_0 mcreg_reg[8]_i_2/S[1]}, {mcreg[8]_i_6_n_0 mcreg_reg[8]_i_2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

mcreg_reg[8]_i_2__0 - 
nets: {mcreg_reg[8]_i_2__0_n_0 mcreg_reg[8]_i_2__0/CO[3]}, { mcreg_reg[8]_i_2__0/CO[2]}, { mcreg_reg[8]_i_2__0/CO[1]}, { mcreg_reg[8]_i_2__0/CO[0]}, {minusOp[7] mcreg_reg[8]_i_2__0/O[3]}, {minusOp[6] mcreg_reg[8]_i_2__0/O[2]}, {minusOp[5] mcreg_reg[8]_i_2__0/O[1]}, {minusOp[4] mcreg_reg[8]_i_2__0/O[0]}, {mcreg_reg[4]_i_2__0_n_0 mcreg_reg[8]_i_2__0/CI}, {<const0> mcreg_reg[8]_i_2__0/CYINIT}, {mcreg[7] mcreg_reg[8]_i_2__0/DI[3]}, {mcreg[6] mcreg_reg[8]_i_2__0/DI[2]}, {mcreg[5] mcreg_reg[8]_i_2__0/DI[1]}, {mcreg[4] mcreg_reg[8]_i_2__0/DI[0]}, {mcreg[8]_i_3__0_n_0 mcreg_reg[8]_i_2__0/S[3]}, {mcreg[8]_i_4__0_n_0 mcreg_reg[8]_i_2__0/S[2]}, {mcreg[8]_i_5__0_n_0 mcreg_reg[8]_i_2__0/S[1]}, {mcreg[8]_i_6__0_n_0 mcreg_reg[8]_i_2__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X39Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

minusOp_inferred__0_carry__0_i_1 - 
nets: {minusOp_inferred__0_carry__0_i_1_n_0 minusOp_inferred__0_carry__0_i_1/O}, {modsqr/plusOp_carry__0_n_4 minusOp_inferred__0_carry__0_i_1/I0}, {modsqr/modreg1_reg_n_0_[7] minusOp_inferred__0_carry__0_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_1__0 - 
nets: {minusOp_inferred__0_carry__0_i_1__0_n_0 minusOp_inferred__0_carry__0_i_1__0/O}, {prodreg1[7] minusOp_inferred__0_carry__0_i_1__0/I0}, {modreg1[7] minusOp_inferred__0_carry__0_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_2 - 
nets: {minusOp_inferred__0_carry__0_i_2_n_0 minusOp_inferred__0_carry__0_i_2/O}, {modsqr/plusOp_carry__0_n_5 minusOp_inferred__0_carry__0_i_2/I0}, {modsqr/modreg1_reg_n_0_[6] minusOp_inferred__0_carry__0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_2__0 - 
nets: {minusOp_inferred__0_carry__0_i_2__0_n_0 minusOp_inferred__0_carry__0_i_2__0/O}, {prodreg1[6] minusOp_inferred__0_carry__0_i_2__0/I0}, {modreg1[6] minusOp_inferred__0_carry__0_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_3 - 
nets: {minusOp_inferred__0_carry__0_i_3_n_0 minusOp_inferred__0_carry__0_i_3/O}, {modsqr/plusOp_carry__0_n_6 minusOp_inferred__0_carry__0_i_3/I0}, {modsqr/modreg1_reg_n_0_[5] minusOp_inferred__0_carry__0_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_3__0 - 
nets: {minusOp_inferred__0_carry__0_i_3__0_n_0 minusOp_inferred__0_carry__0_i_3__0/O}, {prodreg1[5] minusOp_inferred__0_carry__0_i_3__0/I0}, {modreg1[5] minusOp_inferred__0_carry__0_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_4 - 
nets: {minusOp_inferred__0_carry__0_i_4_n_0 minusOp_inferred__0_carry__0_i_4/O}, {modsqr/plusOp_carry__0_n_7 minusOp_inferred__0_carry__0_i_4/I0}, {modsqr/modreg1_reg_n_0_[4] minusOp_inferred__0_carry__0_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__0_i_4__0 - 
nets: {minusOp_inferred__0_carry__0_i_4__0_n_0 minusOp_inferred__0_carry__0_i_4__0/O}, {prodreg1[4] minusOp_inferred__0_carry__0_i_4__0/I0}, {modreg1[4] minusOp_inferred__0_carry__0_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_1 - 
nets: {minusOp_inferred__0_carry__1_i_1_n_0 minusOp_inferred__0_carry__1_i_1/O}, {modsqr/plusOp_carry__1_n_4 minusOp_inferred__0_carry__1_i_1/I0}, {modsqr/modreg1_reg_n_0_[11] minusOp_inferred__0_carry__1_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_1__0 - 
nets: {minusOp_inferred__0_carry__1_i_1__0_n_0 minusOp_inferred__0_carry__1_i_1__0/O}, {prodreg1[11] minusOp_inferred__0_carry__1_i_1__0/I0}, {modreg1[11] minusOp_inferred__0_carry__1_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_2 - 
nets: {minusOp_inferred__0_carry__1_i_2_n_0 minusOp_inferred__0_carry__1_i_2/O}, {modsqr/plusOp_carry__1_n_5 minusOp_inferred__0_carry__1_i_2/I0}, {modsqr/modreg1_reg_n_0_[10] minusOp_inferred__0_carry__1_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_2__0 - 
nets: {minusOp_inferred__0_carry__1_i_2__0_n_0 minusOp_inferred__0_carry__1_i_2__0/O}, {prodreg1[10] minusOp_inferred__0_carry__1_i_2__0/I0}, {modreg1[10] minusOp_inferred__0_carry__1_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_3 - 
nets: {minusOp_inferred__0_carry__1_i_3_n_0 minusOp_inferred__0_carry__1_i_3/O}, {modsqr/plusOp_carry__1_n_6 minusOp_inferred__0_carry__1_i_3/I0}, {modsqr/modreg1_reg_n_0_[9] minusOp_inferred__0_carry__1_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_3__0 - 
nets: {minusOp_inferred__0_carry__1_i_3__0_n_0 minusOp_inferred__0_carry__1_i_3__0/O}, {prodreg1[9] minusOp_inferred__0_carry__1_i_3__0/I0}, {modreg1[9] minusOp_inferred__0_carry__1_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_4 - 
nets: {minusOp_inferred__0_carry__1_i_4_n_0 minusOp_inferred__0_carry__1_i_4/O}, {modsqr/plusOp_carry__1_n_7 minusOp_inferred__0_carry__1_i_4/I0}, {modsqr/modreg1_reg_n_0_[8] minusOp_inferred__0_carry__1_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__1_i_4__0 - 
nets: {minusOp_inferred__0_carry__1_i_4__0_n_0 minusOp_inferred__0_carry__1_i_4__0/O}, {prodreg1[8] minusOp_inferred__0_carry__1_i_4__0/I0}, {modreg1[8] minusOp_inferred__0_carry__1_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_1 - 
nets: {minusOp_inferred__0_carry__2_i_1_n_0 minusOp_inferred__0_carry__2_i_1/O}, {modsqr/plusOp_carry__2_n_4 minusOp_inferred__0_carry__2_i_1/I0}, {modsqr/modreg1_reg_n_0_[15] minusOp_inferred__0_carry__2_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_1__0 - 
nets: {minusOp_inferred__0_carry__2_i_1__0_n_0 minusOp_inferred__0_carry__2_i_1__0/O}, {prodreg1[15] minusOp_inferred__0_carry__2_i_1__0/I0}, {modreg1[15] minusOp_inferred__0_carry__2_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_2 - 
nets: {minusOp_inferred__0_carry__2_i_2_n_0 minusOp_inferred__0_carry__2_i_2/O}, {modsqr/plusOp_carry__2_n_5 minusOp_inferred__0_carry__2_i_2/I0}, {modsqr/modreg1_reg_n_0_[14] minusOp_inferred__0_carry__2_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_2__0 - 
nets: {minusOp_inferred__0_carry__2_i_2__0_n_0 minusOp_inferred__0_carry__2_i_2__0/O}, {prodreg1[14] minusOp_inferred__0_carry__2_i_2__0/I0}, {modreg1[14] minusOp_inferred__0_carry__2_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_3 - 
nets: {minusOp_inferred__0_carry__2_i_3_n_0 minusOp_inferred__0_carry__2_i_3/O}, {modsqr/plusOp_carry__2_n_6 minusOp_inferred__0_carry__2_i_3/I0}, {modsqr/modreg1_reg_n_0_[13] minusOp_inferred__0_carry__2_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_3__0 - 
nets: {minusOp_inferred__0_carry__2_i_3__0_n_0 minusOp_inferred__0_carry__2_i_3__0/O}, {prodreg1[13] minusOp_inferred__0_carry__2_i_3__0/I0}, {modreg1[13] minusOp_inferred__0_carry__2_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_4 - 
nets: {minusOp_inferred__0_carry__2_i_4_n_0 minusOp_inferred__0_carry__2_i_4/O}, {modsqr/plusOp_carry__2_n_7 minusOp_inferred__0_carry__2_i_4/I0}, {modsqr/modreg1_reg_n_0_[12] minusOp_inferred__0_carry__2_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__2_i_4__0 - 
nets: {minusOp_inferred__0_carry__2_i_4__0_n_0 minusOp_inferred__0_carry__2_i_4__0/O}, {prodreg1[12] minusOp_inferred__0_carry__2_i_4__0/I0}, {modreg1[12] minusOp_inferred__0_carry__2_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_1 - 
nets: {minusOp_inferred__0_carry__3_i_1_n_0 minusOp_inferred__0_carry__3_i_1/O}, {modsqr/plusOp_carry__3_n_4 minusOp_inferred__0_carry__3_i_1/I0}, {modsqr/modreg1_reg_n_0_[19] minusOp_inferred__0_carry__3_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_1__0 - 
nets: {minusOp_inferred__0_carry__3_i_1__0_n_0 minusOp_inferred__0_carry__3_i_1__0/O}, {prodreg1[19] minusOp_inferred__0_carry__3_i_1__0/I0}, {modreg1[19] minusOp_inferred__0_carry__3_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_2 - 
nets: {minusOp_inferred__0_carry__3_i_2_n_0 minusOp_inferred__0_carry__3_i_2/O}, {modsqr/plusOp_carry__3_n_5 minusOp_inferred__0_carry__3_i_2/I0}, {modsqr/modreg1_reg_n_0_[18] minusOp_inferred__0_carry__3_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_2__0 - 
nets: {minusOp_inferred__0_carry__3_i_2__0_n_0 minusOp_inferred__0_carry__3_i_2__0/O}, {prodreg1[18] minusOp_inferred__0_carry__3_i_2__0/I0}, {modreg1[18] minusOp_inferred__0_carry__3_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_3 - 
nets: {minusOp_inferred__0_carry__3_i_3_n_0 minusOp_inferred__0_carry__3_i_3/O}, {modsqr/plusOp_carry__3_n_6 minusOp_inferred__0_carry__3_i_3/I0}, {modsqr/modreg1_reg_n_0_[17] minusOp_inferred__0_carry__3_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_3__0 - 
nets: {minusOp_inferred__0_carry__3_i_3__0_n_0 minusOp_inferred__0_carry__3_i_3__0/O}, {prodreg1[17] minusOp_inferred__0_carry__3_i_3__0/I0}, {modreg1[17] minusOp_inferred__0_carry__3_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_4 - 
nets: {minusOp_inferred__0_carry__3_i_4_n_0 minusOp_inferred__0_carry__3_i_4/O}, {modsqr/plusOp_carry__3_n_7 minusOp_inferred__0_carry__3_i_4/I0}, {modsqr/modreg1_reg_n_0_[16] minusOp_inferred__0_carry__3_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__3_i_4__0 - 
nets: {minusOp_inferred__0_carry__3_i_4__0_n_0 minusOp_inferred__0_carry__3_i_4__0/O}, {prodreg1[16] minusOp_inferred__0_carry__3_i_4__0/I0}, {modreg1[16] minusOp_inferred__0_carry__3_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_1 - 
nets: {minusOp_inferred__0_carry__4_i_1_n_0 minusOp_inferred__0_carry__4_i_1/O}, {modsqr/plusOp_carry__4_n_4 minusOp_inferred__0_carry__4_i_1/I0}, {modsqr/modreg1_reg_n_0_[23] minusOp_inferred__0_carry__4_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_1__0 - 
nets: {minusOp_inferred__0_carry__4_i_1__0_n_0 minusOp_inferred__0_carry__4_i_1__0/O}, {prodreg1[23] minusOp_inferred__0_carry__4_i_1__0/I0}, {modreg1[23] minusOp_inferred__0_carry__4_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_2 - 
nets: {minusOp_inferred__0_carry__4_i_2_n_0 minusOp_inferred__0_carry__4_i_2/O}, {modsqr/plusOp_carry__4_n_5 minusOp_inferred__0_carry__4_i_2/I0}, {modsqr/modreg1_reg_n_0_[22] minusOp_inferred__0_carry__4_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_2__0 - 
nets: {minusOp_inferred__0_carry__4_i_2__0_n_0 minusOp_inferred__0_carry__4_i_2__0/O}, {prodreg1[22] minusOp_inferred__0_carry__4_i_2__0/I0}, {modreg1[22] minusOp_inferred__0_carry__4_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_3 - 
nets: {minusOp_inferred__0_carry__4_i_3_n_0 minusOp_inferred__0_carry__4_i_3/O}, {modsqr/plusOp_carry__4_n_6 minusOp_inferred__0_carry__4_i_3/I0}, {modsqr/modreg1_reg_n_0_[21] minusOp_inferred__0_carry__4_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_3__0 - 
nets: {minusOp_inferred__0_carry__4_i_3__0_n_0 minusOp_inferred__0_carry__4_i_3__0/O}, {prodreg1[21] minusOp_inferred__0_carry__4_i_3__0/I0}, {modreg1[21] minusOp_inferred__0_carry__4_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_4 - 
nets: {minusOp_inferred__0_carry__4_i_4_n_0 minusOp_inferred__0_carry__4_i_4/O}, {modsqr/plusOp_carry__4_n_7 minusOp_inferred__0_carry__4_i_4/I0}, {modsqr/modreg1_reg_n_0_[20] minusOp_inferred__0_carry__4_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__4_i_4__0 - 
nets: {minusOp_inferred__0_carry__4_i_4__0_n_0 minusOp_inferred__0_carry__4_i_4__0/O}, {prodreg1[20] minusOp_inferred__0_carry__4_i_4__0/I0}, {modreg1[20] minusOp_inferred__0_carry__4_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_1 - 
nets: {minusOp_inferred__0_carry__5_i_1_n_0 minusOp_inferred__0_carry__5_i_1/O}, {modsqr/plusOp_carry__5_n_4 minusOp_inferred__0_carry__5_i_1/I0}, {modsqr/modreg1_reg_n_0_[27] minusOp_inferred__0_carry__5_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_1__0 - 
nets: {minusOp_inferred__0_carry__5_i_1__0_n_0 minusOp_inferred__0_carry__5_i_1__0/O}, {prodreg1[27] minusOp_inferred__0_carry__5_i_1__0/I0}, {modreg1[27] minusOp_inferred__0_carry__5_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_2 - 
nets: {minusOp_inferred__0_carry__5_i_2_n_0 minusOp_inferred__0_carry__5_i_2/O}, {modsqr/plusOp_carry__5_n_5 minusOp_inferred__0_carry__5_i_2/I0}, {modsqr/modreg1_reg_n_0_[26] minusOp_inferred__0_carry__5_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_2__0 - 
nets: {minusOp_inferred__0_carry__5_i_2__0_n_0 minusOp_inferred__0_carry__5_i_2__0/O}, {prodreg1[26] minusOp_inferred__0_carry__5_i_2__0/I0}, {modreg1[26] minusOp_inferred__0_carry__5_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_3 - 
nets: {minusOp_inferred__0_carry__5_i_3_n_0 minusOp_inferred__0_carry__5_i_3/O}, {modsqr/plusOp_carry__5_n_6 minusOp_inferred__0_carry__5_i_3/I0}, {modsqr/modreg1_reg_n_0_[25] minusOp_inferred__0_carry__5_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_3__0 - 
nets: {minusOp_inferred__0_carry__5_i_3__0_n_0 minusOp_inferred__0_carry__5_i_3__0/O}, {prodreg1[25] minusOp_inferred__0_carry__5_i_3__0/I0}, {modreg1[25] minusOp_inferred__0_carry__5_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_4 - 
nets: {minusOp_inferred__0_carry__5_i_4_n_0 minusOp_inferred__0_carry__5_i_4/O}, {modsqr/plusOp_carry__5_n_7 minusOp_inferred__0_carry__5_i_4/I0}, {modsqr/modreg1_reg_n_0_[24] minusOp_inferred__0_carry__5_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__5_i_4__0 - 
nets: {minusOp_inferred__0_carry__5_i_4__0_n_0 minusOp_inferred__0_carry__5_i_4__0/O}, {prodreg1[24] minusOp_inferred__0_carry__5_i_4__0/I0}, {modreg1[24] minusOp_inferred__0_carry__5_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_1 - 
nets: {minusOp_inferred__0_carry__6_i_1_n_0 minusOp_inferred__0_carry__6_i_1/O}, {modsqr/plusOp_carry__6_n_4 minusOp_inferred__0_carry__6_i_1/I0}, {modsqr/modreg1_reg_n_0_[31] minusOp_inferred__0_carry__6_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_1__0 - 
nets: {minusOp_inferred__0_carry__6_i_1__0_n_0 minusOp_inferred__0_carry__6_i_1__0/O}, {prodreg1[31] minusOp_inferred__0_carry__6_i_1__0/I0}, {modreg1[31] minusOp_inferred__0_carry__6_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_2 - 
nets: {minusOp_inferred__0_carry__6_i_2_n_0 minusOp_inferred__0_carry__6_i_2/O}, {modsqr/plusOp_carry__6_n_5 minusOp_inferred__0_carry__6_i_2/I0}, {modsqr/modreg1_reg_n_0_[30] minusOp_inferred__0_carry__6_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_2__0 - 
nets: {minusOp_inferred__0_carry__6_i_2__0_n_0 minusOp_inferred__0_carry__6_i_2__0/O}, {prodreg1[30] minusOp_inferred__0_carry__6_i_2__0/I0}, {modreg1[30] minusOp_inferred__0_carry__6_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_3 - 
nets: {minusOp_inferred__0_carry__6_i_3_n_0 minusOp_inferred__0_carry__6_i_3/O}, {modsqr/plusOp_carry__6_n_6 minusOp_inferred__0_carry__6_i_3/I0}, {modsqr/modreg1_reg_n_0_[29] minusOp_inferred__0_carry__6_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_3__0 - 
nets: {minusOp_inferred__0_carry__6_i_3__0_n_0 minusOp_inferred__0_carry__6_i_3__0/O}, {prodreg1[29] minusOp_inferred__0_carry__6_i_3__0/I0}, {modreg1[29] minusOp_inferred__0_carry__6_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_4 - 
nets: {minusOp_inferred__0_carry__6_i_4_n_0 minusOp_inferred__0_carry__6_i_4/O}, {modsqr/plusOp_carry__6_n_7 minusOp_inferred__0_carry__6_i_4/I0}, {modsqr/modreg1_reg_n_0_[28] minusOp_inferred__0_carry__6_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__6_i_4__0 - 
nets: {minusOp_inferred__0_carry__6_i_4__0_n_0 minusOp_inferred__0_carry__6_i_4__0/O}, {prodreg1[28] minusOp_inferred__0_carry__6_i_4__0/I0}, {modreg1[28] minusOp_inferred__0_carry__6_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry__7_i_1 - 
nets: {minusOp_inferred__0_carry__7_i_1_n_0 minusOp_inferred__0_carry__7_i_1/O}, {modsqr/plusOp_carry__7_n_6 minusOp_inferred__0_carry__7_i_1/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__0_carry__7_i_1__0 - 
nets: {minusOp_inferred__0_carry__7_i_1__0_n_0 minusOp_inferred__0_carry__7_i_1__0/O}, {prodreg1[33] minusOp_inferred__0_carry__7_i_1__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__0_carry__7_i_2 - 
nets: {minusOp_inferred__0_carry__7_i_2_n_0 minusOp_inferred__0_carry__7_i_2/O}, {modsqr/plusOp_carry__7_n_7 minusOp_inferred__0_carry__7_i_2/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__0_carry__7_i_2__0 - 
nets: {minusOp_inferred__0_carry__7_i_2__0_n_0 minusOp_inferred__0_carry__7_i_2__0/O}, {prodreg1[32] minusOp_inferred__0_carry__7_i_2__0/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X35Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__0_carry_i_1 - 
nets: {minusOp_inferred__0_carry_i_1_n_0 minusOp_inferred__0_carry_i_1/O}, {modsqr/plusOp_carry_n_4 minusOp_inferred__0_carry_i_1/I0}, {modsqr/modreg1_reg_n_0_[3] minusOp_inferred__0_carry_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_1__0 - 
nets: {minusOp_inferred__0_carry_i_1__0_n_0 minusOp_inferred__0_carry_i_1__0/O}, {prodreg1[3] minusOp_inferred__0_carry_i_1__0/I0}, {modreg1[3] minusOp_inferred__0_carry_i_1__0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_2 - 
nets: {minusOp_inferred__0_carry_i_2_n_0 minusOp_inferred__0_carry_i_2/O}, {modsqr/plusOp_carry_n_5 minusOp_inferred__0_carry_i_2/I0}, {modsqr/modreg1_reg_n_0_[2] minusOp_inferred__0_carry_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_2__0 - 
nets: {minusOp_inferred__0_carry_i_2__0_n_0 minusOp_inferred__0_carry_i_2__0/O}, {prodreg1[2] minusOp_inferred__0_carry_i_2__0/I0}, {modreg1[2] minusOp_inferred__0_carry_i_2__0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_3 - 
nets: {minusOp_inferred__0_carry_i_3_n_0 minusOp_inferred__0_carry_i_3/O}, {modsqr/plusOp_carry_n_6 minusOp_inferred__0_carry_i_3/I0}, {modsqr/modreg1_reg_n_0_[1] minusOp_inferred__0_carry_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_3__0 - 
nets: {minusOp_inferred__0_carry_i_3__0_n_0 minusOp_inferred__0_carry_i_3__0/O}, {prodreg1[1] minusOp_inferred__0_carry_i_3__0/I0}, {modreg1[1] minusOp_inferred__0_carry_i_3__0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_4 - 
nets: {minusOp_inferred__0_carry_i_4_n_0 minusOp_inferred__0_carry_i_4/O}, {modsqr/plusOp_carry_n_7 minusOp_inferred__0_carry_i_4/I0}, {modsqr/modreg2_reg_n_0_[1] minusOp_inferred__0_carry_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__0_carry_i_4__0 - 
nets: {minusOp_inferred__0_carry_i_4__0_n_0 minusOp_inferred__0_carry_i_4__0/O}, {prodreg1[0] minusOp_inferred__0_carry_i_4__0/I0}, {modreg2[1] minusOp_inferred__0_carry_i_4__0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_1 - 
nets: {minusOp_inferred__1_carry__0_i_1_n_0 minusOp_inferred__1_carry__0_i_1/O}, {modsqr/plusOp_carry__0_n_4 minusOp_inferred__1_carry__0_i_1/I0}, {modsqr/modreg1_reg_n_0_[6] minusOp_inferred__1_carry__0_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_1__0 - 
nets: {minusOp_inferred__1_carry__0_i_1__0_n_0 minusOp_inferred__1_carry__0_i_1__0/O}, {prodreg1[7] minusOp_inferred__1_carry__0_i_1__0/I0}, {modreg1[6] minusOp_inferred__1_carry__0_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_2 - 
nets: {minusOp_inferred__1_carry__0_i_2_n_0 minusOp_inferred__1_carry__0_i_2/O}, {modsqr/plusOp_carry__0_n_5 minusOp_inferred__1_carry__0_i_2/I0}, {modsqr/modreg1_reg_n_0_[5] minusOp_inferred__1_carry__0_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_2__0 - 
nets: {minusOp_inferred__1_carry__0_i_2__0_n_0 minusOp_inferred__1_carry__0_i_2__0/O}, {prodreg1[6] minusOp_inferred__1_carry__0_i_2__0/I0}, {modreg1[5] minusOp_inferred__1_carry__0_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_3 - 
nets: {minusOp_inferred__1_carry__0_i_3_n_0 minusOp_inferred__1_carry__0_i_3/O}, {modsqr/plusOp_carry__0_n_6 minusOp_inferred__1_carry__0_i_3/I0}, {modsqr/modreg1_reg_n_0_[4] minusOp_inferred__1_carry__0_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_3__0 - 
nets: {minusOp_inferred__1_carry__0_i_3__0_n_0 minusOp_inferred__1_carry__0_i_3__0/O}, {prodreg1[5] minusOp_inferred__1_carry__0_i_3__0/I0}, {modreg1[4] minusOp_inferred__1_carry__0_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_4 - 
nets: {minusOp_inferred__1_carry__0_i_4_n_0 minusOp_inferred__1_carry__0_i_4/O}, {modsqr/plusOp_carry__0_n_7 minusOp_inferred__1_carry__0_i_4/I0}, {modsqr/modreg1_reg_n_0_[3] minusOp_inferred__1_carry__0_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__0_i_4__0 - 
nets: {minusOp_inferred__1_carry__0_i_4__0_n_0 minusOp_inferred__1_carry__0_i_4__0/O}, {prodreg1[4] minusOp_inferred__1_carry__0_i_4__0/I0}, {modreg1[3] minusOp_inferred__1_carry__0_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_1 - 
nets: {minusOp_inferred__1_carry__1_i_1_n_0 minusOp_inferred__1_carry__1_i_1/O}, {modsqr/plusOp_carry__1_n_4 minusOp_inferred__1_carry__1_i_1/I0}, {modsqr/modreg1_reg_n_0_[10] minusOp_inferred__1_carry__1_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_1__0 - 
nets: {minusOp_inferred__1_carry__1_i_1__0_n_0 minusOp_inferred__1_carry__1_i_1__0/O}, {prodreg1[11] minusOp_inferred__1_carry__1_i_1__0/I0}, {modreg1[10] minusOp_inferred__1_carry__1_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_2 - 
nets: {minusOp_inferred__1_carry__1_i_2_n_0 minusOp_inferred__1_carry__1_i_2/O}, {modsqr/plusOp_carry__1_n_5 minusOp_inferred__1_carry__1_i_2/I0}, {modsqr/modreg1_reg_n_0_[9] minusOp_inferred__1_carry__1_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_2__0 - 
nets: {minusOp_inferred__1_carry__1_i_2__0_n_0 minusOp_inferred__1_carry__1_i_2__0/O}, {prodreg1[10] minusOp_inferred__1_carry__1_i_2__0/I0}, {modreg1[9] minusOp_inferred__1_carry__1_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_3 - 
nets: {minusOp_inferred__1_carry__1_i_3_n_0 minusOp_inferred__1_carry__1_i_3/O}, {modsqr/plusOp_carry__1_n_6 minusOp_inferred__1_carry__1_i_3/I0}, {modsqr/modreg1_reg_n_0_[8] minusOp_inferred__1_carry__1_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_3__0 - 
nets: {minusOp_inferred__1_carry__1_i_3__0_n_0 minusOp_inferred__1_carry__1_i_3__0/O}, {prodreg1[9] minusOp_inferred__1_carry__1_i_3__0/I0}, {modreg1[8] minusOp_inferred__1_carry__1_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_4 - 
nets: {minusOp_inferred__1_carry__1_i_4_n_0 minusOp_inferred__1_carry__1_i_4/O}, {modsqr/plusOp_carry__1_n_7 minusOp_inferred__1_carry__1_i_4/I0}, {modsqr/modreg1_reg_n_0_[7] minusOp_inferred__1_carry__1_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__1_i_4__0 - 
nets: {minusOp_inferred__1_carry__1_i_4__0_n_0 minusOp_inferred__1_carry__1_i_4__0/O}, {prodreg1[8] minusOp_inferred__1_carry__1_i_4__0/I0}, {modreg1[7] minusOp_inferred__1_carry__1_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_1 - 
nets: {minusOp_inferred__1_carry__2_i_1_n_0 minusOp_inferred__1_carry__2_i_1/O}, {modsqr/plusOp_carry__2_n_4 minusOp_inferred__1_carry__2_i_1/I0}, {modsqr/modreg1_reg_n_0_[14] minusOp_inferred__1_carry__2_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_1__0 - 
nets: {minusOp_inferred__1_carry__2_i_1__0_n_0 minusOp_inferred__1_carry__2_i_1__0/O}, {prodreg1[15] minusOp_inferred__1_carry__2_i_1__0/I0}, {modreg1[14] minusOp_inferred__1_carry__2_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_2 - 
nets: {minusOp_inferred__1_carry__2_i_2_n_0 minusOp_inferred__1_carry__2_i_2/O}, {modsqr/plusOp_carry__2_n_5 minusOp_inferred__1_carry__2_i_2/I0}, {modsqr/modreg1_reg_n_0_[13] minusOp_inferred__1_carry__2_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_2__0 - 
nets: {minusOp_inferred__1_carry__2_i_2__0_n_0 minusOp_inferred__1_carry__2_i_2__0/O}, {prodreg1[14] minusOp_inferred__1_carry__2_i_2__0/I0}, {modreg1[13] minusOp_inferred__1_carry__2_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_3 - 
nets: {minusOp_inferred__1_carry__2_i_3_n_0 minusOp_inferred__1_carry__2_i_3/O}, {modsqr/plusOp_carry__2_n_6 minusOp_inferred__1_carry__2_i_3/I0}, {modsqr/modreg1_reg_n_0_[12] minusOp_inferred__1_carry__2_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_3__0 - 
nets: {minusOp_inferred__1_carry__2_i_3__0_n_0 minusOp_inferred__1_carry__2_i_3__0/O}, {prodreg1[13] minusOp_inferred__1_carry__2_i_3__0/I0}, {modreg1[12] minusOp_inferred__1_carry__2_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_4 - 
nets: {minusOp_inferred__1_carry__2_i_4_n_0 minusOp_inferred__1_carry__2_i_4/O}, {modsqr/plusOp_carry__2_n_7 minusOp_inferred__1_carry__2_i_4/I0}, {modsqr/modreg1_reg_n_0_[11] minusOp_inferred__1_carry__2_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__2_i_4__0 - 
nets: {minusOp_inferred__1_carry__2_i_4__0_n_0 minusOp_inferred__1_carry__2_i_4__0/O}, {prodreg1[12] minusOp_inferred__1_carry__2_i_4__0/I0}, {modreg1[11] minusOp_inferred__1_carry__2_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_1 - 
nets: {minusOp_inferred__1_carry__3_i_1_n_0 minusOp_inferred__1_carry__3_i_1/O}, {modsqr/plusOp_carry__3_n_4 minusOp_inferred__1_carry__3_i_1/I0}, {modsqr/modreg1_reg_n_0_[18] minusOp_inferred__1_carry__3_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_1__0 - 
nets: {minusOp_inferred__1_carry__3_i_1__0_n_0 minusOp_inferred__1_carry__3_i_1__0/O}, {prodreg1[19] minusOp_inferred__1_carry__3_i_1__0/I0}, {modreg1[18] minusOp_inferred__1_carry__3_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_2 - 
nets: {minusOp_inferred__1_carry__3_i_2_n_0 minusOp_inferred__1_carry__3_i_2/O}, {modsqr/plusOp_carry__3_n_5 minusOp_inferred__1_carry__3_i_2/I0}, {modsqr/modreg1_reg_n_0_[17] minusOp_inferred__1_carry__3_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_2__0 - 
nets: {minusOp_inferred__1_carry__3_i_2__0_n_0 minusOp_inferred__1_carry__3_i_2__0/O}, {prodreg1[18] minusOp_inferred__1_carry__3_i_2__0/I0}, {modreg1[17] minusOp_inferred__1_carry__3_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_3 - 
nets: {minusOp_inferred__1_carry__3_i_3_n_0 minusOp_inferred__1_carry__3_i_3/O}, {modsqr/plusOp_carry__3_n_6 minusOp_inferred__1_carry__3_i_3/I0}, {modsqr/modreg1_reg_n_0_[16] minusOp_inferred__1_carry__3_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_3__0 - 
nets: {minusOp_inferred__1_carry__3_i_3__0_n_0 minusOp_inferred__1_carry__3_i_3__0/O}, {prodreg1[17] minusOp_inferred__1_carry__3_i_3__0/I0}, {modreg1[16] minusOp_inferred__1_carry__3_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_4 - 
nets: {minusOp_inferred__1_carry__3_i_4_n_0 minusOp_inferred__1_carry__3_i_4/O}, {modsqr/plusOp_carry__3_n_7 minusOp_inferred__1_carry__3_i_4/I0}, {modsqr/modreg1_reg_n_0_[15] minusOp_inferred__1_carry__3_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__3_i_4__0 - 
nets: {minusOp_inferred__1_carry__3_i_4__0_n_0 minusOp_inferred__1_carry__3_i_4__0/O}, {prodreg1[16] minusOp_inferred__1_carry__3_i_4__0/I0}, {modreg1[15] minusOp_inferred__1_carry__3_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_1 - 
nets: {minusOp_inferred__1_carry__4_i_1_n_0 minusOp_inferred__1_carry__4_i_1/O}, {modsqr/plusOp_carry__4_n_4 minusOp_inferred__1_carry__4_i_1/I0}, {modsqr/modreg1_reg_n_0_[22] minusOp_inferred__1_carry__4_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_1__0 - 
nets: {minusOp_inferred__1_carry__4_i_1__0_n_0 minusOp_inferred__1_carry__4_i_1__0/O}, {prodreg1[23] minusOp_inferred__1_carry__4_i_1__0/I0}, {modreg1[22] minusOp_inferred__1_carry__4_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_2 - 
nets: {minusOp_inferred__1_carry__4_i_2_n_0 minusOp_inferred__1_carry__4_i_2/O}, {modsqr/plusOp_carry__4_n_5 minusOp_inferred__1_carry__4_i_2/I0}, {modsqr/modreg1_reg_n_0_[21] minusOp_inferred__1_carry__4_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_2__0 - 
nets: {minusOp_inferred__1_carry__4_i_2__0_n_0 minusOp_inferred__1_carry__4_i_2__0/O}, {prodreg1[22] minusOp_inferred__1_carry__4_i_2__0/I0}, {modreg1[21] minusOp_inferred__1_carry__4_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_3 - 
nets: {minusOp_inferred__1_carry__4_i_3_n_0 minusOp_inferred__1_carry__4_i_3/O}, {modsqr/plusOp_carry__4_n_6 minusOp_inferred__1_carry__4_i_3/I0}, {modsqr/modreg1_reg_n_0_[20] minusOp_inferred__1_carry__4_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_3__0 - 
nets: {minusOp_inferred__1_carry__4_i_3__0_n_0 minusOp_inferred__1_carry__4_i_3__0/O}, {prodreg1[21] minusOp_inferred__1_carry__4_i_3__0/I0}, {modreg1[20] minusOp_inferred__1_carry__4_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_4 - 
nets: {minusOp_inferred__1_carry__4_i_4_n_0 minusOp_inferred__1_carry__4_i_4/O}, {modsqr/plusOp_carry__4_n_7 minusOp_inferred__1_carry__4_i_4/I0}, {modsqr/modreg1_reg_n_0_[19] minusOp_inferred__1_carry__4_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__4_i_4__0 - 
nets: {minusOp_inferred__1_carry__4_i_4__0_n_0 minusOp_inferred__1_carry__4_i_4__0/O}, {prodreg1[20] minusOp_inferred__1_carry__4_i_4__0/I0}, {modreg1[19] minusOp_inferred__1_carry__4_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_1 - 
nets: {minusOp_inferred__1_carry__5_i_1_n_0 minusOp_inferred__1_carry__5_i_1/O}, {modsqr/plusOp_carry__5_n_4 minusOp_inferred__1_carry__5_i_1/I0}, {modsqr/modreg1_reg_n_0_[26] minusOp_inferred__1_carry__5_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_1__0 - 
nets: {minusOp_inferred__1_carry__5_i_1__0_n_0 minusOp_inferred__1_carry__5_i_1__0/O}, {prodreg1[27] minusOp_inferred__1_carry__5_i_1__0/I0}, {modreg1[26] minusOp_inferred__1_carry__5_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_2 - 
nets: {minusOp_inferred__1_carry__5_i_2_n_0 minusOp_inferred__1_carry__5_i_2/O}, {modsqr/plusOp_carry__5_n_5 minusOp_inferred__1_carry__5_i_2/I0}, {modsqr/modreg1_reg_n_0_[25] minusOp_inferred__1_carry__5_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_2__0 - 
nets: {minusOp_inferred__1_carry__5_i_2__0_n_0 minusOp_inferred__1_carry__5_i_2__0/O}, {prodreg1[26] minusOp_inferred__1_carry__5_i_2__0/I0}, {modreg1[25] minusOp_inferred__1_carry__5_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_3 - 
nets: {minusOp_inferred__1_carry__5_i_3_n_0 minusOp_inferred__1_carry__5_i_3/O}, {modsqr/plusOp_carry__5_n_6 minusOp_inferred__1_carry__5_i_3/I0}, {modsqr/modreg1_reg_n_0_[24] minusOp_inferred__1_carry__5_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_3__0 - 
nets: {minusOp_inferred__1_carry__5_i_3__0_n_0 minusOp_inferred__1_carry__5_i_3__0/O}, {prodreg1[25] minusOp_inferred__1_carry__5_i_3__0/I0}, {modreg1[24] minusOp_inferred__1_carry__5_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_4 - 
nets: {minusOp_inferred__1_carry__5_i_4_n_0 minusOp_inferred__1_carry__5_i_4/O}, {modsqr/plusOp_carry__5_n_7 minusOp_inferred__1_carry__5_i_4/I0}, {modsqr/modreg1_reg_n_0_[23] minusOp_inferred__1_carry__5_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__5_i_4__0 - 
nets: {minusOp_inferred__1_carry__5_i_4__0_n_0 minusOp_inferred__1_carry__5_i_4__0/O}, {prodreg1[24] minusOp_inferred__1_carry__5_i_4__0/I0}, {modreg1[23] minusOp_inferred__1_carry__5_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_1 - 
nets: {minusOp_inferred__1_carry__6_i_1_n_0 minusOp_inferred__1_carry__6_i_1/O}, {modsqr/plusOp_carry__6_n_4 minusOp_inferred__1_carry__6_i_1/I0}, {modsqr/modreg1_reg_n_0_[30] minusOp_inferred__1_carry__6_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_1__0 - 
nets: {minusOp_inferred__1_carry__6_i_1__0_n_0 minusOp_inferred__1_carry__6_i_1__0/O}, {prodreg1[31] minusOp_inferred__1_carry__6_i_1__0/I0}, {modreg1[30] minusOp_inferred__1_carry__6_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_2 - 
nets: {minusOp_inferred__1_carry__6_i_2_n_0 minusOp_inferred__1_carry__6_i_2/O}, {modsqr/plusOp_carry__6_n_5 minusOp_inferred__1_carry__6_i_2/I0}, {modsqr/modreg1_reg_n_0_[29] minusOp_inferred__1_carry__6_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_2__0 - 
nets: {minusOp_inferred__1_carry__6_i_2__0_n_0 minusOp_inferred__1_carry__6_i_2__0/O}, {prodreg1[30] minusOp_inferred__1_carry__6_i_2__0/I0}, {modreg1[29] minusOp_inferred__1_carry__6_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_3 - 
nets: {minusOp_inferred__1_carry__6_i_3_n_0 minusOp_inferred__1_carry__6_i_3/O}, {modsqr/plusOp_carry__6_n_6 minusOp_inferred__1_carry__6_i_3/I0}, {modsqr/modreg1_reg_n_0_[28] minusOp_inferred__1_carry__6_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_3__0 - 
nets: {minusOp_inferred__1_carry__6_i_3__0_n_0 minusOp_inferred__1_carry__6_i_3__0/O}, {prodreg1[29] minusOp_inferred__1_carry__6_i_3__0/I0}, {modreg1[28] minusOp_inferred__1_carry__6_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_4 - 
nets: {minusOp_inferred__1_carry__6_i_4_n_0 minusOp_inferred__1_carry__6_i_4/O}, {modsqr/plusOp_carry__6_n_7 minusOp_inferred__1_carry__6_i_4/I0}, {modsqr/modreg1_reg_n_0_[27] minusOp_inferred__1_carry__6_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__6_i_4__0 - 
nets: {minusOp_inferred__1_carry__6_i_4__0_n_0 minusOp_inferred__1_carry__6_i_4__0/O}, {prodreg1[28] minusOp_inferred__1_carry__6_i_4__0/I0}, {modreg1[27] minusOp_inferred__1_carry__6_i_4__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__7_i_1 - 
nets: {minusOp_inferred__1_carry__7_i_1_n_0 minusOp_inferred__1_carry__7_i_1/O}, {prodreg1[33] minusOp_inferred__1_carry__7_i_1/I0}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X34Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__1_carry__7_i_1__0 - 
nets: {minusOp_inferred__1_carry__7_i_1__0_n_0 minusOp_inferred__1_carry__7_i_1__0/O}, {modsqr/plusOp_carry__7_n_6 minusOp_inferred__1_carry__7_i_1__0/I0}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__1_carry__7_i_2 - 
nets: {minusOp_inferred__1_carry__7_i_2_n_0 minusOp_inferred__1_carry__7_i_2/O}, {modsqr/plusOp_carry__7_n_7 minusOp_inferred__1_carry__7_i_2/I0}, {modsqr/modreg1_reg_n_0_[31] minusOp_inferred__1_carry__7_i_2/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry__7_i_2__0 - 
nets: {minusOp_inferred__1_carry__7_i_2__0_n_0 minusOp_inferred__1_carry__7_i_2__0/O}, {prodreg1[32] minusOp_inferred__1_carry__7_i_2__0/I0}, {modreg1[31] minusOp_inferred__1_carry__7_i_2__0/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_1 - 
nets: {minusOp_inferred__1_carry_i_1_n_0 minusOp_inferred__1_carry_i_1/O}, {modsqr/plusOp_carry_n_4 minusOp_inferred__1_carry_i_1/I0}, {modsqr/modreg1_reg_n_0_[2] minusOp_inferred__1_carry_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_1__0 - 
nets: {minusOp_inferred__1_carry_i_1__0_n_0 minusOp_inferred__1_carry_i_1__0/O}, {prodreg1[3] minusOp_inferred__1_carry_i_1__0/I0}, {modreg1[2] minusOp_inferred__1_carry_i_1__0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_2 - 
nets: {minusOp_inferred__1_carry_i_2_n_0 minusOp_inferred__1_carry_i_2/O}, {modsqr/plusOp_carry_n_5 minusOp_inferred__1_carry_i_2/I0}, {modsqr/modreg1_reg_n_0_[1] minusOp_inferred__1_carry_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_2__0 - 
nets: {minusOp_inferred__1_carry_i_2__0_n_0 minusOp_inferred__1_carry_i_2__0/O}, {prodreg1[2] minusOp_inferred__1_carry_i_2__0/I0}, {modreg1[1] minusOp_inferred__1_carry_i_2__0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_3 - 
nets: {minusOp_inferred__1_carry_i_3_n_0 minusOp_inferred__1_carry_i_3/O}, {modsqr/plusOp_carry_n_6 minusOp_inferred__1_carry_i_3/I0}, {modsqr/modreg2_reg_n_0_[1] minusOp_inferred__1_carry_i_3/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_3__0 - 
nets: {minusOp_inferred__1_carry_i_3__0_n_0 minusOp_inferred__1_carry_i_3__0/O}, {prodreg1[1] minusOp_inferred__1_carry_i_3__0/I0}, {modreg2[1] minusOp_inferred__1_carry_i_3__0/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h9, 
LOC: SLICE_X34Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

minusOp_inferred__1_carry_i_4 - 
nets: {minusOp_inferred__1_carry_i_4_n_0 minusOp_inferred__1_carry_i_4/O}, {modsqr/plusOp_carry_n_7 minusOp_inferred__1_carry_i_4/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

minusOp_inferred__1_carry_i_4__0 - 
nets: {minusOp_inferred__1_carry_i_4__0_n_0 minusOp_inferred__1_carry_i_4__0/O}, {prodreg1[0] minusOp_inferred__1_carry_i_4__0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X34Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

modmultiply/first_reg - 
nets: {multrdy modmultiply/first_reg/Q}, {clk modmultiply/first_reg/C}, {<const1> modmultiply/first_reg/CE}, {first_i_1_n_0 modmultiply/first_reg/D}, {reset modmultiply/first_reg/PRE}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

modmultiply/mcreg_reg[0] - 
nets: {mcreg[0] modmultiply/mcreg_reg[0]/Q}, {clk modmultiply/mcreg_reg[0]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[0]/CE}, {mcreg[0]_i_1__0_n_0 modmultiply/mcreg_reg[0]/D}, {<const0> modmultiply/mcreg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[10] - 
nets: {mcreg[10] modmultiply/mcreg_reg[10]/Q}, {clk modmultiply/mcreg_reg[10]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[10]/CE}, {mcreg[10]_i_1__0_n_0 modmultiply/mcreg_reg[10]/D}, {<const0> modmultiply/mcreg_reg[10]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[11] - 
nets: {mcreg[11] modmultiply/mcreg_reg[11]/Q}, {clk modmultiply/mcreg_reg[11]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[11]/CE}, {mcreg[11]_i_1__0_n_0 modmultiply/mcreg_reg[11]/D}, {<const0> modmultiply/mcreg_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[12] - 
nets: {mcreg[12] modmultiply/mcreg_reg[12]/Q}, {clk modmultiply/mcreg_reg[12]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[12]/CE}, {mcreg[12]_i_1__0_n_0 modmultiply/mcreg_reg[12]/D}, {<const0> modmultiply/mcreg_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[13] - 
nets: {mcreg[13] modmultiply/mcreg_reg[13]/Q}, {clk modmultiply/mcreg_reg[13]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[13]/CE}, {mcreg[13]_i_1__0_n_0 modmultiply/mcreg_reg[13]/D}, {<const0> modmultiply/mcreg_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[14] - 
nets: {mcreg[14] modmultiply/mcreg_reg[14]/Q}, {clk modmultiply/mcreg_reg[14]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[14]/CE}, {mcreg[14]_i_1__0_n_0 modmultiply/mcreg_reg[14]/D}, {<const0> modmultiply/mcreg_reg[14]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[15] - 
nets: {mcreg[15] modmultiply/mcreg_reg[15]/Q}, {clk modmultiply/mcreg_reg[15]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[15]/CE}, {mcreg[15]_i_1__0_n_0 modmultiply/mcreg_reg[15]/D}, {<const0> modmultiply/mcreg_reg[15]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[16] - 
nets: {mcreg[16] modmultiply/mcreg_reg[16]/Q}, {clk modmultiply/mcreg_reg[16]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[16]/CE}, {mcreg[16]_i_1__0_n_0 modmultiply/mcreg_reg[16]/D}, {<const0> modmultiply/mcreg_reg[16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[17] - 
nets: {mcreg[17] modmultiply/mcreg_reg[17]/Q}, {clk modmultiply/mcreg_reg[17]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[17]/CE}, {mcreg[17]_i_1__0_n_0 modmultiply/mcreg_reg[17]/D}, {<const0> modmultiply/mcreg_reg[17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[18] - 
nets: {mcreg[18] modmultiply/mcreg_reg[18]/Q}, {clk modmultiply/mcreg_reg[18]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[18]/CE}, {mcreg[18]_i_1__0_n_0 modmultiply/mcreg_reg[18]/D}, {<const0> modmultiply/mcreg_reg[18]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[19] - 
nets: {mcreg[19] modmultiply/mcreg_reg[19]/Q}, {clk modmultiply/mcreg_reg[19]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[19]/CE}, {mcreg[19]_i_1__0_n_0 modmultiply/mcreg_reg[19]/D}, {<const0> modmultiply/mcreg_reg[19]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[1] - 
nets: {mcreg[1] modmultiply/mcreg_reg[1]/Q}, {clk modmultiply/mcreg_reg[1]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[1]/CE}, {mcreg[1]_i_1__0_n_0 modmultiply/mcreg_reg[1]/D}, {<const0> modmultiply/mcreg_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[20] - 
nets: {mcreg[20] modmultiply/mcreg_reg[20]/Q}, {clk modmultiply/mcreg_reg[20]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[20]/CE}, {mcreg[20]_i_1__0_n_0 modmultiply/mcreg_reg[20]/D}, {<const0> modmultiply/mcreg_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[21] - 
nets: {mcreg[21] modmultiply/mcreg_reg[21]/Q}, {clk modmultiply/mcreg_reg[21]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[21]/CE}, {mcreg[21]_i_1__0_n_0 modmultiply/mcreg_reg[21]/D}, {<const0> modmultiply/mcreg_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[22] - 
nets: {mcreg[22] modmultiply/mcreg_reg[22]/Q}, {clk modmultiply/mcreg_reg[22]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[22]/CE}, {mcreg[22]_i_1__0_n_0 modmultiply/mcreg_reg[22]/D}, {<const0> modmultiply/mcreg_reg[22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[23] - 
nets: {mcreg[23] modmultiply/mcreg_reg[23]/Q}, {clk modmultiply/mcreg_reg[23]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[23]/CE}, {mcreg[23]_i_1__0_n_0 modmultiply/mcreg_reg[23]/D}, {<const0> modmultiply/mcreg_reg[23]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[24] - 
nets: {mcreg[24] modmultiply/mcreg_reg[24]/Q}, {clk modmultiply/mcreg_reg[24]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[24]/CE}, {mcreg[24]_i_1__0_n_0 modmultiply/mcreg_reg[24]/D}, {<const0> modmultiply/mcreg_reg[24]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[25] - 
nets: {mcreg[25] modmultiply/mcreg_reg[25]/Q}, {clk modmultiply/mcreg_reg[25]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[25]/CE}, {mcreg[25]_i_1__0_n_0 modmultiply/mcreg_reg[25]/D}, {<const0> modmultiply/mcreg_reg[25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[26] - 
nets: {mcreg[26] modmultiply/mcreg_reg[26]/Q}, {clk modmultiply/mcreg_reg[26]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[26]/CE}, {mcreg[26]_i_1__0_n_0 modmultiply/mcreg_reg[26]/D}, {<const0> modmultiply/mcreg_reg[26]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[27] - 
nets: {mcreg[27] modmultiply/mcreg_reg[27]/Q}, {clk modmultiply/mcreg_reg[27]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[27]/CE}, {mcreg[27]_i_1__0_n_0 modmultiply/mcreg_reg[27]/D}, {<const0> modmultiply/mcreg_reg[27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[28] - 
nets: {mcreg[28] modmultiply/mcreg_reg[28]/Q}, {clk modmultiply/mcreg_reg[28]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[28]/CE}, {mcreg[28]_i_1__0_n_0 modmultiply/mcreg_reg[28]/D}, {<const0> modmultiply/mcreg_reg[28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[29] - 
nets: {mcreg[29] modmultiply/mcreg_reg[29]/Q}, {clk modmultiply/mcreg_reg[29]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[29]/CE}, {mcreg[29]_i_1__0_n_0 modmultiply/mcreg_reg[29]/D}, {<const0> modmultiply/mcreg_reg[29]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[2] - 
nets: {mcreg[2] modmultiply/mcreg_reg[2]/Q}, {clk modmultiply/mcreg_reg[2]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[2]/CE}, {mcreg[2]_i_1__0_n_0 modmultiply/mcreg_reg[2]/D}, {<const0> modmultiply/mcreg_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[30] - 
nets: {mcreg[30] modmultiply/mcreg_reg[30]/Q}, {clk modmultiply/mcreg_reg[30]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[30]/CE}, {mcreg[30]_i_1__0_n_0 modmultiply/mcreg_reg[30]/D}, {<const0> modmultiply/mcreg_reg[30]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[31] - 
nets: {mcreg[31] modmultiply/mcreg_reg[31]/Q}, {clk modmultiply/mcreg_reg[31]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[31]/CE}, {mcreg[31]_i_1__0_n_0 modmultiply/mcreg_reg[31]/D}, {<const0> modmultiply/mcreg_reg[31]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[32] - 
nets: {mcreg[32] modmultiply/mcreg_reg[32]/Q}, {clk modmultiply/mcreg_reg[32]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[32]/CE}, {mcreg[32]_i_1__0_n_0 modmultiply/mcreg_reg[32]/D}, {<const0> modmultiply/mcreg_reg[32]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[33] - 
nets: {mcreg[33] modmultiply/mcreg_reg[33]/Q}, {clk modmultiply/mcreg_reg[33]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[33]/CE}, {mcreg[33]_i_1__0_n_0 modmultiply/mcreg_reg[33]/D}, {<const0> modmultiply/mcreg_reg[33]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[3] - 
nets: {mcreg[3] modmultiply/mcreg_reg[3]/Q}, {clk modmultiply/mcreg_reg[3]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[3]/CE}, {mcreg[3]_i_1__0_n_0 modmultiply/mcreg_reg[3]/D}, {<const0> modmultiply/mcreg_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[4] - 
nets: {mcreg[4] modmultiply/mcreg_reg[4]/Q}, {clk modmultiply/mcreg_reg[4]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[4]/CE}, {mcreg[4]_i_1__0_n_0 modmultiply/mcreg_reg[4]/D}, {<const0> modmultiply/mcreg_reg[4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[5] - 
nets: {mcreg[5] modmultiply/mcreg_reg[5]/Q}, {clk modmultiply/mcreg_reg[5]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[5]/CE}, {mcreg[5]_i_1__0_n_0 modmultiply/mcreg_reg[5]/D}, {<const0> modmultiply/mcreg_reg[5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[6] - 
nets: {mcreg[6] modmultiply/mcreg_reg[6]/Q}, {clk modmultiply/mcreg_reg[6]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[6]/CE}, {mcreg[6]_i_1__0_n_0 modmultiply/mcreg_reg[6]/D}, {<const0> modmultiply/mcreg_reg[6]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[7] - 
nets: {mcreg[7] modmultiply/mcreg_reg[7]/Q}, {clk modmultiply/mcreg_reg[7]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[7]/CE}, {mcreg[7]_i_1__0_n_0 modmultiply/mcreg_reg[7]/D}, {<const0> modmultiply/mcreg_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[8] - 
nets: {mcreg[8] modmultiply/mcreg_reg[8]/Q}, {clk modmultiply/mcreg_reg[8]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[8]/CE}, {mcreg[8]_i_1__0_n_0 modmultiply/mcreg_reg[8]/D}, {<const0> modmultiply/mcreg_reg[8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mcreg_reg[9] - 
nets: {mcreg[9] modmultiply/mcreg_reg[9]/Q}, {clk modmultiply/mcreg_reg[9]/C}, {modmultiply/mpreg0 modmultiply/mcreg_reg[9]/CE}, {mcreg[9]_i_1__0_n_0 modmultiply/mcreg_reg[9]/D}, {<const0> modmultiply/mcreg_reg[9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X38Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/minusOp_inferred__0_carry - 
nets: {modmultiply/minusOp_inferred__0_carry_n_0 modmultiply/minusOp_inferred__0_carry/CO[3]}, { modmultiply/minusOp_inferred__0_carry/CO[2]}, { modmultiply/minusOp_inferred__0_carry/CO[1]}, { modmultiply/minusOp_inferred__0_carry/CO[0]}, {modmultiply/minusOp_inferred__0_carry_n_4 modmultiply/minusOp_inferred__0_carry/O[3]}, {modmultiply/minusOp_inferred__0_carry_n_5 modmultiply/minusOp_inferred__0_carry/O[2]}, {modmultiply/minusOp_inferred__0_carry_n_6 modmultiply/minusOp_inferred__0_carry/O[1]}, {modmultiply/minusOp_inferred__0_carry_n_7 modmultiply/minusOp_inferred__0_carry/O[0]}, {<const0> modmultiply/minusOp_inferred__0_carry/CI}, {<const1> modmultiply/minusOp_inferred__0_carry/CYINIT}, {prodreg1[3] modmultiply/minusOp_inferred__0_carry/DI[3]}, {prodreg1[2] modmultiply/minusOp_inferred__0_carry/DI[2]}, {prodreg1[1] modmultiply/minusOp_inferred__0_carry/DI[1]}, {prodreg1[0] modmultiply/minusOp_inferred__0_carry/DI[0]}, {minusOp_inferred__0_carry_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry/S[3]}, {minusOp_inferred__0_carry_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry/S[2]}, {minusOp_inferred__0_carry_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry/S[1]}, {minusOp_inferred__0_carry_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__0 - 
nets: {modmultiply/minusOp_inferred__0_carry__0_n_0 modmultiply/minusOp_inferred__0_carry__0/CO[3]}, { modmultiply/minusOp_inferred__0_carry__0/CO[2]}, { modmultiply/minusOp_inferred__0_carry__0/CO[1]}, { modmultiply/minusOp_inferred__0_carry__0/CO[0]}, {modmultiply/minusOp_inferred__0_carry__0_n_4 modmultiply/minusOp_inferred__0_carry__0/O[3]}, {modmultiply/minusOp_inferred__0_carry__0_n_5 modmultiply/minusOp_inferred__0_carry__0/O[2]}, {modmultiply/minusOp_inferred__0_carry__0_n_6 modmultiply/minusOp_inferred__0_carry__0/O[1]}, {modmultiply/minusOp_inferred__0_carry__0_n_7 modmultiply/minusOp_inferred__0_carry__0/O[0]}, {modmultiply/minusOp_inferred__0_carry_n_0 modmultiply/minusOp_inferred__0_carry__0/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__0/CYINIT}, {prodreg1[7] modmultiply/minusOp_inferred__0_carry__0/DI[3]}, {prodreg1[6] modmultiply/minusOp_inferred__0_carry__0/DI[2]}, {prodreg1[5] modmultiply/minusOp_inferred__0_carry__0/DI[1]}, {prodreg1[4] modmultiply/minusOp_inferred__0_carry__0/DI[0]}, {minusOp_inferred__0_carry__0_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__0/S[3]}, {minusOp_inferred__0_carry__0_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__0/S[2]}, {minusOp_inferred__0_carry__0_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__0/S[1]}, {minusOp_inferred__0_carry__0_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__1 - 
nets: {modmultiply/minusOp_inferred__0_carry__1_n_0 modmultiply/minusOp_inferred__0_carry__1/CO[3]}, { modmultiply/minusOp_inferred__0_carry__1/CO[2]}, { modmultiply/minusOp_inferred__0_carry__1/CO[1]}, { modmultiply/minusOp_inferred__0_carry__1/CO[0]}, {modmultiply/minusOp_inferred__0_carry__1_n_4 modmultiply/minusOp_inferred__0_carry__1/O[3]}, {modmultiply/minusOp_inferred__0_carry__1_n_5 modmultiply/minusOp_inferred__0_carry__1/O[2]}, {modmultiply/minusOp_inferred__0_carry__1_n_6 modmultiply/minusOp_inferred__0_carry__1/O[1]}, {modmultiply/minusOp_inferred__0_carry__1_n_7 modmultiply/minusOp_inferred__0_carry__1/O[0]}, {modmultiply/minusOp_inferred__0_carry__0_n_0 modmultiply/minusOp_inferred__0_carry__1/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__1/CYINIT}, {prodreg1[11] modmultiply/minusOp_inferred__0_carry__1/DI[3]}, {prodreg1[10] modmultiply/minusOp_inferred__0_carry__1/DI[2]}, {prodreg1[9] modmultiply/minusOp_inferred__0_carry__1/DI[1]}, {prodreg1[8] modmultiply/minusOp_inferred__0_carry__1/DI[0]}, {minusOp_inferred__0_carry__1_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__1/S[3]}, {minusOp_inferred__0_carry__1_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__1/S[2]}, {minusOp_inferred__0_carry__1_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__1/S[1]}, {minusOp_inferred__0_carry__1_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__2 - 
nets: {modmultiply/minusOp_inferred__0_carry__2_n_0 modmultiply/minusOp_inferred__0_carry__2/CO[3]}, { modmultiply/minusOp_inferred__0_carry__2/CO[2]}, { modmultiply/minusOp_inferred__0_carry__2/CO[1]}, { modmultiply/minusOp_inferred__0_carry__2/CO[0]}, {modmultiply/minusOp_inferred__0_carry__2_n_4 modmultiply/minusOp_inferred__0_carry__2/O[3]}, {modmultiply/minusOp_inferred__0_carry__2_n_5 modmultiply/minusOp_inferred__0_carry__2/O[2]}, {modmultiply/minusOp_inferred__0_carry__2_n_6 modmultiply/minusOp_inferred__0_carry__2/O[1]}, {modmultiply/minusOp_inferred__0_carry__2_n_7 modmultiply/minusOp_inferred__0_carry__2/O[0]}, {modmultiply/minusOp_inferred__0_carry__1_n_0 modmultiply/minusOp_inferred__0_carry__2/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__2/CYINIT}, {prodreg1[15] modmultiply/minusOp_inferred__0_carry__2/DI[3]}, {prodreg1[14] modmultiply/minusOp_inferred__0_carry__2/DI[2]}, {prodreg1[13] modmultiply/minusOp_inferred__0_carry__2/DI[1]}, {prodreg1[12] modmultiply/minusOp_inferred__0_carry__2/DI[0]}, {minusOp_inferred__0_carry__2_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__2/S[3]}, {minusOp_inferred__0_carry__2_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__2/S[2]}, {minusOp_inferred__0_carry__2_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__2/S[1]}, {minusOp_inferred__0_carry__2_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__3 - 
nets: {modmultiply/minusOp_inferred__0_carry__3_n_0 modmultiply/minusOp_inferred__0_carry__3/CO[3]}, { modmultiply/minusOp_inferred__0_carry__3/CO[2]}, { modmultiply/minusOp_inferred__0_carry__3/CO[1]}, { modmultiply/minusOp_inferred__0_carry__3/CO[0]}, {modmultiply/minusOp_inferred__0_carry__3_n_4 modmultiply/minusOp_inferred__0_carry__3/O[3]}, {modmultiply/minusOp_inferred__0_carry__3_n_5 modmultiply/minusOp_inferred__0_carry__3/O[2]}, {modmultiply/minusOp_inferred__0_carry__3_n_6 modmultiply/minusOp_inferred__0_carry__3/O[1]}, {modmultiply/minusOp_inferred__0_carry__3_n_7 modmultiply/minusOp_inferred__0_carry__3/O[0]}, {modmultiply/minusOp_inferred__0_carry__2_n_0 modmultiply/minusOp_inferred__0_carry__3/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__3/CYINIT}, {prodreg1[19] modmultiply/minusOp_inferred__0_carry__3/DI[3]}, {prodreg1[18] modmultiply/minusOp_inferred__0_carry__3/DI[2]}, {prodreg1[17] modmultiply/minusOp_inferred__0_carry__3/DI[1]}, {prodreg1[16] modmultiply/minusOp_inferred__0_carry__3/DI[0]}, {minusOp_inferred__0_carry__3_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__3/S[3]}, {minusOp_inferred__0_carry__3_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__3/S[2]}, {minusOp_inferred__0_carry__3_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__3/S[1]}, {minusOp_inferred__0_carry__3_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__4 - 
nets: {modmultiply/minusOp_inferred__0_carry__4_n_0 modmultiply/minusOp_inferred__0_carry__4/CO[3]}, { modmultiply/minusOp_inferred__0_carry__4/CO[2]}, { modmultiply/minusOp_inferred__0_carry__4/CO[1]}, { modmultiply/minusOp_inferred__0_carry__4/CO[0]}, {modmultiply/minusOp_inferred__0_carry__4_n_4 modmultiply/minusOp_inferred__0_carry__4/O[3]}, {modmultiply/minusOp_inferred__0_carry__4_n_5 modmultiply/minusOp_inferred__0_carry__4/O[2]}, {modmultiply/minusOp_inferred__0_carry__4_n_6 modmultiply/minusOp_inferred__0_carry__4/O[1]}, {modmultiply/minusOp_inferred__0_carry__4_n_7 modmultiply/minusOp_inferred__0_carry__4/O[0]}, {modmultiply/minusOp_inferred__0_carry__3_n_0 modmultiply/minusOp_inferred__0_carry__4/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__4/CYINIT}, {prodreg1[23] modmultiply/minusOp_inferred__0_carry__4/DI[3]}, {prodreg1[22] modmultiply/minusOp_inferred__0_carry__4/DI[2]}, {prodreg1[21] modmultiply/minusOp_inferred__0_carry__4/DI[1]}, {prodreg1[20] modmultiply/minusOp_inferred__0_carry__4/DI[0]}, {minusOp_inferred__0_carry__4_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__4/S[3]}, {minusOp_inferred__0_carry__4_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__4/S[2]}, {minusOp_inferred__0_carry__4_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__4/S[1]}, {minusOp_inferred__0_carry__4_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__5 - 
nets: {modmultiply/minusOp_inferred__0_carry__5_n_0 modmultiply/minusOp_inferred__0_carry__5/CO[3]}, { modmultiply/minusOp_inferred__0_carry__5/CO[2]}, { modmultiply/minusOp_inferred__0_carry__5/CO[1]}, { modmultiply/minusOp_inferred__0_carry__5/CO[0]}, {modmultiply/minusOp_inferred__0_carry__5_n_4 modmultiply/minusOp_inferred__0_carry__5/O[3]}, {modmultiply/minusOp_inferred__0_carry__5_n_5 modmultiply/minusOp_inferred__0_carry__5/O[2]}, {modmultiply/minusOp_inferred__0_carry__5_n_6 modmultiply/minusOp_inferred__0_carry__5/O[1]}, {modmultiply/minusOp_inferred__0_carry__5_n_7 modmultiply/minusOp_inferred__0_carry__5/O[0]}, {modmultiply/minusOp_inferred__0_carry__4_n_0 modmultiply/minusOp_inferred__0_carry__5/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__5/CYINIT}, {prodreg1[27] modmultiply/minusOp_inferred__0_carry__5/DI[3]}, {prodreg1[26] modmultiply/minusOp_inferred__0_carry__5/DI[2]}, {prodreg1[25] modmultiply/minusOp_inferred__0_carry__5/DI[1]}, {prodreg1[24] modmultiply/minusOp_inferred__0_carry__5/DI[0]}, {minusOp_inferred__0_carry__5_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__5/S[3]}, {minusOp_inferred__0_carry__5_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__5/S[2]}, {minusOp_inferred__0_carry__5_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__5/S[1]}, {minusOp_inferred__0_carry__5_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__6 - 
nets: {modmultiply/minusOp_inferred__0_carry__6_n_0 modmultiply/minusOp_inferred__0_carry__6/CO[3]}, { modmultiply/minusOp_inferred__0_carry__6/CO[2]}, { modmultiply/minusOp_inferred__0_carry__6/CO[1]}, { modmultiply/minusOp_inferred__0_carry__6/CO[0]}, {modmultiply/minusOp_inferred__0_carry__6_n_4 modmultiply/minusOp_inferred__0_carry__6/O[3]}, {modmultiply/minusOp_inferred__0_carry__6_n_5 modmultiply/minusOp_inferred__0_carry__6/O[2]}, {modmultiply/minusOp_inferred__0_carry__6_n_6 modmultiply/minusOp_inferred__0_carry__6/O[1]}, {modmultiply/minusOp_inferred__0_carry__6_n_7 modmultiply/minusOp_inferred__0_carry__6/O[0]}, {modmultiply/minusOp_inferred__0_carry__5_n_0 modmultiply/minusOp_inferred__0_carry__6/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__6/CYINIT}, {prodreg1[31] modmultiply/minusOp_inferred__0_carry__6/DI[3]}, {prodreg1[30] modmultiply/minusOp_inferred__0_carry__6/DI[2]}, {prodreg1[29] modmultiply/minusOp_inferred__0_carry__6/DI[1]}, {prodreg1[28] modmultiply/minusOp_inferred__0_carry__6/DI[0]}, {minusOp_inferred__0_carry__6_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__6/S[3]}, {minusOp_inferred__0_carry__6_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__6/S[2]}, {minusOp_inferred__0_carry__6_i_3__0_n_0 modmultiply/minusOp_inferred__0_carry__6/S[1]}, {minusOp_inferred__0_carry__6_i_4__0_n_0 modmultiply/minusOp_inferred__0_carry__6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__0_carry__7 - 
nets: { modmultiply/minusOp_inferred__0_carry__7/CO[3]}, { modmultiply/minusOp_inferred__0_carry__7/CO[2]}, { modmultiply/minusOp_inferred__0_carry__7/CO[1]}, { modmultiply/minusOp_inferred__0_carry__7/CO[0]}, { modmultiply/minusOp_inferred__0_carry__7/O[3]}, { modmultiply/minusOp_inferred__0_carry__7/O[2]}, {modmultiply/minusOp_inferred__0_carry__7_n_6 modmultiply/minusOp_inferred__0_carry__7/O[1]}, {modmultiply/minusOp_inferred__0_carry__7_n_7 modmultiply/minusOp_inferred__0_carry__7/O[0]}, {modmultiply/minusOp_inferred__0_carry__6_n_0 modmultiply/minusOp_inferred__0_carry__7/CI}, {<const0> modmultiply/minusOp_inferred__0_carry__7/CYINIT}, {<const0> modmultiply/minusOp_inferred__0_carry__7/DI[3]}, {<const0> modmultiply/minusOp_inferred__0_carry__7/DI[2]}, {<const0> modmultiply/minusOp_inferred__0_carry__7/DI[1]}, {prodreg1[32] modmultiply/minusOp_inferred__0_carry__7/DI[0]}, {<const0> modmultiply/minusOp_inferred__0_carry__7/S[3]}, {<const0> modmultiply/minusOp_inferred__0_carry__7/S[2]}, {minusOp_inferred__0_carry__7_i_1__0_n_0 modmultiply/minusOp_inferred__0_carry__7/S[1]}, {minusOp_inferred__0_carry__7_i_2__0_n_0 modmultiply/minusOp_inferred__0_carry__7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X35Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry - 
nets: {modmultiply/minusOp_inferred__1_carry_n_0 modmultiply/minusOp_inferred__1_carry/CO[3]}, { modmultiply/minusOp_inferred__1_carry/CO[2]}, { modmultiply/minusOp_inferred__1_carry/CO[1]}, { modmultiply/minusOp_inferred__1_carry/CO[0]}, {minusOp0_in[3] modmultiply/minusOp_inferred__1_carry/O[3]}, {minusOp0_in[2] modmultiply/minusOp_inferred__1_carry/O[2]}, {minusOp0_in[1] modmultiply/minusOp_inferred__1_carry/O[1]}, {minusOp0_in[0] modmultiply/minusOp_inferred__1_carry/O[0]}, {<const0> modmultiply/minusOp_inferred__1_carry/CI}, {<const1> modmultiply/minusOp_inferred__1_carry/CYINIT}, {prodreg1[3] modmultiply/minusOp_inferred__1_carry/DI[3]}, {prodreg1[2] modmultiply/minusOp_inferred__1_carry/DI[2]}, {prodreg1[1] modmultiply/minusOp_inferred__1_carry/DI[1]}, {prodreg1[0] modmultiply/minusOp_inferred__1_carry/DI[0]}, {minusOp_inferred__1_carry_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry/S[3]}, {minusOp_inferred__1_carry_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry/S[2]}, {minusOp_inferred__1_carry_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry/S[1]}, {minusOp_inferred__1_carry_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__0 - 
nets: {modmultiply/minusOp_inferred__1_carry__0_n_0 modmultiply/minusOp_inferred__1_carry__0/CO[3]}, { modmultiply/minusOp_inferred__1_carry__0/CO[2]}, { modmultiply/minusOp_inferred__1_carry__0/CO[1]}, { modmultiply/minusOp_inferred__1_carry__0/CO[0]}, {minusOp0_in[7] modmultiply/minusOp_inferred__1_carry__0/O[3]}, {minusOp0_in[6] modmultiply/minusOp_inferred__1_carry__0/O[2]}, {minusOp0_in[5] modmultiply/minusOp_inferred__1_carry__0/O[1]}, {minusOp0_in[4] modmultiply/minusOp_inferred__1_carry__0/O[0]}, {modmultiply/minusOp_inferred__1_carry_n_0 modmultiply/minusOp_inferred__1_carry__0/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__0/CYINIT}, {prodreg1[7] modmultiply/minusOp_inferred__1_carry__0/DI[3]}, {prodreg1[6] modmultiply/minusOp_inferred__1_carry__0/DI[2]}, {prodreg1[5] modmultiply/minusOp_inferred__1_carry__0/DI[1]}, {prodreg1[4] modmultiply/minusOp_inferred__1_carry__0/DI[0]}, {minusOp_inferred__1_carry__0_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__0/S[3]}, {minusOp_inferred__1_carry__0_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__0/S[2]}, {minusOp_inferred__1_carry__0_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__0/S[1]}, {minusOp_inferred__1_carry__0_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__0/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__1 - 
nets: {modmultiply/minusOp_inferred__1_carry__1_n_0 modmultiply/minusOp_inferred__1_carry__1/CO[3]}, { modmultiply/minusOp_inferred__1_carry__1/CO[2]}, { modmultiply/minusOp_inferred__1_carry__1/CO[1]}, { modmultiply/minusOp_inferred__1_carry__1/CO[0]}, {minusOp0_in[11] modmultiply/minusOp_inferred__1_carry__1/O[3]}, {minusOp0_in[10] modmultiply/minusOp_inferred__1_carry__1/O[2]}, {minusOp0_in[9] modmultiply/minusOp_inferred__1_carry__1/O[1]}, {minusOp0_in[8] modmultiply/minusOp_inferred__1_carry__1/O[0]}, {modmultiply/minusOp_inferred__1_carry__0_n_0 modmultiply/minusOp_inferred__1_carry__1/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__1/CYINIT}, {prodreg1[11] modmultiply/minusOp_inferred__1_carry__1/DI[3]}, {prodreg1[10] modmultiply/minusOp_inferred__1_carry__1/DI[2]}, {prodreg1[9] modmultiply/minusOp_inferred__1_carry__1/DI[1]}, {prodreg1[8] modmultiply/minusOp_inferred__1_carry__1/DI[0]}, {minusOp_inferred__1_carry__1_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__1/S[3]}, {minusOp_inferred__1_carry__1_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__1/S[2]}, {minusOp_inferred__1_carry__1_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__1/S[1]}, {minusOp_inferred__1_carry__1_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__1/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__2 - 
nets: {modmultiply/minusOp_inferred__1_carry__2_n_0 modmultiply/minusOp_inferred__1_carry__2/CO[3]}, { modmultiply/minusOp_inferred__1_carry__2/CO[2]}, { modmultiply/minusOp_inferred__1_carry__2/CO[1]}, { modmultiply/minusOp_inferred__1_carry__2/CO[0]}, {minusOp0_in[15] modmultiply/minusOp_inferred__1_carry__2/O[3]}, {minusOp0_in[14] modmultiply/minusOp_inferred__1_carry__2/O[2]}, {minusOp0_in[13] modmultiply/minusOp_inferred__1_carry__2/O[1]}, {minusOp0_in[12] modmultiply/minusOp_inferred__1_carry__2/O[0]}, {modmultiply/minusOp_inferred__1_carry__1_n_0 modmultiply/minusOp_inferred__1_carry__2/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__2/CYINIT}, {prodreg1[15] modmultiply/minusOp_inferred__1_carry__2/DI[3]}, {prodreg1[14] modmultiply/minusOp_inferred__1_carry__2/DI[2]}, {prodreg1[13] modmultiply/minusOp_inferred__1_carry__2/DI[1]}, {prodreg1[12] modmultiply/minusOp_inferred__1_carry__2/DI[0]}, {minusOp_inferred__1_carry__2_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__2/S[3]}, {minusOp_inferred__1_carry__2_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__2/S[2]}, {minusOp_inferred__1_carry__2_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__2/S[1]}, {minusOp_inferred__1_carry__2_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__2/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__3 - 
nets: {modmultiply/minusOp_inferred__1_carry__3_n_0 modmultiply/minusOp_inferred__1_carry__3/CO[3]}, { modmultiply/minusOp_inferred__1_carry__3/CO[2]}, { modmultiply/minusOp_inferred__1_carry__3/CO[1]}, { modmultiply/minusOp_inferred__1_carry__3/CO[0]}, {minusOp0_in[19] modmultiply/minusOp_inferred__1_carry__3/O[3]}, {minusOp0_in[18] modmultiply/minusOp_inferred__1_carry__3/O[2]}, {minusOp0_in[17] modmultiply/minusOp_inferred__1_carry__3/O[1]}, {minusOp0_in[16] modmultiply/minusOp_inferred__1_carry__3/O[0]}, {modmultiply/minusOp_inferred__1_carry__2_n_0 modmultiply/minusOp_inferred__1_carry__3/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__3/CYINIT}, {prodreg1[19] modmultiply/minusOp_inferred__1_carry__3/DI[3]}, {prodreg1[18] modmultiply/minusOp_inferred__1_carry__3/DI[2]}, {prodreg1[17] modmultiply/minusOp_inferred__1_carry__3/DI[1]}, {prodreg1[16] modmultiply/minusOp_inferred__1_carry__3/DI[0]}, {minusOp_inferred__1_carry__3_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__3/S[3]}, {minusOp_inferred__1_carry__3_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__3/S[2]}, {minusOp_inferred__1_carry__3_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__3/S[1]}, {minusOp_inferred__1_carry__3_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__3/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__4 - 
nets: {modmultiply/minusOp_inferred__1_carry__4_n_0 modmultiply/minusOp_inferred__1_carry__4/CO[3]}, { modmultiply/minusOp_inferred__1_carry__4/CO[2]}, { modmultiply/minusOp_inferred__1_carry__4/CO[1]}, { modmultiply/minusOp_inferred__1_carry__4/CO[0]}, {minusOp0_in[23] modmultiply/minusOp_inferred__1_carry__4/O[3]}, {minusOp0_in[22] modmultiply/minusOp_inferred__1_carry__4/O[2]}, {minusOp0_in[21] modmultiply/minusOp_inferred__1_carry__4/O[1]}, {minusOp0_in[20] modmultiply/minusOp_inferred__1_carry__4/O[0]}, {modmultiply/minusOp_inferred__1_carry__3_n_0 modmultiply/minusOp_inferred__1_carry__4/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__4/CYINIT}, {prodreg1[23] modmultiply/minusOp_inferred__1_carry__4/DI[3]}, {prodreg1[22] modmultiply/minusOp_inferred__1_carry__4/DI[2]}, {prodreg1[21] modmultiply/minusOp_inferred__1_carry__4/DI[1]}, {prodreg1[20] modmultiply/minusOp_inferred__1_carry__4/DI[0]}, {minusOp_inferred__1_carry__4_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__4/S[3]}, {minusOp_inferred__1_carry__4_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__4/S[2]}, {minusOp_inferred__1_carry__4_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__4/S[1]}, {minusOp_inferred__1_carry__4_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__4/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__5 - 
nets: {modmultiply/minusOp_inferred__1_carry__5_n_0 modmultiply/minusOp_inferred__1_carry__5/CO[3]}, { modmultiply/minusOp_inferred__1_carry__5/CO[2]}, { modmultiply/minusOp_inferred__1_carry__5/CO[1]}, { modmultiply/minusOp_inferred__1_carry__5/CO[0]}, {minusOp0_in[27] modmultiply/minusOp_inferred__1_carry__5/O[3]}, {minusOp0_in[26] modmultiply/minusOp_inferred__1_carry__5/O[2]}, {minusOp0_in[25] modmultiply/minusOp_inferred__1_carry__5/O[1]}, {minusOp0_in[24] modmultiply/minusOp_inferred__1_carry__5/O[0]}, {modmultiply/minusOp_inferred__1_carry__4_n_0 modmultiply/minusOp_inferred__1_carry__5/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__5/CYINIT}, {prodreg1[27] modmultiply/minusOp_inferred__1_carry__5/DI[3]}, {prodreg1[26] modmultiply/minusOp_inferred__1_carry__5/DI[2]}, {prodreg1[25] modmultiply/minusOp_inferred__1_carry__5/DI[1]}, {prodreg1[24] modmultiply/minusOp_inferred__1_carry__5/DI[0]}, {minusOp_inferred__1_carry__5_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__5/S[3]}, {minusOp_inferred__1_carry__5_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__5/S[2]}, {minusOp_inferred__1_carry__5_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__5/S[1]}, {minusOp_inferred__1_carry__5_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__5/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__6 - 
nets: {modmultiply/minusOp_inferred__1_carry__6_n_0 modmultiply/minusOp_inferred__1_carry__6/CO[3]}, { modmultiply/minusOp_inferred__1_carry__6/CO[2]}, { modmultiply/minusOp_inferred__1_carry__6/CO[1]}, { modmultiply/minusOp_inferred__1_carry__6/CO[0]}, {minusOp0_in[31] modmultiply/minusOp_inferred__1_carry__6/O[3]}, {minusOp0_in[30] modmultiply/minusOp_inferred__1_carry__6/O[2]}, {minusOp0_in[29] modmultiply/minusOp_inferred__1_carry__6/O[1]}, {minusOp0_in[28] modmultiply/minusOp_inferred__1_carry__6/O[0]}, {modmultiply/minusOp_inferred__1_carry__5_n_0 modmultiply/minusOp_inferred__1_carry__6/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__6/CYINIT}, {prodreg1[31] modmultiply/minusOp_inferred__1_carry__6/DI[3]}, {prodreg1[30] modmultiply/minusOp_inferred__1_carry__6/DI[2]}, {prodreg1[29] modmultiply/minusOp_inferred__1_carry__6/DI[1]}, {prodreg1[28] modmultiply/minusOp_inferred__1_carry__6/DI[0]}, {minusOp_inferred__1_carry__6_i_1__0_n_0 modmultiply/minusOp_inferred__1_carry__6/S[3]}, {minusOp_inferred__1_carry__6_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__6/S[2]}, {minusOp_inferred__1_carry__6_i_3__0_n_0 modmultiply/minusOp_inferred__1_carry__6/S[1]}, {minusOp_inferred__1_carry__6_i_4__0_n_0 modmultiply/minusOp_inferred__1_carry__6/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/minusOp_inferred__1_carry__7 - 
nets: { modmultiply/minusOp_inferred__1_carry__7/CO[3]}, { modmultiply/minusOp_inferred__1_carry__7/CO[2]}, { modmultiply/minusOp_inferred__1_carry__7/CO[1]}, { modmultiply/minusOp_inferred__1_carry__7/CO[0]}, { modmultiply/minusOp_inferred__1_carry__7/O[3]}, { modmultiply/minusOp_inferred__1_carry__7/O[2]}, {minusOp0_in[33] modmultiply/minusOp_inferred__1_carry__7/O[1]}, {minusOp0_in[32] modmultiply/minusOp_inferred__1_carry__7/O[0]}, {modmultiply/minusOp_inferred__1_carry__6_n_0 modmultiply/minusOp_inferred__1_carry__7/CI}, {<const0> modmultiply/minusOp_inferred__1_carry__7/CYINIT}, {<const0> modmultiply/minusOp_inferred__1_carry__7/DI[3]}, {<const0> modmultiply/minusOp_inferred__1_carry__7/DI[2]}, {<const0> modmultiply/minusOp_inferred__1_carry__7/DI[1]}, {prodreg1[32] modmultiply/minusOp_inferred__1_carry__7/DI[0]}, {<const0> modmultiply/minusOp_inferred__1_carry__7/S[3]}, {<const0> modmultiply/minusOp_inferred__1_carry__7/S[2]}, {minusOp_inferred__1_carry__7_i_1_n_0 modmultiply/minusOp_inferred__1_carry__7/S[1]}, {minusOp_inferred__1_carry__7_i_2__0_n_0 modmultiply/minusOp_inferred__1_carry__7/S[0]}, 
BEL: SLICEM.CARRY4, 
CLASS: cell, 
LOC: SLICE_X34Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/modreg1_reg[10] - 
nets: {modreg1[10] modmultiply/modreg1_reg[10]/Q}, {clk modmultiply/modreg1_reg[10]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[10]/CE}, {modreg[10] modmultiply/modreg1_reg[10]/D}, {<const0> modmultiply/modreg1_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[11] - 
nets: {modreg1[11] modmultiply/modreg1_reg[11]/Q}, {clk modmultiply/modreg1_reg[11]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[11]/CE}, {modreg[11] modmultiply/modreg1_reg[11]/D}, {<const0> modmultiply/modreg1_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[12] - 
nets: {modreg1[12] modmultiply/modreg1_reg[12]/Q}, {clk modmultiply/modreg1_reg[12]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[12]/CE}, {modreg[12] modmultiply/modreg1_reg[12]/D}, {<const0> modmultiply/modreg1_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[13] - 
nets: {modreg1[13] modmultiply/modreg1_reg[13]/Q}, {clk modmultiply/modreg1_reg[13]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[13]/CE}, {modreg[13] modmultiply/modreg1_reg[13]/D}, {<const0> modmultiply/modreg1_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[14] - 
nets: {modreg1[14] modmultiply/modreg1_reg[14]/Q}, {clk modmultiply/modreg1_reg[14]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[14]/CE}, {modreg[14] modmultiply/modreg1_reg[14]/D}, {<const0> modmultiply/modreg1_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[15] - 
nets: {modreg1[15] modmultiply/modreg1_reg[15]/Q}, {clk modmultiply/modreg1_reg[15]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[15]/CE}, {modreg[15] modmultiply/modreg1_reg[15]/D}, {<const0> modmultiply/modreg1_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[16] - 
nets: {modreg1[16] modmultiply/modreg1_reg[16]/Q}, {clk modmultiply/modreg1_reg[16]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[16]/CE}, {modreg[16] modmultiply/modreg1_reg[16]/D}, {<const0> modmultiply/modreg1_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[17] - 
nets: {modreg1[17] modmultiply/modreg1_reg[17]/Q}, {clk modmultiply/modreg1_reg[17]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[17]/CE}, {modreg[17] modmultiply/modreg1_reg[17]/D}, {<const0> modmultiply/modreg1_reg[17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[18] - 
nets: {modreg1[18] modmultiply/modreg1_reg[18]/Q}, {clk modmultiply/modreg1_reg[18]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[18]/CE}, {modreg[18] modmultiply/modreg1_reg[18]/D}, {<const0> modmultiply/modreg1_reg[18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[19] - 
nets: {modreg1[19] modmultiply/modreg1_reg[19]/Q}, {clk modmultiply/modreg1_reg[19]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[19]/CE}, {modreg[19] modmultiply/modreg1_reg[19]/D}, {<const0> modmultiply/modreg1_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[1] - 
nets: {modreg1[1] modmultiply/modreg1_reg[1]/Q}, {clk modmultiply/modreg1_reg[1]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[1]/CE}, {modreg[1] modmultiply/modreg1_reg[1]/D}, {<const0> modmultiply/modreg1_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[20] - 
nets: {modreg1[20] modmultiply/modreg1_reg[20]/Q}, {clk modmultiply/modreg1_reg[20]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[20]/CE}, {modreg[20] modmultiply/modreg1_reg[20]/D}, {<const0> modmultiply/modreg1_reg[20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[21] - 
nets: {modreg1[21] modmultiply/modreg1_reg[21]/Q}, {clk modmultiply/modreg1_reg[21]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[21]/CE}, {modreg[21] modmultiply/modreg1_reg[21]/D}, {<const0> modmultiply/modreg1_reg[21]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[22] - 
nets: {modreg1[22] modmultiply/modreg1_reg[22]/Q}, {clk modmultiply/modreg1_reg[22]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[22]/CE}, {modreg[22] modmultiply/modreg1_reg[22]/D}, {<const0> modmultiply/modreg1_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X39Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[23] - 
nets: {modreg1[23] modmultiply/modreg1_reg[23]/Q}, {clk modmultiply/modreg1_reg[23]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[23]/CE}, {modreg[23] modmultiply/modreg1_reg[23]/D}, {<const0> modmultiply/modreg1_reg[23]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[24] - 
nets: {modreg1[24] modmultiply/modreg1_reg[24]/Q}, {clk modmultiply/modreg1_reg[24]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[24]/CE}, {modreg[24] modmultiply/modreg1_reg[24]/D}, {<const0> modmultiply/modreg1_reg[24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[25] - 
nets: {modreg1[25] modmultiply/modreg1_reg[25]/Q}, {clk modmultiply/modreg1_reg[25]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[25]/CE}, {modreg[25] modmultiply/modreg1_reg[25]/D}, {<const0> modmultiply/modreg1_reg[25]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[26] - 
nets: {modreg1[26] modmultiply/modreg1_reg[26]/Q}, {clk modmultiply/modreg1_reg[26]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[26]/CE}, {modreg[26] modmultiply/modreg1_reg[26]/D}, {<const0> modmultiply/modreg1_reg[26]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[27] - 
nets: {modreg1[27] modmultiply/modreg1_reg[27]/Q}, {clk modmultiply/modreg1_reg[27]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[27]/CE}, {modreg[27] modmultiply/modreg1_reg[27]/D}, {<const0> modmultiply/modreg1_reg[27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[28] - 
nets: {modreg1[28] modmultiply/modreg1_reg[28]/Q}, {clk modmultiply/modreg1_reg[28]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[28]/CE}, {modreg[28] modmultiply/modreg1_reg[28]/D}, {<const0> modmultiply/modreg1_reg[28]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[29] - 
nets: {modreg1[29] modmultiply/modreg1_reg[29]/Q}, {clk modmultiply/modreg1_reg[29]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[29]/CE}, {modreg[29] modmultiply/modreg1_reg[29]/D}, {<const0> modmultiply/modreg1_reg[29]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[2] - 
nets: {modreg1[2] modmultiply/modreg1_reg[2]/Q}, {clk modmultiply/modreg1_reg[2]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[2]/CE}, {modreg[2] modmultiply/modreg1_reg[2]/D}, {<const0> modmultiply/modreg1_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[30] - 
nets: {modreg1[30] modmultiply/modreg1_reg[30]/Q}, {clk modmultiply/modreg1_reg[30]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[30]/CE}, {modreg[30] modmultiply/modreg1_reg[30]/D}, {<const0> modmultiply/modreg1_reg[30]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[31] - 
nets: {modreg1[31] modmultiply/modreg1_reg[31]/Q}, {clk modmultiply/modreg1_reg[31]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[31]/CE}, {modreg[31] modmultiply/modreg1_reg[31]/D}, {<const0> modmultiply/modreg1_reg[31]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[3] - 
nets: {modreg1[3] modmultiply/modreg1_reg[3]/Q}, {clk modmultiply/modreg1_reg[3]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[3]/CE}, {modreg[3] modmultiply/modreg1_reg[3]/D}, {<const0> modmultiply/modreg1_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[4] - 
nets: {modreg1[4] modmultiply/modreg1_reg[4]/Q}, {clk modmultiply/modreg1_reg[4]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[4]/CE}, {modreg[4] modmultiply/modreg1_reg[4]/D}, {<const0> modmultiply/modreg1_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[5] - 
nets: {modreg1[5] modmultiply/modreg1_reg[5]/Q}, {clk modmultiply/modreg1_reg[5]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[5]/CE}, {modreg[5] modmultiply/modreg1_reg[5]/D}, {<const0> modmultiply/modreg1_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[6] - 
nets: {modreg1[6] modmultiply/modreg1_reg[6]/Q}, {clk modmultiply/modreg1_reg[6]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[6]/CE}, {modreg[6] modmultiply/modreg1_reg[6]/D}, {<const0> modmultiply/modreg1_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[7] - 
nets: {modreg1[7] modmultiply/modreg1_reg[7]/Q}, {clk modmultiply/modreg1_reg[7]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[7]/CE}, {modreg[7] modmultiply/modreg1_reg[7]/D}, {<const0> modmultiply/modreg1_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[8] - 
nets: {modreg1[8] modmultiply/modreg1_reg[8]/Q}, {clk modmultiply/modreg1_reg[8]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[8]/CE}, {modreg[8] modmultiply/modreg1_reg[8]/D}, {<const0> modmultiply/modreg1_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg1_reg[9] - 
nets: {modreg1[9] modmultiply/modreg1_reg[9]/Q}, {clk modmultiply/modreg1_reg[9]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg1_reg[9]/CE}, {modreg[9] modmultiply/modreg1_reg[9]/D}, {<const0> modmultiply/modreg1_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/modreg2_reg[1] - 
nets: {modreg2[1] modmultiply/modreg2_reg[1]/Q}, {clk modmultiply/modreg2_reg[1]/C}, {prodreg[33]_i_1_n_0 modmultiply/modreg2_reg[1]/CE}, {modreg[0] modmultiply/modreg2_reg[1]/D}, {<const0> modmultiply/modreg2_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[0] - 
nets: {modmultiply/mpreg_reg_n_0_[0] modmultiply/mpreg_reg[0]/Q}, {clk modmultiply/mpreg_reg[0]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[0]/CE}, {mpreg[0]_i_1__0_n_0 modmultiply/mpreg_reg[0]/D}, {<const0> modmultiply/mpreg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[10] - 
nets: {modmultiply/mpreg_reg_n_0_[10] modmultiply/mpreg_reg[10]/Q}, {clk modmultiply/mpreg_reg[10]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[10]/CE}, {mpreg[10]_i_1__0_n_0 modmultiply/mpreg_reg[10]/D}, {<const0> modmultiply/mpreg_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[11] - 
nets: {modmultiply/mpreg_reg_n_0_[11] modmultiply/mpreg_reg[11]/Q}, {clk modmultiply/mpreg_reg[11]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[11]/CE}, {mpreg[11]_i_1__0_n_0 modmultiply/mpreg_reg[11]/D}, {<const0> modmultiply/mpreg_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[12] - 
nets: {modmultiply/mpreg_reg_n_0_[12] modmultiply/mpreg_reg[12]/Q}, {clk modmultiply/mpreg_reg[12]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[12]/CE}, {mpreg[12]_i_1__0_n_0 modmultiply/mpreg_reg[12]/D}, {<const0> modmultiply/mpreg_reg[12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[13] - 
nets: {modmultiply/mpreg_reg_n_0_[13] modmultiply/mpreg_reg[13]/Q}, {clk modmultiply/mpreg_reg[13]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[13]/CE}, {mpreg[13]_i_1__0_n_0 modmultiply/mpreg_reg[13]/D}, {<const0> modmultiply/mpreg_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[14] - 
nets: {modmultiply/mpreg_reg_n_0_[14] modmultiply/mpreg_reg[14]/Q}, {clk modmultiply/mpreg_reg[14]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[14]/CE}, {mpreg[14]_i_1__0_n_0 modmultiply/mpreg_reg[14]/D}, {<const0> modmultiply/mpreg_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[15] - 
nets: {modmultiply/mpreg_reg_n_0_[15] modmultiply/mpreg_reg[15]/Q}, {clk modmultiply/mpreg_reg[15]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[15]/CE}, {mpreg[15]_i_1__0_n_0 modmultiply/mpreg_reg[15]/D}, {<const0> modmultiply/mpreg_reg[15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[16] - 
nets: {modmultiply/mpreg_reg_n_0_[16] modmultiply/mpreg_reg[16]/Q}, {clk modmultiply/mpreg_reg[16]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[16]/CE}, {mpreg[16]_i_1__0_n_0 modmultiply/mpreg_reg[16]/D}, {<const0> modmultiply/mpreg_reg[16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[17] - 
nets: {modmultiply/mpreg_reg_n_0_[17] modmultiply/mpreg_reg[17]/Q}, {clk modmultiply/mpreg_reg[17]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[17]/CE}, {mpreg[17]_i_1__0_n_0 modmultiply/mpreg_reg[17]/D}, {<const0> modmultiply/mpreg_reg[17]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[18] - 
nets: {modmultiply/mpreg_reg_n_0_[18] modmultiply/mpreg_reg[18]/Q}, {clk modmultiply/mpreg_reg[18]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[18]/CE}, {mpreg[18]_i_1__0_n_0 modmultiply/mpreg_reg[18]/D}, {<const0> modmultiply/mpreg_reg[18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[19] - 
nets: {modmultiply/mpreg_reg_n_0_[19] modmultiply/mpreg_reg[19]/Q}, {clk modmultiply/mpreg_reg[19]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[19]/CE}, {mpreg[19]_i_1__0_n_0 modmultiply/mpreg_reg[19]/D}, {<const0> modmultiply/mpreg_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[1] - 
nets: {modmultiply/mpreg_reg_n_0_[1] modmultiply/mpreg_reg[1]/Q}, {clk modmultiply/mpreg_reg[1]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[1]/CE}, {mpreg[1]_i_1__0_n_0 modmultiply/mpreg_reg[1]/D}, {<const0> modmultiply/mpreg_reg[1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[20] - 
nets: {modmultiply/mpreg_reg_n_0_[20] modmultiply/mpreg_reg[20]/Q}, {clk modmultiply/mpreg_reg[20]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[20]/CE}, {mpreg[20]_i_1__0_n_0 modmultiply/mpreg_reg[20]/D}, {<const0> modmultiply/mpreg_reg[20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[21] - 
nets: {modmultiply/mpreg_reg_n_0_[21] modmultiply/mpreg_reg[21]/Q}, {clk modmultiply/mpreg_reg[21]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[21]/CE}, {mpreg[21]_i_1__0_n_0 modmultiply/mpreg_reg[21]/D}, {<const0> modmultiply/mpreg_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[22] - 
nets: {modmultiply/mpreg_reg_n_0_[22] modmultiply/mpreg_reg[22]/Q}, {clk modmultiply/mpreg_reg[22]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[22]/CE}, {mpreg[22]_i_1__0_n_0 modmultiply/mpreg_reg[22]/D}, {<const0> modmultiply/mpreg_reg[22]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[23] - 
nets: {modmultiply/mpreg_reg_n_0_[23] modmultiply/mpreg_reg[23]/Q}, {clk modmultiply/mpreg_reg[23]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[23]/CE}, {mpreg[23]_i_1__0_n_0 modmultiply/mpreg_reg[23]/D}, {<const0> modmultiply/mpreg_reg[23]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[24] - 
nets: {modmultiply/mpreg_reg_n_0_[24] modmultiply/mpreg_reg[24]/Q}, {clk modmultiply/mpreg_reg[24]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[24]/CE}, {mpreg[24]_i_1__0_n_0 modmultiply/mpreg_reg[24]/D}, {<const0> modmultiply/mpreg_reg[24]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[25] - 
nets: {modmultiply/mpreg_reg_n_0_[25] modmultiply/mpreg_reg[25]/Q}, {clk modmultiply/mpreg_reg[25]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[25]/CE}, {mpreg[25]_i_1__0_n_0 modmultiply/mpreg_reg[25]/D}, {<const0> modmultiply/mpreg_reg[25]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[26] - 
nets: {modmultiply/mpreg_reg_n_0_[26] modmultiply/mpreg_reg[26]/Q}, {clk modmultiply/mpreg_reg[26]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[26]/CE}, {mpreg[26]_i_1__0_n_0 modmultiply/mpreg_reg[26]/D}, {<const0> modmultiply/mpreg_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[27] - 
nets: {modmultiply/mpreg_reg_n_0_[27] modmultiply/mpreg_reg[27]/Q}, {clk modmultiply/mpreg_reg[27]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[27]/CE}, {mpreg[27]_i_1__0_n_0 modmultiply/mpreg_reg[27]/D}, {<const0> modmultiply/mpreg_reg[27]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[28] - 
nets: {modmultiply/mpreg_reg_n_0_[28] modmultiply/mpreg_reg[28]/Q}, {clk modmultiply/mpreg_reg[28]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[28]/CE}, {mpreg[28]_i_1__0_n_0 modmultiply/mpreg_reg[28]/D}, {<const0> modmultiply/mpreg_reg[28]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[29] - 
nets: {modmultiply/mpreg_reg_n_0_[29] modmultiply/mpreg_reg[29]/Q}, {clk modmultiply/mpreg_reg[29]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[29]/CE}, {mpreg[29]_i_1__0_n_0 modmultiply/mpreg_reg[29]/D}, {<const0> modmultiply/mpreg_reg[29]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[2] - 
nets: {modmultiply/mpreg_reg_n_0_[2] modmultiply/mpreg_reg[2]/Q}, {clk modmultiply/mpreg_reg[2]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[2]/CE}, {mpreg[2]_i_1__0_n_0 modmultiply/mpreg_reg[2]/D}, {<const0> modmultiply/mpreg_reg[2]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[30] - 
nets: {modmultiply/mpreg_reg_n_0_[30] modmultiply/mpreg_reg[30]/Q}, {clk modmultiply/mpreg_reg[30]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[30]/CE}, {mpreg[30]_i_1__0_n_0 modmultiply/mpreg_reg[30]/D}, {<const0> modmultiply/mpreg_reg[30]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[31] - 
nets: {modmultiply/mpreg_reg_n_0_[31] modmultiply/mpreg_reg[31]/Q}, {clk modmultiply/mpreg_reg[31]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[31]/CE}, {mpreg[31]_i_2__0_n_0 modmultiply/mpreg_reg[31]/D}, {<const0> modmultiply/mpreg_reg[31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[3] - 
nets: {modmultiply/mpreg_reg_n_0_[3] modmultiply/mpreg_reg[3]/Q}, {clk modmultiply/mpreg_reg[3]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[3]/CE}, {mpreg[3]_i_1__0_n_0 modmultiply/mpreg_reg[3]/D}, {<const0> modmultiply/mpreg_reg[3]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[4] - 
nets: {modmultiply/mpreg_reg_n_0_[4] modmultiply/mpreg_reg[4]/Q}, {clk modmultiply/mpreg_reg[4]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[4]/CE}, {mpreg[4]_i_1__0_n_0 modmultiply/mpreg_reg[4]/D}, {<const0> modmultiply/mpreg_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[5] - 
nets: {modmultiply/mpreg_reg_n_0_[5] modmultiply/mpreg_reg[5]/Q}, {clk modmultiply/mpreg_reg[5]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[5]/CE}, {mpreg[5]_i_1__0_n_0 modmultiply/mpreg_reg[5]/D}, {<const0> modmultiply/mpreg_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[6] - 
nets: {modmultiply/mpreg_reg_n_0_[6] modmultiply/mpreg_reg[6]/Q}, {clk modmultiply/mpreg_reg[6]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[6]/CE}, {mpreg[6]_i_1__0_n_0 modmultiply/mpreg_reg[6]/D}, {<const0> modmultiply/mpreg_reg[6]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[7] - 
nets: {modmultiply/mpreg_reg_n_0_[7] modmultiply/mpreg_reg[7]/Q}, {clk modmultiply/mpreg_reg[7]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[7]/CE}, {mpreg[7]_i_1__0_n_0 modmultiply/mpreg_reg[7]/D}, {<const0> modmultiply/mpreg_reg[7]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[8] - 
nets: {modmultiply/mpreg_reg_n_0_[8] modmultiply/mpreg_reg[8]/Q}, {clk modmultiply/mpreg_reg[8]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[8]/CE}, {mpreg[8]_i_1__0_n_0 modmultiply/mpreg_reg[8]/D}, {<const0> modmultiply/mpreg_reg[8]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/mpreg_reg[9] - 
nets: {modmultiply/mpreg_reg_n_0_[9] modmultiply/mpreg_reg[9]/Q}, {clk modmultiply/mpreg_reg[9]/C}, {modmultiply/mpreg0 modmultiply/mpreg_reg[9]/CE}, {mpreg[9]_i_1__0_n_0 modmultiply/mpreg_reg[9]/D}, {<const0> modmultiply/mpreg_reg[9]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/plusOp_carry - 
nets: {modmultiply/plusOp_carry_n_0 modmultiply/plusOp_carry/CO[3]}, { modmultiply/plusOp_carry/CO[2]}, { modmultiply/plusOp_carry/CO[1]}, { modmultiply/plusOp_carry/CO[0]}, {prodreg1[3] modmultiply/plusOp_carry/O[3]}, {prodreg1[2] modmultiply/plusOp_carry/O[2]}, {prodreg1[1] modmultiply/plusOp_carry/O[1]}, {prodreg1[0] modmultiply/plusOp_carry/O[0]}, {<const0> modmultiply/plusOp_carry/CI}, {<const0> modmultiply/plusOp_carry/CYINIT}, {prodreg[3] modmultiply/plusOp_carry/DI[3]}, {prodreg[2] modmultiply/plusOp_carry/DI[2]}, {prodreg[1] modmultiply/plusOp_carry/DI[1]}, {prodreg[0] modmultiply/plusOp_carry/DI[0]}, {plusOp_carry_i_1__0_n_0 modmultiply/plusOp_carry/S[3]}, {plusOp_carry_i_2__0_n_0 modmultiply/plusOp_carry/S[2]}, {plusOp_carry_i_3__0_n_0 modmultiply/plusOp_carry/S[1]}, {plusOp_carry_i_4__0_n_0 modmultiply/plusOp_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__0 - 
nets: {modmultiply/plusOp_carry__0_n_0 modmultiply/plusOp_carry__0/CO[3]}, { modmultiply/plusOp_carry__0/CO[2]}, { modmultiply/plusOp_carry__0/CO[1]}, { modmultiply/plusOp_carry__0/CO[0]}, {prodreg1[7] modmultiply/plusOp_carry__0/O[3]}, {prodreg1[6] modmultiply/plusOp_carry__0/O[2]}, {prodreg1[5] modmultiply/plusOp_carry__0/O[1]}, {prodreg1[4] modmultiply/plusOp_carry__0/O[0]}, {modmultiply/plusOp_carry_n_0 modmultiply/plusOp_carry__0/CI}, {<const0> modmultiply/plusOp_carry__0/CYINIT}, {prodreg[7] modmultiply/plusOp_carry__0/DI[3]}, {prodreg[6] modmultiply/plusOp_carry__0/DI[2]}, {prodreg[5] modmultiply/plusOp_carry__0/DI[1]}, {prodreg[4] modmultiply/plusOp_carry__0/DI[0]}, {plusOp_carry__0_i_1__0_n_0 modmultiply/plusOp_carry__0/S[3]}, {plusOp_carry__0_i_2__0_n_0 modmultiply/plusOp_carry__0/S[2]}, {plusOp_carry__0_i_3__0_n_0 modmultiply/plusOp_carry__0/S[1]}, {plusOp_carry__0_i_4__0_n_0 modmultiply/plusOp_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__1 - 
nets: {modmultiply/plusOp_carry__1_n_0 modmultiply/plusOp_carry__1/CO[3]}, { modmultiply/plusOp_carry__1/CO[2]}, { modmultiply/plusOp_carry__1/CO[1]}, { modmultiply/plusOp_carry__1/CO[0]}, {prodreg1[11] modmultiply/plusOp_carry__1/O[3]}, {prodreg1[10] modmultiply/plusOp_carry__1/O[2]}, {prodreg1[9] modmultiply/plusOp_carry__1/O[1]}, {prodreg1[8] modmultiply/plusOp_carry__1/O[0]}, {modmultiply/plusOp_carry__0_n_0 modmultiply/plusOp_carry__1/CI}, {<const0> modmultiply/plusOp_carry__1/CYINIT}, {prodreg[11] modmultiply/plusOp_carry__1/DI[3]}, {prodreg[10] modmultiply/plusOp_carry__1/DI[2]}, {prodreg[9] modmultiply/plusOp_carry__1/DI[1]}, {prodreg[8] modmultiply/plusOp_carry__1/DI[0]}, {plusOp_carry__1_i_1__0_n_0 modmultiply/plusOp_carry__1/S[3]}, {plusOp_carry__1_i_2__0_n_0 modmultiply/plusOp_carry__1/S[2]}, {plusOp_carry__1_i_3__0_n_0 modmultiply/plusOp_carry__1/S[1]}, {plusOp_carry__1_i_4__0_n_0 modmultiply/plusOp_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__2 - 
nets: {modmultiply/plusOp_carry__2_n_0 modmultiply/plusOp_carry__2/CO[3]}, { modmultiply/plusOp_carry__2/CO[2]}, { modmultiply/plusOp_carry__2/CO[1]}, { modmultiply/plusOp_carry__2/CO[0]}, {prodreg1[15] modmultiply/plusOp_carry__2/O[3]}, {prodreg1[14] modmultiply/plusOp_carry__2/O[2]}, {prodreg1[13] modmultiply/plusOp_carry__2/O[1]}, {prodreg1[12] modmultiply/plusOp_carry__2/O[0]}, {modmultiply/plusOp_carry__1_n_0 modmultiply/plusOp_carry__2/CI}, {<const0> modmultiply/plusOp_carry__2/CYINIT}, {prodreg[15] modmultiply/plusOp_carry__2/DI[3]}, {prodreg[14] modmultiply/plusOp_carry__2/DI[2]}, {prodreg[13] modmultiply/plusOp_carry__2/DI[1]}, {prodreg[12] modmultiply/plusOp_carry__2/DI[0]}, {plusOp_carry__2_i_1__0_n_0 modmultiply/plusOp_carry__2/S[3]}, {plusOp_carry__2_i_2__0_n_0 modmultiply/plusOp_carry__2/S[2]}, {plusOp_carry__2_i_3__0_n_0 modmultiply/plusOp_carry__2/S[1]}, {plusOp_carry__2_i_4__0_n_0 modmultiply/plusOp_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__3 - 
nets: {modmultiply/plusOp_carry__3_n_0 modmultiply/plusOp_carry__3/CO[3]}, { modmultiply/plusOp_carry__3/CO[2]}, { modmultiply/plusOp_carry__3/CO[1]}, { modmultiply/plusOp_carry__3/CO[0]}, {prodreg1[19] modmultiply/plusOp_carry__3/O[3]}, {prodreg1[18] modmultiply/plusOp_carry__3/O[2]}, {prodreg1[17] modmultiply/plusOp_carry__3/O[1]}, {prodreg1[16] modmultiply/plusOp_carry__3/O[0]}, {modmultiply/plusOp_carry__2_n_0 modmultiply/plusOp_carry__3/CI}, {<const0> modmultiply/plusOp_carry__3/CYINIT}, {prodreg[19] modmultiply/plusOp_carry__3/DI[3]}, {prodreg[18] modmultiply/plusOp_carry__3/DI[2]}, {prodreg[17] modmultiply/plusOp_carry__3/DI[1]}, {prodreg[16] modmultiply/plusOp_carry__3/DI[0]}, {plusOp_carry__3_i_1__0_n_0 modmultiply/plusOp_carry__3/S[3]}, {plusOp_carry__3_i_2__0_n_0 modmultiply/plusOp_carry__3/S[2]}, {plusOp_carry__3_i_3__0_n_0 modmultiply/plusOp_carry__3/S[1]}, {plusOp_carry__3_i_4__0_n_0 modmultiply/plusOp_carry__3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__4 - 
nets: {modmultiply/plusOp_carry__4_n_0 modmultiply/plusOp_carry__4/CO[3]}, { modmultiply/plusOp_carry__4/CO[2]}, { modmultiply/plusOp_carry__4/CO[1]}, { modmultiply/plusOp_carry__4/CO[0]}, {prodreg1[23] modmultiply/plusOp_carry__4/O[3]}, {prodreg1[22] modmultiply/plusOp_carry__4/O[2]}, {prodreg1[21] modmultiply/plusOp_carry__4/O[1]}, {prodreg1[20] modmultiply/plusOp_carry__4/O[0]}, {modmultiply/plusOp_carry__3_n_0 modmultiply/plusOp_carry__4/CI}, {<const0> modmultiply/plusOp_carry__4/CYINIT}, {prodreg[23] modmultiply/plusOp_carry__4/DI[3]}, {prodreg[22] modmultiply/plusOp_carry__4/DI[2]}, {prodreg[21] modmultiply/plusOp_carry__4/DI[1]}, {prodreg[20] modmultiply/plusOp_carry__4/DI[0]}, {plusOp_carry__4_i_1__0_n_0 modmultiply/plusOp_carry__4/S[3]}, {plusOp_carry__4_i_2__0_n_0 modmultiply/plusOp_carry__4/S[2]}, {plusOp_carry__4_i_3__0_n_0 modmultiply/plusOp_carry__4/S[1]}, {plusOp_carry__4_i_4__0_n_0 modmultiply/plusOp_carry__4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__5 - 
nets: {modmultiply/plusOp_carry__5_n_0 modmultiply/plusOp_carry__5/CO[3]}, { modmultiply/plusOp_carry__5/CO[2]}, { modmultiply/plusOp_carry__5/CO[1]}, { modmultiply/plusOp_carry__5/CO[0]}, {prodreg1[27] modmultiply/plusOp_carry__5/O[3]}, {prodreg1[26] modmultiply/plusOp_carry__5/O[2]}, {prodreg1[25] modmultiply/plusOp_carry__5/O[1]}, {prodreg1[24] modmultiply/plusOp_carry__5/O[0]}, {modmultiply/plusOp_carry__4_n_0 modmultiply/plusOp_carry__5/CI}, {<const0> modmultiply/plusOp_carry__5/CYINIT}, {prodreg[27] modmultiply/plusOp_carry__5/DI[3]}, {prodreg[26] modmultiply/plusOp_carry__5/DI[2]}, {prodreg[25] modmultiply/plusOp_carry__5/DI[1]}, {prodreg[24] modmultiply/plusOp_carry__5/DI[0]}, {plusOp_carry__5_i_1__0_n_0 modmultiply/plusOp_carry__5/S[3]}, {plusOp_carry__5_i_2__0_n_0 modmultiply/plusOp_carry__5/S[2]}, {plusOp_carry__5_i_3__0_n_0 modmultiply/plusOp_carry__5/S[1]}, {plusOp_carry__5_i_4__0_n_0 modmultiply/plusOp_carry__5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__6 - 
nets: {modmultiply/plusOp_carry__6_n_0 modmultiply/plusOp_carry__6/CO[3]}, { modmultiply/plusOp_carry__6/CO[2]}, { modmultiply/plusOp_carry__6/CO[1]}, { modmultiply/plusOp_carry__6/CO[0]}, {prodreg1[31] modmultiply/plusOp_carry__6/O[3]}, {prodreg1[30] modmultiply/plusOp_carry__6/O[2]}, {prodreg1[29] modmultiply/plusOp_carry__6/O[1]}, {prodreg1[28] modmultiply/plusOp_carry__6/O[0]}, {modmultiply/plusOp_carry__5_n_0 modmultiply/plusOp_carry__6/CI}, {<const0> modmultiply/plusOp_carry__6/CYINIT}, {prodreg[31] modmultiply/plusOp_carry__6/DI[3]}, {prodreg[30] modmultiply/plusOp_carry__6/DI[2]}, {prodreg[29] modmultiply/plusOp_carry__6/DI[1]}, {prodreg[28] modmultiply/plusOp_carry__6/DI[0]}, {plusOp_carry__6_i_1__0_n_0 modmultiply/plusOp_carry__6/S[3]}, {plusOp_carry__6_i_2__0_n_0 modmultiply/plusOp_carry__6/S[2]}, {plusOp_carry__6_i_3__0_n_0 modmultiply/plusOp_carry__6/S[1]}, {plusOp_carry__6_i_4__0_n_0 modmultiply/plusOp_carry__6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/plusOp_carry__7 - 
nets: { modmultiply/plusOp_carry__7/CO[3]}, { modmultiply/plusOp_carry__7/CO[2]}, { modmultiply/plusOp_carry__7/CO[1]}, { modmultiply/plusOp_carry__7/CO[0]}, { modmultiply/plusOp_carry__7/O[3]}, { modmultiply/plusOp_carry__7/O[2]}, {prodreg1[33] modmultiply/plusOp_carry__7/O[1]}, {prodreg1[32] modmultiply/plusOp_carry__7/O[0]}, {modmultiply/plusOp_carry__6_n_0 modmultiply/plusOp_carry__7/CI}, {<const0> modmultiply/plusOp_carry__7/CYINIT}, {<const0> modmultiply/plusOp_carry__7/DI[3]}, {<const0> modmultiply/plusOp_carry__7/DI[2]}, {<const0> modmultiply/plusOp_carry__7/DI[1]}, {prodreg[32] modmultiply/plusOp_carry__7/DI[0]}, {<const0> modmultiply/plusOp_carry__7/S[3]}, {<const0> modmultiply/plusOp_carry__7/S[2]}, {plusOp_carry__7_i_1__0_n_0 modmultiply/plusOp_carry__7/S[1]}, {plusOp_carry__7_i_2__0_n_0 modmultiply/plusOp_carry__7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X36Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modmultiply/prodreg_reg[0] - 
nets: {prodreg[0] modmultiply/prodreg_reg[0]/Q}, {clk modmultiply/prodreg_reg[0]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[0]/CE}, {cypher[0]_i_1_n_0 modmultiply/prodreg_reg[0]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[10] - 
nets: {prodreg[10] modmultiply/prodreg_reg[10]/Q}, {clk modmultiply/prodreg_reg[10]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[10]/CE}, {cypher[10]_i_1_n_0 modmultiply/prodreg_reg[10]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[11] - 
nets: {prodreg[11] modmultiply/prodreg_reg[11]/Q}, {clk modmultiply/prodreg_reg[11]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[11]/CE}, {cypher[11]_i_1_n_0 modmultiply/prodreg_reg[11]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[12] - 
nets: {prodreg[12] modmultiply/prodreg_reg[12]/Q}, {clk modmultiply/prodreg_reg[12]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[12]/CE}, {cypher[12]_i_1_n_0 modmultiply/prodreg_reg[12]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[13] - 
nets: {prodreg[13] modmultiply/prodreg_reg[13]/Q}, {clk modmultiply/prodreg_reg[13]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[13]/CE}, {cypher[13]_i_1_n_0 modmultiply/prodreg_reg[13]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[14] - 
nets: {prodreg[14] modmultiply/prodreg_reg[14]/Q}, {clk modmultiply/prodreg_reg[14]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[14]/CE}, {cypher[14]_i_1_n_0 modmultiply/prodreg_reg[14]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[15] - 
nets: {prodreg[15] modmultiply/prodreg_reg[15]/Q}, {clk modmultiply/prodreg_reg[15]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[15]/CE}, {cypher[15]_i_1_n_0 modmultiply/prodreg_reg[15]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[16] - 
nets: {prodreg[16] modmultiply/prodreg_reg[16]/Q}, {clk modmultiply/prodreg_reg[16]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[16]/CE}, {cypher[16]_i_1_n_0 modmultiply/prodreg_reg[16]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[16]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[17] - 
nets: {prodreg[17] modmultiply/prodreg_reg[17]/Q}, {clk modmultiply/prodreg_reg[17]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[17]/CE}, {cypher[17]_i_1_n_0 modmultiply/prodreg_reg[17]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[17]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[18] - 
nets: {prodreg[18] modmultiply/prodreg_reg[18]/Q}, {clk modmultiply/prodreg_reg[18]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[18]/CE}, {cypher[18]_i_1_n_0 modmultiply/prodreg_reg[18]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[19] - 
nets: {prodreg[19] modmultiply/prodreg_reg[19]/Q}, {clk modmultiply/prodreg_reg[19]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[19]/CE}, {cypher[19]_i_1_n_0 modmultiply/prodreg_reg[19]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[19]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[1] - 
nets: {prodreg[1] modmultiply/prodreg_reg[1]/Q}, {clk modmultiply/prodreg_reg[1]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[1]/CE}, {cypher[1]_i_1_n_0 modmultiply/prodreg_reg[1]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[20] - 
nets: {prodreg[20] modmultiply/prodreg_reg[20]/Q}, {clk modmultiply/prodreg_reg[20]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[20]/CE}, {cypher[20]_i_1_n_0 modmultiply/prodreg_reg[20]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[21] - 
nets: {prodreg[21] modmultiply/prodreg_reg[21]/Q}, {clk modmultiply/prodreg_reg[21]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[21]/CE}, {cypher[21]_i_1_n_0 modmultiply/prodreg_reg[21]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[22] - 
nets: {prodreg[22] modmultiply/prodreg_reg[22]/Q}, {clk modmultiply/prodreg_reg[22]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[22]/CE}, {cypher[22]_i_1_n_0 modmultiply/prodreg_reg[22]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[22]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[23] - 
nets: {prodreg[23] modmultiply/prodreg_reg[23]/Q}, {clk modmultiply/prodreg_reg[23]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[23]/CE}, {cypher[23]_i_1_n_0 modmultiply/prodreg_reg[23]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[24] - 
nets: {prodreg[24] modmultiply/prodreg_reg[24]/Q}, {clk modmultiply/prodreg_reg[24]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[24]/CE}, {cypher[24]_i_1_n_0 modmultiply/prodreg_reg[24]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[25] - 
nets: {prodreg[25] modmultiply/prodreg_reg[25]/Q}, {clk modmultiply/prodreg_reg[25]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[25]/CE}, {cypher[25]_i_1_n_0 modmultiply/prodreg_reg[25]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[25]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[26] - 
nets: {prodreg[26] modmultiply/prodreg_reg[26]/Q}, {clk modmultiply/prodreg_reg[26]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[26]/CE}, {cypher[26]_i_1_n_0 modmultiply/prodreg_reg[26]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[26]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[27] - 
nets: {prodreg[27] modmultiply/prodreg_reg[27]/Q}, {clk modmultiply/prodreg_reg[27]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[27]/CE}, {cypher[27]_i_1_n_0 modmultiply/prodreg_reg[27]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[28] - 
nets: {prodreg[28] modmultiply/prodreg_reg[28]/Q}, {clk modmultiply/prodreg_reg[28]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[28]/CE}, {cypher[28]_i_1_n_0 modmultiply/prodreg_reg[28]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[29] - 
nets: {prodreg[29] modmultiply/prodreg_reg[29]/Q}, {clk modmultiply/prodreg_reg[29]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[29]/CE}, {cypher[29]_i_1_n_0 modmultiply/prodreg_reg[29]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[2] - 
nets: {prodreg[2] modmultiply/prodreg_reg[2]/Q}, {clk modmultiply/prodreg_reg[2]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[2]/CE}, {cypher[2]_i_1_n_0 modmultiply/prodreg_reg[2]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[30] - 
nets: {prodreg[30] modmultiply/prodreg_reg[30]/Q}, {clk modmultiply/prodreg_reg[30]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[30]/CE}, {cypher[30]_i_1_n_0 modmultiply/prodreg_reg[30]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[31] - 
nets: {prodreg[31] modmultiply/prodreg_reg[31]/Q}, {clk modmultiply/prodreg_reg[31]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[31]/CE}, {cypher[31]_i_2_n_0 modmultiply/prodreg_reg[31]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[32] - 
nets: {prodreg[32] modmultiply/prodreg_reg[32]/Q}, {clk modmultiply/prodreg_reg[32]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[32]/CE}, {prodreg[32]_i_1__0_n_0 modmultiply/prodreg_reg[32]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[32]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[33] - 
nets: {prodreg[33] modmultiply/prodreg_reg[33]/Q}, {clk modmultiply/prodreg_reg[33]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[33]/CE}, {prodreg[33]_i_3__0_n_0 modmultiply/prodreg_reg[33]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[33]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[3] - 
nets: {prodreg[3] modmultiply/prodreg_reg[3]/Q}, {clk modmultiply/prodreg_reg[3]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[3]/CE}, {cypher[3]_i_1_n_0 modmultiply/prodreg_reg[3]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[4] - 
nets: {prodreg[4] modmultiply/prodreg_reg[4]/Q}, {clk modmultiply/prodreg_reg[4]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[4]/CE}, {cypher[4]_i_1_n_0 modmultiply/prodreg_reg[4]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[5] - 
nets: {prodreg[5] modmultiply/prodreg_reg[5]/Q}, {clk modmultiply/prodreg_reg[5]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[5]/CE}, {cypher[5]_i_1_n_0 modmultiply/prodreg_reg[5]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[6] - 
nets: {prodreg[6] modmultiply/prodreg_reg[6]/Q}, {clk modmultiply/prodreg_reg[6]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[6]/CE}, {cypher[6]_i_1_n_0 modmultiply/prodreg_reg[6]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[7] - 
nets: {prodreg[7] modmultiply/prodreg_reg[7]/Q}, {clk modmultiply/prodreg_reg[7]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[7]/CE}, {cypher[7]_i_1_n_0 modmultiply/prodreg_reg[7]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[8] - 
nets: {prodreg[8] modmultiply/prodreg_reg[8]/Q}, {clk modmultiply/prodreg_reg[8]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[8]/CE}, {cypher[8]_i_1_n_0 modmultiply/prodreg_reg[8]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modmultiply/prodreg_reg[9] - 
nets: {prodreg[9] modmultiply/prodreg_reg[9]/Q}, {clk modmultiply/prodreg_reg[9]/C}, {modmultiply/prodreg0 modmultiply/prodreg_reg[9]/CE}, {cypher[9]_i_1_n_0 modmultiply/prodreg_reg[9]/D}, {prodreg[33]_i_1_n_0 modmultiply/prodreg_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X37Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modreg[31]_i_1 - 
nets: {modreg[31]_i_1_n_0 modreg[31]_i_1/O}, {ready modreg[31]_i_1/I0}, {ds modreg[31]_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

modreg_reg[0] - 
nets: {modreg[0] modreg_reg[0]/Q}, {clk modreg_reg[0]/C}, {modreg[31]_i_1_n_0 modreg_reg[0]/CE}, {reset modreg_reg[0]/CLR}, {inMod[0] modreg_reg[0]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[10] - 
nets: {modreg[10] modreg_reg[10]/Q}, {clk modreg_reg[10]/C}, {modreg[31]_i_1_n_0 modreg_reg[10]/CE}, {reset modreg_reg[10]/CLR}, {inMod[10] modreg_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[11] - 
nets: {modreg[11] modreg_reg[11]/Q}, {clk modreg_reg[11]/C}, {modreg[31]_i_1_n_0 modreg_reg[11]/CE}, {reset modreg_reg[11]/CLR}, {inMod[11] modreg_reg[11]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[12] - 
nets: {modreg[12] modreg_reg[12]/Q}, {clk modreg_reg[12]/C}, {modreg[31]_i_1_n_0 modreg_reg[12]/CE}, {reset modreg_reg[12]/CLR}, {inMod[12] modreg_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[13] - 
nets: {modreg[13] modreg_reg[13]/Q}, {clk modreg_reg[13]/C}, {modreg[31]_i_1_n_0 modreg_reg[13]/CE}, {reset modreg_reg[13]/CLR}, {inMod[13] modreg_reg[13]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[14] - 
nets: {modreg[14] modreg_reg[14]/Q}, {clk modreg_reg[14]/C}, {modreg[31]_i_1_n_0 modreg_reg[14]/CE}, {reset modreg_reg[14]/CLR}, {inMod[14] modreg_reg[14]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[15] - 
nets: {modreg[15] modreg_reg[15]/Q}, {clk modreg_reg[15]/C}, {modreg[31]_i_1_n_0 modreg_reg[15]/CE}, {reset modreg_reg[15]/CLR}, {inMod[15] modreg_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[16] - 
nets: {modreg[16] modreg_reg[16]/Q}, {clk modreg_reg[16]/C}, {modreg[31]_i_1_n_0 modreg_reg[16]/CE}, {reset modreg_reg[16]/CLR}, {inMod[16] modreg_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[17] - 
nets: {modreg[17] modreg_reg[17]/Q}, {clk modreg_reg[17]/C}, {modreg[31]_i_1_n_0 modreg_reg[17]/CE}, {reset modreg_reg[17]/CLR}, {inMod[17] modreg_reg[17]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[18] - 
nets: {modreg[18] modreg_reg[18]/Q}, {clk modreg_reg[18]/C}, {modreg[31]_i_1_n_0 modreg_reg[18]/CE}, {reset modreg_reg[18]/CLR}, {inMod[18] modreg_reg[18]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[19] - 
nets: {modreg[19] modreg_reg[19]/Q}, {clk modreg_reg[19]/C}, {modreg[31]_i_1_n_0 modreg_reg[19]/CE}, {reset modreg_reg[19]/CLR}, {inMod[19] modreg_reg[19]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[1] - 
nets: {modreg[1] modreg_reg[1]/Q}, {clk modreg_reg[1]/C}, {modreg[31]_i_1_n_0 modreg_reg[1]/CE}, {reset modreg_reg[1]/CLR}, {inMod[1] modreg_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[20] - 
nets: {modreg[20] modreg_reg[20]/Q}, {clk modreg_reg[20]/C}, {modreg[31]_i_1_n_0 modreg_reg[20]/CE}, {reset modreg_reg[20]/CLR}, {inMod[20] modreg_reg[20]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[21] - 
nets: {modreg[21] modreg_reg[21]/Q}, {clk modreg_reg[21]/C}, {modreg[31]_i_1_n_0 modreg_reg[21]/CE}, {reset modreg_reg[21]/CLR}, {inMod[21] modreg_reg[21]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[22] - 
nets: {modreg[22] modreg_reg[22]/Q}, {clk modreg_reg[22]/C}, {modreg[31]_i_1_n_0 modreg_reg[22]/CE}, {reset modreg_reg[22]/CLR}, {inMod[22] modreg_reg[22]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[23] - 
nets: {modreg[23] modreg_reg[23]/Q}, {clk modreg_reg[23]/C}, {modreg[31]_i_1_n_0 modreg_reg[23]/CE}, {reset modreg_reg[23]/CLR}, {inMod[23] modreg_reg[23]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[24] - 
nets: {modreg[24] modreg_reg[24]/Q}, {clk modreg_reg[24]/C}, {modreg[31]_i_1_n_0 modreg_reg[24]/CE}, {reset modreg_reg[24]/CLR}, {inMod[24] modreg_reg[24]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[25] - 
nets: {modreg[25] modreg_reg[25]/Q}, {clk modreg_reg[25]/C}, {modreg[31]_i_1_n_0 modreg_reg[25]/CE}, {reset modreg_reg[25]/CLR}, {inMod[25] modreg_reg[25]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[26] - 
nets: {modreg[26] modreg_reg[26]/Q}, {clk modreg_reg[26]/C}, {modreg[31]_i_1_n_0 modreg_reg[26]/CE}, {reset modreg_reg[26]/CLR}, {inMod[26] modreg_reg[26]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[27] - 
nets: {modreg[27] modreg_reg[27]/Q}, {clk modreg_reg[27]/C}, {modreg[31]_i_1_n_0 modreg_reg[27]/CE}, {reset modreg_reg[27]/CLR}, {inMod[27] modreg_reg[27]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[28] - 
nets: {modreg[28] modreg_reg[28]/Q}, {clk modreg_reg[28]/C}, {modreg[31]_i_1_n_0 modreg_reg[28]/CE}, {reset modreg_reg[28]/CLR}, {inMod[28] modreg_reg[28]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[29] - 
nets: {modreg[29] modreg_reg[29]/Q}, {clk modreg_reg[29]/C}, {modreg[31]_i_1_n_0 modreg_reg[29]/CE}, {reset modreg_reg[29]/CLR}, {inMod[29] modreg_reg[29]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[2] - 
nets: {modreg[2] modreg_reg[2]/Q}, {clk modreg_reg[2]/C}, {modreg[31]_i_1_n_0 modreg_reg[2]/CE}, {reset modreg_reg[2]/CLR}, {inMod[2] modreg_reg[2]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[30] - 
nets: {modreg[30] modreg_reg[30]/Q}, {clk modreg_reg[30]/C}, {modreg[31]_i_1_n_0 modreg_reg[30]/CE}, {reset modreg_reg[30]/CLR}, {inMod[30] modreg_reg[30]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[31] - 
nets: {modreg[31] modreg_reg[31]/Q}, {clk modreg_reg[31]/C}, {modreg[31]_i_1_n_0 modreg_reg[31]/CE}, {reset modreg_reg[31]/CLR}, {inMod[31] modreg_reg[31]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[3] - 
nets: {modreg[3] modreg_reg[3]/Q}, {clk modreg_reg[3]/C}, {modreg[31]_i_1_n_0 modreg_reg[3]/CE}, {reset modreg_reg[3]/CLR}, {inMod[3] modreg_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[4] - 
nets: {modreg[4] modreg_reg[4]/Q}, {clk modreg_reg[4]/C}, {modreg[31]_i_1_n_0 modreg_reg[4]/CE}, {reset modreg_reg[4]/CLR}, {inMod[4] modreg_reg[4]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[5] - 
nets: {modreg[5] modreg_reg[5]/Q}, {clk modreg_reg[5]/C}, {modreg[31]_i_1_n_0 modreg_reg[5]/CE}, {reset modreg_reg[5]/CLR}, {inMod[5] modreg_reg[5]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[6] - 
nets: {modreg[6] modreg_reg[6]/Q}, {clk modreg_reg[6]/C}, {modreg[31]_i_1_n_0 modreg_reg[6]/CE}, {reset modreg_reg[6]/CLR}, {inMod[6] modreg_reg[6]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[7] - 
nets: {modreg[7] modreg_reg[7]/Q}, {clk modreg_reg[7]/C}, {modreg[31]_i_1_n_0 modreg_reg[7]/CE}, {reset modreg_reg[7]/CLR}, {inMod[7] modreg_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X52Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[8] - 
nets: {modreg[8] modreg_reg[8]/Q}, {clk modreg_reg[8]/C}, {modreg[31]_i_1_n_0 modreg_reg[8]/CE}, {reset modreg_reg[8]/CLR}, {inMod[8] modreg_reg[8]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modreg_reg[9] - 
nets: {modreg[9] modreg_reg[9]/Q}, {clk modreg_reg[9]/C}, {modreg[31]_i_1_n_0 modreg_reg[9]/CE}, {reset modreg_reg[9]/CLR}, {inMod[9] modreg_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

modsqr/first_reg - 
nets: {sqrrdy modsqr/first_reg/Q}, {clk modsqr/first_reg/C}, {<const1> modsqr/first_reg/CE}, {first_i_1__0_n_0 modsqr/first_reg/D}, {reset modsqr/first_reg/PRE}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDPE, 
REF_NAME: FDPE, 

modsqr/mcreg_reg[0] - 
nets: {modsqr/mcreg_reg_n_0_[0] modsqr/mcreg_reg[0]/Q}, {clk modsqr/mcreg_reg[0]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[0]/CE}, {mcreg[0]_i_1_n_0 modsqr/mcreg_reg[0]/D}, {<const0> modsqr/mcreg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[10] - 
nets: {modsqr/mcreg_reg_n_0_[10] modsqr/mcreg_reg[10]/Q}, {clk modsqr/mcreg_reg[10]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[10]/CE}, {mcreg[10]_i_1_n_0 modsqr/mcreg_reg[10]/D}, {<const0> modsqr/mcreg_reg[10]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[11] - 
nets: {modsqr/mcreg_reg_n_0_[11] modsqr/mcreg_reg[11]/Q}, {clk modsqr/mcreg_reg[11]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[11]/CE}, {mcreg[11]_i_1_n_0 modsqr/mcreg_reg[11]/D}, {<const0> modsqr/mcreg_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[12] - 
nets: {modsqr/mcreg_reg_n_0_[12] modsqr/mcreg_reg[12]/Q}, {clk modsqr/mcreg_reg[12]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[12]/CE}, {mcreg[12]_i_1_n_0 modsqr/mcreg_reg[12]/D}, {<const0> modsqr/mcreg_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[13] - 
nets: {modsqr/mcreg_reg_n_0_[13] modsqr/mcreg_reg[13]/Q}, {clk modsqr/mcreg_reg[13]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[13]/CE}, {mcreg[13]_i_1_n_0 modsqr/mcreg_reg[13]/D}, {<const0> modsqr/mcreg_reg[13]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[14] - 
nets: {modsqr/mcreg_reg_n_0_[14] modsqr/mcreg_reg[14]/Q}, {clk modsqr/mcreg_reg[14]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[14]/CE}, {mcreg[14]_i_1_n_0 modsqr/mcreg_reg[14]/D}, {<const0> modsqr/mcreg_reg[14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[15] - 
nets: {modsqr/mcreg_reg_n_0_[15] modsqr/mcreg_reg[15]/Q}, {clk modsqr/mcreg_reg[15]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[15]/CE}, {mcreg[15]_i_1_n_0 modsqr/mcreg_reg[15]/D}, {<const0> modsqr/mcreg_reg[15]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[16] - 
nets: {modsqr/mcreg_reg_n_0_[16] modsqr/mcreg_reg[16]/Q}, {clk modsqr/mcreg_reg[16]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[16]/CE}, {mcreg[16]_i_1_n_0 modsqr/mcreg_reg[16]/D}, {<const0> modsqr/mcreg_reg[16]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[17] - 
nets: {modsqr/mcreg_reg_n_0_[17] modsqr/mcreg_reg[17]/Q}, {clk modsqr/mcreg_reg[17]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[17]/CE}, {mcreg[17]_i_1_n_0 modsqr/mcreg_reg[17]/D}, {<const0> modsqr/mcreg_reg[17]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[18] - 
nets: {modsqr/mcreg_reg_n_0_[18] modsqr/mcreg_reg[18]/Q}, {clk modsqr/mcreg_reg[18]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[18]/CE}, {mcreg[18]_i_1_n_0 modsqr/mcreg_reg[18]/D}, {<const0> modsqr/mcreg_reg[18]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[19] - 
nets: {modsqr/mcreg_reg_n_0_[19] modsqr/mcreg_reg[19]/Q}, {clk modsqr/mcreg_reg[19]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[19]/CE}, {mcreg[19]_i_1_n_0 modsqr/mcreg_reg[19]/D}, {<const0> modsqr/mcreg_reg[19]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[1] - 
nets: {modsqr/mcreg_reg_n_0_[1] modsqr/mcreg_reg[1]/Q}, {clk modsqr/mcreg_reg[1]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[1]/CE}, {mcreg[1]_i_1_n_0 modsqr/mcreg_reg[1]/D}, {<const0> modsqr/mcreg_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[20] - 
nets: {modsqr/mcreg_reg_n_0_[20] modsqr/mcreg_reg[20]/Q}, {clk modsqr/mcreg_reg[20]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[20]/CE}, {mcreg[20]_i_1_n_0 modsqr/mcreg_reg[20]/D}, {<const0> modsqr/mcreg_reg[20]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[21] - 
nets: {modsqr/mcreg_reg_n_0_[21] modsqr/mcreg_reg[21]/Q}, {clk modsqr/mcreg_reg[21]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[21]/CE}, {mcreg[21]_i_1_n_0 modsqr/mcreg_reg[21]/D}, {<const0> modsqr/mcreg_reg[21]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[22] - 
nets: {modsqr/mcreg_reg_n_0_[22] modsqr/mcreg_reg[22]/Q}, {clk modsqr/mcreg_reg[22]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[22]/CE}, {mcreg[22]_i_1_n_0 modsqr/mcreg_reg[22]/D}, {<const0> modsqr/mcreg_reg[22]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[23] - 
nets: {modsqr/mcreg_reg_n_0_[23] modsqr/mcreg_reg[23]/Q}, {clk modsqr/mcreg_reg[23]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[23]/CE}, {mcreg[23]_i_1_n_0 modsqr/mcreg_reg[23]/D}, {<const0> modsqr/mcreg_reg[23]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[24] - 
nets: {modsqr/mcreg_reg_n_0_[24] modsqr/mcreg_reg[24]/Q}, {clk modsqr/mcreg_reg[24]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[24]/CE}, {mcreg[24]_i_1_n_0 modsqr/mcreg_reg[24]/D}, {<const0> modsqr/mcreg_reg[24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[25] - 
nets: {modsqr/mcreg_reg_n_0_[25] modsqr/mcreg_reg[25]/Q}, {clk modsqr/mcreg_reg[25]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[25]/CE}, {mcreg[25]_i_1_n_0 modsqr/mcreg_reg[25]/D}, {<const0> modsqr/mcreg_reg[25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[26] - 
nets: {modsqr/mcreg_reg_n_0_[26] modsqr/mcreg_reg[26]/Q}, {clk modsqr/mcreg_reg[26]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[26]/CE}, {mcreg[26]_i_1_n_0 modsqr/mcreg_reg[26]/D}, {<const0> modsqr/mcreg_reg[26]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[27] - 
nets: {modsqr/mcreg_reg_n_0_[27] modsqr/mcreg_reg[27]/Q}, {clk modsqr/mcreg_reg[27]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[27]/CE}, {mcreg[27]_i_1_n_0 modsqr/mcreg_reg[27]/D}, {<const0> modsqr/mcreg_reg[27]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[28] - 
nets: {modsqr/mcreg_reg_n_0_[28] modsqr/mcreg_reg[28]/Q}, {clk modsqr/mcreg_reg[28]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[28]/CE}, {mcreg[28]_i_1_n_0 modsqr/mcreg_reg[28]/D}, {<const0> modsqr/mcreg_reg[28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[29] - 
nets: {modsqr/mcreg_reg_n_0_[29] modsqr/mcreg_reg[29]/Q}, {clk modsqr/mcreg_reg[29]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[29]/CE}, {mcreg[29]_i_1_n_0 modsqr/mcreg_reg[29]/D}, {<const0> modsqr/mcreg_reg[29]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[2] - 
nets: {modsqr/mcreg_reg_n_0_[2] modsqr/mcreg_reg[2]/Q}, {clk modsqr/mcreg_reg[2]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[2]/CE}, {mcreg[2]_i_1_n_0 modsqr/mcreg_reg[2]/D}, {<const0> modsqr/mcreg_reg[2]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[30] - 
nets: {modsqr/mcreg_reg_n_0_[30] modsqr/mcreg_reg[30]/Q}, {clk modsqr/mcreg_reg[30]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[30]/CE}, {mcreg[30]_i_1_n_0 modsqr/mcreg_reg[30]/D}, {<const0> modsqr/mcreg_reg[30]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[31] - 
nets: {modsqr/mcreg_reg_n_0_[31] modsqr/mcreg_reg[31]/Q}, {clk modsqr/mcreg_reg[31]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[31]/CE}, {mcreg[31]_i_1_n_0 modsqr/mcreg_reg[31]/D}, {<const0> modsqr/mcreg_reg[31]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[32] - 
nets: {modsqr/mcreg_reg_n_0_[32] modsqr/mcreg_reg[32]/Q}, {clk modsqr/mcreg_reg[32]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[32]/CE}, {mcreg[32]_i_1_n_0 modsqr/mcreg_reg[32]/D}, {<const0> modsqr/mcreg_reg[32]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[33] - 
nets: {modsqr/mcreg_reg_n_0_[33] modsqr/mcreg_reg[33]/Q}, {clk modsqr/mcreg_reg[33]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[33]/CE}, {mcreg[33]_i_1_n_0 modsqr/mcreg_reg[33]/D}, {<const0> modsqr/mcreg_reg[33]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[3] - 
nets: {modsqr/mcreg_reg_n_0_[3] modsqr/mcreg_reg[3]/Q}, {clk modsqr/mcreg_reg[3]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[3]/CE}, {mcreg[3]_i_1_n_0 modsqr/mcreg_reg[3]/D}, {<const0> modsqr/mcreg_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[4] - 
nets: {modsqr/mcreg_reg_n_0_[4] modsqr/mcreg_reg[4]/Q}, {clk modsqr/mcreg_reg[4]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[4]/CE}, {mcreg[4]_i_1_n_0 modsqr/mcreg_reg[4]/D}, {<const0> modsqr/mcreg_reg[4]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[5] - 
nets: {modsqr/mcreg_reg_n_0_[5] modsqr/mcreg_reg[5]/Q}, {clk modsqr/mcreg_reg[5]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[5]/CE}, {mcreg[5]_i_1_n_0 modsqr/mcreg_reg[5]/D}, {<const0> modsqr/mcreg_reg[5]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[6] - 
nets: {modsqr/mcreg_reg_n_0_[6] modsqr/mcreg_reg[6]/Q}, {clk modsqr/mcreg_reg[6]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[6]/CE}, {mcreg[6]_i_1_n_0 modsqr/mcreg_reg[6]/D}, {<const0> modsqr/mcreg_reg[6]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[7] - 
nets: {modsqr/mcreg_reg_n_0_[7] modsqr/mcreg_reg[7]/Q}, {clk modsqr/mcreg_reg[7]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[7]/CE}, {mcreg[7]_i_1_n_0 modsqr/mcreg_reg[7]/D}, {<const0> modsqr/mcreg_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[8] - 
nets: {modsqr/mcreg_reg_n_0_[8] modsqr/mcreg_reg[8]/Q}, {clk modsqr/mcreg_reg[8]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[8]/CE}, {mcreg[8]_i_1_n_0 modsqr/mcreg_reg[8]/D}, {<const0> modsqr/mcreg_reg[8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mcreg_reg[9] - 
nets: {modsqr/mcreg_reg_n_0_[9] modsqr/mcreg_reg[9]/Q}, {clk modsqr/mcreg_reg[9]/C}, {modsqr/mpreg0 modsqr/mcreg_reg[9]/CE}, {mcreg[9]_i_1_n_0 modsqr/mcreg_reg[9]/D}, {<const0> modsqr/mcreg_reg[9]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/minusOp_inferred__0_carry - 
nets: {modsqr/minusOp_inferred__0_carry_n_0 modsqr/minusOp_inferred__0_carry/CO[3]}, { modsqr/minusOp_inferred__0_carry/CO[2]}, { modsqr/minusOp_inferred__0_carry/CO[1]}, { modsqr/minusOp_inferred__0_carry/CO[0]}, {modsqr/minusOp_inferred__0_carry_n_4 modsqr/minusOp_inferred__0_carry/O[3]}, {modsqr/minusOp_inferred__0_carry_n_5 modsqr/minusOp_inferred__0_carry/O[2]}, {modsqr/minusOp_inferred__0_carry_n_6 modsqr/minusOp_inferred__0_carry/O[1]}, {modsqr/minusOp_inferred__0_carry_n_7 modsqr/minusOp_inferred__0_carry/O[0]}, {<const0> modsqr/minusOp_inferred__0_carry/CI}, {<const1> modsqr/minusOp_inferred__0_carry/CYINIT}, {modsqr/plusOp_carry_n_4 modsqr/minusOp_inferred__0_carry/DI[3]}, {modsqr/plusOp_carry_n_5 modsqr/minusOp_inferred__0_carry/DI[2]}, {modsqr/plusOp_carry_n_6 modsqr/minusOp_inferred__0_carry/DI[1]}, {modsqr/plusOp_carry_n_7 modsqr/minusOp_inferred__0_carry/DI[0]}, {minusOp_inferred__0_carry_i_1_n_0 modsqr/minusOp_inferred__0_carry/S[3]}, {minusOp_inferred__0_carry_i_2_n_0 modsqr/minusOp_inferred__0_carry/S[2]}, {minusOp_inferred__0_carry_i_3_n_0 modsqr/minusOp_inferred__0_carry/S[1]}, {minusOp_inferred__0_carry_i_4_n_0 modsqr/minusOp_inferred__0_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__0 - 
nets: {modsqr/minusOp_inferred__0_carry__0_n_0 modsqr/minusOp_inferred__0_carry__0/CO[3]}, { modsqr/minusOp_inferred__0_carry__0/CO[2]}, { modsqr/minusOp_inferred__0_carry__0/CO[1]}, { modsqr/minusOp_inferred__0_carry__0/CO[0]}, {modsqr/minusOp_inferred__0_carry__0_n_4 modsqr/minusOp_inferred__0_carry__0/O[3]}, {modsqr/minusOp_inferred__0_carry__0_n_5 modsqr/minusOp_inferred__0_carry__0/O[2]}, {modsqr/minusOp_inferred__0_carry__0_n_6 modsqr/minusOp_inferred__0_carry__0/O[1]}, {modsqr/minusOp_inferred__0_carry__0_n_7 modsqr/minusOp_inferred__0_carry__0/O[0]}, {modsqr/minusOp_inferred__0_carry_n_0 modsqr/minusOp_inferred__0_carry__0/CI}, {<const0> modsqr/minusOp_inferred__0_carry__0/CYINIT}, {modsqr/plusOp_carry__0_n_4 modsqr/minusOp_inferred__0_carry__0/DI[3]}, {modsqr/plusOp_carry__0_n_5 modsqr/minusOp_inferred__0_carry__0/DI[2]}, {modsqr/plusOp_carry__0_n_6 modsqr/minusOp_inferred__0_carry__0/DI[1]}, {modsqr/plusOp_carry__0_n_7 modsqr/minusOp_inferred__0_carry__0/DI[0]}, {minusOp_inferred__0_carry__0_i_1_n_0 modsqr/minusOp_inferred__0_carry__0/S[3]}, {minusOp_inferred__0_carry__0_i_2_n_0 modsqr/minusOp_inferred__0_carry__0/S[2]}, {minusOp_inferred__0_carry__0_i_3_n_0 modsqr/minusOp_inferred__0_carry__0/S[1]}, {minusOp_inferred__0_carry__0_i_4_n_0 modsqr/minusOp_inferred__0_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__1 - 
nets: {modsqr/minusOp_inferred__0_carry__1_n_0 modsqr/minusOp_inferred__0_carry__1/CO[3]}, { modsqr/minusOp_inferred__0_carry__1/CO[2]}, { modsqr/minusOp_inferred__0_carry__1/CO[1]}, { modsqr/minusOp_inferred__0_carry__1/CO[0]}, {modsqr/minusOp_inferred__0_carry__1_n_4 modsqr/minusOp_inferred__0_carry__1/O[3]}, {modsqr/minusOp_inferred__0_carry__1_n_5 modsqr/minusOp_inferred__0_carry__1/O[2]}, {modsqr/minusOp_inferred__0_carry__1_n_6 modsqr/minusOp_inferred__0_carry__1/O[1]}, {modsqr/minusOp_inferred__0_carry__1_n_7 modsqr/minusOp_inferred__0_carry__1/O[0]}, {modsqr/minusOp_inferred__0_carry__0_n_0 modsqr/minusOp_inferred__0_carry__1/CI}, {<const0> modsqr/minusOp_inferred__0_carry__1/CYINIT}, {modsqr/plusOp_carry__1_n_4 modsqr/minusOp_inferred__0_carry__1/DI[3]}, {modsqr/plusOp_carry__1_n_5 modsqr/minusOp_inferred__0_carry__1/DI[2]}, {modsqr/plusOp_carry__1_n_6 modsqr/minusOp_inferred__0_carry__1/DI[1]}, {modsqr/plusOp_carry__1_n_7 modsqr/minusOp_inferred__0_carry__1/DI[0]}, {minusOp_inferred__0_carry__1_i_1_n_0 modsqr/minusOp_inferred__0_carry__1/S[3]}, {minusOp_inferred__0_carry__1_i_2_n_0 modsqr/minusOp_inferred__0_carry__1/S[2]}, {minusOp_inferred__0_carry__1_i_3_n_0 modsqr/minusOp_inferred__0_carry__1/S[1]}, {minusOp_inferred__0_carry__1_i_4_n_0 modsqr/minusOp_inferred__0_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__2 - 
nets: {modsqr/minusOp_inferred__0_carry__2_n_0 modsqr/minusOp_inferred__0_carry__2/CO[3]}, { modsqr/minusOp_inferred__0_carry__2/CO[2]}, { modsqr/minusOp_inferred__0_carry__2/CO[1]}, { modsqr/minusOp_inferred__0_carry__2/CO[0]}, {modsqr/minusOp_inferred__0_carry__2_n_4 modsqr/minusOp_inferred__0_carry__2/O[3]}, {modsqr/minusOp_inferred__0_carry__2_n_5 modsqr/minusOp_inferred__0_carry__2/O[2]}, {modsqr/minusOp_inferred__0_carry__2_n_6 modsqr/minusOp_inferred__0_carry__2/O[1]}, {modsqr/minusOp_inferred__0_carry__2_n_7 modsqr/minusOp_inferred__0_carry__2/O[0]}, {modsqr/minusOp_inferred__0_carry__1_n_0 modsqr/minusOp_inferred__0_carry__2/CI}, {<const0> modsqr/minusOp_inferred__0_carry__2/CYINIT}, {modsqr/plusOp_carry__2_n_4 modsqr/minusOp_inferred__0_carry__2/DI[3]}, {modsqr/plusOp_carry__2_n_5 modsqr/minusOp_inferred__0_carry__2/DI[2]}, {modsqr/plusOp_carry__2_n_6 modsqr/minusOp_inferred__0_carry__2/DI[1]}, {modsqr/plusOp_carry__2_n_7 modsqr/minusOp_inferred__0_carry__2/DI[0]}, {minusOp_inferred__0_carry__2_i_1_n_0 modsqr/minusOp_inferred__0_carry__2/S[3]}, {minusOp_inferred__0_carry__2_i_2_n_0 modsqr/minusOp_inferred__0_carry__2/S[2]}, {minusOp_inferred__0_carry__2_i_3_n_0 modsqr/minusOp_inferred__0_carry__2/S[1]}, {minusOp_inferred__0_carry__2_i_4_n_0 modsqr/minusOp_inferred__0_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__3 - 
nets: {modsqr/minusOp_inferred__0_carry__3_n_0 modsqr/minusOp_inferred__0_carry__3/CO[3]}, { modsqr/minusOp_inferred__0_carry__3/CO[2]}, { modsqr/minusOp_inferred__0_carry__3/CO[1]}, { modsqr/minusOp_inferred__0_carry__3/CO[0]}, {modsqr/minusOp_inferred__0_carry__3_n_4 modsqr/minusOp_inferred__0_carry__3/O[3]}, {modsqr/minusOp_inferred__0_carry__3_n_5 modsqr/minusOp_inferred__0_carry__3/O[2]}, {modsqr/minusOp_inferred__0_carry__3_n_6 modsqr/minusOp_inferred__0_carry__3/O[1]}, {modsqr/minusOp_inferred__0_carry__3_n_7 modsqr/minusOp_inferred__0_carry__3/O[0]}, {modsqr/minusOp_inferred__0_carry__2_n_0 modsqr/minusOp_inferred__0_carry__3/CI}, {<const0> modsqr/minusOp_inferred__0_carry__3/CYINIT}, {modsqr/plusOp_carry__3_n_4 modsqr/minusOp_inferred__0_carry__3/DI[3]}, {modsqr/plusOp_carry__3_n_5 modsqr/minusOp_inferred__0_carry__3/DI[2]}, {modsqr/plusOp_carry__3_n_6 modsqr/minusOp_inferred__0_carry__3/DI[1]}, {modsqr/plusOp_carry__3_n_7 modsqr/minusOp_inferred__0_carry__3/DI[0]}, {minusOp_inferred__0_carry__3_i_1_n_0 modsqr/minusOp_inferred__0_carry__3/S[3]}, {minusOp_inferred__0_carry__3_i_2_n_0 modsqr/minusOp_inferred__0_carry__3/S[2]}, {minusOp_inferred__0_carry__3_i_3_n_0 modsqr/minusOp_inferred__0_carry__3/S[1]}, {minusOp_inferred__0_carry__3_i_4_n_0 modsqr/minusOp_inferred__0_carry__3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__4 - 
nets: {modsqr/minusOp_inferred__0_carry__4_n_0 modsqr/minusOp_inferred__0_carry__4/CO[3]}, { modsqr/minusOp_inferred__0_carry__4/CO[2]}, { modsqr/minusOp_inferred__0_carry__4/CO[1]}, { modsqr/minusOp_inferred__0_carry__4/CO[0]}, {modsqr/minusOp_inferred__0_carry__4_n_4 modsqr/minusOp_inferred__0_carry__4/O[3]}, {modsqr/minusOp_inferred__0_carry__4_n_5 modsqr/minusOp_inferred__0_carry__4/O[2]}, {modsqr/minusOp_inferred__0_carry__4_n_6 modsqr/minusOp_inferred__0_carry__4/O[1]}, {modsqr/minusOp_inferred__0_carry__4_n_7 modsqr/minusOp_inferred__0_carry__4/O[0]}, {modsqr/minusOp_inferred__0_carry__3_n_0 modsqr/minusOp_inferred__0_carry__4/CI}, {<const0> modsqr/minusOp_inferred__0_carry__4/CYINIT}, {modsqr/plusOp_carry__4_n_4 modsqr/minusOp_inferred__0_carry__4/DI[3]}, {modsqr/plusOp_carry__4_n_5 modsqr/minusOp_inferred__0_carry__4/DI[2]}, {modsqr/plusOp_carry__4_n_6 modsqr/minusOp_inferred__0_carry__4/DI[1]}, {modsqr/plusOp_carry__4_n_7 modsqr/minusOp_inferred__0_carry__4/DI[0]}, {minusOp_inferred__0_carry__4_i_1_n_0 modsqr/minusOp_inferred__0_carry__4/S[3]}, {minusOp_inferred__0_carry__4_i_2_n_0 modsqr/minusOp_inferred__0_carry__4/S[2]}, {minusOp_inferred__0_carry__4_i_3_n_0 modsqr/minusOp_inferred__0_carry__4/S[1]}, {minusOp_inferred__0_carry__4_i_4_n_0 modsqr/minusOp_inferred__0_carry__4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__5 - 
nets: {modsqr/minusOp_inferred__0_carry__5_n_0 modsqr/minusOp_inferred__0_carry__5/CO[3]}, { modsqr/minusOp_inferred__0_carry__5/CO[2]}, { modsqr/minusOp_inferred__0_carry__5/CO[1]}, { modsqr/minusOp_inferred__0_carry__5/CO[0]}, {modsqr/minusOp_inferred__0_carry__5_n_4 modsqr/minusOp_inferred__0_carry__5/O[3]}, {modsqr/minusOp_inferred__0_carry__5_n_5 modsqr/minusOp_inferred__0_carry__5/O[2]}, {modsqr/minusOp_inferred__0_carry__5_n_6 modsqr/minusOp_inferred__0_carry__5/O[1]}, {modsqr/minusOp_inferred__0_carry__5_n_7 modsqr/minusOp_inferred__0_carry__5/O[0]}, {modsqr/minusOp_inferred__0_carry__4_n_0 modsqr/minusOp_inferred__0_carry__5/CI}, {<const0> modsqr/minusOp_inferred__0_carry__5/CYINIT}, {modsqr/plusOp_carry__5_n_4 modsqr/minusOp_inferred__0_carry__5/DI[3]}, {modsqr/plusOp_carry__5_n_5 modsqr/minusOp_inferred__0_carry__5/DI[2]}, {modsqr/plusOp_carry__5_n_6 modsqr/minusOp_inferred__0_carry__5/DI[1]}, {modsqr/plusOp_carry__5_n_7 modsqr/minusOp_inferred__0_carry__5/DI[0]}, {minusOp_inferred__0_carry__5_i_1_n_0 modsqr/minusOp_inferred__0_carry__5/S[3]}, {minusOp_inferred__0_carry__5_i_2_n_0 modsqr/minusOp_inferred__0_carry__5/S[2]}, {minusOp_inferred__0_carry__5_i_3_n_0 modsqr/minusOp_inferred__0_carry__5/S[1]}, {minusOp_inferred__0_carry__5_i_4_n_0 modsqr/minusOp_inferred__0_carry__5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__6 - 
nets: {modsqr/minusOp_inferred__0_carry__6_n_0 modsqr/minusOp_inferred__0_carry__6/CO[3]}, { modsqr/minusOp_inferred__0_carry__6/CO[2]}, { modsqr/minusOp_inferred__0_carry__6/CO[1]}, { modsqr/minusOp_inferred__0_carry__6/CO[0]}, {modsqr/minusOp_inferred__0_carry__6_n_4 modsqr/minusOp_inferred__0_carry__6/O[3]}, {modsqr/minusOp_inferred__0_carry__6_n_5 modsqr/minusOp_inferred__0_carry__6/O[2]}, {modsqr/minusOp_inferred__0_carry__6_n_6 modsqr/minusOp_inferred__0_carry__6/O[1]}, {modsqr/minusOp_inferred__0_carry__6_n_7 modsqr/minusOp_inferred__0_carry__6/O[0]}, {modsqr/minusOp_inferred__0_carry__5_n_0 modsqr/minusOp_inferred__0_carry__6/CI}, {<const0> modsqr/minusOp_inferred__0_carry__6/CYINIT}, {modsqr/plusOp_carry__6_n_4 modsqr/minusOp_inferred__0_carry__6/DI[3]}, {modsqr/plusOp_carry__6_n_5 modsqr/minusOp_inferred__0_carry__6/DI[2]}, {modsqr/plusOp_carry__6_n_6 modsqr/minusOp_inferred__0_carry__6/DI[1]}, {modsqr/plusOp_carry__6_n_7 modsqr/minusOp_inferred__0_carry__6/DI[0]}, {minusOp_inferred__0_carry__6_i_1_n_0 modsqr/minusOp_inferred__0_carry__6/S[3]}, {minusOp_inferred__0_carry__6_i_2_n_0 modsqr/minusOp_inferred__0_carry__6/S[2]}, {minusOp_inferred__0_carry__6_i_3_n_0 modsqr/minusOp_inferred__0_carry__6/S[1]}, {minusOp_inferred__0_carry__6_i_4_n_0 modsqr/minusOp_inferred__0_carry__6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__0_carry__7 - 
nets: { modsqr/minusOp_inferred__0_carry__7/CO[3]}, { modsqr/minusOp_inferred__0_carry__7/CO[2]}, { modsqr/minusOp_inferred__0_carry__7/CO[1]}, { modsqr/minusOp_inferred__0_carry__7/CO[0]}, { modsqr/minusOp_inferred__0_carry__7/O[3]}, { modsqr/minusOp_inferred__0_carry__7/O[2]}, {modsqr/minusOp_inferred__0_carry__7_n_6 modsqr/minusOp_inferred__0_carry__7/O[1]}, {modsqr/minusOp_inferred__0_carry__7_n_7 modsqr/minusOp_inferred__0_carry__7/O[0]}, {modsqr/minusOp_inferred__0_carry__6_n_0 modsqr/minusOp_inferred__0_carry__7/CI}, {<const0> modsqr/minusOp_inferred__0_carry__7/CYINIT}, {<const0> modsqr/minusOp_inferred__0_carry__7/DI[3]}, {<const0> modsqr/minusOp_inferred__0_carry__7/DI[2]}, {<const0> modsqr/minusOp_inferred__0_carry__7/DI[1]}, {modsqr/plusOp_carry__7_n_7 modsqr/minusOp_inferred__0_carry__7/DI[0]}, {<const0> modsqr/minusOp_inferred__0_carry__7/S[3]}, {<const0> modsqr/minusOp_inferred__0_carry__7/S[2]}, {minusOp_inferred__0_carry__7_i_1_n_0 modsqr/minusOp_inferred__0_carry__7/S[1]}, {minusOp_inferred__0_carry__7_i_2_n_0 modsqr/minusOp_inferred__0_carry__7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X51Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry - 
nets: {modsqr/minusOp_inferred__1_carry_n_0 modsqr/minusOp_inferred__1_carry/CO[3]}, { modsqr/minusOp_inferred__1_carry/CO[2]}, { modsqr/minusOp_inferred__1_carry/CO[1]}, { modsqr/minusOp_inferred__1_carry/CO[0]}, {modsqr/minusOp_inferred__1_carry_n_4 modsqr/minusOp_inferred__1_carry/O[3]}, {modsqr/minusOp_inferred__1_carry_n_5 modsqr/minusOp_inferred__1_carry/O[2]}, {modsqr/minusOp_inferred__1_carry_n_6 modsqr/minusOp_inferred__1_carry/O[1]}, {modsqr/minusOp_inferred__1_carry_n_7 modsqr/minusOp_inferred__1_carry/O[0]}, {<const0> modsqr/minusOp_inferred__1_carry/CI}, {<const1> modsqr/minusOp_inferred__1_carry/CYINIT}, {modsqr/plusOp_carry_n_4 modsqr/minusOp_inferred__1_carry/DI[3]}, {modsqr/plusOp_carry_n_5 modsqr/minusOp_inferred__1_carry/DI[2]}, {modsqr/plusOp_carry_n_6 modsqr/minusOp_inferred__1_carry/DI[1]}, {modsqr/plusOp_carry_n_7 modsqr/minusOp_inferred__1_carry/DI[0]}, {minusOp_inferred__1_carry_i_1_n_0 modsqr/minusOp_inferred__1_carry/S[3]}, {minusOp_inferred__1_carry_i_2_n_0 modsqr/minusOp_inferred__1_carry/S[2]}, {minusOp_inferred__1_carry_i_3_n_0 modsqr/minusOp_inferred__1_carry/S[1]}, {minusOp_inferred__1_carry_i_4_n_0 modsqr/minusOp_inferred__1_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__0 - 
nets: {modsqr/minusOp_inferred__1_carry__0_n_0 modsqr/minusOp_inferred__1_carry__0/CO[3]}, { modsqr/minusOp_inferred__1_carry__0/CO[2]}, { modsqr/minusOp_inferred__1_carry__0/CO[1]}, { modsqr/minusOp_inferred__1_carry__0/CO[0]}, {modsqr/minusOp_inferred__1_carry__0_n_4 modsqr/minusOp_inferred__1_carry__0/O[3]}, {modsqr/minusOp_inferred__1_carry__0_n_5 modsqr/minusOp_inferred__1_carry__0/O[2]}, {modsqr/minusOp_inferred__1_carry__0_n_6 modsqr/minusOp_inferred__1_carry__0/O[1]}, {modsqr/minusOp_inferred__1_carry__0_n_7 modsqr/minusOp_inferred__1_carry__0/O[0]}, {modsqr/minusOp_inferred__1_carry_n_0 modsqr/minusOp_inferred__1_carry__0/CI}, {<const0> modsqr/minusOp_inferred__1_carry__0/CYINIT}, {modsqr/plusOp_carry__0_n_4 modsqr/minusOp_inferred__1_carry__0/DI[3]}, {modsqr/plusOp_carry__0_n_5 modsqr/minusOp_inferred__1_carry__0/DI[2]}, {modsqr/plusOp_carry__0_n_6 modsqr/minusOp_inferred__1_carry__0/DI[1]}, {modsqr/plusOp_carry__0_n_7 modsqr/minusOp_inferred__1_carry__0/DI[0]}, {minusOp_inferred__1_carry__0_i_1_n_0 modsqr/minusOp_inferred__1_carry__0/S[3]}, {minusOp_inferred__1_carry__0_i_2_n_0 modsqr/minusOp_inferred__1_carry__0/S[2]}, {minusOp_inferred__1_carry__0_i_3_n_0 modsqr/minusOp_inferred__1_carry__0/S[1]}, {minusOp_inferred__1_carry__0_i_4_n_0 modsqr/minusOp_inferred__1_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__1 - 
nets: {modsqr/minusOp_inferred__1_carry__1_n_0 modsqr/minusOp_inferred__1_carry__1/CO[3]}, { modsqr/minusOp_inferred__1_carry__1/CO[2]}, { modsqr/minusOp_inferred__1_carry__1/CO[1]}, { modsqr/minusOp_inferred__1_carry__1/CO[0]}, {modsqr/minusOp_inferred__1_carry__1_n_4 modsqr/minusOp_inferred__1_carry__1/O[3]}, {modsqr/minusOp_inferred__1_carry__1_n_5 modsqr/minusOp_inferred__1_carry__1/O[2]}, {modsqr/minusOp_inferred__1_carry__1_n_6 modsqr/minusOp_inferred__1_carry__1/O[1]}, {modsqr/minusOp_inferred__1_carry__1_n_7 modsqr/minusOp_inferred__1_carry__1/O[0]}, {modsqr/minusOp_inferred__1_carry__0_n_0 modsqr/minusOp_inferred__1_carry__1/CI}, {<const0> modsqr/minusOp_inferred__1_carry__1/CYINIT}, {modsqr/plusOp_carry__1_n_4 modsqr/minusOp_inferred__1_carry__1/DI[3]}, {modsqr/plusOp_carry__1_n_5 modsqr/minusOp_inferred__1_carry__1/DI[2]}, {modsqr/plusOp_carry__1_n_6 modsqr/minusOp_inferred__1_carry__1/DI[1]}, {modsqr/plusOp_carry__1_n_7 modsqr/minusOp_inferred__1_carry__1/DI[0]}, {minusOp_inferred__1_carry__1_i_1_n_0 modsqr/minusOp_inferred__1_carry__1/S[3]}, {minusOp_inferred__1_carry__1_i_2_n_0 modsqr/minusOp_inferred__1_carry__1/S[2]}, {minusOp_inferred__1_carry__1_i_3_n_0 modsqr/minusOp_inferred__1_carry__1/S[1]}, {minusOp_inferred__1_carry__1_i_4_n_0 modsqr/minusOp_inferred__1_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__2 - 
nets: {modsqr/minusOp_inferred__1_carry__2_n_0 modsqr/minusOp_inferred__1_carry__2/CO[3]}, { modsqr/minusOp_inferred__1_carry__2/CO[2]}, { modsqr/minusOp_inferred__1_carry__2/CO[1]}, { modsqr/minusOp_inferred__1_carry__2/CO[0]}, {modsqr/minusOp_inferred__1_carry__2_n_4 modsqr/minusOp_inferred__1_carry__2/O[3]}, {modsqr/minusOp_inferred__1_carry__2_n_5 modsqr/minusOp_inferred__1_carry__2/O[2]}, {modsqr/minusOp_inferred__1_carry__2_n_6 modsqr/minusOp_inferred__1_carry__2/O[1]}, {modsqr/minusOp_inferred__1_carry__2_n_7 modsqr/minusOp_inferred__1_carry__2/O[0]}, {modsqr/minusOp_inferred__1_carry__1_n_0 modsqr/minusOp_inferred__1_carry__2/CI}, {<const0> modsqr/minusOp_inferred__1_carry__2/CYINIT}, {modsqr/plusOp_carry__2_n_4 modsqr/minusOp_inferred__1_carry__2/DI[3]}, {modsqr/plusOp_carry__2_n_5 modsqr/minusOp_inferred__1_carry__2/DI[2]}, {modsqr/plusOp_carry__2_n_6 modsqr/minusOp_inferred__1_carry__2/DI[1]}, {modsqr/plusOp_carry__2_n_7 modsqr/minusOp_inferred__1_carry__2/DI[0]}, {minusOp_inferred__1_carry__2_i_1_n_0 modsqr/minusOp_inferred__1_carry__2/S[3]}, {minusOp_inferred__1_carry__2_i_2_n_0 modsqr/minusOp_inferred__1_carry__2/S[2]}, {minusOp_inferred__1_carry__2_i_3_n_0 modsqr/minusOp_inferred__1_carry__2/S[1]}, {minusOp_inferred__1_carry__2_i_4_n_0 modsqr/minusOp_inferred__1_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__3 - 
nets: {modsqr/minusOp_inferred__1_carry__3_n_0 modsqr/minusOp_inferred__1_carry__3/CO[3]}, { modsqr/minusOp_inferred__1_carry__3/CO[2]}, { modsqr/minusOp_inferred__1_carry__3/CO[1]}, { modsqr/minusOp_inferred__1_carry__3/CO[0]}, {modsqr/minusOp_inferred__1_carry__3_n_4 modsqr/minusOp_inferred__1_carry__3/O[3]}, {modsqr/minusOp_inferred__1_carry__3_n_5 modsqr/minusOp_inferred__1_carry__3/O[2]}, {modsqr/minusOp_inferred__1_carry__3_n_6 modsqr/minusOp_inferred__1_carry__3/O[1]}, {modsqr/minusOp_inferred__1_carry__3_n_7 modsqr/minusOp_inferred__1_carry__3/O[0]}, {modsqr/minusOp_inferred__1_carry__2_n_0 modsqr/minusOp_inferred__1_carry__3/CI}, {<const0> modsqr/minusOp_inferred__1_carry__3/CYINIT}, {modsqr/plusOp_carry__3_n_4 modsqr/minusOp_inferred__1_carry__3/DI[3]}, {modsqr/plusOp_carry__3_n_5 modsqr/minusOp_inferred__1_carry__3/DI[2]}, {modsqr/plusOp_carry__3_n_6 modsqr/minusOp_inferred__1_carry__3/DI[1]}, {modsqr/plusOp_carry__3_n_7 modsqr/minusOp_inferred__1_carry__3/DI[0]}, {minusOp_inferred__1_carry__3_i_1_n_0 modsqr/minusOp_inferred__1_carry__3/S[3]}, {minusOp_inferred__1_carry__3_i_2_n_0 modsqr/minusOp_inferred__1_carry__3/S[2]}, {minusOp_inferred__1_carry__3_i_3_n_0 modsqr/minusOp_inferred__1_carry__3/S[1]}, {minusOp_inferred__1_carry__3_i_4_n_0 modsqr/minusOp_inferred__1_carry__3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__4 - 
nets: {modsqr/minusOp_inferred__1_carry__4_n_0 modsqr/minusOp_inferred__1_carry__4/CO[3]}, { modsqr/minusOp_inferred__1_carry__4/CO[2]}, { modsqr/minusOp_inferred__1_carry__4/CO[1]}, { modsqr/minusOp_inferred__1_carry__4/CO[0]}, {modsqr/minusOp_inferred__1_carry__4_n_4 modsqr/minusOp_inferred__1_carry__4/O[3]}, {modsqr/minusOp_inferred__1_carry__4_n_5 modsqr/minusOp_inferred__1_carry__4/O[2]}, {modsqr/minusOp_inferred__1_carry__4_n_6 modsqr/minusOp_inferred__1_carry__4/O[1]}, {modsqr/minusOp_inferred__1_carry__4_n_7 modsqr/minusOp_inferred__1_carry__4/O[0]}, {modsqr/minusOp_inferred__1_carry__3_n_0 modsqr/minusOp_inferred__1_carry__4/CI}, {<const0> modsqr/minusOp_inferred__1_carry__4/CYINIT}, {modsqr/plusOp_carry__4_n_4 modsqr/minusOp_inferred__1_carry__4/DI[3]}, {modsqr/plusOp_carry__4_n_5 modsqr/minusOp_inferred__1_carry__4/DI[2]}, {modsqr/plusOp_carry__4_n_6 modsqr/minusOp_inferred__1_carry__4/DI[1]}, {modsqr/plusOp_carry__4_n_7 modsqr/minusOp_inferred__1_carry__4/DI[0]}, {minusOp_inferred__1_carry__4_i_1_n_0 modsqr/minusOp_inferred__1_carry__4/S[3]}, {minusOp_inferred__1_carry__4_i_2_n_0 modsqr/minusOp_inferred__1_carry__4/S[2]}, {minusOp_inferred__1_carry__4_i_3_n_0 modsqr/minusOp_inferred__1_carry__4/S[1]}, {minusOp_inferred__1_carry__4_i_4_n_0 modsqr/minusOp_inferred__1_carry__4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__5 - 
nets: {modsqr/minusOp_inferred__1_carry__5_n_0 modsqr/minusOp_inferred__1_carry__5/CO[3]}, { modsqr/minusOp_inferred__1_carry__5/CO[2]}, { modsqr/minusOp_inferred__1_carry__5/CO[1]}, { modsqr/minusOp_inferred__1_carry__5/CO[0]}, {modsqr/minusOp_inferred__1_carry__5_n_4 modsqr/minusOp_inferred__1_carry__5/O[3]}, {modsqr/minusOp_inferred__1_carry__5_n_5 modsqr/minusOp_inferred__1_carry__5/O[2]}, {modsqr/minusOp_inferred__1_carry__5_n_6 modsqr/minusOp_inferred__1_carry__5/O[1]}, {modsqr/minusOp_inferred__1_carry__5_n_7 modsqr/minusOp_inferred__1_carry__5/O[0]}, {modsqr/minusOp_inferred__1_carry__4_n_0 modsqr/minusOp_inferred__1_carry__5/CI}, {<const0> modsqr/minusOp_inferred__1_carry__5/CYINIT}, {modsqr/plusOp_carry__5_n_4 modsqr/minusOp_inferred__1_carry__5/DI[3]}, {modsqr/plusOp_carry__5_n_5 modsqr/minusOp_inferred__1_carry__5/DI[2]}, {modsqr/plusOp_carry__5_n_6 modsqr/minusOp_inferred__1_carry__5/DI[1]}, {modsqr/plusOp_carry__5_n_7 modsqr/minusOp_inferred__1_carry__5/DI[0]}, {minusOp_inferred__1_carry__5_i_1_n_0 modsqr/minusOp_inferred__1_carry__5/S[3]}, {minusOp_inferred__1_carry__5_i_2_n_0 modsqr/minusOp_inferred__1_carry__5/S[2]}, {minusOp_inferred__1_carry__5_i_3_n_0 modsqr/minusOp_inferred__1_carry__5/S[1]}, {minusOp_inferred__1_carry__5_i_4_n_0 modsqr/minusOp_inferred__1_carry__5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__6 - 
nets: {modsqr/minusOp_inferred__1_carry__6_n_0 modsqr/minusOp_inferred__1_carry__6/CO[3]}, { modsqr/minusOp_inferred__1_carry__6/CO[2]}, { modsqr/minusOp_inferred__1_carry__6/CO[1]}, { modsqr/minusOp_inferred__1_carry__6/CO[0]}, {modsqr/minusOp_inferred__1_carry__6_n_4 modsqr/minusOp_inferred__1_carry__6/O[3]}, {modsqr/minusOp_inferred__1_carry__6_n_5 modsqr/minusOp_inferred__1_carry__6/O[2]}, {modsqr/minusOp_inferred__1_carry__6_n_6 modsqr/minusOp_inferred__1_carry__6/O[1]}, {modsqr/minusOp_inferred__1_carry__6_n_7 modsqr/minusOp_inferred__1_carry__6/O[0]}, {modsqr/minusOp_inferred__1_carry__5_n_0 modsqr/minusOp_inferred__1_carry__6/CI}, {<const0> modsqr/minusOp_inferred__1_carry__6/CYINIT}, {modsqr/plusOp_carry__6_n_4 modsqr/minusOp_inferred__1_carry__6/DI[3]}, {modsqr/plusOp_carry__6_n_5 modsqr/minusOp_inferred__1_carry__6/DI[2]}, {modsqr/plusOp_carry__6_n_6 modsqr/minusOp_inferred__1_carry__6/DI[1]}, {modsqr/plusOp_carry__6_n_7 modsqr/minusOp_inferred__1_carry__6/DI[0]}, {minusOp_inferred__1_carry__6_i_1_n_0 modsqr/minusOp_inferred__1_carry__6/S[3]}, {minusOp_inferred__1_carry__6_i_2_n_0 modsqr/minusOp_inferred__1_carry__6/S[2]}, {minusOp_inferred__1_carry__6_i_3_n_0 modsqr/minusOp_inferred__1_carry__6/S[1]}, {minusOp_inferred__1_carry__6_i_4_n_0 modsqr/minusOp_inferred__1_carry__6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/minusOp_inferred__1_carry__7 - 
nets: { modsqr/minusOp_inferred__1_carry__7/CO[3]}, { modsqr/minusOp_inferred__1_carry__7/CO[2]}, { modsqr/minusOp_inferred__1_carry__7/CO[1]}, { modsqr/minusOp_inferred__1_carry__7/CO[0]}, { modsqr/minusOp_inferred__1_carry__7/O[3]}, { modsqr/minusOp_inferred__1_carry__7/O[2]}, {modsqr/minusOp_inferred__1_carry__7_n_6 modsqr/minusOp_inferred__1_carry__7/O[1]}, {modsqr/minusOp_inferred__1_carry__7_n_7 modsqr/minusOp_inferred__1_carry__7/O[0]}, {modsqr/minusOp_inferred__1_carry__6_n_0 modsqr/minusOp_inferred__1_carry__7/CI}, {<const0> modsqr/minusOp_inferred__1_carry__7/CYINIT}, {<const0> modsqr/minusOp_inferred__1_carry__7/DI[3]}, {<const0> modsqr/minusOp_inferred__1_carry__7/DI[2]}, {<const0> modsqr/minusOp_inferred__1_carry__7/DI[1]}, {modsqr/plusOp_carry__7_n_7 modsqr/minusOp_inferred__1_carry__7/DI[0]}, {<const0> modsqr/minusOp_inferred__1_carry__7/S[3]}, {<const0> modsqr/minusOp_inferred__1_carry__7/S[2]}, {minusOp_inferred__1_carry__7_i_1__0_n_0 modsqr/minusOp_inferred__1_carry__7/S[1]}, {minusOp_inferred__1_carry__7_i_2_n_0 modsqr/minusOp_inferred__1_carry__7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X49Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/modreg1_reg[10] - 
nets: {modsqr/modreg1_reg_n_0_[10] modsqr/modreg1_reg[10]/Q}, {clk modsqr/modreg1_reg[10]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[10]/CE}, {modreg[10] modsqr/modreg1_reg[10]/D}, {<const0> modsqr/modreg1_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[11] - 
nets: {modsqr/modreg1_reg_n_0_[11] modsqr/modreg1_reg[11]/Q}, {clk modsqr/modreg1_reg[11]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[11]/CE}, {modreg[11] modsqr/modreg1_reg[11]/D}, {<const0> modsqr/modreg1_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[12] - 
nets: {modsqr/modreg1_reg_n_0_[12] modsqr/modreg1_reg[12]/Q}, {clk modsqr/modreg1_reg[12]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[12]/CE}, {modreg[12] modsqr/modreg1_reg[12]/D}, {<const0> modsqr/modreg1_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[13] - 
nets: {modsqr/modreg1_reg_n_0_[13] modsqr/modreg1_reg[13]/Q}, {clk modsqr/modreg1_reg[13]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[13]/CE}, {modreg[13] modsqr/modreg1_reg[13]/D}, {<const0> modsqr/modreg1_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[14] - 
nets: {modsqr/modreg1_reg_n_0_[14] modsqr/modreg1_reg[14]/Q}, {clk modsqr/modreg1_reg[14]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[14]/CE}, {modreg[14] modsqr/modreg1_reg[14]/D}, {<const0> modsqr/modreg1_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[15] - 
nets: {modsqr/modreg1_reg_n_0_[15] modsqr/modreg1_reg[15]/Q}, {clk modsqr/modreg1_reg[15]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[15]/CE}, {modreg[15] modsqr/modreg1_reg[15]/D}, {<const0> modsqr/modreg1_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[16] - 
nets: {modsqr/modreg1_reg_n_0_[16] modsqr/modreg1_reg[16]/Q}, {clk modsqr/modreg1_reg[16]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[16]/CE}, {modreg[16] modsqr/modreg1_reg[16]/D}, {<const0> modsqr/modreg1_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[17] - 
nets: {modsqr/modreg1_reg_n_0_[17] modsqr/modreg1_reg[17]/Q}, {clk modsqr/modreg1_reg[17]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[17]/CE}, {modreg[17] modsqr/modreg1_reg[17]/D}, {<const0> modsqr/modreg1_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[18] - 
nets: {modsqr/modreg1_reg_n_0_[18] modsqr/modreg1_reg[18]/Q}, {clk modsqr/modreg1_reg[18]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[18]/CE}, {modreg[18] modsqr/modreg1_reg[18]/D}, {<const0> modsqr/modreg1_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[19] - 
nets: {modsqr/modreg1_reg_n_0_[19] modsqr/modreg1_reg[19]/Q}, {clk modsqr/modreg1_reg[19]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[19]/CE}, {modreg[19] modsqr/modreg1_reg[19]/D}, {<const0> modsqr/modreg1_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[1] - 
nets: {modsqr/modreg1_reg_n_0_[1] modsqr/modreg1_reg[1]/Q}, {clk modsqr/modreg1_reg[1]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[1]/CE}, {modreg[1] modsqr/modreg1_reg[1]/D}, {<const0> modsqr/modreg1_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[20] - 
nets: {modsqr/modreg1_reg_n_0_[20] modsqr/modreg1_reg[20]/Q}, {clk modsqr/modreg1_reg[20]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[20]/CE}, {modreg[20] modsqr/modreg1_reg[20]/D}, {<const0> modsqr/modreg1_reg[20]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[21] - 
nets: {modsqr/modreg1_reg_n_0_[21] modsqr/modreg1_reg[21]/Q}, {clk modsqr/modreg1_reg[21]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[21]/CE}, {modreg[21] modsqr/modreg1_reg[21]/D}, {<const0> modsqr/modreg1_reg[21]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[22] - 
nets: {modsqr/modreg1_reg_n_0_[22] modsqr/modreg1_reg[22]/Q}, {clk modsqr/modreg1_reg[22]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[22]/CE}, {modreg[22] modsqr/modreg1_reg[22]/D}, {<const0> modsqr/modreg1_reg[22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[23] - 
nets: {modsqr/modreg1_reg_n_0_[23] modsqr/modreg1_reg[23]/Q}, {clk modsqr/modreg1_reg[23]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[23]/CE}, {modreg[23] modsqr/modreg1_reg[23]/D}, {<const0> modsqr/modreg1_reg[23]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[24] - 
nets: {modsqr/modreg1_reg_n_0_[24] modsqr/modreg1_reg[24]/Q}, {clk modsqr/modreg1_reg[24]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[24]/CE}, {modreg[24] modsqr/modreg1_reg[24]/D}, {<const0> modsqr/modreg1_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[25] - 
nets: {modsqr/modreg1_reg_n_0_[25] modsqr/modreg1_reg[25]/Q}, {clk modsqr/modreg1_reg[25]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[25]/CE}, {modreg[25] modsqr/modreg1_reg[25]/D}, {<const0> modsqr/modreg1_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[26] - 
nets: {modsqr/modreg1_reg_n_0_[26] modsqr/modreg1_reg[26]/Q}, {clk modsqr/modreg1_reg[26]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[26]/CE}, {modreg[26] modsqr/modreg1_reg[26]/D}, {<const0> modsqr/modreg1_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[27] - 
nets: {modsqr/modreg1_reg_n_0_[27] modsqr/modreg1_reg[27]/Q}, {clk modsqr/modreg1_reg[27]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[27]/CE}, {modreg[27] modsqr/modreg1_reg[27]/D}, {<const0> modsqr/modreg1_reg[27]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X47Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[28] - 
nets: {modsqr/modreg1_reg_n_0_[28] modsqr/modreg1_reg[28]/Q}, {clk modsqr/modreg1_reg[28]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[28]/CE}, {modreg[28] modsqr/modreg1_reg[28]/D}, {<const0> modsqr/modreg1_reg[28]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[29] - 
nets: {modsqr/modreg1_reg_n_0_[29] modsqr/modreg1_reg[29]/Q}, {clk modsqr/modreg1_reg[29]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[29]/CE}, {modreg[29] modsqr/modreg1_reg[29]/D}, {<const0> modsqr/modreg1_reg[29]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[2] - 
nets: {modsqr/modreg1_reg_n_0_[2] modsqr/modreg1_reg[2]/Q}, {clk modsqr/modreg1_reg[2]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[2]/CE}, {modreg[2] modsqr/modreg1_reg[2]/D}, {<const0> modsqr/modreg1_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[30] - 
nets: {modsqr/modreg1_reg_n_0_[30] modsqr/modreg1_reg[30]/Q}, {clk modsqr/modreg1_reg[30]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[30]/CE}, {modreg[30] modsqr/modreg1_reg[30]/D}, {<const0> modsqr/modreg1_reg[30]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[31] - 
nets: {modsqr/modreg1_reg_n_0_[31] modsqr/modreg1_reg[31]/Q}, {clk modsqr/modreg1_reg[31]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[31]/CE}, {modreg[31] modsqr/modreg1_reg[31]/D}, {<const0> modsqr/modreg1_reg[31]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[3] - 
nets: {modsqr/modreg1_reg_n_0_[3] modsqr/modreg1_reg[3]/Q}, {clk modsqr/modreg1_reg[3]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[3]/CE}, {modreg[3] modsqr/modreg1_reg[3]/D}, {<const0> modsqr/modreg1_reg[3]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[4] - 
nets: {modsqr/modreg1_reg_n_0_[4] modsqr/modreg1_reg[4]/Q}, {clk modsqr/modreg1_reg[4]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[4]/CE}, {modreg[4] modsqr/modreg1_reg[4]/D}, {<const0> modsqr/modreg1_reg[4]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[5] - 
nets: {modsqr/modreg1_reg_n_0_[5] modsqr/modreg1_reg[5]/Q}, {clk modsqr/modreg1_reg[5]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[5]/CE}, {modreg[5] modsqr/modreg1_reg[5]/D}, {<const0> modsqr/modreg1_reg[5]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[6] - 
nets: {modsqr/modreg1_reg_n_0_[6] modsqr/modreg1_reg[6]/Q}, {clk modsqr/modreg1_reg[6]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[6]/CE}, {modreg[6] modsqr/modreg1_reg[6]/D}, {<const0> modsqr/modreg1_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[7] - 
nets: {modsqr/modreg1_reg_n_0_[7] modsqr/modreg1_reg[7]/Q}, {clk modsqr/modreg1_reg[7]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[7]/CE}, {modreg[7] modsqr/modreg1_reg[7]/D}, {<const0> modsqr/modreg1_reg[7]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[8] - 
nets: {modsqr/modreg1_reg_n_0_[8] modsqr/modreg1_reg[8]/Q}, {clk modsqr/modreg1_reg[8]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[8]/CE}, {modreg[8] modsqr/modreg1_reg[8]/D}, {<const0> modsqr/modreg1_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X51Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg1_reg[9] - 
nets: {modsqr/modreg1_reg_n_0_[9] modsqr/modreg1_reg[9]/Q}, {clk modsqr/modreg1_reg[9]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg1_reg[9]/CE}, {modreg[9] modsqr/modreg1_reg[9]/D}, {<const0> modsqr/modreg1_reg[9]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/modreg2_reg[1] - 
nets: {modsqr/modreg2_reg_n_0_[1] modsqr/modreg2_reg[1]/Q}, {clk modsqr/modreg2_reg[1]/C}, {prodreg[33]_i_1__0_n_0 modsqr/modreg2_reg[1]/CE}, {modreg[0] modsqr/modreg2_reg[1]/D}, {<const0> modsqr/modreg2_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[0] - 
nets: {modsqr/mpreg_reg_n_0_[0] modsqr/mpreg_reg[0]/Q}, {clk modsqr/mpreg_reg[0]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[0]/CE}, {mpreg[0]_i_1_n_0 modsqr/mpreg_reg[0]/D}, {<const0> modsqr/mpreg_reg[0]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[10] - 
nets: {modsqr/mpreg_reg_n_0_[10] modsqr/mpreg_reg[10]/Q}, {clk modsqr/mpreg_reg[10]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[10]/CE}, {mpreg[10]_i_1_n_0 modsqr/mpreg_reg[10]/D}, {<const0> modsqr/mpreg_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[11] - 
nets: {modsqr/mpreg_reg_n_0_[11] modsqr/mpreg_reg[11]/Q}, {clk modsqr/mpreg_reg[11]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[11]/CE}, {mpreg[11]_i_1_n_0 modsqr/mpreg_reg[11]/D}, {<const0> modsqr/mpreg_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[12] - 
nets: {modsqr/mpreg_reg_n_0_[12] modsqr/mpreg_reg[12]/Q}, {clk modsqr/mpreg_reg[12]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[12]/CE}, {mpreg[12]_i_1_n_0 modsqr/mpreg_reg[12]/D}, {<const0> modsqr/mpreg_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[13] - 
nets: {modsqr/mpreg_reg_n_0_[13] modsqr/mpreg_reg[13]/Q}, {clk modsqr/mpreg_reg[13]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[13]/CE}, {mpreg[13]_i_1_n_0 modsqr/mpreg_reg[13]/D}, {<const0> modsqr/mpreg_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[14] - 
nets: {modsqr/mpreg_reg_n_0_[14] modsqr/mpreg_reg[14]/Q}, {clk modsqr/mpreg_reg[14]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[14]/CE}, {mpreg[14]_i_1_n_0 modsqr/mpreg_reg[14]/D}, {<const0> modsqr/mpreg_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[15] - 
nets: {modsqr/mpreg_reg_n_0_[15] modsqr/mpreg_reg[15]/Q}, {clk modsqr/mpreg_reg[15]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[15]/CE}, {mpreg[15]_i_1_n_0 modsqr/mpreg_reg[15]/D}, {<const0> modsqr/mpreg_reg[15]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[16] - 
nets: {modsqr/mpreg_reg_n_0_[16] modsqr/mpreg_reg[16]/Q}, {clk modsqr/mpreg_reg[16]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[16]/CE}, {mpreg[16]_i_1_n_0 modsqr/mpreg_reg[16]/D}, {<const0> modsqr/mpreg_reg[16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[17] - 
nets: {modsqr/mpreg_reg_n_0_[17] modsqr/mpreg_reg[17]/Q}, {clk modsqr/mpreg_reg[17]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[17]/CE}, {mpreg[17]_i_1_n_0 modsqr/mpreg_reg[17]/D}, {<const0> modsqr/mpreg_reg[17]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[18] - 
nets: {modsqr/mpreg_reg_n_0_[18] modsqr/mpreg_reg[18]/Q}, {clk modsqr/mpreg_reg[18]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[18]/CE}, {mpreg[18]_i_1_n_0 modsqr/mpreg_reg[18]/D}, {<const0> modsqr/mpreg_reg[18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[19] - 
nets: {modsqr/mpreg_reg_n_0_[19] modsqr/mpreg_reg[19]/Q}, {clk modsqr/mpreg_reg[19]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[19]/CE}, {mpreg[19]_i_1_n_0 modsqr/mpreg_reg[19]/D}, {<const0> modsqr/mpreg_reg[19]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[1] - 
nets: {modsqr/mpreg_reg_n_0_[1] modsqr/mpreg_reg[1]/Q}, {clk modsqr/mpreg_reg[1]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[1]/CE}, {mpreg[1]_i_1_n_0 modsqr/mpreg_reg[1]/D}, {<const0> modsqr/mpreg_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[20] - 
nets: {modsqr/mpreg_reg_n_0_[20] modsqr/mpreg_reg[20]/Q}, {clk modsqr/mpreg_reg[20]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[20]/CE}, {mpreg[20]_i_1_n_0 modsqr/mpreg_reg[20]/D}, {<const0> modsqr/mpreg_reg[20]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[21] - 
nets: {modsqr/mpreg_reg_n_0_[21] modsqr/mpreg_reg[21]/Q}, {clk modsqr/mpreg_reg[21]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[21]/CE}, {mpreg[21]_i_1_n_0 modsqr/mpreg_reg[21]/D}, {<const0> modsqr/mpreg_reg[21]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[22] - 
nets: {modsqr/mpreg_reg_n_0_[22] modsqr/mpreg_reg[22]/Q}, {clk modsqr/mpreg_reg[22]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[22]/CE}, {mpreg[22]_i_1_n_0 modsqr/mpreg_reg[22]/D}, {<const0> modsqr/mpreg_reg[22]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[23] - 
nets: {modsqr/mpreg_reg_n_0_[23] modsqr/mpreg_reg[23]/Q}, {clk modsqr/mpreg_reg[23]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[23]/CE}, {mpreg[23]_i_1_n_0 modsqr/mpreg_reg[23]/D}, {<const0> modsqr/mpreg_reg[23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[24] - 
nets: {modsqr/mpreg_reg_n_0_[24] modsqr/mpreg_reg[24]/Q}, {clk modsqr/mpreg_reg[24]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[24]/CE}, {mpreg[24]_i_1_n_0 modsqr/mpreg_reg[24]/D}, {<const0> modsqr/mpreg_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[25] - 
nets: {modsqr/mpreg_reg_n_0_[25] modsqr/mpreg_reg[25]/Q}, {clk modsqr/mpreg_reg[25]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[25]/CE}, {mpreg[25]_i_1_n_0 modsqr/mpreg_reg[25]/D}, {<const0> modsqr/mpreg_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[26] - 
nets: {modsqr/mpreg_reg_n_0_[26] modsqr/mpreg_reg[26]/Q}, {clk modsqr/mpreg_reg[26]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[26]/CE}, {mpreg[26]_i_1_n_0 modsqr/mpreg_reg[26]/D}, {<const0> modsqr/mpreg_reg[26]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[27] - 
nets: {modsqr/mpreg_reg_n_0_[27] modsqr/mpreg_reg[27]/Q}, {clk modsqr/mpreg_reg[27]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[27]/CE}, {mpreg[27]_i_1_n_0 modsqr/mpreg_reg[27]/D}, {<const0> modsqr/mpreg_reg[27]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[28] - 
nets: {modsqr/mpreg_reg_n_0_[28] modsqr/mpreg_reg[28]/Q}, {clk modsqr/mpreg_reg[28]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[28]/CE}, {mpreg[28]_i_1_n_0 modsqr/mpreg_reg[28]/D}, {<const0> modsqr/mpreg_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[29] - 
nets: {modsqr/mpreg_reg_n_0_[29] modsqr/mpreg_reg[29]/Q}, {clk modsqr/mpreg_reg[29]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[29]/CE}, {mpreg[29]_i_1_n_0 modsqr/mpreg_reg[29]/D}, {<const0> modsqr/mpreg_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[2] - 
nets: {modsqr/mpreg_reg_n_0_[2] modsqr/mpreg_reg[2]/Q}, {clk modsqr/mpreg_reg[2]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[2]/CE}, {mpreg[2]_i_1_n_0 modsqr/mpreg_reg[2]/D}, {<const0> modsqr/mpreg_reg[2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[30] - 
nets: {modsqr/mpreg_reg_n_0_[30] modsqr/mpreg_reg[30]/Q}, {clk modsqr/mpreg_reg[30]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[30]/CE}, {mpreg[30]_i_1_n_0 modsqr/mpreg_reg[30]/D}, {<const0> modsqr/mpreg_reg[30]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[31] - 
nets: {modsqr/mpreg_reg_n_0_[31] modsqr/mpreg_reg[31]/Q}, {clk modsqr/mpreg_reg[31]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[31]/CE}, {mpreg[31]_i_2_n_0 modsqr/mpreg_reg[31]/D}, {<const0> modsqr/mpreg_reg[31]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[3] - 
nets: {modsqr/mpreg_reg_n_0_[3] modsqr/mpreg_reg[3]/Q}, {clk modsqr/mpreg_reg[3]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[3]/CE}, {mpreg[3]_i_1_n_0 modsqr/mpreg_reg[3]/D}, {<const0> modsqr/mpreg_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[4] - 
nets: {modsqr/mpreg_reg_n_0_[4] modsqr/mpreg_reg[4]/Q}, {clk modsqr/mpreg_reg[4]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[4]/CE}, {mpreg[4]_i_1_n_0 modsqr/mpreg_reg[4]/D}, {<const0> modsqr/mpreg_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[5] - 
nets: {modsqr/mpreg_reg_n_0_[5] modsqr/mpreg_reg[5]/Q}, {clk modsqr/mpreg_reg[5]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[5]/CE}, {mpreg[5]_i_1_n_0 modsqr/mpreg_reg[5]/D}, {<const0> modsqr/mpreg_reg[5]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[6] - 
nets: {modsqr/mpreg_reg_n_0_[6] modsqr/mpreg_reg[6]/Q}, {clk modsqr/mpreg_reg[6]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[6]/CE}, {mpreg[6]_i_1_n_0 modsqr/mpreg_reg[6]/D}, {<const0> modsqr/mpreg_reg[6]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[7] - 
nets: {modsqr/mpreg_reg_n_0_[7] modsqr/mpreg_reg[7]/Q}, {clk modsqr/mpreg_reg[7]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[7]/CE}, {mpreg[7]_i_1_n_0 modsqr/mpreg_reg[7]/D}, {<const0> modsqr/mpreg_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[8] - 
nets: {modsqr/mpreg_reg_n_0_[8] modsqr/mpreg_reg[8]/Q}, {clk modsqr/mpreg_reg[8]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[8]/CE}, {mpreg[8]_i_1_n_0 modsqr/mpreg_reg[8]/D}, {<const0> modsqr/mpreg_reg[8]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/mpreg_reg[9] - 
nets: {modsqr/mpreg_reg_n_0_[9] modsqr/mpreg_reg[9]/Q}, {clk modsqr/mpreg_reg[9]/C}, {modsqr/mpreg0 modsqr/mpreg_reg[9]/CE}, {mpreg[9]_i_1_n_0 modsqr/mpreg_reg[9]/D}, {<const0> modsqr/mpreg_reg[9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/plusOp_carry - 
nets: {modsqr/plusOp_carry_n_0 modsqr/plusOp_carry/CO[3]}, { modsqr/plusOp_carry/CO[2]}, { modsqr/plusOp_carry/CO[1]}, { modsqr/plusOp_carry/CO[0]}, {modsqr/plusOp_carry_n_4 modsqr/plusOp_carry/O[3]}, {modsqr/plusOp_carry_n_5 modsqr/plusOp_carry/O[2]}, {modsqr/plusOp_carry_n_6 modsqr/plusOp_carry/O[1]}, {modsqr/plusOp_carry_n_7 modsqr/plusOp_carry/O[0]}, {<const0> modsqr/plusOp_carry/CI}, {<const0> modsqr/plusOp_carry/CYINIT}, {modsqr/prodreg_reg_n_0_[3] modsqr/plusOp_carry/DI[3]}, {modsqr/prodreg_reg_n_0_[2] modsqr/plusOp_carry/DI[2]}, {modsqr/prodreg_reg_n_0_[1] modsqr/plusOp_carry/DI[1]}, {modsqr/prodreg_reg_n_0_[0] modsqr/plusOp_carry/DI[0]}, {plusOp_carry_i_1_n_0 modsqr/plusOp_carry/S[3]}, {plusOp_carry_i_2_n_0 modsqr/plusOp_carry/S[2]}, {plusOp_carry_i_3_n_0 modsqr/plusOp_carry/S[1]}, {plusOp_carry_i_4_n_0 modsqr/plusOp_carry/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__0 - 
nets: {modsqr/plusOp_carry__0_n_0 modsqr/plusOp_carry__0/CO[3]}, { modsqr/plusOp_carry__0/CO[2]}, { modsqr/plusOp_carry__0/CO[1]}, { modsqr/plusOp_carry__0/CO[0]}, {modsqr/plusOp_carry__0_n_4 modsqr/plusOp_carry__0/O[3]}, {modsqr/plusOp_carry__0_n_5 modsqr/plusOp_carry__0/O[2]}, {modsqr/plusOp_carry__0_n_6 modsqr/plusOp_carry__0/O[1]}, {modsqr/plusOp_carry__0_n_7 modsqr/plusOp_carry__0/O[0]}, {modsqr/plusOp_carry_n_0 modsqr/plusOp_carry__0/CI}, {<const0> modsqr/plusOp_carry__0/CYINIT}, {modsqr/prodreg_reg_n_0_[7] modsqr/plusOp_carry__0/DI[3]}, {modsqr/prodreg_reg_n_0_[6] modsqr/plusOp_carry__0/DI[2]}, {modsqr/prodreg_reg_n_0_[5] modsqr/plusOp_carry__0/DI[1]}, {modsqr/prodreg_reg_n_0_[4] modsqr/plusOp_carry__0/DI[0]}, {plusOp_carry__0_i_1_n_0 modsqr/plusOp_carry__0/S[3]}, {plusOp_carry__0_i_2_n_0 modsqr/plusOp_carry__0/S[2]}, {plusOp_carry__0_i_3_n_0 modsqr/plusOp_carry__0/S[1]}, {plusOp_carry__0_i_4_n_0 modsqr/plusOp_carry__0/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__1 - 
nets: {modsqr/plusOp_carry__1_n_0 modsqr/plusOp_carry__1/CO[3]}, { modsqr/plusOp_carry__1/CO[2]}, { modsqr/plusOp_carry__1/CO[1]}, { modsqr/plusOp_carry__1/CO[0]}, {modsqr/plusOp_carry__1_n_4 modsqr/plusOp_carry__1/O[3]}, {modsqr/plusOp_carry__1_n_5 modsqr/plusOp_carry__1/O[2]}, {modsqr/plusOp_carry__1_n_6 modsqr/plusOp_carry__1/O[1]}, {modsqr/plusOp_carry__1_n_7 modsqr/plusOp_carry__1/O[0]}, {modsqr/plusOp_carry__0_n_0 modsqr/plusOp_carry__1/CI}, {<const0> modsqr/plusOp_carry__1/CYINIT}, {modsqr/prodreg_reg_n_0_[11] modsqr/plusOp_carry__1/DI[3]}, {modsqr/prodreg_reg_n_0_[10] modsqr/plusOp_carry__1/DI[2]}, {modsqr/prodreg_reg_n_0_[9] modsqr/plusOp_carry__1/DI[1]}, {modsqr/prodreg_reg_n_0_[8] modsqr/plusOp_carry__1/DI[0]}, {plusOp_carry__1_i_1_n_0 modsqr/plusOp_carry__1/S[3]}, {plusOp_carry__1_i_2_n_0 modsqr/plusOp_carry__1/S[2]}, {plusOp_carry__1_i_3_n_0 modsqr/plusOp_carry__1/S[1]}, {plusOp_carry__1_i_4_n_0 modsqr/plusOp_carry__1/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__2 - 
nets: {modsqr/plusOp_carry__2_n_0 modsqr/plusOp_carry__2/CO[3]}, { modsqr/plusOp_carry__2/CO[2]}, { modsqr/plusOp_carry__2/CO[1]}, { modsqr/plusOp_carry__2/CO[0]}, {modsqr/plusOp_carry__2_n_4 modsqr/plusOp_carry__2/O[3]}, {modsqr/plusOp_carry__2_n_5 modsqr/plusOp_carry__2/O[2]}, {modsqr/plusOp_carry__2_n_6 modsqr/plusOp_carry__2/O[1]}, {modsqr/plusOp_carry__2_n_7 modsqr/plusOp_carry__2/O[0]}, {modsqr/plusOp_carry__1_n_0 modsqr/plusOp_carry__2/CI}, {<const0> modsqr/plusOp_carry__2/CYINIT}, {modsqr/prodreg_reg_n_0_[15] modsqr/plusOp_carry__2/DI[3]}, {modsqr/prodreg_reg_n_0_[14] modsqr/plusOp_carry__2/DI[2]}, {modsqr/prodreg_reg_n_0_[13] modsqr/plusOp_carry__2/DI[1]}, {modsqr/prodreg_reg_n_0_[12] modsqr/plusOp_carry__2/DI[0]}, {plusOp_carry__2_i_1_n_0 modsqr/plusOp_carry__2/S[3]}, {plusOp_carry__2_i_2_n_0 modsqr/plusOp_carry__2/S[2]}, {plusOp_carry__2_i_3_n_0 modsqr/plusOp_carry__2/S[1]}, {plusOp_carry__2_i_4_n_0 modsqr/plusOp_carry__2/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__3 - 
nets: {modsqr/plusOp_carry__3_n_0 modsqr/plusOp_carry__3/CO[3]}, { modsqr/plusOp_carry__3/CO[2]}, { modsqr/plusOp_carry__3/CO[1]}, { modsqr/plusOp_carry__3/CO[0]}, {modsqr/plusOp_carry__3_n_4 modsqr/plusOp_carry__3/O[3]}, {modsqr/plusOp_carry__3_n_5 modsqr/plusOp_carry__3/O[2]}, {modsqr/plusOp_carry__3_n_6 modsqr/plusOp_carry__3/O[1]}, {modsqr/plusOp_carry__3_n_7 modsqr/plusOp_carry__3/O[0]}, {modsqr/plusOp_carry__2_n_0 modsqr/plusOp_carry__3/CI}, {<const0> modsqr/plusOp_carry__3/CYINIT}, {modsqr/prodreg_reg_n_0_[19] modsqr/plusOp_carry__3/DI[3]}, {modsqr/prodreg_reg_n_0_[18] modsqr/plusOp_carry__3/DI[2]}, {modsqr/prodreg_reg_n_0_[17] modsqr/plusOp_carry__3/DI[1]}, {modsqr/prodreg_reg_n_0_[16] modsqr/plusOp_carry__3/DI[0]}, {plusOp_carry__3_i_1_n_0 modsqr/plusOp_carry__3/S[3]}, {plusOp_carry__3_i_2_n_0 modsqr/plusOp_carry__3/S[2]}, {plusOp_carry__3_i_3_n_0 modsqr/plusOp_carry__3/S[1]}, {plusOp_carry__3_i_4_n_0 modsqr/plusOp_carry__3/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__4 - 
nets: {modsqr/plusOp_carry__4_n_0 modsqr/plusOp_carry__4/CO[3]}, { modsqr/plusOp_carry__4/CO[2]}, { modsqr/plusOp_carry__4/CO[1]}, { modsqr/plusOp_carry__4/CO[0]}, {modsqr/plusOp_carry__4_n_4 modsqr/plusOp_carry__4/O[3]}, {modsqr/plusOp_carry__4_n_5 modsqr/plusOp_carry__4/O[2]}, {modsqr/plusOp_carry__4_n_6 modsqr/plusOp_carry__4/O[1]}, {modsqr/plusOp_carry__4_n_7 modsqr/plusOp_carry__4/O[0]}, {modsqr/plusOp_carry__3_n_0 modsqr/plusOp_carry__4/CI}, {<const0> modsqr/plusOp_carry__4/CYINIT}, {modsqr/prodreg_reg_n_0_[23] modsqr/plusOp_carry__4/DI[3]}, {modsqr/prodreg_reg_n_0_[22] modsqr/plusOp_carry__4/DI[2]}, {modsqr/prodreg_reg_n_0_[21] modsqr/plusOp_carry__4/DI[1]}, {modsqr/prodreg_reg_n_0_[20] modsqr/plusOp_carry__4/DI[0]}, {plusOp_carry__4_i_1_n_0 modsqr/plusOp_carry__4/S[3]}, {plusOp_carry__4_i_2_n_0 modsqr/plusOp_carry__4/S[2]}, {plusOp_carry__4_i_3_n_0 modsqr/plusOp_carry__4/S[1]}, {plusOp_carry__4_i_4_n_0 modsqr/plusOp_carry__4/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__5 - 
nets: {modsqr/plusOp_carry__5_n_0 modsqr/plusOp_carry__5/CO[3]}, { modsqr/plusOp_carry__5/CO[2]}, { modsqr/plusOp_carry__5/CO[1]}, { modsqr/plusOp_carry__5/CO[0]}, {modsqr/plusOp_carry__5_n_4 modsqr/plusOp_carry__5/O[3]}, {modsqr/plusOp_carry__5_n_5 modsqr/plusOp_carry__5/O[2]}, {modsqr/plusOp_carry__5_n_6 modsqr/plusOp_carry__5/O[1]}, {modsqr/plusOp_carry__5_n_7 modsqr/plusOp_carry__5/O[0]}, {modsqr/plusOp_carry__4_n_0 modsqr/plusOp_carry__5/CI}, {<const0> modsqr/plusOp_carry__5/CYINIT}, {modsqr/prodreg_reg_n_0_[27] modsqr/plusOp_carry__5/DI[3]}, {modsqr/prodreg_reg_n_0_[26] modsqr/plusOp_carry__5/DI[2]}, {modsqr/prodreg_reg_n_0_[25] modsqr/plusOp_carry__5/DI[1]}, {modsqr/prodreg_reg_n_0_[24] modsqr/plusOp_carry__5/DI[0]}, {plusOp_carry__5_i_1_n_0 modsqr/plusOp_carry__5/S[3]}, {plusOp_carry__5_i_2_n_0 modsqr/plusOp_carry__5/S[2]}, {plusOp_carry__5_i_3_n_0 modsqr/plusOp_carry__5/S[1]}, {plusOp_carry__5_i_4_n_0 modsqr/plusOp_carry__5/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__6 - 
nets: {modsqr/plusOp_carry__6_n_0 modsqr/plusOp_carry__6/CO[3]}, { modsqr/plusOp_carry__6/CO[2]}, { modsqr/plusOp_carry__6/CO[1]}, { modsqr/plusOp_carry__6/CO[0]}, {modsqr/plusOp_carry__6_n_4 modsqr/plusOp_carry__6/O[3]}, {modsqr/plusOp_carry__6_n_5 modsqr/plusOp_carry__6/O[2]}, {modsqr/plusOp_carry__6_n_6 modsqr/plusOp_carry__6/O[1]}, {modsqr/plusOp_carry__6_n_7 modsqr/plusOp_carry__6/O[0]}, {modsqr/plusOp_carry__5_n_0 modsqr/plusOp_carry__6/CI}, {<const0> modsqr/plusOp_carry__6/CYINIT}, {modsqr/prodreg_reg_n_0_[31] modsqr/plusOp_carry__6/DI[3]}, {modsqr/prodreg_reg_n_0_[30] modsqr/plusOp_carry__6/DI[2]}, {modsqr/prodreg_reg_n_0_[29] modsqr/plusOp_carry__6/DI[1]}, {modsqr/prodreg_reg_n_0_[28] modsqr/plusOp_carry__6/DI[0]}, {plusOp_carry__6_i_1_n_0 modsqr/plusOp_carry__6/S[3]}, {plusOp_carry__6_i_2_n_0 modsqr/plusOp_carry__6/S[2]}, {plusOp_carry__6_i_3_n_0 modsqr/plusOp_carry__6/S[1]}, {plusOp_carry__6_i_4_n_0 modsqr/plusOp_carry__6/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/plusOp_carry__7 - 
nets: { modsqr/plusOp_carry__7/CO[3]}, { modsqr/plusOp_carry__7/CO[2]}, { modsqr/plusOp_carry__7/CO[1]}, { modsqr/plusOp_carry__7/CO[0]}, { modsqr/plusOp_carry__7/O[3]}, { modsqr/plusOp_carry__7/O[2]}, {modsqr/plusOp_carry__7_n_6 modsqr/plusOp_carry__7/O[1]}, {modsqr/plusOp_carry__7_n_7 modsqr/plusOp_carry__7/O[0]}, {modsqr/plusOp_carry__6_n_0 modsqr/plusOp_carry__7/CI}, {<const0> modsqr/plusOp_carry__7/CYINIT}, {<const0> modsqr/plusOp_carry__7/DI[3]}, {<const0> modsqr/plusOp_carry__7/DI[2]}, {<const0> modsqr/plusOp_carry__7/DI[1]}, {modsqr/prodreg_reg_n_0_[32] modsqr/plusOp_carry__7/DI[0]}, {<const0> modsqr/plusOp_carry__7/S[3]}, {<const0> modsqr/plusOp_carry__7/S[2]}, {plusOp_carry__7_i_1_n_0 modsqr/plusOp_carry__7/S[1]}, {plusOp_carry__7_i_2_n_0 modsqr/plusOp_carry__7/S[0]}, 
BEL: SLICEL.CARRY4, 
CLASS: cell, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: CARRY, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: CARRY.others.CARRY4, 
REF_NAME: CARRY4, 

modsqr/prodreg_reg[0] - 
nets: {modsqr/prodreg_reg_n_0_[0] modsqr/prodreg_reg[0]/Q}, {clk modsqr/prodreg_reg[0]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[0]/CE}, {prodreg[0]_i_1_n_0 modsqr/prodreg_reg[0]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[10] - 
nets: {modsqr/prodreg_reg_n_0_[10] modsqr/prodreg_reg[10]/Q}, {clk modsqr/prodreg_reg[10]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[10]/CE}, {prodreg[10]_i_1_n_0 modsqr/prodreg_reg[10]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[11] - 
nets: {modsqr/prodreg_reg_n_0_[11] modsqr/prodreg_reg[11]/Q}, {clk modsqr/prodreg_reg[11]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[11]/CE}, {prodreg[11]_i_1_n_0 modsqr/prodreg_reg[11]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[12] - 
nets: {modsqr/prodreg_reg_n_0_[12] modsqr/prodreg_reg[12]/Q}, {clk modsqr/prodreg_reg[12]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[12]/CE}, {prodreg[12]_i_1_n_0 modsqr/prodreg_reg[12]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[12]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[13] - 
nets: {modsqr/prodreg_reg_n_0_[13] modsqr/prodreg_reg[13]/Q}, {clk modsqr/prodreg_reg[13]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[13]/CE}, {prodreg[13]_i_1_n_0 modsqr/prodreg_reg[13]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[13]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[14] - 
nets: {modsqr/prodreg_reg_n_0_[14] modsqr/prodreg_reg[14]/Q}, {clk modsqr/prodreg_reg[14]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[14]/CE}, {prodreg[14]_i_1_n_0 modsqr/prodreg_reg[14]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[15] - 
nets: {modsqr/prodreg_reg_n_0_[15] modsqr/prodreg_reg[15]/Q}, {clk modsqr/prodreg_reg[15]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[15]/CE}, {prodreg[15]_i_1_n_0 modsqr/prodreg_reg[15]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[16] - 
nets: {modsqr/prodreg_reg_n_0_[16] modsqr/prodreg_reg[16]/Q}, {clk modsqr/prodreg_reg[16]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[16]/CE}, {prodreg[16]_i_1_n_0 modsqr/prodreg_reg[16]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[16]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[17] - 
nets: {modsqr/prodreg_reg_n_0_[17] modsqr/prodreg_reg[17]/Q}, {clk modsqr/prodreg_reg[17]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[17]/CE}, {prodreg[17]_i_1_n_0 modsqr/prodreg_reg[17]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[18] - 
nets: {modsqr/prodreg_reg_n_0_[18] modsqr/prodreg_reg[18]/Q}, {clk modsqr/prodreg_reg[18]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[18]/CE}, {prodreg[18]_i_1_n_0 modsqr/prodreg_reg[18]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[19] - 
nets: {modsqr/prodreg_reg_n_0_[19] modsqr/prodreg_reg[19]/Q}, {clk modsqr/prodreg_reg[19]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[19]/CE}, {prodreg[19]_i_1_n_0 modsqr/prodreg_reg[19]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[19]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[1] - 
nets: {modsqr/prodreg_reg_n_0_[1] modsqr/prodreg_reg[1]/Q}, {clk modsqr/prodreg_reg[1]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[1]/CE}, {prodreg[1]_i_1_n_0 modsqr/prodreg_reg[1]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[20] - 
nets: {modsqr/prodreg_reg_n_0_[20] modsqr/prodreg_reg[20]/Q}, {clk modsqr/prodreg_reg[20]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[20]/CE}, {prodreg[20]_i_1_n_0 modsqr/prodreg_reg[20]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[21] - 
nets: {modsqr/prodreg_reg_n_0_[21] modsqr/prodreg_reg[21]/Q}, {clk modsqr/prodreg_reg[21]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[21]/CE}, {prodreg[21]_i_1_n_0 modsqr/prodreg_reg[21]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[22] - 
nets: {modsqr/prodreg_reg_n_0_[22] modsqr/prodreg_reg[22]/Q}, {clk modsqr/prodreg_reg[22]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[22]/CE}, {prodreg[22]_i_1_n_0 modsqr/prodreg_reg[22]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[23] - 
nets: {modsqr/prodreg_reg_n_0_[23] modsqr/prodreg_reg[23]/Q}, {clk modsqr/prodreg_reg[23]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[23]/CE}, {prodreg[23]_i_1_n_0 modsqr/prodreg_reg[23]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[24] - 
nets: {modsqr/prodreg_reg_n_0_[24] modsqr/prodreg_reg[24]/Q}, {clk modsqr/prodreg_reg[24]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[24]/CE}, {prodreg[24]_i_1_n_0 modsqr/prodreg_reg[24]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[25] - 
nets: {modsqr/prodreg_reg_n_0_[25] modsqr/prodreg_reg[25]/Q}, {clk modsqr/prodreg_reg[25]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[25]/CE}, {prodreg[25]_i_1_n_0 modsqr/prodreg_reg[25]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[26] - 
nets: {modsqr/prodreg_reg_n_0_[26] modsqr/prodreg_reg[26]/Q}, {clk modsqr/prodreg_reg[26]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[26]/CE}, {prodreg[26]_i_1_n_0 modsqr/prodreg_reg[26]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[27] - 
nets: {modsqr/prodreg_reg_n_0_[27] modsqr/prodreg_reg[27]/Q}, {clk modsqr/prodreg_reg[27]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[27]/CE}, {prodreg[27]_i_1_n_0 modsqr/prodreg_reg[27]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[28] - 
nets: {modsqr/prodreg_reg_n_0_[28] modsqr/prodreg_reg[28]/Q}, {clk modsqr/prodreg_reg[28]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[28]/CE}, {prodreg[28]_i_1_n_0 modsqr/prodreg_reg[28]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[29] - 
nets: {modsqr/prodreg_reg_n_0_[29] modsqr/prodreg_reg[29]/Q}, {clk modsqr/prodreg_reg[29]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[29]/CE}, {prodreg[29]_i_1_n_0 modsqr/prodreg_reg[29]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[2] - 
nets: {modsqr/prodreg_reg_n_0_[2] modsqr/prodreg_reg[2]/Q}, {clk modsqr/prodreg_reg[2]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[2]/CE}, {prodreg[2]_i_1_n_0 modsqr/prodreg_reg[2]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[30] - 
nets: {modsqr/prodreg_reg_n_0_[30] modsqr/prodreg_reg[30]/Q}, {clk modsqr/prodreg_reg[30]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[30]/CE}, {prodreg[30]_i_1_n_0 modsqr/prodreg_reg[30]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[31] - 
nets: {modsqr/prodreg_reg_n_0_[31] modsqr/prodreg_reg[31]/Q}, {clk modsqr/prodreg_reg[31]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[31]/CE}, {prodreg[31]_i_1_n_0 modsqr/prodreg_reg[31]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[32] - 
nets: {modsqr/prodreg_reg_n_0_[32] modsqr/prodreg_reg[32]/Q}, {clk modsqr/prodreg_reg[32]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[32]/CE}, {prodreg[32]_i_1_n_0 modsqr/prodreg_reg[32]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[32]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[33] - 
nets: {modsqr/prodreg_reg_n_0_[33] modsqr/prodreg_reg[33]/Q}, {clk modsqr/prodreg_reg[33]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[33]/CE}, {prodreg[33]_i_3_n_0 modsqr/prodreg_reg[33]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[33]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[3] - 
nets: {modsqr/prodreg_reg_n_0_[3] modsqr/prodreg_reg[3]/Q}, {clk modsqr/prodreg_reg[3]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[3]/CE}, {prodreg[3]_i_1_n_0 modsqr/prodreg_reg[3]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X49Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[4] - 
nets: {modsqr/prodreg_reg_n_0_[4] modsqr/prodreg_reg[4]/Q}, {clk modsqr/prodreg_reg[4]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[4]/CE}, {prodreg[4]_i_1_n_0 modsqr/prodreg_reg[4]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[5] - 
nets: {modsqr/prodreg_reg_n_0_[5] modsqr/prodreg_reg[5]/Q}, {clk modsqr/prodreg_reg[5]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[5]/CE}, {prodreg[5]_i_1_n_0 modsqr/prodreg_reg[5]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[5]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[6] - 
nets: {modsqr/prodreg_reg_n_0_[6] modsqr/prodreg_reg[6]/Q}, {clk modsqr/prodreg_reg[6]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[6]/CE}, {prodreg[6]_i_1_n_0 modsqr/prodreg_reg[6]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[6]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[7] - 
nets: {modsqr/prodreg_reg_n_0_[7] modsqr/prodreg_reg[7]/Q}, {clk modsqr/prodreg_reg[7]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[7]/CE}, {prodreg[7]_i_1_n_0 modsqr/prodreg_reg[7]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[7]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[8] - 
nets: {modsqr/prodreg_reg_n_0_[8] modsqr/prodreg_reg[8]/Q}, {clk modsqr/prodreg_reg[8]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[8]/CE}, {prodreg[8]_i_1_n_0 modsqr/prodreg_reg[8]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[8]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

modsqr/prodreg_reg[9] - 
nets: {modsqr/prodreg_reg_n_0_[9] modsqr/prodreg_reg[9]/Q}, {clk modsqr/prodreg_reg[9]/C}, {modsqr/prodreg0 modsqr/prodreg_reg[9]/CE}, {prodreg[9]_i_1_n_0 modsqr/prodreg_reg[9]/D}, {prodreg[33]_i_1__0_n_0 modsqr/prodreg_reg[9]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

mpreg[0]_i_1 - 
nets: {mpreg[0]_i_1_n_0 mpreg[0]_i_1/O}, {root[0] mpreg[0]_i_1/I0}, {sqrrdy mpreg[0]_i_1/I1}, {modsqr/mpreg_reg_n_0_[1] mpreg[0]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[0]_i_1__0 - 
nets: {mpreg[0]_i_1__0_n_0 mpreg[0]_i_1__0/O}, {sqrin_reg_n_0_[0] mpreg[0]_i_1__0/I0}, {multrdy mpreg[0]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[1] mpreg[0]_i_1__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[10]_i_1 - 
nets: {mpreg[10]_i_1_n_0 mpreg[10]_i_1/O}, {root[10] mpreg[10]_i_1/I0}, {sqrrdy mpreg[10]_i_1/I1}, {modsqr/mpreg_reg_n_0_[11] mpreg[10]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[10]_i_1__0 - 
nets: {mpreg[10]_i_1__0_n_0 mpreg[10]_i_1__0/O}, {sqrin_reg_n_0_[10] mpreg[10]_i_1__0/I0}, {multrdy mpreg[10]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[11] mpreg[10]_i_1__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[11]_i_1 - 
nets: {mpreg[11]_i_1_n_0 mpreg[11]_i_1/O}, {root[11] mpreg[11]_i_1/I0}, {sqrrdy mpreg[11]_i_1/I1}, {modsqr/mpreg_reg_n_0_[12] mpreg[11]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[11]_i_1__0 - 
nets: {mpreg[11]_i_1__0_n_0 mpreg[11]_i_1__0/O}, {sqrin_reg_n_0_[11] mpreg[11]_i_1__0/I0}, {multrdy mpreg[11]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[12] mpreg[11]_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[12]_i_1 - 
nets: {mpreg[12]_i_1_n_0 mpreg[12]_i_1/O}, {root[12] mpreg[12]_i_1/I0}, {sqrrdy mpreg[12]_i_1/I1}, {modsqr/mpreg_reg_n_0_[13] mpreg[12]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[12]_i_1__0 - 
nets: {mpreg[12]_i_1__0_n_0 mpreg[12]_i_1__0/O}, {sqrin_reg_n_0_[12] mpreg[12]_i_1__0/I0}, {multrdy mpreg[12]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[13] mpreg[12]_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[13]_i_1 - 
nets: {mpreg[13]_i_1_n_0 mpreg[13]_i_1/O}, {root[13] mpreg[13]_i_1/I0}, {sqrrdy mpreg[13]_i_1/I1}, {modsqr/mpreg_reg_n_0_[14] mpreg[13]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[13]_i_1__0 - 
nets: {mpreg[13]_i_1__0_n_0 mpreg[13]_i_1__0/O}, {sqrin_reg_n_0_[13] mpreg[13]_i_1__0/I0}, {multrdy mpreg[13]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[14] mpreg[13]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[14]_i_1 - 
nets: {mpreg[14]_i_1_n_0 mpreg[14]_i_1/O}, {root[14] mpreg[14]_i_1/I0}, {sqrrdy mpreg[14]_i_1/I1}, {modsqr/mpreg_reg_n_0_[15] mpreg[14]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[14]_i_1__0 - 
nets: {mpreg[14]_i_1__0_n_0 mpreg[14]_i_1__0/O}, {sqrin_reg_n_0_[14] mpreg[14]_i_1__0/I0}, {multrdy mpreg[14]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[15] mpreg[14]_i_1__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[15]_i_1 - 
nets: {mpreg[15]_i_1_n_0 mpreg[15]_i_1/O}, {root[15] mpreg[15]_i_1/I0}, {sqrrdy mpreg[15]_i_1/I1}, {modsqr/mpreg_reg_n_0_[16] mpreg[15]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[15]_i_1__0 - 
nets: {mpreg[15]_i_1__0_n_0 mpreg[15]_i_1__0/O}, {sqrin_reg_n_0_[15] mpreg[15]_i_1__0/I0}, {multrdy mpreg[15]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[16] mpreg[15]_i_1__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[16]_i_1 - 
nets: {mpreg[16]_i_1_n_0 mpreg[16]_i_1/O}, {root[16] mpreg[16]_i_1/I0}, {sqrrdy mpreg[16]_i_1/I1}, {modsqr/mpreg_reg_n_0_[17] mpreg[16]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[16]_i_1__0 - 
nets: {mpreg[16]_i_1__0_n_0 mpreg[16]_i_1__0/O}, {sqrin_reg_n_0_[16] mpreg[16]_i_1__0/I0}, {multrdy mpreg[16]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[17] mpreg[16]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[17]_i_1 - 
nets: {mpreg[17]_i_1_n_0 mpreg[17]_i_1/O}, {root[17] mpreg[17]_i_1/I0}, {sqrrdy mpreg[17]_i_1/I1}, {modsqr/mpreg_reg_n_0_[18] mpreg[17]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[17]_i_1__0 - 
nets: {mpreg[17]_i_1__0_n_0 mpreg[17]_i_1__0/O}, {sqrin_reg_n_0_[17] mpreg[17]_i_1__0/I0}, {multrdy mpreg[17]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[18] mpreg[17]_i_1__0/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[18]_i_1 - 
nets: {mpreg[18]_i_1_n_0 mpreg[18]_i_1/O}, {root[18] mpreg[18]_i_1/I0}, {sqrrdy mpreg[18]_i_1/I1}, {modsqr/mpreg_reg_n_0_[19] mpreg[18]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[18]_i_1__0 - 
nets: {mpreg[18]_i_1__0_n_0 mpreg[18]_i_1__0/O}, {sqrin_reg_n_0_[18] mpreg[18]_i_1__0/I0}, {multrdy mpreg[18]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[19] mpreg[18]_i_1__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[19]_i_1 - 
nets: {mpreg[19]_i_1_n_0 mpreg[19]_i_1/O}, {root[19] mpreg[19]_i_1/I0}, {sqrrdy mpreg[19]_i_1/I1}, {modsqr/mpreg_reg_n_0_[20] mpreg[19]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[19]_i_1__0 - 
nets: {mpreg[19]_i_1__0_n_0 mpreg[19]_i_1__0/O}, {sqrin_reg_n_0_[19] mpreg[19]_i_1__0/I0}, {multrdy mpreg[19]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[20] mpreg[19]_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[1]_i_1 - 
nets: {mpreg[1]_i_1_n_0 mpreg[1]_i_1/O}, {root[1] mpreg[1]_i_1/I0}, {sqrrdy mpreg[1]_i_1/I1}, {modsqr/mpreg_reg_n_0_[2] mpreg[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[1]_i_1__0 - 
nets: {mpreg[1]_i_1__0_n_0 mpreg[1]_i_1__0/O}, {sqrin_reg_n_0_[1] mpreg[1]_i_1__0/I0}, {multrdy mpreg[1]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[2] mpreg[1]_i_1__0/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[20]_i_1 - 
nets: {mpreg[20]_i_1_n_0 mpreg[20]_i_1/O}, {root[20] mpreg[20]_i_1/I0}, {sqrrdy mpreg[20]_i_1/I1}, {modsqr/mpreg_reg_n_0_[21] mpreg[20]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[20]_i_1__0 - 
nets: {mpreg[20]_i_1__0_n_0 mpreg[20]_i_1__0/O}, {sqrin_reg_n_0_[20] mpreg[20]_i_1__0/I0}, {multrdy mpreg[20]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[21] mpreg[20]_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[21]_i_1 - 
nets: {mpreg[21]_i_1_n_0 mpreg[21]_i_1/O}, {root[21] mpreg[21]_i_1/I0}, {sqrrdy mpreg[21]_i_1/I1}, {modsqr/mpreg_reg_n_0_[22] mpreg[21]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[21]_i_1__0 - 
nets: {mpreg[21]_i_1__0_n_0 mpreg[21]_i_1__0/O}, {sqrin_reg_n_0_[21] mpreg[21]_i_1__0/I0}, {multrdy mpreg[21]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[22] mpreg[21]_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[22]_i_1 - 
nets: {mpreg[22]_i_1_n_0 mpreg[22]_i_1/O}, {root[22] mpreg[22]_i_1/I0}, {sqrrdy mpreg[22]_i_1/I1}, {modsqr/mpreg_reg_n_0_[23] mpreg[22]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[22]_i_1__0 - 
nets: {mpreg[22]_i_1__0_n_0 mpreg[22]_i_1__0/O}, {sqrin_reg_n_0_[22] mpreg[22]_i_1__0/I0}, {multrdy mpreg[22]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[23] mpreg[22]_i_1__0/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[23]_i_1 - 
nets: {mpreg[23]_i_1_n_0 mpreg[23]_i_1/O}, {root[23] mpreg[23]_i_1/I0}, {sqrrdy mpreg[23]_i_1/I1}, {modsqr/mpreg_reg_n_0_[24] mpreg[23]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[23]_i_1__0 - 
nets: {mpreg[23]_i_1__0_n_0 mpreg[23]_i_1__0/O}, {sqrin_reg_n_0_[23] mpreg[23]_i_1__0/I0}, {multrdy mpreg[23]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[24] mpreg[23]_i_1__0/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[24]_i_1 - 
nets: {mpreg[24]_i_1_n_0 mpreg[24]_i_1/O}, {root[24] mpreg[24]_i_1/I0}, {sqrrdy mpreg[24]_i_1/I1}, {modsqr/mpreg_reg_n_0_[25] mpreg[24]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[24]_i_1__0 - 
nets: {mpreg[24]_i_1__0_n_0 mpreg[24]_i_1__0/O}, {sqrin_reg_n_0_[24] mpreg[24]_i_1__0/I0}, {multrdy mpreg[24]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[25] mpreg[24]_i_1__0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[25]_i_1 - 
nets: {mpreg[25]_i_1_n_0 mpreg[25]_i_1/O}, {root[25] mpreg[25]_i_1/I0}, {sqrrdy mpreg[25]_i_1/I1}, {modsqr/mpreg_reg_n_0_[26] mpreg[25]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[25]_i_1__0 - 
nets: {mpreg[25]_i_1__0_n_0 mpreg[25]_i_1__0/O}, {sqrin_reg_n_0_[25] mpreg[25]_i_1__0/I0}, {multrdy mpreg[25]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[26] mpreg[25]_i_1__0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[26]_i_1 - 
nets: {mpreg[26]_i_1_n_0 mpreg[26]_i_1/O}, {root[26] mpreg[26]_i_1/I0}, {sqrrdy mpreg[26]_i_1/I1}, {modsqr/mpreg_reg_n_0_[27] mpreg[26]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[26]_i_1__0 - 
nets: {mpreg[26]_i_1__0_n_0 mpreg[26]_i_1__0/O}, {sqrin_reg_n_0_[26] mpreg[26]_i_1__0/I0}, {multrdy mpreg[26]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[27] mpreg[26]_i_1__0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[27]_i_1 - 
nets: {mpreg[27]_i_1_n_0 mpreg[27]_i_1/O}, {root[27] mpreg[27]_i_1/I0}, {sqrrdy mpreg[27]_i_1/I1}, {modsqr/mpreg_reg_n_0_[28] mpreg[27]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[27]_i_1__0 - 
nets: {mpreg[27]_i_1__0_n_0 mpreg[27]_i_1__0/O}, {sqrin_reg_n_0_[27] mpreg[27]_i_1__0/I0}, {multrdy mpreg[27]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[28] mpreg[27]_i_1__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[28]_i_1 - 
nets: {mpreg[28]_i_1_n_0 mpreg[28]_i_1/O}, {root[28] mpreg[28]_i_1/I0}, {sqrrdy mpreg[28]_i_1/I1}, {modsqr/mpreg_reg_n_0_[29] mpreg[28]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[28]_i_1__0 - 
nets: {mpreg[28]_i_1__0_n_0 mpreg[28]_i_1__0/O}, {sqrin_reg_n_0_[28] mpreg[28]_i_1__0/I0}, {multrdy mpreg[28]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[29] mpreg[28]_i_1__0/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[29]_i_1 - 
nets: {mpreg[29]_i_1_n_0 mpreg[29]_i_1/O}, {root[29] mpreg[29]_i_1/I0}, {sqrrdy mpreg[29]_i_1/I1}, {modsqr/mpreg_reg_n_0_[30] mpreg[29]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[29]_i_1__0 - 
nets: {mpreg[29]_i_1__0_n_0 mpreg[29]_i_1__0/O}, {sqrin_reg_n_0_[29] mpreg[29]_i_1__0/I0}, {multrdy mpreg[29]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[30] mpreg[29]_i_1__0/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[2]_i_1 - 
nets: {mpreg[2]_i_1_n_0 mpreg[2]_i_1/O}, {root[2] mpreg[2]_i_1/I0}, {sqrrdy mpreg[2]_i_1/I1}, {modsqr/mpreg_reg_n_0_[3] mpreg[2]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[2]_i_1__0 - 
nets: {mpreg[2]_i_1__0_n_0 mpreg[2]_i_1__0/O}, {sqrin_reg_n_0_[2] mpreg[2]_i_1__0/I0}, {multrdy mpreg[2]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[3] mpreg[2]_i_1__0/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[30]_i_1 - 
nets: {mpreg[30]_i_1_n_0 mpreg[30]_i_1/O}, {root[30] mpreg[30]_i_1/I0}, {sqrrdy mpreg[30]_i_1/I1}, {modsqr/mpreg_reg_n_0_[31] mpreg[30]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[30]_i_1__0 - 
nets: {mpreg[30]_i_1__0_n_0 mpreg[30]_i_1__0/O}, {sqrin_reg_n_0_[30] mpreg[30]_i_1__0/I0}, {multrdy mpreg[30]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[31] mpreg[30]_i_1__0/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[31]_i_1 - 
nets: {modmultiply/mpreg0 mpreg[31]_i_1/O}, {mpreg[31]_i_3_n_0 mpreg[31]_i_1/I0}, {multrdy mpreg[31]_i_1/I1}, {multgo_reg_n_0 mpreg[31]_i_1/I2}, {reset mpreg[31]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h00E2, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_10 - 
nets: {mpreg[31]_i_10_n_0 mpreg[31]_i_10/O}, {modmultiply/mpreg_reg_n_0_[31] mpreg[31]_i_10/I0}, {modmultiply/mpreg_reg_n_0_[28] mpreg[31]_i_10/I1}, {modmultiply/mpreg_reg_n_0_[30] mpreg[31]_i_10/I2}, {modmultiply/mpreg_reg_n_0_[29] mpreg[31]_i_10/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_10__0 - 
nets: {mpreg[31]_i_10__0_n_0 mpreg[31]_i_10__0/O}, {modsqr/mpreg_reg_n_0_[31] mpreg[31]_i_10__0/I0}, {modsqr/mpreg_reg_n_0_[28] mpreg[31]_i_10__0/I1}, {modsqr/mpreg_reg_n_0_[30] mpreg[31]_i_10__0/I2}, {modsqr/mpreg_reg_n_0_[29] mpreg[31]_i_10__0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_11 - 
nets: {mpreg[31]_i_11_n_0 mpreg[31]_i_11/O}, {modmultiply/mpreg_reg_n_0_[2] mpreg[31]_i_11/I0}, {modmultiply/mpreg_reg_n_0_[1] mpreg[31]_i_11/I1}, {modmultiply/mpreg_reg_n_0_[0] mpreg[31]_i_11/I2}, {modmultiply/mpreg_reg_n_0_[3] mpreg[31]_i_11/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_11__0 - 
nets: {mpreg[31]_i_11__0_n_0 mpreg[31]_i_11__0/O}, {modsqr/mpreg_reg_n_0_[2] mpreg[31]_i_11__0/I0}, {modsqr/mpreg_reg_n_0_[1] mpreg[31]_i_11__0/I1}, {modsqr/mpreg_reg_n_0_[0] mpreg[31]_i_11__0/I2}, {modsqr/mpreg_reg_n_0_[3] mpreg[31]_i_11__0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X44Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_1__0 - 
nets: {modsqr/mpreg0 mpreg[31]_i_1__0/O}, {mpreg[31]_i_3__0_n_0 mpreg[31]_i_1__0/I0}, {multgo_reg_n_0 mpreg[31]_i_1__0/I1}, {sqrrdy mpreg[31]_i_1__0/I2}, {reset mpreg[31]_i_1__0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h00CA, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_2 - 
nets: {mpreg[31]_i_2_n_0 mpreg[31]_i_2/O}, {sqrrdy mpreg[31]_i_2/I0}, {root[31] mpreg[31]_i_2/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X46Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mpreg[31]_i_2__0 - 
nets: {mpreg[31]_i_2__0_n_0 mpreg[31]_i_2__0/O}, {multrdy mpreg[31]_i_2__0/I0}, {sqrin_reg_n_0_[31] mpreg[31]_i_2__0/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

mpreg[31]_i_3 - 
nets: {mpreg[31]_i_3_n_0 mpreg[31]_i_3/O}, {mpreg[31]_i_4_n_0 mpreg[31]_i_3/I0}, {mpreg[31]_i_5_n_0 mpreg[31]_i_3/I1}, {mpreg[31]_i_6_n_0 mpreg[31]_i_3/I2}, {mpreg[31]_i_7_n_0 mpreg[31]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X40Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_3__0 - 
nets: {mpreg[31]_i_3__0_n_0 mpreg[31]_i_3__0/O}, {mpreg[31]_i_4__0_n_0 mpreg[31]_i_3__0/I0}, {mpreg[31]_i_5__0_n_0 mpreg[31]_i_3__0/I1}, {mpreg[31]_i_6__0_n_0 mpreg[31]_i_3__0/I2}, {mpreg[31]_i_7__0_n_0 mpreg[31]_i_3__0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFEFF, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_4 - 
nets: {mpreg[31]_i_4_n_0 mpreg[31]_i_4/O}, {modmultiply/mpreg_reg_n_0_[17] mpreg[31]_i_4/I0}, {modmultiply/mpreg_reg_n_0_[18] mpreg[31]_i_4/I1}, {modmultiply/mpreg_reg_n_0_[16] mpreg[31]_i_4/I2}, {modmultiply/mpreg_reg_n_0_[19] mpreg[31]_i_4/I3}, {mpreg[31]_i_8_n_0 mpreg[31]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X40Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_4__0 - 
nets: {mpreg[31]_i_4__0_n_0 mpreg[31]_i_4__0/O}, {modsqr/mpreg_reg_n_0_[17] mpreg[31]_i_4__0/I0}, {modsqr/mpreg_reg_n_0_[18] mpreg[31]_i_4__0/I1}, {modsqr/mpreg_reg_n_0_[16] mpreg[31]_i_4__0/I2}, {modsqr/mpreg_reg_n_0_[19] mpreg[31]_i_4__0/I3}, {mpreg[31]_i_8__0_n_0 mpreg[31]_i_4__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X45Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_5 - 
nets: {mpreg[31]_i_5_n_0 mpreg[31]_i_5/O}, {modmultiply/mpreg_reg_n_0_[9] mpreg[31]_i_5/I0}, {modmultiply/mpreg_reg_n_0_[10] mpreg[31]_i_5/I1}, {modmultiply/mpreg_reg_n_0_[8] mpreg[31]_i_5/I2}, {modmultiply/mpreg_reg_n_0_[11] mpreg[31]_i_5/I3}, {mpreg[31]_i_9_n_0 mpreg[31]_i_5/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_5__0 - 
nets: {mpreg[31]_i_5__0_n_0 mpreg[31]_i_5__0/O}, {modsqr/mpreg_reg_n_0_[9] mpreg[31]_i_5__0/I0}, {modsqr/mpreg_reg_n_0_[10] mpreg[31]_i_5__0/I1}, {modsqr/mpreg_reg_n_0_[8] mpreg[31]_i_5__0/I2}, {modsqr/mpreg_reg_n_0_[11] mpreg[31]_i_5__0/I3}, {mpreg[31]_i_9__0_n_0 mpreg[31]_i_5__0/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_6 - 
nets: {mpreg[31]_i_6_n_0 mpreg[31]_i_6/O}, {modmultiply/mpreg_reg_n_0_[5] mpreg[31]_i_6/I0}, {modmultiply/mpreg_reg_n_0_[6] mpreg[31]_i_6/I1}, {modmultiply/mpreg_reg_n_0_[4] mpreg[31]_i_6/I2}, {modmultiply/mpreg_reg_n_0_[7] mpreg[31]_i_6/I3}, {mpreg[31]_i_10_n_0 mpreg[31]_i_6/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_6__0 - 
nets: {mpreg[31]_i_6__0_n_0 mpreg[31]_i_6__0/O}, {modsqr/mpreg_reg_n_0_[5] mpreg[31]_i_6__0/I0}, {modsqr/mpreg_reg_n_0_[6] mpreg[31]_i_6__0/I1}, {modsqr/mpreg_reg_n_0_[4] mpreg[31]_i_6__0/I2}, {modsqr/mpreg_reg_n_0_[7] mpreg[31]_i_6__0/I3}, {mpreg[31]_i_10__0_n_0 mpreg[31]_i_6__0/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hFFFFFFFE, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_7 - 
nets: {mpreg[31]_i_7_n_0 mpreg[31]_i_7/O}, {modmultiply/mpreg_reg_n_0_[25] mpreg[31]_i_7/I0}, {modmultiply/mpreg_reg_n_0_[26] mpreg[31]_i_7/I1}, {modmultiply/mpreg_reg_n_0_[24] mpreg[31]_i_7/I2}, {modmultiply/mpreg_reg_n_0_[27] mpreg[31]_i_7/I3}, {mpreg[31]_i_11_n_0 mpreg[31]_i_7/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_7__0 - 
nets: {mpreg[31]_i_7__0_n_0 mpreg[31]_i_7__0/O}, {modsqr/mpreg_reg_n_0_[25] mpreg[31]_i_7__0/I0}, {modsqr/mpreg_reg_n_0_[26] mpreg[31]_i_7__0/I1}, {modsqr/mpreg_reg_n_0_[24] mpreg[31]_i_7__0/I2}, {modsqr/mpreg_reg_n_0_[27] mpreg[31]_i_7__0/I3}, {mpreg[31]_i_11__0_n_0 mpreg[31]_i_7__0/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00000001, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

mpreg[31]_i_8 - 
nets: {mpreg[31]_i_8_n_0 mpreg[31]_i_8/O}, {modmultiply/mpreg_reg_n_0_[15] mpreg[31]_i_8/I0}, {modmultiply/mpreg_reg_n_0_[12] mpreg[31]_i_8/I1}, {modmultiply/mpreg_reg_n_0_[14] mpreg[31]_i_8/I2}, {modmultiply/mpreg_reg_n_0_[13] mpreg[31]_i_8/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X41Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_8__0 - 
nets: {mpreg[31]_i_8__0_n_0 mpreg[31]_i_8__0/O}, {modsqr/mpreg_reg_n_0_[15] mpreg[31]_i_8__0/I0}, {modsqr/mpreg_reg_n_0_[12] mpreg[31]_i_8__0/I1}, {modsqr/mpreg_reg_n_0_[14] mpreg[31]_i_8__0/I2}, {modsqr/mpreg_reg_n_0_[13] mpreg[31]_i_8__0/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_9 - 
nets: {mpreg[31]_i_9_n_0 mpreg[31]_i_9/O}, {modmultiply/mpreg_reg_n_0_[23] mpreg[31]_i_9/I0}, {modmultiply/mpreg_reg_n_0_[20] mpreg[31]_i_9/I1}, {modmultiply/mpreg_reg_n_0_[22] mpreg[31]_i_9/I2}, {modmultiply/mpreg_reg_n_0_[21] mpreg[31]_i_9/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[31]_i_9__0 - 
nets: {mpreg[31]_i_9__0_n_0 mpreg[31]_i_9__0/O}, {modsqr/mpreg_reg_n_0_[23] mpreg[31]_i_9__0/I0}, {modsqr/mpreg_reg_n_0_[20] mpreg[31]_i_9__0/I1}, {modsqr/mpreg_reg_n_0_[22] mpreg[31]_i_9__0/I2}, {modsqr/mpreg_reg_n_0_[21] mpreg[31]_i_9__0/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'hFFFE, 
LOC: SLICE_X44Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

mpreg[3]_i_1 - 
nets: {mpreg[3]_i_1_n_0 mpreg[3]_i_1/O}, {root[3] mpreg[3]_i_1/I0}, {sqrrdy mpreg[3]_i_1/I1}, {modsqr/mpreg_reg_n_0_[4] mpreg[3]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[3]_i_1__0 - 
nets: {mpreg[3]_i_1__0_n_0 mpreg[3]_i_1__0/O}, {sqrin_reg_n_0_[3] mpreg[3]_i_1__0/I0}, {multrdy mpreg[3]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[4] mpreg[3]_i_1__0/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[4]_i_1 - 
nets: {mpreg[4]_i_1_n_0 mpreg[4]_i_1/O}, {root[4] mpreg[4]_i_1/I0}, {sqrrdy mpreg[4]_i_1/I1}, {modsqr/mpreg_reg_n_0_[5] mpreg[4]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[4]_i_1__0 - 
nets: {mpreg[4]_i_1__0_n_0 mpreg[4]_i_1__0/O}, {sqrin_reg_n_0_[4] mpreg[4]_i_1__0/I0}, {multrdy mpreg[4]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[5] mpreg[4]_i_1__0/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[5]_i_1 - 
nets: {mpreg[5]_i_1_n_0 mpreg[5]_i_1/O}, {root[5] mpreg[5]_i_1/I0}, {sqrrdy mpreg[5]_i_1/I1}, {modsqr/mpreg_reg_n_0_[6] mpreg[5]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[5]_i_1__0 - 
nets: {mpreg[5]_i_1__0_n_0 mpreg[5]_i_1__0/O}, {sqrin_reg_n_0_[5] mpreg[5]_i_1__0/I0}, {multrdy mpreg[5]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[6] mpreg[5]_i_1__0/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[6]_i_1 - 
nets: {mpreg[6]_i_1_n_0 mpreg[6]_i_1/O}, {root[6] mpreg[6]_i_1/I0}, {sqrrdy mpreg[6]_i_1/I1}, {modsqr/mpreg_reg_n_0_[7] mpreg[6]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[6]_i_1__0 - 
nets: {mpreg[6]_i_1__0_n_0 mpreg[6]_i_1__0/O}, {sqrin_reg_n_0_[6] mpreg[6]_i_1__0/I0}, {multrdy mpreg[6]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[7] mpreg[6]_i_1__0/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[7]_i_1 - 
nets: {mpreg[7]_i_1_n_0 mpreg[7]_i_1/O}, {root[7] mpreg[7]_i_1/I0}, {sqrrdy mpreg[7]_i_1/I1}, {modsqr/mpreg_reg_n_0_[8] mpreg[7]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[7]_i_1__0 - 
nets: {mpreg[7]_i_1__0_n_0 mpreg[7]_i_1__0/O}, {sqrin_reg_n_0_[7] mpreg[7]_i_1__0/I0}, {multrdy mpreg[7]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[8] mpreg[7]_i_1__0/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[8]_i_1 - 
nets: {mpreg[8]_i_1_n_0 mpreg[8]_i_1/O}, {root[8] mpreg[8]_i_1/I0}, {sqrrdy mpreg[8]_i_1/I1}, {modsqr/mpreg_reg_n_0_[9] mpreg[8]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[8]_i_1__0 - 
nets: {mpreg[8]_i_1__0_n_0 mpreg[8]_i_1__0/O}, {sqrin_reg_n_0_[8] mpreg[8]_i_1__0/I0}, {multrdy mpreg[8]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[9] mpreg[8]_i_1__0/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[9]_i_1 - 
nets: {mpreg[9]_i_1_n_0 mpreg[9]_i_1/O}, {root[9] mpreg[9]_i_1/I0}, {sqrrdy mpreg[9]_i_1/I1}, {modsqr/mpreg_reg_n_0_[10] mpreg[9]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X45Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

mpreg[9]_i_1__0 - 
nets: {mpreg[9]_i_1__0_n_0 mpreg[9]_i_1__0/O}, {sqrin_reg_n_0_[9] mpreg[9]_i_1__0/I0}, {multrdy mpreg[9]_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[10] mpreg[9]_i_1__0/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

multgo_i_1 - 
nets: {multgo_i_1_n_0 multgo_i_1/O}, {cypher[31]_i_3_n_0 multgo_i_1/I0}, {multgo_i_2_n_0 multgo_i_1/I1}, {multgo_i_3_n_0 multgo_i_1/I2}, {ready multgo_i_1/I3}, {ds multgo_i_1/I4}, {multgo_reg_n_0 multgo_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h00000000FF0D0D0D, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

multgo_i_2 - 
nets: {multgo_i_2_n_0 multgo_i_2/O}, {cypher[31]_i_11_n_0 multgo_i_2/I0}, {count_reg_n_0_[7] multgo_i_2/I1}, {count_reg_n_0_[4] multgo_i_2/I2}, {count_reg_n_0_[6] multgo_i_2/I3}, {count_reg_n_0_[5] multgo_i_2/I4}, {cypher[31]_i_4_n_0 multgo_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X53Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

multgo_i_3 - 
nets: {multgo_i_3_n_0 multgo_i_3/O}, {ready multgo_i_3/I0}, {sqrrdy multgo_i_3/I1}, {multrdy multgo_i_3/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'hBF, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

multgo_reg - 
nets: {multgo_reg_n_0 multgo_reg/Q}, {clk multgo_reg/C}, {<const1> multgo_reg/CE}, {reset multgo_reg/CLR}, {multgo_i_1_n_0 multgo_reg/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X53Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

plusOp_carry__0_i_1 - 
nets: {plusOp_carry__0_i_1_n_0 plusOp_carry__0_i_1/O}, {modsqr/prodreg_reg_n_0_[7] plusOp_carry__0_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__0_i_1/I1}, {modsqr/mcreg_reg_n_0_[7] plusOp_carry__0_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_1__0 - 
nets: {plusOp_carry__0_i_1__0_n_0 plusOp_carry__0_i_1__0/O}, {prodreg[7] plusOp_carry__0_i_1__0/I0}, {mcreg[7] plusOp_carry__0_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__0_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_2 - 
nets: {plusOp_carry__0_i_2_n_0 plusOp_carry__0_i_2/O}, {modsqr/prodreg_reg_n_0_[6] plusOp_carry__0_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__0_i_2/I1}, {modsqr/mcreg_reg_n_0_[6] plusOp_carry__0_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_2__0 - 
nets: {plusOp_carry__0_i_2__0_n_0 plusOp_carry__0_i_2__0/O}, {prodreg[6] plusOp_carry__0_i_2__0/I0}, {mcreg[6] plusOp_carry__0_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__0_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_3 - 
nets: {plusOp_carry__0_i_3_n_0 plusOp_carry__0_i_3/O}, {modsqr/prodreg_reg_n_0_[5] plusOp_carry__0_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__0_i_3/I1}, {modsqr/mcreg_reg_n_0_[5] plusOp_carry__0_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_3__0 - 
nets: {plusOp_carry__0_i_3__0_n_0 plusOp_carry__0_i_3__0/O}, {prodreg[5] plusOp_carry__0_i_3__0/I0}, {mcreg[5] plusOp_carry__0_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__0_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_4 - 
nets: {plusOp_carry__0_i_4_n_0 plusOp_carry__0_i_4/O}, {modsqr/prodreg_reg_n_0_[4] plusOp_carry__0_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__0_i_4/I1}, {modsqr/mcreg_reg_n_0_[4] plusOp_carry__0_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__0_i_4__0 - 
nets: {plusOp_carry__0_i_4__0_n_0 plusOp_carry__0_i_4__0/O}, {prodreg[4] plusOp_carry__0_i_4__0/I0}, {mcreg[4] plusOp_carry__0_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__0_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_1 - 
nets: {plusOp_carry__1_i_1_n_0 plusOp_carry__1_i_1/O}, {modsqr/prodreg_reg_n_0_[11] plusOp_carry__1_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__1_i_1/I1}, {modsqr/mcreg_reg_n_0_[11] plusOp_carry__1_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_1__0 - 
nets: {plusOp_carry__1_i_1__0_n_0 plusOp_carry__1_i_1__0/O}, {prodreg[11] plusOp_carry__1_i_1__0/I0}, {mcreg[11] plusOp_carry__1_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__1_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_2 - 
nets: {plusOp_carry__1_i_2_n_0 plusOp_carry__1_i_2/O}, {modsqr/prodreg_reg_n_0_[10] plusOp_carry__1_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__1_i_2/I1}, {modsqr/mcreg_reg_n_0_[10] plusOp_carry__1_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_2__0 - 
nets: {plusOp_carry__1_i_2__0_n_0 plusOp_carry__1_i_2__0/O}, {prodreg[10] plusOp_carry__1_i_2__0/I0}, {mcreg[10] plusOp_carry__1_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__1_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_3 - 
nets: {plusOp_carry__1_i_3_n_0 plusOp_carry__1_i_3/O}, {modsqr/prodreg_reg_n_0_[9] plusOp_carry__1_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__1_i_3/I1}, {modsqr/mcreg_reg_n_0_[9] plusOp_carry__1_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_3__0 - 
nets: {plusOp_carry__1_i_3__0_n_0 plusOp_carry__1_i_3__0/O}, {prodreg[9] plusOp_carry__1_i_3__0/I0}, {mcreg[9] plusOp_carry__1_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__1_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_4 - 
nets: {plusOp_carry__1_i_4_n_0 plusOp_carry__1_i_4/O}, {modsqr/prodreg_reg_n_0_[8] plusOp_carry__1_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__1_i_4/I1}, {modsqr/mcreg_reg_n_0_[8] plusOp_carry__1_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__1_i_4__0 - 
nets: {plusOp_carry__1_i_4__0_n_0 plusOp_carry__1_i_4__0/O}, {prodreg[8] plusOp_carry__1_i_4__0/I0}, {mcreg[8] plusOp_carry__1_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__1_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_1 - 
nets: {plusOp_carry__2_i_1_n_0 plusOp_carry__2_i_1/O}, {modsqr/prodreg_reg_n_0_[15] plusOp_carry__2_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__2_i_1/I1}, {modsqr/mcreg_reg_n_0_[15] plusOp_carry__2_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_1__0 - 
nets: {plusOp_carry__2_i_1__0_n_0 plusOp_carry__2_i_1__0/O}, {prodreg[15] plusOp_carry__2_i_1__0/I0}, {mcreg[15] plusOp_carry__2_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__2_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_2 - 
nets: {plusOp_carry__2_i_2_n_0 plusOp_carry__2_i_2/O}, {modsqr/prodreg_reg_n_0_[14] plusOp_carry__2_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__2_i_2/I1}, {modsqr/mcreg_reg_n_0_[14] plusOp_carry__2_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_2__0 - 
nets: {plusOp_carry__2_i_2__0_n_0 plusOp_carry__2_i_2__0/O}, {prodreg[14] plusOp_carry__2_i_2__0/I0}, {mcreg[14] plusOp_carry__2_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__2_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_3 - 
nets: {plusOp_carry__2_i_3_n_0 plusOp_carry__2_i_3/O}, {modsqr/prodreg_reg_n_0_[13] plusOp_carry__2_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__2_i_3/I1}, {modsqr/mcreg_reg_n_0_[13] plusOp_carry__2_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_3__0 - 
nets: {plusOp_carry__2_i_3__0_n_0 plusOp_carry__2_i_3__0/O}, {prodreg[13] plusOp_carry__2_i_3__0/I0}, {mcreg[13] plusOp_carry__2_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__2_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_4 - 
nets: {plusOp_carry__2_i_4_n_0 plusOp_carry__2_i_4/O}, {modsqr/prodreg_reg_n_0_[12] plusOp_carry__2_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__2_i_4/I1}, {modsqr/mcreg_reg_n_0_[12] plusOp_carry__2_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__2_i_4__0 - 
nets: {plusOp_carry__2_i_4__0_n_0 plusOp_carry__2_i_4__0/O}, {prodreg[12] plusOp_carry__2_i_4__0/I0}, {mcreg[12] plusOp_carry__2_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__2_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_1 - 
nets: {plusOp_carry__3_i_1_n_0 plusOp_carry__3_i_1/O}, {modsqr/prodreg_reg_n_0_[19] plusOp_carry__3_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__3_i_1/I1}, {modsqr/mcreg_reg_n_0_[19] plusOp_carry__3_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_1__0 - 
nets: {plusOp_carry__3_i_1__0_n_0 plusOp_carry__3_i_1__0/O}, {prodreg[19] plusOp_carry__3_i_1__0/I0}, {mcreg[19] plusOp_carry__3_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__3_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_2 - 
nets: {plusOp_carry__3_i_2_n_0 plusOp_carry__3_i_2/O}, {modsqr/prodreg_reg_n_0_[18] plusOp_carry__3_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__3_i_2/I1}, {modsqr/mcreg_reg_n_0_[18] plusOp_carry__3_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_2__0 - 
nets: {plusOp_carry__3_i_2__0_n_0 plusOp_carry__3_i_2__0/O}, {prodreg[18] plusOp_carry__3_i_2__0/I0}, {mcreg[18] plusOp_carry__3_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__3_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_3 - 
nets: {plusOp_carry__3_i_3_n_0 plusOp_carry__3_i_3/O}, {modsqr/prodreg_reg_n_0_[17] plusOp_carry__3_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__3_i_3/I1}, {modsqr/mcreg_reg_n_0_[17] plusOp_carry__3_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_3__0 - 
nets: {plusOp_carry__3_i_3__0_n_0 plusOp_carry__3_i_3__0/O}, {prodreg[17] plusOp_carry__3_i_3__0/I0}, {mcreg[17] plusOp_carry__3_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__3_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_4 - 
nets: {plusOp_carry__3_i_4_n_0 plusOp_carry__3_i_4/O}, {modsqr/prodreg_reg_n_0_[16] plusOp_carry__3_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__3_i_4/I1}, {modsqr/mcreg_reg_n_0_[16] plusOp_carry__3_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__3_i_4__0 - 
nets: {plusOp_carry__3_i_4__0_n_0 plusOp_carry__3_i_4__0/O}, {prodreg[16] plusOp_carry__3_i_4__0/I0}, {mcreg[16] plusOp_carry__3_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__3_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_1 - 
nets: {plusOp_carry__4_i_1_n_0 plusOp_carry__4_i_1/O}, {modsqr/prodreg_reg_n_0_[23] plusOp_carry__4_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__4_i_1/I1}, {modsqr/mcreg_reg_n_0_[23] plusOp_carry__4_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_1__0 - 
nets: {plusOp_carry__4_i_1__0_n_0 plusOp_carry__4_i_1__0/O}, {prodreg[23] plusOp_carry__4_i_1__0/I0}, {mcreg[23] plusOp_carry__4_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__4_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_2 - 
nets: {plusOp_carry__4_i_2_n_0 plusOp_carry__4_i_2/O}, {modsqr/prodreg_reg_n_0_[22] plusOp_carry__4_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__4_i_2/I1}, {modsqr/mcreg_reg_n_0_[22] plusOp_carry__4_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_2__0 - 
nets: {plusOp_carry__4_i_2__0_n_0 plusOp_carry__4_i_2__0/O}, {prodreg[22] plusOp_carry__4_i_2__0/I0}, {mcreg[22] plusOp_carry__4_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__4_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_3 - 
nets: {plusOp_carry__4_i_3_n_0 plusOp_carry__4_i_3/O}, {modsqr/prodreg_reg_n_0_[21] plusOp_carry__4_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__4_i_3/I1}, {modsqr/mcreg_reg_n_0_[21] plusOp_carry__4_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_3__0 - 
nets: {plusOp_carry__4_i_3__0_n_0 plusOp_carry__4_i_3__0/O}, {prodreg[21] plusOp_carry__4_i_3__0/I0}, {mcreg[21] plusOp_carry__4_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__4_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_4 - 
nets: {plusOp_carry__4_i_4_n_0 plusOp_carry__4_i_4/O}, {modsqr/prodreg_reg_n_0_[20] plusOp_carry__4_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__4_i_4/I1}, {modsqr/mcreg_reg_n_0_[20] plusOp_carry__4_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__4_i_4__0 - 
nets: {plusOp_carry__4_i_4__0_n_0 plusOp_carry__4_i_4__0/O}, {prodreg[20] plusOp_carry__4_i_4__0/I0}, {mcreg[20] plusOp_carry__4_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__4_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_1 - 
nets: {plusOp_carry__5_i_1_n_0 plusOp_carry__5_i_1/O}, {modsqr/prodreg_reg_n_0_[27] plusOp_carry__5_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__5_i_1/I1}, {modsqr/mcreg_reg_n_0_[27] plusOp_carry__5_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_1__0 - 
nets: {plusOp_carry__5_i_1__0_n_0 plusOp_carry__5_i_1__0/O}, {prodreg[27] plusOp_carry__5_i_1__0/I0}, {mcreg[27] plusOp_carry__5_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__5_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_2 - 
nets: {plusOp_carry__5_i_2_n_0 plusOp_carry__5_i_2/O}, {modsqr/prodreg_reg_n_0_[26] plusOp_carry__5_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__5_i_2/I1}, {modsqr/mcreg_reg_n_0_[26] plusOp_carry__5_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_2__0 - 
nets: {plusOp_carry__5_i_2__0_n_0 plusOp_carry__5_i_2__0/O}, {prodreg[26] plusOp_carry__5_i_2__0/I0}, {mcreg[26] plusOp_carry__5_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__5_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_3 - 
nets: {plusOp_carry__5_i_3_n_0 plusOp_carry__5_i_3/O}, {modsqr/prodreg_reg_n_0_[25] plusOp_carry__5_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__5_i_3/I1}, {modsqr/mcreg_reg_n_0_[25] plusOp_carry__5_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_3__0 - 
nets: {plusOp_carry__5_i_3__0_n_0 plusOp_carry__5_i_3__0/O}, {prodreg[25] plusOp_carry__5_i_3__0/I0}, {mcreg[25] plusOp_carry__5_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__5_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_4 - 
nets: {plusOp_carry__5_i_4_n_0 plusOp_carry__5_i_4/O}, {modsqr/prodreg_reg_n_0_[24] plusOp_carry__5_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__5_i_4/I1}, {modsqr/mcreg_reg_n_0_[24] plusOp_carry__5_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__5_i_4__0 - 
nets: {plusOp_carry__5_i_4__0_n_0 plusOp_carry__5_i_4__0/O}, {prodreg[24] plusOp_carry__5_i_4__0/I0}, {mcreg[24] plusOp_carry__5_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__5_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_1 - 
nets: {plusOp_carry__6_i_1_n_0 plusOp_carry__6_i_1/O}, {modsqr/prodreg_reg_n_0_[31] plusOp_carry__6_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__6_i_1/I1}, {modsqr/mcreg_reg_n_0_[31] plusOp_carry__6_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_1__0 - 
nets: {plusOp_carry__6_i_1__0_n_0 plusOp_carry__6_i_1__0/O}, {prodreg[31] plusOp_carry__6_i_1__0/I0}, {mcreg[31] plusOp_carry__6_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__6_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_2 - 
nets: {plusOp_carry__6_i_2_n_0 plusOp_carry__6_i_2/O}, {modsqr/prodreg_reg_n_0_[30] plusOp_carry__6_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__6_i_2/I1}, {modsqr/mcreg_reg_n_0_[30] plusOp_carry__6_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_2__0 - 
nets: {plusOp_carry__6_i_2__0_n_0 plusOp_carry__6_i_2__0/O}, {prodreg[30] plusOp_carry__6_i_2__0/I0}, {mcreg[30] plusOp_carry__6_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__6_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_3 - 
nets: {plusOp_carry__6_i_3_n_0 plusOp_carry__6_i_3/O}, {modsqr/prodreg_reg_n_0_[29] plusOp_carry__6_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__6_i_3/I1}, {modsqr/mcreg_reg_n_0_[29] plusOp_carry__6_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_3__0 - 
nets: {plusOp_carry__6_i_3__0_n_0 plusOp_carry__6_i_3__0/O}, {prodreg[29] plusOp_carry__6_i_3__0/I0}, {mcreg[29] plusOp_carry__6_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__6_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_4 - 
nets: {plusOp_carry__6_i_4_n_0 plusOp_carry__6_i_4/O}, {modsqr/prodreg_reg_n_0_[28] plusOp_carry__6_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__6_i_4/I1}, {modsqr/mcreg_reg_n_0_[28] plusOp_carry__6_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__6_i_4__0 - 
nets: {plusOp_carry__6_i_4__0_n_0 plusOp_carry__6_i_4__0/O}, {prodreg[28] plusOp_carry__6_i_4__0/I0}, {mcreg[28] plusOp_carry__6_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__6_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__7_i_1 - 
nets: {plusOp_carry__7_i_1_n_0 plusOp_carry__7_i_1/O}, {modsqr/prodreg_reg_n_0_[33] plusOp_carry__7_i_1/I0}, {modsqr/mcreg_reg_n_0_[33] plusOp_carry__7_i_1/I1}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__7_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__7_i_1__0 - 
nets: {plusOp_carry__7_i_1__0_n_0 plusOp_carry__7_i_1__0/O}, {prodreg[33] plusOp_carry__7_i_1__0/I0}, {mcreg[33] plusOp_carry__7_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__7_i_1__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__7_i_2 - 
nets: {plusOp_carry__7_i_2_n_0 plusOp_carry__7_i_2/O}, {modsqr/prodreg_reg_n_0_[32] plusOp_carry__7_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry__7_i_2/I1}, {modsqr/mcreg_reg_n_0_[32] plusOp_carry__7_i_2/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry__7_i_2__0 - 
nets: {plusOp_carry__7_i_2__0_n_0 plusOp_carry__7_i_2__0/O}, {prodreg[32] plusOp_carry__7_i_2__0/I0}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry__7_i_2__0/I1}, {mcreg[32] plusOp_carry__7_i_2__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_1 - 
nets: {plusOp_carry_i_1_n_0 plusOp_carry_i_1/O}, {modsqr/prodreg_reg_n_0_[3] plusOp_carry_i_1/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry_i_1/I1}, {modsqr/mcreg_reg_n_0_[3] plusOp_carry_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_1__0 - 
nets: {plusOp_carry_i_1__0_n_0 plusOp_carry_i_1__0/O}, {prodreg[3] plusOp_carry_i_1__0/I0}, {mcreg[3] plusOp_carry_i_1__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry_i_1__0/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_2 - 
nets: {plusOp_carry_i_2_n_0 plusOp_carry_i_2/O}, {modsqr/prodreg_reg_n_0_[2] plusOp_carry_i_2/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry_i_2/I1}, {modsqr/mcreg_reg_n_0_[2] plusOp_carry_i_2/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_2__0 - 
nets: {plusOp_carry_i_2__0_n_0 plusOp_carry_i_2__0/O}, {prodreg[2] plusOp_carry_i_2__0/I0}, {mcreg[2] plusOp_carry_i_2__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry_i_2__0/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_3 - 
nets: {plusOp_carry_i_3_n_0 plusOp_carry_i_3/O}, {modsqr/prodreg_reg_n_0_[1] plusOp_carry_i_3/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry_i_3/I1}, {modsqr/mcreg_reg_n_0_[1] plusOp_carry_i_3/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_3__0 - 
nets: {plusOp_carry_i_3__0_n_0 plusOp_carry_i_3__0/O}, {prodreg[1] plusOp_carry_i_3__0/I0}, {mcreg[1] plusOp_carry_i_3__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_4 - 
nets: {plusOp_carry_i_4_n_0 plusOp_carry_i_4/O}, {modsqr/prodreg_reg_n_0_[0] plusOp_carry_i_4/I0}, {modsqr/mpreg_reg_n_0_[0] plusOp_carry_i_4/I1}, {modsqr/mcreg_reg_n_0_[0] plusOp_carry_i_4/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X48Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

plusOp_carry_i_4__0 - 
nets: {plusOp_carry_i_4__0_n_0 plusOp_carry_i_4__0/O}, {prodreg[0] plusOp_carry_i_4__0/I0}, {mcreg[0] plusOp_carry_i_4__0/I1}, {modmultiply/mpreg_reg_n_0_[0] plusOp_carry_i_4__0/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h6A, 
LOC: SLICE_X36Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[0]_i_1 - 
nets: {prodreg[0]_i_1_n_0 prodreg[0]_i_1/O}, {modsqr/plusOp_carry_n_7 prodreg[0]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[0]_i_1/I1}, {modsqr/minusOp_inferred__0_carry_n_7 prodreg[0]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[0]_i_1/I3}, {modsqr/minusOp_inferred__1_carry_n_7 prodreg[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[10]_i_1 - 
nets: {prodreg[10]_i_1_n_0 prodreg[10]_i_1/O}, {modsqr/plusOp_carry__1_n_5 prodreg[10]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[10]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__1_n_5 prodreg[10]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[10]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__1_n_5 prodreg[10]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[11]_i_1 - 
nets: {prodreg[11]_i_1_n_0 prodreg[11]_i_1/O}, {modsqr/plusOp_carry__1_n_4 prodreg[11]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[11]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__1_n_4 prodreg[11]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[11]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__1_n_4 prodreg[11]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[12]_i_1 - 
nets: {prodreg[12]_i_1_n_0 prodreg[12]_i_1/O}, {modsqr/plusOp_carry__2_n_7 prodreg[12]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[12]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__2_n_7 prodreg[12]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[12]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__2_n_7 prodreg[12]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[13]_i_1 - 
nets: {prodreg[13]_i_1_n_0 prodreg[13]_i_1/O}, {modsqr/plusOp_carry__2_n_6 prodreg[13]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[13]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__2_n_6 prodreg[13]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[13]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__2_n_6 prodreg[13]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[14]_i_1 - 
nets: {prodreg[14]_i_1_n_0 prodreg[14]_i_1/O}, {modsqr/plusOp_carry__2_n_5 prodreg[14]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[14]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__2_n_5 prodreg[14]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[14]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__2_n_5 prodreg[14]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[15]_i_1 - 
nets: {prodreg[15]_i_1_n_0 prodreg[15]_i_1/O}, {modsqr/plusOp_carry__2_n_4 prodreg[15]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[15]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__2_n_4 prodreg[15]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[15]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__2_n_4 prodreg[15]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[16]_i_1 - 
nets: {prodreg[16]_i_1_n_0 prodreg[16]_i_1/O}, {modsqr/plusOp_carry__3_n_7 prodreg[16]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[16]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__3_n_7 prodreg[16]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[16]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__3_n_7 prodreg[16]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[17]_i_1 - 
nets: {prodreg[17]_i_1_n_0 prodreg[17]_i_1/O}, {modsqr/plusOp_carry__3_n_6 prodreg[17]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[17]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__3_n_6 prodreg[17]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[17]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__3_n_6 prodreg[17]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[18]_i_1 - 
nets: {prodreg[18]_i_1_n_0 prodreg[18]_i_1/O}, {modsqr/plusOp_carry__3_n_5 prodreg[18]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[18]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__3_n_5 prodreg[18]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[18]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__3_n_5 prodreg[18]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[19]_i_1 - 
nets: {prodreg[19]_i_1_n_0 prodreg[19]_i_1/O}, {modsqr/plusOp_carry__3_n_4 prodreg[19]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[19]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__3_n_4 prodreg[19]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[19]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__3_n_4 prodreg[19]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[1]_i_1 - 
nets: {prodreg[1]_i_1_n_0 prodreg[1]_i_1/O}, {modsqr/plusOp_carry_n_6 prodreg[1]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[1]_i_1/I1}, {modsqr/minusOp_inferred__0_carry_n_6 prodreg[1]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[1]_i_1/I3}, {modsqr/minusOp_inferred__1_carry_n_6 prodreg[1]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[20]_i_1 - 
nets: {prodreg[20]_i_1_n_0 prodreg[20]_i_1/O}, {modsqr/plusOp_carry__4_n_7 prodreg[20]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[20]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__4_n_7 prodreg[20]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[20]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__4_n_7 prodreg[20]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[21]_i_1 - 
nets: {prodreg[21]_i_1_n_0 prodreg[21]_i_1/O}, {modsqr/plusOp_carry__4_n_6 prodreg[21]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[21]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__4_n_6 prodreg[21]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[21]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__4_n_6 prodreg[21]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[22]_i_1 - 
nets: {prodreg[22]_i_1_n_0 prodreg[22]_i_1/O}, {modsqr/plusOp_carry__4_n_5 prodreg[22]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[22]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__4_n_5 prodreg[22]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[22]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__4_n_5 prodreg[22]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[23]_i_1 - 
nets: {prodreg[23]_i_1_n_0 prodreg[23]_i_1/O}, {modsqr/plusOp_carry__4_n_4 prodreg[23]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[23]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__4_n_4 prodreg[23]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[23]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__4_n_4 prodreg[23]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[24]_i_1 - 
nets: {prodreg[24]_i_1_n_0 prodreg[24]_i_1/O}, {modsqr/plusOp_carry__5_n_7 prodreg[24]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[24]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__5_n_7 prodreg[24]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[24]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__5_n_7 prodreg[24]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[25]_i_1 - 
nets: {prodreg[25]_i_1_n_0 prodreg[25]_i_1/O}, {modsqr/plusOp_carry__5_n_6 prodreg[25]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[25]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__5_n_6 prodreg[25]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[25]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__5_n_6 prodreg[25]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[26]_i_1 - 
nets: {prodreg[26]_i_1_n_0 prodreg[26]_i_1/O}, {modsqr/plusOp_carry__5_n_5 prodreg[26]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[26]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__5_n_5 prodreg[26]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[26]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__5_n_5 prodreg[26]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[27]_i_1 - 
nets: {prodreg[27]_i_1_n_0 prodreg[27]_i_1/O}, {modsqr/plusOp_carry__5_n_4 prodreg[27]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[27]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__5_n_4 prodreg[27]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[27]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__5_n_4 prodreg[27]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[28]_i_1 - 
nets: {prodreg[28]_i_1_n_0 prodreg[28]_i_1/O}, {modsqr/plusOp_carry__6_n_7 prodreg[28]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[28]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__6_n_7 prodreg[28]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[28]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__6_n_7 prodreg[28]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[29]_i_1 - 
nets: {prodreg[29]_i_1_n_0 prodreg[29]_i_1/O}, {modsqr/plusOp_carry__6_n_6 prodreg[29]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[29]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__6_n_6 prodreg[29]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[29]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__6_n_6 prodreg[29]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[2]_i_1 - 
nets: {prodreg[2]_i_1_n_0 prodreg[2]_i_1/O}, {modsqr/plusOp_carry_n_5 prodreg[2]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[2]_i_1/I1}, {modsqr/minusOp_inferred__0_carry_n_5 prodreg[2]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[2]_i_1/I3}, {modsqr/minusOp_inferred__1_carry_n_5 prodreg[2]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[30]_i_1 - 
nets: {prodreg[30]_i_1_n_0 prodreg[30]_i_1/O}, {modsqr/plusOp_carry__6_n_5 prodreg[30]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[30]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__6_n_5 prodreg[30]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[30]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__6_n_5 prodreg[30]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[31]_i_1 - 
nets: {prodreg[31]_i_1_n_0 prodreg[31]_i_1/O}, {modsqr/plusOp_carry__6_n_4 prodreg[31]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[31]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__6_n_4 prodreg[31]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[31]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__6_n_4 prodreg[31]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[32]_i_1 - 
nets: {prodreg[32]_i_1_n_0 prodreg[32]_i_1/O}, {modsqr/plusOp_carry__7_n_7 prodreg[32]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[32]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__7_n_7 prodreg[32]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[32]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__7_n_7 prodreg[32]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[32]_i_1__0 - 
nets: {prodreg[32]_i_1__0_n_0 prodreg[32]_i_1__0/O}, {prodreg1[32] prodreg[32]_i_1__0/I0}, {modmultiply/minusOp_inferred__0_carry__7_n_6 prodreg[32]_i_1__0/I1}, {modmultiply/minusOp_inferred__0_carry__7_n_7 prodreg[32]_i_1__0/I2}, {minusOp0_in[33] prodreg[32]_i_1__0/I3}, {minusOp0_in[32] prodreg[32]_i_1__0/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X37Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[33]_i_1 - 
nets: {prodreg[33]_i_1_n_0 prodreg[33]_i_1/O}, {reset prodreg[33]_i_1/I0}, {multgo_reg_n_0 prodreg[33]_i_1/I1}, {multrdy prodreg[33]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X44Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[33]_i_1__0 - 
nets: {prodreg[33]_i_1__0_n_0 prodreg[33]_i_1__0/O}, {reset prodreg[33]_i_1__0/I0}, {sqrrdy prodreg[33]_i_1__0/I1}, {multgo_reg_n_0 prodreg[33]_i_1__0/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X50Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[33]_i_2 - 
nets: {modmultiply/prodreg0 prodreg[33]_i_2/O}, {mpreg[31]_i_3_n_0 prodreg[33]_i_2/I0}, {reset prodreg[33]_i_2/I1}, {multrdy prodreg[33]_i_2/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X40Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[33]_i_2__0 - 
nets: {modsqr/prodreg0 prodreg[33]_i_2__0/O}, {mpreg[31]_i_3__0_n_0 prodreg[33]_i_2__0/I0}, {reset prodreg[33]_i_2__0/I1}, {sqrrdy prodreg[33]_i_2__0/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h02, 
LOC: SLICE_X46Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[33]_i_3 - 
nets: {prodreg[33]_i_3_n_0 prodreg[33]_i_3/O}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[33]_i_3/I0}, {modsqr/plusOp_carry__7_n_6 prodreg[33]_i_3/I1}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[33]_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X48Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[33]_i_3__0 - 
nets: {prodreg[33]_i_3__0_n_0 prodreg[33]_i_3__0/O}, {modmultiply/minusOp_inferred__0_carry__7_n_6 prodreg[33]_i_3__0/I0}, {prodreg1[33] prodreg[33]_i_3__0/I1}, {minusOp0_in[33] prodreg[33]_i_3__0/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X37Y117, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

prodreg[3]_i_1 - 
nets: {prodreg[3]_i_1_n_0 prodreg[3]_i_1/O}, {modsqr/plusOp_carry_n_4 prodreg[3]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[3]_i_1/I1}, {modsqr/minusOp_inferred__0_carry_n_4 prodreg[3]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[3]_i_1/I3}, {modsqr/minusOp_inferred__1_carry_n_4 prodreg[3]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[4]_i_1 - 
nets: {prodreg[4]_i_1_n_0 prodreg[4]_i_1/O}, {modsqr/plusOp_carry__0_n_7 prodreg[4]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[4]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__0_n_7 prodreg[4]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[4]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__0_n_7 prodreg[4]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[5]_i_1 - 
nets: {prodreg[5]_i_1_n_0 prodreg[5]_i_1/O}, {modsqr/plusOp_carry__0_n_6 prodreg[5]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[5]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__0_n_6 prodreg[5]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[5]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__0_n_6 prodreg[5]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[6]_i_1 - 
nets: {prodreg[6]_i_1_n_0 prodreg[6]_i_1/O}, {modsqr/plusOp_carry__0_n_5 prodreg[6]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[6]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__0_n_5 prodreg[6]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[6]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__0_n_5 prodreg[6]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[7]_i_1 - 
nets: {prodreg[7]_i_1_n_0 prodreg[7]_i_1/O}, {modsqr/plusOp_carry__0_n_4 prodreg[7]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[7]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__0_n_4 prodreg[7]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[7]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__0_n_4 prodreg[7]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[8]_i_1 - 
nets: {prodreg[8]_i_1_n_0 prodreg[8]_i_1/O}, {modsqr/plusOp_carry__1_n_7 prodreg[8]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[8]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__1_n_7 prodreg[8]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[8]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__1_n_7 prodreg[8]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

prodreg[9]_i_1 - 
nets: {prodreg[9]_i_1_n_0 prodreg[9]_i_1/O}, {modsqr/plusOp_carry__1_n_6 prodreg[9]_i_1/I0}, {modsqr/minusOp_inferred__0_carry__7_n_6 prodreg[9]_i_1/I1}, {modsqr/minusOp_inferred__0_carry__1_n_6 prodreg[9]_i_1/I2}, {modsqr/minusOp_inferred__1_carry__7_n_6 prodreg[9]_i_1/I3}, {modsqr/minusOp_inferred__1_carry__1_n_6 prodreg[9]_i_1/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hB8FFB800, 
LOC: SLICE_X50Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

root[0]_i_1 - 
nets: {root[0]_i_1_n_0 root[0]_i_1/O}, {indata[0] root[0]_i_1/I0}, {ready root[0]_i_1/I1}, {prodreg[0]_i_1_n_0 root[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[10]_i_1 - 
nets: {root[10]_i_1_n_0 root[10]_i_1/O}, {indata[10] root[10]_i_1/I0}, {ready root[10]_i_1/I1}, {prodreg[10]_i_1_n_0 root[10]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[11]_i_1 - 
nets: {root[11]_i_1_n_0 root[11]_i_1/O}, {indata[11] root[11]_i_1/I0}, {ready root[11]_i_1/I1}, {prodreg[11]_i_1_n_0 root[11]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[12]_i_1 - 
nets: {root[12]_i_1_n_0 root[12]_i_1/O}, {indata[12] root[12]_i_1/I0}, {ready root[12]_i_1/I1}, {prodreg[12]_i_1_n_0 root[12]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[13]_i_1 - 
nets: {root[13]_i_1_n_0 root[13]_i_1/O}, {indata[13] root[13]_i_1/I0}, {ready root[13]_i_1/I1}, {prodreg[13]_i_1_n_0 root[13]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[14]_i_1 - 
nets: {root[14]_i_1_n_0 root[14]_i_1/O}, {indata[14] root[14]_i_1/I0}, {ready root[14]_i_1/I1}, {prodreg[14]_i_1_n_0 root[14]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[15]_i_1 - 
nets: {root[15]_i_1_n_0 root[15]_i_1/O}, {indata[15] root[15]_i_1/I0}, {ready root[15]_i_1/I1}, {prodreg[15]_i_1_n_0 root[15]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[16]_i_1 - 
nets: {root[16]_i_1_n_0 root[16]_i_1/O}, {indata[16] root[16]_i_1/I0}, {ready root[16]_i_1/I1}, {prodreg[16]_i_1_n_0 root[16]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[17]_i_1 - 
nets: {root[17]_i_1_n_0 root[17]_i_1/O}, {indata[17] root[17]_i_1/I0}, {ready root[17]_i_1/I1}, {prodreg[17]_i_1_n_0 root[17]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[18]_i_1 - 
nets: {root[18]_i_1_n_0 root[18]_i_1/O}, {indata[18] root[18]_i_1/I0}, {ready root[18]_i_1/I1}, {prodreg[18]_i_1_n_0 root[18]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[19]_i_1 - 
nets: {root[19]_i_1_n_0 root[19]_i_1/O}, {indata[19] root[19]_i_1/I0}, {ready root[19]_i_1/I1}, {prodreg[19]_i_1_n_0 root[19]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[1]_i_1 - 
nets: {root[1]_i_1_n_0 root[1]_i_1/O}, {indata[1] root[1]_i_1/I0}, {ready root[1]_i_1/I1}, {prodreg[1]_i_1_n_0 root[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[20]_i_1 - 
nets: {root[20]_i_1_n_0 root[20]_i_1/O}, {indata[20] root[20]_i_1/I0}, {ready root[20]_i_1/I1}, {prodreg[20]_i_1_n_0 root[20]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[21]_i_1 - 
nets: {root[21]_i_1_n_0 root[21]_i_1/O}, {indata[21] root[21]_i_1/I0}, {ready root[21]_i_1/I1}, {prodreg[21]_i_1_n_0 root[21]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[22]_i_1 - 
nets: {root[22]_i_1_n_0 root[22]_i_1/O}, {indata[22] root[22]_i_1/I0}, {ready root[22]_i_1/I1}, {prodreg[22]_i_1_n_0 root[22]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[23]_i_1 - 
nets: {root[23]_i_1_n_0 root[23]_i_1/O}, {indata[23] root[23]_i_1/I0}, {ready root[23]_i_1/I1}, {prodreg[23]_i_1_n_0 root[23]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[24]_i_1 - 
nets: {root[24]_i_1_n_0 root[24]_i_1/O}, {indata[24] root[24]_i_1/I0}, {ready root[24]_i_1/I1}, {prodreg[24]_i_1_n_0 root[24]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[25]_i_1 - 
nets: {root[25]_i_1_n_0 root[25]_i_1/O}, {indata[25] root[25]_i_1/I0}, {ready root[25]_i_1/I1}, {prodreg[25]_i_1_n_0 root[25]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[26]_i_1 - 
nets: {root[26]_i_1_n_0 root[26]_i_1/O}, {indata[26] root[26]_i_1/I0}, {ready root[26]_i_1/I1}, {prodreg[26]_i_1_n_0 root[26]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[27]_i_1 - 
nets: {root[27]_i_1_n_0 root[27]_i_1/O}, {indata[27] root[27]_i_1/I0}, {ready root[27]_i_1/I1}, {prodreg[27]_i_1_n_0 root[27]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[28]_i_1 - 
nets: {root[28]_i_1_n_0 root[28]_i_1/O}, {indata[28] root[28]_i_1/I0}, {ready root[28]_i_1/I1}, {prodreg[28]_i_1_n_0 root[28]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[29]_i_1 - 
nets: {root[29]_i_1_n_0 root[29]_i_1/O}, {indata[29] root[29]_i_1/I0}, {ready root[29]_i_1/I1}, {prodreg[29]_i_1_n_0 root[29]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[2]_i_1 - 
nets: {root[2]_i_1_n_0 root[2]_i_1/O}, {indata[2] root[2]_i_1/I0}, {ready root[2]_i_1/I1}, {prodreg[2]_i_1_n_0 root[2]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[30]_i_1 - 
nets: {root[30]_i_1_n_0 root[30]_i_1/O}, {indata[30] root[30]_i_1/I0}, {ready root[30]_i_1/I1}, {prodreg[30]_i_1_n_0 root[30]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[31]_i_1 - 
nets: {sqrin root[31]_i_1/O}, {ds root[31]_i_1/I0}, {ready root[31]_i_1/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X52Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

root[31]_i_2 - 
nets: {root[31]_i_2_n_0 root[31]_i_2/O}, {indata[31] root[31]_i_2/I0}, {ready root[31]_i_2/I1}, {prodreg[31]_i_1_n_0 root[31]_i_2/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[3]_i_1 - 
nets: {root[3]_i_1_n_0 root[3]_i_1/O}, {indata[3] root[3]_i_1/I0}, {ready root[3]_i_1/I1}, {prodreg[3]_i_1_n_0 root[3]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[4]_i_1 - 
nets: {root[4]_i_1_n_0 root[4]_i_1/O}, {indata[4] root[4]_i_1/I0}, {ready root[4]_i_1/I1}, {prodreg[4]_i_1_n_0 root[4]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[5]_i_1 - 
nets: {root[5]_i_1_n_0 root[5]_i_1/O}, {indata[5] root[5]_i_1/I0}, {ready root[5]_i_1/I1}, {prodreg[5]_i_1_n_0 root[5]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[6]_i_1 - 
nets: {root[6]_i_1_n_0 root[6]_i_1/O}, {indata[6] root[6]_i_1/I0}, {ready root[6]_i_1/I1}, {prodreg[6]_i_1_n_0 root[6]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[7]_i_1 - 
nets: {root[7]_i_1_n_0 root[7]_i_1/O}, {indata[7] root[7]_i_1/I0}, {ready root[7]_i_1/I1}, {prodreg[7]_i_1_n_0 root[7]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[8]_i_1 - 
nets: {root[8]_i_1_n_0 root[8]_i_1/O}, {indata[8] root[8]_i_1/I0}, {ready root[8]_i_1/I1}, {prodreg[8]_i_1_n_0 root[8]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root[9]_i_1 - 
nets: {root[9]_i_1_n_0 root[9]_i_1/O}, {indata[9] root[9]_i_1/I0}, {ready root[9]_i_1/I1}, {prodreg[9]_i_1_n_0 root[9]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'hB8, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

root_reg[0] - 
nets: {root[0] root_reg[0]/Q}, {clk root_reg[0]/C}, {sqrin root_reg[0]/CE}, {reset root_reg[0]/CLR}, {root[0]_i_1_n_0 root_reg[0]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[10] - 
nets: {root[10] root_reg[10]/Q}, {clk root_reg[10]/C}, {sqrin root_reg[10]/CE}, {reset root_reg[10]/CLR}, {root[10]_i_1_n_0 root_reg[10]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[11] - 
nets: {root[11] root_reg[11]/Q}, {clk root_reg[11]/C}, {sqrin root_reg[11]/CE}, {reset root_reg[11]/CLR}, {root[11]_i_1_n_0 root_reg[11]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[12] - 
nets: {root[12] root_reg[12]/Q}, {clk root_reg[12]/C}, {sqrin root_reg[12]/CE}, {reset root_reg[12]/CLR}, {root[12]_i_1_n_0 root_reg[12]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[13] - 
nets: {root[13] root_reg[13]/Q}, {clk root_reg[13]/C}, {sqrin root_reg[13]/CE}, {reset root_reg[13]/CLR}, {root[13]_i_1_n_0 root_reg[13]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[14] - 
nets: {root[14] root_reg[14]/Q}, {clk root_reg[14]/C}, {sqrin root_reg[14]/CE}, {reset root_reg[14]/CLR}, {root[14]_i_1_n_0 root_reg[14]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[15] - 
nets: {root[15] root_reg[15]/Q}, {clk root_reg[15]/C}, {sqrin root_reg[15]/CE}, {reset root_reg[15]/CLR}, {root[15]_i_1_n_0 root_reg[15]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[16] - 
nets: {root[16] root_reg[16]/Q}, {clk root_reg[16]/C}, {sqrin root_reg[16]/CE}, {reset root_reg[16]/CLR}, {root[16]_i_1_n_0 root_reg[16]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[17] - 
nets: {root[17] root_reg[17]/Q}, {clk root_reg[17]/C}, {sqrin root_reg[17]/CE}, {reset root_reg[17]/CLR}, {root[17]_i_1_n_0 root_reg[17]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[18] - 
nets: {root[18] root_reg[18]/Q}, {clk root_reg[18]/C}, {sqrin root_reg[18]/CE}, {reset root_reg[18]/CLR}, {root[18]_i_1_n_0 root_reg[18]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[19] - 
nets: {root[19] root_reg[19]/Q}, {clk root_reg[19]/C}, {sqrin root_reg[19]/CE}, {reset root_reg[19]/CLR}, {root[19]_i_1_n_0 root_reg[19]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[1] - 
nets: {root[1] root_reg[1]/Q}, {clk root_reg[1]/C}, {sqrin root_reg[1]/CE}, {reset root_reg[1]/CLR}, {root[1]_i_1_n_0 root_reg[1]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[20] - 
nets: {root[20] root_reg[20]/Q}, {clk root_reg[20]/C}, {sqrin root_reg[20]/CE}, {reset root_reg[20]/CLR}, {root[20]_i_1_n_0 root_reg[20]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[21] - 
nets: {root[21] root_reg[21]/Q}, {clk root_reg[21]/C}, {sqrin root_reg[21]/CE}, {reset root_reg[21]/CLR}, {root[21]_i_1_n_0 root_reg[21]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[22] - 
nets: {root[22] root_reg[22]/Q}, {clk root_reg[22]/C}, {sqrin root_reg[22]/CE}, {reset root_reg[22]/CLR}, {root[22]_i_1_n_0 root_reg[22]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[23] - 
nets: {root[23] root_reg[23]/Q}, {clk root_reg[23]/C}, {sqrin root_reg[23]/CE}, {reset root_reg[23]/CLR}, {root[23]_i_1_n_0 root_reg[23]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[24] - 
nets: {root[24] root_reg[24]/Q}, {clk root_reg[24]/C}, {sqrin root_reg[24]/CE}, {reset root_reg[24]/CLR}, {root[24]_i_1_n_0 root_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[25] - 
nets: {root[25] root_reg[25]/Q}, {clk root_reg[25]/C}, {sqrin root_reg[25]/CE}, {reset root_reg[25]/CLR}, {root[25]_i_1_n_0 root_reg[25]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[26] - 
nets: {root[26] root_reg[26]/Q}, {clk root_reg[26]/C}, {sqrin root_reg[26]/CE}, {reset root_reg[26]/CLR}, {root[26]_i_1_n_0 root_reg[26]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[27] - 
nets: {root[27] root_reg[27]/Q}, {clk root_reg[27]/C}, {sqrin root_reg[27]/CE}, {reset root_reg[27]/CLR}, {root[27]_i_1_n_0 root_reg[27]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[28] - 
nets: {root[28] root_reg[28]/Q}, {clk root_reg[28]/C}, {sqrin root_reg[28]/CE}, {reset root_reg[28]/CLR}, {root[28]_i_1_n_0 root_reg[28]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[29] - 
nets: {root[29] root_reg[29]/Q}, {clk root_reg[29]/C}, {sqrin root_reg[29]/CE}, {reset root_reg[29]/CLR}, {root[29]_i_1_n_0 root_reg[29]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[2] - 
nets: {root[2] root_reg[2]/Q}, {clk root_reg[2]/C}, {sqrin root_reg[2]/CE}, {reset root_reg[2]/CLR}, {root[2]_i_1_n_0 root_reg[2]/D}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[30] - 
nets: {root[30] root_reg[30]/Q}, {clk root_reg[30]/C}, {sqrin root_reg[30]/CE}, {reset root_reg[30]/CLR}, {root[30]_i_1_n_0 root_reg[30]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[31] - 
nets: {root[31] root_reg[31]/Q}, {clk root_reg[31]/C}, {sqrin root_reg[31]/CE}, {reset root_reg[31]/CLR}, {root[31]_i_2_n_0 root_reg[31]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[3] - 
nets: {root[3] root_reg[3]/Q}, {clk root_reg[3]/C}, {sqrin root_reg[3]/CE}, {reset root_reg[3]/CLR}, {root[3]_i_1_n_0 root_reg[3]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[4] - 
nets: {root[4] root_reg[4]/Q}, {clk root_reg[4]/C}, {sqrin root_reg[4]/CE}, {reset root_reg[4]/CLR}, {root[4]_i_1_n_0 root_reg[4]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[5] - 
nets: {root[5] root_reg[5]/Q}, {clk root_reg[5]/C}, {sqrin root_reg[5]/CE}, {reset root_reg[5]/CLR}, {root[5]_i_1_n_0 root_reg[5]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[6] - 
nets: {root[6] root_reg[6]/Q}, {clk root_reg[6]/C}, {sqrin root_reg[6]/CE}, {reset root_reg[6]/CLR}, {root[6]_i_1_n_0 root_reg[6]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[7] - 
nets: {root[7] root_reg[7]/Q}, {clk root_reg[7]/C}, {sqrin root_reg[7]/CE}, {reset root_reg[7]/CLR}, {root[7]_i_1_n_0 root_reg[7]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[8] - 
nets: {root[8] root_reg[8]/Q}, {clk root_reg[8]/C}, {sqrin root_reg[8]/CE}, {reset root_reg[8]/CLR}, {root[8]_i_1_n_0 root_reg[8]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

root_reg[9] - 
nets: {root[9] root_reg[9]/Q}, {clk root_reg[9]/C}, {sqrin root_reg[9]/CE}, {reset root_reg[9]/CLR}, {root[9]_i_1_n_0 root_reg[9]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin[0]_i_1 - 
nets: {sqrin[0]_i_1_n_0 sqrin[0]_i_1/O}, {prodreg[0]_i_1_n_0 sqrin[0]_i_1/I0}, {count_reg_n_0_[0] sqrin[0]_i_1/I1}, {ready sqrin[0]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hFB, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[10]_i_1 - 
nets: {sqrin[10]_i_1_n_0 sqrin[10]_i_1/O}, {count_reg_n_0_[0] sqrin[10]_i_1/I0}, {prodreg[10]_i_1_n_0 sqrin[10]_i_1/I1}, {ready sqrin[10]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[11]_i_1 - 
nets: {sqrin[11]_i_1_n_0 sqrin[11]_i_1/O}, {count_reg_n_0_[0] sqrin[11]_i_1/I0}, {prodreg[11]_i_1_n_0 sqrin[11]_i_1/I1}, {ready sqrin[11]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[12]_i_1 - 
nets: {sqrin[12]_i_1_n_0 sqrin[12]_i_1/O}, {count_reg_n_0_[0] sqrin[12]_i_1/I0}, {prodreg[12]_i_1_n_0 sqrin[12]_i_1/I1}, {ready sqrin[12]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[13]_i_1 - 
nets: {sqrin[13]_i_1_n_0 sqrin[13]_i_1/O}, {count_reg_n_0_[0] sqrin[13]_i_1/I0}, {prodreg[13]_i_1_n_0 sqrin[13]_i_1/I1}, {ready sqrin[13]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[14]_i_1 - 
nets: {sqrin[14]_i_1_n_0 sqrin[14]_i_1/O}, {count_reg_n_0_[0] sqrin[14]_i_1/I0}, {prodreg[14]_i_1_n_0 sqrin[14]_i_1/I1}, {ready sqrin[14]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[15]_i_1 - 
nets: {sqrin[15]_i_1_n_0 sqrin[15]_i_1/O}, {count_reg_n_0_[0] sqrin[15]_i_1/I0}, {prodreg[15]_i_1_n_0 sqrin[15]_i_1/I1}, {ready sqrin[15]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[16]_i_1 - 
nets: {sqrin[16]_i_1_n_0 sqrin[16]_i_1/O}, {count_reg_n_0_[0] sqrin[16]_i_1/I0}, {prodreg[16]_i_1_n_0 sqrin[16]_i_1/I1}, {ready sqrin[16]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[17]_i_1 - 
nets: {sqrin[17]_i_1_n_0 sqrin[17]_i_1/O}, {count_reg_n_0_[0] sqrin[17]_i_1/I0}, {prodreg[17]_i_1_n_0 sqrin[17]_i_1/I1}, {ready sqrin[17]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[18]_i_1 - 
nets: {sqrin[18]_i_1_n_0 sqrin[18]_i_1/O}, {count_reg_n_0_[0] sqrin[18]_i_1/I0}, {prodreg[18]_i_1_n_0 sqrin[18]_i_1/I1}, {ready sqrin[18]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[19]_i_1 - 
nets: {sqrin[19]_i_1_n_0 sqrin[19]_i_1/O}, {count_reg_n_0_[0] sqrin[19]_i_1/I0}, {prodreg[19]_i_1_n_0 sqrin[19]_i_1/I1}, {ready sqrin[19]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[1]_i_1 - 
nets: {sqrin[1]_i_1_n_0 sqrin[1]_i_1/O}, {count_reg_n_0_[0] sqrin[1]_i_1/I0}, {prodreg[1]_i_1_n_0 sqrin[1]_i_1/I1}, {ready sqrin[1]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[20]_i_1 - 
nets: {sqrin[20]_i_1_n_0 sqrin[20]_i_1/O}, {count_reg_n_0_[0] sqrin[20]_i_1/I0}, {prodreg[20]_i_1_n_0 sqrin[20]_i_1/I1}, {ready sqrin[20]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[21]_i_1 - 
nets: {sqrin[21]_i_1_n_0 sqrin[21]_i_1/O}, {count_reg_n_0_[0] sqrin[21]_i_1/I0}, {prodreg[21]_i_1_n_0 sqrin[21]_i_1/I1}, {ready sqrin[21]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[22]_i_1 - 
nets: {sqrin[22]_i_1_n_0 sqrin[22]_i_1/O}, {count_reg_n_0_[0] sqrin[22]_i_1/I0}, {prodreg[22]_i_1_n_0 sqrin[22]_i_1/I1}, {ready sqrin[22]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[23]_i_1 - 
nets: {sqrin[23]_i_1_n_0 sqrin[23]_i_1/O}, {count_reg_n_0_[0] sqrin[23]_i_1/I0}, {prodreg[23]_i_1_n_0 sqrin[23]_i_1/I1}, {ready sqrin[23]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[24]_i_1 - 
nets: {sqrin[24]_i_1_n_0 sqrin[24]_i_1/O}, {count_reg_n_0_[0] sqrin[24]_i_1/I0}, {prodreg[24]_i_1_n_0 sqrin[24]_i_1/I1}, {ready sqrin[24]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[25]_i_1 - 
nets: {sqrin[25]_i_1_n_0 sqrin[25]_i_1/O}, {count_reg_n_0_[0] sqrin[25]_i_1/I0}, {prodreg[25]_i_1_n_0 sqrin[25]_i_1/I1}, {ready sqrin[25]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[26]_i_1 - 
nets: {sqrin[26]_i_1_n_0 sqrin[26]_i_1/O}, {count_reg_n_0_[0] sqrin[26]_i_1/I0}, {prodreg[26]_i_1_n_0 sqrin[26]_i_1/I1}, {ready sqrin[26]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[27]_i_1 - 
nets: {sqrin[27]_i_1_n_0 sqrin[27]_i_1/O}, {count_reg_n_0_[0] sqrin[27]_i_1/I0}, {prodreg[27]_i_1_n_0 sqrin[27]_i_1/I1}, {ready sqrin[27]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[28]_i_1 - 
nets: {sqrin[28]_i_1_n_0 sqrin[28]_i_1/O}, {count_reg_n_0_[0] sqrin[28]_i_1/I0}, {prodreg[28]_i_1_n_0 sqrin[28]_i_1/I1}, {ready sqrin[28]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[29]_i_1 - 
nets: {sqrin[29]_i_1_n_0 sqrin[29]_i_1/O}, {count_reg_n_0_[0] sqrin[29]_i_1/I0}, {prodreg[29]_i_1_n_0 sqrin[29]_i_1/I1}, {ready sqrin[29]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[2]_i_1 - 
nets: {sqrin[2]_i_1_n_0 sqrin[2]_i_1/O}, {count_reg_n_0_[0] sqrin[2]_i_1/I0}, {prodreg[2]_i_1_n_0 sqrin[2]_i_1/I1}, {ready sqrin[2]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[30]_i_1 - 
nets: {sqrin[30]_i_1_n_0 sqrin[30]_i_1/O}, {count_reg_n_0_[0] sqrin[30]_i_1/I0}, {prodreg[30]_i_1_n_0 sqrin[30]_i_1/I1}, {ready sqrin[30]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[31]_i_1 - 
nets: {sqrin[31]_i_1_n_0 sqrin[31]_i_1/O}, {count_reg_n_0_[0] sqrin[31]_i_1/I0}, {prodreg[31]_i_1_n_0 sqrin[31]_i_1/I1}, {ready sqrin[31]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[3]_i_1 - 
nets: {sqrin[3]_i_1_n_0 sqrin[3]_i_1/O}, {count_reg_n_0_[0] sqrin[3]_i_1/I0}, {prodreg[3]_i_1_n_0 sqrin[3]_i_1/I1}, {ready sqrin[3]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[4]_i_1 - 
nets: {sqrin[4]_i_1_n_0 sqrin[4]_i_1/O}, {count_reg_n_0_[0] sqrin[4]_i_1/I0}, {prodreg[4]_i_1_n_0 sqrin[4]_i_1/I1}, {ready sqrin[4]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[5]_i_1 - 
nets: {sqrin[5]_i_1_n_0 sqrin[5]_i_1/O}, {count_reg_n_0_[0] sqrin[5]_i_1/I0}, {prodreg[5]_i_1_n_0 sqrin[5]_i_1/I1}, {ready sqrin[5]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[6]_i_1 - 
nets: {sqrin[6]_i_1_n_0 sqrin[6]_i_1/O}, {count_reg_n_0_[0] sqrin[6]_i_1/I0}, {prodreg[6]_i_1_n_0 sqrin[6]_i_1/I1}, {ready sqrin[6]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[7]_i_1 - 
nets: {sqrin[7]_i_1_n_0 sqrin[7]_i_1/O}, {count_reg_n_0_[0] sqrin[7]_i_1/I0}, {prodreg[7]_i_1_n_0 sqrin[7]_i_1/I1}, {ready sqrin[7]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[8]_i_1 - 
nets: {sqrin[8]_i_1_n_0 sqrin[8]_i_1/O}, {count_reg_n_0_[0] sqrin[8]_i_1/I0}, {prodreg[8]_i_1_n_0 sqrin[8]_i_1/I1}, {ready sqrin[8]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin[9]_i_1 - 
nets: {sqrin[9]_i_1_n_0 sqrin[9]_i_1/O}, {count_reg_n_0_[0] sqrin[9]_i_1/I0}, {prodreg[9]_i_1_n_0 sqrin[9]_i_1/I1}, {ready sqrin[9]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

sqrin_reg[0] - 
nets: {sqrin_reg_n_0_[0] sqrin_reg[0]/Q}, {clk sqrin_reg[0]/C}, {sqrin sqrin_reg[0]/CE}, {reset sqrin_reg[0]/CLR}, {sqrin[0]_i_1_n_0 sqrin_reg[0]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[10] - 
nets: {sqrin_reg_n_0_[10] sqrin_reg[10]/Q}, {clk sqrin_reg[10]/C}, {sqrin sqrin_reg[10]/CE}, {reset sqrin_reg[10]/CLR}, {sqrin[10]_i_1_n_0 sqrin_reg[10]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[11] - 
nets: {sqrin_reg_n_0_[11] sqrin_reg[11]/Q}, {clk sqrin_reg[11]/C}, {sqrin sqrin_reg[11]/CE}, {reset sqrin_reg[11]/CLR}, {sqrin[11]_i_1_n_0 sqrin_reg[11]/D}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[12] - 
nets: {sqrin_reg_n_0_[12] sqrin_reg[12]/Q}, {clk sqrin_reg[12]/C}, {sqrin sqrin_reg[12]/CE}, {reset sqrin_reg[12]/CLR}, {sqrin[12]_i_1_n_0 sqrin_reg[12]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[13] - 
nets: {sqrin_reg_n_0_[13] sqrin_reg[13]/Q}, {clk sqrin_reg[13]/C}, {sqrin sqrin_reg[13]/CE}, {reset sqrin_reg[13]/CLR}, {sqrin[13]_i_1_n_0 sqrin_reg[13]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[14] - 
nets: {sqrin_reg_n_0_[14] sqrin_reg[14]/Q}, {clk sqrin_reg[14]/C}, {sqrin sqrin_reg[14]/CE}, {reset sqrin_reg[14]/CLR}, {sqrin[14]_i_1_n_0 sqrin_reg[14]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[15] - 
nets: {sqrin_reg_n_0_[15] sqrin_reg[15]/Q}, {clk sqrin_reg[15]/C}, {sqrin sqrin_reg[15]/CE}, {reset sqrin_reg[15]/CLR}, {sqrin[15]_i_1_n_0 sqrin_reg[15]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[16] - 
nets: {sqrin_reg_n_0_[16] sqrin_reg[16]/Q}, {clk sqrin_reg[16]/C}, {sqrin sqrin_reg[16]/CE}, {reset sqrin_reg[16]/CLR}, {sqrin[16]_i_1_n_0 sqrin_reg[16]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[17] - 
nets: {sqrin_reg_n_0_[17] sqrin_reg[17]/Q}, {clk sqrin_reg[17]/C}, {sqrin sqrin_reg[17]/CE}, {reset sqrin_reg[17]/CLR}, {sqrin[17]_i_1_n_0 sqrin_reg[17]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[18] - 
nets: {sqrin_reg_n_0_[18] sqrin_reg[18]/Q}, {clk sqrin_reg[18]/C}, {sqrin sqrin_reg[18]/CE}, {reset sqrin_reg[18]/CLR}, {sqrin[18]_i_1_n_0 sqrin_reg[18]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[19] - 
nets: {sqrin_reg_n_0_[19] sqrin_reg[19]/Q}, {clk sqrin_reg[19]/C}, {sqrin sqrin_reg[19]/CE}, {reset sqrin_reg[19]/CLR}, {sqrin[19]_i_1_n_0 sqrin_reg[19]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[1] - 
nets: {sqrin_reg_n_0_[1] sqrin_reg[1]/Q}, {clk sqrin_reg[1]/C}, {sqrin sqrin_reg[1]/CE}, {reset sqrin_reg[1]/CLR}, {sqrin[1]_i_1_n_0 sqrin_reg[1]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[20] - 
nets: {sqrin_reg_n_0_[20] sqrin_reg[20]/Q}, {clk sqrin_reg[20]/C}, {sqrin sqrin_reg[20]/CE}, {reset sqrin_reg[20]/CLR}, {sqrin[20]_i_1_n_0 sqrin_reg[20]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[21] - 
nets: {sqrin_reg_n_0_[21] sqrin_reg[21]/Q}, {clk sqrin_reg[21]/C}, {sqrin sqrin_reg[21]/CE}, {reset sqrin_reg[21]/CLR}, {sqrin[21]_i_1_n_0 sqrin_reg[21]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[22] - 
nets: {sqrin_reg_n_0_[22] sqrin_reg[22]/Q}, {clk sqrin_reg[22]/C}, {sqrin sqrin_reg[22]/CE}, {reset sqrin_reg[22]/CLR}, {sqrin[22]_i_1_n_0 sqrin_reg[22]/D}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[23] - 
nets: {sqrin_reg_n_0_[23] sqrin_reg[23]/Q}, {clk sqrin_reg[23]/C}, {sqrin sqrin_reg[23]/CE}, {reset sqrin_reg[23]/CLR}, {sqrin[23]_i_1_n_0 sqrin_reg[23]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[24] - 
nets: {sqrin_reg_n_0_[24] sqrin_reg[24]/Q}, {clk sqrin_reg[24]/C}, {sqrin sqrin_reg[24]/CE}, {reset sqrin_reg[24]/CLR}, {sqrin[24]_i_1_n_0 sqrin_reg[24]/D}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[25] - 
nets: {sqrin_reg_n_0_[25] sqrin_reg[25]/Q}, {clk sqrin_reg[25]/C}, {sqrin sqrin_reg[25]/CE}, {reset sqrin_reg[25]/CLR}, {sqrin[25]_i_1_n_0 sqrin_reg[25]/D}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[26] - 
nets: {sqrin_reg_n_0_[26] sqrin_reg[26]/Q}, {clk sqrin_reg[26]/C}, {sqrin sqrin_reg[26]/CE}, {reset sqrin_reg[26]/CLR}, {sqrin[26]_i_1_n_0 sqrin_reg[26]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[27] - 
nets: {sqrin_reg_n_0_[27] sqrin_reg[27]/Q}, {clk sqrin_reg[27]/C}, {sqrin sqrin_reg[27]/CE}, {reset sqrin_reg[27]/CLR}, {sqrin[27]_i_1_n_0 sqrin_reg[27]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[28] - 
nets: {sqrin_reg_n_0_[28] sqrin_reg[28]/Q}, {clk sqrin_reg[28]/C}, {sqrin sqrin_reg[28]/CE}, {reset sqrin_reg[28]/CLR}, {sqrin[28]_i_1_n_0 sqrin_reg[28]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[29] - 
nets: {sqrin_reg_n_0_[29] sqrin_reg[29]/Q}, {clk sqrin_reg[29]/C}, {sqrin sqrin_reg[29]/CE}, {reset sqrin_reg[29]/CLR}, {sqrin[29]_i_1_n_0 sqrin_reg[29]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[2] - 
nets: {sqrin_reg_n_0_[2] sqrin_reg[2]/Q}, {clk sqrin_reg[2]/C}, {sqrin sqrin_reg[2]/CE}, {reset sqrin_reg[2]/CLR}, {sqrin[2]_i_1_n_0 sqrin_reg[2]/D}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[30] - 
nets: {sqrin_reg_n_0_[30] sqrin_reg[30]/Q}, {clk sqrin_reg[30]/C}, {sqrin sqrin_reg[30]/CE}, {reset sqrin_reg[30]/CLR}, {sqrin[30]_i_1_n_0 sqrin_reg[30]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[31] - 
nets: {sqrin_reg_n_0_[31] sqrin_reg[31]/Q}, {clk sqrin_reg[31]/C}, {sqrin sqrin_reg[31]/CE}, {reset sqrin_reg[31]/CLR}, {sqrin[31]_i_1_n_0 sqrin_reg[31]/D}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[3] - 
nets: {sqrin_reg_n_0_[3] sqrin_reg[3]/Q}, {clk sqrin_reg[3]/C}, {sqrin sqrin_reg[3]/CE}, {reset sqrin_reg[3]/CLR}, {sqrin[3]_i_1_n_0 sqrin_reg[3]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[4] - 
nets: {sqrin_reg_n_0_[4] sqrin_reg[4]/Q}, {clk sqrin_reg[4]/C}, {sqrin sqrin_reg[4]/CE}, {reset sqrin_reg[4]/CLR}, {sqrin[4]_i_1_n_0 sqrin_reg[4]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[5] - 
nets: {sqrin_reg_n_0_[5] sqrin_reg[5]/Q}, {clk sqrin_reg[5]/C}, {sqrin sqrin_reg[5]/CE}, {reset sqrin_reg[5]/CLR}, {sqrin[5]_i_1_n_0 sqrin_reg[5]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[6] - 
nets: {sqrin_reg_n_0_[6] sqrin_reg[6]/Q}, {clk sqrin_reg[6]/C}, {sqrin sqrin_reg[6]/CE}, {reset sqrin_reg[6]/CLR}, {sqrin[6]_i_1_n_0 sqrin_reg[6]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[7] - 
nets: {sqrin_reg_n_0_[7] sqrin_reg[7]/Q}, {clk sqrin_reg[7]/C}, {sqrin sqrin_reg[7]/CE}, {reset sqrin_reg[7]/CLR}, {sqrin[7]_i_1_n_0 sqrin_reg[7]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[8] - 
nets: {sqrin_reg_n_0_[8] sqrin_reg[8]/Q}, {clk sqrin_reg[8]/C}, {sqrin sqrin_reg[8]/CE}, {reset sqrin_reg[8]/CLR}, {sqrin[8]_i_1_n_0 sqrin_reg[8]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

sqrin_reg[9] - 
nets: {sqrin_reg_n_0_[9] sqrin_reg[9]/Q}, {clk sqrin_reg[9]/C}, {sqrin sqrin_reg[9]/CE}, {reset sqrin_reg[9]/CLR}, {sqrin[9]_i_1_n_0 sqrin_reg[9]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin[0]_i_1 - 
nets: {tempin[0]_i_1_n_0 tempin[0]_i_1/O}, {indata[0] tempin[0]_i_1/I0}, {inExp[0] tempin[0]_i_1/I1}, {ready tempin[0]_i_1/I2}, {cypher[0]_i_1_n_0 tempin[0]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'hBFB0, 
LOC: SLICE_X42Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[10]_i_1 - 
nets: {tempin[10]_i_1_n_0 tempin[10]_i_1/O}, {indata[10] tempin[10]_i_1/I0}, {inExp[0] tempin[10]_i_1/I1}, {ready tempin[10]_i_1/I2}, {cypher[10]_i_1_n_0 tempin[10]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[11]_i_1 - 
nets: {tempin[11]_i_1_n_0 tempin[11]_i_1/O}, {indata[11] tempin[11]_i_1/I0}, {inExp[0] tempin[11]_i_1/I1}, {ready tempin[11]_i_1/I2}, {cypher[11]_i_1_n_0 tempin[11]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[12]_i_1 - 
nets: {tempin[12]_i_1_n_0 tempin[12]_i_1/O}, {indata[12] tempin[12]_i_1/I0}, {inExp[0] tempin[12]_i_1/I1}, {ready tempin[12]_i_1/I2}, {cypher[12]_i_1_n_0 tempin[12]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[13]_i_1 - 
nets: {tempin[13]_i_1_n_0 tempin[13]_i_1/O}, {indata[13] tempin[13]_i_1/I0}, {inExp[0] tempin[13]_i_1/I1}, {ready tempin[13]_i_1/I2}, {cypher[13]_i_1_n_0 tempin[13]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[14]_i_1 - 
nets: {tempin[14]_i_1_n_0 tempin[14]_i_1/O}, {indata[14] tempin[14]_i_1/I0}, {inExp[0] tempin[14]_i_1/I1}, {ready tempin[14]_i_1/I2}, {cypher[14]_i_1_n_0 tempin[14]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[15]_i_1 - 
nets: {tempin[15]_i_1_n_0 tempin[15]_i_1/O}, {indata[15] tempin[15]_i_1/I0}, {inExp[0] tempin[15]_i_1/I1}, {ready tempin[15]_i_1/I2}, {cypher[15]_i_1_n_0 tempin[15]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[16]_i_1 - 
nets: {tempin[16]_i_1_n_0 tempin[16]_i_1/O}, {indata[16] tempin[16]_i_1/I0}, {inExp[0] tempin[16]_i_1/I1}, {ready tempin[16]_i_1/I2}, {cypher[16]_i_1_n_0 tempin[16]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[17]_i_1 - 
nets: {tempin[17]_i_1_n_0 tempin[17]_i_1/O}, {indata[17] tempin[17]_i_1/I0}, {inExp[0] tempin[17]_i_1/I1}, {ready tempin[17]_i_1/I2}, {cypher[17]_i_1_n_0 tempin[17]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[18]_i_1 - 
nets: {tempin[18]_i_1_n_0 tempin[18]_i_1/O}, {indata[18] tempin[18]_i_1/I0}, {inExp[0] tempin[18]_i_1/I1}, {ready tempin[18]_i_1/I2}, {cypher[18]_i_1_n_0 tempin[18]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[19]_i_1 - 
nets: {tempin[19]_i_1_n_0 tempin[19]_i_1/O}, {indata[19] tempin[19]_i_1/I0}, {inExp[0] tempin[19]_i_1/I1}, {ready tempin[19]_i_1/I2}, {cypher[19]_i_1_n_0 tempin[19]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[1]_i_1 - 
nets: {tempin[1]_i_1_n_0 tempin[1]_i_1/O}, {indata[1] tempin[1]_i_1/I0}, {inExp[0] tempin[1]_i_1/I1}, {ready tempin[1]_i_1/I2}, {cypher[1]_i_1_n_0 tempin[1]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[20]_i_1 - 
nets: {tempin[20]_i_1_n_0 tempin[20]_i_1/O}, {indata[20] tempin[20]_i_1/I0}, {inExp[0] tempin[20]_i_1/I1}, {ready tempin[20]_i_1/I2}, {cypher[20]_i_1_n_0 tempin[20]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[21]_i_1 - 
nets: {tempin[21]_i_1_n_0 tempin[21]_i_1/O}, {indata[21] tempin[21]_i_1/I0}, {inExp[0] tempin[21]_i_1/I1}, {ready tempin[21]_i_1/I2}, {cypher[21]_i_1_n_0 tempin[21]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[22]_i_1 - 
nets: {tempin[22]_i_1_n_0 tempin[22]_i_1/O}, {indata[22] tempin[22]_i_1/I0}, {inExp[0] tempin[22]_i_1/I1}, {ready tempin[22]_i_1/I2}, {cypher[22]_i_1_n_0 tempin[22]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[23]_i_1 - 
nets: {tempin[23]_i_1_n_0 tempin[23]_i_1/O}, {indata[23] tempin[23]_i_1/I0}, {inExp[0] tempin[23]_i_1/I1}, {ready tempin[23]_i_1/I2}, {cypher[23]_i_1_n_0 tempin[23]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[24]_i_1 - 
nets: {tempin[24]_i_1_n_0 tempin[24]_i_1/O}, {indata[24] tempin[24]_i_1/I0}, {inExp[0] tempin[24]_i_1/I1}, {ready tempin[24]_i_1/I2}, {cypher[24]_i_1_n_0 tempin[24]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[25]_i_1 - 
nets: {tempin[25]_i_1_n_0 tempin[25]_i_1/O}, {indata[25] tempin[25]_i_1/I0}, {inExp[0] tempin[25]_i_1/I1}, {ready tempin[25]_i_1/I2}, {cypher[25]_i_1_n_0 tempin[25]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[26]_i_1 - 
nets: {tempin[26]_i_1_n_0 tempin[26]_i_1/O}, {indata[26] tempin[26]_i_1/I0}, {inExp[0] tempin[26]_i_1/I1}, {ready tempin[26]_i_1/I2}, {cypher[26]_i_1_n_0 tempin[26]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[27]_i_1 - 
nets: {tempin[27]_i_1_n_0 tempin[27]_i_1/O}, {indata[27] tempin[27]_i_1/I0}, {inExp[0] tempin[27]_i_1/I1}, {ready tempin[27]_i_1/I2}, {cypher[27]_i_1_n_0 tempin[27]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[28]_i_1 - 
nets: {tempin[28]_i_1_n_0 tempin[28]_i_1/O}, {indata[28] tempin[28]_i_1/I0}, {inExp[0] tempin[28]_i_1/I1}, {ready tempin[28]_i_1/I2}, {cypher[28]_i_1_n_0 tempin[28]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[29]_i_1 - 
nets: {tempin[29]_i_1_n_0 tempin[29]_i_1/O}, {indata[29] tempin[29]_i_1/I0}, {inExp[0] tempin[29]_i_1/I1}, {ready tempin[29]_i_1/I2}, {cypher[29]_i_1_n_0 tempin[29]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[2]_i_1 - 
nets: {tempin[2]_i_1_n_0 tempin[2]_i_1/O}, {indata[2] tempin[2]_i_1/I0}, {inExp[0] tempin[2]_i_1/I1}, {ready tempin[2]_i_1/I2}, {cypher[2]_i_1_n_0 tempin[2]_i_1/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[30]_i_1 - 
nets: {tempin[30]_i_1_n_0 tempin[30]_i_1/O}, {indata[30] tempin[30]_i_1/I0}, {inExp[0] tempin[30]_i_1/I1}, {ready tempin[30]_i_1/I2}, {cypher[30]_i_1_n_0 tempin[30]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[31]_i_1 - 
nets: {tempin[31]_i_1_n_0 tempin[31]_i_1/O}, {indata[31] tempin[31]_i_1/I0}, {inExp[0] tempin[31]_i_1/I1}, {ready tempin[31]_i_1/I2}, {cypher[31]_i_2_n_0 tempin[31]_i_1/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[3]_i_1 - 
nets: {tempin[3]_i_1_n_0 tempin[3]_i_1/O}, {indata[3] tempin[3]_i_1/I0}, {inExp[0] tempin[3]_i_1/I1}, {ready tempin[3]_i_1/I2}, {cypher[3]_i_1_n_0 tempin[3]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[4]_i_1 - 
nets: {tempin[4]_i_1_n_0 tempin[4]_i_1/O}, {indata[4] tempin[4]_i_1/I0}, {inExp[0] tempin[4]_i_1/I1}, {ready tempin[4]_i_1/I2}, {cypher[4]_i_1_n_0 tempin[4]_i_1/I3}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[5]_i_1 - 
nets: {tempin[5]_i_1_n_0 tempin[5]_i_1/O}, {indata[5] tempin[5]_i_1/I0}, {inExp[0] tempin[5]_i_1/I1}, {ready tempin[5]_i_1/I2}, {cypher[5]_i_1_n_0 tempin[5]_i_1/I3}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[6]_i_1 - 
nets: {tempin[6]_i_1_n_0 tempin[6]_i_1/O}, {indata[6] tempin[6]_i_1/I0}, {inExp[0] tempin[6]_i_1/I1}, {ready tempin[6]_i_1/I2}, {cypher[6]_i_1_n_0 tempin[6]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[7]_i_1 - 
nets: {tempin[7]_i_1_n_0 tempin[7]_i_1/O}, {indata[7] tempin[7]_i_1/I0}, {inExp[0] tempin[7]_i_1/I1}, {ready tempin[7]_i_1/I2}, {cypher[7]_i_1_n_0 tempin[7]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[8]_i_1 - 
nets: {tempin[8]_i_1_n_0 tempin[8]_i_1/O}, {indata[8] tempin[8]_i_1/I0}, {inExp[0] tempin[8]_i_1/I1}, {ready tempin[8]_i_1/I2}, {cypher[8]_i_1_n_0 tempin[8]_i_1/I3}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin[9]_i_1 - 
nets: {tempin[9]_i_1_n_0 tempin[9]_i_1/O}, {indata[9] tempin[9]_i_1/I0}, {inExp[0] tempin[9]_i_1/I1}, {ready tempin[9]_i_1/I2}, {cypher[9]_i_1_n_0 tempin[9]_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'h8F80, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

tempin_reg[0] - 
nets: {tempin[0] tempin_reg[0]/Q}, {clk tempin_reg[0]/C}, {sqrin tempin_reg[0]/CE}, {reset tempin_reg[0]/CLR}, {tempin[0]_i_1_n_0 tempin_reg[0]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y108, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[10] - 
nets: {tempin[10] tempin_reg[10]/Q}, {clk tempin_reg[10]/C}, {sqrin tempin_reg[10]/CE}, {reset tempin_reg[10]/CLR}, {tempin[10]_i_1_n_0 tempin_reg[10]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[11] - 
nets: {tempin[11] tempin_reg[11]/Q}, {clk tempin_reg[11]/C}, {sqrin tempin_reg[11]/CE}, {reset tempin_reg[11]/CLR}, {tempin[11]_i_1_n_0 tempin_reg[11]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[12] - 
nets: {tempin[12] tempin_reg[12]/Q}, {clk tempin_reg[12]/C}, {sqrin tempin_reg[12]/CE}, {reset tempin_reg[12]/CLR}, {tempin[12]_i_1_n_0 tempin_reg[12]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[13] - 
nets: {tempin[13] tempin_reg[13]/Q}, {clk tempin_reg[13]/C}, {sqrin tempin_reg[13]/CE}, {reset tempin_reg[13]/CLR}, {tempin[13]_i_1_n_0 tempin_reg[13]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[14] - 
nets: {tempin[14] tempin_reg[14]/Q}, {clk tempin_reg[14]/C}, {sqrin tempin_reg[14]/CE}, {reset tempin_reg[14]/CLR}, {tempin[14]_i_1_n_0 tempin_reg[14]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X44Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[15] - 
nets: {tempin[15] tempin_reg[15]/Q}, {clk tempin_reg[15]/C}, {sqrin tempin_reg[15]/CE}, {reset tempin_reg[15]/CLR}, {tempin[15]_i_1_n_0 tempin_reg[15]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y111, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[16] - 
nets: {tempin[16] tempin_reg[16]/Q}, {clk tempin_reg[16]/C}, {sqrin tempin_reg[16]/CE}, {reset tempin_reg[16]/CLR}, {tempin[16]_i_1_n_0 tempin_reg[16]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[17] - 
nets: {tempin[17] tempin_reg[17]/Q}, {clk tempin_reg[17]/C}, {sqrin tempin_reg[17]/CE}, {reset tempin_reg[17]/CLR}, {tempin[17]_i_1_n_0 tempin_reg[17]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y112, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[18] - 
nets: {tempin[18] tempin_reg[18]/Q}, {clk tempin_reg[18]/C}, {sqrin tempin_reg[18]/CE}, {reset tempin_reg[18]/CLR}, {tempin[18]_i_1_n_0 tempin_reg[18]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[19] - 
nets: {tempin[19] tempin_reg[19]/Q}, {clk tempin_reg[19]/C}, {sqrin tempin_reg[19]/CE}, {reset tempin_reg[19]/CLR}, {tempin[19]_i_1_n_0 tempin_reg[19]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[1] - 
nets: {tempin[1] tempin_reg[1]/Q}, {clk tempin_reg[1]/C}, {sqrin tempin_reg[1]/CE}, {reset tempin_reg[1]/CLR}, {tempin[1]_i_1_n_0 tempin_reg[1]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[20] - 
nets: {tempin[20] tempin_reg[20]/Q}, {clk tempin_reg[20]/C}, {sqrin tempin_reg[20]/CE}, {reset tempin_reg[20]/CLR}, {tempin[20]_i_1_n_0 tempin_reg[20]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[21] - 
nets: {tempin[21] tempin_reg[21]/Q}, {clk tempin_reg[21]/C}, {sqrin tempin_reg[21]/CE}, {reset tempin_reg[21]/CLR}, {tempin[21]_i_1_n_0 tempin_reg[21]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[22] - 
nets: {tempin[22] tempin_reg[22]/Q}, {clk tempin_reg[22]/C}, {sqrin tempin_reg[22]/CE}, {reset tempin_reg[22]/CLR}, {tempin[22]_i_1_n_0 tempin_reg[22]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y113, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[23] - 
nets: {tempin[23] tempin_reg[23]/Q}, {clk tempin_reg[23]/C}, {sqrin tempin_reg[23]/CE}, {reset tempin_reg[23]/CLR}, {tempin[23]_i_1_n_0 tempin_reg[23]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[24] - 
nets: {tempin[24] tempin_reg[24]/Q}, {clk tempin_reg[24]/C}, {sqrin tempin_reg[24]/CE}, {reset tempin_reg[24]/CLR}, {tempin[24]_i_1_n_0 tempin_reg[24]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[25] - 
nets: {tempin[25] tempin_reg[25]/Q}, {clk tempin_reg[25]/C}, {sqrin tempin_reg[25]/CE}, {reset tempin_reg[25]/CLR}, {tempin[25]_i_1_n_0 tempin_reg[25]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[26] - 
nets: {tempin[26] tempin_reg[26]/Q}, {clk tempin_reg[26]/C}, {sqrin tempin_reg[26]/CE}, {reset tempin_reg[26]/CLR}, {tempin[26]_i_1_n_0 tempin_reg[26]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[27] - 
nets: {tempin[27] tempin_reg[27]/Q}, {clk tempin_reg[27]/C}, {sqrin tempin_reg[27]/CE}, {reset tempin_reg[27]/CLR}, {tempin[27]_i_1_n_0 tempin_reg[27]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[28] - 
nets: {tempin[28] tempin_reg[28]/Q}, {clk tempin_reg[28]/C}, {sqrin tempin_reg[28]/CE}, {reset tempin_reg[28]/CLR}, {tempin[28]_i_1_n_0 tempin_reg[28]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y115, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[29] - 
nets: {tempin[29] tempin_reg[29]/Q}, {clk tempin_reg[29]/C}, {sqrin tempin_reg[29]/CE}, {reset tempin_reg[29]/CLR}, {tempin[29]_i_1_n_0 tempin_reg[29]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[2] - 
nets: {tempin[2] tempin_reg[2]/Q}, {clk tempin_reg[2]/C}, {sqrin tempin_reg[2]/CE}, {reset tempin_reg[2]/CLR}, {tempin[2]_i_1_n_0 tempin_reg[2]/D}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[30] - 
nets: {tempin[30] tempin_reg[30]/Q}, {clk tempin_reg[30]/C}, {sqrin tempin_reg[30]/CE}, {reset tempin_reg[30]/CLR}, {tempin[30]_i_1_n_0 tempin_reg[30]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[31] - 
nets: {tempin[31] tempin_reg[31]/Q}, {clk tempin_reg[31]/C}, {sqrin tempin_reg[31]/CE}, {reset tempin_reg[31]/CLR}, {tempin[31]_i_1_n_0 tempin_reg[31]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y116, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[3] - 
nets: {tempin[3] tempin_reg[3]/Q}, {clk tempin_reg[3]/C}, {sqrin tempin_reg[3]/CE}, {reset tempin_reg[3]/CLR}, {tempin[3]_i_1_n_0 tempin_reg[3]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[4] - 
nets: {tempin[4] tempin_reg[4]/Q}, {clk tempin_reg[4]/C}, {sqrin tempin_reg[4]/CE}, {reset tempin_reg[4]/CLR}, {tempin[4]_i_1_n_0 tempin_reg[4]/D}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[5] - 
nets: {tempin[5] tempin_reg[5]/Q}, {clk tempin_reg[5]/C}, {sqrin tempin_reg[5]/CE}, {reset tempin_reg[5]/CLR}, {tempin[5]_i_1_n_0 tempin_reg[5]/D}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X42Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[6] - 
nets: {tempin[6] tempin_reg[6]/Q}, {clk tempin_reg[6]/C}, {sqrin tempin_reg[6]/CE}, {reset tempin_reg[6]/CLR}, {tempin[6]_i_1_n_0 tempin_reg[6]/D}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X43Y109, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[7] - 
nets: {tempin[7] tempin_reg[7]/Q}, {clk tempin_reg[7]/C}, {sqrin tempin_reg[7]/CE}, {reset tempin_reg[7]/CLR}, {tempin[7]_i_1_n_0 tempin_reg[7]/D}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[8] - 
nets: {tempin[8] tempin_reg[8]/Q}, {clk tempin_reg[8]/C}, {sqrin tempin_reg[8]/CE}, {reset tempin_reg[8]/CLR}, {tempin[8]_i_1_n_0 tempin_reg[8]/D}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y110, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 

tempin_reg[9] - 
nets: {tempin[9] tempin_reg[9]/Q}, {clk tempin_reg[9]/C}, {sqrin tempin_reg[9]/CE}, {reset tempin_reg[9]/CLR}, {tempin[9]_i_1_n_0 tempin_reg[9]/D}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X41Y114, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDCE, 
REF_NAME: FDCE, 


####################################################
# Nets
Boundary Nets - 
clk, 
cypher[0], 
cypher[10], 
cypher[11], 
cypher[12], 
cypher[13], 
cypher[14], 
cypher[15], 
cypher[16], 
cypher[17], 
cypher[18], 
cypher[19], 
cypher[1], 
cypher[20], 
cypher[21], 
cypher[22], 
cypher[23], 
cypher[24], 
cypher[25], 
cypher[26], 
cypher[27], 
cypher[28], 
cypher[29], 
cypher[2], 
cypher[30], 
cypher[31], 
cypher[3], 
cypher[4], 
cypher[5], 
cypher[6], 
cypher[7], 
cypher[8], 
cypher[9], 
ds, 
inExp[0], 
inExp[10], 
inExp[11], 
inExp[12], 
inExp[13], 
inExp[14], 
inExp[15], 
inExp[16], 
inExp[17], 
inExp[18], 
inExp[19], 
inExp[1], 
inExp[20], 
inExp[21], 
inExp[22], 
inExp[23], 
inExp[24], 
inExp[25], 
inExp[26], 
inExp[27], 
inExp[28], 
inExp[29], 
inExp[2], 
inExp[30], 
inExp[31], 
inExp[3], 
inExp[4], 
inExp[5], 
inExp[6], 
inExp[7], 
inExp[8], 
inExp[9], 
inMod[0], 
inMod[10], 
inMod[11], 
inMod[12], 
inMod[13], 
inMod[14], 
inMod[15], 
inMod[16], 
inMod[17], 
inMod[18], 
inMod[19], 
inMod[1], 
inMod[20], 
inMod[21], 
inMod[22], 
inMod[23], 
inMod[24], 
inMod[25], 
inMod[26], 
inMod[27], 
inMod[28], 
inMod[29], 
inMod[2], 
inMod[30], 
inMod[31], 
inMod[3], 
inMod[4], 
inMod[5], 
inMod[6], 
inMod[7], 
inMod[8], 
inMod[9], 
indata[0], 
indata[10], 
indata[11], 
indata[12], 
indata[13], 
indata[14], 
indata[15], 
indata[16], 
indata[17], 
indata[18], 
indata[19], 
indata[1], 
indata[20], 
indata[21], 
indata[22], 
indata[23], 
indata[24], 
indata[25], 
indata[26], 
indata[27], 
indata[28], 
indata[29], 
indata[2], 
indata[30], 
indata[31], 
indata[3], 
indata[4], 
indata[5], 
indata[6], 
indata[7], 
indata[8], 
indata[9], 
ready, 
reset, 

count[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[1] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX3 CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y112/CLBLL_L_A2 CLBLL_L_X32Y112/CLBLL_L_BQ CLBLL_L_X32Y113/CLBLL_IMUX42 CLBLL_L_X32Y113/CLBLL_L_D6 INT_L_X32Y112/IMUX_L3 INT_L_X32Y112/LOGIC_OUTS_L1 INT_L_X32Y112/NR1BEG1 INT_L_X32Y113/IMUX_L42 INT_L_X32Y113/NR1END1 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 INT_L_X32Y112/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X32Y112/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X32Y113/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[11] - 
wires: CLBLM_R_X33Y113/CLBLM_IMUX2 CLBLM_R_X33Y113/CLBLM_IMUX44 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS5 CLBLM_R_X33Y113/CLBLM_M_A2 CLBLM_R_X33Y113/CLBLM_M_BQ CLBLM_R_X33Y113/CLBLM_M_D4 INT_R_X33Y113/BYP_ALT4 INT_R_X33Y113/BYP_BOUNCE4 INT_R_X33Y113/IMUX2 INT_R_X33Y113/IMUX44 INT_R_X33Y113/LOGIC_OUTS5 
pips: CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X33Y113/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X33Y113/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X33Y113/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X33Y113/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[12] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX36 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y113/CLBLL_L_AQ CLBLL_L_X32Y113/CLBLL_L_D2 CLBLM_R_X33Y113/CLBLM_IMUX27 CLBLM_R_X33Y113/CLBLM_M_B4 INT_L_X32Y113/BYP_ALT0 INT_L_X32Y113/BYP_BOUNCE0 INT_L_X32Y113/ER1BEG1 INT_L_X32Y113/IMUX_L36 INT_L_X32Y113/LOGIC_OUTS_L0 INT_R_X33Y113/ER1END1 INT_R_X33Y113/IMUX27 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X32Y113/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X32Y113/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X32Y113/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X32Y113/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X33Y113/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[13] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX33 CLBLL_L_X32Y113/CLBLL_IMUX9 CLBLL_L_X32Y113/CLBLL_LL_AQ CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y113/CLBLL_L_A5 CLBLL_L_X32Y113/CLBLL_L_C1 INT_L_X32Y113/IMUX_L33 INT_L_X32Y113/IMUX_L9 INT_L_X32Y113/LOGIC_OUTS_L4 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X32Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X32Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[14] - 
wires: CLBLL_L_X32Y112/CLBLL_LL_AQ CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y113/CLBLL_IMUX1 CLBLL_L_X32Y113/CLBLL_IMUX45 CLBLL_L_X32Y113/CLBLL_LL_A3 CLBLL_L_X32Y113/CLBLL_LL_D2 INT_L_X32Y112/LOGIC_OUTS_L4 INT_L_X32Y112/NR1BEG0 INT_L_X32Y113/BYP_ALT1 INT_L_X32Y113/BYP_BOUNCE1 INT_L_X32Y113/IMUX_L1 INT_L_X32Y113/IMUX_L45 INT_L_X32Y113/NR1END0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 INT_L_X32Y112/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X32Y113/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X32Y113/INT_L.BYP_BOUNCE1->>IMUX_L45 INT_L_X32Y113/INT_L.NR1END0->>BYP_ALT1 INT_L_X32Y113/INT_L.NR1END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[15] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX8 CLBLL_L_X32Y112/CLBLL_LL_A5 CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y112/CLBLL_L_CQ CLBLL_L_X32Y113/CLBLL_IMUX32 CLBLL_L_X32Y113/CLBLL_LL_C1 INT_L_X32Y111/SR1END3 INT_L_X32Y112/BYP_ALT2 INT_L_X32Y112/BYP_BOUNCE2 INT_L_X32Y112/IMUX_L8 INT_L_X32Y112/LOGIC_OUTS_L2 INT_L_X32Y112/SR1BEG3 INT_L_X32Y112/SR1END_N3_3 INT_L_X32Y113/BYP_BOUNCE_N3_2 INT_L_X32Y113/IMUX_L32 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X32Y112/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X32Y112/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X32Y112/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X32Y112/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X32Y113/INT_L.BYP_BOUNCE_N3_2->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[16] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX20 CLBLL_L_X32Y112/CLBLL_LL_AMUX CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y112/CLBLL_L_C2 CLBLL_L_X32Y113/CLBLL_IMUX41 CLBLL_L_X32Y113/CLBLL_L_D1 INT_L_X32Y112/IMUX_L20 INT_L_X32Y112/LOGIC_OUTS_L20 INT_L_X32Y112/NL1BEG1 INT_L_X32Y113/IMUX_L41 INT_L_X32Y113/NL1END1 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y112/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 INT_L_X32Y112/INT_L.LOGIC_OUTS_L20->>IMUX_L20 INT_L_X32Y112/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X32Y113/INT_L.NL1END1->>IMUX_L41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[17] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX7 CLBLL_L_X32Y112/CLBLL_LL_A1 CLBLL_L_X32Y113/CLBLL_IMUX28 CLBLL_L_X32Y113/CLBLL_LL_AMUX CLBLL_L_X32Y113/CLBLL_LL_C4 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS20 INT_L_X32Y112/IMUX_L7 INT_L_X32Y112/SR1END3 INT_L_X32Y113/IMUX_L28 INT_L_X32Y113/LOGIC_OUTS_L20 INT_L_X32Y113/SR1BEG3 INT_L_X32Y113/SR1END_N3_3 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X32Y112/INT_L.SR1END3->>IMUX_L7 INT_L_X32Y113/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X32Y113/INT_L.LOGIC_OUTS_L20->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[18] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX7 CLBLL_L_X32Y113/CLBLL_LL_A1 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y113/CLBLL_L_AMUX CLBLL_L_X32Y114/CLBLL_IMUX28 CLBLL_L_X32Y114/CLBLL_LL_C4 INT_L_X32Y113/BYP_ALT3 INT_L_X32Y113/BYP_BOUNCE3 INT_L_X32Y113/IMUX_L7 INT_L_X32Y113/LOGIC_OUTS_L16 INT_L_X32Y113/NR1BEG2 INT_L_X32Y114/BYP_BOUNCE_N3_3 INT_L_X32Y114/IMUX_L28 INT_L_X32Y114/NR1END2 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X32Y113/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X32Y113/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X32Y113/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 INT_L_X32Y113/INT_L.LOGIC_OUTS_L16->>NR1BEG2 INT_L_X32Y114/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[19] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX29 CLBLL_L_X32Y113/CLBLL_IMUX6 CLBLL_L_X32Y113/CLBLL_LL_C2 CLBLL_L_X32Y113/CLBLL_L_A1 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS21 CLBLM_R_X33Y113/CLBLM_M_BMUX INT_L_X32Y112/SW2END3 INT_L_X32Y113/IMUX_L29 INT_L_X32Y113/IMUX_L6 INT_L_X32Y113/NL1BEG_N3 INT_L_X32Y113/SW2END_N0_3 INT_R_X33Y112/SW2A3 INT_R_X33Y113/LOGIC_OUTS21 INT_R_X33Y113/SW2BEG3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X32Y113/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X32Y113/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X32Y113/INT_L.SW2END_N0_3->>NL1BEG_N3 INT_R_X33Y113/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[20] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX43 CLBLL_L_X32Y113/CLBLL_LL_D6 CLBLM_R_X33Y113/CLBLM_IMUX24 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS20 CLBLM_R_X33Y113/CLBLM_M_AMUX CLBLM_R_X33Y113/CLBLM_M_B5 INT_L_X32Y113/IMUX_L43 INT_L_X32Y113/WL1END1 INT_R_X33Y112/SR1END3 INT_R_X33Y113/IMUX24 INT_R_X33Y113/LOGIC_OUTS20 INT_R_X33Y113/SR1BEG3 INT_R_X33Y113/SR1END_N3_3 INT_R_X33Y113/WL1BEG1 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X32Y113/INT_L.WL1END1->>IMUX_L43 INT_R_X33Y113/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X33Y113/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X33Y113/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[2] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX19 CLBLL_L_X32Y112/CLBLL_IMUX39 CLBLL_L_X32Y112/CLBLL_LL_BMUX CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y112/CLBLL_L_B2 CLBLL_L_X32Y112/CLBLL_L_D3 INT_L_X32Y112/FAN_ALT3 INT_L_X32Y112/FAN_BOUNCE3 INT_L_X32Y112/IMUX_L19 INT_L_X32Y112/IMUX_L39 INT_L_X32Y112/LOGIC_OUTS_L21 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y112/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X32Y112/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X32Y112/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X32Y112/INT_L.LOGIC_OUTS_L21->>FAN_ALT3 INT_L_X32Y112/INT_L.LOGIC_OUTS_L21->>IMUX_L39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[21] - 
wires: CLBLM_R_X33Y113/CLBLM_IMUX45 CLBLM_R_X33Y113/CLBLM_IMUX7 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS6 CLBLM_R_X33Y113/CLBLM_M_A1 CLBLM_R_X33Y113/CLBLM_M_CQ CLBLM_R_X33Y113/CLBLM_M_D2 INT_R_X33Y113/BYP_ALT3 INT_R_X33Y113/BYP_BOUNCE3 INT_R_X33Y113/IMUX45 INT_R_X33Y113/IMUX7 INT_R_X33Y113/LOGIC_OUTS6 INT_R_X33Y114/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X33Y113/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X33Y113/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X33Y113/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X33Y113/INT_R.LOGIC_OUTS6->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[22] - 
wires: CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y113/CLBLL_L_BQ CLBLM_R_X33Y113/CLBLM_IMUX31 CLBLM_R_X33Y113/CLBLM_IMUX43 CLBLM_R_X33Y113/CLBLM_M_C5 CLBLM_R_X33Y113/CLBLM_M_D6 INT_L_X32Y113/LOGIC_OUTS_L1 INT_L_X32Y113/NE2BEG1 INT_L_X32Y114/NE2A1 INT_R_X33Y113/BYP_ALT5 INT_R_X33Y113/BYP_BOUNCE5 INT_R_X33Y113/IMUX31 INT_R_X33Y113/IMUX43 INT_R_X33Y113/SL1END1 INT_R_X33Y114/NE2END1 INT_R_X33Y114/SL1BEG1 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X32Y113/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_R_X33Y113/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X33Y113/INT_R.BYP_BOUNCE5->>IMUX31 INT_R_X33Y113/INT_R.SL1END1->>BYP_ALT5 INT_R_X33Y113/INT_R.SL1END1->>IMUX43 INT_R_X33Y114/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[23] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX41 CLBLL_L_X32Y112/CLBLL_L_D1 CLBLL_L_X32Y113/CLBLL_IMUX16 CLBLL_L_X32Y113/CLBLL_L_B3 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y114/CLBLL_L_AQ INT_L_X32Y112/IMUX_L41 INT_L_X32Y112/SL1END0 INT_L_X32Y113/IMUX_L16 INT_L_X32Y113/SL1BEG0 INT_L_X32Y113/SL1END0 INT_L_X32Y114/LOGIC_OUTS_L0 INT_L_X32Y114/SL1BEG0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X32Y112/INT_L.SL1END0->>IMUX_L41 INT_L_X32Y113/INT_L.SL1END0->>IMUX_L16 INT_L_X32Y113/INT_L.SL1END0->>SL1BEG0 INT_L_X32Y114/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[24] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX21 CLBLL_L_X32Y113/CLBLL_L_C4 CLBLL_L_X32Y114/CLBLL_IMUX3 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS1 CLBLL_L_X32Y114/CLBLL_L_A2 CLBLL_L_X32Y114/CLBLL_L_BQ INT_L_X32Y113/IMUX_L21 INT_L_X32Y113/SR1END2 INT_L_X32Y114/IMUX_L3 INT_L_X32Y114/LOGIC_OUTS_L1 INT_L_X32Y114/SR1BEG2 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X32Y113/INT_L.SR1END2->>IMUX_L21 INT_L_X32Y114/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X32Y114/INT_L.LOGIC_OUTS_L1->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[25] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX14 CLBLL_L_X32Y114/CLBLL_IMUX22 CLBLL_L_X32Y114/CLBLL_LL_AQ CLBLL_L_X32Y114/CLBLL_LL_C3 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y114/CLBLL_L_B1 INT_L_X32Y114/IMUX_L14 INT_L_X32Y114/IMUX_L22 INT_L_X32Y114/LOGIC_OUTS_L4 INT_L_X32Y114/NL1BEG_N3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y114/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X32Y114/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X32Y114/INT_L.NL1BEG_N3->>IMUX_L14 INT_L_X32Y114/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[26] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX2 CLBLL_L_X32Y114/CLBLL_IMUX31 CLBLL_L_X32Y114/CLBLL_LL_A2 CLBLL_L_X32Y114/CLBLL_LL_BQ CLBLL_L_X32Y114/CLBLL_LL_C5 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS5 INT_L_X32Y114/IMUX_L2 INT_L_X32Y114/IMUX_L31 INT_L_X32Y114/LOGIC_OUTS_L5 INT_L_X32Y114/NL1BEG0 INT_L_X32Y114/NL1END_S3_0 INT_L_X32Y115/NL1END0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X32Y114/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X32Y114/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X32Y114/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X32Y114/INT_L.NL1END_S3_0->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[27] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX22 CLBLL_L_X32Y113/CLBLL_LL_BQ CLBLL_L_X32Y113/CLBLL_LL_C3 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y114/CLBLL_IMUX18 CLBLL_L_X32Y114/CLBLL_LL_B2 INT_L_X32Y113/BYP_ALT4 INT_L_X32Y113/BYP_BOUNCE4 INT_L_X32Y113/IMUX_L22 INT_L_X32Y113/LOGIC_OUTS_L5 INT_L_X32Y113/NR1BEG1 INT_L_X32Y114/IMUX_L18 INT_L_X32Y114/NR1END1 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X32Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y113/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X32Y113/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X32Y113/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X32Y114/INT_L.NR1END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[28] - 
wires: CLBLL_L_X32Y112/CLBLL_LL_BQ CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y113/CLBLL_IMUX24 CLBLL_L_X32Y113/CLBLL_IMUX40 CLBLL_L_X32Y113/CLBLL_LL_B5 CLBLL_L_X32Y113/CLBLL_LL_D1 INT_L_X32Y112/LOGIC_OUTS_L5 INT_L_X32Y112/NL1BEG0 INT_L_X32Y112/NL1END_S3_0 INT_L_X32Y113/IMUX_L24 INT_L_X32Y113/IMUX_L40 INT_L_X32Y113/NL1END0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 INT_L_X32Y112/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X32Y113/INT_L.NL1END0->>IMUX_L24 INT_L_X32Y113/INT_L.NL1END0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[29] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX17 CLBLL_L_X32Y112/CLBLL_IMUX46 CLBLL_L_X32Y112/CLBLL_LL_B3 CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y112/CLBLL_L_BMUX CLBLL_L_X32Y112/CLBLL_L_D5 INT_L_X32Y112/IMUX_L17 INT_L_X32Y112/IMUX_L46 INT_L_X32Y112/LOGIC_OUTS_L17 INT_L_X32Y112/SR1BEG_S0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X32Y112/INT_L.LOGIC_OUTS_L17->>IMUX_L46 INT_L_X32Y112/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X32Y112/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[30] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX25 CLBLL_L_X32Y112/CLBLL_IMUX37 CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y112/CLBLL_L_AMUX CLBLL_L_X32Y112/CLBLL_L_B5 CLBLL_L_X32Y112/CLBLL_L_D4 INT_L_X32Y112/FAN_ALT5 INT_L_X32Y112/FAN_BOUNCE5 INT_L_X32Y112/IMUX_L25 INT_L_X32Y112/IMUX_L37 INT_L_X32Y112/LOGIC_OUTS_L16 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X32Y112/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X32Y112/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X32Y112/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X32Y112/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[3] - 
wires: CLBLL_L_X32Y112/CLBLL_IMUX15 CLBLL_L_X32Y112/CLBLL_LL_B1 CLBLL_L_X32Y113/CLBLL_IMUX47 CLBLL_L_X32Y113/CLBLL_LL_BMUX CLBLL_L_X32Y113/CLBLL_LL_D5 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS21 INT_L_X32Y112/IMUX_L15 INT_L_X32Y112/SL1END3 INT_L_X32Y113/IMUX_L47 INT_L_X32Y113/LOGIC_OUTS_L21 INT_L_X32Y113/SL1BEG3 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X32Y112/INT_L.SL1END3->>IMUX_L15 INT_L_X32Y113/INT_L.LOGIC_OUTS_L21->>IMUX_L47 INT_L_X32Y113/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[30]_i_1_n_0 - 
wires: CLBLL_L_X32Y112/CLBLL_FAN6 CLBLL_L_X32Y112/CLBLL_FAN7 CLBLL_L_X32Y112/CLBLL_LL_CE CLBLL_L_X32Y112/CLBLL_L_CE CLBLL_L_X32Y113/CLBLL_FAN6 CLBLL_L_X32Y113/CLBLL_FAN7 CLBLL_L_X32Y113/CLBLL_LL_CE CLBLL_L_X32Y113/CLBLL_L_CE CLBLL_L_X32Y114/CLBLL_FAN6 CLBLL_L_X32Y114/CLBLL_FAN7 CLBLL_L_X32Y114/CLBLL_LL_CE CLBLL_L_X32Y114/CLBLL_L_CE CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS9 CLBLL_L_X32Y115/CLBLL_L_B CLBLM_R_X33Y113/CLBLM_FAN7 CLBLM_R_X33Y113/CLBLM_M_CE INT_L_X32Y112/FAN_ALT6 INT_L_X32Y112/FAN_ALT7 INT_L_X32Y112/FAN_L6 INT_L_X32Y112/FAN_L7 INT_L_X32Y112/SS2END1 INT_L_X32Y113/FAN_ALT6 INT_L_X32Y113/FAN_ALT7 INT_L_X32Y113/FAN_L6 INT_L_X32Y113/FAN_L7 INT_L_X32Y113/SS2A1 INT_L_X32Y113/SS2END1 INT_L_X32Y114/BYP_ALT4 INT_L_X32Y114/BYP_BOUNCE4 INT_L_X32Y114/ER1BEG2 INT_L_X32Y114/FAN_ALT6 INT_L_X32Y114/FAN_ALT7 INT_L_X32Y114/FAN_L6 INT_L_X32Y114/FAN_L7 INT_L_X32Y114/SL1END1 INT_L_X32Y114/SS2A1 INT_L_X32Y114/SS2BEG1 INT_L_X32Y115/LOGIC_OUTS_L9 INT_L_X32Y115/SL1BEG1 INT_L_X32Y115/SS2BEG1 INT_R_X33Y113/FAN7 INT_R_X33Y113/FAN_ALT7 INT_R_X33Y113/SL1END2 INT_R_X33Y114/ER1END2 INT_R_X33Y114/SL1BEG2 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y112/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y113/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y113/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y114/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X32Y114/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_R_X33Y113/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X32Y112/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y112/INT_L.SS2END1->>FAN_ALT6 INT_L_X32Y112/INT_L.SS2END1->>FAN_ALT7 INT_L_X32Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y113/INT_L.SS2END1->>FAN_ALT6 INT_L_X32Y113/INT_L.SS2END1->>FAN_ALT7 INT_L_X32Y114/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X32Y114/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X32Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X32Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y114/INT_L.SL1END1->>BYP_ALT4 INT_L_X32Y114/INT_L.SL1END1->>ER1BEG2 INT_L_X32Y114/INT_L.SL1END1->>FAN_ALT6 INT_L_X32Y114/INT_L.SL1END1->>SS2BEG1 INT_L_X32Y115/INT_L.LOGIC_OUTS_L9->>SL1BEG1 INT_L_X32Y115/INT_L.LOGIC_OUTS_L9->>SS2BEG1 INT_R_X33Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X33Y113/INT_R.SL1END2->>FAN_ALT7 INT_R_X33Y114/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

cypher[31]_i_3_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y113/CLBLL_L_C CLBLL_L_X32Y115/CLBLL_IMUX13 CLBLL_L_X32Y115/CLBLL_IMUX27 CLBLL_L_X32Y115/CLBLL_IMUX4 CLBLL_L_X32Y115/CLBLL_IMUX5 CLBLL_L_X32Y115/CLBLL_LL_A6 CLBLL_L_X32Y115/CLBLL_LL_B4 CLBLL_L_X32Y115/CLBLL_L_A6 CLBLL_L_X32Y115/CLBLL_L_B6 INT_L_X32Y113/LOGIC_OUTS_L10 INT_L_X32Y113/NN2BEG2 INT_L_X32Y114/NN2A2 INT_L_X32Y115/IMUX_L13 INT_L_X32Y115/IMUX_L27 INT_L_X32Y115/IMUX_L4 INT_L_X32Y115/IMUX_L5 INT_L_X32Y115/NN2END2 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 INT_L_X32Y113/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X32Y115/INT_L.NN2END2->>IMUX_L13 INT_L_X32Y115/INT_L.NN2END2->>IMUX_L27 INT_L_X32Y115/INT_L.NN2END2->>IMUX_L4 INT_L_X32Y115/INT_L.NN2END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

cypher[31]_i_4_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX21 CLBLL_L_X32Y114/CLBLL_L_C4 CLBLL_L_X32Y115/CLBLL_IMUX11 CLBLL_L_X32Y115/CLBLL_IMUX12 CLBLL_L_X32Y115/CLBLL_IMUX19 CLBLL_L_X32Y115/CLBLL_LL_A4 CLBLL_L_X32Y115/CLBLL_LL_B6 CLBLL_L_X32Y115/CLBLL_L_B2 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS15 CLBLM_R_X33Y113/CLBLM_M_D INT_L_X32Y114/IMUX_L21 INT_L_X32Y114/NL1BEG2 INT_L_X32Y114/NW2END3 INT_L_X32Y115/IMUX_L11 INT_L_X32Y115/IMUX_L12 INT_L_X32Y115/IMUX_L19 INT_L_X32Y115/NL1END2 INT_R_X33Y113/LOGIC_OUTS15 INT_R_X33Y113/NW2BEG3 INT_R_X33Y114/NW2A3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X32Y114/INT_L.NW2END3->>IMUX_L21 INT_L_X32Y114/INT_L.NW2END3->>NL1BEG2 INT_L_X32Y115/INT_L.NL1END2->>IMUX_L11 INT_L_X32Y115/INT_L.NL1END2->>IMUX_L12 INT_L_X32Y115/INT_L.NL1END2->>IMUX_L19 INT_R_X33Y113/INT_R.LOGIC_OUTS15->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

cypher[31]_i_5_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y114/CLBLL_L_D CLBLL_L_X32Y115/CLBLL_IMUX15 CLBLL_L_X32Y115/CLBLL_IMUX2 CLBLL_L_X32Y115/CLBLL_IMUX26 CLBLL_L_X32Y115/CLBLL_LL_A2 CLBLL_L_X32Y115/CLBLL_LL_B1 CLBLL_L_X32Y115/CLBLL_L_B4 INT_L_X32Y114/LOGIC_OUTS_L11 INT_L_X32Y114/NR1BEG3 INT_L_X32Y115/FAN_ALT1 INT_L_X32Y115/FAN_BOUNCE1 INT_L_X32Y115/IMUX_L15 INT_L_X32Y115/IMUX_L2 INT_L_X32Y115/IMUX_L26 INT_L_X32Y115/NR1END3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X32Y114/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X32Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y115/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X32Y115/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_L_X32Y115/INT_L.NR1END3->>FAN_ALT1 INT_L_X32Y115/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

cypher[31]_i_6_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_IMUX14 CLBLL_L_X32Y115/CLBLL_IMUX17 CLBLL_L_X32Y115/CLBLL_IMUX7 CLBLL_L_X32Y115/CLBLL_LL_A1 CLBLL_L_X32Y115/CLBLL_LL_B3 CLBLL_L_X32Y115/CLBLL_L_B1 CLBLL_L_X32Y116/CLBLL_EE2A3 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y116/CLBLM_M_A CLK_FEED_X78Y121/CLK_FEED_EE2A3 INT_INTERFACE_R_X31Y116/INT_INTERFACE_EE2A3 INT_L_X30Y116/EE2BEG3 INT_L_X30Y116/LOGIC_OUTS_L12 INT_L_X30Y116/NL1BEG_N3 INT_L_X32Y115/IMUX_L14 INT_L_X32Y115/IMUX_L17 INT_L_X32Y115/IMUX_L7 INT_L_X32Y115/SL1END3 INT_L_X32Y115/SR1BEG_S0 INT_L_X32Y116/EE2END3 INT_L_X32Y116/SL1BEG3 INT_R_X31Y116/EE2A3 VBRK_X79Y121/VBRK_EE2A3 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X30Y116/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X30Y116/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X32Y115/INT_L.SL1END3->>IMUX_L14 INT_L_X32Y115/INT_L.SL1END3->>IMUX_L7 INT_L_X32Y115/INT_L.SL1END3->>SR1BEG_S0 INT_L_X32Y115/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X32Y116/INT_L.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

count[30]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[4] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX15 CLBLL_L_X32Y113/CLBLL_LL_B1 CLBLL_L_X32Y114/CLBLL_IMUX23 CLBLL_L_X32Y114/CLBLL_IMUX39 CLBLL_L_X32Y114/CLBLL_LL_BMUX CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS21 CLBLL_L_X32Y114/CLBLL_L_C3 CLBLL_L_X32Y114/CLBLL_L_D3 INT_L_X32Y113/IMUX_L15 INT_L_X32Y113/SL1END3 INT_L_X32Y114/IMUX_L23 INT_L_X32Y114/IMUX_L39 INT_L_X32Y114/LOGIC_OUTS_L21 INT_L_X32Y114/SL1BEG3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_L_X32Y114/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X32Y113/INT_L.SL1END3->>IMUX_L15 INT_L_X32Y114/INT_L.LOGIC_OUTS_L21->>IMUX_L23 INT_L_X32Y114/INT_L.LOGIC_OUTS_L21->>IMUX_L39 INT_L_X32Y114/INT_L.LOGIC_OUTS_L21->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

count[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[5] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX24 CLBLL_L_X32Y114/CLBLL_IMUX34 CLBLL_L_X32Y114/CLBLL_IMUX42 CLBLL_L_X32Y114/CLBLL_LL_AMUX CLBLL_L_X32Y114/CLBLL_LL_B5 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS20 CLBLL_L_X32Y114/CLBLL_L_C6 CLBLL_L_X32Y114/CLBLL_L_D6 INT_L_X32Y113/SR1END3 INT_L_X32Y114/BYP_ALT0 INT_L_X32Y114/BYP_BOUNCE0 INT_L_X32Y114/IMUX_L24 INT_L_X32Y114/IMUX_L34 INT_L_X32Y114/IMUX_L42 INT_L_X32Y114/LOGIC_OUTS_L20 INT_L_X32Y114/SR1BEG3 INT_L_X32Y114/SR1END_N3_3 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_L_X32Y114/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X32Y114/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X32Y114/INT_L.BYP_BOUNCE0->>IMUX_L34 INT_L_X32Y114/INT_L.BYP_BOUNCE0->>IMUX_L42 INT_L_X32Y114/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X32Y114/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X32Y114/INT_L.SR1END_N3_3->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

count[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[6] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX1 CLBLL_L_X32Y114/CLBLL_IMUX30 CLBLL_L_X32Y114/CLBLL_IMUX46 CLBLL_L_X32Y114/CLBLL_LL_A3 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y114/CLBLL_L_BMUX CLBLL_L_X32Y114/CLBLL_L_C5 CLBLL_L_X32Y114/CLBLL_L_D5 INT_L_X32Y114/IMUX_L1 INT_L_X32Y114/IMUX_L30 INT_L_X32Y114/IMUX_L46 INT_L_X32Y114/LOGIC_OUTS_L17 INT_L_X32Y114/SR1BEG_S0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X32Y114/INT_L.LOGIC_OUTS_L17->>IMUX_L30 INT_L_X32Y114/INT_L.LOGIC_OUTS_L17->>IMUX_L46 INT_L_X32Y114/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X32Y114/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

count[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[7] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX19 CLBLL_L_X32Y114/CLBLL_IMUX33 CLBLL_L_X32Y114/CLBLL_IMUX37 CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS16 CLBLL_L_X32Y114/CLBLL_L_AMUX CLBLL_L_X32Y114/CLBLL_L_B2 CLBLL_L_X32Y114/CLBLL_L_C1 CLBLL_L_X32Y114/CLBLL_L_D4 INT_L_X32Y114/FAN_ALT5 INT_L_X32Y114/FAN_BOUNCE5 INT_L_X32Y114/IMUX_L19 INT_L_X32Y114/IMUX_L33 INT_L_X32Y114/IMUX_L37 INT_L_X32Y114/LOGIC_OUTS_L16 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X32Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X32Y114/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X32Y114/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X32Y114/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 INT_L_X32Y114/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

count[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[8] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX34 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y113/CLBLL_L_BMUX CLBLL_L_X32Y113/CLBLL_L_C6 CLBLL_L_X32Y114/CLBLL_IMUX6 CLBLL_L_X32Y114/CLBLL_L_A1 INT_L_X32Y113/IMUX_L34 INT_L_X32Y113/LOGIC_OUTS_L17 INT_L_X32Y113/NR1BEG3 INT_L_X32Y113/SR1BEG_S0 INT_L_X32Y114/IMUX_L6 INT_L_X32Y114/NR1END3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX6->CLBLL_L_A1 INT_L_X32Y113/INT_L.LOGIC_OUTS_L17->>NR1BEG3 INT_L_X32Y113/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X32Y113/INT_L.SR1BEG_S0->>IMUX_L34 INT_L_X32Y114/INT_L.NR1END3->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[9] - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX25 CLBLL_L_X32Y113/CLBLL_L_B5 CLBLM_R_X33Y113/CLBLM_IMUX40 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS22 CLBLM_R_X33Y113/CLBLM_M_CMUX CLBLM_R_X33Y113/CLBLM_M_D1 INT_L_X32Y113/IMUX_L25 INT_L_X32Y113/WR1END1 INT_R_X33Y113/IMUX40 INT_R_X33Y113/LOGIC_OUTS22 INT_R_X33Y113/WR1BEG1 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X32Y113/INT_L.WR1END1->>IMUX_L25 INT_R_X33Y113/INT_R.LOGIC_OUTS22->>IMUX40 INT_R_X33Y113/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

count_reg_n_0_[10] - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX32 CLBLL_L_X32Y114/CLBLL_LL_C1 CLBLM_R_X33Y113/CLBLM_IMUX22 CLBLM_R_X33Y113/CLBLM_LOGIC_OUTS4 CLBLM_R_X33Y113/CLBLM_M_AQ CLBLM_R_X33Y113/CLBLM_M_C3 INT_L_X32Y113/WR1END_S1_0 INT_L_X32Y114/IMUX_L32 INT_L_X32Y114/WR1END0 INT_R_X33Y113/IMUX22 INT_R_X33Y113/LOGIC_OUTS4 INT_R_X33Y113/NL1BEG_N3 INT_R_X33Y113/WR1BEG_S0 INT_R_X33Y114/WR1BEG0 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X33Y113/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X32Y114/INT_L.WR1END0->>IMUX_L32 INT_R_X33Y113/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X33Y113/INT_R.NL1BEG_N3->>IMUX22 INT_R_X33Y113/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

count_reg_n_0_[0] - 
wires: CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y112/CLBLL_L_AQ CLBLL_L_X32Y113/CLBLL_IMUX39 CLBLL_L_X32Y113/CLBLL_L_D3 CLBLL_L_X32Y114/CLBLL_WW4A0 CLBLL_R_X25Y111/CLBLL_IMUX26 CLBLL_R_X25Y111/CLBLL_IMUX30 CLBLL_R_X25Y111/CLBLL_IMUX46 CLBLL_R_X25Y111/CLBLL_L_B4 CLBLL_R_X25Y111/CLBLL_L_C5 CLBLL_R_X25Y111/CLBLL_L_D5 CLBLL_R_X25Y111/CLBLL_WL1END3 CLBLL_R_X25Y113/CLBLL_IMUX21 CLBLL_R_X25Y113/CLBLL_L_C4 CLBLL_R_X25Y113/CLBLL_WL1END2 CLBLL_R_X27Y113/CLBLL_WW2A3 CLBLL_R_X29Y114/CLBLL_WW4C0 CLBLM_L_X26Y110/CLBLM_IMUX24 CLBLM_L_X26Y110/CLBLM_IMUX32 CLBLM_L_X26Y110/CLBLM_IMUX33 CLBLM_L_X26Y110/CLBLM_IMUX41 CLBLM_L_X26Y110/CLBLM_L_C1 CLBLM_L_X26Y110/CLBLM_L_D1 CLBLM_L_X26Y110/CLBLM_M_B5 CLBLM_L_X26Y110/CLBLM_M_C1 CLBLM_L_X26Y111/CLBLM_WL1END3 CLBLM_L_X26Y112/CLBLM_IMUX16 CLBLM_L_X26Y112/CLBLM_IMUX33 CLBLM_L_X26Y112/CLBLM_IMUX46 CLBLM_L_X26Y112/CLBLM_L_B3 CLBLM_L_X26Y112/CLBLM_L_C1 CLBLM_L_X26Y112/CLBLM_L_D5 CLBLM_L_X26Y113/CLBLM_IMUX15 CLBLM_L_X26Y113/CLBLM_IMUX31 CLBLM_L_X26Y113/CLBLM_IMUX39 CLBLM_L_X26Y113/CLBLM_L_D3 CLBLM_L_X26Y113/CLBLM_M_B1 CLBLM_L_X26Y113/CLBLM_M_C5 CLBLM_L_X26Y113/CLBLM_WL1END2 CLBLM_L_X26Y114/CLBLM_IMUX0 CLBLM_L_X26Y114/CLBLM_IMUX16 CLBLM_L_X26Y114/CLBLM_L_A3 CLBLM_L_X26Y114/CLBLM_L_B3 CLBLM_L_X28Y113/CLBLM_WW2A3 CLBLM_L_X30Y114/CLBLM_WW4C0 CLK_FEED_X78Y119/CLK_FEED_WW4A0 INT_INTERFACE_R_X31Y114/INT_INTERFACE_WW4A0 INT_L_X26Y110/IMUX_L24 INT_L_X26Y110/IMUX_L32 INT_L_X26Y110/IMUX_L33 INT_L_X26Y110/IMUX_L41 INT_L_X26Y110/SL1END0 INT_L_X26Y111/SL1BEG0 INT_L_X26Y111/SL1END0 INT_L_X26Y111/WL1BEG3 INT_L_X26Y112/FAN_BOUNCE_S3_2 INT_L_X26Y112/IMUX_L16 INT_L_X26Y112/IMUX_L33 INT_L_X26Y112/IMUX_L46 INT_L_X26Y112/SL1BEG0 INT_L_X26Y112/SL1END0 INT_L_X26Y112/WL1BEG_N3 INT_L_X26Y113/FAN_ALT2 INT_L_X26Y113/FAN_BOUNCE2 INT_L_X26Y113/IMUX_L15 INT_L_X26Y113/IMUX_L31 INT_L_X26Y113/IMUX_L39 INT_L_X26Y113/SL1BEG0 INT_L_X26Y113/SR1BEG_S0 INT_L_X26Y113/WL1BEG2 INT_L_X26Y113/WW2END3 INT_L_X26Y114/IMUX_L0 INT_L_X26Y114/IMUX_L16 INT_L_X26Y114/WW2END_N0_3 INT_L_X28Y113/WW2BEG3 INT_L_X28Y113/WW4END_S0_0 INT_L_X28Y114/WW4END0 INT_L_X30Y114/WW4B0 INT_L_X32Y112/LOGIC_OUTS_L0 INT_L_X32Y112/NN2BEG0 INT_L_X32Y113/IMUX_L39 INT_L_X32Y113/NN2A0 INT_L_X32Y113/NN2END_S2_0 INT_L_X32Y114/NN2END0 INT_L_X32Y114/WW4BEG0 INT_R_X25Y111/IMUX26 INT_R_X25Y111/IMUX30 INT_R_X25Y111/IMUX46 INT_R_X25Y111/SR1BEG_S0 INT_R_X25Y111/WL1END3 INT_R_X25Y112/WL1END_N1_3 INT_R_X25Y113/IMUX21 INT_R_X25Y113/WL1END2 INT_R_X27Y113/WW2A3 INT_R_X29Y114/WW4C0 INT_R_X31Y114/WW4A0 VBRK_X73Y119/VBRK_WW4C0 VBRK_X79Y119/VBRK_WW4A0 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y110/INT_L.SL1END0->>IMUX_L24 INT_L_X26Y110/INT_L.SL1END0->>IMUX_L32 INT_L_X26Y110/INT_L.SL1END0->>IMUX_L33 INT_L_X26Y110/INT_L.SL1END0->>IMUX_L41 INT_L_X26Y111/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y112/INT_L.FAN_BOUNCE_S3_2->>IMUX_L46 INT_L_X26Y112/INT_L.SL1END0->>IMUX_L16 INT_L_X26Y112/INT_L.SL1END0->>IMUX_L33 INT_L_X26Y112/INT_L.SL1END0->>SL1BEG0 INT_L_X26Y112/INT_L.SL1END0->>WL1BEG_N3 INT_L_X26Y113/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y113/INT_L.SR1BEG_S0->>FAN_ALT2 INT_L_X26Y113/INT_L.SR1BEG_S0->>SL1BEG0 INT_L_X26Y113/INT_L.WW2END3->>IMUX_L15 INT_L_X26Y113/INT_L.WW2END3->>IMUX_L31 INT_L_X26Y113/INT_L.WW2END3->>IMUX_L39 INT_L_X26Y113/INT_L.WW2END3->>SR1BEG_S0 INT_L_X26Y113/INT_L.WW2END3->>WL1BEG2 INT_L_X26Y114/INT_L.WW2END_N0_3->>IMUX_L0 INT_L_X26Y114/INT_L.WW2END_N0_3->>IMUX_L16 INT_L_X28Y113/INT_L.WW4END_S0_0->>WW2BEG3 INT_L_X32Y112/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X32Y113/INT_L.NN2END_S2_0->>IMUX_L39 INT_L_X32Y114/INT_L.NN2END0->>WW4BEG0 INT_R_X25Y111/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y111/INT_R.WL1END3->>IMUX30 INT_R_X25Y111/INT_R.WL1END3->>IMUX46 INT_R_X25Y111/INT_R.WL1END3->>SR1BEG_S0 INT_R_X25Y113/INT_R.WL1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

cypher[0]_i_1_n_0 - 
wires: CLBLL_R_X23Y108/CLBLL_EL1BEG3 CLBLL_R_X23Y109/CLBLL_BYP0 CLBLL_R_X23Y109/CLBLL_L_AX CLBLL_R_X25Y108/CLBLL_EE2A3 CLBLM_L_X22Y108/CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y108/CLBLM_L_A CLBLM_L_X22Y109/CLBLM_IMUX0 CLBLM_L_X22Y109/CLBLM_L_A3 CLBLM_L_X24Y108/CLBLM_EL1BEG3 CLBLM_L_X26Y108/CLBLM_EE2A3 CLBLM_L_X26Y108/CLBLM_IMUX7 CLBLM_L_X26Y108/CLBLM_M_A1 INT_L_X22Y108/LOGIC_OUTS_L8 INT_L_X22Y108/NE2BEG0 INT_L_X22Y108/NR1BEG0 INT_L_X22Y109/IMUX_L0 INT_L_X22Y109/NE2A0 INT_L_X22Y109/NR1END0 INT_L_X24Y108/EE2BEG3 INT_L_X24Y108/EL1END3 INT_L_X26Y108/EE2END3 INT_L_X26Y108/IMUX_L7 INT_R_X23Y108/EL1BEG3 INT_R_X23Y108/NE2END_S3_0 INT_R_X23Y109/BYP0 INT_R_X23Y109/BYP_ALT0 INT_R_X23Y109/EL1BEG_N3 INT_R_X23Y109/NE2END0 INT_R_X25Y108/EE2A3 VBRK_X60Y113/VBRK_EL1BEG3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X22Y108/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y108/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y108/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X22Y108/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X22Y109/INT_L.NR1END0->>IMUX_L0 INT_L_X24Y108/INT_L.EL1END3->>EE2BEG3 INT_L_X26Y108/INT_L.EE2END3->>IMUX_L7 INT_R_X23Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y109/INT_R.NE2END0->>BYP_ALT0 INT_R_X23Y109/INT_R.NE2END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[0] - 
wires: CLBLL_R_X23Y109/CLBLL_LL_AMUX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y108/CLBLM_IMUX6 CLBLM_L_X22Y108/CLBLM_L_A1 CLBLM_L_X22Y109/CLBLM_BYP0 CLBLM_L_X22Y109/CLBLM_BYP1 CLBLM_L_X22Y109/CLBLM_IMUX10 CLBLM_L_X22Y109/CLBLM_IMUX4 CLBLM_L_X22Y109/CLBLM_L_A4 CLBLM_L_X22Y109/CLBLM_L_AX CLBLM_L_X22Y109/CLBLM_M_A6 CLBLM_L_X22Y109/CLBLM_M_AX INT_L_X22Y108/IMUX_L6 INT_L_X22Y108/SR1END2 INT_L_X22Y109/BYP_ALT0 INT_L_X22Y109/BYP_ALT1 INT_L_X22Y109/BYP_BOUNCE0 INT_L_X22Y109/BYP_L0 INT_L_X22Y109/BYP_L1 INT_L_X22Y109/FAN_ALT7 INT_L_X22Y109/FAN_BOUNCE7 INT_L_X22Y109/IMUX_L10 INT_L_X22Y109/IMUX_L4 INT_L_X22Y109/SR1BEG2 INT_L_X22Y109/WL1END1 INT_R_X23Y109/LOGIC_OUTS20 INT_R_X23Y109/WL1BEG1 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y108/INT_L.SR1END2->>IMUX_L6 INT_L_X22Y109/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y109/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y109/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y109/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y109/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X22Y109/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X22Y109/INT_L.WL1END1->>FAN_ALT7 INT_L_X22Y109/INT_L.WL1END1->>IMUX_L4 INT_L_X22Y109/INT_L.WL1END1->>SR1BEG2 INT_R_X23Y109/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__7_n_6 - 
wires: CLBLL_R_X21Y111/CLBLL_IMUX5 CLBLL_R_X21Y111/CLBLL_L_A6 CLBLL_R_X21Y111/CLBLL_WW2END2 CLBLL_R_X21Y112/CLBLL_IMUX5 CLBLL_R_X21Y112/CLBLL_L_A6 CLBLL_R_X21Y112/CLBLL_WW2END2 CLBLL_R_X21Y113/CLBLL_IMUX5 CLBLL_R_X21Y113/CLBLL_L_A6 CLBLL_R_X21Y113/CLBLL_WW2END2 CLBLL_R_X21Y114/CLBLL_IMUX5 CLBLL_R_X21Y114/CLBLL_L_A6 CLBLL_R_X21Y114/CLBLL_WW2END2 CLBLL_R_X23Y109/CLBLL_IMUX13 CLBLL_R_X23Y109/CLBLL_IMUX21 CLBLL_R_X23Y109/CLBLL_IMUX5 CLBLL_R_X23Y109/CLBLL_L_A6 CLBLL_R_X23Y109/CLBLL_L_B6 CLBLL_R_X23Y109/CLBLL_L_C4 CLBLL_R_X23Y110/CLBLL_IMUX13 CLBLL_R_X23Y110/CLBLL_IMUX21 CLBLL_R_X23Y110/CLBLL_IMUX5 CLBLL_R_X23Y110/CLBLL_L_A6 CLBLL_R_X23Y110/CLBLL_L_B6 CLBLL_R_X23Y110/CLBLL_L_C4 CLBLL_R_X23Y111/CLBLL_IMUX13 CLBLL_R_X23Y111/CLBLL_IMUX21 CLBLL_R_X23Y111/CLBLL_IMUX5 CLBLL_R_X23Y111/CLBLL_L_A6 CLBLL_R_X23Y111/CLBLL_L_B6 CLBLL_R_X23Y111/CLBLL_L_C4 CLBLL_R_X23Y112/CLBLL_IMUX13 CLBLL_R_X23Y112/CLBLL_IMUX20 CLBLL_R_X23Y112/CLBLL_IMUX5 CLBLL_R_X23Y112/CLBLL_L_A6 CLBLL_R_X23Y112/CLBLL_L_B6 CLBLL_R_X23Y112/CLBLL_L_C2 CLBLL_R_X23Y113/CLBLL_IMUX13 CLBLL_R_X23Y113/CLBLL_IMUX20 CLBLL_R_X23Y113/CLBLL_IMUX5 CLBLL_R_X23Y113/CLBLL_L_A6 CLBLL_R_X23Y113/CLBLL_L_B6 CLBLL_R_X23Y113/CLBLL_L_C2 CLBLL_R_X23Y114/CLBLL_IMUX13 CLBLL_R_X23Y114/CLBLL_IMUX21 CLBLL_R_X23Y114/CLBLL_IMUX5 CLBLL_R_X23Y114/CLBLL_L_A6 CLBLL_R_X23Y114/CLBLL_L_B6 CLBLL_R_X23Y114/CLBLL_L_C4 CLBLL_R_X23Y115/CLBLL_IMUX19 CLBLL_R_X23Y115/CLBLL_IMUX20 CLBLL_R_X23Y115/CLBLL_IMUX36 CLBLL_R_X23Y115/CLBLL_IMUX9 CLBLL_R_X23Y115/CLBLL_L_A5 CLBLL_R_X23Y115/CLBLL_L_B2 CLBLL_R_X23Y115/CLBLL_L_C2 CLBLL_R_X23Y115/CLBLL_L_D2 CLBLL_R_X23Y116/CLBLL_IMUX13 CLBLL_R_X23Y116/CLBLL_IMUX20 CLBLL_R_X23Y116/CLBLL_IMUX37 CLBLL_R_X23Y116/CLBLL_IMUX5 CLBLL_R_X23Y116/CLBLL_L_A6 CLBLL_R_X23Y116/CLBLL_L_B6 CLBLL_R_X23Y116/CLBLL_L_C2 CLBLL_R_X23Y116/CLBLL_L_D4 CLBLL_R_X23Y117/CLBLL_IMUX13 CLBLL_R_X23Y117/CLBLL_IMUX5 CLBLL_R_X23Y117/CLBLL_L_A6 CLBLL_R_X23Y117/CLBLL_L_B6 CLBLM_L_X22Y108/CLBLM_IMUX13 CLBLM_L_X22Y108/CLBLM_IMUX5 CLBLM_L_X22Y108/CLBLM_L_A6 CLBLM_L_X22Y108/CLBLM_L_B6 CLBLM_L_X22Y111/CLBLM_WW2END2 CLBLM_L_X22Y112/CLBLM_WW2END2 CLBLM_L_X22Y113/CLBLM_WW2END2 CLBLM_L_X22Y114/CLBLM_WW2END2 CLBLM_L_X22Y117/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y117/CLBLM_L_BMUX INT_L_X22Y108/IMUX_L13 INT_L_X22Y108/IMUX_L5 INT_L_X22Y108/SW2END2 INT_L_X22Y111/WW2A2 INT_L_X22Y112/WW2A2 INT_L_X22Y113/WW2A2 INT_L_X22Y114/WW2A2 INT_L_X22Y117/EL1BEG2 INT_L_X22Y117/LOGIC_OUTS_L17 INT_R_X21Y111/IMUX5 INT_R_X21Y111/WW2END2 INT_R_X21Y112/IMUX5 INT_R_X21Y112/WW2END2 INT_R_X21Y113/IMUX5 INT_R_X21Y113/WW2END2 INT_R_X21Y114/IMUX5 INT_R_X21Y114/WW2END2 INT_R_X23Y108/SW2A2 INT_R_X23Y109/IMUX13 INT_R_X23Y109/IMUX21 INT_R_X23Y109/IMUX5 INT_R_X23Y109/SL1END2 INT_R_X23Y109/SW2BEG2 INT_R_X23Y110/IMUX13 INT_R_X23Y110/IMUX21 INT_R_X23Y110/IMUX5 INT_R_X23Y110/SL1BEG2 INT_R_X23Y110/SL1END2 INT_R_X23Y111/IMUX13 INT_R_X23Y111/IMUX21 INT_R_X23Y111/IMUX5 INT_R_X23Y111/SL1BEG2 INT_R_X23Y111/SL1END2 INT_R_X23Y111/WW2BEG2 INT_R_X23Y112/IMUX13 INT_R_X23Y112/IMUX20 INT_R_X23Y112/IMUX5 INT_R_X23Y112/SL1BEG2 INT_R_X23Y112/SL1END2 INT_R_X23Y112/WW2BEG2 INT_R_X23Y113/IMUX13 INT_R_X23Y113/IMUX20 INT_R_X23Y113/IMUX5 INT_R_X23Y113/SL1BEG2 INT_R_X23Y113/SL1END2 INT_R_X23Y113/WW2BEG2 INT_R_X23Y114/IMUX13 INT_R_X23Y114/IMUX21 INT_R_X23Y114/IMUX5 INT_R_X23Y114/SL1BEG2 INT_R_X23Y114/SL1END2 INT_R_X23Y114/WW2BEG2 INT_R_X23Y115/FAN_ALT5 INT_R_X23Y115/FAN_BOUNCE5 INT_R_X23Y115/IMUX19 INT_R_X23Y115/IMUX20 INT_R_X23Y115/IMUX36 INT_R_X23Y115/IMUX9 INT_R_X23Y115/SL1BEG2 INT_R_X23Y115/SL1END2 INT_R_X23Y116/IMUX13 INT_R_X23Y116/IMUX20 INT_R_X23Y116/IMUX37 INT_R_X23Y116/IMUX5 INT_R_X23Y116/SL1BEG2 INT_R_X23Y116/SL1END2 INT_R_X23Y117/EL1END2 INT_R_X23Y117/IMUX13 INT_R_X23Y117/IMUX5 INT_R_X23Y117/SL1BEG2 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y112/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y113/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X21Y114/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X22Y117/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y108/INT_L.SW2END2->>IMUX_L13 INT_L_X22Y108/INT_L.SW2END2->>IMUX_L5 INT_L_X22Y117/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X21Y111/INT_R.WW2END2->>IMUX5 INT_R_X21Y112/INT_R.WW2END2->>IMUX5 INT_R_X21Y113/INT_R.WW2END2->>IMUX5 INT_R_X21Y114/INT_R.WW2END2->>IMUX5 INT_R_X23Y109/INT_R.SL1END2->>IMUX13 INT_R_X23Y109/INT_R.SL1END2->>IMUX21 INT_R_X23Y109/INT_R.SL1END2->>IMUX5 INT_R_X23Y109/INT_R.SL1END2->>SW2BEG2 INT_R_X23Y110/INT_R.SL1END2->>IMUX13 INT_R_X23Y110/INT_R.SL1END2->>IMUX21 INT_R_X23Y110/INT_R.SL1END2->>IMUX5 INT_R_X23Y110/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y111/INT_R.SL1END2->>IMUX13 INT_R_X23Y111/INT_R.SL1END2->>IMUX21 INT_R_X23Y111/INT_R.SL1END2->>IMUX5 INT_R_X23Y111/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y111/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y112/INT_R.SL1END2->>IMUX13 INT_R_X23Y112/INT_R.SL1END2->>IMUX20 INT_R_X23Y112/INT_R.SL1END2->>IMUX5 INT_R_X23Y112/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y112/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y113/INT_R.SL1END2->>IMUX13 INT_R_X23Y113/INT_R.SL1END2->>IMUX20 INT_R_X23Y113/INT_R.SL1END2->>IMUX5 INT_R_X23Y113/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y113/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y114/INT_R.SL1END2->>IMUX13 INT_R_X23Y114/INT_R.SL1END2->>IMUX21 INT_R_X23Y114/INT_R.SL1END2->>IMUX5 INT_R_X23Y114/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y114/INT_R.SL1END2->>WW2BEG2 INT_R_X23Y115/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y115/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X23Y115/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X23Y115/INT_R.SL1END2->>FAN_ALT5 INT_R_X23Y115/INT_R.SL1END2->>IMUX20 INT_R_X23Y115/INT_R.SL1END2->>IMUX36 INT_R_X23Y115/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y116/INT_R.SL1END2->>IMUX13 INT_R_X23Y116/INT_R.SL1END2->>IMUX20 INT_R_X23Y116/INT_R.SL1END2->>IMUX37 INT_R_X23Y116/INT_R.SL1END2->>IMUX5 INT_R_X23Y116/INT_R.SL1END2->>SL1BEG2 INT_R_X23Y117/INT_R.EL1END2->>IMUX13 INT_R_X23Y117/INT_R.EL1END2->>IMUX5 INT_R_X23Y117/INT_R.EL1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

modmultiply/minusOp_inferred__0_carry_n_7 - 
wires: CLBLM_L_X22Y108/CLBLM_IMUX10 CLBLM_L_X22Y108/CLBLM_L_A4 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y109/CLBLM_L_AMUX INT_L_X22Y108/IMUX_L10 INT_L_X22Y108/SR1BEG_S0 INT_L_X22Y108/SR1END3 INT_L_X22Y109/LOGIC_OUTS_L16 INT_L_X22Y109/SR1BEG3 INT_L_X22Y109/SR1END_N3_3 
pips: CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y109/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y108/INT_L.SR1BEG_S0->>IMUX_L10 INT_L_X22Y108/INT_L.SR1END3->>SR1BEG_S0 INT_L_X22Y109/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[33] - 
wires: CLBLL_R_X21Y111/CLBLL_IMUX6 CLBLL_R_X21Y111/CLBLL_L_A1 CLBLL_R_X21Y111/CLBLL_WL1END2 CLBLL_R_X21Y112/CLBLL_IMUX9 CLBLL_R_X21Y112/CLBLL_L_A5 CLBLL_R_X21Y113/CLBLL_IMUX9 CLBLL_R_X21Y113/CLBLL_L_A5 CLBLL_R_X21Y114/CLBLL_IMUX9 CLBLL_R_X21Y114/CLBLL_L_A5 CLBLL_R_X21Y114/CLBLL_WW2END0 CLBLL_R_X23Y109/CLBLL_IMUX25 CLBLL_R_X23Y109/CLBLL_IMUX30 CLBLL_R_X23Y109/CLBLL_IMUX9 CLBLL_R_X23Y109/CLBLL_L_A5 CLBLL_R_X23Y109/CLBLL_L_B5 CLBLL_R_X23Y109/CLBLL_L_C5 CLBLL_R_X23Y110/CLBLL_IMUX25 CLBLL_R_X23Y110/CLBLL_IMUX33 CLBLL_R_X23Y110/CLBLL_IMUX9 CLBLL_R_X23Y110/CLBLL_L_A5 CLBLL_R_X23Y110/CLBLL_L_B5 CLBLL_R_X23Y110/CLBLL_L_C1 CLBLL_R_X23Y111/CLBLL_IMUX25 CLBLL_R_X23Y111/CLBLL_IMUX33 CLBLL_R_X23Y111/CLBLL_IMUX9 CLBLL_R_X23Y111/CLBLL_L_A5 CLBLL_R_X23Y111/CLBLL_L_B5 CLBLL_R_X23Y111/CLBLL_L_C1 CLBLL_R_X23Y112/CLBLL_IMUX0 CLBLL_R_X23Y112/CLBLL_IMUX25 CLBLL_R_X23Y112/CLBLL_IMUX33 CLBLL_R_X23Y112/CLBLL_L_A3 CLBLL_R_X23Y112/CLBLL_L_B5 CLBLL_R_X23Y112/CLBLL_L_C1 CLBLL_R_X23Y113/CLBLL_IMUX25 CLBLL_R_X23Y113/CLBLL_IMUX33 CLBLL_R_X23Y113/CLBLL_IMUX9 CLBLL_R_X23Y113/CLBLL_L_A5 CLBLL_R_X23Y113/CLBLL_L_B5 CLBLL_R_X23Y113/CLBLL_L_C1 CLBLL_R_X23Y114/CLBLL_IMUX25 CLBLL_R_X23Y114/CLBLL_IMUX33 CLBLL_R_X23Y114/CLBLL_IMUX9 CLBLL_R_X23Y114/CLBLL_L_A5 CLBLL_R_X23Y114/CLBLL_L_B5 CLBLL_R_X23Y114/CLBLL_L_C1 CLBLL_R_X23Y115/CLBLL_IMUX10 CLBLL_R_X23Y115/CLBLL_IMUX25 CLBLL_R_X23Y115/CLBLL_IMUX33 CLBLL_R_X23Y115/CLBLL_IMUX41 CLBLL_R_X23Y115/CLBLL_L_A4 CLBLL_R_X23Y115/CLBLL_L_B5 CLBLL_R_X23Y115/CLBLL_L_C1 CLBLL_R_X23Y115/CLBLL_L_D1 CLBLL_R_X23Y116/CLBLL_IMUX23 CLBLL_R_X23Y116/CLBLL_IMUX25 CLBLL_R_X23Y116/CLBLL_IMUX41 CLBLL_R_X23Y116/CLBLL_IMUX9 CLBLL_R_X23Y116/CLBLL_L_A5 CLBLL_R_X23Y116/CLBLL_L_B5 CLBLL_R_X23Y116/CLBLL_L_C3 CLBLL_R_X23Y116/CLBLL_L_D1 CLBLL_R_X23Y117/CLBLL_IMUX0 CLBLL_R_X23Y117/CLBLL_IMUX16 CLBLL_R_X23Y117/CLBLL_L_A3 CLBLL_R_X23Y117/CLBLL_L_B3 CLBLM_L_X22Y108/CLBLM_IMUX25 CLBLM_L_X22Y108/CLBLM_IMUX9 CLBLM_L_X22Y108/CLBLM_L_A5 CLBLM_L_X22Y108/CLBLM_L_B5 CLBLM_L_X22Y111/CLBLM_WL1END2 CLBLM_L_X22Y114/CLBLM_WW2END0 CLBLM_L_X22Y117/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y117/CLBLM_M_BMUX INT_L_X22Y108/IMUX_L25 INT_L_X22Y108/IMUX_L9 INT_L_X22Y108/WL1END0 INT_L_X22Y111/SS6END3 INT_L_X22Y111/WL1BEG2 INT_L_X22Y112/SS6E3 INT_L_X22Y112/SS6END_N0_3 INT_L_X22Y113/SS6D3 INT_L_X22Y114/SS6C3 INT_L_X22Y114/WW2A0 INT_L_X22Y115/SS6B3 INT_L_X22Y116/SE2A3 INT_L_X22Y116/SS6A3 INT_L_X22Y117/ER1BEG_S0 INT_L_X22Y117/LOGIC_OUTS_L21 INT_L_X22Y117/SE2BEG3 INT_L_X22Y117/SS6BEG3 INT_L_X22Y118/ER1BEG0 INT_R_X21Y111/IMUX6 INT_R_X21Y111/WL1END2 INT_R_X21Y112/IMUX9 INT_R_X21Y112/NR1BEG0 INT_R_X21Y112/SS2END0 INT_R_X21Y113/IMUX9 INT_R_X21Y113/NR1END0 INT_R_X21Y113/SS2A0 INT_R_X21Y114/IMUX9 INT_R_X21Y114/SS2BEG0 INT_R_X21Y114/WW2END0 INT_R_X23Y108/SR1END1 INT_R_X23Y108/WL1BEG0 INT_R_X23Y109/FAN_BOUNCE_S3_2 INT_R_X23Y109/IMUX25 INT_R_X23Y109/IMUX30 INT_R_X23Y109/IMUX9 INT_R_X23Y109/SR1BEG1 INT_R_X23Y109/SS2END0 INT_R_X23Y110/FAN_ALT2 INT_R_X23Y110/FAN_BOUNCE2 INT_R_X23Y110/IMUX25 INT_R_X23Y110/IMUX33 INT_R_X23Y110/IMUX9 INT_R_X23Y110/SS2A0 INT_R_X23Y110/SS2END0 INT_R_X23Y111/IMUX25 INT_R_X23Y111/IMUX33 INT_R_X23Y111/IMUX9 INT_R_X23Y111/SS2A0 INT_R_X23Y111/SS2BEG0 INT_R_X23Y111/SS2END0 INT_R_X23Y112/IMUX0 INT_R_X23Y112/IMUX25 INT_R_X23Y112/IMUX33 INT_R_X23Y112/SL1END0 INT_R_X23Y112/SS2A0 INT_R_X23Y112/SS2BEG0 INT_R_X23Y113/IMUX25 INT_R_X23Y113/IMUX33 INT_R_X23Y113/IMUX9 INT_R_X23Y113/SL1BEG0 INT_R_X23Y113/SL1END0 INT_R_X23Y113/SS2BEG0 INT_R_X23Y114/IMUX25 INT_R_X23Y114/IMUX33 INT_R_X23Y114/IMUX9 INT_R_X23Y114/SL1BEG0 INT_R_X23Y114/SS2END0 INT_R_X23Y114/WW2BEG0 INT_R_X23Y115/IMUX10 INT_R_X23Y115/IMUX25 INT_R_X23Y115/IMUX33 INT_R_X23Y115/IMUX41 INT_R_X23Y115/SS2A0 INT_R_X23Y115/SS2END0 INT_R_X23Y116/IMUX23 INT_R_X23Y116/IMUX25 INT_R_X23Y116/IMUX41 INT_R_X23Y116/IMUX9 INT_R_X23Y116/SE2END3 INT_R_X23Y116/SS2A0 INT_R_X23Y116/SS2BEG0 INT_R_X23Y116/SS2END0 INT_R_X23Y117/IMUX0 INT_R_X23Y117/IMUX16 INT_R_X23Y117/SL1END0 INT_R_X23Y117/SS2A0 INT_R_X23Y117/SS2BEG0 INT_R_X23Y118/ER1END0 INT_R_X23Y118/SL1BEG0 INT_R_X23Y118/SS2BEG0 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X21Y112/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y113/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X21Y114/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X22Y117/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y108/INT_L.WL1END0->>IMUX_L25 INT_L_X22Y108/INT_L.WL1END0->>IMUX_L9 INT_L_X22Y111/INT_L.SS6END3->>WL1BEG2 INT_L_X22Y117/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_L_X22Y117/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_L_X22Y117/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_R_X21Y111/INT_R.WL1END2->>IMUX6 INT_R_X21Y112/INT_R.SS2END0->>IMUX9 INT_R_X21Y112/INT_R.SS2END0->>NR1BEG0 INT_R_X21Y113/INT_R.NR1END0->>IMUX9 INT_R_X21Y114/INT_R.WW2END0->>IMUX9 INT_R_X21Y114/INT_R.WW2END0->>SS2BEG0 INT_R_X23Y108/INT_R.SR1END1->>WL1BEG0 INT_R_X23Y109/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X23Y109/INT_R.SS2END0->>IMUX25 INT_R_X23Y109/INT_R.SS2END0->>IMUX9 INT_R_X23Y109/INT_R.SS2END0->>SR1BEG1 INT_R_X23Y110/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y110/INT_R.SS2END0->>FAN_ALT2 INT_R_X23Y110/INT_R.SS2END0->>IMUX25 INT_R_X23Y110/INT_R.SS2END0->>IMUX33 INT_R_X23Y110/INT_R.SS2END0->>IMUX9 INT_R_X23Y111/INT_R.SS2END0->>IMUX25 INT_R_X23Y111/INT_R.SS2END0->>IMUX33 INT_R_X23Y111/INT_R.SS2END0->>IMUX9 INT_R_X23Y111/INT_R.SS2END0->>SS2BEG0 INT_R_X23Y112/INT_R.SL1END0->>IMUX0 INT_R_X23Y112/INT_R.SL1END0->>IMUX25 INT_R_X23Y112/INT_R.SL1END0->>IMUX33 INT_R_X23Y112/INT_R.SL1END0->>SS2BEG0 INT_R_X23Y113/INT_R.SL1END0->>IMUX25 INT_R_X23Y113/INT_R.SL1END0->>IMUX33 INT_R_X23Y113/INT_R.SL1END0->>IMUX9 INT_R_X23Y113/INT_R.SL1END0->>SL1BEG0 INT_R_X23Y113/INT_R.SL1END0->>SS2BEG0 INT_R_X23Y114/INT_R.SS2END0->>IMUX25 INT_R_X23Y114/INT_R.SS2END0->>IMUX33 INT_R_X23Y114/INT_R.SS2END0->>IMUX9 INT_R_X23Y114/INT_R.SS2END0->>SL1BEG0 INT_R_X23Y114/INT_R.SS2END0->>WW2BEG0 INT_R_X23Y115/INT_R.SS2END0->>IMUX10 INT_R_X23Y115/INT_R.SS2END0->>IMUX25 INT_R_X23Y115/INT_R.SS2END0->>IMUX33 INT_R_X23Y115/INT_R.SS2END0->>IMUX41 INT_R_X23Y116/INT_R.SE2END3->>IMUX23 INT_R_X23Y116/INT_R.SS2END0->>IMUX25 INT_R_X23Y116/INT_R.SS2END0->>IMUX41 INT_R_X23Y116/INT_R.SS2END0->>IMUX9 INT_R_X23Y116/INT_R.SS2END0->>SS2BEG0 INT_R_X23Y117/INT_R.SL1END0->>IMUX0 INT_R_X23Y117/INT_R.SL1END0->>IMUX16 INT_R_X23Y117/INT_R.SL1END0->>SS2BEG0 INT_R_X23Y118/INT_R.ER1END0->>SL1BEG0 INT_R_X23Y118/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

minusOp0_in[0] - 
wires: CLBLM_L_X22Y108/CLBLM_IMUX3 CLBLM_L_X22Y108/CLBLM_L_A2 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y109/CLBLM_M_AMUX INT_L_X22Y108/IMUX_L3 INT_L_X22Y108/SE2A2 INT_L_X22Y108/WL1END1 INT_L_X22Y109/LOGIC_OUTS_L20 INT_L_X22Y109/SE2BEG2 INT_R_X23Y108/SE2END2 INT_R_X23Y108/WL1BEG1 
pips: CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y108/INT_L.WL1END1->>IMUX_L3 INT_L_X22Y109/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_R_X23Y108/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[10]_i_1_n_0 - 
wires: CLBLL_R_X23Y110/CLBLL_SE2A0 CLBLL_R_X23Y111/CLBLL_IMUX1 CLBLL_R_X23Y111/CLBLL_LL_A3 CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y111/CLBLL_L_A CLBLL_R_X25Y110/CLBLL_EE2A0 CLBLM_L_X24Y110/CLBLM_SE2A0 CLBLM_L_X26Y110/CLBLM_EE2A0 CLBLM_L_X26Y110/CLBLM_IMUX9 CLBLM_L_X26Y110/CLBLM_L_A5 INT_L_X24Y110/EE2BEG0 INT_L_X24Y110/SE2END0 INT_L_X26Y110/EE2END0 INT_L_X26Y110/IMUX_L9 INT_R_X23Y110/SE2A0 INT_R_X23Y111/IMUX1 INT_R_X23Y111/LOGIC_OUTS8 INT_R_X23Y111/SE2BEG0 INT_R_X25Y110/EE2A0 VBRK_X60Y115/VBRK_SE2A0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y110/INT_L.SE2END0->>EE2BEG0 INT_L_X26Y110/INT_L.EE2END0->>IMUX_L9 INT_R_X23Y111/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X23Y111/INT_R.LOGIC_OUTS8->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[10] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX0 CLBLL_R_X23Y111/CLBLL_LL_CMUX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y111/CLBLL_L_A3 CLBLM_L_X22Y111/CLBLM_BYP2 CLBLM_L_X22Y111/CLBLM_BYP3 CLBLM_L_X22Y111/CLBLM_IMUX34 CLBLM_L_X22Y111/CLBLM_IMUX35 CLBLM_L_X22Y111/CLBLM_L_C6 CLBLM_L_X22Y111/CLBLM_L_CX CLBLM_L_X22Y111/CLBLM_M_C6 CLBLM_L_X22Y111/CLBLM_M_CX INT_L_X22Y110/WL1END3 INT_L_X22Y111/BYP_ALT2 INT_L_X22Y111/BYP_ALT3 INT_L_X22Y111/BYP_L2 INT_L_X22Y111/BYP_L3 INT_L_X22Y111/FAN_ALT1 INT_L_X22Y111/FAN_ALT5 INT_L_X22Y111/FAN_BOUNCE1 INT_L_X22Y111/FAN_BOUNCE5 INT_L_X22Y111/IMUX_L34 INT_L_X22Y111/IMUX_L35 INT_L_X22Y111/NL1BEG_N3 INT_L_X22Y111/WL1END_N1_3 INT_L_X22Y111/WR1END1 INT_R_X23Y110/WL1BEG3 INT_R_X23Y111/IMUX0 INT_R_X23Y111/LOGIC_OUTS22 INT_R_X23Y111/WL1BEG_N3 INT_R_X23Y111/WR1BEG1 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y111/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y111/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y111/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y111/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y111/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y111/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y111/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y111/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y111/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y111/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y111/INT_L.WR1END1->>IMUX_L34 INT_R_X23Y111/INT_R.LOGIC_OUTS22->>IMUX0 INT_R_X23Y111/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y111/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__1_n_5 - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX3 CLBLL_R_X23Y111/CLBLL_L_A2 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y111/CLBLM_L_CMUX INT_L_X22Y111/ER1BEG1 INT_L_X22Y111/LOGIC_OUTS_L18 INT_R_X23Y111/ER1END1 INT_R_X23Y111/IMUX3 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y111/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y111/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[10] - 
wires: CLBLL_R_X23Y111/CLBLL_EE2A0 CLBLL_R_X23Y111/CLBLL_IMUX10 CLBLL_R_X23Y111/CLBLL_L_A4 CLBLL_R_X23Y111/CLBLL_WR1END1 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y111/CLBLM_M_CMUX CLBLM_L_X24Y111/CLBLM_EE2A0 CLBLM_L_X24Y111/CLBLM_WR1END1 INT_L_X22Y111/EE2BEG0 INT_L_X22Y111/LOGIC_OUTS_L22 INT_L_X24Y111/EE2END0 INT_L_X24Y111/WR1BEG1 INT_R_X23Y111/EE2A0 INT_R_X23Y111/IMUX10 INT_R_X23Y111/WR1END1 VBRK_X60Y116/VBRK_EE2A0 VBRK_X60Y116/VBRK_WR1END1 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y111/INT_L.LOGIC_OUTS_L22->>EE2BEG0 INT_L_X24Y111/INT_L.EE2END0->>WR1BEG1 INT_R_X23Y111/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[11]_i_1_n_0 - 
wires: CLBLL_R_X21Y110/CLBLL_SE2A0 CLBLL_R_X21Y111/CLBLL_EE2BEG3 CLBLL_R_X21Y111/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y111/CLBLL_L_A CLBLL_R_X23Y110/CLBLL_SE2A3 CLBLL_R_X23Y111/CLBLL_BYP5 CLBLL_R_X23Y111/CLBLL_L_BX CLBLL_R_X25Y110/CLBLL_SE2A0 CLBLM_L_X22Y110/CLBLM_IMUX0 CLBLM_L_X22Y110/CLBLM_L_A3 CLBLM_L_X22Y110/CLBLM_SE2A0 CLBLM_L_X22Y111/CLBLM_EE2BEG3 CLBLM_L_X24Y110/CLBLM_SE2A3 CLBLM_L_X26Y110/CLBLM_IMUX8 CLBLM_L_X26Y110/CLBLM_M_A5 CLBLM_L_X26Y110/CLBLM_SE2A0 INT_L_X22Y110/IMUX_L0 INT_L_X22Y110/SE2END0 INT_L_X22Y111/EE2A3 INT_L_X24Y110/ER1BEG_S0 INT_L_X24Y110/SE2END3 INT_L_X24Y111/ER1BEG0 INT_L_X26Y110/IMUX_L8 INT_L_X26Y110/SE2END0 INT_R_X21Y110/SE2A0 INT_R_X21Y111/EE2BEG3 INT_R_X21Y111/LOGIC_OUTS8 INT_R_X21Y111/NL1BEG_N3 INT_R_X21Y111/SE2BEG0 INT_R_X23Y110/SE2A3 INT_R_X23Y111/BYP5 INT_R_X23Y111/BYP_ALT5 INT_R_X23Y111/EE2END3 INT_R_X23Y111/FAN_ALT3 INT_R_X23Y111/FAN_BOUNCE3 INT_R_X23Y111/SE2BEG3 INT_R_X25Y110/SE2A0 INT_R_X25Y111/ER1END0 INT_R_X25Y111/SE2BEG0 VBRK_X60Y115/VBRK_SE2A3 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X22Y110/INT_L.SE2END0->>IMUX_L0 INT_L_X24Y110/INT_L.SE2END3->>ER1BEG_S0 INT_L_X26Y110/INT_L.SE2END0->>IMUX_L8 INT_R_X21Y111/INT_R.LOGIC_OUTS8->>NL1BEG_N3 INT_R_X21Y111/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X21Y111/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X23Y111/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y111/INT_R.EE2END3->>FAN_ALT3 INT_R_X23Y111/INT_R.EE2END3->>SE2BEG3 INT_R_X23Y111/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y111/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X25Y111/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[11] - 
wires: CLBLL_R_X21Y111/CLBLL_IMUX3 CLBLL_R_X21Y111/CLBLL_L_A2 CLBLL_R_X21Y111/CLBLL_WW2END1 CLBLL_R_X23Y111/CLBLL_LL_DMUX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y111/CLBLM_BYP6 CLBLM_L_X22Y111/CLBLM_BYP7 CLBLM_L_X22Y111/CLBLM_IMUX42 CLBLM_L_X22Y111/CLBLM_IMUX43 CLBLM_L_X22Y111/CLBLM_L_D6 CLBLM_L_X22Y111/CLBLM_L_DX CLBLM_L_X22Y111/CLBLM_M_D6 CLBLM_L_X22Y111/CLBLM_M_DX CLBLM_L_X22Y111/CLBLM_WW2END1 INT_L_X22Y110/NL1BEG1 INT_L_X22Y110/SW2END1 INT_L_X22Y111/BYP_ALT6 INT_L_X22Y111/BYP_ALT7 INT_L_X22Y111/BYP_L6 INT_L_X22Y111/BYP_L7 INT_L_X22Y111/FAN_BOUNCE_S3_0 INT_L_X22Y111/FAN_BOUNCE_S3_4 INT_L_X22Y111/IMUX_L42 INT_L_X22Y111/IMUX_L43 INT_L_X22Y111/NL1END1 INT_L_X22Y111/SR1END1 INT_L_X22Y111/WW2A1 INT_L_X22Y112/FAN_ALT0 INT_L_X22Y112/FAN_ALT4 INT_L_X22Y112/FAN_BOUNCE0 INT_L_X22Y112/FAN_BOUNCE4 INT_L_X22Y112/NW2END1 INT_L_X22Y112/SR1BEG1 INT_R_X21Y111/IMUX3 INT_R_X21Y111/WW2END1 INT_R_X23Y110/SW2A1 INT_R_X23Y111/LOGIC_OUTS23 INT_R_X23Y111/NW2BEG1 INT_R_X23Y111/SW2BEG1 INT_R_X23Y111/WW2BEG1 INT_R_X23Y112/NW2A1 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y111/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y110/INT_L.SW2END1->>NL1BEG1 INT_L_X22Y111/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y111/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y111/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y111/INT_L.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_L_X22Y111/INT_L.NL1END1->>IMUX_L42 INT_L_X22Y111/INT_L.SR1END1->>IMUX_L43 INT_L_X22Y112/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y112/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X22Y112/INT_L.FAN_BOUNCE4->>FAN_ALT0 INT_L_X22Y112/INT_L.NW2END1->>FAN_ALT4 INT_L_X22Y112/INT_L.NW2END1->>SR1BEG1 INT_R_X21Y111/INT_R.WW2END1->>IMUX3 INT_R_X23Y111/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_R_X23Y111/INT_R.LOGIC_OUTS23->>SW2BEG1 INT_R_X23Y111/INT_R.LOGIC_OUTS23->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__1_n_4 - 
wires: CLBLL_R_X21Y110/CLBLL_SW2A1 CLBLL_R_X21Y111/CLBLL_IMUX9 CLBLL_R_X21Y111/CLBLL_L_A5 CLBLM_L_X22Y110/CLBLM_SW2A1 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y111/CLBLM_L_DMUX INT_L_X22Y110/SW2A1 INT_L_X22Y111/LOGIC_OUTS_L19 INT_L_X22Y111/SW2BEG1 INT_R_X21Y110/NL1BEG1 INT_R_X21Y110/SW2END1 INT_R_X21Y111/IMUX9 INT_R_X21Y111/NL1END1 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y111/INT_L.LOGIC_OUTS_L19->>SW2BEG1 INT_R_X21Y110/INT_R.SW2END1->>NL1BEG1 INT_R_X21Y111/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[11] - 
wires: CLBLL_R_X21Y111/CLBLL_IMUX10 CLBLL_R_X21Y111/CLBLL_L_A4 CLBLL_R_X21Y111/CLBLL_WL1END0 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y111/CLBLM_M_DMUX CLBLM_L_X22Y111/CLBLM_WL1END0 INT_L_X22Y111/LOGIC_OUTS_L23 INT_L_X22Y111/WL1BEG0 INT_R_X21Y111/IMUX10 INT_R_X21Y111/WL1END0 
pips: CLBLL_R_X21Y111/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y111/INT_L.LOGIC_OUTS_L23->>WL1BEG0 INT_R_X21Y111/INT_R.WL1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[12]_i_1_n_0 - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX24 CLBLL_R_X23Y111/CLBLL_LL_B5 CLBLL_R_X23Y112/CLBLL_EE2BEG0 CLBLL_R_X23Y112/CLBLL_IMUX1 CLBLL_R_X23Y112/CLBLL_LL_A3 CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y112/CLBLL_L_A CLBLL_R_X25Y112/CLBLL_EE2BEG0 CLBLL_R_X27Y112/CLBLL_IMUX8 CLBLL_R_X27Y112/CLBLL_LL_A5 CLBLM_L_X24Y112/CLBLM_EE2BEG0 CLBLM_L_X26Y112/CLBLM_EE2BEG0 INT_L_X24Y112/EE2A0 INT_L_X26Y112/EE2A0 INT_R_X23Y111/IMUX24 INT_R_X23Y111/SL1END0 INT_R_X23Y112/EE2BEG0 INT_R_X23Y112/IMUX1 INT_R_X23Y112/LOGIC_OUTS8 INT_R_X23Y112/SL1BEG0 INT_R_X25Y112/EE2BEG0 INT_R_X25Y112/EE2END0 INT_R_X27Y112/EE2END0 INT_R_X27Y112/IMUX8 VBRK_X60Y117/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 INT_R_X23Y111/INT_R.SL1END0->>IMUX24 INT_R_X23Y112/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X23Y112/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X23Y112/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X25Y112/INT_R.EE2END0->>EE2BEG0 INT_R_X27Y112/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[12] - 
wires: CLBLL_R_X21Y111/CLBLL_WW2END3 CLBLL_R_X21Y112/CLBLL_ER1BEG0 CLBLL_R_X23Y112/CLBLL_IMUX6 CLBLL_R_X23Y112/CLBLL_LL_AMUX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y112/CLBLL_L_A1 CLBLM_L_X22Y111/CLBLM_WW2END3 CLBLM_L_X22Y112/CLBLM_BYP0 CLBLM_L_X22Y112/CLBLM_BYP1 CLBLM_L_X22Y112/CLBLM_ER1BEG0 CLBLM_L_X22Y112/CLBLM_IMUX4 CLBLM_L_X22Y112/CLBLM_IMUX9 CLBLM_L_X22Y112/CLBLM_L_A5 CLBLM_L_X22Y112/CLBLM_L_AX CLBLM_L_X22Y112/CLBLM_M_A6 CLBLM_L_X22Y112/CLBLM_M_AX INT_L_X22Y111/WW2A3 INT_L_X22Y112/BYP_ALT0 INT_L_X22Y112/BYP_ALT1 INT_L_X22Y112/BYP_BOUNCE0 INT_L_X22Y112/BYP_L0 INT_L_X22Y112/BYP_L1 INT_L_X22Y112/ER1END0 INT_L_X22Y112/IMUX_L4 INT_L_X22Y112/IMUX_L9 INT_L_X22Y112/WL1END1 INT_R_X21Y111/ER1BEG_S0 INT_R_X21Y111/WW2END3 INT_R_X21Y112/ER1BEG0 INT_R_X21Y112/WW2END_N0_3 INT_R_X23Y111/SR1END3 INT_R_X23Y111/WW2BEG3 INT_R_X23Y112/BYP_ALT2 INT_R_X23Y112/BYP_BOUNCE2 INT_R_X23Y112/IMUX6 INT_R_X23Y112/LOGIC_OUTS20 INT_R_X23Y112/SR1BEG3 INT_R_X23Y112/SR1END_N3_3 INT_R_X23Y112/WL1BEG1 INT_R_X23Y113/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y112/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y112/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y112/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y112/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y112/INT_L.ER1END0->>BYP_ALT0 INT_L_X22Y112/INT_L.ER1END0->>IMUX_L9 INT_L_X22Y112/INT_L.WL1END1->>IMUX_L4 INT_R_X21Y111/INT_R.WW2END3->>ER1BEG_S0 INT_R_X23Y111/INT_R.SR1END3->>WW2BEG3 INT_R_X23Y112/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y112/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X23Y112/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X23Y112/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X23Y112/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__2_n_7 - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX3 CLBLL_R_X23Y112/CLBLL_L_A2 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y112/CLBLM_L_AMUX INT_L_X22Y112/EL1BEG1 INT_L_X22Y112/LOGIC_OUTS_L16 INT_R_X23Y112/EL1END1 INT_R_X23Y112/IMUX3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y112/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X23Y112/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[12] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX10 CLBLL_R_X23Y112/CLBLL_L_A4 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y112/CLBLM_M_AMUX INT_L_X22Y111/ER1BEG_S0 INT_L_X22Y111/SR1END3 INT_L_X22Y112/ER1BEG0 INT_L_X22Y112/LOGIC_OUTS_L20 INT_L_X22Y112/SR1BEG3 INT_L_X22Y112/SR1END_N3_3 INT_R_X23Y112/ER1END0 INT_R_X23Y112/IMUX10 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y112/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y111/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y112/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_R_X23Y112/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[13]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX7 CLBLL_R_X23Y109/CLBLL_LL_A1 CLBLL_R_X23Y109/CLBLL_WL1END3 CLBLL_R_X23Y112/CLBLL_BYP0 CLBLL_R_X23Y112/CLBLL_EL1BEG0 CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y112/CLBLL_L_AX CLBLL_R_X23Y112/CLBLL_L_B CLBLL_R_X25Y110/CLBLL_EL1BEG0 CLBLM_L_X24Y109/CLBLM_WL1END3 CLBLM_L_X24Y112/CLBLM_EL1BEG0 CLBLM_L_X26Y110/CLBLM_EL1BEG0 CLBLM_L_X26Y110/CLBLM_IMUX16 CLBLM_L_X26Y110/CLBLM_L_B3 INT_L_X24Y109/WL1BEG3 INT_L_X24Y110/ER1BEG1 INT_L_X24Y110/SS2END0 INT_L_X24Y110/WL1BEG_N3 INT_L_X24Y111/EL1END_S3_0 INT_L_X24Y111/SS2A0 INT_L_X24Y112/EL1END0 INT_L_X24Y112/SS2BEG0 INT_L_X26Y109/EL1END_S3_0 INT_L_X26Y110/EL1END0 INT_L_X26Y110/IMUX_L16 INT_R_X23Y109/IMUX7 INT_R_X23Y109/WL1END3 INT_R_X23Y110/WL1END_N1_3 INT_R_X23Y111/FAN_BOUNCE_S3_2 INT_R_X23Y112/BYP0 INT_R_X23Y112/BYP_ALT0 INT_R_X23Y112/EL1BEG0 INT_R_X23Y112/FAN_ALT2 INT_R_X23Y112/FAN_BOUNCE2 INT_R_X23Y112/LOGIC_OUTS9 INT_R_X25Y110/EL1BEG0 INT_R_X25Y110/ER1END1 VBRK_X60Y114/VBRK_WL1END3 VBRK_X60Y117/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X24Y110/INT_L.SS2END0->>ER1BEG1 INT_L_X24Y110/INT_L.SS2END0->>WL1BEG_N3 INT_L_X24Y112/INT_L.EL1END0->>SS2BEG0 INT_L_X26Y110/INT_L.EL1END0->>IMUX_L16 INT_R_X23Y109/INT_R.WL1END3->>IMUX7 INT_R_X23Y112/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y112/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y112/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X23Y112/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X23Y112/INT_R.LOGIC_OUTS9->>FAN_ALT2 INT_R_X25Y110/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[13] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX26 CLBLL_R_X23Y112/CLBLL_LL_BMUX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y112/CLBLL_L_B4 CLBLM_L_X22Y112/CLBLM_BYP4 CLBLM_L_X22Y112/CLBLM_BYP5 CLBLM_L_X22Y112/CLBLM_IMUX12 CLBLM_L_X22Y112/CLBLM_IMUX13 CLBLM_L_X22Y112/CLBLM_L_B6 CLBLM_L_X22Y112/CLBLM_L_BX CLBLM_L_X22Y112/CLBLM_M_B6 CLBLM_L_X22Y112/CLBLM_M_BX INT_L_X22Y112/BYP_ALT4 INT_L_X22Y112/BYP_ALT5 INT_L_X22Y112/BYP_BOUNCE4 INT_L_X22Y112/BYP_L4 INT_L_X22Y112/BYP_L5 INT_L_X22Y112/ER1BEG1 INT_L_X22Y112/IMUX_L12 INT_L_X22Y112/IMUX_L13 INT_L_X22Y112/SR1BEG_S0 INT_L_X22Y112/WL1END2 INT_L_X22Y112/WR1END_S1_0 INT_L_X22Y113/WR1END0 INT_R_X23Y112/ER1END1 INT_R_X23Y112/IMUX26 INT_R_X23Y112/LOGIC_OUTS21 INT_R_X23Y112/WL1BEG2 INT_R_X23Y112/WR1BEG_S0 INT_R_X23Y113/WR1BEG0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y112/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y112/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y112/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y112/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y112/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y112/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y112/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X22Y112/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y112/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y112/INT_R.ER1END1->>IMUX26 INT_R_X23Y112/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y112/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__2_n_6 - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX19 CLBLL_R_X23Y112/CLBLL_L_B2 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y112/CLBLM_L_BMUX INT_L_X22Y112/EL1BEG2 INT_L_X22Y112/LOGIC_OUTS_L17 INT_R_X23Y112/EL1END2 INT_R_X23Y112/FAN_ALT5 INT_R_X23Y112/FAN_BOUNCE5 INT_R_X23Y112/IMUX19 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y112/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X23Y112/INT_R.EL1END2->>FAN_ALT5 INT_R_X23Y112/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y112/INT_R.FAN_BOUNCE5->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[13] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX14 CLBLL_R_X23Y112/CLBLL_L_B1 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y112/CLBLM_M_BMUX INT_L_X22Y112/LOGIC_OUTS_L21 INT_L_X22Y112/NE2BEG3 INT_L_X22Y113/NE2A3 INT_R_X23Y112/IMUX14 INT_R_X23Y112/SL1END3 INT_R_X23Y113/NE2END3 INT_R_X23Y113/SL1BEG3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y112/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_R_X23Y112/INT_R.SL1END3->>IMUX14 INT_R_X23Y113/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[14]_i_1_n_0 - 
wires: CLBLL_R_X21Y111/CLBLL_SE2A0 CLBLL_R_X21Y112/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y112/CLBLL_L_A CLBLL_R_X23Y111/CLBLL_EE4A0 CLBLL_R_X23Y112/CLBLL_BYP5 CLBLL_R_X23Y112/CLBLL_L_BX CLBLL_R_X25Y111/CLBLL_EE4C0 CLBLL_R_X27Y112/CLBLL_IMUX17 CLBLL_R_X27Y112/CLBLL_LL_B3 CLBLM_L_X22Y111/CLBLM_IMUX1 CLBLM_L_X22Y111/CLBLM_M_A3 CLBLM_L_X22Y111/CLBLM_SE2A0 CLBLM_L_X24Y111/CLBLM_EE4A0 CLBLM_L_X26Y111/CLBLM_EE4C0 INT_L_X22Y110/EL1BEG3 INT_L_X22Y111/EE4BEG0 INT_L_X22Y111/EL1BEG_N3 INT_L_X22Y111/IMUX_L1 INT_L_X22Y111/SE2END0 INT_L_X24Y111/EE4B0 INT_L_X26Y111/EE4END0 INT_L_X26Y111/NE2BEG0 INT_L_X26Y112/NE2A0 INT_R_X21Y111/SE2A0 INT_R_X21Y112/LOGIC_OUTS8 INT_R_X21Y112/SE2BEG0 INT_R_X23Y110/EL1END3 INT_R_X23Y110/NR1BEG3 INT_R_X23Y111/EE4A0 INT_R_X23Y111/NL1BEG2 INT_R_X23Y111/NR1END3 INT_R_X23Y112/BYP5 INT_R_X23Y112/BYP_ALT5 INT_R_X23Y112/NL1END2 INT_R_X25Y111/EE4C0 INT_R_X27Y111/NE2END_S3_0 INT_R_X27Y112/IMUX17 INT_R_X27Y112/NE2END0 VBRK_X60Y116/VBRK_EE4A0 
pips: CLBLL_R_X21Y112/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X22Y111/INT_L.SE2END0->>EE4BEG0 INT_L_X22Y111/INT_L.SE2END0->>EL1BEG_N3 INT_L_X22Y111/INT_L.SE2END0->>IMUX_L1 INT_L_X26Y111/INT_L.EE4END0->>NE2BEG0 INT_R_X21Y112/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X23Y110/INT_R.EL1END3->>NR1BEG3 INT_R_X23Y111/INT_R.NR1END3->>NL1BEG2 INT_R_X23Y112/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y112/INT_R.NL1END2->>BYP_ALT5 INT_R_X27Y112/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[14] - 
wires: CLBLL_R_X21Y112/CLBLL_IMUX3 CLBLL_R_X21Y112/CLBLL_L_A2 CLBLL_R_X21Y112/CLBLL_WR1END1 CLBLL_R_X23Y112/CLBLL_LL_CMUX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y112/CLBLM_BYP2 CLBLM_L_X22Y112/CLBLM_BYP3 CLBLM_L_X22Y112/CLBLM_IMUX34 CLBLM_L_X22Y112/CLBLM_IMUX35 CLBLM_L_X22Y112/CLBLM_L_C6 CLBLM_L_X22Y112/CLBLM_L_CX CLBLM_L_X22Y112/CLBLM_M_C6 CLBLM_L_X22Y112/CLBLM_M_CX CLBLM_L_X22Y112/CLBLM_WR1END1 INT_L_X22Y111/WL1END3 INT_L_X22Y112/BYP_ALT2 INT_L_X22Y112/BYP_ALT3 INT_L_X22Y112/BYP_L2 INT_L_X22Y112/BYP_L3 INT_L_X22Y112/FAN_ALT1 INT_L_X22Y112/FAN_ALT5 INT_L_X22Y112/FAN_BOUNCE1 INT_L_X22Y112/FAN_BOUNCE5 INT_L_X22Y112/IMUX_L34 INT_L_X22Y112/IMUX_L35 INT_L_X22Y112/NL1BEG_N3 INT_L_X22Y112/WL1END_N1_3 INT_L_X22Y112/WR1BEG1 INT_L_X22Y112/WR1END1 INT_R_X21Y112/IMUX3 INT_R_X21Y112/WR1END1 INT_R_X23Y111/WL1BEG3 INT_R_X23Y112/LOGIC_OUTS22 INT_R_X23Y112/WL1BEG_N3 INT_R_X23Y112/WR1BEG1 
pips: CLBLL_R_X21Y112/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y112/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y112/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y112/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y112/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y112/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y112/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y112/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y112/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y112/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y112/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y112/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X22Y112/INT_L.WR1END1->>IMUX_L34 INT_R_X21Y112/INT_R.WR1END1->>IMUX3 INT_R_X23Y112/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y112/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__2_n_5 - 
wires: CLBLL_R_X21Y111/CLBLL_WL1END3 CLBLL_R_X21Y112/CLBLL_IMUX6 CLBLL_R_X21Y112/CLBLL_L_A1 CLBLM_L_X22Y111/CLBLM_WL1END3 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y112/CLBLM_L_CMUX INT_L_X22Y111/WL1BEG3 INT_L_X22Y112/LOGIC_OUTS_L18 INT_L_X22Y112/WL1BEG_N3 INT_R_X21Y111/WL1END3 INT_R_X21Y112/IMUX6 INT_R_X21Y112/NL1BEG_N3 INT_R_X21Y112/WL1END_N1_3 
pips: CLBLL_R_X21Y112/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y112/INT_L.LOGIC_OUTS_L18->>WL1BEG_N3 INT_R_X21Y112/INT_R.NL1BEG_N3->>IMUX6 INT_R_X21Y112/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[14] - 
wires: CLBLL_R_X21Y111/CLBLL_SW2A0 CLBLL_R_X21Y112/CLBLL_IMUX0 CLBLL_R_X21Y112/CLBLL_L_A3 CLBLM_L_X22Y111/CLBLM_SW2A0 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y112/CLBLM_M_CMUX INT_L_X22Y111/SW2A0 INT_L_X22Y112/LOGIC_OUTS_L22 INT_L_X22Y112/SW2BEG0 INT_R_X21Y111/NL1BEG0 INT_R_X21Y111/NL1END_S3_0 INT_R_X21Y111/SW2END0 INT_R_X21Y112/IMUX0 INT_R_X21Y112/NL1END0 
pips: CLBLL_R_X21Y112/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X22Y112/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y112/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X21Y111/INT_R.SW2END0->>NL1BEG0 INT_R_X21Y112/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[15]_i_1_n_0 - 
wires: CLBLL_R_X23Y112/CLBLL_ER1BEG3 CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y112/CLBLL_L_C CLBLL_R_X25Y111/CLBLL_IMUX9 CLBLL_R_X25Y111/CLBLL_L_A5 CLBLM_L_X24Y111/CLBLM_IMUX6 CLBLM_L_X24Y111/CLBLM_L_A1 CLBLM_L_X24Y112/CLBLM_ER1BEG3 INT_L_X24Y111/ER1BEG_S0 INT_L_X24Y111/IMUX_L6 INT_L_X24Y111/SL1END3 INT_L_X24Y112/ER1BEG0 INT_L_X24Y112/ER1END3 INT_L_X24Y112/SL1BEG3 INT_L_X24Y113/ER1END_N3_3 INT_R_X23Y112/ER1BEG3 INT_R_X23Y112/LOGIC_OUTS10 INT_R_X25Y111/IMUX9 INT_R_X25Y111/SL1END0 INT_R_X25Y112/ER1END0 INT_R_X25Y112/SL1BEG0 VBRK_X60Y117/VBRK_ER1BEG3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X24Y111/INT_L.SL1END3->>ER1BEG_S0 INT_L_X24Y111/INT_L.SL1END3->>IMUX_L6 INT_L_X24Y112/INT_L.ER1END3->>SL1BEG3 INT_R_X23Y112/INT_R.LOGIC_OUTS10->>ER1BEG3 INT_R_X25Y111/INT_R.SL1END0->>IMUX9 INT_R_X25Y112/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[15] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX23 CLBLL_R_X23Y112/CLBLL_LL_DMUX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y112/CLBLL_L_C3 CLBLM_L_X22Y112/CLBLM_BYP6 CLBLM_L_X22Y112/CLBLM_BYP7 CLBLM_L_X22Y112/CLBLM_IMUX39 CLBLM_L_X22Y112/CLBLM_IMUX47 CLBLM_L_X22Y112/CLBLM_L_D3 CLBLM_L_X22Y112/CLBLM_L_DX CLBLM_L_X22Y112/CLBLM_M_D5 CLBLM_L_X22Y112/CLBLM_M_DX INT_L_X22Y112/BYP_ALT6 INT_L_X22Y112/BYP_ALT7 INT_L_X22Y112/BYP_L6 INT_L_X22Y112/BYP_L7 INT_L_X22Y112/EL1BEG3 INT_L_X22Y112/FAN_BOUNCE_S3_0 INT_L_X22Y112/IMUX_L39 INT_L_X22Y112/IMUX_L47 INT_L_X22Y112/NL1BEG0 INT_L_X22Y112/NL1END_S3_0 INT_L_X22Y112/WL1END0 INT_L_X22Y113/EL1BEG_N3 INT_L_X22Y113/FAN_ALT0 INT_L_X22Y113/FAN_BOUNCE0 INT_L_X22Y113/NL1END0 INT_R_X23Y112/EL1END3 INT_R_X23Y112/IMUX23 INT_R_X23Y112/LOGIC_OUTS23 INT_R_X23Y112/WL1BEG0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y112/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y112/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y112/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y112/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y112/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y112/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X22Y112/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X22Y112/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y113/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y113/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y113/INT_L.NL1END0->>FAN_ALT0 INT_R_X23Y112/INT_R.EL1END3->>IMUX23 INT_R_X23Y112/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__2_n_4 - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX21 CLBLL_R_X23Y112/CLBLL_L_C4 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y112/CLBLM_L_DMUX INT_L_X22Y112/ER1BEG2 INT_L_X22Y112/LOGIC_OUTS_L19 INT_R_X23Y112/ER1END2 INT_R_X23Y112/IMUX21 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y112/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X23Y112/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[15] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX34 CLBLL_R_X23Y112/CLBLL_L_C6 CLBLM_L_X22Y112/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y112/CLBLM_M_DMUX INT_L_X22Y111/SE2A1 INT_L_X22Y112/LOGIC_OUTS_L23 INT_L_X22Y112/SE2BEG1 INT_R_X23Y111/NR1BEG1 INT_R_X23Y111/SE2END1 INT_R_X23Y112/IMUX34 INT_R_X23Y112/NR1END1 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y112/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y112/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_R_X23Y111/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y112/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[16]_i_1_n_0 - 
wires: CLBLL_R_X23Y112/CLBLL_BYP7 CLBLL_R_X23Y112/CLBLL_L_DX CLBLL_R_X23Y113/CLBLL_ER1BEG0 CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS16 CLBLL_R_X23Y113/CLBLL_L_A CLBLL_R_X23Y113/CLBLL_L_AMUX CLBLL_R_X25Y113/CLBLL_EE2A0 CLBLL_R_X27Y113/CLBLL_SE2A0 CLBLM_L_X24Y113/CLBLM_ER1BEG0 CLBLM_L_X26Y113/CLBLM_EE2A0 CLBLM_L_X26Y113/CLBLM_IMUX0 CLBLM_L_X26Y113/CLBLM_L_A3 CLBLM_L_X28Y113/CLBLM_IMUX9 CLBLM_L_X28Y113/CLBLM_L_A5 CLBLM_L_X28Y113/CLBLM_SE2A0 INT_L_X24Y113/EE2BEG0 INT_L_X24Y113/ER1END0 INT_L_X26Y113/EE2END0 INT_L_X26Y113/IMUX_L0 INT_L_X26Y113/NE2BEG0 INT_L_X26Y114/NE2A0 INT_L_X28Y113/IMUX_L9 INT_L_X28Y113/SE2END0 INT_R_X23Y112/BYP7 INT_R_X23Y112/BYP_ALT7 INT_R_X23Y112/ER1BEG_S0 INT_R_X23Y112/SR1END3 INT_R_X23Y113/ER1BEG0 INT_R_X23Y113/LOGIC_OUTS16 INT_R_X23Y113/SR1BEG3 INT_R_X23Y113/SR1END_N3_3 INT_R_X25Y113/EE2A0 INT_R_X27Y113/NE2END_S3_0 INT_R_X27Y113/SE2A0 INT_R_X27Y114/NE2END0 INT_R_X27Y114/SE2BEG0 VBRK_X60Y118/VBRK_ER1BEG0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_A->>CLBLL_L_AMUX CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X24Y113/INT_L.ER1END0->>EE2BEG0 INT_L_X26Y113/INT_L.EE2END0->>IMUX_L0 INT_L_X26Y113/INT_L.EE2END0->>NE2BEG0 INT_L_X28Y113/INT_L.SE2END0->>IMUX_L9 INT_R_X23Y112/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y112/INT_R.SR1END3->>BYP_ALT7 INT_R_X23Y112/INT_R.SR1END3->>ER1BEG_S0 INT_R_X23Y113/INT_R.LOGIC_OUTS16->>SR1BEG3 INT_R_X27Y114/INT_R.NE2END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[16] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX6 CLBLL_R_X23Y113/CLBLL_LL_AMUX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y113/CLBLL_L_A1 CLBLM_L_X22Y113/CLBLM_BYP0 CLBLM_L_X22Y113/CLBLM_BYP1 CLBLM_L_X22Y113/CLBLM_IMUX3 CLBLM_L_X22Y113/CLBLM_IMUX7 CLBLM_L_X22Y113/CLBLM_L_A2 CLBLM_L_X22Y113/CLBLM_L_AX CLBLM_L_X22Y113/CLBLM_M_A1 CLBLM_L_X22Y113/CLBLM_M_AX INT_L_X22Y112/SR1END3 INT_L_X22Y113/BYP_ALT0 INT_L_X22Y113/BYP_ALT1 INT_L_X22Y113/BYP_BOUNCE0 INT_L_X22Y113/BYP_L0 INT_L_X22Y113/BYP_L1 INT_L_X22Y113/IMUX_L3 INT_L_X22Y113/IMUX_L7 INT_L_X22Y113/SR1BEG3 INT_L_X22Y113/SR1END_N3_3 INT_L_X22Y113/WL1END1 INT_L_X22Y113/WR1END3 INT_R_X23Y113/BYP_ALT2 INT_R_X23Y113/BYP_BOUNCE2 INT_R_X23Y113/IMUX6 INT_R_X23Y113/LOGIC_OUTS20 INT_R_X23Y113/WL1BEG1 INT_R_X23Y113/WR1BEG3 INT_R_X23Y114/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X22Y113/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y113/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y113/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y113/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y113/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X22Y113/INT_L.WL1END1->>IMUX_L3 INT_L_X22Y113/INT_L.WR1END3->>IMUX_L7 INT_L_X22Y113/INT_L.WR1END3->>SR1BEG3 INT_R_X23Y113/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y113/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X23Y113/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X23Y113/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X23Y113/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__3_n_7 - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX3 CLBLL_R_X23Y113/CLBLL_L_A2 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y113/CLBLM_L_AMUX INT_L_X22Y113/EL1BEG1 INT_L_X22Y113/LOGIC_OUTS_L16 INT_R_X23Y113/EL1END1 INT_R_X23Y113/IMUX3 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y113/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X23Y113/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[16] - 
wires: CLBLL_R_X21Y114/CLBLL_EL1BEG1 CLBLL_R_X21Y114/CLBLL_NW2A2 CLBLL_R_X23Y113/CLBLL_IMUX10 CLBLL_R_X23Y113/CLBLL_L_A4 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y113/CLBLM_M_AMUX CLBLM_L_X22Y114/CLBLM_EL1BEG1 CLBLM_L_X22Y114/CLBLM_NW2A2 INT_L_X22Y113/LOGIC_OUTS_L20 INT_L_X22Y113/NW2BEG2 INT_L_X22Y113/SE2A1 INT_L_X22Y114/EL1END1 INT_L_X22Y114/NW2A2 INT_L_X22Y114/SE2BEG1 INT_R_X21Y114/EL1BEG1 INT_R_X21Y114/NW2END2 INT_R_X23Y113/IMUX10 INT_R_X23Y113/SE2END1 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y113/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y113/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X22Y114/INT_L.EL1END1->>SE2BEG1 INT_R_X21Y114/INT_R.NW2END2->>EL1BEG1 INT_R_X23Y113/INT_R.SE2END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[17]_i_1_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_BYP0 CLBLL_R_X23Y113/CLBLL_EE2BEG1 CLBLL_R_X23Y113/CLBLL_IMUX8 CLBLL_R_X23Y113/CLBLL_LL_A5 CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y113/CLBLL_L_AX CLBLL_R_X23Y113/CLBLL_L_B CLBLL_R_X25Y112/CLBLL_SE2A1 CLBLM_L_X24Y113/CLBLM_EE2BEG1 CLBLM_L_X26Y112/CLBLM_IMUX0 CLBLM_L_X26Y112/CLBLM_L_A3 CLBLM_L_X26Y112/CLBLM_SE2A1 INT_L_X24Y113/EE2A1 INT_L_X26Y111/FAN_BOUNCE_S3_2 INT_L_X26Y112/FAN_ALT2 INT_L_X26Y112/FAN_BOUNCE2 INT_L_X26Y112/IMUX_L0 INT_L_X26Y112/SE2END1 INT_R_X23Y112/FAN_BOUNCE_S3_2 INT_R_X23Y113/BYP0 INT_R_X23Y113/BYP_ALT0 INT_R_X23Y113/EE2BEG1 INT_R_X23Y113/FAN_ALT2 INT_R_X23Y113/FAN_BOUNCE2 INT_R_X23Y113/IMUX8 INT_R_X23Y113/LOGIC_OUTS9 INT_R_X25Y112/SE2A1 INT_R_X25Y113/EE2END1 INT_R_X25Y113/SE2BEG1 VBRK_X60Y118/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X26Y112/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X26Y112/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X26Y112/INT_L.SE2END1->>FAN_ALT2 INT_R_X23Y113/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y113/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y113/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X23Y113/INT_R.FAN_BOUNCE2->>IMUX8 INT_R_X23Y113/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X23Y113/INT_R.LOGIC_OUTS9->>FAN_ALT2 INT_R_X25Y113/INT_R.EE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[17] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX26 CLBLL_R_X23Y113/CLBLL_LL_BMUX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y113/CLBLL_L_B4 CLBLM_L_X22Y113/CLBLM_BYP4 CLBLM_L_X22Y113/CLBLM_BYP5 CLBLM_L_X22Y113/CLBLM_IMUX13 CLBLM_L_X22Y113/CLBLM_IMUX17 CLBLM_L_X22Y113/CLBLM_L_B6 CLBLM_L_X22Y113/CLBLM_L_BX CLBLM_L_X22Y113/CLBLM_M_B3 CLBLM_L_X22Y113/CLBLM_M_BX INT_L_X22Y113/BYP_ALT4 INT_L_X22Y113/BYP_ALT5 INT_L_X22Y113/BYP_BOUNCE4 INT_L_X22Y113/BYP_L4 INT_L_X22Y113/BYP_L5 INT_L_X22Y113/ER1BEG1 INT_L_X22Y113/IMUX_L13 INT_L_X22Y113/IMUX_L17 INT_L_X22Y113/SR1BEG_S0 INT_L_X22Y113/WL1END2 INT_L_X22Y113/WR1END_S1_0 INT_L_X22Y114/WR1END0 INT_R_X23Y113/ER1END1 INT_R_X23Y113/IMUX26 INT_R_X23Y113/LOGIC_OUTS21 INT_R_X23Y113/WL1BEG2 INT_R_X23Y113/WR1BEG_S0 INT_R_X23Y114/WR1BEG0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X22Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y113/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y113/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y113/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y113/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y113/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X22Y113/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X22Y113/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y113/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y113/INT_R.ER1END1->>IMUX26 INT_R_X23Y113/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y113/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__3_n_6 - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX14 CLBLL_R_X23Y113/CLBLL_L_B1 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y113/CLBLM_L_BMUX INT_L_X22Y113/LOGIC_OUTS_L17 INT_L_X22Y113/NE2BEG3 INT_L_X22Y114/NE2A3 INT_R_X23Y113/IMUX14 INT_R_X23Y113/SL1END3 INT_R_X23Y114/NE2END3 INT_R_X23Y114/SL1BEG3 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y113/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X23Y113/INT_R.SL1END3->>IMUX14 INT_R_X23Y114/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[17] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX16 CLBLL_R_X23Y113/CLBLL_L_B3 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y113/CLBLM_M_BMUX INT_L_X22Y113/ER1BEG_S0 INT_L_X22Y113/LOGIC_OUTS_L21 INT_L_X22Y114/ER1BEG0 INT_R_X23Y112/NR1BEG0 INT_R_X23Y112/SS2END0 INT_R_X23Y113/IMUX16 INT_R_X23Y113/NR1END0 INT_R_X23Y113/SS2A0 INT_R_X23Y114/ER1END0 INT_R_X23Y114/SS2BEG0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X22Y113/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y113/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_R_X23Y112/INT_R.SS2END0->>NR1BEG0 INT_R_X23Y113/INT_R.NR1END0->>IMUX16 INT_R_X23Y114/INT_R.ER1END0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[18]_i_1_n_0 - 
wires: CLBLL_R_X21Y113/CLBLL_ER1BEG1 CLBLL_R_X21Y113/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y113/CLBLL_L_A CLBLL_R_X23Y113/CLBLL_ER1BEG1 CLBLL_R_X23Y113/CLBLL_IMUX24 CLBLL_R_X23Y113/CLBLL_LL_B5 CLBLL_R_X25Y113/CLBLL_EE2A1 CLBLM_L_X22Y113/CLBLM_ER1BEG1 CLBLM_L_X22Y113/CLBLM_IMUX11 CLBLM_L_X22Y113/CLBLM_M_A4 CLBLM_L_X24Y113/CLBLM_ER1BEG1 CLBLM_L_X26Y113/CLBLM_EE2A1 CLBLM_L_X26Y113/CLBLM_IMUX2 CLBLM_L_X26Y113/CLBLM_M_A2 INT_L_X22Y113/EL1BEG0 INT_L_X22Y113/ER1END1 INT_L_X22Y113/IMUX_L11 INT_L_X24Y113/EE2BEG1 INT_L_X24Y113/ER1END1 INT_L_X26Y113/EE2END1 INT_L_X26Y113/IMUX_L2 INT_R_X21Y113/ER1BEG1 INT_R_X21Y113/LOGIC_OUTS8 INT_R_X23Y112/EL1END_S3_0 INT_R_X23Y113/EL1END0 INT_R_X23Y113/ER1BEG1 INT_R_X23Y113/IMUX24 INT_R_X25Y113/EE2A1 VBRK_X60Y118/VBRK_ER1BEG1 
pips: CLBLL_R_X21Y113/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y113/INT_L.ER1END1->>EL1BEG0 INT_L_X22Y113/INT_L.ER1END1->>IMUX_L11 INT_L_X24Y113/INT_L.ER1END1->>EE2BEG1 INT_L_X26Y113/INT_L.EE2END1->>IMUX_L2 INT_R_X21Y113/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X23Y113/INT_R.EL1END0->>ER1BEG1 INT_R_X23Y113/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[18] - 
wires: CLBLL_R_X21Y113/CLBLL_IMUX3 CLBLL_R_X21Y113/CLBLL_L_A2 CLBLL_R_X21Y113/CLBLL_WR1END1 CLBLL_R_X23Y113/CLBLL_LL_CMUX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y113/CLBLM_BYP2 CLBLM_L_X22Y113/CLBLM_BYP3 CLBLM_L_X22Y113/CLBLM_IMUX34 CLBLM_L_X22Y113/CLBLM_IMUX35 CLBLM_L_X22Y113/CLBLM_L_C6 CLBLM_L_X22Y113/CLBLM_L_CX CLBLM_L_X22Y113/CLBLM_M_C6 CLBLM_L_X22Y113/CLBLM_M_CX CLBLM_L_X22Y113/CLBLM_WR1END1 INT_L_X22Y112/WL1END3 INT_L_X22Y113/BYP_ALT2 INT_L_X22Y113/BYP_ALT3 INT_L_X22Y113/BYP_L2 INT_L_X22Y113/BYP_L3 INT_L_X22Y113/FAN_ALT1 INT_L_X22Y113/FAN_ALT5 INT_L_X22Y113/FAN_BOUNCE1 INT_L_X22Y113/FAN_BOUNCE5 INT_L_X22Y113/IMUX_L34 INT_L_X22Y113/IMUX_L35 INT_L_X22Y113/NL1BEG_N3 INT_L_X22Y113/WL1END_N1_3 INT_L_X22Y113/WR1BEG1 INT_L_X22Y113/WR1END1 INT_R_X21Y113/IMUX3 INT_R_X21Y113/WR1END1 INT_R_X23Y112/WL1BEG3 INT_R_X23Y113/LOGIC_OUTS22 INT_R_X23Y113/WL1BEG_N3 INT_R_X23Y113/WR1BEG1 
pips: CLBLL_R_X21Y113/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y113/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y113/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y113/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y113/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y113/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y113/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y113/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y113/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y113/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y113/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X22Y113/INT_L.WR1END1->>IMUX_L34 INT_R_X21Y113/INT_R.WR1END1->>IMUX3 INT_R_X23Y113/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y113/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__3_n_5 - 
wires: CLBLL_R_X21Y112/CLBLL_WL1END3 CLBLL_R_X21Y113/CLBLL_IMUX6 CLBLL_R_X21Y113/CLBLL_L_A1 CLBLM_L_X22Y112/CLBLM_WL1END3 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y113/CLBLM_L_CMUX INT_L_X22Y112/WL1BEG3 INT_L_X22Y113/LOGIC_OUTS_L18 INT_L_X22Y113/WL1BEG_N3 INT_R_X21Y112/WL1END3 INT_R_X21Y113/IMUX6 INT_R_X21Y113/NL1BEG_N3 INT_R_X21Y113/WL1END_N1_3 
pips: CLBLL_R_X21Y113/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y113/INT_L.LOGIC_OUTS_L18->>WL1BEG_N3 INT_R_X21Y113/INT_R.NL1BEG_N3->>IMUX6 INT_R_X21Y113/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[18] - 
wires: CLBLL_R_X21Y112/CLBLL_SW2A0 CLBLL_R_X21Y113/CLBLL_IMUX0 CLBLL_R_X21Y113/CLBLL_L_A3 CLBLM_L_X22Y112/CLBLM_SW2A0 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y113/CLBLM_M_CMUX INT_L_X22Y112/SW2A0 INT_L_X22Y113/LOGIC_OUTS_L22 INT_L_X22Y113/SW2BEG0 INT_R_X21Y112/NL1BEG0 INT_R_X21Y112/NL1END_S3_0 INT_R_X21Y112/SW2END0 INT_R_X21Y113/IMUX0 INT_R_X21Y113/NL1END0 
pips: CLBLL_R_X21Y113/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X22Y113/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y113/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X21Y112/INT_R.SW2END0->>NL1BEG0 INT_R_X21Y113/INT_R.NL1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[19]_i_1_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_BYP5 CLBLL_R_X23Y113/CLBLL_EE2BEG0 CLBLL_R_X23Y113/CLBLL_IMUX29 CLBLL_R_X23Y113/CLBLL_LL_C2 CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS18 CLBLL_R_X23Y113/CLBLL_L_BX CLBLL_R_X23Y113/CLBLL_L_C CLBLL_R_X23Y113/CLBLL_L_CMUX CLBLL_R_X25Y113/CLBLL_IMUX0 CLBLL_R_X25Y113/CLBLL_L_A3 CLBLM_L_X24Y113/CLBLM_EE2BEG0 INT_L_X24Y113/EE2A0 INT_R_X23Y113/BYP5 INT_R_X23Y113/BYP_ALT5 INT_R_X23Y113/EE2BEG0 INT_R_X23Y113/FAN_ALT5 INT_R_X23Y113/FAN_BOUNCE5 INT_R_X23Y113/IMUX29 INT_R_X23Y113/LOGIC_OUTS10 INT_R_X23Y113/LOGIC_OUTS18 INT_R_X25Y113/EE2END0 INT_R_X25Y113/IMUX0 VBRK_X60Y118/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_C->>CLBLL_L_CMUX CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y113/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_R_X23Y113/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y113/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y113/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X23Y113/INT_R.LOGIC_OUTS10->>FAN_ALT5 INT_R_X23Y113/INT_R.LOGIC_OUTS10->>IMUX29 INT_R_X23Y113/INT_R.LOGIC_OUTS18->>EE2BEG0 INT_R_X25Y113/INT_R.EE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[19] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX23 CLBLL_R_X23Y113/CLBLL_LL_DMUX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y113/CLBLL_L_C3 CLBLM_L_X22Y113/CLBLM_BYP6 CLBLM_L_X22Y113/CLBLM_BYP7 CLBLM_L_X22Y113/CLBLM_IMUX42 CLBLM_L_X22Y113/CLBLM_IMUX47 CLBLM_L_X22Y113/CLBLM_L_D6 CLBLM_L_X22Y113/CLBLM_L_DX CLBLM_L_X22Y113/CLBLM_M_D5 CLBLM_L_X22Y113/CLBLM_M_DX INT_L_X22Y112/NL1BEG1 INT_L_X22Y112/SW2END1 INT_L_X22Y113/BYP_ALT6 INT_L_X22Y113/BYP_ALT7 INT_L_X22Y113/BYP_L6 INT_L_X22Y113/BYP_L7 INT_L_X22Y113/EL1BEG3 INT_L_X22Y113/FAN_BOUNCE_S3_0 INT_L_X22Y113/IMUX_L42 INT_L_X22Y113/IMUX_L47 INT_L_X22Y113/NL1BEG0 INT_L_X22Y113/NL1END1 INT_L_X22Y113/NL1END_S3_0 INT_L_X22Y113/WL1END0 INT_L_X22Y114/EL1BEG_N3 INT_L_X22Y114/FAN_ALT0 INT_L_X22Y114/FAN_BOUNCE0 INT_L_X22Y114/NL1END0 INT_R_X23Y112/SW2A1 INT_R_X23Y113/EL1END3 INT_R_X23Y113/IMUX23 INT_R_X23Y113/LOGIC_OUTS23 INT_R_X23Y113/SW2BEG1 INT_R_X23Y113/WL1BEG0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y113/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y112/INT_L.SW2END1->>NL1BEG1 INT_L_X22Y113/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y113/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y113/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y113/INT_L.NL1END1->>IMUX_L42 INT_L_X22Y113/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y113/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X22Y113/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y114/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y114/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y114/INT_L.NL1END0->>FAN_ALT0 INT_R_X23Y113/INT_R.EL1END3->>IMUX23 INT_R_X23Y113/INT_R.LOGIC_OUTS23->>SW2BEG1 INT_R_X23Y113/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__3_n_4 - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX21 CLBLL_R_X23Y113/CLBLL_L_C4 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y113/CLBLM_L_DMUX INT_L_X22Y113/ER1BEG2 INT_L_X22Y113/LOGIC_OUTS_L19 INT_R_X23Y113/ER1END2 INT_R_X23Y113/IMUX21 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y113/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X23Y113/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[19] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX34 CLBLL_R_X23Y113/CLBLL_L_C6 CLBLM_L_X22Y113/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y113/CLBLM_M_DMUX INT_L_X22Y112/SE2A1 INT_L_X22Y113/LOGIC_OUTS_L23 INT_L_X22Y113/SE2BEG1 INT_R_X23Y112/NR1BEG1 INT_R_X23Y112/SE2END1 INT_R_X23Y113/IMUX34 INT_R_X23Y113/NR1END1 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y113/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y113/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_R_X23Y112/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y113/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[1]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_BYP5 CLBLL_R_X23Y109/CLBLL_ER1BEG1 CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y109/CLBLL_L_A CLBLL_R_X23Y109/CLBLL_L_BX CLBLL_R_X23Y109/CLBLL_WW2END1 CLBLL_R_X25Y109/CLBLL_EE2A1 CLBLL_R_X25Y109/CLBLL_WR1END2 CLBLM_L_X24Y109/CLBLM_ER1BEG1 CLBLM_L_X24Y109/CLBLM_IMUX3 CLBLM_L_X24Y109/CLBLM_L_A2 CLBLM_L_X24Y109/CLBLM_WW2END1 CLBLM_L_X26Y109/CLBLM_EE2A1 CLBLM_L_X26Y109/CLBLM_IMUX10 CLBLM_L_X26Y109/CLBLM_L_A4 CLBLM_L_X26Y109/CLBLM_WR1END2 INT_L_X24Y109/EE2BEG1 INT_L_X24Y109/ER1END1 INT_L_X24Y109/IMUX_L3 INT_L_X24Y109/WW2A1 INT_L_X26Y109/EE2END1 INT_L_X26Y109/IMUX_L10 INT_L_X26Y109/WR1BEG2 INT_R_X23Y109/BYP5 INT_R_X23Y109/BYP_ALT5 INT_R_X23Y109/ER1BEG1 INT_R_X23Y109/LOGIC_OUTS8 INT_R_X23Y109/WW2END1 INT_R_X25Y109/EE2A1 INT_R_X25Y109/WR1END2 INT_R_X25Y109/WW2BEG1 VBRK_X60Y114/VBRK_ER1BEG1 VBRK_X60Y114/VBRK_WW2END1 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X24Y109/INT_L.ER1END1->>EE2BEG1 INT_L_X24Y109/INT_L.ER1END1->>IMUX_L3 INT_L_X26Y109/INT_L.EE2END1->>IMUX_L10 INT_L_X26Y109/INT_L.EE2END1->>WR1BEG2 INT_R_X23Y109/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y109/INT_R.LOGIC_OUTS8->>ER1BEG1 INT_R_X23Y109/INT_R.WW2END1->>BYP_ALT5 INT_R_X25Y109/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[1] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX3 CLBLL_R_X23Y109/CLBLL_LL_BMUX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y109/CLBLL_L_A2 CLBLM_L_X22Y109/CLBLM_BYP4 CLBLM_L_X22Y109/CLBLM_BYP5 CLBLM_L_X22Y109/CLBLM_IMUX12 CLBLM_L_X22Y109/CLBLM_IMUX26 CLBLM_L_X22Y109/CLBLM_L_B4 CLBLM_L_X22Y109/CLBLM_L_BX CLBLM_L_X22Y109/CLBLM_M_B6 CLBLM_L_X22Y109/CLBLM_M_BX INT_L_X22Y109/BYP_ALT4 INT_L_X22Y109/BYP_ALT5 INT_L_X22Y109/BYP_BOUNCE4 INT_L_X22Y109/BYP_L4 INT_L_X22Y109/BYP_L5 INT_L_X22Y109/IMUX_L12 INT_L_X22Y109/IMUX_L26 INT_L_X22Y109/SR1BEG_S0 INT_L_X22Y109/WR1END_S1_0 INT_L_X22Y110/WR1END0 INT_R_X23Y109/FAN_ALT3 INT_R_X23Y109/FAN_BOUNCE3 INT_R_X23Y109/IMUX3 INT_R_X23Y109/LOGIC_OUTS21 INT_R_X23Y109/WR1BEG_S0 INT_R_X23Y110/WR1BEG0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X23Y109/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X22Y109/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y109/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y109/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y109/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y109/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y109/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y109/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X22Y109/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y109/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y109/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X23Y109/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X23Y109/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry_n_6 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX10 CLBLL_R_X23Y109/CLBLL_L_A4 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y109/CLBLM_L_BMUX INT_L_X22Y108/ER1BEG_S0 INT_L_X22Y108/SL1END3 INT_L_X22Y109/ER1BEG0 INT_L_X22Y109/LOGIC_OUTS_L17 INT_L_X22Y109/SL1BEG3 INT_R_X23Y109/ER1END0 INT_R_X23Y109/IMUX10 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y109/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y108/INT_L.SL1END3->>ER1BEG_S0 INT_L_X22Y109/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_R_X23Y109/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[1] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX6 CLBLL_R_X23Y109/CLBLL_L_A1 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y109/CLBLM_M_BMUX INT_L_X22Y109/LOGIC_OUTS_L21 INT_L_X22Y109/NE2BEG3 INT_L_X22Y110/NE2A3 INT_R_X23Y109/IMUX6 INT_R_X23Y109/SL1END3 INT_R_X23Y110/NE2END3 INT_R_X23Y110/SL1BEG3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y109/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y109/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_R_X23Y109/INT_R.SL1END3->>IMUX6 INT_R_X23Y110/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[20]_i_1_n_0 - 
wires: CLBLL_R_X21Y113/CLBLL_SE2A0 CLBLL_R_X21Y114/CLBLL_EE2BEG0 CLBLL_R_X21Y114/CLBLL_LOGIC_OUTS8 CLBLL_R_X21Y114/CLBLL_L_A CLBLL_R_X23Y114/CLBLL_EE2BEG0 CLBLL_R_X23Y114/CLBLL_IMUX8 CLBLL_R_X23Y114/CLBLL_LL_A5 CLBLL_R_X25Y113/CLBLL_IMUX16 CLBLL_R_X25Y113/CLBLL_L_B3 CLBLM_L_X22Y113/CLBLM_IMUX24 CLBLM_L_X22Y113/CLBLM_M_B5 CLBLM_L_X22Y113/CLBLM_SE2A0 CLBLM_L_X22Y114/CLBLM_EE2BEG0 CLBLM_L_X24Y114/CLBLM_EE2BEG0 INT_L_X22Y113/IMUX_L24 INT_L_X22Y113/SE2END0 INT_L_X22Y114/EE2A0 INT_L_X24Y114/EE2A0 INT_R_X21Y113/SE2A0 INT_R_X21Y114/EE2BEG0 INT_R_X21Y114/LOGIC_OUTS8 INT_R_X21Y114/SE2BEG0 INT_R_X23Y114/EE2BEG0 INT_R_X23Y114/EE2END0 INT_R_X23Y114/IMUX8 INT_R_X25Y113/IMUX16 INT_R_X25Y113/SL1END0 INT_R_X25Y114/EE2END0 INT_R_X25Y114/SL1BEG0 VBRK_X60Y119/VBRK_EE2BEG0 
pips: CLBLL_R_X21Y114/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y113/INT_L.SE2END0->>IMUX_L24 INT_R_X21Y114/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X21Y114/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X23Y114/INT_R.EE2END0->>EE2BEG0 INT_R_X23Y114/INT_R.EE2END0->>IMUX8 INT_R_X25Y113/INT_R.SL1END0->>IMUX16 INT_R_X25Y114/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[20] - 
wires: CLBLL_R_X21Y114/CLBLL_IMUX10 CLBLL_R_X21Y114/CLBLL_L_A4 CLBLL_R_X21Y114/CLBLL_WL1END0 CLBLL_R_X23Y114/CLBLL_LL_AMUX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y114/CLBLM_BYP0 CLBLM_L_X22Y114/CLBLM_BYP1 CLBLM_L_X22Y114/CLBLM_IMUX4 CLBLM_L_X22Y114/CLBLM_IMUX6 CLBLM_L_X22Y114/CLBLM_L_A1 CLBLM_L_X22Y114/CLBLM_L_AX CLBLM_L_X22Y114/CLBLM_M_A6 CLBLM_L_X22Y114/CLBLM_M_AX CLBLM_L_X22Y114/CLBLM_WL1END0 INT_L_X22Y114/BYP_ALT0 INT_L_X22Y114/BYP_ALT1 INT_L_X22Y114/BYP_BOUNCE0 INT_L_X22Y114/BYP_L0 INT_L_X22Y114/BYP_L1 INT_L_X22Y114/FAN_ALT7 INT_L_X22Y114/FAN_BOUNCE7 INT_L_X22Y114/IMUX_L4 INT_L_X22Y114/IMUX_L6 INT_L_X22Y114/WL1BEG0 INT_L_X22Y114/WL1END1 INT_L_X22Y114/WR1END3 INT_R_X21Y114/IMUX10 INT_R_X21Y114/WL1END0 INT_R_X23Y114/LOGIC_OUTS20 INT_R_X23Y114/WL1BEG1 INT_R_X23Y114/WR1BEG3 
pips: CLBLL_R_X21Y114/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X22Y114/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y114/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y114/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y114/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y114/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y114/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X22Y114/INT_L.WL1END1->>FAN_ALT7 INT_L_X22Y114/INT_L.WL1END1->>IMUX_L4 INT_L_X22Y114/INT_L.WL1END1->>WL1BEG0 INT_L_X22Y114/INT_L.WR1END3->>IMUX_L6 INT_R_X21Y114/INT_R.WL1END0->>IMUX10 INT_R_X23Y114/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X23Y114/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__4_n_7 - 
wires: CLBLL_R_X21Y114/CLBLL_IMUX6 CLBLL_R_X21Y114/CLBLL_L_A1 CLBLL_R_X21Y114/CLBLL_WR1END3 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y114/CLBLM_L_AMUX CLBLM_L_X22Y114/CLBLM_WR1END3 INT_L_X22Y114/LOGIC_OUTS_L16 INT_L_X22Y114/WR1BEG3 INT_R_X21Y114/IMUX6 INT_R_X21Y114/WR1END3 
pips: CLBLL_R_X21Y114/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y114/INT_L.LOGIC_OUTS_L16->>WR1BEG3 INT_R_X21Y114/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[20] - 
wires: CLBLL_R_X21Y113/CLBLL_SW2A2 CLBLL_R_X21Y114/CLBLL_IMUX3 CLBLL_R_X21Y114/CLBLL_L_A2 CLBLM_L_X22Y113/CLBLM_SW2A2 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y114/CLBLM_M_AMUX INT_L_X22Y113/SW2A2 INT_L_X22Y114/LOGIC_OUTS_L20 INT_L_X22Y114/SW2BEG2 INT_R_X21Y113/NL1BEG2 INT_R_X21Y113/SW2END2 INT_R_X21Y114/IMUX3 INT_R_X21Y114/NL1END2 
pips: CLBLL_R_X21Y114/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y114/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y114/INT_L.LOGIC_OUTS_L20->>SW2BEG2 INT_R_X21Y113/INT_R.SW2END2->>NL1BEG2 INT_R_X21Y114/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[21]_i_1_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_EL1BEG3 CLBLL_R_X23Y114/CLBLL_IMUX17 CLBLL_R_X23Y114/CLBLL_LL_B3 CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y114/CLBLL_L_A CLBLL_R_X25Y113/CLBLL_EE2A3 CLBLM_L_X22Y113/CLBLM_IMUX10 CLBLM_L_X22Y113/CLBLM_L_A4 CLBLM_L_X24Y113/CLBLM_EL1BEG3 CLBLM_L_X26Y113/CLBLM_EE2A3 CLBLM_L_X26Y113/CLBLM_IMUX26 CLBLM_L_X26Y113/CLBLM_L_B4 INT_L_X22Y113/IMUX_L10 INT_L_X22Y113/SW2END0 INT_L_X24Y113/EE2BEG3 INT_L_X24Y113/EL1END3 INT_L_X26Y113/EE2END3 INT_L_X26Y113/FAN_ALT1 INT_L_X26Y113/FAN_BOUNCE1 INT_L_X26Y113/IMUX_L26 INT_R_X23Y113/EL1BEG3 INT_R_X23Y113/SW2A0 INT_R_X23Y114/EL1BEG_N3 INT_R_X23Y114/IMUX17 INT_R_X23Y114/LOGIC_OUTS8 INT_R_X23Y114/SW2BEG0 INT_R_X25Y113/EE2A3 VBRK_X60Y118/VBRK_EL1BEG3 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X22Y113/INT_L.SW2END0->>IMUX_L10 INT_L_X24Y113/INT_L.EL1END3->>EE2BEG3 INT_L_X26Y113/INT_L.EE2END3->>FAN_ALT1 INT_L_X26Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y113/INT_L.FAN_BOUNCE1->>IMUX_L26 INT_R_X23Y114/INT_R.LOGIC_OUTS8->>EL1BEG_N3 INT_R_X23Y114/INT_R.LOGIC_OUTS8->>IMUX17 INT_R_X23Y114/INT_R.LOGIC_OUTS8->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[21] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX10 CLBLL_R_X23Y114/CLBLL_LL_BMUX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y114/CLBLL_L_A4 CLBLM_L_X22Y114/CLBLM_BYP4 CLBLM_L_X22Y114/CLBLM_BYP5 CLBLM_L_X22Y114/CLBLM_IMUX13 CLBLM_L_X22Y114/CLBLM_IMUX24 CLBLM_L_X22Y114/CLBLM_L_B6 CLBLM_L_X22Y114/CLBLM_L_BX CLBLM_L_X22Y114/CLBLM_M_B5 CLBLM_L_X22Y114/CLBLM_M_BX INT_L_X22Y113/SR1END3 INT_L_X22Y114/BYP_ALT4 INT_L_X22Y114/BYP_ALT5 INT_L_X22Y114/BYP_BOUNCE4 INT_L_X22Y114/BYP_L4 INT_L_X22Y114/BYP_L5 INT_L_X22Y114/IMUX_L13 INT_L_X22Y114/IMUX_L24 INT_L_X22Y114/SR1BEG3 INT_L_X22Y114/SR1BEG_S0 INT_L_X22Y114/SR1END_N3_3 INT_L_X22Y114/WL1END2 INT_L_X22Y114/WR1END_S1_0 INT_L_X22Y115/WR1END0 INT_R_X23Y114/IMUX10 INT_R_X23Y114/LOGIC_OUTS21 INT_R_X23Y114/SR1BEG_S0 INT_R_X23Y114/WL1BEG2 INT_R_X23Y114/WR1BEG_S0 INT_R_X23Y115/WR1BEG0 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X22Y114/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y114/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y114/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y114/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y114/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y114/INT_L.SR1END_N3_3->>IMUX_L24 INT_L_X22Y114/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y114/INT_L.WL1END2->>SR1BEG3 INT_L_X22Y114/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y114/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X23Y114/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y114/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X23Y114/INT_R.SR1BEG_S0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__4_n_6 - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX6 CLBLL_R_X23Y114/CLBLL_L_A1 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y114/CLBLM_L_BMUX INT_L_X22Y114/LOGIC_OUTS_L17 INT_L_X22Y114/NE2BEG3 INT_L_X22Y115/NE2A3 INT_R_X23Y114/IMUX6 INT_R_X23Y114/SL1END3 INT_R_X23Y115/NE2END3 INT_R_X23Y115/SL1BEG3 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y114/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y114/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X23Y114/INT_R.SL1END3->>IMUX6 INT_R_X23Y115/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[21] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX0 CLBLL_R_X23Y114/CLBLL_L_A3 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y114/CLBLM_M_BMUX INT_L_X22Y114/ER1BEG_S0 INT_L_X22Y114/LOGIC_OUTS_L21 INT_L_X22Y115/ER1BEG0 INT_R_X23Y114/IMUX0 INT_R_X23Y114/SL1END0 INT_R_X23Y115/ER1END0 INT_R_X23Y115/SL1BEG0 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X22Y114/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y114/INT_L.LOGIC_OUTS_L21->>ER1BEG_S0 INT_R_X23Y114/INT_R.SL1END0->>IMUX0 INT_R_X23Y115/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[22]_i_1_n_0 - 
wires: CLBLL_R_X23Y114/CLBLL_BYP0 CLBLL_R_X23Y114/CLBLL_EE2BEG1 CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y114/CLBLL_L_AX CLBLL_R_X23Y114/CLBLL_L_B CLBLL_R_X25Y114/CLBLL_EL1BEG0 CLBLL_R_X27Y113/CLBLL_WW2A0 CLBLL_R_X27Y114/CLBLL_EL1BEG0 CLBLM_L_X24Y114/CLBLM_EE2BEG1 CLBLM_L_X26Y113/CLBLM_IMUX33 CLBLM_L_X26Y113/CLBLM_L_C1 CLBLM_L_X26Y114/CLBLM_EL1BEG0 CLBLM_L_X28Y113/CLBLM_WW2A0 CLBLM_L_X28Y114/CLBLM_EL1BEG0 CLBLM_L_X28Y114/CLBLM_IMUX9 CLBLM_L_X28Y114/CLBLM_L_A5 INT_L_X24Y114/EE2A1 INT_L_X26Y113/EL1END_S3_0 INT_L_X26Y113/IMUX_L33 INT_L_X26Y113/WW2END0 INT_L_X26Y114/EL1END0 INT_L_X26Y114/ER1BEG1 INT_L_X28Y113/EL1END_S3_0 INT_L_X28Y113/SL1END0 INT_L_X28Y113/WW2BEG0 INT_L_X28Y114/EL1END0 INT_L_X28Y114/IMUX_L9 INT_L_X28Y114/SL1BEG0 INT_R_X23Y113/FAN_BOUNCE_S3_2 INT_R_X23Y114/BYP0 INT_R_X23Y114/BYP_ALT0 INT_R_X23Y114/EE2BEG1 INT_R_X23Y114/FAN_ALT2 INT_R_X23Y114/FAN_BOUNCE2 INT_R_X23Y114/LOGIC_OUTS9 INT_R_X25Y114/EE2END1 INT_R_X25Y114/EL1BEG0 INT_R_X27Y113/WW2A0 INT_R_X27Y114/EL1BEG0 INT_R_X27Y114/ER1END1 VBRK_X60Y119/VBRK_EE2BEG1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X26Y113/INT_L.WW2END0->>IMUX_L33 INT_L_X26Y114/INT_L.EL1END0->>ER1BEG1 INT_L_X28Y113/INT_L.SL1END0->>WW2BEG0 INT_L_X28Y114/INT_L.EL1END0->>IMUX_L9 INT_L_X28Y114/INT_L.EL1END0->>SL1BEG0 INT_R_X23Y114/INT_R.BYP_ALT0->>BYP0 INT_R_X23Y114/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y114/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X23Y114/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X23Y114/INT_R.LOGIC_OUTS9->>FAN_ALT2 INT_R_X25Y114/INT_R.EE2END1->>EL1BEG0 INT_R_X27Y114/INT_R.ER1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[22] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX16 CLBLL_R_X23Y114/CLBLL_LL_CMUX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y114/CLBLL_L_B3 CLBLM_L_X22Y114/CLBLM_BYP2 CLBLM_L_X22Y114/CLBLM_BYP3 CLBLM_L_X22Y114/CLBLM_IMUX22 CLBLM_L_X22Y114/CLBLM_IMUX34 CLBLM_L_X22Y114/CLBLM_L_C6 CLBLM_L_X22Y114/CLBLM_L_CX CLBLM_L_X22Y114/CLBLM_M_C3 CLBLM_L_X22Y114/CLBLM_M_CX INT_L_X22Y113/WL1END3 INT_L_X22Y114/BYP_ALT2 INT_L_X22Y114/BYP_ALT3 INT_L_X22Y114/BYP_L2 INT_L_X22Y114/BYP_L3 INT_L_X22Y114/FAN_ALT1 INT_L_X22Y114/FAN_BOUNCE1 INT_L_X22Y114/IMUX_L22 INT_L_X22Y114/IMUX_L34 INT_L_X22Y114/NL1BEG_N3 INT_L_X22Y114/WL1END_N1_3 INT_L_X22Y114/WR1END1 INT_R_X23Y113/WL1BEG3 INT_R_X23Y114/IMUX16 INT_R_X23Y114/LOGIC_OUTS22 INT_R_X23Y114/WL1BEG_N3 INT_R_X23Y114/WR1BEG1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y114/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y114/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y114/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y114/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y114/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y114/INT_L.NL1BEG_N3->>IMUX_L22 INT_L_X22Y114/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y114/INT_L.WR1END1->>IMUX_L34 INT_R_X23Y114/INT_R.LOGIC_OUTS22->>IMUX16 INT_R_X23Y114/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y114/INT_R.LOGIC_OUTS22->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__4_n_5 - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX19 CLBLL_R_X23Y114/CLBLL_L_B2 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y114/CLBLM_L_CMUX INT_L_X22Y114/ER1BEG1 INT_L_X22Y114/LOGIC_OUTS_L18 INT_R_X23Y114/ER1END1 INT_R_X23Y114/IMUX19 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y114/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y114/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y114/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[22] - 
wires: CLBLL_R_X21Y113/CLBLL_WL1END3 CLBLL_R_X21Y114/CLBLL_EE2BEG3 CLBLL_R_X23Y114/CLBLL_IMUX14 CLBLL_R_X23Y114/CLBLL_L_B1 CLBLM_L_X22Y113/CLBLM_WL1END3 CLBLM_L_X22Y114/CLBLM_EE2BEG3 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y114/CLBLM_M_CMUX INT_L_X22Y113/WL1BEG3 INT_L_X22Y114/EE2A3 INT_L_X22Y114/LOGIC_OUTS_L22 INT_L_X22Y114/WL1BEG_N3 INT_R_X21Y113/WL1END3 INT_R_X21Y114/EE2BEG3 INT_R_X21Y114/NL1BEG_N3 INT_R_X21Y114/WL1END_N1_3 INT_R_X23Y114/EE2END3 INT_R_X23Y114/IMUX14 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y114/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y114/INT_L.LOGIC_OUTS_L22->>WL1BEG_N3 INT_R_X21Y114/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X21Y114/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y114/INT_R.EE2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[23]_i_1_n_0 - 
wires: CLBLL_R_X23Y114/CLBLL_BYP5 CLBLL_R_X23Y114/CLBLL_EE2BEG2 CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y114/CLBLL_L_BX CLBLL_R_X23Y114/CLBLL_L_C CLBLL_R_X25Y114/CLBLL_IMUX3 CLBLL_R_X25Y114/CLBLL_L_A2 CLBLM_L_X22Y114/CLBLM_IMUX3 CLBLM_L_X22Y114/CLBLM_L_A2 CLBLM_L_X24Y114/CLBLM_EE2BEG2 INT_L_X22Y113/NL1BEG2 INT_L_X22Y113/SW2END2 INT_L_X22Y114/IMUX_L3 INT_L_X22Y114/NL1END2 INT_L_X24Y114/EE2A2 INT_R_X23Y113/SW2A2 INT_R_X23Y114/BYP5 INT_R_X23Y114/BYP_ALT5 INT_R_X23Y114/EE2BEG2 INT_R_X23Y114/FAN_ALT5 INT_R_X23Y114/FAN_BOUNCE5 INT_R_X23Y114/LOGIC_OUTS10 INT_R_X23Y114/SW2BEG2 INT_R_X25Y114/EE2END2 INT_R_X25Y114/FAN_ALT5 INT_R_X25Y114/FAN_BOUNCE5 INT_R_X25Y114/IMUX3 VBRK_X60Y119/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y113/INT_L.SW2END2->>NL1BEG2 INT_L_X22Y114/INT_L.NL1END2->>IMUX_L3 INT_R_X23Y114/INT_R.BYP_ALT5->>BYP5 INT_R_X23Y114/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y114/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X23Y114/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X23Y114/INT_R.LOGIC_OUTS10->>FAN_ALT5 INT_R_X23Y114/INT_R.LOGIC_OUTS10->>SW2BEG2 INT_R_X25Y114/INT_R.EE2END2->>FAN_ALT5 INT_R_X25Y114/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y114/INT_R.FAN_BOUNCE5->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[23] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX30 CLBLL_R_X23Y114/CLBLL_LL_DMUX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y114/CLBLL_L_C5 CLBLM_L_X22Y114/CLBLM_BYP6 CLBLM_L_X22Y114/CLBLM_BYP7 CLBLM_L_X22Y114/CLBLM_IMUX42 CLBLM_L_X22Y114/CLBLM_IMUX43 CLBLM_L_X22Y114/CLBLM_L_D6 CLBLM_L_X22Y114/CLBLM_L_DX CLBLM_L_X22Y114/CLBLM_M_D6 CLBLM_L_X22Y114/CLBLM_M_DX INT_L_X22Y113/NL1BEG1 INT_L_X22Y113/SW2END1 INT_L_X22Y114/BYP_ALT6 INT_L_X22Y114/BYP_ALT7 INT_L_X22Y114/BYP_BOUNCE6 INT_L_X22Y114/BYP_L6 INT_L_X22Y114/BYP_L7 INT_L_X22Y114/IMUX_L42 INT_L_X22Y114/IMUX_L43 INT_L_X22Y114/NL1END1 INT_L_X22Y114/SR1END1 INT_L_X22Y114/SR1END2 INT_L_X22Y115/BYP_BOUNCE_N3_6 INT_L_X22Y115/NW2END1 INT_L_X22Y115/SR1BEG1 INT_L_X22Y115/SR1BEG2 INT_L_X22Y115/WR1END2 INT_R_X23Y113/SW2A1 INT_R_X23Y114/FAN_BOUNCE_S3_2 INT_R_X23Y114/IMUX30 INT_R_X23Y114/LOGIC_OUTS23 INT_R_X23Y114/NR1BEG1 INT_R_X23Y114/NW2BEG1 INT_R_X23Y114/SW2BEG1 INT_R_X23Y115/FAN_ALT2 INT_R_X23Y115/FAN_BOUNCE2 INT_R_X23Y115/NR1END1 INT_R_X23Y115/NW2A1 INT_R_X23Y115/WR1BEG2 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y114/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y113/INT_L.SW2END1->>NL1BEG1 INT_L_X22Y114/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X22Y114/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y114/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y114/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X22Y114/INT_L.NL1END1->>IMUX_L42 INT_L_X22Y114/INT_L.SR1END1->>IMUX_L43 INT_L_X22Y114/INT_L.SR1END2->>BYP_ALT6 INT_L_X22Y115/INT_L.NW2END1->>SR1BEG1 INT_L_X22Y115/INT_L.WR1END2->>SR1BEG2 INT_R_X23Y114/INT_R.FAN_BOUNCE_S3_2->>IMUX30 INT_R_X23Y114/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X23Y114/INT_R.LOGIC_OUTS23->>NW2BEG1 INT_R_X23Y114/INT_R.LOGIC_OUTS23->>SW2BEG1 INT_R_X23Y115/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X23Y115/INT_R.NR1END1->>FAN_ALT2 INT_R_X23Y115/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__4_n_4 - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX20 CLBLL_R_X23Y114/CLBLL_L_C2 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y114/CLBLM_L_DMUX INT_L_X22Y114/ER1BEG2 INT_L_X22Y114/LOGIC_OUTS_L19 INT_R_X23Y114/ER1END2 INT_R_X23Y114/FAN_ALT1 INT_R_X23Y114/FAN_BOUNCE1 INT_R_X23Y114/IMUX20 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y114/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y114/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X23Y114/INT_R.ER1END2->>FAN_ALT1 INT_R_X23Y114/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y114/INT_R.FAN_BOUNCE1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[23] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX34 CLBLL_R_X23Y114/CLBLL_L_C6 CLBLM_L_X22Y114/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y114/CLBLM_M_DMUX INT_L_X22Y114/LOGIC_OUTS_L23 INT_L_X22Y114/NE2BEG1 INT_L_X22Y115/NE2A1 INT_R_X23Y114/IMUX34 INT_R_X23Y114/SL1END1 INT_R_X23Y115/NE2END1 INT_R_X23Y115/SL1BEG1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y114/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y114/INT_L.LOGIC_OUTS_L23->>NE2BEG1 INT_R_X23Y114/INT_R.SL1END1->>IMUX34 INT_R_X23Y115/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[24]_i_1_n_0 - 
wires: CLBLL_R_X23Y114/CLBLL_SE2A0 CLBLL_R_X23Y115/CLBLL_IMUX1 CLBLL_R_X23Y115/CLBLL_LL_A3 CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y115/CLBLL_L_A CLBLL_R_X25Y114/CLBLL_EE2A0 CLBLL_R_X25Y114/CLBLL_IMUX26 CLBLL_R_X25Y114/CLBLL_L_B4 CLBLL_R_X25Y114/CLBLL_WR1END1 CLBLM_L_X24Y114/CLBLM_SE2A0 CLBLM_L_X26Y114/CLBLM_EE2A0 CLBLM_L_X26Y114/CLBLM_WR1END1 INT_L_X24Y114/EE2BEG0 INT_L_X24Y114/SE2END0 INT_L_X26Y114/EE2END0 INT_L_X26Y114/WR1BEG1 INT_R_X23Y114/SE2A0 INT_R_X23Y115/IMUX1 INT_R_X23Y115/LOGIC_OUTS8 INT_R_X23Y115/SE2BEG0 INT_R_X25Y114/EE2A0 INT_R_X25Y114/IMUX26 INT_R_X25Y114/WR1END1 VBRK_X60Y119/VBRK_SE2A0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y115/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 INT_L_X24Y114/INT_L.SE2END0->>EE2BEG0 INT_L_X26Y114/INT_L.EE2END0->>WR1BEG1 INT_R_X23Y115/INT_R.LOGIC_OUTS8->>IMUX1 INT_R_X23Y115/INT_R.LOGIC_OUTS8->>SE2BEG0 INT_R_X25Y114/INT_R.WR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[24] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX6 CLBLL_R_X23Y115/CLBLL_LL_AMUX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y115/CLBLL_L_A1 CLBLM_L_X22Y115/CLBLM_BYP0 CLBLM_L_X22Y115/CLBLM_BYP1 CLBLM_L_X22Y115/CLBLM_IMUX4 CLBLM_L_X22Y115/CLBLM_IMUX9 CLBLM_L_X22Y115/CLBLM_L_A5 CLBLM_L_X22Y115/CLBLM_L_AX CLBLM_L_X22Y115/CLBLM_M_A6 CLBLM_L_X22Y115/CLBLM_M_AX INT_L_X22Y114/FAN_BOUNCE_S3_2 INT_L_X22Y114/FAN_BOUNCE_S3_6 INT_L_X22Y115/BYP_ALT0 INT_L_X22Y115/BYP_ALT1 INT_L_X22Y115/BYP_L0 INT_L_X22Y115/BYP_L1 INT_L_X22Y115/FAN_ALT2 INT_L_X22Y115/FAN_ALT6 INT_L_X22Y115/FAN_BOUNCE2 INT_L_X22Y115/FAN_BOUNCE6 INT_L_X22Y115/IMUX_L4 INT_L_X22Y115/IMUX_L9 INT_L_X22Y115/WL1END1 INT_R_X23Y115/BYP_ALT2 INT_R_X23Y115/BYP_BOUNCE2 INT_R_X23Y115/IMUX6 INT_R_X23Y115/LOGIC_OUTS20 INT_R_X23Y115/WL1BEG1 INT_R_X23Y116/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y115/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y115/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y115/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X22Y115/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y115/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X22Y115/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X22Y115/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X22Y115/INT_L.WL1END1->>FAN_ALT6 INT_L_X22Y115/INT_L.WL1END1->>IMUX_L4 INT_R_X23Y115/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y115/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X23Y115/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X23Y115/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__5_n_7 - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX3 CLBLL_R_X23Y115/CLBLL_L_A2 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y115/CLBLM_L_AMUX INT_L_X22Y115/EL1BEG1 INT_L_X22Y115/LOGIC_OUTS_L16 INT_R_X23Y115/EL1END1 INT_R_X23Y115/IMUX3 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y115/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X23Y115/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[24] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX5 CLBLL_R_X23Y115/CLBLL_L_A6 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y115/CLBLM_M_AMUX INT_L_X22Y114/SE2A2 INT_L_X22Y115/LOGIC_OUTS_L20 INT_L_X22Y115/SE2BEG2 INT_R_X23Y114/NR1BEG2 INT_R_X23Y114/SE2END2 INT_R_X23Y115/IMUX5 INT_R_X23Y115/NR1END2 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y115/INT_L.LOGIC_OUTS_L20->>SE2BEG2 INT_R_X23Y114/INT_R.SE2END2->>NR1BEG2 INT_R_X23Y115/INT_R.NR1END2->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[25]_i_1_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_WW2END2 CLBLL_R_X23Y114/CLBLL_BYP2 CLBLL_R_X23Y114/CLBLL_L_CX CLBLL_R_X23Y114/CLBLL_SE2A1 CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y115/CLBLL_L_B CLBLL_R_X25Y114/CLBLL_IMUX21 CLBLL_R_X25Y114/CLBLL_L_C4 CLBLM_L_X24Y113/CLBLM_WW2END2 CLBLM_L_X24Y114/CLBLM_SE2A1 INT_L_X24Y113/WW2A2 INT_L_X24Y114/ER1BEG2 INT_L_X24Y114/SE2END1 INT_R_X23Y113/NL1BEG2 INT_R_X23Y113/WW2END2 INT_R_X23Y114/BYP2 INT_R_X23Y114/BYP_ALT2 INT_R_X23Y114/NL1END2 INT_R_X23Y114/SE2A1 INT_R_X23Y115/LOGIC_OUTS9 INT_R_X23Y115/SE2BEG1 INT_R_X25Y113/SL1END2 INT_R_X25Y113/WW2BEG2 INT_R_X25Y114/ER1END2 INT_R_X25Y114/IMUX21 INT_R_X25Y114/SL1BEG2 VBRK_X60Y118/VBRK_WW2END2 VBRK_X60Y119/VBRK_SE2A1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X23Y115/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 INT_L_X24Y114/INT_L.SE2END1->>ER1BEG2 INT_R_X23Y113/INT_R.WW2END2->>NL1BEG2 INT_R_X23Y114/INT_R.BYP_ALT2->>BYP2 INT_R_X23Y114/INT_R.NL1END2->>BYP_ALT2 INT_R_X23Y115/INT_R.LOGIC_OUTS9->>SE2BEG1 INT_R_X25Y113/INT_R.SL1END2->>WW2BEG2 INT_R_X25Y114/INT_R.ER1END2->>IMUX21 INT_R_X25Y114/INT_R.ER1END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[25] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX16 CLBLL_R_X23Y115/CLBLL_LL_BMUX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y115/CLBLL_L_B3 CLBLM_L_X22Y115/CLBLM_BYP4 CLBLM_L_X22Y115/CLBLM_BYP5 CLBLM_L_X22Y115/CLBLM_IMUX12 CLBLM_L_X22Y115/CLBLM_IMUX13 CLBLM_L_X22Y115/CLBLM_L_B6 CLBLM_L_X22Y115/CLBLM_L_BX CLBLM_L_X22Y115/CLBLM_M_B6 CLBLM_L_X22Y115/CLBLM_M_BX INT_L_X22Y114/SE2A0 INT_L_X22Y115/BYP_ALT4 INT_L_X22Y115/BYP_ALT5 INT_L_X22Y115/BYP_BOUNCE4 INT_L_X22Y115/BYP_L4 INT_L_X22Y115/BYP_L5 INT_L_X22Y115/IMUX_L12 INT_L_X22Y115/IMUX_L13 INT_L_X22Y115/SE2BEG0 INT_L_X22Y115/SR1BEG_S0 INT_L_X22Y115/WL1END2 INT_L_X22Y115/WR1END_S1_0 INT_L_X22Y116/WR1END0 INT_R_X23Y114/NR1BEG0 INT_R_X23Y114/SE2END0 INT_R_X23Y115/IMUX16 INT_R_X23Y115/LOGIC_OUTS21 INT_R_X23Y115/NR1END0 INT_R_X23Y115/WL1BEG2 INT_R_X23Y115/WR1BEG_S0 INT_R_X23Y116/WR1BEG0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y115/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y115/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y115/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y115/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y115/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y115/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y115/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X22Y115/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y115/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y114/INT_R.SE2END0->>NR1BEG0 INT_R_X23Y115/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y115/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X23Y115/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__5_n_6 - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX14 CLBLL_R_X23Y115/CLBLL_L_B1 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y115/CLBLM_L_BMUX INT_L_X22Y115/LOGIC_OUTS_L17 INT_L_X22Y115/NE2BEG3 INT_L_X22Y116/NE2A3 INT_R_X23Y115/IMUX14 INT_R_X23Y115/SL1END3 INT_R_X23Y116/NE2END3 INT_R_X23Y116/SL1BEG3 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y115/INT_L.LOGIC_OUTS_L17->>NE2BEG3 INT_R_X23Y115/INT_R.SL1END3->>IMUX14 INT_R_X23Y116/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[25] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX13 CLBLL_R_X23Y115/CLBLL_L_B6 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y115/CLBLM_M_BMUX INT_L_X22Y115/EL1BEG2 INT_L_X22Y115/LOGIC_OUTS_L21 INT_R_X23Y115/EL1END2 INT_R_X23Y115/IMUX13 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y115/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X23Y115/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[26]_i_1_n_0 - 
wires: CLBLL_R_X23Y114/CLBLL_BYP7 CLBLL_R_X23Y114/CLBLL_L_DX CLBLL_R_X23Y115/CLBLL_EL1BEG1 CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y115/CLBLL_L_C CLBLL_R_X25Y115/CLBLL_EE2A1 CLBLM_L_X24Y115/CLBLM_EL1BEG1 CLBLM_L_X26Y115/CLBLM_EE2A1 CLBLM_L_X26Y115/CLBLM_IMUX10 CLBLM_L_X26Y115/CLBLM_L_A4 INT_L_X24Y115/EE2BEG1 INT_L_X24Y115/EL1END1 INT_L_X26Y115/EE2END1 INT_L_X26Y115/IMUX_L10 INT_R_X23Y114/BYP7 INT_R_X23Y114/BYP_ALT7 INT_R_X23Y114/SR1END3 INT_R_X23Y115/EL1BEG1 INT_R_X23Y115/LOGIC_OUTS10 INT_R_X23Y115/SR1BEG3 INT_R_X23Y115/SR1END_N3_3 INT_R_X25Y115/EE2A1 VBRK_X60Y120/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X23Y115/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X24Y115/INT_L.EL1END1->>EE2BEG1 INT_L_X26Y115/INT_L.EE2END1->>IMUX_L10 INT_R_X23Y114/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y114/INT_R.SR1END3->>BYP_ALT7 INT_R_X23Y115/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X23Y115/INT_R.LOGIC_OUTS10->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[26] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX30 CLBLL_R_X23Y115/CLBLL_LL_CMUX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y115/CLBLL_L_C5 CLBLM_L_X22Y115/CLBLM_BYP2 CLBLM_L_X22Y115/CLBLM_BYP3 CLBLM_L_X22Y115/CLBLM_IMUX34 CLBLM_L_X22Y115/CLBLM_IMUX35 CLBLM_L_X22Y115/CLBLM_L_C6 CLBLM_L_X22Y115/CLBLM_L_CX CLBLM_L_X22Y115/CLBLM_M_C6 CLBLM_L_X22Y115/CLBLM_M_CX INT_L_X22Y114/WL1END3 INT_L_X22Y115/BYP_ALT2 INT_L_X22Y115/BYP_ALT3 INT_L_X22Y115/BYP_L2 INT_L_X22Y115/BYP_L3 INT_L_X22Y115/FAN_ALT1 INT_L_X22Y115/FAN_ALT5 INT_L_X22Y115/FAN_BOUNCE1 INT_L_X22Y115/FAN_BOUNCE5 INT_L_X22Y115/IMUX_L34 INT_L_X22Y115/IMUX_L35 INT_L_X22Y115/NL1BEG_N3 INT_L_X22Y115/WL1END_N1_3 INT_L_X22Y115/WR1END1 INT_R_X23Y114/WL1BEG3 INT_R_X23Y115/IMUX30 INT_R_X23Y115/LOGIC_OUTS22 INT_R_X23Y115/NL1BEG_N3 INT_R_X23Y115/WL1BEG_N3 INT_R_X23Y115/WR1BEG1 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y115/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y115/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y115/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y115/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y115/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y115/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y115/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y115/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y115/INT_L.WR1END1->>IMUX_L34 INT_R_X23Y115/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y115/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y115/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_R_X23Y115/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__5_n_5 - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX34 CLBLL_R_X23Y115/CLBLL_L_C6 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y115/CLBLM_L_CMUX INT_L_X22Y115/ER1BEG1 INT_L_X22Y115/LOGIC_OUTS_L18 INT_R_X23Y115/ER1END1 INT_R_X23Y115/IMUX34 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y115/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y115/INT_R.ER1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[26] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX23 CLBLL_R_X23Y115/CLBLL_L_C3 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y115/CLBLM_M_CMUX INT_L_X22Y115/EL1BEG3 INT_L_X22Y115/LOGIC_OUTS_L22 INT_L_X22Y115/NR1BEG0 INT_L_X22Y116/EL1BEG_N3 INT_L_X22Y116/NR1END0 INT_R_X23Y115/EL1END3 INT_R_X23Y115/IMUX23 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X22Y115/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y115/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X22Y116/INT_L.NR1END0->>EL1BEG_N3 INT_R_X23Y115/INT_R.EL1END3->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[27]_i_1_n_0 - 
wires: CLBLL_R_X23Y115/CLBLL_EL1BEG0 CLBLL_R_X23Y115/CLBLL_IMUX18 CLBLL_R_X23Y115/CLBLL_LL_B2 CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS19 CLBLL_R_X23Y115/CLBLL_L_D CLBLL_R_X23Y115/CLBLL_L_DMUX CLBLL_R_X25Y115/CLBLL_EE2A0 CLBLM_L_X24Y115/CLBLM_EL1BEG0 CLBLM_L_X26Y115/CLBLM_EE2A0 CLBLM_L_X26Y115/CLBLM_IMUX16 CLBLM_L_X26Y115/CLBLM_L_B3 INT_L_X24Y114/EL1END_S3_0 INT_L_X24Y115/EE2BEG0 INT_L_X24Y115/EL1END0 INT_L_X26Y115/EE2END0 INT_L_X26Y115/IMUX_L16 INT_R_X23Y115/EL1BEG0 INT_R_X23Y115/IMUX18 INT_R_X23Y115/LOGIC_OUTS19 INT_R_X25Y115/EE2A0 VBRK_X60Y120/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y115/CLBLL_R.CLBLL_L_D->>CLBLL_L_DMUX CLBLL_R_X23Y115/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X24Y115/INT_L.EL1END0->>EE2BEG0 INT_L_X26Y115/INT_L.EE2END0->>IMUX_L16 INT_R_X23Y115/INT_R.LOGIC_OUTS19->>EL1BEG0 INT_R_X23Y115/INT_R.LOGIC_OUTS19->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[27] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX39 CLBLL_R_X23Y115/CLBLL_LL_DMUX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y115/CLBLL_L_D3 CLBLM_L_X22Y115/CLBLM_BYP6 CLBLM_L_X22Y115/CLBLM_BYP7 CLBLM_L_X22Y115/CLBLM_IMUX39 CLBLM_L_X22Y115/CLBLM_IMUX47 CLBLM_L_X22Y115/CLBLM_L_D3 CLBLM_L_X22Y115/CLBLM_L_DX CLBLM_L_X22Y115/CLBLM_M_D5 CLBLM_L_X22Y115/CLBLM_M_DX INT_L_X22Y115/BYP_ALT6 INT_L_X22Y115/BYP_ALT7 INT_L_X22Y115/BYP_L6 INT_L_X22Y115/BYP_L7 INT_L_X22Y115/FAN_BOUNCE_S3_0 INT_L_X22Y115/IMUX_L39 INT_L_X22Y115/IMUX_L47 INT_L_X22Y115/NL1BEG0 INT_L_X22Y115/NL1END_S3_0 INT_L_X22Y115/WL1END0 INT_L_X22Y116/FAN_ALT0 INT_L_X22Y116/FAN_BOUNCE0 INT_L_X22Y116/NL1END0 INT_R_X23Y115/BYP_ALT5 INT_R_X23Y115/BYP_BOUNCE5 INT_R_X23Y115/IMUX39 INT_R_X23Y115/LOGIC_OUTS23 INT_R_X23Y115/WL1BEG0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y115/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y115/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y115/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y115/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y115/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y115/INT_L.NL1END_S3_0->>IMUX_L39 INT_L_X22Y115/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X22Y115/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y116/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y116/INT_L.NL1END0->>FAN_ALT0 INT_R_X23Y115/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y115/INT_R.BYP_BOUNCE5->>IMUX39 INT_R_X23Y115/INT_R.LOGIC_OUTS23->>BYP_ALT5 INT_R_X23Y115/INT_R.LOGIC_OUTS23->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__5_n_4 - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX37 CLBLL_R_X23Y115/CLBLL_L_D4 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y115/CLBLM_L_DMUX INT_L_X22Y115/ER1BEG2 INT_L_X22Y115/LOGIC_OUTS_L19 INT_R_X23Y115/ER1END2 INT_R_X23Y115/IMUX37 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X22Y115/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y115/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X23Y115/INT_R.ER1END2->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[27] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX42 CLBLL_R_X23Y115/CLBLL_L_D6 CLBLM_L_X22Y115/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y115/CLBLM_M_DMUX INT_L_X22Y115/LOGIC_OUTS_L23 INT_L_X22Y115/NE2BEG1 INT_L_X22Y116/NE2A1 INT_R_X23Y115/IMUX42 INT_R_X23Y115/SL1END1 INT_R_X23Y116/NE2END1 INT_R_X23Y116/SL1BEG1 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X22Y115/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y115/INT_L.LOGIC_OUTS_L23->>NE2BEG1 INT_R_X23Y115/INT_R.SL1END1->>IMUX42 INT_R_X23Y116/INT_R.NE2END1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[28]_i_1_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_EE2BEG0 CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y116/CLBLL_L_A CLBLL_R_X25Y115/CLBLL_BYP1 CLBLL_R_X25Y115/CLBLL_EL1BEG3 CLBLL_R_X25Y115/CLBLL_LL_AX CLBLM_L_X24Y116/CLBLM_EE2BEG0 CLBLM_L_X26Y115/CLBLM_EL1BEG3 CLBLM_L_X26Y115/CLBLM_IMUX30 CLBLM_L_X26Y115/CLBLM_L_C5 INT_L_X24Y116/EE2A0 INT_L_X26Y115/EL1END3 INT_L_X26Y115/IMUX_L30 INT_R_X23Y116/EE2BEG0 INT_R_X23Y116/LOGIC_OUTS8 INT_R_X25Y115/BYP1 INT_R_X25Y115/BYP_ALT1 INT_R_X25Y115/EL1BEG3 INT_R_X25Y115/SL1END0 INT_R_X25Y116/EE2END0 INT_R_X25Y116/EL1BEG_N3 INT_R_X25Y116/SL1BEG0 VBRK_X60Y121/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLL_R_X25Y115/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X26Y115/INT_L.EL1END3->>IMUX_L30 INT_R_X23Y116/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X25Y115/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y115/INT_R.SL1END0->>BYP_ALT1 INT_R_X25Y116/INT_R.EE2END0->>EL1BEG_N3 INT_R_X25Y116/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[28] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX0 CLBLL_R_X23Y116/CLBLL_LL_AMUX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y116/CLBLL_L_A3 CLBLM_L_X22Y116/CLBLM_BYP0 CLBLM_L_X22Y116/CLBLM_BYP1 CLBLM_L_X22Y116/CLBLM_IMUX4 CLBLM_L_X22Y116/CLBLM_IMUX9 CLBLM_L_X22Y116/CLBLM_L_A5 CLBLM_L_X22Y116/CLBLM_L_AX CLBLM_L_X22Y116/CLBLM_M_A6 CLBLM_L_X22Y116/CLBLM_M_AX INT_L_X22Y115/FAN_BOUNCE_S3_2 INT_L_X22Y115/FAN_BOUNCE_S3_6 INT_L_X22Y116/BYP_ALT0 INT_L_X22Y116/BYP_ALT1 INT_L_X22Y116/BYP_L0 INT_L_X22Y116/BYP_L1 INT_L_X22Y116/FAN_ALT2 INT_L_X22Y116/FAN_ALT6 INT_L_X22Y116/FAN_BOUNCE2 INT_L_X22Y116/FAN_BOUNCE6 INT_L_X22Y116/IMUX_L4 INT_L_X22Y116/IMUX_L9 INT_L_X22Y116/WL1END1 INT_R_X23Y116/FAN_ALT7 INT_R_X23Y116/FAN_BOUNCE7 INT_R_X23Y116/IMUX0 INT_R_X23Y116/LOGIC_OUTS20 INT_R_X23Y116/WL1BEG1 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X23Y116/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X22Y116/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y116/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y116/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y116/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X22Y116/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y116/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X22Y116/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X22Y116/INT_L.FAN_BOUNCE6->>IMUX_L9 INT_L_X22Y116/INT_L.WL1END1->>FAN_ALT6 INT_L_X22Y116/INT_L.WL1END1->>IMUX_L4 INT_R_X23Y116/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X23Y116/INT_R.FAN_BOUNCE7->>IMUX0 INT_R_X23Y116/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X23Y116/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__6_n_7 - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX3 CLBLL_R_X23Y116/CLBLL_L_A2 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y116/CLBLM_L_AMUX INT_L_X22Y116/ER1BEG3 INT_L_X22Y116/LOGIC_OUTS_L16 INT_R_X23Y116/ER1END3 INT_R_X23Y116/FAN_ALT3 INT_R_X23Y116/FAN_BOUNCE3 INT_R_X23Y116/IMUX3 INT_R_X23Y117/ER1END_N3_3 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y116/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y116/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X23Y116/INT_R.ER1END3->>FAN_ALT3 INT_R_X23Y116/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y116/INT_R.FAN_BOUNCE3->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[28] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX10 CLBLL_R_X23Y116/CLBLL_L_A4 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y116/CLBLM_M_AMUX INT_L_X22Y116/EL1BEG1 INT_L_X22Y116/LOGIC_OUTS_L20 INT_R_X23Y116/EL1END1 INT_R_X23Y116/IMUX10 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y116/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y116/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X23Y116/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[29]_i_1_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_EL1BEG0 CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y116/CLBLL_L_B CLBLL_R_X25Y116/CLBLL_EE2A0 CLBLM_L_X24Y116/CLBLM_EL1BEG0 CLBLM_L_X26Y116/CLBLM_BYP0 CLBLM_L_X26Y116/CLBLM_EE2A0 CLBLM_L_X26Y116/CLBLM_IMUX1 CLBLM_L_X26Y116/CLBLM_L_AX CLBLM_L_X26Y116/CLBLM_M_A3 INT_L_X24Y115/EL1END_S3_0 INT_L_X24Y116/EE2BEG0 INT_L_X24Y116/EL1END0 INT_L_X26Y116/BYP_ALT0 INT_L_X26Y116/BYP_L0 INT_L_X26Y116/EE2END0 INT_L_X26Y116/IMUX_L1 INT_R_X23Y116/EL1BEG0 INT_R_X23Y116/LOGIC_OUTS9 INT_R_X25Y116/EE2A0 VBRK_X60Y121/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLM_L_X26Y116/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y116/INT_L.EL1END0->>EE2BEG0 INT_L_X26Y116/INT_L.BYP_ALT0->>BYP_L0 INT_L_X26Y116/INT_L.EE2END0->>BYP_ALT0 INT_L_X26Y116/INT_L.EE2END0->>IMUX_L1 INT_R_X23Y116/INT_R.LOGIC_OUTS9->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[29] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX26 CLBLL_R_X23Y116/CLBLL_LL_BMUX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y116/CLBLL_L_B4 CLBLM_L_X22Y116/CLBLM_BYP4 CLBLM_L_X22Y116/CLBLM_BYP5 CLBLM_L_X22Y116/CLBLM_IMUX12 CLBLM_L_X22Y116/CLBLM_IMUX13 CLBLM_L_X22Y116/CLBLM_L_B6 CLBLM_L_X22Y116/CLBLM_L_BX CLBLM_L_X22Y116/CLBLM_M_B6 CLBLM_L_X22Y116/CLBLM_M_BX INT_L_X22Y116/BYP_ALT4 INT_L_X22Y116/BYP_ALT5 INT_L_X22Y116/BYP_BOUNCE4 INT_L_X22Y116/BYP_L4 INT_L_X22Y116/BYP_L5 INT_L_X22Y116/IMUX_L12 INT_L_X22Y116/IMUX_L13 INT_L_X22Y116/SR1BEG_S0 INT_L_X22Y116/WL1END2 INT_L_X22Y116/WR1END_S1_0 INT_L_X22Y117/WR1END0 INT_R_X23Y116/IMUX26 INT_R_X23Y116/LOGIC_OUTS21 INT_R_X23Y116/SR1BEG_S0 INT_R_X23Y116/WL1BEG2 INT_R_X23Y116/WR1BEG_S0 INT_R_X23Y117/WR1BEG0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y116/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y116/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y116/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y116/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y116/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y116/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y116/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y116/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y116/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y116/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X23Y116/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y116/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X23Y116/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__6_n_6 - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX19 CLBLL_R_X23Y116/CLBLL_L_B2 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y116/CLBLM_L_BMUX INT_L_X22Y116/EL1BEG2 INT_L_X22Y116/LOGIC_OUTS_L17 INT_R_X23Y116/EL1END2 INT_R_X23Y116/FAN_ALT5 INT_R_X23Y116/FAN_BOUNCE5 INT_R_X23Y116/IMUX19 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y116/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y116/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X23Y116/INT_R.EL1END2->>FAN_ALT5 INT_R_X23Y116/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y116/INT_R.FAN_BOUNCE5->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[29] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX14 CLBLL_R_X23Y116/CLBLL_L_B1 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y116/CLBLM_M_BMUX INT_L_X22Y115/SE2A3 INT_L_X22Y116/LOGIC_OUTS_L21 INT_L_X22Y116/SE2BEG3 INT_R_X23Y115/NR1BEG3 INT_R_X23Y115/SE2END3 INT_R_X23Y116/IMUX14 INT_R_X23Y116/NR1END3 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y116/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y116/INT_L.LOGIC_OUTS_L21->>SE2BEG3 INT_R_X23Y115/INT_R.SE2END3->>NR1BEG3 INT_R_X23Y116/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[2]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_BYP2 CLBLL_R_X23Y109/CLBLL_EE2BEG3 CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y109/CLBLL_L_B CLBLL_R_X23Y109/CLBLL_L_BMUX CLBLL_R_X23Y109/CLBLL_L_CX CLBLL_R_X25Y109/CLBLL_ER1BEG0 CLBLM_L_X22Y109/CLBLM_IMUX14 CLBLM_L_X22Y109/CLBLM_L_B1 CLBLM_L_X24Y109/CLBLM_EE2BEG3 CLBLM_L_X26Y109/CLBLM_ER1BEG0 CLBLM_L_X26Y109/CLBLM_IMUX2 CLBLM_L_X26Y109/CLBLM_M_A2 INT_L_X22Y109/IMUX_L14 INT_L_X22Y109/WL1END2 INT_L_X24Y109/EE2A3 INT_L_X26Y109/ER1END0 INT_L_X26Y109/IMUX_L2 INT_R_X23Y109/BYP2 INT_R_X23Y109/BYP_ALT2 INT_R_X23Y109/EE2BEG3 INT_R_X23Y109/FAN_ALT1 INT_R_X23Y109/FAN_BOUNCE1 INT_R_X23Y109/LOGIC_OUTS17 INT_R_X23Y109/WL1BEG2 INT_R_X25Y108/ER1BEG_S0 INT_R_X25Y108/SL1END3 INT_R_X25Y109/EE2END3 INT_R_X25Y109/ER1BEG0 INT_R_X25Y109/SL1BEG3 VBRK_X60Y114/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X22Y109/INT_L.WL1END2->>IMUX_L14 INT_L_X26Y109/INT_L.ER1END0->>IMUX_L2 INT_R_X23Y109/INT_R.BYP_ALT2->>BYP2 INT_R_X23Y109/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y109/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X23Y109/INT_R.LOGIC_OUTS17->>EE2BEG3 INT_R_X23Y109/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X23Y109/INT_R.LOGIC_OUTS17->>WL1BEG2 INT_R_X25Y108/INT_R.SL1END3->>ER1BEG_S0 INT_R_X25Y109/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[2] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX16 CLBLL_R_X23Y109/CLBLL_LL_CMUX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y109/CLBLL_L_B3 CLBLM_L_X22Y109/CLBLM_BYP2 CLBLM_L_X22Y109/CLBLM_BYP3 CLBLM_L_X22Y109/CLBLM_IMUX30 CLBLM_L_X22Y109/CLBLM_IMUX35 CLBLM_L_X22Y109/CLBLM_L_C5 CLBLM_L_X22Y109/CLBLM_L_CX CLBLM_L_X22Y109/CLBLM_M_C6 CLBLM_L_X22Y109/CLBLM_M_CX INT_L_X22Y108/WL1END3 INT_L_X22Y109/BYP_ALT2 INT_L_X22Y109/BYP_ALT3 INT_L_X22Y109/BYP_L2 INT_L_X22Y109/BYP_L3 INT_L_X22Y109/FAN_ALT1 INT_L_X22Y109/FAN_ALT5 INT_L_X22Y109/FAN_BOUNCE1 INT_L_X22Y109/FAN_BOUNCE5 INT_L_X22Y109/IMUX_L30 INT_L_X22Y109/IMUX_L35 INT_L_X22Y109/NL1BEG_N3 INT_L_X22Y109/WL1END_N1_3 INT_R_X23Y108/WL1BEG3 INT_R_X23Y109/IMUX16 INT_R_X23Y109/LOGIC_OUTS22 INT_R_X23Y109/WL1BEG_N3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y109/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y109/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y109/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y109/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y109/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y109/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y109/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y109/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y109/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y109/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y109/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X22Y109/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X23Y109/INT_R.LOGIC_OUTS22->>IMUX16 INT_R_X23Y109/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry_n_5 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX19 CLBLL_R_X23Y109/CLBLL_L_B2 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y109/CLBLM_L_CMUX INT_L_X22Y109/ER1BEG1 INT_L_X22Y109/LOGIC_OUTS_L18 INT_R_X23Y109/ER1END1 INT_R_X23Y109/IMUX19 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y109/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y109/INT_R.ER1END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[2] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX14 CLBLL_R_X23Y109/CLBLL_L_B1 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y109/CLBLM_M_CMUX INT_L_X22Y108/EL1BEG3 INT_L_X22Y109/EL1BEG_N3 INT_L_X22Y109/LOGIC_OUTS_L22 INT_R_X23Y108/EL1END3 INT_R_X23Y108/NR1BEG3 INT_R_X23Y109/IMUX14 INT_R_X23Y109/NR1END3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y109/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y109/INT_L.LOGIC_OUTS_L22->>EL1BEG_N3 INT_R_X23Y108/INT_R.EL1END3->>NR1BEG3 INT_R_X23Y109/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[30]_i_1_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_EE2BEG2 CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y116/CLBLL_L_C CLBLL_R_X25Y116/CLBLL_BYP1 CLBLL_R_X25Y116/CLBLL_ER1BEG3 CLBLL_R_X25Y116/CLBLL_LL_AX CLBLM_L_X24Y116/CLBLM_EE2BEG2 CLBLM_L_X26Y116/CLBLM_ER1BEG3 CLBLM_L_X26Y116/CLBLM_IMUX15 CLBLM_L_X26Y116/CLBLM_M_B1 INT_L_X24Y116/EE2A2 INT_L_X26Y116/ER1END3 INT_L_X26Y116/IMUX_L15 INT_L_X26Y117/ER1END_N3_3 INT_R_X23Y116/EE2BEG2 INT_R_X23Y116/LOGIC_OUTS10 INT_R_X25Y116/BYP1 INT_R_X25Y116/BYP_ALT1 INT_R_X25Y116/EE2END2 INT_R_X25Y116/ER1BEG3 INT_R_X25Y116/FAN_ALT5 INT_R_X25Y116/FAN_BOUNCE5 VBRK_X60Y121/VBRK_EE2BEG2 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y116/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X26Y116/INT_L.ER1END3->>IMUX_L15 INT_R_X23Y116/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X25Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y116/INT_R.EE2END2->>ER1BEG3 INT_R_X25Y116/INT_R.EE2END2->>FAN_ALT5 INT_R_X25Y116/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y116/INT_R.FAN_BOUNCE5->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[30] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX30 CLBLL_R_X23Y116/CLBLL_LL_CMUX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y116/CLBLL_L_C5 CLBLM_L_X22Y116/CLBLM_BYP2 CLBLM_L_X22Y116/CLBLM_BYP3 CLBLM_L_X22Y116/CLBLM_IMUX34 CLBLM_L_X22Y116/CLBLM_IMUX35 CLBLM_L_X22Y116/CLBLM_L_C6 CLBLM_L_X22Y116/CLBLM_L_CX CLBLM_L_X22Y116/CLBLM_M_C6 CLBLM_L_X22Y116/CLBLM_M_CX INT_L_X22Y115/WL1END3 INT_L_X22Y116/BYP_ALT2 INT_L_X22Y116/BYP_ALT3 INT_L_X22Y116/BYP_L2 INT_L_X22Y116/BYP_L3 INT_L_X22Y116/FAN_ALT1 INT_L_X22Y116/FAN_ALT5 INT_L_X22Y116/FAN_BOUNCE1 INT_L_X22Y116/FAN_BOUNCE5 INT_L_X22Y116/IMUX_L34 INT_L_X22Y116/IMUX_L35 INT_L_X22Y116/NL1BEG_N3 INT_L_X22Y116/WL1END_N1_3 INT_L_X22Y116/WR1END1 INT_R_X23Y115/WL1BEG3 INT_R_X23Y116/IMUX30 INT_R_X23Y116/LOGIC_OUTS22 INT_R_X23Y116/NL1BEG_N3 INT_R_X23Y116/WL1BEG_N3 INT_R_X23Y116/WR1BEG1 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y116/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y116/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y116/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y116/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y116/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y116/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y116/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y116/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y116/INT_L.WR1END1->>IMUX_L34 INT_R_X23Y116/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y116/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y116/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_R_X23Y116/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__6_n_5 - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX34 CLBLL_R_X23Y116/CLBLL_L_C6 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y116/CLBLM_L_CMUX INT_L_X22Y116/ER1BEG1 INT_L_X22Y116/LOGIC_OUTS_L18 INT_R_X23Y116/ER1END1 INT_R_X23Y116/IMUX34 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y116/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y116/INT_R.ER1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[30] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX33 CLBLL_R_X23Y116/CLBLL_L_C1 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y116/CLBLM_M_CMUX INT_L_X22Y116/LOGIC_OUTS_L22 INT_L_X22Y116/NE2BEG0 INT_L_X22Y117/NE2A0 INT_R_X23Y116/IMUX33 INT_R_X23Y116/NE2END_S3_0 INT_R_X23Y116/SL1END0 INT_R_X23Y117/NE2END0 INT_R_X23Y117/SL1BEG0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X22Y116/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y116/INT_L.LOGIC_OUTS_L22->>NE2BEG0 INT_R_X23Y116/INT_R.SL1END0->>IMUX33 INT_R_X23Y117/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[31]_i_1_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_LL_B CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS13 CLBLL_L_X32Y115/CLBLL_WW4A1 CLBLL_R_X23Y109/CLBLL_FAN7 CLBLL_R_X23Y109/CLBLL_LL_CE CLBLL_R_X23Y109/CLBLL_NW2A2 CLBLL_R_X23Y109/CLBLL_SE2A1 CLBLL_R_X23Y110/CLBLL_FAN7 CLBLL_R_X23Y110/CLBLL_LL_CE CLBLL_R_X23Y110/CLBLL_SW2A1 CLBLL_R_X23Y111/CLBLL_FAN7 CLBLL_R_X23Y111/CLBLL_LL_CE CLBLL_R_X23Y111/CLBLL_SW2A1 CLBLL_R_X23Y111/CLBLL_WW2A1 CLBLL_R_X23Y112/CLBLL_WW2A1 CLBLL_R_X23Y113/CLBLL_FAN6 CLBLL_R_X23Y113/CLBLL_L_CE CLBLL_R_X23Y113/CLBLL_NW2A2 CLBLL_R_X23Y115/CLBLL_FAN6 CLBLL_R_X23Y115/CLBLL_L_CE CLBLL_R_X23Y115/CLBLL_WW2END1 CLBLL_R_X25Y109/CLBLL_FAN6 CLBLL_R_X25Y109/CLBLL_L_CE CLBLL_R_X25Y109/CLBLL_SW2A1 CLBLL_R_X25Y115/CLBLL_FAN7 CLBLL_R_X25Y115/CLBLL_LL_CE CLBLL_R_X25Y116/CLBLL_FAN7 CLBLL_R_X25Y116/CLBLL_LL_CE CLBLL_R_X25Y116/CLBLL_SW4A1 CLBLL_R_X25Y116/CLBLL_WL1END0 CLBLL_R_X27Y115/CLBLL_WR1END2 CLBLL_R_X29Y115/CLBLL_WW4C1 CLBLM_L_X22Y109/CLBLM_FAN6 CLBLM_L_X22Y109/CLBLM_L_CE CLBLM_L_X22Y110/CLBLM_FAN6 CLBLM_L_X22Y110/CLBLM_L_CE CLBLM_L_X22Y111/CLBLM_FAN7 CLBLM_L_X22Y111/CLBLM_M_CE CLBLM_L_X22Y112/CLBLM_FAN6 CLBLM_L_X22Y112/CLBLM_L_CE CLBLM_L_X22Y113/CLBLM_FAN6 CLBLM_L_X22Y113/CLBLM_FAN7 CLBLM_L_X22Y113/CLBLM_L_CE CLBLM_L_X22Y113/CLBLM_M_CE CLBLM_L_X22Y114/CLBLM_FAN6 CLBLM_L_X22Y114/CLBLM_L_CE CLBLM_L_X24Y109/CLBLM_FAN6 CLBLM_L_X24Y109/CLBLM_L_CE CLBLM_L_X24Y109/CLBLM_NW2A2 CLBLM_L_X24Y109/CLBLM_SE2A1 CLBLM_L_X24Y110/CLBLM_SW2A1 CLBLM_L_X24Y111/CLBLM_FAN6 CLBLM_L_X24Y111/CLBLM_L_CE CLBLM_L_X24Y111/CLBLM_SW2A1 CLBLM_L_X24Y111/CLBLM_WW2A1 CLBLM_L_X24Y112/CLBLM_WW2A1 CLBLM_L_X24Y113/CLBLM_NW2A2 CLBLM_L_X24Y115/CLBLM_WW2END1 CLBLM_L_X26Y109/CLBLM_SW2A1 CLBLM_L_X26Y116/CLBLM_FAN6 CLBLM_L_X26Y116/CLBLM_L_CE CLBLM_L_X26Y116/CLBLM_SW4A1 CLBLM_L_X26Y116/CLBLM_WL1END0 CLBLM_L_X28Y113/CLBLM_FAN6 CLBLM_L_X28Y113/CLBLM_L_CE CLBLM_L_X28Y114/CLBLM_FAN6 CLBLM_L_X28Y114/CLBLM_L_CE CLBLM_L_X28Y115/CLBLM_WR1END2 CLBLM_L_X30Y115/CLBLM_WW4C1 CLK_FEED_X78Y120/CLK_FEED_WW4A1 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW4A1 INT_L_X22Y109/FAN_ALT6 INT_L_X22Y109/FAN_L6 INT_L_X22Y109/SL1END1 INT_L_X22Y110/FAN_ALT6 INT_L_X22Y110/FAN_L6 INT_L_X22Y110/SL1BEG1 INT_L_X22Y110/SS2END1 INT_L_X22Y111/FAN_ALT7 INT_L_X22Y111/FAN_L7 INT_L_X22Y111/NN2BEG2 INT_L_X22Y111/SS2A1 INT_L_X22Y111/WW2END1 INT_L_X22Y112/FAN_ALT6 INT_L_X22Y112/FAN_L6 INT_L_X22Y112/NN2A2 INT_L_X22Y112/SS2BEG1 INT_L_X22Y112/WW2END1 INT_L_X22Y113/FAN_ALT6 INT_L_X22Y113/FAN_ALT7 INT_L_X22Y113/FAN_BOUNCE7 INT_L_X22Y113/FAN_L6 INT_L_X22Y113/FAN_L7 INT_L_X22Y113/NN2END2 INT_L_X22Y114/FAN_ALT6 INT_L_X22Y114/FAN_L6 INT_L_X22Y114/NW2END2 INT_L_X24Y108/NW2BEG2 INT_L_X24Y108/SW2END1 INT_L_X24Y109/FAN_ALT6 INT_L_X24Y109/FAN_L6 INT_L_X24Y109/NW2A2 INT_L_X24Y109/SE2END1 INT_L_X24Y110/SW2A1 INT_L_X24Y111/FAN_ALT6 INT_L_X24Y111/FAN_L6 INT_L_X24Y111/SL1END1 INT_L_X24Y111/SW2A1 INT_L_X24Y111/SW2BEG1 INT_L_X24Y111/WW2BEG1 INT_L_X24Y112/NW2BEG2 INT_L_X24Y112/SL1BEG1 INT_L_X24Y112/SW2BEG1 INT_L_X24Y112/SW6END1 INT_L_X24Y112/WW2BEG1 INT_L_X24Y113/NW2A2 INT_L_X24Y115/WW2A1 INT_L_X26Y109/SW2A1 INT_L_X26Y110/SS6END1 INT_L_X26Y110/SW2BEG1 INT_L_X26Y111/SS6E1 INT_L_X26Y112/SS6D1 INT_L_X26Y113/SS6C1 INT_L_X26Y114/SS6B1 INT_L_X26Y115/SS6A1 INT_L_X26Y116/FAN_ALT6 INT_L_X26Y116/FAN_L6 INT_L_X26Y116/NW2END2 INT_L_X26Y116/SS6BEG1 INT_L_X26Y116/SW6BEG1 INT_L_X26Y116/WL1BEG0 INT_L_X28Y113/FAN_ALT6 INT_L_X28Y113/FAN_L6 INT_L_X28Y113/SL1END1 INT_L_X28Y114/FAN_ALT6 INT_L_X28Y114/FAN_L6 INT_L_X28Y114/SL1BEG1 INT_L_X28Y114/SR1END1 INT_L_X28Y115/SR1BEG1 INT_L_X28Y115/WR1BEG2 INT_L_X28Y115/WW4END1 INT_L_X30Y115/WW4B1 INT_L_X32Y115/LOGIC_OUTS_L13 INT_L_X32Y115/WW4BEG1 INT_R_X23Y109/FAN7 INT_R_X23Y109/FAN_ALT7 INT_R_X23Y109/NW2END2 INT_R_X23Y109/SE2A1 INT_R_X23Y110/FAN7 INT_R_X23Y110/FAN_ALT7 INT_R_X23Y110/SE2BEG1 INT_R_X23Y110/SW2END1 INT_R_X23Y111/FAN7 INT_R_X23Y111/FAN_ALT7 INT_R_X23Y111/SW2END1 INT_R_X23Y111/WW2A1 INT_R_X23Y112/WW2A1 INT_R_X23Y113/FAN6 INT_R_X23Y113/FAN_ALT6 INT_R_X23Y113/NW2BEG2 INT_R_X23Y113/NW2END2 INT_R_X23Y114/NW2A2 INT_R_X23Y115/FAN6 INT_R_X23Y115/FAN_ALT6 INT_R_X23Y115/WW2END1 INT_R_X25Y108/SW2A1 INT_R_X25Y109/FAN6 INT_R_X25Y109/FAN_ALT6 INT_R_X25Y109/SW2BEG1 INT_R_X25Y109/SW2END1 INT_R_X25Y112/SW6E1 INT_R_X25Y113/SW6D1 INT_R_X25Y114/SW6C1 INT_R_X25Y115/FAN7 INT_R_X25Y115/FAN_ALT7 INT_R_X25Y115/SR1END1 INT_R_X25Y115/SW6B1 INT_R_X25Y115/WW2BEG1 INT_R_X25Y116/BYP_ALT0 INT_R_X25Y116/BYP_BOUNCE0 INT_R_X25Y116/FAN7 INT_R_X25Y116/FAN_ALT7 INT_R_X25Y116/SR1BEG1 INT_R_X25Y116/SW6A1 INT_R_X25Y116/WL1END0 INT_R_X27Y115/NW2BEG2 INT_R_X27Y115/WR1END2 INT_R_X27Y116/NW2A2 INT_R_X29Y115/WW4C1 INT_R_X31Y115/WW4A1 VBRK_X60Y114/VBRK_NW2A2 VBRK_X60Y114/VBRK_SE2A1 VBRK_X60Y115/VBRK_SW2A1 VBRK_X60Y116/VBRK_SW2A1 VBRK_X60Y116/VBRK_WW2A1 VBRK_X60Y117/VBRK_WW2A1 VBRK_X60Y118/VBRK_NW2A2 VBRK_X60Y120/VBRK_WW2END1 VBRK_X73Y120/VBRK_WW4C1 VBRK_X79Y120/VBRK_WW4A1 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X23Y109/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y110/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y111/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y113/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y109/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y115/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y116/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X22Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y110/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y112/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X22Y113/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X22Y114/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y111/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y116/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X22Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y109/INT_L.SL1END1->>FAN_ALT6 INT_L_X22Y110/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y110/INT_L.SS2END1->>FAN_ALT6 INT_L_X22Y110/INT_L.SS2END1->>SL1BEG1 INT_L_X22Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y111/INT_L.WW2END1->>FAN_ALT7 INT_L_X22Y111/INT_L.WW2END1->>NN2BEG2 INT_L_X22Y112/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y112/INT_L.WW2END1->>FAN_ALT6 INT_L_X22Y112/INT_L.WW2END1->>SS2BEG1 INT_L_X22Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y113/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X22Y113/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X22Y113/INT_L.NN2END2->>FAN_ALT7 INT_L_X22Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X22Y114/INT_L.NW2END2->>FAN_ALT6 INT_L_X24Y108/INT_L.SW2END1->>NW2BEG2 INT_L_X24Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y109/INT_L.SE2END1->>FAN_ALT6 INT_L_X24Y111/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y111/INT_L.SL1END1->>FAN_ALT6 INT_L_X24Y111/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y111/INT_L.SL1END1->>WW2BEG1 INT_L_X24Y112/INT_L.SW6END1->>NW2BEG2 INT_L_X24Y112/INT_L.SW6END1->>SL1BEG1 INT_L_X24Y112/INT_L.SW6END1->>SW2BEG1 INT_L_X24Y112/INT_L.SW6END1->>WW2BEG1 INT_L_X26Y110/INT_L.SS6END1->>SW2BEG1 INT_L_X26Y116/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y116/INT_L.NW2END2->>FAN_ALT6 INT_L_X26Y116/INT_L.NW2END2->>SS6BEG1 INT_L_X26Y116/INT_L.NW2END2->>SW6BEG1 INT_L_X26Y116/INT_L.NW2END2->>WL1BEG0 INT_L_X28Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y113/INT_L.SL1END1->>FAN_ALT6 INT_L_X28Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y114/INT_L.SR1END1->>FAN_ALT6 INT_L_X28Y114/INT_L.SR1END1->>SL1BEG1 INT_L_X28Y115/INT_L.WW4END1->>SR1BEG1 INT_L_X28Y115/INT_L.WW4END1->>WR1BEG2 INT_L_X32Y115/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X23Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y109/INT_R.NW2END2->>FAN_ALT7 INT_R_X23Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y110/INT_R.SW2END1->>FAN_ALT7 INT_R_X23Y110/INT_R.SW2END1->>SE2BEG1 INT_R_X23Y111/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y111/INT_R.SW2END1->>FAN_ALT7 INT_R_X23Y113/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y113/INT_R.NW2END2->>FAN_ALT6 INT_R_X23Y113/INT_R.NW2END2->>NW2BEG2 INT_R_X23Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y115/INT_R.WW2END1->>FAN_ALT6 INT_R_X25Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y109/INT_R.SW2END1->>FAN_ALT6 INT_R_X25Y109/INT_R.SW2END1->>SW2BEG1 INT_R_X25Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y115/INT_R.SR1END1->>FAN_ALT7 INT_R_X25Y115/INT_R.SR1END1->>WW2BEG1 INT_R_X25Y116/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y116/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X25Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y116/INT_R.WL1END0->>BYP_ALT0 INT_R_X25Y116/INT_R.WL1END0->>SR1BEG1 INT_R_X27Y115/INT_R.WR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

cypher[31]_i_10_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_LL_C CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS14 CLBLM_R_X33Y113/CLBLM_IMUX38 CLBLM_R_X33Y113/CLBLM_M_D3 INT_L_X32Y113/ER1BEG3 INT_L_X32Y113/LOGIC_OUTS_L14 INT_R_X33Y113/ER1END3 INT_R_X33Y113/IMUX38 INT_R_X33Y114/ER1END_N3_3 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_R_X33Y113/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X32Y113/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_R_X33Y113/INT_R.ER1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[31]_i_11_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_IMUX20 CLBLL_L_X32Y114/CLBLL_IMUX36 CLBLL_L_X32Y114/CLBLL_LL_C CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS14 CLBLL_L_X32Y114/CLBLL_L_C2 CLBLL_L_X32Y114/CLBLL_L_D2 INT_L_X32Y114/IMUX_L20 INT_L_X32Y114/IMUX_L36 INT_L_X32Y114/LOGIC_OUTS_L14 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_L_X32Y114/CLBLL_L.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_L_X32Y114/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_L_X32Y114/INT_L.LOGIC_OUTS_L14->>IMUX_L20 INT_L_X32Y114/INT_L.LOGIC_OUTS_L14->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

cypher[31]_i_2_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_EE2BEG3 CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS11 CLBLL_R_X23Y116/CLBLL_L_D CLBLL_R_X25Y115/CLBLL_BYP4 CLBLL_R_X25Y115/CLBLL_LL_BX CLBLL_R_X25Y117/CLBLL_NE2A3 CLBLM_L_X24Y116/CLBLM_EE2BEG3 CLBLM_L_X26Y116/CLBLM_IMUX31 CLBLM_L_X26Y116/CLBLM_M_C5 CLBLM_L_X26Y117/CLBLM_NE2A3 INT_L_X24Y116/EE2A3 INT_L_X26Y116/IMUX_L31 INT_L_X26Y116/SL1END3 INT_L_X26Y117/NE2END3 INT_L_X26Y117/SL1BEG3 INT_R_X23Y116/EE2BEG3 INT_R_X23Y116/LOGIC_OUTS11 INT_R_X25Y115/BYP4 INT_R_X25Y115/BYP_ALT4 INT_R_X25Y115/SL1END3 INT_R_X25Y115/SR1BEG_S0 INT_R_X25Y116/EE2END3 INT_R_X25Y116/NE2BEG3 INT_R_X25Y116/SL1BEG3 INT_R_X25Y117/NE2A3 VBRK_X60Y121/VBRK_EE2BEG3 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y115/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X26Y116/INT_L.SL1END3->>IMUX_L31 INT_L_X26Y117/INT_L.NE2END3->>SL1BEG3 INT_R_X23Y116/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X25Y115/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y115/INT_R.SL1END3->>SR1BEG_S0 INT_R_X25Y115/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X25Y116/INT_R.EE2END3->>NE2BEG3 INT_R_X25Y116/INT_R.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[31] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX46 CLBLL_R_X23Y116/CLBLL_LL_DMUX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y116/CLBLL_L_D5 CLBLM_L_X22Y116/CLBLM_BYP6 CLBLM_L_X22Y116/CLBLM_BYP7 CLBLM_L_X22Y116/CLBLM_IMUX46 CLBLM_L_X22Y116/CLBLM_IMUX47 CLBLM_L_X22Y116/CLBLM_L_D5 CLBLM_L_X22Y116/CLBLM_L_DX CLBLM_L_X22Y116/CLBLM_M_D5 CLBLM_L_X22Y116/CLBLM_M_DX INT_L_X22Y116/BYP_ALT6 INT_L_X22Y116/BYP_ALT7 INT_L_X22Y116/BYP_L6 INT_L_X22Y116/BYP_L7 INT_L_X22Y116/EL1BEG3 INT_L_X22Y116/IMUX_L46 INT_L_X22Y116/IMUX_L47 INT_L_X22Y116/NL1BEG0 INT_L_X22Y116/NL1END_S3_0 INT_L_X22Y116/SR1END2 INT_L_X22Y116/WL1END0 INT_L_X22Y117/EL1BEG_N3 INT_L_X22Y117/NL1END0 INT_L_X22Y117/SR1BEG2 INT_L_X22Y117/WR1END2 INT_R_X23Y116/EL1END3 INT_R_X23Y116/IMUX46 INT_R_X23Y116/LOGIC_OUTS23 INT_R_X23Y116/NR1BEG1 INT_R_X23Y116/WL1BEG0 INT_R_X23Y117/NR1END1 INT_R_X23Y117/WR1BEG2 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y116/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X22Y116/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y116/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y116/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y116/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X22Y116/INT_L.SR1END2->>BYP_ALT6 INT_L_X22Y116/INT_L.SR1END2->>IMUX_L46 INT_L_X22Y116/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y117/INT_L.NL1END0->>EL1BEG_N3 INT_L_X22Y117/INT_L.WR1END2->>SR1BEG2 INT_R_X23Y116/INT_R.EL1END3->>IMUX46 INT_R_X23Y116/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X23Y116/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X23Y117/INT_R.NR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__6_n_4 - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX36 CLBLL_R_X23Y116/CLBLL_L_D2 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y116/CLBLM_L_DMUX INT_L_X22Y116/ER1BEG2 INT_L_X22Y116/LOGIC_OUTS_L19 INT_R_X23Y116/ER1END2 INT_R_X23Y116/IMUX36 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X22Y116/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y116/INT_L.LOGIC_OUTS_L19->>ER1BEG2 INT_R_X23Y116/INT_R.ER1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[31] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX39 CLBLL_R_X23Y116/CLBLL_L_D3 CLBLM_L_X22Y116/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y116/CLBLM_M_DMUX INT_L_X22Y116/LOGIC_OUTS_L23 INT_L_X22Y116/NR1BEG1 INT_L_X22Y117/EL1BEG0 INT_L_X22Y117/NR1END1 INT_R_X23Y116/EL1END_S3_0 INT_R_X23Y116/IMUX39 INT_R_X23Y117/EL1END0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X22Y116/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y116/INT_L.LOGIC_OUTS_L23->>NR1BEG1 INT_L_X22Y117/INT_L.NR1END1->>EL1BEG0 INT_R_X23Y116/INT_R.EL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[31]_i_7_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX23 CLBLL_L_X32Y113/CLBLL_LL_D CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS15 CLBLL_L_X32Y113/CLBLL_L_C3 INT_L_X32Y113/IMUX_L23 INT_L_X32Y113/LOGIC_OUTS_L15 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_L_X32Y113/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_L_X32Y113/INT_L.LOGIC_OUTS_L15->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[31]_i_8_n_0 - 
wires: CLBLL_L_X32Y112/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y112/CLBLL_L_D CLBLL_L_X32Y113/CLBLL_IMUX20 CLBLL_L_X32Y113/CLBLL_L_C2 INT_L_X32Y112/LOGIC_OUTS_L11 INT_L_X32Y112/NR1BEG3 INT_L_X32Y113/FAN_ALT1 INT_L_X32Y113/FAN_BOUNCE1 INT_L_X32Y113/IMUX_L20 INT_L_X32Y113/NR1END3 
pips: CLBLL_L_X32Y112/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX20->CLBLL_L_C2 INT_L_X32Y112/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X32Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X32Y113/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X32Y113/INT_L.NR1END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[31]_i_9_n_0 - 
wires: CLBLL_L_X32Y113/CLBLL_IMUX30 CLBLL_L_X32Y113/CLBLL_LOGIC_OUTS11 CLBLL_L_X32Y113/CLBLL_L_C5 CLBLL_L_X32Y113/CLBLL_L_D INT_L_X32Y113/IMUX_L30 INT_L_X32Y113/LOGIC_OUTS_L11 
pips: CLBLL_L_X32Y113/CLBLL_L.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_L_X32Y113/CLBLL_L.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_L_X32Y113/INT_L.LOGIC_OUTS_L11->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multgo_reg_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_IMUX0 CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS0 CLBLL_L_X32Y115/CLBLL_L_A3 CLBLL_L_X32Y115/CLBLL_L_AQ CLBLL_L_X32Y116/CLBLL_WW2A0 CLBLL_R_X27Y115/CLBLL_IMUX15 CLBLL_R_X27Y115/CLBLL_IMUX2 CLBLL_R_X27Y115/CLBLL_IMUX31 CLBLL_R_X27Y115/CLBLL_IMUX47 CLBLL_R_X27Y115/CLBLL_LL_A2 CLBLL_R_X27Y115/CLBLL_LL_B1 CLBLL_R_X27Y115/CLBLL_LL_C5 CLBLL_R_X27Y115/CLBLL_LL_D5 CLBLL_R_X27Y115/CLBLL_WW2END3 CLBLL_R_X29Y115/CLBLL_WL1END3 CLBLM_L_X28Y115/CLBLM_WW2END3 CLBLM_L_X30Y115/CLBLM_WL1END3 CLBLM_L_X30Y116/CLBLM_IMUX2 CLBLM_L_X30Y116/CLBLM_IMUX44 CLBLM_L_X30Y116/CLBLM_M_A2 CLBLM_L_X30Y116/CLBLM_M_D4 CLK_FEED_X78Y121/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y116/INT_INTERFACE_WW2A0 INT_L_X28Y115/WW2A3 INT_L_X30Y115/WL1BEG3 INT_L_X30Y116/BYP_ALT4 INT_L_X30Y116/BYP_BOUNCE4 INT_L_X30Y116/IMUX_L2 INT_L_X30Y116/IMUX_L44 INT_L_X30Y116/WL1BEG_N3 INT_L_X30Y116/WW2END0 INT_L_X32Y115/IMUX_L0 INT_L_X32Y115/LOGIC_OUTS_L0 INT_L_X32Y115/NE2BEG0 INT_L_X32Y116/NE2A0 INT_L_X32Y116/WR1END1 INT_L_X32Y116/WW2BEG0 INT_R_X27Y115/IMUX15 INT_R_X27Y115/IMUX2 INT_R_X27Y115/IMUX31 INT_R_X27Y115/IMUX47 INT_R_X27Y115/SR1BEG_S0 INT_R_X27Y115/WW2END3 INT_R_X27Y116/WW2END_N0_3 INT_R_X29Y115/WL1END3 INT_R_X29Y115/WW2BEG3 INT_R_X29Y116/WL1END_N1_3 INT_R_X31Y116/WW2A0 INT_R_X33Y115/NE2END_S3_0 INT_R_X33Y116/NE2END0 INT_R_X33Y116/WR1BEG1 VBRK_X73Y120/VBRK_WL1END3 VBRK_X79Y121/VBRK_WW2A0 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X32Y115/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y116/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y116/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X30Y116/INT_L.WW2END0->>BYP_ALT4 INT_L_X30Y116/INT_L.WW2END0->>IMUX_L2 INT_L_X30Y116/INT_L.WW2END0->>WL1BEG_N3 INT_L_X32Y115/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X32Y115/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X32Y116/INT_L.WR1END1->>WW2BEG0 INT_R_X27Y115/INT_R.SR1BEG_S0->>IMUX2 INT_R_X27Y115/INT_R.WW2END3->>IMUX15 INT_R_X27Y115/INT_R.WW2END3->>IMUX31 INT_R_X27Y115/INT_R.WW2END3->>IMUX47 INT_R_X27Y115/INT_R.WW2END3->>SR1BEG_S0 INT_R_X29Y115/INT_R.WL1END3->>WW2BEG3 INT_R_X33Y116/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

multrdy - 
wires: CLBLL_R_X25Y111/CLBLL_EE2A1 CLBLL_R_X25Y111/CLBLL_EL1BEG1 CLBLL_R_X25Y111/CLBLL_ER1BEG3 CLBLL_R_X25Y112/CLBLL_IMUX15 CLBLL_R_X25Y112/CLBLL_IMUX2 CLBLL_R_X25Y112/CLBLL_IMUX26 CLBLL_R_X25Y112/CLBLL_IMUX6 CLBLL_R_X25Y112/CLBLL_LL_A2 CLBLL_R_X25Y112/CLBLL_LL_B1 CLBLL_R_X25Y112/CLBLL_L_A1 CLBLL_R_X25Y112/CLBLL_L_B4 CLBLL_R_X25Y113/CLBLL_IMUX1 CLBLL_R_X25Y113/CLBLL_LL_A3 CLBLL_R_X25Y114/CLBLL_IMUX11 CLBLL_R_X25Y114/CLBLL_IMUX12 CLBLL_R_X25Y114/CLBLL_LL_A4 CLBLL_R_X25Y114/CLBLL_LL_B6 CLBLL_R_X25Y114/CLBLL_WW2A3 CLBLL_R_X25Y115/CLBLL_WR1END1 CLBLL_R_X27Y115/CLBLL_EE2BEG0 CLBLL_R_X27Y115/CLBLL_IMUX11 CLBLL_R_X27Y115/CLBLL_IMUX17 CLBLL_R_X27Y115/CLBLL_IMUX45 CLBLL_R_X27Y115/CLBLL_LL_A4 CLBLL_R_X27Y115/CLBLL_LL_AQ CLBLL_R_X27Y115/CLBLL_LL_B3 CLBLL_R_X27Y115/CLBLL_LL_D2 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y116/CLBLL_NE2A0 CLBLM_L_X24Y108/CLBLM_IMUX6 CLBLM_L_X24Y108/CLBLM_L_A1 CLBLM_L_X24Y109/CLBLM_IMUX15 CLBLM_L_X24Y109/CLBLM_IMUX29 CLBLM_L_X24Y109/CLBLM_IMUX47 CLBLM_L_X24Y109/CLBLM_IMUX7 CLBLM_L_X24Y109/CLBLM_M_A1 CLBLM_L_X24Y109/CLBLM_M_B1 CLBLM_L_X24Y109/CLBLM_M_C2 CLBLM_L_X24Y109/CLBLM_M_D5 CLBLM_L_X24Y110/CLBLM_IMUX27 CLBLM_L_X24Y110/CLBLM_IMUX35 CLBLM_L_X24Y110/CLBLM_IMUX38 CLBLM_L_X24Y110/CLBLM_IMUX8 CLBLM_L_X24Y110/CLBLM_M_A5 CLBLM_L_X24Y110/CLBLM_M_B4 CLBLM_L_X24Y110/CLBLM_M_C6 CLBLM_L_X24Y110/CLBLM_M_D3 CLBLM_L_X24Y111/CLBLM_IMUX11 CLBLM_L_X24Y111/CLBLM_IMUX27 CLBLM_L_X24Y111/CLBLM_IMUX35 CLBLM_L_X24Y111/CLBLM_M_A4 CLBLM_L_X24Y111/CLBLM_M_B4 CLBLM_L_X24Y111/CLBLM_M_C6 CLBLM_L_X24Y112/CLBLM_IMUX2 CLBLM_L_X24Y112/CLBLM_IMUX27 CLBLM_L_X24Y112/CLBLM_IMUX35 CLBLM_L_X24Y112/CLBLM_IMUX43 CLBLM_L_X24Y112/CLBLM_M_A2 CLBLM_L_X24Y112/CLBLM_M_B4 CLBLM_L_X24Y112/CLBLM_M_C6 CLBLM_L_X24Y112/CLBLM_M_D6 CLBLM_L_X24Y113/CLBLM_IMUX11 CLBLM_L_X24Y113/CLBLM_IMUX27 CLBLM_L_X24Y113/CLBLM_IMUX35 CLBLM_L_X24Y113/CLBLM_IMUX44 CLBLM_L_X24Y113/CLBLM_M_A4 CLBLM_L_X24Y113/CLBLM_M_B4 CLBLM_L_X24Y113/CLBLM_M_C6 CLBLM_L_X24Y113/CLBLM_M_D4 CLBLM_L_X24Y114/CLBLM_IMUX18 CLBLM_L_X24Y114/CLBLM_IMUX31 CLBLM_L_X24Y114/CLBLM_IMUX7 CLBLM_L_X24Y114/CLBLM_M_A1 CLBLM_L_X24Y114/CLBLM_M_B2 CLBLM_L_X24Y114/CLBLM_M_C5 CLBLM_L_X24Y115/CLBLM_IMUX15 CLBLM_L_X24Y115/CLBLM_IMUX31 CLBLM_L_X24Y115/CLBLM_IMUX40 CLBLM_L_X24Y115/CLBLM_IMUX7 CLBLM_L_X24Y115/CLBLM_M_A1 CLBLM_L_X24Y115/CLBLM_M_B1 CLBLM_L_X24Y115/CLBLM_M_C5 CLBLM_L_X24Y115/CLBLM_M_D1 CLBLM_L_X24Y116/CLBLM_IMUX1 CLBLM_L_X24Y116/CLBLM_IMUX18 CLBLM_L_X24Y116/CLBLM_IMUX31 CLBLM_L_X24Y116/CLBLM_IMUX47 CLBLM_L_X24Y116/CLBLM_M_A3 CLBLM_L_X24Y116/CLBLM_M_B2 CLBLM_L_X24Y116/CLBLM_M_C5 CLBLM_L_X24Y116/CLBLM_M_D5 CLBLM_L_X26Y111/CLBLM_EE2A1 CLBLM_L_X26Y111/CLBLM_EL1BEG1 CLBLM_L_X26Y111/CLBLM_ER1BEG3 CLBLM_L_X26Y111/CLBLM_IMUX10 CLBLM_L_X26Y111/CLBLM_IMUX11 CLBLM_L_X26Y111/CLBLM_IMUX15 CLBLM_L_X26Y111/CLBLM_IMUX26 CLBLM_L_X26Y111/CLBLM_IMUX31 CLBLM_L_X26Y111/CLBLM_IMUX33 CLBLM_L_X26Y111/CLBLM_L_A4 CLBLM_L_X26Y111/CLBLM_L_B4 CLBLM_L_X26Y111/CLBLM_L_C1 CLBLM_L_X26Y111/CLBLM_M_A4 CLBLM_L_X26Y111/CLBLM_M_B1 CLBLM_L_X26Y111/CLBLM_M_C5 CLBLM_L_X26Y112/CLBLM_IMUX27 CLBLM_L_X26Y112/CLBLM_IMUX31 CLBLM_L_X26Y112/CLBLM_IMUX8 CLBLM_L_X26Y112/CLBLM_M_A5 CLBLM_L_X26Y112/CLBLM_M_B4 CLBLM_L_X26Y112/CLBLM_M_C5 CLBLM_L_X26Y114/CLBLM_IMUX11 CLBLM_L_X26Y114/CLBLM_IMUX15 CLBLM_L_X26Y114/CLBLM_IMUX31 CLBLM_L_X26Y114/CLBLM_M_A4 CLBLM_L_X26Y114/CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_M_C5 CLBLM_L_X26Y114/CLBLM_WW2A3 CLBLM_L_X26Y115/CLBLM_WR1END1 CLBLM_L_X28Y115/CLBLM_EE2BEG0 CLBLM_L_X30Y116/CLBLM_IMUX1 CLBLM_L_X30Y116/CLBLM_M_A3 CLBLM_L_X30Y116/CLBLM_NE2A0 INT_L_X24Y108/IMUX_L6 INT_L_X24Y108/SL1END3 INT_L_X24Y109/FAN_ALT3 INT_L_X24Y109/FAN_BOUNCE3 INT_L_X24Y109/IMUX_L15 INT_L_X24Y109/IMUX_L29 INT_L_X24Y109/IMUX_L47 INT_L_X24Y109/IMUX_L7 INT_L_X24Y109/SL1BEG3 INT_L_X24Y109/SR1END3 INT_L_X24Y110/FAN_ALT5 INT_L_X24Y110/FAN_BOUNCE5 INT_L_X24Y110/IMUX_L27 INT_L_X24Y110/IMUX_L35 INT_L_X24Y110/IMUX_L38 INT_L_X24Y110/IMUX_L8 INT_L_X24Y110/SR1BEG3 INT_L_X24Y110/SR1END2 INT_L_X24Y110/SR1END_N3_3 INT_L_X24Y111/EE2BEG1 INT_L_X24Y111/ER1BEG2 INT_L_X24Y111/IMUX_L11 INT_L_X24Y111/IMUX_L27 INT_L_X24Y111/IMUX_L35 INT_L_X24Y111/SR1BEG2 INT_L_X24Y111/SS2END1 INT_L_X24Y112/ER1BEG2 INT_L_X24Y112/IMUX_L2 INT_L_X24Y112/IMUX_L27 INT_L_X24Y112/IMUX_L35 INT_L_X24Y112/IMUX_L43 INT_L_X24Y112/SE2A1 INT_L_X24Y112/SL1END1 INT_L_X24Y112/SS2A1 INT_L_X24Y113/IMUX_L11 INT_L_X24Y113/IMUX_L27 INT_L_X24Y113/IMUX_L35 INT_L_X24Y113/IMUX_L44 INT_L_X24Y113/SE2BEG1 INT_L_X24Y113/SL1BEG1 INT_L_X24Y113/SR1END1 INT_L_X24Y113/SS2BEG1 INT_L_X24Y114/IMUX_L18 INT_L_X24Y114/IMUX_L31 INT_L_X24Y114/IMUX_L7 INT_L_X24Y114/SR1BEG1 INT_L_X24Y114/WL1END0 INT_L_X24Y114/WW2END3 INT_L_X24Y115/FAN_BOUNCE_S3_4 INT_L_X24Y115/IMUX_L15 INT_L_X24Y115/IMUX_L31 INT_L_X24Y115/IMUX_L40 INT_L_X24Y115/IMUX_L7 INT_L_X24Y115/WW2END_N0_3 INT_L_X24Y116/FAN_ALT4 INT_L_X24Y116/FAN_BOUNCE4 INT_L_X24Y116/IMUX_L1 INT_L_X24Y116/IMUX_L18 INT_L_X24Y116/IMUX_L31 INT_L_X24Y116/IMUX_L47 INT_L_X24Y116/NL1BEG0 INT_L_X24Y116/NL1END_S3_0 INT_L_X24Y116/NW2END1 INT_L_X24Y117/NL1END0 INT_L_X26Y111/EE2END1 INT_L_X26Y111/EL1END1 INT_L_X26Y111/ER1END3 INT_L_X26Y111/IMUX_L10 INT_L_X26Y111/IMUX_L11 INT_L_X26Y111/IMUX_L15 INT_L_X26Y111/IMUX_L26 INT_L_X26Y111/IMUX_L31 INT_L_X26Y111/IMUX_L33 INT_L_X26Y111/NR1BEG1 INT_L_X26Y112/BYP_ALT5 INT_L_X26Y112/BYP_BOUNCE5 INT_L_X26Y112/ER1END_N3_3 INT_L_X26Y112/GFAN0 INT_L_X26Y112/IMUX_L27 INT_L_X26Y112/IMUX_L31 INT_L_X26Y112/IMUX_L8 INT_L_X26Y112/NN2BEG1 INT_L_X26Y112/NR1END1 INT_L_X26Y113/NN2A1 INT_L_X26Y114/IMUX_L11 INT_L_X26Y114/IMUX_L15 INT_L_X26Y114/IMUX_L31 INT_L_X26Y114/NE2BEG1 INT_L_X26Y114/NN2END1 INT_L_X26Y114/WL1END3 INT_L_X26Y114/WW2BEG3 INT_L_X26Y115/NE2A1 INT_L_X26Y115/WL1END_N1_3 INT_L_X26Y115/WR1BEG1 INT_L_X28Y115/EE2A0 INT_L_X30Y115/NE2END_S3_0 INT_L_X30Y116/IMUX_L1 INT_L_X30Y116/NE2END0 INT_R_X25Y111/EE2A1 INT_R_X25Y111/EL1BEG1 INT_R_X25Y111/ER1BEG3 INT_R_X25Y111/ER1END2 INT_R_X25Y112/BYP_ALT3 INT_R_X25Y112/BYP_BOUNCE3 INT_R_X25Y112/ER1END2 INT_R_X25Y112/IMUX15 INT_R_X25Y112/IMUX2 INT_R_X25Y112/IMUX26 INT_R_X25Y112/IMUX6 INT_R_X25Y112/SE2END1 INT_R_X25Y113/BYP_BOUNCE_N3_3 INT_R_X25Y113/IMUX1 INT_R_X25Y114/IMUX11 INT_R_X25Y114/IMUX12 INT_R_X25Y114/SR1END1 INT_R_X25Y114/WL1BEG0 INT_R_X25Y114/WW2A3 INT_R_X25Y115/NW2BEG1 INT_R_X25Y115/SR1BEG1 INT_R_X25Y115/WR1END1 INT_R_X25Y116/NW2A1 INT_R_X27Y114/WL1BEG3 INT_R_X27Y115/EE2BEG0 INT_R_X27Y115/IMUX11 INT_R_X27Y115/IMUX17 INT_R_X27Y115/IMUX45 INT_R_X27Y115/LOGIC_OUTS4 INT_R_X27Y115/NE2END1 INT_R_X27Y115/NL1BEG_N3 INT_R_X27Y115/WL1BEG_N3 INT_R_X29Y115/EE2END0 INT_R_X29Y115/NE2BEG0 INT_R_X29Y116/NE2A0 VBRK_X73Y121/VBRK_NE2A0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y108/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y108/INT_L.SL1END3->>IMUX_L6 INT_L_X24Y109/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y109/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X24Y109/INT_L.SR1END3->>FAN_ALT3 INT_L_X24Y109/INT_L.SR1END3->>IMUX_L15 INT_L_X24Y109/INT_L.SR1END3->>IMUX_L47 INT_L_X24Y109/INT_L.SR1END3->>IMUX_L7 INT_L_X24Y109/INT_L.SR1END3->>SL1BEG3 INT_L_X24Y110/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y110/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X24Y110/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X24Y110/INT_L.SR1END2->>FAN_ALT5 INT_L_X24Y110/INT_L.SR1END2->>IMUX_L38 INT_L_X24Y110/INT_L.SR1END2->>SR1BEG3 INT_L_X24Y110/INT_L.SR1END_N3_3->>IMUX_L8 INT_L_X24Y111/INT_L.SS2END1->>EE2BEG1 INT_L_X24Y111/INT_L.SS2END1->>ER1BEG2 INT_L_X24Y111/INT_L.SS2END1->>IMUX_L11 INT_L_X24Y111/INT_L.SS2END1->>IMUX_L27 INT_L_X24Y111/INT_L.SS2END1->>IMUX_L35 INT_L_X24Y111/INT_L.SS2END1->>SR1BEG2 INT_L_X24Y112/INT_L.SL1END1->>ER1BEG2 INT_L_X24Y112/INT_L.SL1END1->>IMUX_L2 INT_L_X24Y112/INT_L.SL1END1->>IMUX_L27 INT_L_X24Y112/INT_L.SL1END1->>IMUX_L35 INT_L_X24Y112/INT_L.SL1END1->>IMUX_L43 INT_L_X24Y113/INT_L.SR1END1->>IMUX_L11 INT_L_X24Y113/INT_L.SR1END1->>IMUX_L27 INT_L_X24Y113/INT_L.SR1END1->>IMUX_L35 INT_L_X24Y113/INT_L.SR1END1->>IMUX_L44 INT_L_X24Y113/INT_L.SR1END1->>SE2BEG1 INT_L_X24Y113/INT_L.SR1END1->>SL1BEG1 INT_L_X24Y113/INT_L.SR1END1->>SS2BEG1 INT_L_X24Y114/INT_L.WL1END0->>IMUX_L18 INT_L_X24Y114/INT_L.WL1END0->>SR1BEG1 INT_L_X24Y114/INT_L.WW2END3->>IMUX_L31 INT_L_X24Y114/INT_L.WW2END3->>IMUX_L7 INT_L_X24Y115/INT_L.FAN_BOUNCE_S3_4->>IMUX_L15 INT_L_X24Y115/INT_L.FAN_BOUNCE_S3_4->>IMUX_L31 INT_L_X24Y115/INT_L.FAN_BOUNCE_S3_4->>IMUX_L7 INT_L_X24Y115/INT_L.WW2END_N0_3->>IMUX_L40 INT_L_X24Y116/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X24Y116/INT_L.NL1END_S3_0->>IMUX_L31 INT_L_X24Y116/INT_L.NL1END_S3_0->>IMUX_L47 INT_L_X24Y116/INT_L.NW2END1->>FAN_ALT4 INT_L_X24Y116/INT_L.NW2END1->>IMUX_L1 INT_L_X24Y116/INT_L.NW2END1->>IMUX_L18 INT_L_X24Y116/INT_L.NW2END1->>NL1BEG0 INT_L_X26Y111/INT_L.EE2END1->>IMUX_L10 INT_L_X26Y111/INT_L.EE2END1->>IMUX_L11 INT_L_X26Y111/INT_L.EE2END1->>IMUX_L26 INT_L_X26Y111/INT_L.EL1END1->>IMUX_L33 INT_L_X26Y111/INT_L.EL1END1->>NR1BEG1 INT_L_X26Y111/INT_L.ER1END3->>IMUX_L15 INT_L_X26Y111/INT_L.ER1END3->>IMUX_L31 INT_L_X26Y112/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y112/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X26Y112/INT_L.GFAN0->>IMUX_L8 INT_L_X26Y112/INT_L.NR1END1->>BYP_ALT5 INT_L_X26Y112/INT_L.NR1END1->>GFAN0 INT_L_X26Y112/INT_L.NR1END1->>IMUX_L27 INT_L_X26Y112/INT_L.NR1END1->>NN2BEG1 INT_L_X26Y114/INT_L.NN2END1->>IMUX_L11 INT_L_X26Y114/INT_L.NN2END1->>NE2BEG1 INT_L_X26Y114/INT_L.WL1END3->>IMUX_L15 INT_L_X26Y114/INT_L.WL1END3->>IMUX_L31 INT_L_X26Y114/INT_L.WL1END3->>WW2BEG3 INT_L_X26Y115/INT_L.WL1END_N1_3->>WR1BEG1 INT_L_X30Y116/INT_L.NE2END0->>IMUX_L1 INT_R_X25Y111/INT_R.ER1END2->>EL1BEG1 INT_R_X25Y111/INT_R.ER1END2->>ER1BEG3 INT_R_X25Y112/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X25Y112/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X25Y112/INT_R.ER1END2->>BYP_ALT3 INT_R_X25Y112/INT_R.ER1END2->>IMUX6 INT_R_X25Y112/INT_R.SE2END1->>IMUX2 INT_R_X25Y112/INT_R.SE2END1->>IMUX26 INT_R_X25Y113/INT_R.BYP_BOUNCE_N3_3->>IMUX1 INT_R_X25Y114/INT_R.SR1END1->>IMUX11 INT_R_X25Y114/INT_R.SR1END1->>IMUX12 INT_R_X25Y114/INT_R.SR1END1->>WL1BEG0 INT_R_X25Y115/INT_R.WR1END1->>NW2BEG1 INT_R_X25Y115/INT_R.WR1END1->>SR1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y115/INT_R.LOGIC_OUTS4->>WL1BEG_N3 INT_R_X27Y115/INT_R.NE2END1->>IMUX11 INT_R_X27Y115/INT_R.NL1BEG_N3->>IMUX45 INT_R_X29Y115/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 73, 

sqrrdy - 
wires: CLBLL_R_X27Y108/CLBLL_IMUX7 CLBLL_R_X27Y108/CLBLL_LL_A1 CLBLL_R_X27Y109/CLBLL_ER1BEG0 CLBLL_R_X27Y109/CLBLL_IMUX14 CLBLL_R_X27Y109/CLBLL_IMUX6 CLBLL_R_X27Y109/CLBLL_IMUX8 CLBLL_R_X27Y109/CLBLL_LL_A5 CLBLL_R_X27Y109/CLBLL_L_A1 CLBLL_R_X27Y109/CLBLL_L_B1 CLBLL_R_X27Y109/CLBLL_WL1END2 CLBLL_R_X27Y110/CLBLL_IMUX14 CLBLL_R_X27Y110/CLBLL_IMUX15 CLBLL_R_X27Y110/CLBLL_IMUX6 CLBLL_R_X27Y110/CLBLL_IMUX7 CLBLL_R_X27Y110/CLBLL_LL_A1 CLBLL_R_X27Y110/CLBLL_LL_B1 CLBLL_R_X27Y110/CLBLL_L_A1 CLBLL_R_X27Y110/CLBLL_L_B1 CLBLL_R_X27Y111/CLBLL_IMUX15 CLBLL_R_X27Y111/CLBLL_IMUX16 CLBLL_R_X27Y111/CLBLL_IMUX6 CLBLL_R_X27Y111/CLBLL_IMUX7 CLBLL_R_X27Y111/CLBLL_LL_A1 CLBLL_R_X27Y111/CLBLL_LL_B1 CLBLL_R_X27Y111/CLBLL_L_A1 CLBLL_R_X27Y111/CLBLL_L_B3 CLBLL_R_X27Y111/CLBLL_SW2A3 CLBLL_R_X27Y111/CLBLL_WL1END2 CLBLL_R_X27Y111/CLBLL_WR1END0 CLBLL_R_X27Y112/CLBLL_ER1BEG0 CLBLL_R_X27Y112/CLBLL_SE2A3 CLBLL_R_X27Y113/CLBLL_IMUX15 CLBLL_R_X27Y113/CLBLL_IMUX28 CLBLL_R_X27Y113/CLBLL_IMUX6 CLBLL_R_X27Y113/CLBLL_IMUX7 CLBLL_R_X27Y113/CLBLL_LL_A1 CLBLL_R_X27Y113/CLBLL_LL_B1 CLBLL_R_X27Y113/CLBLL_LL_C4 CLBLL_R_X27Y113/CLBLL_L_A1 CLBLL_R_X27Y113/CLBLL_SW2A3 CLBLL_R_X27Y113/CLBLL_WL1END2 CLBLL_R_X27Y115/CLBLL_ER1BEG3 CLBLL_R_X27Y115/CLBLL_IMUX28 CLBLL_R_X27Y115/CLBLL_IMUX8 CLBLL_R_X27Y115/CLBLL_LL_A5 CLBLL_R_X27Y115/CLBLL_LL_AMUX CLBLL_R_X27Y115/CLBLL_LL_C4 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y116/CLBLL_EE2A3 CLBLM_L_X28Y108/CLBLM_IMUX15 CLBLM_L_X28Y108/CLBLM_IMUX4 CLBLM_L_X28Y108/CLBLM_M_A6 CLBLM_L_X28Y108/CLBLM_M_B1 CLBLM_L_X28Y109/CLBLM_ER1BEG0 CLBLM_L_X28Y109/CLBLM_IMUX15 CLBLM_L_X28Y109/CLBLM_IMUX32 CLBLM_L_X28Y109/CLBLM_IMUX38 CLBLM_L_X28Y109/CLBLM_IMUX7 CLBLM_L_X28Y109/CLBLM_M_A1 CLBLM_L_X28Y109/CLBLM_M_B1 CLBLM_L_X28Y109/CLBLM_M_C1 CLBLM_L_X28Y109/CLBLM_M_D3 CLBLM_L_X28Y109/CLBLM_WL1END2 CLBLM_L_X28Y110/CLBLM_IMUX15 CLBLM_L_X28Y110/CLBLM_IMUX22 CLBLM_L_X28Y110/CLBLM_IMUX47 CLBLM_L_X28Y110/CLBLM_IMUX8 CLBLM_L_X28Y110/CLBLM_M_A5 CLBLM_L_X28Y110/CLBLM_M_B1 CLBLM_L_X28Y110/CLBLM_M_C3 CLBLM_L_X28Y110/CLBLM_M_D5 CLBLM_L_X28Y111/CLBLM_IMUX18 CLBLM_L_X28Y111/CLBLM_IMUX31 CLBLM_L_X28Y111/CLBLM_IMUX38 CLBLM_L_X28Y111/CLBLM_IMUX7 CLBLM_L_X28Y111/CLBLM_M_A1 CLBLM_L_X28Y111/CLBLM_M_B2 CLBLM_L_X28Y111/CLBLM_M_C5 CLBLM_L_X28Y111/CLBLM_M_D3 CLBLM_L_X28Y111/CLBLM_SW2A3 CLBLM_L_X28Y111/CLBLM_WL1END2 CLBLM_L_X28Y111/CLBLM_WR1END0 CLBLM_L_X28Y112/CLBLM_ER1BEG0 CLBLM_L_X28Y112/CLBLM_IMUX22 CLBLM_L_X28Y112/CLBLM_IMUX24 CLBLM_L_X28Y112/CLBLM_IMUX38 CLBLM_L_X28Y112/CLBLM_IMUX8 CLBLM_L_X28Y112/CLBLM_M_A5 CLBLM_L_X28Y112/CLBLM_M_B5 CLBLM_L_X28Y112/CLBLM_M_C3 CLBLM_L_X28Y112/CLBLM_M_D3 CLBLM_L_X28Y112/CLBLM_SE2A3 CLBLM_L_X28Y113/CLBLM_IMUX15 CLBLM_L_X28Y113/CLBLM_IMUX32 CLBLM_L_X28Y113/CLBLM_IMUX38 CLBLM_L_X28Y113/CLBLM_IMUX7 CLBLM_L_X28Y113/CLBLM_M_A1 CLBLM_L_X28Y113/CLBLM_M_B1 CLBLM_L_X28Y113/CLBLM_M_C1 CLBLM_L_X28Y113/CLBLM_M_D3 CLBLM_L_X28Y113/CLBLM_SW2A3 CLBLM_L_X28Y113/CLBLM_WL1END2 CLBLM_L_X28Y114/CLBLM_IMUX15 CLBLM_L_X28Y114/CLBLM_IMUX22 CLBLM_L_X28Y114/CLBLM_IMUX7 CLBLM_L_X28Y114/CLBLM_M_A1 CLBLM_L_X28Y114/CLBLM_M_B1 CLBLM_L_X28Y114/CLBLM_M_C3 CLBLM_L_X28Y115/CLBLM_ER1BEG3 CLBLM_L_X28Y115/CLBLM_IMUX24 CLBLM_L_X28Y115/CLBLM_IMUX31 CLBLM_L_X28Y115/CLBLM_IMUX38 CLBLM_L_X28Y115/CLBLM_IMUX7 CLBLM_L_X28Y115/CLBLM_M_A1 CLBLM_L_X28Y115/CLBLM_M_B5 CLBLM_L_X28Y115/CLBLM_M_C5 CLBLM_L_X28Y115/CLBLM_M_D3 CLBLM_L_X28Y116/CLBLM_IMUX15 CLBLM_L_X28Y116/CLBLM_IMUX31 CLBLM_L_X28Y116/CLBLM_IMUX47 CLBLM_L_X28Y116/CLBLM_IMUX8 CLBLM_L_X28Y116/CLBLM_M_A5 CLBLM_L_X28Y116/CLBLM_M_B1 CLBLM_L_X28Y116/CLBLM_M_C5 CLBLM_L_X28Y116/CLBLM_M_D5 CLBLM_L_X30Y116/CLBLM_EE2A3 CLBLM_L_X30Y116/CLBLM_IMUX47 CLBLM_L_X30Y116/CLBLM_IMUX7 CLBLM_L_X30Y116/CLBLM_M_A1 CLBLM_L_X30Y116/CLBLM_M_D5 INT_L_X28Y108/FAN_ALT1 INT_L_X28Y108/FAN_BOUNCE1 INT_L_X28Y108/IMUX_L15 INT_L_X28Y108/IMUX_L4 INT_L_X28Y108/SL1END3 INT_L_X28Y109/ER1END0 INT_L_X28Y109/IMUX_L15 INT_L_X28Y109/IMUX_L32 INT_L_X28Y109/IMUX_L38 INT_L_X28Y109/IMUX_L7 INT_L_X28Y109/NR1BEG3 INT_L_X28Y109/SL1BEG3 INT_L_X28Y109/SS2END3 INT_L_X28Y109/WL1BEG2 INT_L_X28Y110/BYP_ALT6 INT_L_X28Y110/BYP_BOUNCE6 INT_L_X28Y110/IMUX_L15 INT_L_X28Y110/IMUX_L22 INT_L_X28Y110/IMUX_L47 INT_L_X28Y110/IMUX_L8 INT_L_X28Y110/NR1END3 INT_L_X28Y110/SS2A3 INT_L_X28Y110/SS2END_N0_3 INT_L_X28Y110/WR1BEG_S0 INT_L_X28Y111/BYP_BOUNCE_N3_6 INT_L_X28Y111/IMUX_L18 INT_L_X28Y111/IMUX_L31 INT_L_X28Y111/IMUX_L38 INT_L_X28Y111/IMUX_L7 INT_L_X28Y111/SS2BEG3 INT_L_X28Y111/SS2END3 INT_L_X28Y111/SW2A3 INT_L_X28Y111/WL1BEG2 INT_L_X28Y111/WR1BEG0 INT_L_X28Y112/ER1END0 INT_L_X28Y112/IMUX_L22 INT_L_X28Y112/IMUX_L24 INT_L_X28Y112/IMUX_L38 INT_L_X28Y112/IMUX_L8 INT_L_X28Y112/NR1BEG0 INT_L_X28Y112/SE2END3 INT_L_X28Y112/SS2A3 INT_L_X28Y112/SS2END_N0_3 INT_L_X28Y112/SW2BEG3 INT_L_X28Y113/IMUX_L15 INT_L_X28Y113/IMUX_L32 INT_L_X28Y113/IMUX_L38 INT_L_X28Y113/IMUX_L7 INT_L_X28Y113/NN2BEG0 INT_L_X28Y113/NR1END0 INT_L_X28Y113/SS2BEG3 INT_L_X28Y113/SS2END3 INT_L_X28Y113/SW2A3 INT_L_X28Y113/WL1BEG2 INT_L_X28Y114/IMUX_L15 INT_L_X28Y114/IMUX_L22 INT_L_X28Y114/IMUX_L7 INT_L_X28Y114/NN2A0 INT_L_X28Y114/NN2END_S2_0 INT_L_X28Y114/SL1END3 INT_L_X28Y114/SS2A3 INT_L_X28Y114/SS2END_N0_3 INT_L_X28Y114/SW2BEG3 INT_L_X28Y115/ER1END3 INT_L_X28Y115/IMUX_L24 INT_L_X28Y115/IMUX_L31 INT_L_X28Y115/IMUX_L38 INT_L_X28Y115/IMUX_L7 INT_L_X28Y115/NN2END0 INT_L_X28Y115/NR1BEG3 INT_L_X28Y115/SL1BEG3 INT_L_X28Y115/SS2BEG3 INT_L_X28Y116/EE2BEG3 INT_L_X28Y116/ER1END_N3_3 INT_L_X28Y116/IMUX_L15 INT_L_X28Y116/IMUX_L31 INT_L_X28Y116/IMUX_L47 INT_L_X28Y116/IMUX_L8 INT_L_X28Y116/NR1END3 INT_L_X30Y116/EE2END3 INT_L_X30Y116/IMUX_L47 INT_L_X30Y116/IMUX_L7 INT_R_X27Y108/ER1BEG_S0 INT_R_X27Y108/IMUX7 INT_R_X27Y108/SR1END3 INT_R_X27Y109/ER1BEG0 INT_R_X27Y109/IMUX14 INT_R_X27Y109/IMUX6 INT_R_X27Y109/IMUX8 INT_R_X27Y109/SR1BEG3 INT_R_X27Y109/SR1END_N3_3 INT_R_X27Y109/WL1END2 INT_R_X27Y110/IMUX14 INT_R_X27Y110/IMUX15 INT_R_X27Y110/IMUX6 INT_R_X27Y110/IMUX7 INT_R_X27Y110/SL1END3 INT_R_X27Y110/WR1END_S1_0 INT_R_X27Y111/ER1BEG_S0 INT_R_X27Y111/IMUX15 INT_R_X27Y111/IMUX16 INT_R_X27Y111/IMUX6 INT_R_X27Y111/IMUX7 INT_R_X27Y111/SL1BEG3 INT_R_X27Y111/SW2END3 INT_R_X27Y111/WL1END2 INT_R_X27Y111/WR1END0 INT_R_X27Y112/ER1BEG0 INT_R_X27Y112/SE2A3 INT_R_X27Y112/SW2END_N0_3 INT_R_X27Y113/IMUX15 INT_R_X27Y113/IMUX28 INT_R_X27Y113/IMUX6 INT_R_X27Y113/IMUX7 INT_R_X27Y113/SE2BEG3 INT_R_X27Y113/SW2END3 INT_R_X27Y113/WL1END2 INT_R_X27Y114/SW2END_N0_3 INT_R_X27Y115/ER1BEG3 INT_R_X27Y115/FAN_ALT7 INT_R_X27Y115/FAN_BOUNCE7 INT_R_X27Y115/IMUX28 INT_R_X27Y115/IMUX8 INT_R_X27Y115/LOGIC_OUTS20 INT_R_X29Y116/EE2A3 VBRK_X73Y121/VBRK_EE2A3 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X28Y108/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y108/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y108/INT_L.SL1END3->>FAN_ALT1 INT_L_X28Y108/INT_L.SL1END3->>IMUX_L15 INT_L_X28Y109/INT_L.ER1END0->>IMUX_L32 INT_L_X28Y109/INT_L.SS2END3->>IMUX_L15 INT_L_X28Y109/INT_L.SS2END3->>IMUX_L38 INT_L_X28Y109/INT_L.SS2END3->>IMUX_L7 INT_L_X28Y109/INT_L.SS2END3->>NR1BEG3 INT_L_X28Y109/INT_L.SS2END3->>SL1BEG3 INT_L_X28Y109/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y110/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y110/INT_L.NR1END3->>BYP_ALT6 INT_L_X28Y110/INT_L.NR1END3->>IMUX_L15 INT_L_X28Y110/INT_L.NR1END3->>IMUX_L22 INT_L_X28Y110/INT_L.NR1END3->>IMUX_L47 INT_L_X28Y110/INT_L.NR1END3->>WR1BEG_S0 INT_L_X28Y110/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X28Y111/INT_L.BYP_BOUNCE_N3_6->>IMUX_L18 INT_L_X28Y111/INT_L.SS2END3->>IMUX_L31 INT_L_X28Y111/INT_L.SS2END3->>IMUX_L38 INT_L_X28Y111/INT_L.SS2END3->>IMUX_L7 INT_L_X28Y111/INT_L.SS2END3->>SS2BEG3 INT_L_X28Y111/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y112/INT_L.ER1END0->>IMUX_L24 INT_L_X28Y112/INT_L.ER1END0->>NR1BEG0 INT_L_X28Y112/INT_L.SE2END3->>IMUX_L22 INT_L_X28Y112/INT_L.SE2END3->>IMUX_L38 INT_L_X28Y112/INT_L.SE2END3->>SW2BEG3 INT_L_X28Y112/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X28Y113/INT_L.NR1END0->>IMUX_L32 INT_L_X28Y113/INT_L.NR1END0->>NN2BEG0 INT_L_X28Y113/INT_L.SS2END3->>IMUX_L15 INT_L_X28Y113/INT_L.SS2END3->>IMUX_L38 INT_L_X28Y113/INT_L.SS2END3->>IMUX_L7 INT_L_X28Y113/INT_L.SS2END3->>SS2BEG3 INT_L_X28Y113/INT_L.SS2END3->>WL1BEG2 INT_L_X28Y114/INT_L.SL1END3->>IMUX_L15 INT_L_X28Y114/INT_L.SL1END3->>IMUX_L22 INT_L_X28Y114/INT_L.SL1END3->>IMUX_L7 INT_L_X28Y114/INT_L.SL1END3->>SW2BEG3 INT_L_X28Y115/INT_L.ER1END3->>IMUX_L31 INT_L_X28Y115/INT_L.ER1END3->>IMUX_L38 INT_L_X28Y115/INT_L.ER1END3->>IMUX_L7 INT_L_X28Y115/INT_L.ER1END3->>NR1BEG3 INT_L_X28Y115/INT_L.ER1END3->>SL1BEG3 INT_L_X28Y115/INT_L.ER1END3->>SS2BEG3 INT_L_X28Y115/INT_L.NN2END0->>IMUX_L24 INT_L_X28Y116/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X28Y116/INT_L.NR1END3->>EE2BEG3 INT_L_X28Y116/INT_L.NR1END3->>IMUX_L15 INT_L_X28Y116/INT_L.NR1END3->>IMUX_L31 INT_L_X28Y116/INT_L.NR1END3->>IMUX_L47 INT_L_X30Y116/INT_L.EE2END3->>IMUX_L47 INT_L_X30Y116/INT_L.EE2END3->>IMUX_L7 INT_R_X27Y108/INT_R.SR1END3->>ER1BEG_S0 INT_R_X27Y108/INT_R.SR1END3->>IMUX7 INT_R_X27Y109/INT_R.SR1END_N3_3->>IMUX8 INT_R_X27Y109/INT_R.WL1END2->>IMUX14 INT_R_X27Y109/INT_R.WL1END2->>IMUX6 INT_R_X27Y109/INT_R.WL1END2->>SR1BEG3 INT_R_X27Y110/INT_R.SL1END3->>IMUX14 INT_R_X27Y110/INT_R.SL1END3->>IMUX15 INT_R_X27Y110/INT_R.SL1END3->>IMUX6 INT_R_X27Y110/INT_R.SL1END3->>IMUX7 INT_R_X27Y111/INT_R.SW2END3->>ER1BEG_S0 INT_R_X27Y111/INT_R.SW2END3->>IMUX15 INT_R_X27Y111/INT_R.SW2END3->>IMUX7 INT_R_X27Y111/INT_R.SW2END3->>SL1BEG3 INT_R_X27Y111/INT_R.WL1END2->>IMUX6 INT_R_X27Y111/INT_R.WR1END0->>IMUX16 INT_R_X27Y113/INT_R.SW2END3->>IMUX15 INT_R_X27Y113/INT_R.SW2END3->>IMUX7 INT_R_X27Y113/INT_R.SW2END3->>SE2BEG3 INT_R_X27Y113/INT_R.WL1END2->>IMUX28 INT_R_X27Y113/INT_R.WL1END2->>IMUX6 INT_R_X27Y115/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X27Y115/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X27Y115/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X27Y115/INT_R.LOGIC_OUTS20->>FAN_ALT7 INT_R_X27Y115/INT_R.LOGIC_OUTS20->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 73, 

cypher[3]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_BYP7 CLBLL_R_X23Y109/CLBLL_EL1BEG1 CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y109/CLBLL_L_C CLBLL_R_X23Y109/CLBLL_L_DX CLBLL_R_X25Y108/CLBLL_SE2A0 CLBLL_R_X25Y109/CLBLL_BYP0 CLBLL_R_X25Y109/CLBLL_L_AX CLBLM_L_X24Y109/CLBLM_EL1BEG1 CLBLM_L_X26Y108/CLBLM_SE2A0 CLBLM_L_X26Y109/CLBLM_IMUX16 CLBLM_L_X26Y109/CLBLM_L_B3 INT_L_X24Y109/EL1BEG0 INT_L_X24Y109/EL1END1 INT_L_X26Y108/NR1BEG0 INT_L_X26Y108/SE2END0 INT_L_X26Y109/IMUX_L16 INT_L_X26Y109/NR1END0 INT_R_X23Y109/BYP7 INT_R_X23Y109/BYP_ALT7 INT_R_X23Y109/EL1BEG1 INT_R_X23Y109/FAN_BOUNCE_S3_4 INT_R_X23Y109/LOGIC_OUTS10 INT_R_X23Y109/NL1BEG1 INT_R_X23Y110/FAN_ALT4 INT_R_X23Y110/FAN_BOUNCE4 INT_R_X23Y110/NL1END1 INT_R_X25Y108/EL1END_S3_0 INT_R_X25Y108/SE2A0 INT_R_X25Y109/BYP0 INT_R_X25Y109/BYP_ALT0 INT_R_X25Y109/EL1END0 INT_R_X25Y109/SE2BEG0 VBRK_X60Y114/VBRK_EL1BEG1 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y109/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X24Y109/INT_L.EL1END1->>EL1BEG0 INT_L_X26Y108/INT_L.SE2END0->>NR1BEG0 INT_L_X26Y109/INT_L.NR1END0->>IMUX_L16 INT_R_X23Y109/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y109/INT_R.FAN_BOUNCE_S3_4->>BYP_ALT7 INT_R_X23Y109/INT_R.LOGIC_OUTS10->>EL1BEG1 INT_R_X23Y109/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X23Y110/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y110/INT_R.NL1END1->>FAN_ALT4 INT_R_X25Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X25Y109/INT_R.EL1END0->>BYP_ALT0 INT_R_X25Y109/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[3] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX23 CLBLL_R_X23Y109/CLBLL_LL_DMUX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS23 CLBLL_R_X23Y109/CLBLL_L_C3 CLBLM_L_X22Y109/CLBLM_BYP6 CLBLM_L_X22Y109/CLBLM_BYP7 CLBLM_L_X22Y109/CLBLM_IMUX36 CLBLM_L_X22Y109/CLBLM_IMUX43 CLBLM_L_X22Y109/CLBLM_L_D2 CLBLM_L_X22Y109/CLBLM_L_DX CLBLM_L_X22Y109/CLBLM_M_D6 CLBLM_L_X22Y109/CLBLM_M_DX INT_L_X22Y109/BYP_ALT6 INT_L_X22Y109/BYP_ALT7 INT_L_X22Y109/BYP_L6 INT_L_X22Y109/BYP_L7 INT_L_X22Y109/FAN_BOUNCE_S3_0 INT_L_X22Y109/IMUX_L36 INT_L_X22Y109/IMUX_L43 INT_L_X22Y109/NL1BEG0 INT_L_X22Y109/NL1END_S3_0 INT_L_X22Y109/WL1END0 INT_L_X22Y109/WR1END2 INT_L_X22Y110/FAN_ALT0 INT_L_X22Y110/FAN_BOUNCE0 INT_L_X22Y110/NL1END0 INT_R_X23Y109/IMUX23 INT_R_X23Y109/LOGIC_OUTS23 INT_R_X23Y109/NL1BEG0 INT_R_X23Y109/NL1END_S3_0 INT_R_X23Y109/WL1BEG0 INT_R_X23Y109/WR1BEG2 INT_R_X23Y110/NL1END0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y109/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y109/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y109/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y109/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y109/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y109/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y109/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y109/INT_L.WR1END2->>IMUX_L36 INT_L_X22Y109/INT_L.WR1END2->>IMUX_L43 INT_L_X22Y110/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y110/INT_L.NL1END0->>FAN_ALT0 INT_R_X23Y109/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X23Y109/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X23Y109/INT_R.LOGIC_OUTS23->>WR1BEG2 INT_R_X23Y109/INT_R.NL1END_S3_0->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry_n_4 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX34 CLBLL_R_X23Y109/CLBLL_L_C6 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y109/CLBLM_L_DMUX INT_L_X22Y108/SE2A1 INT_L_X22Y109/LOGIC_OUTS_L19 INT_L_X22Y109/SE2BEG1 INT_R_X23Y108/NR1BEG1 INT_R_X23Y108/SE2END1 INT_R_X23Y109/IMUX34 INT_R_X23Y109/NR1END1 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y109/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y109/INT_L.LOGIC_OUTS_L19->>SE2BEG1 INT_R_X23Y108/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y109/INT_R.NR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[3] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX20 CLBLL_R_X23Y109/CLBLL_L_C2 CLBLM_L_X22Y109/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y109/CLBLM_M_DMUX INT_L_X22Y108/ER1BEG2 INT_L_X22Y108/SL1END1 INT_L_X22Y109/LOGIC_OUTS_L23 INT_L_X22Y109/SL1BEG1 INT_R_X23Y108/ER1END2 INT_R_X23Y108/NR1BEG2 INT_R_X23Y109/IMUX20 INT_R_X23Y109/NR1END2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y108/INT_L.SL1END1->>ER1BEG2 INT_L_X22Y109/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_R_X23Y108/INT_R.ER1END2->>NR1BEG2 INT_R_X23Y109/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[4]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX24 CLBLL_R_X23Y109/CLBLL_LL_B5 CLBLL_R_X23Y110/CLBLL_EE2BEG0 CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS8 CLBLL_R_X23Y110/CLBLL_L_A CLBLL_R_X25Y110/CLBLL_ER1BEG1 CLBLM_L_X24Y110/CLBLM_EE2BEG0 CLBLM_L_X26Y109/CLBLM_IMUX18 CLBLM_L_X26Y109/CLBLM_M_B2 CLBLM_L_X26Y110/CLBLM_ER1BEG1 INT_L_X24Y110/EE2A0 INT_L_X26Y109/IMUX_L18 INT_L_X26Y109/SL1END1 INT_L_X26Y110/ER1END1 INT_L_X26Y110/SL1BEG1 INT_R_X23Y109/IMUX24 INT_R_X23Y109/SL1END0 INT_R_X23Y110/EE2BEG0 INT_R_X23Y110/LOGIC_OUTS8 INT_R_X23Y110/SL1BEG0 INT_R_X25Y110/EE2END0 INT_R_X25Y110/ER1BEG1 VBRK_X60Y115/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_A->CLBLL_LOGIC_OUTS8 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X26Y109/INT_L.SL1END1->>IMUX_L18 INT_L_X26Y110/INT_L.ER1END1->>SL1BEG1 INT_R_X23Y109/INT_R.SL1END0->>IMUX24 INT_R_X23Y110/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X23Y110/INT_R.LOGIC_OUTS8->>SL1BEG0 INT_R_X25Y110/INT_R.EE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[4] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX10 CLBLL_R_X23Y110/CLBLL_LL_AMUX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y110/CLBLL_L_A4 CLBLM_L_X22Y110/CLBLM_BYP0 CLBLM_L_X22Y110/CLBLM_BYP1 CLBLM_L_X22Y110/CLBLM_IMUX3 CLBLM_L_X22Y110/CLBLM_IMUX4 CLBLM_L_X22Y110/CLBLM_L_A2 CLBLM_L_X22Y110/CLBLM_L_AX CLBLM_L_X22Y110/CLBLM_M_A6 CLBLM_L_X22Y110/CLBLM_M_AX INT_L_X22Y109/ER1BEG_S0 INT_L_X22Y109/SR1END3 INT_L_X22Y110/BYP_ALT0 INT_L_X22Y110/BYP_ALT1 INT_L_X22Y110/BYP_BOUNCE0 INT_L_X22Y110/BYP_L0 INT_L_X22Y110/BYP_L1 INT_L_X22Y110/ER1BEG0 INT_L_X22Y110/IMUX_L3 INT_L_X22Y110/IMUX_L4 INT_L_X22Y110/SR1BEG3 INT_L_X22Y110/SR1END_N3_3 INT_L_X22Y110/WL1END1 INT_L_X22Y110/WR1END3 INT_R_X23Y110/ER1END0 INT_R_X23Y110/IMUX10 INT_R_X23Y110/LOGIC_OUTS20 INT_R_X23Y110/WL1BEG1 INT_R_X23Y110/WR1BEG3 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X23Y110/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X22Y109/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y110/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y110/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y110/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y110/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y110/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X22Y110/INT_L.WL1END1->>IMUX_L3 INT_L_X22Y110/INT_L.WL1END1->>IMUX_L4 INT_L_X22Y110/INT_L.WR1END3->>SR1BEG3 INT_R_X23Y110/INT_R.ER1END0->>IMUX10 INT_R_X23Y110/INT_R.LOGIC_OUTS20->>WL1BEG1 INT_R_X23Y110/INT_R.LOGIC_OUTS20->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__0_n_7 - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX3 CLBLL_R_X23Y110/CLBLL_L_A2 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y110/CLBLM_L_AMUX INT_L_X22Y110/EL1BEG1 INT_L_X22Y110/LOGIC_OUTS_L16 INT_R_X23Y110/EL1END1 INT_R_X23Y110/IMUX3 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y110/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X23Y110/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[4] - 
wires: CLBLL_R_X23Y110/CLBLL_EE2A2 CLBLL_R_X23Y110/CLBLL_IMUX6 CLBLL_R_X23Y110/CLBLL_L_A1 CLBLL_R_X23Y110/CLBLL_WR1END3 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y110/CLBLM_M_AMUX CLBLM_L_X24Y110/CLBLM_EE2A2 CLBLM_L_X24Y110/CLBLM_WR1END3 INT_L_X22Y110/EE2BEG2 INT_L_X22Y110/LOGIC_OUTS_L20 INT_L_X24Y110/EE2END2 INT_L_X24Y110/WR1BEG3 INT_R_X23Y110/EE2A2 INT_R_X23Y110/IMUX6 INT_R_X23Y110/WR1END3 VBRK_X60Y115/VBRK_EE2A2 VBRK_X60Y115/VBRK_WR1END3 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X22Y110/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y110/INT_L.LOGIC_OUTS_L20->>EE2BEG2 INT_L_X24Y110/INT_L.EE2END2->>WR1BEG3 INT_R_X23Y110/INT_R.WR1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[5]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX29 CLBLL_R_X23Y109/CLBLL_LL_C2 CLBLL_R_X23Y109/CLBLL_SE2A3 CLBLL_R_X23Y109/CLBLL_WL1END2 CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y110/CLBLL_L_B CLBLL_R_X23Y110/CLBLL_L_BMUX CLBLL_R_X25Y109/CLBLL_EE2A3 CLBLM_L_X24Y109/CLBLM_SE2A3 CLBLM_L_X24Y109/CLBLM_WL1END2 CLBLM_L_X26Y109/CLBLM_EE2A3 CLBLM_L_X26Y109/CLBLM_IMUX22 CLBLM_L_X26Y109/CLBLM_M_C3 INT_L_X24Y109/EE2BEG3 INT_L_X24Y109/SE2END3 INT_L_X24Y109/WL1BEG2 INT_L_X26Y109/EE2END3 INT_L_X26Y109/IMUX_L22 INT_R_X23Y109/IMUX29 INT_R_X23Y109/SE2A3 INT_R_X23Y109/WL1END2 INT_R_X23Y110/LOGIC_OUTS17 INT_R_X23Y110/SE2BEG3 INT_R_X25Y109/EE2A3 VBRK_X60Y114/VBRK_SE2A3 VBRK_X60Y114/VBRK_WL1END2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X24Y109/INT_L.SE2END3->>EE2BEG3 INT_L_X24Y109/INT_L.SE2END3->>WL1BEG2 INT_L_X26Y109/INT_L.EE2END3->>IMUX_L22 INT_R_X23Y109/INT_R.WL1END2->>IMUX29 INT_R_X23Y110/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[5] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX16 CLBLL_R_X23Y110/CLBLL_LL_BMUX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y110/CLBLL_L_B3 CLBLM_L_X22Y110/CLBLM_BYP4 CLBLM_L_X22Y110/CLBLM_BYP5 CLBLM_L_X22Y110/CLBLM_IMUX12 CLBLM_L_X22Y110/CLBLM_IMUX13 CLBLM_L_X22Y110/CLBLM_L_B6 CLBLM_L_X22Y110/CLBLM_L_BX CLBLM_L_X22Y110/CLBLM_M_B6 CLBLM_L_X22Y110/CLBLM_M_BX INT_L_X22Y109/SE2A0 INT_L_X22Y110/BYP_ALT4 INT_L_X22Y110/BYP_ALT5 INT_L_X22Y110/BYP_BOUNCE4 INT_L_X22Y110/BYP_L4 INT_L_X22Y110/BYP_L5 INT_L_X22Y110/IMUX_L12 INT_L_X22Y110/IMUX_L13 INT_L_X22Y110/SE2BEG0 INT_L_X22Y110/SR1BEG_S0 INT_L_X22Y110/WL1END2 INT_L_X22Y110/WR1END_S1_0 INT_L_X22Y111/WR1END0 INT_R_X23Y109/NR1BEG0 INT_R_X23Y109/SE2END0 INT_R_X23Y110/IMUX16 INT_R_X23Y110/LOGIC_OUTS21 INT_R_X23Y110/NR1END0 INT_R_X23Y110/WL1BEG2 INT_R_X23Y110/WR1BEG_S0 INT_R_X23Y111/WR1BEG0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y110/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y110/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y110/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y110/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y110/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y110/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y110/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y110/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X22Y110/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y110/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y109/INT_R.SE2END0->>NR1BEG0 INT_R_X23Y110/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y110/INT_R.LOGIC_OUTS21->>WR1BEG_S0 INT_R_X23Y110/INT_R.NR1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__0_n_6 - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX19 CLBLL_R_X23Y110/CLBLL_L_B2 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y110/CLBLM_L_BMUX INT_L_X22Y110/EL1BEG2 INT_L_X22Y110/LOGIC_OUTS_L17 INT_R_X23Y110/EL1END2 INT_R_X23Y110/FAN_ALT5 INT_R_X23Y110/FAN_BOUNCE5 INT_R_X23Y110/IMUX19 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y110/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X23Y110/INT_R.EL1END2->>FAN_ALT5 INT_R_X23Y110/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y110/INT_R.FAN_BOUNCE5->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[5] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX14 CLBLL_R_X23Y110/CLBLL_L_B1 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y110/CLBLM_M_BMUX INT_L_X22Y110/LOGIC_OUTS_L21 INT_L_X22Y110/NE2BEG3 INT_L_X22Y111/NE2A3 INT_R_X23Y110/IMUX14 INT_R_X23Y110/SL1END3 INT_R_X23Y111/NE2END3 INT_R_X23Y111/SL1BEG3 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X22Y110/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y110/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_R_X23Y110/INT_R.SL1END3->>IMUX14 INT_R_X23Y111/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[6]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_SE2A2 CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y110/CLBLL_L_C CLBLL_R_X25Y109/CLBLL_EE2A2 CLBLM_L_X22Y109/CLBLM_IMUX21 CLBLM_L_X22Y109/CLBLM_L_C4 CLBLM_L_X24Y109/CLBLM_SE2A2 CLBLM_L_X26Y109/CLBLM_EE2A2 CLBLM_L_X26Y109/CLBLM_IMUX20 CLBLM_L_X26Y109/CLBLM_L_C2 INT_L_X22Y109/IMUX_L21 INT_L_X22Y109/SW2END2 INT_L_X24Y109/EE2BEG2 INT_L_X24Y109/SE2END2 INT_L_X26Y109/EE2END2 INT_L_X26Y109/IMUX_L20 INT_R_X23Y109/SE2A2 INT_R_X23Y109/SW2A2 INT_R_X23Y110/LOGIC_OUTS10 INT_R_X23Y110/SE2BEG2 INT_R_X23Y110/SW2BEG2 INT_R_X25Y109/EE2A2 VBRK_X60Y114/VBRK_SE2A2 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X22Y109/INT_L.SW2END2->>IMUX_L21 INT_L_X24Y109/INT_L.SE2END2->>EE2BEG2 INT_L_X26Y109/INT_L.EE2END2->>IMUX_L20 INT_R_X23Y110/INT_R.LOGIC_OUTS10->>SE2BEG2 INT_R_X23Y110/INT_R.LOGIC_OUTS10->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[6] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX30 CLBLL_R_X23Y110/CLBLL_LL_CMUX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS22 CLBLL_R_X23Y110/CLBLL_L_C5 CLBLM_L_X22Y110/CLBLM_BYP2 CLBLM_L_X22Y110/CLBLM_BYP3 CLBLM_L_X22Y110/CLBLM_IMUX34 CLBLM_L_X22Y110/CLBLM_IMUX35 CLBLM_L_X22Y110/CLBLM_L_C6 CLBLM_L_X22Y110/CLBLM_L_CX CLBLM_L_X22Y110/CLBLM_M_C6 CLBLM_L_X22Y110/CLBLM_M_CX INT_L_X22Y109/WL1END3 INT_L_X22Y110/BYP_ALT2 INT_L_X22Y110/BYP_ALT3 INT_L_X22Y110/BYP_L2 INT_L_X22Y110/BYP_L3 INT_L_X22Y110/FAN_ALT1 INT_L_X22Y110/FAN_ALT5 INT_L_X22Y110/FAN_BOUNCE1 INT_L_X22Y110/FAN_BOUNCE5 INT_L_X22Y110/IMUX_L34 INT_L_X22Y110/IMUX_L35 INT_L_X22Y110/NL1BEG_N3 INT_L_X22Y110/WL1END_N1_3 INT_L_X22Y110/WR1END1 INT_R_X23Y109/WL1BEG3 INT_R_X23Y110/IMUX30 INT_R_X23Y110/LOGIC_OUTS22 INT_R_X23Y110/NL1BEG_N3 INT_R_X23Y110/WL1BEG_N3 INT_R_X23Y110/WR1BEG1 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X23Y110/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X22Y110/INT_L.BYP_ALT2->>BYP_L2 INT_L_X22Y110/INT_L.BYP_ALT3->>BYP_L3 INT_L_X22Y110/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y110/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X22Y110/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X22Y110/INT_L.FAN_BOUNCE5->>IMUX_L35 INT_L_X22Y110/INT_L.NL1BEG_N3->>BYP_ALT3 INT_L_X22Y110/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X22Y110/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X22Y110/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X22Y110/INT_L.WR1END1->>IMUX_L34 INT_R_X23Y110/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X23Y110/INT_R.LOGIC_OUTS22->>WL1BEG_N3 INT_R_X23Y110/INT_R.LOGIC_OUTS22->>WR1BEG1 INT_R_X23Y110/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__0_n_5 - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX20 CLBLL_R_X23Y110/CLBLL_L_C2 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS18 CLBLM_L_X22Y110/CLBLM_L_CMUX INT_L_X22Y110/ER1BEG1 INT_L_X22Y110/LOGIC_OUTS_L18 INT_R_X23Y110/ER1END1 INT_R_X23Y110/IMUX20 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X22Y110/INT_L.LOGIC_OUTS_L18->>ER1BEG1 INT_R_X23Y110/INT_R.ER1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[6] - 
wires: CLBLL_R_X23Y110/CLBLL_EE2A0 CLBLL_R_X23Y110/CLBLL_IMUX34 CLBLL_R_X23Y110/CLBLL_L_C6 CLBLL_R_X23Y110/CLBLL_WR1END1 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS22 CLBLM_L_X22Y110/CLBLM_M_CMUX CLBLM_L_X24Y110/CLBLM_EE2A0 CLBLM_L_X24Y110/CLBLM_WR1END1 INT_L_X22Y110/EE2BEG0 INT_L_X22Y110/LOGIC_OUTS_L22 INT_L_X24Y110/EE2END0 INT_L_X24Y110/WR1BEG1 INT_R_X23Y110/EE2A0 INT_R_X23Y110/IMUX34 INT_R_X23Y110/WR1END1 VBRK_X60Y115/VBRK_EE2A0 VBRK_X60Y115/VBRK_WR1END1 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X22Y110/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X22Y110/INT_L.LOGIC_OUTS_L22->>EE2BEG0 INT_L_X24Y110/INT_L.EE2END0->>WR1BEG1 INT_R_X23Y110/INT_R.WR1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[7]_i_1_n_0 - 
wires: CLBLL_R_X23Y110/CLBLL_BYP7 CLBLL_R_X23Y110/CLBLL_L_DX CLBLL_R_X23Y111/CLBLL_EE2BEG0 CLBLL_R_X25Y110/CLBLL_IMUX0 CLBLL_R_X25Y110/CLBLL_L_A3 CLBLM_L_X22Y108/CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y108/CLBLM_L_B CLBLM_L_X22Y109/CLBLM_IMUX41 CLBLM_L_X22Y109/CLBLM_L_D1 CLBLM_L_X24Y111/CLBLM_EE2BEG0 INT_L_X22Y108/LOGIC_OUTS_L9 INT_L_X22Y108/NR1BEG1 INT_L_X22Y109/GFAN0 INT_L_X22Y109/IMUX_L41 INT_L_X22Y109/NN2BEG1 INT_L_X22Y109/NR1END1 INT_L_X22Y110/NN2A1 INT_L_X22Y111/EL1BEG0 INT_L_X22Y111/NN2END1 INT_L_X24Y111/EE2A0 INT_R_X23Y110/BYP7 INT_R_X23Y110/BYP_ALT7 INT_R_X23Y110/EL1END_S3_0 INT_R_X23Y111/EE2BEG0 INT_R_X23Y111/EL1END0 INT_R_X25Y110/IMUX0 INT_R_X25Y110/SL1END0 INT_R_X25Y111/EE2END0 INT_R_X25Y111/SL1BEG0 VBRK_X60Y116/VBRK_EE2BEG0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X25Y110/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X22Y108/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X22Y108/INT_L.LOGIC_OUTS_L9->>NR1BEG1 INT_L_X22Y109/INT_L.GFAN0->>IMUX_L41 INT_L_X22Y109/INT_L.NR1END1->>GFAN0 INT_L_X22Y109/INT_L.NR1END1->>NN2BEG1 INT_L_X22Y111/INT_L.NN2END1->>EL1BEG0 INT_R_X23Y110/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y110/INT_R.EL1END_S3_0->>BYP_ALT7 INT_R_X23Y111/INT_R.EL1END0->>EE2BEG0 INT_R_X25Y110/INT_R.SL1END0->>IMUX0 INT_R_X25Y111/INT_R.EE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[7] - 
wires: CLBLL_R_X21Y108/CLBLL_SE2A0 CLBLL_R_X21Y109/CLBLL_SW2A0 CLBLL_R_X23Y110/CLBLL_LL_DMUX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y108/CLBLM_IMUX16 CLBLM_L_X22Y108/CLBLM_L_B3 CLBLM_L_X22Y108/CLBLM_SE2A0 CLBLM_L_X22Y109/CLBLM_SW2A0 CLBLM_L_X22Y110/CLBLM_BYP6 CLBLM_L_X22Y110/CLBLM_BYP7 CLBLM_L_X22Y110/CLBLM_IMUX42 CLBLM_L_X22Y110/CLBLM_IMUX43 CLBLM_L_X22Y110/CLBLM_L_D6 CLBLM_L_X22Y110/CLBLM_L_DX CLBLM_L_X22Y110/CLBLM_M_D6 CLBLM_L_X22Y110/CLBLM_M_DX INT_L_X22Y108/IMUX_L16 INT_L_X22Y108/SE2END0 INT_L_X22Y109/SW2A0 INT_L_X22Y110/BYP_ALT6 INT_L_X22Y110/BYP_ALT7 INT_L_X22Y110/BYP_L6 INT_L_X22Y110/BYP_L7 INT_L_X22Y110/FAN_ALT7 INT_L_X22Y110/FAN_BOUNCE7 INT_L_X22Y110/FAN_BOUNCE_S3_0 INT_L_X22Y110/IMUX_L42 INT_L_X22Y110/IMUX_L43 INT_L_X22Y110/NL1BEG0 INT_L_X22Y110/NL1END_S3_0 INT_L_X22Y110/SW2BEG0 INT_L_X22Y110/WL1END0 INT_L_X22Y110/WR1END2 INT_L_X22Y111/FAN_ALT0 INT_L_X22Y111/FAN_BOUNCE0 INT_L_X22Y111/NL1END0 INT_R_X21Y108/SE2A0 INT_R_X21Y109/SE2BEG0 INT_R_X21Y109/SW2END0 INT_R_X23Y110/LOGIC_OUTS23 INT_R_X23Y110/WL1BEG0 INT_R_X23Y110/WR1BEG2 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_L_X22Y110/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X22Y108/INT_L.SE2END0->>IMUX_L16 INT_L_X22Y110/INT_L.BYP_ALT6->>BYP_L6 INT_L_X22Y110/INT_L.BYP_ALT7->>BYP_L7 INT_L_X22Y110/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y110/INT_L.FAN_BOUNCE7->>IMUX_L42 INT_L_X22Y110/INT_L.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_L_X22Y110/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X22Y110/INT_L.WL1END0->>NL1BEG0 INT_L_X22Y110/INT_L.WL1END0->>SW2BEG0 INT_L_X22Y110/INT_L.WR1END2->>FAN_ALT7 INT_L_X22Y110/INT_L.WR1END2->>IMUX_L43 INT_L_X22Y111/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_L_X22Y111/INT_L.NL1END0->>FAN_ALT0 INT_R_X21Y109/INT_R.SW2END0->>SE2BEG0 INT_R_X23Y110/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X23Y110/INT_R.LOGIC_OUTS23->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__0_n_4 - 
wires: CLBLM_L_X22Y108/CLBLM_IMUX19 CLBLM_L_X22Y108/CLBLM_L_B2 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS19 CLBLM_L_X22Y110/CLBLM_L_DMUX INT_L_X22Y108/IMUX_L19 INT_L_X22Y108/SS2END1 INT_L_X22Y109/SS2A1 INT_L_X22Y110/LOGIC_OUTS_L19 INT_L_X22Y110/SS2BEG1 
pips: CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X22Y108/INT_L.SS2END1->>IMUX_L19 INT_L_X22Y110/INT_L.LOGIC_OUTS_L19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[7] - 
wires: CLBLM_L_X22Y108/CLBLM_IMUX26 CLBLM_L_X22Y108/CLBLM_L_B4 CLBLM_L_X22Y110/CLBLM_LOGIC_OUTS23 CLBLM_L_X22Y110/CLBLM_M_DMUX INT_L_X22Y108/IMUX_L26 INT_L_X22Y108/SW2END1 INT_L_X22Y109/SE2A1 INT_L_X22Y110/LOGIC_OUTS_L23 INT_L_X22Y110/SE2BEG1 INT_R_X23Y108/SW2A1 INT_R_X23Y109/SE2END1 INT_R_X23Y109/SW2BEG1 
pips: CLBLM_L_X22Y108/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X22Y110/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X22Y108/INT_L.SW2END1->>IMUX_L26 INT_L_X22Y110/INT_L.LOGIC_OUTS_L23->>SE2BEG1 INT_R_X23Y109/INT_R.SE2END1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[8]_i_1_n_0 - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX8 CLBLL_R_X23Y110/CLBLL_LL_A5 CLBLL_R_X23Y111/CLBLL_BYP2 CLBLL_R_X23Y111/CLBLL_EL1BEG0 CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS17 CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y111/CLBLL_L_B CLBLL_R_X23Y111/CLBLL_L_BMUX CLBLL_R_X23Y111/CLBLL_L_CX CLBLL_R_X25Y110/CLBLL_IMUX16 CLBLL_R_X25Y110/CLBLL_L_B3 CLBLM_L_X24Y111/CLBLM_EL1BEG0 INT_L_X24Y110/EL1END_S3_0 INT_L_X24Y110/SE2A0 INT_L_X24Y111/EL1END0 INT_L_X24Y111/SE2BEG0 INT_R_X23Y109/SS2END3 INT_R_X23Y110/IMUX8 INT_R_X23Y110/SS2A3 INT_R_X23Y110/SS2END_N0_3 INT_R_X23Y111/BYP2 INT_R_X23Y111/BYP_ALT2 INT_R_X23Y111/EL1BEG0 INT_R_X23Y111/FAN_ALT1 INT_R_X23Y111/FAN_BOUNCE1 INT_R_X23Y111/LOGIC_OUTS17 INT_R_X23Y111/LOGIC_OUTS9 INT_R_X23Y111/SS2BEG3 INT_R_X25Y110/IMUX16 INT_R_X25Y110/SE2END0 VBRK_X60Y116/VBRK_EL1BEG0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_B->>CLBLL_L_BMUX CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y110/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_L_X24Y111/INT_L.EL1END0->>SE2BEG0 INT_R_X23Y110/INT_R.SS2END_N0_3->>IMUX8 INT_R_X23Y111/INT_R.BYP_ALT2->>BYP2 INT_R_X23Y111/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y111/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X23Y111/INT_R.LOGIC_OUTS17->>FAN_ALT1 INT_R_X23Y111/INT_R.LOGIC_OUTS17->>SS2BEG3 INT_R_X23Y111/INT_R.LOGIC_OUTS9->>EL1BEG0 INT_R_X25Y110/INT_R.SE2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[8] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX16 CLBLL_R_X23Y111/CLBLL_LL_AMUX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y111/CLBLL_L_B3 CLBLM_L_X22Y111/CLBLM_BYP0 CLBLM_L_X22Y111/CLBLM_BYP1 CLBLM_L_X22Y111/CLBLM_IMUX11 CLBLM_L_X22Y111/CLBLM_IMUX3 CLBLM_L_X22Y111/CLBLM_L_A2 CLBLM_L_X22Y111/CLBLM_L_AX CLBLM_L_X22Y111/CLBLM_M_A4 CLBLM_L_X22Y111/CLBLM_M_AX INT_L_X22Y110/ER1BEG3 INT_L_X22Y110/FAN_BOUNCE_S3_2 INT_L_X22Y110/FAN_BOUNCE_S3_6 INT_L_X22Y110/SW2END2 INT_L_X22Y111/BYP_ALT0 INT_L_X22Y111/BYP_ALT1 INT_L_X22Y111/BYP_L0 INT_L_X22Y111/BYP_L1 INT_L_X22Y111/FAN_ALT2 INT_L_X22Y111/FAN_ALT6 INT_L_X22Y111/FAN_BOUNCE2 INT_L_X22Y111/FAN_BOUNCE6 INT_L_X22Y111/IMUX_L11 INT_L_X22Y111/IMUX_L3 INT_L_X22Y111/WL1END1 INT_R_X23Y110/ER1END3 INT_R_X23Y110/SW2A2 INT_R_X23Y111/ER1END_N3_3 INT_R_X23Y111/IMUX16 INT_R_X23Y111/LOGIC_OUTS20 INT_R_X23Y111/SW2BEG2 INT_R_X23Y111/WL1BEG1 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y110/INT_L.SW2END2->>ER1BEG3 INT_L_X22Y111/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y111/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y111/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y111/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X22Y111/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X22Y111/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X22Y111/INT_L.FAN_BOUNCE6->>FAN_ALT2 INT_L_X22Y111/INT_L.WL1END1->>FAN_ALT6 INT_L_X22Y111/INT_L.WL1END1->>IMUX_L11 INT_L_X22Y111/INT_L.WL1END1->>IMUX_L3 INT_R_X23Y111/INT_R.ER1END_N3_3->>IMUX16 INT_R_X23Y111/INT_R.LOGIC_OUTS20->>SW2BEG2 INT_R_X23Y111/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__1_n_7 - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX19 CLBLL_R_X23Y111/CLBLL_L_B2 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y111/CLBLM_L_AMUX INT_L_X22Y110/SE2A2 INT_L_X22Y111/LOGIC_OUTS_L16 INT_L_X22Y111/SE2BEG2 INT_R_X23Y110/NR1BEG2 INT_R_X23Y110/SE2END2 INT_R_X23Y111/FAN_ALT5 INT_R_X23Y111/FAN_BOUNCE5 INT_R_X23Y111/IMUX19 INT_R_X23Y111/NR1END2 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y111/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_R_X23Y110/INT_R.SE2END2->>NR1BEG2 INT_R_X23Y111/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y111/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X23Y111/INT_R.NR1END2->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[8] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX26 CLBLL_R_X23Y111/CLBLL_L_B4 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y111/CLBLM_M_AMUX INT_L_X22Y111/EL1BEG1 INT_L_X22Y111/LOGIC_OUTS_L20 INT_R_X23Y111/EL1END1 INT_R_X23Y111/IMUX26 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y111/INT_L.LOGIC_OUTS_L20->>EL1BEG1 INT_R_X23Y111/INT_R.EL1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

cypher[9]_i_1_n_0 - 
wires: CLBLL_R_X21Y111/CLBLL_ER1BEG2 CLBLL_R_X21Y111/CLBLL_SW2A1 CLBLL_R_X23Y111/CLBLL_BYP7 CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS10 CLBLL_R_X23Y111/CLBLL_L_C CLBLL_R_X23Y111/CLBLL_L_DX CLBLL_R_X23Y111/CLBLL_NE4BEG2 CLBLL_R_X25Y114/CLBLL_IMUX36 CLBLL_R_X25Y114/CLBLL_L_D2 CLBLM_L_X22Y111/CLBLM_ER1BEG2 CLBLM_L_X22Y111/CLBLM_SW2A1 CLBLM_L_X22Y112/CLBLM_IMUX3 CLBLM_L_X22Y112/CLBLM_L_A2 CLBLM_L_X24Y111/CLBLM_NE4BEG2 INT_L_X22Y111/ER1BEG3 INT_L_X22Y111/ER1END2 INT_L_X22Y111/SW2A1 INT_L_X22Y112/IMUX_L3 INT_L_X22Y112/NW2END2 INT_L_X22Y112/SW2BEG1 INT_L_X24Y111/NE6A2 INT_L_X24Y112/NE6B2 INT_L_X24Y113/NE6C2 INT_L_X24Y114/NE6D2 INT_L_X24Y115/NE6E2 INT_R_X21Y111/ER1BEG2 INT_R_X21Y111/SW2END1 INT_R_X23Y111/BYP7 INT_R_X23Y111/BYP_ALT7 INT_R_X23Y111/ER1END3 INT_R_X23Y111/LOGIC_OUTS10 INT_R_X23Y111/NE6BEG2 INT_R_X23Y111/NW2BEG2 INT_R_X23Y112/ER1END_N3_3 INT_R_X23Y112/NW2A2 INT_R_X25Y114/IMUX36 INT_R_X25Y114/SL1END2 INT_R_X25Y115/NE6END2 INT_R_X25Y115/SL1BEG2 VBRK_X60Y116/VBRK_NE4BEG2 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X22Y111/INT_L.ER1END2->>ER1BEG3 INT_L_X22Y112/INT_L.NW2END2->>IMUX_L3 INT_L_X22Y112/INT_L.NW2END2->>SW2BEG1 INT_R_X21Y111/INT_R.SW2END1->>ER1BEG2 INT_R_X23Y111/INT_R.BYP_ALT7->>BYP7 INT_R_X23Y111/INT_R.ER1END3->>BYP_ALT7 INT_R_X23Y111/INT_R.LOGIC_OUTS10->>NE6BEG2 INT_R_X23Y111/INT_R.LOGIC_OUTS10->>NW2BEG2 INT_R_X25Y114/INT_R.SL1END2->>IMUX36 INT_R_X25Y115/INT_R.NE6END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg1[9] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX23 CLBLL_R_X23Y111/CLBLL_LL_BMUX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y111/CLBLL_L_C3 CLBLM_L_X22Y111/CLBLM_BYP4 CLBLM_L_X22Y111/CLBLM_BYP5 CLBLM_L_X22Y111/CLBLM_IMUX12 CLBLM_L_X22Y111/CLBLM_IMUX13 CLBLM_L_X22Y111/CLBLM_L_B6 CLBLM_L_X22Y111/CLBLM_L_BX CLBLM_L_X22Y111/CLBLM_M_B6 CLBLM_L_X22Y111/CLBLM_M_BX INT_L_X22Y111/BYP_ALT4 INT_L_X22Y111/BYP_ALT5 INT_L_X22Y111/BYP_BOUNCE4 INT_L_X22Y111/BYP_L4 INT_L_X22Y111/BYP_L5 INT_L_X22Y111/IMUX_L12 INT_L_X22Y111/IMUX_L13 INT_L_X22Y111/SR1BEG_S0 INT_L_X22Y111/WL1END2 INT_L_X22Y111/WR1END_S1_0 INT_L_X22Y112/WR1END0 INT_R_X23Y111/IMUX23 INT_R_X23Y111/LOGIC_OUTS21 INT_R_X23Y111/WL1BEG2 INT_R_X23Y111/WR1BEG_S0 INT_R_X23Y112/WR1BEG0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X23Y111/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X22Y111/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y111/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X22Y111/INT_L.BYP_ALT4->>BYP_L4 INT_L_X22Y111/INT_L.BYP_ALT5->>BYP_L5 INT_L_X22Y111/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X22Y111/INT_L.BYP_BOUNCE4->>IMUX_L12 INT_L_X22Y111/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X22Y111/INT_L.WL1END2->>IMUX_L13 INT_L_X22Y111/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_R_X23Y111/INT_R.LOGIC_OUTS21->>IMUX23 INT_R_X23Y111/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y111/INT_R.LOGIC_OUTS21->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

modmultiply/minusOp_inferred__0_carry__1_n_6 - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX20 CLBLL_R_X23Y111/CLBLL_L_C2 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS17 CLBLM_L_X22Y111/CLBLM_L_BMUX INT_L_X22Y111/EL1BEG2 INT_L_X22Y111/LOGIC_OUTS_L17 INT_R_X23Y111/EL1END2 INT_R_X23Y111/IMUX20 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X22Y111/INT_L.LOGIC_OUTS_L17->>EL1BEG2 INT_R_X23Y111/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[9] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX30 CLBLL_R_X23Y111/CLBLL_L_C5 CLBLM_L_X22Y111/CLBLM_LOGIC_OUTS21 CLBLM_L_X22Y111/CLBLM_M_BMUX INT_L_X22Y111/LOGIC_OUTS_L21 INT_L_X22Y111/NE2BEG3 INT_L_X22Y112/NE2A3 INT_R_X23Y111/IMUX30 INT_R_X23Y111/SL1END3 INT_R_X23Y112/NE2END3 INT_R_X23Y112/SL1BEG3 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X22Y111/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X22Y111/INT_L.LOGIC_OUTS_L21->>NE2BEG3 INT_R_X23Y111/INT_R.SL1END3->>IMUX30 INT_R_X23Y112/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const0> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 347, 

done_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

first_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_3_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_LL_B CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y114/CLBLL_IMUX18 CLBLL_R_X25Y114/CLBLL_LL_B2 CLBLL_R_X25Y115/CLBLL_EE2BEG0 CLBLL_R_X27Y115/CLBLL_IMUX1 CLBLL_R_X27Y115/CLBLL_IMUX24 CLBLL_R_X27Y115/CLBLL_LL_A3 CLBLL_R_X27Y115/CLBLL_LL_B5 CLBLM_L_X26Y115/CLBLM_EE2BEG0 INT_L_X26Y115/EE2A0 INT_R_X25Y113/LOGIC_OUTS13 INT_R_X25Y113/NR1BEG1 INT_R_X25Y114/IMUX18 INT_R_X25Y114/NL1BEG0 INT_R_X25Y114/NL1END_S3_0 INT_R_X25Y114/NR1END1 INT_R_X25Y115/EE2BEG0 INT_R_X25Y115/NL1END0 INT_R_X27Y115/EE2END0 INT_R_X27Y115/IMUX1 INT_R_X27Y115/IMUX24 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 INT_R_X25Y113/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X25Y114/INT_R.NR1END1->>IMUX18 INT_R_X25Y114/INT_R.NR1END1->>NL1BEG0 INT_R_X25Y115/INT_R.NL1END0->>EE2BEG0 INT_R_X27Y115/INT_R.EE2END0->>IMUX1 INT_R_X27Y115/INT_R.EE2END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

first_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_3__0_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y111/CLBLL_L_D CLBLL_R_X27Y114/CLBLL_SE2A3 CLBLL_R_X27Y115/CLBLL_IMUX22 CLBLL_R_X27Y115/CLBLL_IMUX7 CLBLL_R_X27Y115/CLBLL_LL_A1 CLBLL_R_X27Y115/CLBLL_LL_C3 CLBLM_L_X28Y114/CLBLM_IMUX31 CLBLM_L_X28Y114/CLBLM_M_C5 CLBLM_L_X28Y114/CLBLM_SE2A3 INT_L_X28Y114/IMUX_L31 INT_L_X28Y114/SE2END3 INT_R_X27Y111/LOGIC_OUTS11 INT_R_X27Y111/NN6BEG3 INT_R_X27Y112/NN6A3 INT_R_X27Y113/NN6B3 INT_R_X27Y114/NN6C3 INT_R_X27Y114/SE2A3 INT_R_X27Y115/IMUX22 INT_R_X27Y115/IMUX7 INT_R_X27Y115/NN6D3 INT_R_X27Y115/SE2BEG3 INT_R_X27Y115/SL1END3 INT_R_X27Y116/NN6E3 INT_R_X27Y116/SL1BEG3 INT_R_X27Y116/SR1END3 INT_R_X27Y117/NN6END3 INT_R_X27Y117/SR1BEG3 INT_R_X27Y117/SR1END_N3_3 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y115/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X28Y114/INT_L.SE2END3->>IMUX_L31 INT_R_X27Y111/INT_R.LOGIC_OUTS11->>NN6BEG3 INT_R_X27Y115/INT_R.SL1END3->>IMUX22 INT_R_X27Y115/INT_R.SL1END3->>IMUX7 INT_R_X27Y115/INT_R.SL1END3->>SE2BEG3 INT_R_X27Y116/INT_R.SR1END3->>SL1BEG3 INT_R_X27Y117/INT_R.NN6END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[0] - 
wires: CLBLL_R_X27Y108/CLBLL_IMUX11 CLBLL_R_X27Y108/CLBLL_LL_A4 CLBLM_L_X26Y108/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y108/CLBLM_M_AQ INT_L_X26Y108/ER1BEG1 INT_L_X26Y108/LOGIC_OUTS_L4 INT_R_X27Y108/ER1END1 INT_R_X27Y108/IMUX11 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y108/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y108/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_R_X27Y108/INT_R.ER1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mcreg[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[0] - 
wires: CLBLL_R_X25Y108/CLBLL_WW2A2 CLBLM_L_X24Y108/CLBLM_IMUX5 CLBLM_L_X24Y108/CLBLM_L_A6 CLBLM_L_X26Y108/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y108/CLBLM_M_AMUX CLBLM_L_X26Y108/CLBLM_WW2A2 INT_L_X24Y108/IMUX_L5 INT_L_X24Y108/WW2END2 INT_L_X26Y108/LOGIC_OUTS_L20 INT_L_X26Y108/WW2BEG2 INT_R_X25Y108/WW2A2 
pips: CLBLM_L_X24Y108/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X26Y108/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y108/INT_L.WW2END2->>IMUX_L5 INT_L_X26Y108/INT_L.LOGIC_OUTS_L20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[10] - 
wires: CLBLL_R_X27Y110/CLBLL_NE2A2 CLBLL_R_X27Y113/CLBLL_IMUX1 CLBLL_R_X27Y113/CLBLL_LL_A3 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y110/CLBLM_L_AQ CLBLM_L_X28Y110/CLBLM_IMUX44 CLBLM_L_X28Y110/CLBLM_M_D4 CLBLM_L_X28Y110/CLBLM_NE2A2 INT_L_X26Y109/ER1BEG2 INT_L_X26Y109/SR1END1 INT_L_X26Y110/LOGIC_OUTS_L0 INT_L_X26Y110/NN2BEG0 INT_L_X26Y110/SR1BEG1 INT_L_X26Y111/NN2A0 INT_L_X26Y111/NN2END_S2_0 INT_L_X26Y112/NE2BEG0 INT_L_X26Y112/NN2END0 INT_L_X26Y113/NE2A0 INT_L_X28Y110/IMUX_L44 INT_L_X28Y110/NE2END2 INT_R_X27Y109/ER1END2 INT_R_X27Y109/NE2BEG2 INT_R_X27Y110/NE2A2 INT_R_X27Y112/NE2END_S3_0 INT_R_X27Y113/IMUX1 INT_R_X27Y113/NE2END0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X26Y109/INT_L.SR1END1->>ER1BEG2 INT_L_X26Y110/INT_L.LOGIC_OUTS_L0->>NN2BEG0 INT_L_X26Y110/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X26Y112/INT_L.NN2END0->>NE2BEG0 INT_L_X28Y110/INT_L.NE2END2->>IMUX_L44 INT_R_X27Y109/INT_R.ER1END2->>NE2BEG2 INT_R_X27Y113/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[9] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX17 CLBLL_R_X29Y110/CLBLL_LL_B3 CLBLM_L_X28Y110/CLBLM_IMUX40 CLBLM_L_X28Y110/CLBLM_M_D1 CLBLM_L_X28Y111/CLBLM_BYP5 CLBLM_L_X28Y111/CLBLM_IMUX26 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y111/CLBLM_L_B4 CLBLM_L_X28Y111/CLBLM_L_BX CLBLM_L_X28Y111/CLBLM_M_DQ INT_L_X28Y110/IMUX_L40 INT_L_X28Y110/SE2A0 INT_L_X28Y110/SL1END0 INT_L_X28Y111/BYP_ALT4 INT_L_X28Y111/BYP_ALT5 INT_L_X28Y111/BYP_BOUNCE4 INT_L_X28Y111/BYP_L5 INT_L_X28Y111/IMUX_L26 INT_L_X28Y111/LOGIC_OUTS_L7 INT_L_X28Y111/SE2BEG0 INT_L_X28Y111/SL1BEG0 INT_L_X28Y111/SR1BEG_S0 INT_R_X29Y110/IMUX17 INT_R_X29Y110/SE2END0 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X28Y111/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X28Y110/INT_L.SL1END0->>IMUX_L40 INT_L_X28Y111/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y111/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y111/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X28Y111/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X28Y111/INT_L.SR1BEG_S0->>BYP_ALT4 INT_L_X28Y111/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X28Y111/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X28Y111/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X29Y110/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[33]_i_2_n_7 - 
wires: CLBLM_L_X28Y108/CLBLM_IMUX18 CLBLM_L_X28Y108/CLBLM_IMUX2 CLBLM_L_X28Y108/CLBLM_M_A2 CLBLM_L_X28Y108/CLBLM_M_B2 CLBLM_L_X28Y109/CLBLM_IMUX12 CLBLM_L_X28Y109/CLBLM_IMUX29 CLBLM_L_X28Y109/CLBLM_IMUX4 CLBLM_L_X28Y109/CLBLM_IMUX44 CLBLM_L_X28Y109/CLBLM_M_A6 CLBLM_L_X28Y109/CLBLM_M_B6 CLBLM_L_X28Y109/CLBLM_M_C2 CLBLM_L_X28Y109/CLBLM_M_D4 CLBLM_L_X28Y110/CLBLM_IMUX27 CLBLM_L_X28Y110/CLBLM_IMUX31 CLBLM_L_X28Y110/CLBLM_IMUX43 CLBLM_L_X28Y110/CLBLM_IMUX7 CLBLM_L_X28Y110/CLBLM_M_A1 CLBLM_L_X28Y110/CLBLM_M_B4 CLBLM_L_X28Y110/CLBLM_M_C5 CLBLM_L_X28Y110/CLBLM_M_D6 CLBLM_L_X28Y111/CLBLM_IMUX12 CLBLM_L_X28Y111/CLBLM_IMUX29 CLBLM_L_X28Y111/CLBLM_IMUX4 CLBLM_L_X28Y111/CLBLM_IMUX44 CLBLM_L_X28Y111/CLBLM_M_A6 CLBLM_L_X28Y111/CLBLM_M_B6 CLBLM_L_X28Y111/CLBLM_M_C2 CLBLM_L_X28Y111/CLBLM_M_D4 CLBLM_L_X28Y112/CLBLM_IMUX15 CLBLM_L_X28Y112/CLBLM_IMUX35 CLBLM_L_X28Y112/CLBLM_IMUX47 CLBLM_L_X28Y112/CLBLM_IMUX7 CLBLM_L_X28Y112/CLBLM_M_A1 CLBLM_L_X28Y112/CLBLM_M_B1 CLBLM_L_X28Y112/CLBLM_M_C6 CLBLM_L_X28Y112/CLBLM_M_D5 CLBLM_L_X28Y113/CLBLM_IMUX12 CLBLM_L_X28Y113/CLBLM_IMUX29 CLBLM_L_X28Y113/CLBLM_IMUX4 CLBLM_L_X28Y113/CLBLM_IMUX40 CLBLM_L_X28Y113/CLBLM_M_A6 CLBLM_L_X28Y113/CLBLM_M_B6 CLBLM_L_X28Y113/CLBLM_M_C2 CLBLM_L_X28Y113/CLBLM_M_D1 CLBLM_L_X28Y114/CLBLM_IMUX12 CLBLM_L_X28Y114/CLBLM_IMUX4 CLBLM_L_X28Y114/CLBLM_M_A6 CLBLM_L_X28Y114/CLBLM_M_B6 CLBLM_L_X28Y115/CLBLM_IMUX12 CLBLM_L_X28Y115/CLBLM_IMUX28 CLBLM_L_X28Y115/CLBLM_IMUX4 CLBLM_L_X28Y115/CLBLM_IMUX44 CLBLM_L_X28Y115/CLBLM_M_A6 CLBLM_L_X28Y115/CLBLM_M_B6 CLBLM_L_X28Y115/CLBLM_M_C4 CLBLM_L_X28Y115/CLBLM_M_D4 CLBLM_L_X28Y116/CLBLM_IMUX12 CLBLM_L_X28Y116/CLBLM_IMUX28 CLBLM_L_X28Y116/CLBLM_IMUX4 CLBLM_L_X28Y116/CLBLM_IMUX44 CLBLM_L_X28Y116/CLBLM_M_A6 CLBLM_L_X28Y116/CLBLM_M_B6 CLBLM_L_X28Y116/CLBLM_M_C4 CLBLM_L_X28Y116/CLBLM_M_D4 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y117/CLBLM_L_AMUX INT_L_X28Y108/IMUX_L18 INT_L_X28Y108/IMUX_L2 INT_L_X28Y108/SR1BEG_S0 INT_L_X28Y108/SS2END3 INT_L_X28Y109/FAN_ALT1 INT_L_X28Y109/FAN_BOUNCE1 INT_L_X28Y109/IMUX_L12 INT_L_X28Y109/IMUX_L29 INT_L_X28Y109/IMUX_L4 INT_L_X28Y109/IMUX_L44 INT_L_X28Y109/SS2A3 INT_L_X28Y109/SS2END2 INT_L_X28Y109/SS2END_N0_3 INT_L_X28Y110/FAN_ALT3 INT_L_X28Y110/FAN_BOUNCE3 INT_L_X28Y110/IMUX_L27 INT_L_X28Y110/IMUX_L31 INT_L_X28Y110/IMUX_L43 INT_L_X28Y110/IMUX_L7 INT_L_X28Y110/SR1END3 INT_L_X28Y110/SS2A2 INT_L_X28Y110/SS2BEG3 INT_L_X28Y111/FAN_ALT1 INT_L_X28Y111/FAN_BOUNCE1 INT_L_X28Y111/IMUX_L12 INT_L_X28Y111/IMUX_L29 INT_L_X28Y111/IMUX_L4 INT_L_X28Y111/IMUX_L44 INT_L_X28Y111/SR1BEG3 INT_L_X28Y111/SR1END_N3_3 INT_L_X28Y111/SS2BEG2 INT_L_X28Y111/SS2END2 INT_L_X28Y112/FAN_ALT3 INT_L_X28Y112/FAN_BOUNCE3 INT_L_X28Y112/IMUX_L15 INT_L_X28Y112/IMUX_L35 INT_L_X28Y112/IMUX_L47 INT_L_X28Y112/IMUX_L7 INT_L_X28Y112/SR1END3 INT_L_X28Y112/SS2A2 INT_L_X28Y113/FAN_ALT1 INT_L_X28Y113/FAN_BOUNCE1 INT_L_X28Y113/IMUX_L12 INT_L_X28Y113/IMUX_L29 INT_L_X28Y113/IMUX_L4 INT_L_X28Y113/IMUX_L40 INT_L_X28Y113/NR1BEG2 INT_L_X28Y113/SR1BEG3 INT_L_X28Y113/SR1END_N3_3 INT_L_X28Y113/SS2BEG2 INT_L_X28Y113/SS2END2 INT_L_X28Y114/IMUX_L12 INT_L_X28Y114/IMUX_L4 INT_L_X28Y114/NR1END2 INT_L_X28Y114/SS2A2 INT_L_X28Y115/IMUX_L12 INT_L_X28Y115/IMUX_L28 INT_L_X28Y115/IMUX_L4 INT_L_X28Y115/IMUX_L44 INT_L_X28Y115/SL1END2 INT_L_X28Y115/SS2BEG2 INT_L_X28Y116/IMUX_L12 INT_L_X28Y116/IMUX_L28 INT_L_X28Y116/IMUX_L4 INT_L_X28Y116/IMUX_L44 INT_L_X28Y116/SL1BEG2 INT_L_X28Y116/SL1END2 INT_L_X28Y117/LOGIC_OUTS_L16 INT_L_X28Y117/SL1BEG2 
pips: CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y108/INT_L.SR1BEG_S0->>IMUX_L18 INT_L_X28Y108/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X28Y108/INT_L.SS2END3->>SR1BEG_S0 INT_L_X28Y109/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y109/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X28Y109/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y109/INT_L.SS2END2->>FAN_ALT1 INT_L_X28Y109/INT_L.SS2END2->>IMUX_L29 INT_L_X28Y109/INT_L.SS2END2->>IMUX_L44 INT_L_X28Y110/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y110/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X28Y110/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X28Y110/INT_L.SR1END3->>FAN_ALT3 INT_L_X28Y110/INT_L.SR1END3->>IMUX_L31 INT_L_X28Y110/INT_L.SR1END3->>IMUX_L7 INT_L_X28Y110/INT_L.SR1END3->>SS2BEG3 INT_L_X28Y111/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y111/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X28Y111/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y111/INT_L.FAN_BOUNCE1->>IMUX_L44 INT_L_X28Y111/INT_L.SS2END2->>FAN_ALT1 INT_L_X28Y111/INT_L.SS2END2->>IMUX_L29 INT_L_X28Y111/INT_L.SS2END2->>SR1BEG3 INT_L_X28Y111/INT_L.SS2END2->>SS2BEG2 INT_L_X28Y112/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y112/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X28Y112/INT_L.SR1END3->>FAN_ALT3 INT_L_X28Y112/INT_L.SR1END3->>IMUX_L15 INT_L_X28Y112/INT_L.SR1END3->>IMUX_L47 INT_L_X28Y112/INT_L.SR1END3->>IMUX_L7 INT_L_X28Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y113/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X28Y113/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X28Y113/INT_L.SR1END_N3_3->>IMUX_L40 INT_L_X28Y113/INT_L.SS2END2->>FAN_ALT1 INT_L_X28Y113/INT_L.SS2END2->>IMUX_L29 INT_L_X28Y113/INT_L.SS2END2->>NR1BEG2 INT_L_X28Y113/INT_L.SS2END2->>SR1BEG3 INT_L_X28Y113/INT_L.SS2END2->>SS2BEG2 INT_L_X28Y114/INT_L.NR1END2->>IMUX_L12 INT_L_X28Y114/INT_L.NR1END2->>IMUX_L4 INT_L_X28Y115/INT_L.SL1END2->>IMUX_L12 INT_L_X28Y115/INT_L.SL1END2->>IMUX_L28 INT_L_X28Y115/INT_L.SL1END2->>IMUX_L4 INT_L_X28Y115/INT_L.SL1END2->>IMUX_L44 INT_L_X28Y115/INT_L.SL1END2->>SS2BEG2 INT_L_X28Y116/INT_L.SL1END2->>IMUX_L12 INT_L_X28Y116/INT_L.SL1END2->>IMUX_L28 INT_L_X28Y116/INT_L.SL1END2->>IMUX_L4 INT_L_X28Y116/INT_L.SL1END2->>IMUX_L44 INT_L_X28Y116/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y117/INT_L.LOGIC_OUTS_L16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

mcreg_reg[12]_i_2_n_6 - 
wires: CLBLM_L_X28Y110/CLBLM_IMUX38 CLBLM_L_X28Y110/CLBLM_M_D3 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y111/CLBLM_L_BMUX INT_L_X28Y110/IMUX_L38 INT_L_X28Y110/SL1END3 INT_L_X28Y111/LOGIC_OUTS_L17 INT_L_X28Y111/SL1BEG3 
pips: CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y110/INT_L.SL1END3->>IMUX_L38 INT_L_X28Y111/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[10]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[10] - 
wires: CLBLL_R_X25Y110/CLBLL_WL1END1 CLBLM_L_X24Y111/CLBLM_IMUX28 CLBLM_L_X24Y111/CLBLM_M_C4 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y110/CLBLM_L_AMUX CLBLM_L_X26Y110/CLBLM_WL1END1 INT_L_X24Y111/IMUX_L28 INT_L_X24Y111/NW2END2 INT_L_X26Y110/LOGIC_OUTS_L16 INT_L_X26Y110/WL1BEG1 INT_R_X25Y110/NW2BEG2 INT_R_X25Y110/WL1END1 INT_R_X25Y111/NW2A2 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y111/INT_L.NW2END2->>IMUX_L28 INT_L_X26Y110/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X25Y110/INT_R.WL1END1->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[9] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX18 CLBLL_R_X23Y111/CLBLL_LL_B2 CLBLL_R_X23Y111/CLBLL_WL1END0 CLBLM_L_X24Y111/CLBLM_BYP5 CLBLM_L_X24Y111/CLBLM_IMUX26 CLBLM_L_X24Y111/CLBLM_IMUX31 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y111/CLBLM_L_B4 CLBLM_L_X24Y111/CLBLM_L_BX CLBLM_L_X24Y111/CLBLM_M_BQ CLBLM_L_X24Y111/CLBLM_M_C5 CLBLM_L_X24Y111/CLBLM_WL1END0 INT_L_X24Y111/BYP_ALT4 INT_L_X24Y111/BYP_ALT5 INT_L_X24Y111/BYP_BOUNCE4 INT_L_X24Y111/BYP_BOUNCE5 INT_L_X24Y111/BYP_L5 INT_L_X24Y111/IMUX_L26 INT_L_X24Y111/IMUX_L31 INT_L_X24Y111/LOGIC_OUTS_L5 INT_L_X24Y111/WL1BEG0 INT_R_X23Y111/IMUX18 INT_R_X23Y111/WL1END0 VBRK_X60Y116/VBRK_WL1END0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y111/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y111/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y111/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y111/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y111/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y111/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X24Y111/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X24Y111/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y111/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X24Y111/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y111/INT_R.WL1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[32] - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX7 CLBLL_R_X25Y113/CLBLL_LL_A1 CLBLL_R_X25Y114/CLBLL_IMUX7 CLBLL_R_X25Y114/CLBLL_LL_A1 CLBLM_L_X24Y109/CLBLM_IMUX12 CLBLM_L_X24Y109/CLBLM_IMUX28 CLBLM_L_X24Y109/CLBLM_IMUX4 CLBLM_L_X24Y109/CLBLM_IMUX44 CLBLM_L_X24Y109/CLBLM_M_A6 CLBLM_L_X24Y109/CLBLM_M_B6 CLBLM_L_X24Y109/CLBLM_M_C4 CLBLM_L_X24Y109/CLBLM_M_D4 CLBLM_L_X24Y110/CLBLM_IMUX12 CLBLM_L_X24Y110/CLBLM_IMUX31 CLBLM_L_X24Y110/CLBLM_IMUX4 CLBLM_L_X24Y110/CLBLM_IMUX45 CLBLM_L_X24Y110/CLBLM_M_A6 CLBLM_L_X24Y110/CLBLM_M_B6 CLBLM_L_X24Y110/CLBLM_M_C5 CLBLM_L_X24Y110/CLBLM_M_D2 CLBLM_L_X24Y111/CLBLM_IMUX15 CLBLM_L_X24Y111/CLBLM_IMUX29 CLBLM_L_X24Y111/CLBLM_IMUX4 CLBLM_L_X24Y111/CLBLM_M_A6 CLBLM_L_X24Y111/CLBLM_M_B1 CLBLM_L_X24Y111/CLBLM_M_C2 CLBLM_L_X24Y112/CLBLM_IMUX12 CLBLM_L_X24Y112/CLBLM_IMUX31 CLBLM_L_X24Y112/CLBLM_IMUX47 CLBLM_L_X24Y112/CLBLM_IMUX7 CLBLM_L_X24Y112/CLBLM_M_A1 CLBLM_L_X24Y112/CLBLM_M_B6 CLBLM_L_X24Y112/CLBLM_M_C5 CLBLM_L_X24Y112/CLBLM_M_D5 CLBLM_L_X24Y113/CLBLM_IMUX12 CLBLM_L_X24Y113/CLBLM_IMUX32 CLBLM_L_X24Y113/CLBLM_IMUX4 CLBLM_L_X24Y113/CLBLM_IMUX40 CLBLM_L_X24Y113/CLBLM_M_A6 CLBLM_L_X24Y113/CLBLM_M_B6 CLBLM_L_X24Y113/CLBLM_M_C1 CLBLM_L_X24Y113/CLBLM_M_D1 CLBLM_L_X24Y114/CLBLM_IMUX12 CLBLM_L_X24Y114/CLBLM_IMUX29 CLBLM_L_X24Y114/CLBLM_IMUX4 CLBLM_L_X24Y114/CLBLM_M_A6 CLBLM_L_X24Y114/CLBLM_M_B6 CLBLM_L_X24Y114/CLBLM_M_C2 CLBLM_L_X24Y115/CLBLM_IMUX12 CLBLM_L_X24Y115/CLBLM_IMUX28 CLBLM_L_X24Y115/CLBLM_IMUX4 CLBLM_L_X24Y115/CLBLM_IMUX45 CLBLM_L_X24Y115/CLBLM_M_A6 CLBLM_L_X24Y115/CLBLM_M_B6 CLBLM_L_X24Y115/CLBLM_M_C4 CLBLM_L_X24Y115/CLBLM_M_D2 CLBLM_L_X24Y116/CLBLM_IMUX12 CLBLM_L_X24Y116/CLBLM_IMUX29 CLBLM_L_X24Y116/CLBLM_IMUX4 CLBLM_L_X24Y116/CLBLM_IMUX44 CLBLM_L_X24Y116/CLBLM_M_A6 CLBLM_L_X24Y116/CLBLM_M_B6 CLBLM_L_X24Y116/CLBLM_M_C2 CLBLM_L_X24Y116/CLBLM_M_D4 CLBLM_L_X24Y117/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y117/CLBLM_L_AMUX INT_L_X24Y109/IMUX_L12 INT_L_X24Y109/IMUX_L28 INT_L_X24Y109/IMUX_L4 INT_L_X24Y109/IMUX_L44 INT_L_X24Y109/SL1END2 INT_L_X24Y110/IMUX_L12 INT_L_X24Y110/IMUX_L31 INT_L_X24Y110/IMUX_L4 INT_L_X24Y110/IMUX_L45 INT_L_X24Y110/NR1BEG3 INT_L_X24Y110/SL1BEG2 INT_L_X24Y110/SL1END2 INT_L_X24Y110/SS2END3 INT_L_X24Y111/IMUX_L15 INT_L_X24Y111/IMUX_L29 INT_L_X24Y111/IMUX_L4 INT_L_X24Y111/NR1END3 INT_L_X24Y111/SL1BEG2 INT_L_X24Y111/SL1END2 INT_L_X24Y111/SS2A3 INT_L_X24Y111/SS2END_N0_3 INT_L_X24Y112/IMUX_L12 INT_L_X24Y112/IMUX_L31 INT_L_X24Y112/IMUX_L47 INT_L_X24Y112/IMUX_L7 INT_L_X24Y112/SL1BEG2 INT_L_X24Y112/SL1END2 INT_L_X24Y112/SR1END3 INT_L_X24Y112/SS2BEG3 INT_L_X24Y113/IMUX_L12 INT_L_X24Y113/IMUX_L32 INT_L_X24Y113/IMUX_L4 INT_L_X24Y113/IMUX_L40 INT_L_X24Y113/SL1BEG2 INT_L_X24Y113/SL1END2 INT_L_X24Y113/SR1BEG3 INT_L_X24Y113/SR1END_N3_3 INT_L_X24Y114/ER1BEG3 INT_L_X24Y114/IMUX_L12 INT_L_X24Y114/IMUX_L29 INT_L_X24Y114/IMUX_L4 INT_L_X24Y114/SL1BEG2 INT_L_X24Y114/SL1END2 INT_L_X24Y115/IMUX_L12 INT_L_X24Y115/IMUX_L28 INT_L_X24Y115/IMUX_L4 INT_L_X24Y115/IMUX_L45 INT_L_X24Y115/SL1BEG2 INT_L_X24Y115/SL1END2 INT_L_X24Y116/IMUX_L12 INT_L_X24Y116/IMUX_L29 INT_L_X24Y116/IMUX_L4 INT_L_X24Y116/IMUX_L44 INT_L_X24Y116/SL1BEG2 INT_L_X24Y116/SL1END2 INT_L_X24Y117/LOGIC_OUTS_L16 INT_L_X24Y117/SL1BEG2 INT_R_X25Y113/IMUX7 INT_R_X25Y113/SL1END3 INT_R_X25Y114/ER1END3 INT_R_X25Y114/IMUX7 INT_R_X25Y114/SL1BEG3 INT_R_X25Y115/ER1END_N3_3 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y117/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y109/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y109/INT_L.SL1END2->>IMUX_L28 INT_L_X24Y109/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y109/INT_L.SL1END2->>IMUX_L44 INT_L_X24Y110/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y110/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y110/INT_L.SL1END2->>IMUX_L45 INT_L_X24Y110/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y110/INT_L.SS2END3->>IMUX_L31 INT_L_X24Y110/INT_L.SS2END3->>NR1BEG3 INT_L_X24Y111/INT_L.NR1END3->>IMUX_L15 INT_L_X24Y111/INT_L.SL1END2->>IMUX_L29 INT_L_X24Y111/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y111/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y112/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y112/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y112/INT_L.SR1END3->>IMUX_L31 INT_L_X24Y112/INT_L.SR1END3->>IMUX_L47 INT_L_X24Y112/INT_L.SR1END3->>IMUX_L7 INT_L_X24Y112/INT_L.SR1END3->>SS2BEG3 INT_L_X24Y113/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y113/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y113/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y113/INT_L.SL1END2->>SR1BEG3 INT_L_X24Y113/INT_L.SR1END_N3_3->>IMUX_L32 INT_L_X24Y113/INT_L.SR1END_N3_3->>IMUX_L40 INT_L_X24Y114/INT_L.SL1END2->>ER1BEG3 INT_L_X24Y114/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y114/INT_L.SL1END2->>IMUX_L29 INT_L_X24Y114/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y114/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y115/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y115/INT_L.SL1END2->>IMUX_L28 INT_L_X24Y115/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y115/INT_L.SL1END2->>IMUX_L45 INT_L_X24Y115/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y116/INT_L.SL1END2->>IMUX_L12 INT_L_X24Y116/INT_L.SL1END2->>IMUX_L29 INT_L_X24Y116/INT_L.SL1END2->>IMUX_L4 INT_L_X24Y116/INT_L.SL1END2->>IMUX_L44 INT_L_X24Y116/INT_L.SL1END2->>SL1BEG2 INT_L_X24Y117/INT_L.LOGIC_OUTS_L16->>SL1BEG2 INT_R_X25Y113/INT_R.SL1END3->>IMUX7 INT_R_X25Y114/INT_R.ER1END3->>IMUX7 INT_R_X25Y114/INT_R.ER1END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

minusOp[9] - 
wires: CLBLM_L_X24Y111/CLBLM_IMUX22 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y111/CLBLM_L_BMUX CLBLM_L_X24Y111/CLBLM_M_C3 INT_L_X24Y111/IMUX_L22 INT_L_X24Y111/LOGIC_OUTS_L17 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y111/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y111/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[11] - 
wires: CLBLL_R_X27Y110/CLBLL_ER1BEG0 CLBLL_R_X27Y113/CLBLL_IMUX17 CLBLL_R_X27Y113/CLBLL_LL_B3 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y110/CLBLM_M_AQ CLBLM_L_X28Y110/CLBLM_ER1BEG0 CLBLM_L_X28Y110/CLBLM_IMUX2 CLBLM_L_X28Y110/CLBLM_M_A2 INT_L_X26Y109/EL1BEG3 INT_L_X26Y110/EL1BEG_N3 INT_L_X26Y110/LOGIC_OUTS_L4 INT_L_X26Y110/NE2BEG0 INT_L_X26Y111/NE2A0 INT_L_X28Y110/ER1END0 INT_L_X28Y110/IMUX_L2 INT_R_X27Y109/EL1END3 INT_R_X27Y109/ER1BEG_S0 INT_R_X27Y110/ER1BEG0 INT_R_X27Y110/NE2END_S3_0 INT_R_X27Y111/NE2END0 INT_R_X27Y111/NN2BEG0 INT_R_X27Y112/NN2A0 INT_R_X27Y112/NN2END_S2_0 INT_R_X27Y113/IMUX17 INT_R_X27Y113/NN2END0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y110/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X26Y110/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_L_X28Y110/INT_L.ER1END0->>IMUX_L2 INT_R_X27Y109/INT_R.EL1END3->>ER1BEG_S0 INT_R_X27Y111/INT_R.NE2END0->>NN2BEG0 INT_R_X27Y113/INT_R.NN2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[10] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX35 CLBLL_R_X29Y110/CLBLL_LL_C6 CLBLM_L_X28Y110/CLBLM_IMUX1 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y110/CLBLM_M_A3 CLBLM_L_X28Y110/CLBLM_M_DQ CLBLM_L_X28Y111/CLBLM_BYP2 CLBLM_L_X28Y111/CLBLM_IMUX20 CLBLM_L_X28Y111/CLBLM_L_C2 CLBLM_L_X28Y111/CLBLM_L_CX INT_L_X28Y110/EL1BEG2 INT_L_X28Y110/IMUX_L1 INT_L_X28Y110/LOGIC_OUTS_L7 INT_L_X28Y110/NL1BEG2 INT_L_X28Y110/SR1BEG_S0 INT_L_X28Y111/BYP_ALT2 INT_L_X28Y111/BYP_L2 INT_L_X28Y111/IMUX_L20 INT_L_X28Y111/NL1END2 INT_R_X29Y110/EL1END2 INT_R_X29Y110/IMUX35 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y111/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y110/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X28Y110/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X28Y110/INT_L.LOGIC_OUTS_L7->>SR1BEG_S0 INT_L_X28Y110/INT_L.SR1BEG_S0->>IMUX_L1 INT_L_X28Y111/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y111/INT_L.NL1END2->>BYP_ALT2 INT_L_X28Y111/INT_L.NL1END2->>IMUX_L20 INT_R_X29Y110/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[12]_i_2_n_5 - 
wires: CLBLM_L_X28Y110/CLBLM_IMUX11 CLBLM_L_X28Y110/CLBLM_M_A4 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y111/CLBLM_L_CMUX INT_L_X28Y110/IMUX_L11 INT_L_X28Y110/SR1END1 INT_L_X28Y111/LOGIC_OUTS_L18 INT_L_X28Y111/SR1BEG1 
pips: CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y110/INT_L.SR1END1->>IMUX_L11 INT_L_X28Y111/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[11]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[11] - 
wires: CLBLL_R_X25Y111/CLBLL_NW2A2 CLBLM_L_X24Y111/CLBLM_IMUX7 CLBLM_L_X24Y111/CLBLM_M_A1 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y110/CLBLM_M_AMUX CLBLM_L_X26Y111/CLBLM_NW2A2 INT_L_X24Y111/IMUX_L7 INT_L_X24Y111/WR1END3 INT_L_X26Y110/LOGIC_OUTS_L20 INT_L_X26Y110/NW2BEG2 INT_L_X26Y111/NW2A2 INT_R_X25Y111/NW2END2 INT_R_X25Y111/WR1BEG3 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y111/INT_L.WR1END3->>IMUX_L7 INT_L_X26Y110/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X25Y111/INT_R.NW2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[10] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX35 CLBLL_R_X23Y111/CLBLL_LL_C6 CLBLL_R_X23Y111/CLBLL_WL1END1 CLBLM_L_X24Y111/CLBLM_BYP2 CLBLM_L_X24Y111/CLBLM_IMUX2 CLBLM_L_X24Y111/CLBLM_IMUX21 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y111/CLBLM_L_C4 CLBLM_L_X24Y111/CLBLM_L_CX CLBLM_L_X24Y111/CLBLM_M_A2 CLBLM_L_X24Y111/CLBLM_M_CQ CLBLM_L_X24Y111/CLBLM_WL1END1 INT_L_X24Y111/BYP_ALT2 INT_L_X24Y111/BYP_ALT3 INT_L_X24Y111/BYP_BOUNCE3 INT_L_X24Y111/BYP_L2 INT_L_X24Y111/FAN_ALT1 INT_L_X24Y111/FAN_ALT3 INT_L_X24Y111/FAN_BOUNCE1 INT_L_X24Y111/FAN_BOUNCE3 INT_L_X24Y111/IMUX_L2 INT_L_X24Y111/IMUX_L21 INT_L_X24Y111/LOGIC_OUTS_L6 INT_L_X24Y111/WL1BEG1 INT_L_X24Y112/BYP_BOUNCE_N3_3 INT_R_X23Y111/IMUX35 INT_R_X23Y111/WL1END1 VBRK_X60Y116/VBRK_WL1END1 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y111/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y111/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y111/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y111/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y111/INT_L.BYP_BOUNCE3->>FAN_ALT3 INT_L_X24Y111/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y111/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y111/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y111/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X24Y111/INT_L.FAN_BOUNCE3->>FAN_ALT1 INT_L_X24Y111/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X24Y111/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X24Y111/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X23Y111/INT_R.WL1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[10] - 
wires: CLBLM_L_X24Y111/CLBLM_IMUX1 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y111/CLBLM_L_CMUX CLBLM_L_X24Y111/CLBLM_M_A3 INT_L_X24Y111/IMUX_L1 INT_L_X24Y111/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y111/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y111/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[12] - 
wires: CLBLL_R_X27Y111/CLBLL_SE2A0 CLBLL_R_X27Y112/CLBLL_LL_AQ CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y113/CLBLL_IMUX32 CLBLL_R_X27Y113/CLBLL_LL_C1 CLBLM_L_X28Y111/CLBLM_IMUX8 CLBLM_L_X28Y111/CLBLM_M_A5 CLBLM_L_X28Y111/CLBLM_SE2A0 INT_L_X28Y111/IMUX_L8 INT_L_X28Y111/SE2END0 INT_R_X27Y111/SE2A0 INT_R_X27Y112/LOGIC_OUTS4 INT_R_X27Y112/NR1BEG0 INT_R_X27Y112/SE2BEG0 INT_R_X27Y113/IMUX32 INT_R_X27Y113/NR1END0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y111/INT_L.SE2END0->>IMUX_L8 INT_R_X27Y112/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X27Y112/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X27Y113/INT_R.NR1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[11] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX43 CLBLL_R_X29Y110/CLBLL_LL_D6 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y110/CLBLM_M_AQ CLBLM_L_X28Y111/CLBLM_BYP7 CLBLM_L_X28Y111/CLBLM_IMUX1 CLBLM_L_X28Y111/CLBLM_IMUX41 CLBLM_L_X28Y111/CLBLM_L_D1 CLBLM_L_X28Y111/CLBLM_L_DX CLBLM_L_X28Y111/CLBLM_M_A3 INT_L_X28Y110/ER1BEG1 INT_L_X28Y110/LOGIC_OUTS_L4 INT_L_X28Y110/NL1BEG_N3 INT_L_X28Y110/NR1BEG0 INT_L_X28Y110/NR1BEG3 INT_L_X28Y111/BYP_ALT7 INT_L_X28Y111/BYP_L7 INT_L_X28Y111/IMUX_L1 INT_L_X28Y111/IMUX_L41 INT_L_X28Y111/NR1END0 INT_L_X28Y111/NR1END3 INT_R_X29Y110/ER1END1 INT_R_X29Y110/IMUX43 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X28Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y111/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X28Y110/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X28Y110/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y110/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X28Y110/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X28Y111/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y111/INT_L.NR1END0->>IMUX_L1 INT_L_X28Y111/INT_L.NR1END0->>IMUX_L41 INT_L_X28Y111/INT_L.NR1END3->>BYP_ALT7 INT_R_X29Y110/INT_R.ER1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[12]_i_2_n_4 - 
wires: CLBLM_L_X28Y111/CLBLM_IMUX2 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y111/CLBLM_L_DMUX CLBLM_L_X28Y111/CLBLM_M_A2 INT_L_X28Y111/IMUX_L2 INT_L_X28Y111/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y111/INT_L.LOGIC_OUTS_L19->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[12]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[12] - 
wires: CLBLL_R_X25Y112/CLBLL_WW2END2 CLBLL_R_X27Y112/CLBLL_LL_AMUX CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y112/CLBLM_IMUX4 CLBLM_L_X24Y112/CLBLM_M_A6 CLBLM_L_X26Y112/CLBLM_WW2END2 INT_L_X24Y112/IMUX_L4 INT_L_X24Y112/WL1END1 INT_L_X26Y112/WW2A2 INT_R_X25Y112/WL1BEG1 INT_R_X25Y112/WW2END2 INT_R_X27Y112/LOGIC_OUTS20 INT_R_X27Y112/WW2BEG2 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X24Y112/INT_L.WL1END1->>IMUX_L4 INT_R_X25Y112/INT_R.WW2END2->>WL1BEG1 INT_R_X27Y112/INT_R.LOGIC_OUTS20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[11] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX47 CLBLL_R_X23Y111/CLBLL_LL_D5 CLBLL_R_X23Y112/CLBLL_WR1END0 CLBLM_L_X24Y111/CLBLM_BYP7 CLBLM_L_X24Y111/CLBLM_IMUX41 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y111/CLBLM_L_D1 CLBLM_L_X24Y111/CLBLM_L_DX CLBLM_L_X24Y111/CLBLM_M_AQ CLBLM_L_X24Y112/CLBLM_IMUX1 CLBLM_L_X24Y112/CLBLM_M_A3 CLBLM_L_X24Y112/CLBLM_WR1END0 INT_L_X24Y111/BYP_ALT6 INT_L_X24Y111/BYP_ALT7 INT_L_X24Y111/BYP_BOUNCE6 INT_L_X24Y111/BYP_L7 INT_L_X24Y111/IMUX_L41 INT_L_X24Y111/LOGIC_OUTS_L4 INT_L_X24Y111/NL1BEG_N3 INT_L_X24Y111/NR1BEG0 INT_L_X24Y111/WR1BEG_S0 INT_L_X24Y112/BYP_BOUNCE_N3_6 INT_L_X24Y112/IMUX_L1 INT_L_X24Y112/NR1END0 INT_L_X24Y112/WR1BEG0 INT_R_X23Y111/IMUX47 INT_R_X23Y111/WR1END_S1_0 INT_R_X23Y112/WR1END0 VBRK_X60Y117/VBRK_WR1END0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X24Y111/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X24Y111/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y111/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y111/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y111/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y111/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X24Y111/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y111/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X24Y111/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X24Y111/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X24Y112/INT_L.NR1END0->>IMUX_L1 INT_R_X23Y111/INT_R.WR1END_S1_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[11] - 
wires: CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y111/CLBLM_L_DMUX CLBLM_L_X24Y112/CLBLM_IMUX11 CLBLM_L_X24Y112/CLBLM_M_A4 INT_L_X24Y111/LOGIC_OUTS_L19 INT_L_X24Y111/NR1BEG1 INT_L_X24Y112/IMUX_L11 INT_L_X24Y112/NR1END1 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X24Y111/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X24Y112/INT_L.NR1END1->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[12]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[11] - 
wires: CLBLL_R_X29Y111/CLBLL_EL1BEG3 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y111/CLBLL_L_AQ CLBLL_R_X29Y112/CLBLL_IMUX0 CLBLL_R_X29Y112/CLBLL_L_A3 CLBLM_L_X28Y111/CLBLM_IMUX39 CLBLM_L_X28Y111/CLBLM_L_D3 CLBLM_L_X30Y111/CLBLM_EL1BEG3 CLBLM_L_X30Y111/CLBLM_IMUX37 CLBLM_L_X30Y111/CLBLM_L_D4 INT_L_X28Y111/IMUX_L39 INT_L_X28Y111/NW2END_S0_0 INT_L_X28Y112/NW2END0 INT_L_X30Y111/EL1END3 INT_L_X30Y111/IMUX_L37 INT_R_X29Y111/EL1BEG3 INT_R_X29Y111/LOGIC_OUTS0 INT_R_X29Y111/NR1BEG0 INT_R_X29Y111/NW2BEG0 INT_R_X29Y112/EL1BEG_N3 INT_R_X29Y112/IMUX0 INT_R_X29Y112/NR1END0 INT_R_X29Y112/NW2A0 VBRK_X73Y116/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X28Y111/INT_L.NW2END_S0_0->>IMUX_L39 INT_L_X30Y111/INT_L.EL1END3->>IMUX_L37 INT_R_X29Y111/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X29Y111/INT_R.LOGIC_OUTS0->>NW2BEG0 INT_R_X29Y112/INT_R.NR1END0->>EL1BEG_N3 INT_R_X29Y112/INT_R.NR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[11] - 
wires: CLBLL_R_X23Y112/CLBLL_NW2A1 CLBLL_R_X25Y111/CLBLL_WW2A0 CLBLL_R_X27Y111/CLBLL_WW2A0 CLBLM_L_X22Y111/CLBLM_IMUX41 CLBLM_L_X22Y111/CLBLM_L_D1 CLBLM_L_X22Y112/CLBLM_IMUX8 CLBLM_L_X22Y112/CLBLM_M_A5 CLBLM_L_X24Y111/CLBLM_IMUX42 CLBLM_L_X24Y111/CLBLM_L_D6 CLBLM_L_X24Y112/CLBLM_NW2A1 CLBLM_L_X26Y111/CLBLM_WW2A0 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y111/CLBLM_L_AQ CLBLM_L_X28Y111/CLBLM_WW2A0 INT_L_X22Y111/IMUX_L41 INT_L_X22Y111/NL1BEG0 INT_L_X22Y111/NL1END_S3_0 INT_L_X22Y111/SW2END0 INT_L_X22Y112/IMUX_L8 INT_L_X22Y112/NL1END0 INT_L_X24Y111/IMUX_L42 INT_L_X24Y111/NW2BEG1 INT_L_X24Y111/WW2END0 INT_L_X24Y112/NW2A1 INT_L_X26Y111/WW2BEG0 INT_L_X26Y111/WW2END0 INT_L_X28Y111/LOGIC_OUTS_L0 INT_L_X28Y111/WW2BEG0 INT_R_X23Y111/SW2A0 INT_R_X23Y112/NW2END1 INT_R_X23Y112/SW2BEG0 INT_R_X25Y111/WW2A0 INT_R_X27Y111/WW2A0 VBRK_X60Y117/VBRK_NW2A1 
pips: CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y111/INT_L.SW2END0->>IMUX_L41 INT_L_X22Y111/INT_L.SW2END0->>NL1BEG0 INT_L_X22Y112/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y111/INT_L.WW2END0->>IMUX_L42 INT_L_X24Y111/INT_L.WW2END0->>NW2BEG1 INT_L_X26Y111/INT_L.WW2END0->>WW2BEG0 INT_L_X28Y111/INT_L.LOGIC_OUTS_L0->>WW2BEG0 INT_R_X23Y112/INT_R.NW2END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[10] - 
wires: CLBLL_R_X29Y108/CLBLL_LL_AQ CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y111/CLBLL_IMUX39 CLBLL_R_X29Y111/CLBLL_L_D3 CLBLL_R_X29Y111/CLBLL_NE2A0 CLBLL_R_X29Y112/CLBLL_WR1END0 CLBLM_L_X28Y111/CLBLM_IMUX21 CLBLM_L_X28Y111/CLBLM_L_C4 CLBLM_L_X30Y111/CLBLM_IMUX30 CLBLM_L_X30Y111/CLBLM_L_C5 CLBLM_L_X30Y111/CLBLM_NE2A0 CLBLM_L_X30Y112/CLBLM_WR1END0 INT_L_X28Y111/IMUX_L21 INT_L_X28Y111/WL1END2 INT_L_X30Y110/NE2END_S3_0 INT_L_X30Y111/IMUX_L30 INT_L_X30Y111/NE2END0 INT_L_X30Y111/NL1BEG_N3 INT_L_X30Y111/WR1BEG_S0 INT_L_X30Y112/WR1BEG0 INT_R_X29Y108/LOGIC_OUTS4 INT_R_X29Y108/NN2BEG0 INT_R_X29Y109/NN2A0 INT_R_X29Y109/NN2END_S2_0 INT_R_X29Y110/NE2BEG0 INT_R_X29Y110/NN2END0 INT_R_X29Y111/IMUX39 INT_R_X29Y111/NE2A0 INT_R_X29Y111/WL1BEG2 INT_R_X29Y111/WR1END_S1_0 INT_R_X29Y112/WR1END0 VBRK_X73Y116/VBRK_NE2A0 VBRK_X73Y117/VBRK_WR1END0 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X28Y111/INT_L.WL1END2->>IMUX_L21 INT_L_X30Y111/INT_L.NE2END0->>NL1BEG_N3 INT_L_X30Y111/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X30Y111/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_R_X29Y108/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X29Y110/INT_R.NN2END0->>NE2BEG0 INT_R_X29Y111/INT_R.WR1END_S1_0->>IMUX39 INT_R_X29Y111/INT_R.WR1END_S1_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[10] - 
wires: CLBLL_R_X23Y110/CLBLL_ER1BEG1 CLBLL_R_X23Y110/CLBLL_WW2END0 CLBLL_R_X23Y111/CLBLL_WR1END2 CLBLL_R_X25Y110/CLBLL_LL_AQ CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y111/CLBLM_IMUX33 CLBLM_L_X22Y111/CLBLM_IMUX40 CLBLM_L_X22Y111/CLBLM_L_C1 CLBLM_L_X22Y111/CLBLM_M_D1 CLBLM_L_X24Y110/CLBLM_ER1BEG1 CLBLM_L_X24Y110/CLBLM_WW2END0 CLBLM_L_X24Y111/CLBLM_IMUX34 CLBLM_L_X24Y111/CLBLM_L_C6 CLBLM_L_X24Y111/CLBLM_WR1END2 INT_L_X22Y111/IMUX_L33 INT_L_X22Y111/IMUX_L40 INT_L_X22Y111/WL1END0 INT_L_X24Y110/ER1END1 INT_L_X24Y110/NR1BEG1 INT_L_X24Y110/WW2A0 INT_L_X24Y111/IMUX_L34 INT_L_X24Y111/NR1END1 INT_L_X24Y111/WR1BEG2 INT_R_X23Y110/ER1BEG1 INT_R_X23Y110/WW2END0 INT_R_X23Y111/WL1BEG0 INT_R_X23Y111/WR1END2 INT_R_X25Y110/LOGIC_OUTS4 INT_R_X25Y110/WW2BEG0 VBRK_X60Y115/VBRK_ER1BEG1 VBRK_X60Y115/VBRK_WW2END0 VBRK_X60Y116/VBRK_WR1END2 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X22Y111/INT_L.WL1END0->>IMUX_L33 INT_L_X22Y111/INT_L.WL1END0->>IMUX_L40 INT_L_X24Y110/INT_L.ER1END1->>NR1BEG1 INT_L_X24Y111/INT_L.NR1END1->>IMUX_L34 INT_L_X24Y111/INT_L.NR1END1->>WR1BEG2 INT_R_X23Y110/INT_R.WW2END0->>ER1BEG1 INT_R_X23Y111/INT_R.WR1END2->>WL1BEG0 INT_R_X25Y110/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[9] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX20 CLBLL_R_X29Y111/CLBLL_L_C2 CLBLL_R_X29Y111/CLBLL_WR1END2 CLBLM_L_X28Y111/CLBLM_IMUX25 CLBLM_L_X28Y111/CLBLM_L_B5 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y110/CLBLM_M_CQ CLBLM_L_X30Y111/CLBLM_IMUX26 CLBLM_L_X30Y111/CLBLM_L_B4 CLBLM_L_X30Y111/CLBLM_WR1END2 INT_L_X28Y111/IMUX_L25 INT_L_X28Y111/WL1END0 INT_L_X30Y110/LOGIC_OUTS_L6 INT_L_X30Y110/NL1BEG1 INT_L_X30Y111/IMUX_L26 INT_L_X30Y111/NL1END1 INT_L_X30Y111/WR1BEG2 INT_R_X29Y111/IMUX20 INT_R_X29Y111/WL1BEG0 INT_R_X29Y111/WR1END2 VBRK_X73Y116/VBRK_WR1END2 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X28Y111/INT_L.WL1END0->>IMUX_L25 INT_L_X30Y110/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X30Y111/INT_L.NL1END1->>IMUX_L26 INT_L_X30Y111/INT_L.NL1END1->>WR1BEG2 INT_R_X29Y111/INT_R.WR1END2->>IMUX20 INT_R_X29Y111/INT_R.WR1END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[9] - 
wires: CLBLL_R_X23Y110/CLBLL_SW2A2 CLBLL_R_X25Y110/CLBLL_LL_DQ CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS7 CLBLM_L_X22Y111/CLBLM_IMUX14 CLBLM_L_X22Y111/CLBLM_IMUX22 CLBLM_L_X22Y111/CLBLM_L_B1 CLBLM_L_X22Y111/CLBLM_M_C3 CLBLM_L_X24Y110/CLBLM_SW2A2 CLBLM_L_X24Y111/CLBLM_IMUX13 CLBLM_L_X24Y111/CLBLM_L_B6 INT_L_X22Y111/IMUX_L14 INT_L_X22Y111/IMUX_L22 INT_L_X22Y111/NW2END3 INT_L_X24Y110/SW2A2 INT_L_X24Y111/IMUX_L13 INT_L_X24Y111/NW2END3 INT_L_X24Y111/SW2BEG2 INT_R_X23Y110/NW2BEG3 INT_R_X23Y110/SW2END2 INT_R_X23Y111/NW2A3 INT_R_X25Y110/LOGIC_OUTS7 INT_R_X25Y110/NW2BEG3 INT_R_X25Y111/NW2A3 VBRK_X60Y115/VBRK_SW2A2 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y111/INT_L.NW2END3->>IMUX_L14 INT_L_X22Y111/INT_L.NW2END3->>IMUX_L22 INT_L_X24Y111/INT_L.NW2END3->>IMUX_L13 INT_L_X24Y111/INT_L.NW2END3->>SW2BEG2 INT_R_X23Y110/INT_R.SW2END2->>NW2BEG3 INT_R_X25Y110/INT_R.LOGIC_OUTS7->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mcreg_reg_n_0_[8] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX2 CLBLL_R_X29Y110/CLBLL_LL_A2 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y110/CLBLM_M_CQ CLBLM_L_X28Y111/CLBLM_BYP0 CLBLM_L_X28Y111/CLBLM_IMUX0 CLBLM_L_X28Y111/CLBLM_IMUX40 CLBLM_L_X28Y111/CLBLM_L_A3 CLBLM_L_X28Y111/CLBLM_L_AX CLBLM_L_X28Y111/CLBLM_M_D1 INT_L_X28Y110/EL1BEG1 INT_L_X28Y110/FAN_BOUNCE_S3_2 INT_L_X28Y110/LOGIC_OUTS_L6 INT_L_X28Y110/NL1BEG1 INT_L_X28Y111/BYP_ALT0 INT_L_X28Y111/BYP_L0 INT_L_X28Y111/FAN_ALT2 INT_L_X28Y111/FAN_BOUNCE2 INT_L_X28Y111/IMUX_L0 INT_L_X28Y111/IMUX_L40 INT_L_X28Y111/NL1END1 INT_R_X29Y110/EL1END1 INT_R_X29Y110/IMUX2 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X28Y110/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y111/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X28Y110/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X28Y110/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X28Y111/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y111/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y111/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X28Y111/INT_L.FAN_BOUNCE2->>IMUX_L0 INT_L_X28Y111/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X28Y111/INT_L.NL1END1->>FAN_ALT2 INT_R_X29Y110/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

modsqr/modreg1_reg_n_0_[8] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX25 CLBLL_R_X29Y111/CLBLL_L_B5 CLBLL_R_X29Y111/CLBLL_WL1END0 CLBLL_R_X29Y111/CLBLL_WW2A1 CLBLM_L_X28Y111/CLBLM_IMUX3 CLBLM_L_X28Y111/CLBLM_L_A2 CLBLM_L_X30Y111/CLBLM_IMUX3 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y111/CLBLM_L_A2 CLBLM_L_X30Y111/CLBLM_L_BQ CLBLM_L_X30Y111/CLBLM_WL1END0 CLBLM_L_X30Y111/CLBLM_WW2A1 INT_L_X28Y111/IMUX_L3 INT_L_X28Y111/WW2END1 INT_L_X30Y111/IMUX_L3 INT_L_X30Y111/LOGIC_OUTS_L1 INT_L_X30Y111/WL1BEG0 INT_L_X30Y111/WW2BEG1 INT_R_X29Y111/IMUX25 INT_R_X29Y111/WL1END0 INT_R_X29Y111/WW2A1 VBRK_X73Y116/VBRK_WL1END0 VBRK_X73Y116/VBRK_WW2A1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X28Y111/INT_L.WW2END1->>IMUX_L3 INT_L_X30Y111/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X30Y111/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X30Y111/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_R_X29Y111/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[12]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[8] - 
wires: CLBLL_R_X23Y111/CLBLL_IMUX7 CLBLL_R_X23Y111/CLBLL_LL_A1 CLBLL_R_X23Y111/CLBLL_WR1END3 CLBLL_R_X25Y111/CLBLL_SE2A2 CLBLL_R_X25Y111/CLBLL_WL1END1 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y110/CLBLM_M_DQ CLBLM_L_X24Y111/CLBLM_BYP0 CLBLM_L_X24Y111/CLBLM_IMUX18 CLBLM_L_X24Y111/CLBLM_IMUX3 CLBLM_L_X24Y111/CLBLM_L_A2 CLBLM_L_X24Y111/CLBLM_L_AX CLBLM_L_X24Y111/CLBLM_M_B2 CLBLM_L_X24Y111/CLBLM_WR1END3 CLBLM_L_X26Y111/CLBLM_SE2A2 CLBLM_L_X26Y111/CLBLM_WL1END1 INT_L_X24Y110/LOGIC_OUTS_L7 INT_L_X24Y110/NL1BEG2 INT_L_X24Y111/BYP_ALT0 INT_L_X24Y111/BYP_L0 INT_L_X24Y111/IMUX_L18 INT_L_X24Y111/IMUX_L3 INT_L_X24Y111/NE2BEG2 INT_L_X24Y111/NL1END2 INT_L_X24Y111/WL1END0 INT_L_X24Y111/WR1BEG3 INT_L_X24Y112/NE2A2 INT_L_X26Y111/SE2END2 INT_L_X26Y111/WL1BEG1 INT_R_X23Y111/IMUX7 INT_R_X23Y111/WR1END3 INT_R_X25Y111/SE2A2 INT_R_X25Y111/WL1BEG0 INT_R_X25Y111/WL1END1 INT_R_X25Y112/NE2END2 INT_R_X25Y112/SE2BEG2 VBRK_X60Y116/VBRK_WR1END3 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y111/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y110/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X24Y111/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y111/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y111/INT_L.NL1END2->>NE2BEG2 INT_L_X24Y111/INT_L.NL1END2->>WR1BEG3 INT_L_X24Y111/INT_L.WL1END0->>BYP_ALT0 INT_L_X24Y111/INT_L.WL1END0->>IMUX_L18 INT_L_X26Y111/INT_L.SE2END2->>WL1BEG1 INT_R_X23Y111/INT_R.WR1END3->>IMUX7 INT_R_X25Y111/INT_R.WL1END1->>WL1BEG0 INT_R_X25Y112/INT_R.NE2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

modreg1[8] - 
wires: CLBLL_R_X23Y110/CLBLL_SW2A0 CLBLL_R_X25Y111/CLBLL_LL_AQ CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y111/CLBLM_IMUX10 CLBLM_L_X22Y111/CLBLM_IMUX17 CLBLM_L_X22Y111/CLBLM_L_A4 CLBLM_L_X22Y111/CLBLM_M_B3 CLBLM_L_X24Y110/CLBLM_SW2A0 CLBLM_L_X24Y111/CLBLM_IMUX10 CLBLM_L_X24Y111/CLBLM_L_A4 INT_L_X22Y111/IMUX_L10 INT_L_X22Y111/IMUX_L17 INT_L_X22Y111/NW2END1 INT_L_X24Y110/SW2A0 INT_L_X24Y111/IMUX_L10 INT_L_X24Y111/SW2BEG0 INT_L_X24Y111/WR1END1 INT_R_X23Y110/NW2BEG1 INT_R_X23Y110/SW2END0 INT_R_X23Y111/NW2A1 INT_R_X25Y111/LOGIC_OUTS4 INT_R_X25Y111/WR1BEG1 VBRK_X60Y115/VBRK_SW2A0 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y111/INT_L.NW2END1->>IMUX_L10 INT_L_X22Y111/INT_L.NW2END1->>IMUX_L17 INT_L_X24Y111/INT_L.WR1END1->>IMUX_L10 INT_L_X24Y111/INT_L.WR1END1->>SW2BEG0 INT_R_X23Y110/INT_R.SW2END0->>NW2BEG1 INT_R_X25Y111/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[13] - 
wires: CLBLL_R_X27Y111/CLBLL_EL1BEG0 CLBLL_R_X27Y111/CLBLL_IMUX11 CLBLL_R_X27Y111/CLBLL_LL_A4 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y110/CLBLM_L_BQ CLBLM_L_X28Y111/CLBLM_EL1BEG0 CLBLM_L_X28Y111/CLBLM_IMUX24 CLBLM_L_X28Y111/CLBLM_M_B5 INT_L_X26Y110/LOGIC_OUTS_L1 INT_L_X26Y110/NE2BEG1 INT_L_X26Y111/NE2A1 INT_L_X28Y110/EL1END_S3_0 INT_L_X28Y111/EL1END0 INT_L_X28Y111/IMUX_L24 INT_R_X27Y111/EL1BEG0 INT_R_X27Y111/IMUX11 INT_R_X27Y111/NE2END1 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y110/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X28Y111/INT_L.EL1END0->>IMUX_L24 INT_R_X27Y111/INT_R.NE2END1->>EL1BEG0 INT_R_X27Y111/INT_R.NE2END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[12] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX7 CLBLL_R_X29Y111/CLBLL_LL_A1 CLBLM_L_X28Y111/CLBLM_IMUX17 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y111/CLBLM_M_AQ CLBLM_L_X28Y111/CLBLM_M_B3 CLBLM_L_X28Y112/CLBLM_BYP0 CLBLM_L_X28Y112/CLBLM_IMUX0 CLBLM_L_X28Y112/CLBLM_L_A3 CLBLM_L_X28Y112/CLBLM_L_AX INT_L_X28Y111/EL1BEG3 INT_L_X28Y111/IMUX_L17 INT_L_X28Y111/LOGIC_OUTS_L4 INT_L_X28Y111/NR1BEG0 INT_L_X28Y112/BYP_ALT0 INT_L_X28Y112/BYP_L0 INT_L_X28Y112/EL1BEG_N3 INT_L_X28Y112/IMUX_L0 INT_L_X28Y112/NR1END0 INT_R_X29Y111/EL1END3 INT_R_X29Y111/IMUX7 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y111/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y111/INT_L.LOGIC_OUTS_L4->>NR1BEG0 INT_L_X28Y112/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y112/INT_L.NR1END0->>BYP_ALT0 INT_L_X28Y112/INT_L.NR1END0->>EL1BEG_N3 INT_L_X28Y112/INT_L.NR1END0->>IMUX_L0 INT_R_X29Y111/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[16]_i_2_n_7 - 
wires: CLBLM_L_X28Y111/CLBLM_IMUX15 CLBLM_L_X28Y111/CLBLM_M_B1 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y112/CLBLM_L_AMUX INT_L_X28Y111/IMUX_L15 INT_L_X28Y111/SR1END3 INT_L_X28Y112/LOGIC_OUTS_L16 INT_L_X28Y112/SR1BEG3 INT_L_X28Y112/SR1END_N3_3 
pips: CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y111/INT_L.SR1END3->>IMUX_L15 INT_L_X28Y112/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[13]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[13] - 
wires: CLBLL_R_X25Y111/CLBLL_WR1END0 CLBLM_L_X24Y112/CLBLM_IMUX24 CLBLM_L_X24Y112/CLBLM_M_B5 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y110/CLBLM_L_BMUX CLBLM_L_X26Y111/CLBLM_WR1END0 INT_L_X24Y111/NW2END_S0_0 INT_L_X24Y112/IMUX_L24 INT_L_X24Y112/NW2END0 INT_L_X26Y110/LOGIC_OUTS_L17 INT_L_X26Y110/WR1BEG_S0 INT_L_X26Y111/WR1BEG0 INT_R_X25Y110/WR1END_S1_0 INT_R_X25Y111/NW2BEG0 INT_R_X25Y111/WR1END0 INT_R_X25Y112/NW2A0 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y112/INT_L.NW2END0->>IMUX_L24 INT_L_X26Y110/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_R_X25Y111/INT_R.WR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[12] - 
wires: CLBLL_R_X23Y111/CLBLL_WL1END3 CLBLL_R_X23Y112/CLBLL_IMUX8 CLBLL_R_X23Y112/CLBLL_LL_A5 CLBLM_L_X24Y111/CLBLM_WL1END3 CLBLM_L_X24Y112/CLBLM_BYP0 CLBLM_L_X24Y112/CLBLM_IMUX17 CLBLM_L_X24Y112/CLBLM_IMUX9 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y112/CLBLM_L_A5 CLBLM_L_X24Y112/CLBLM_L_AX CLBLM_L_X24Y112/CLBLM_M_AQ CLBLM_L_X24Y112/CLBLM_M_B3 INT_L_X24Y111/WL1BEG3 INT_L_X24Y112/BYP_ALT0 INT_L_X24Y112/BYP_L0 INT_L_X24Y112/IMUX_L17 INT_L_X24Y112/IMUX_L9 INT_L_X24Y112/LOGIC_OUTS_L4 INT_L_X24Y112/NN2BEG0 INT_L_X24Y112/SL1END0 INT_L_X24Y112/WL1BEG_N3 INT_L_X24Y113/NN2A0 INT_L_X24Y113/NN2END_S2_0 INT_L_X24Y113/SL1BEG0 INT_L_X24Y113/SR1BEG_S0 INT_L_X24Y114/NN2END0 INT_R_X23Y111/WL1END3 INT_R_X23Y112/IMUX8 INT_R_X23Y112/WL1END_N1_3 VBRK_X60Y116/VBRK_WL1END3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y112/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y112/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y112/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X24Y112/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X24Y112/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_L_X24Y112/INT_L.SL1END0->>BYP_ALT0 INT_L_X24Y113/INT_L.NN2END_S2_0->>SR1BEG_S0 INT_L_X24Y113/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X23Y112/INT_R.WL1END_N1_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[12] - 
wires: CLBLM_L_X24Y112/CLBLM_IMUX15 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y112/CLBLM_L_AMUX CLBLM_L_X24Y112/CLBLM_M_B1 INT_L_X24Y112/BYP_ALT3 INT_L_X24Y112/BYP_BOUNCE3 INT_L_X24Y112/IMUX_L15 INT_L_X24Y112/LOGIC_OUTS_L16 INT_L_X24Y113/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y112/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y112/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y112/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X24Y112/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[14] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX18 CLBLL_R_X27Y111/CLBLL_LL_B2 CLBLL_R_X27Y112/CLBLL_EL1BEG0 CLBLL_R_X27Y112/CLBLL_LL_BQ CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y112/CLBLM_EL1BEG0 CLBLM_L_X28Y112/CLBLM_IMUX1 CLBLM_L_X28Y112/CLBLM_M_A3 INT_L_X28Y111/EL1END_S3_0 INT_L_X28Y112/EL1END0 INT_L_X28Y112/IMUX_L1 INT_R_X27Y111/IMUX18 INT_R_X27Y111/SL1END1 INT_R_X27Y112/EL1BEG0 INT_R_X27Y112/LOGIC_OUTS5 INT_R_X27Y112/SL1BEG1 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y112/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X28Y112/INT_L.EL1END0->>IMUX_L1 INT_R_X27Y111/INT_R.SL1END1->>IMUX18 INT_R_X27Y112/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X27Y112/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[13] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX17 CLBLL_R_X29Y111/CLBLL_LL_B3 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y111/CLBLM_M_BQ CLBLM_L_X28Y112/CLBLM_BYP5 CLBLM_L_X28Y112/CLBLM_IMUX11 CLBLM_L_X28Y112/CLBLM_IMUX16 CLBLM_L_X28Y112/CLBLM_L_B3 CLBLM_L_X28Y112/CLBLM_L_BX CLBLM_L_X28Y112/CLBLM_M_A4 INT_L_X28Y111/EL1BEG0 INT_L_X28Y111/LOGIC_OUTS_L5 INT_L_X28Y111/NL1BEG0 INT_L_X28Y111/NL1END_S3_0 INT_L_X28Y111/NR1BEG1 INT_L_X28Y112/BYP_ALT5 INT_L_X28Y112/BYP_L5 INT_L_X28Y112/IMUX_L11 INT_L_X28Y112/IMUX_L16 INT_L_X28Y112/NL1END0 INT_L_X28Y112/NR1END1 INT_R_X29Y110/EL1END_S3_0 INT_R_X29Y111/EL1END0 INT_R_X29Y111/IMUX17 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y112/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y111/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y111/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y111/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X28Y112/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y112/INT_L.NL1END0->>IMUX_L16 INT_L_X28Y112/INT_L.NR1END1->>BYP_ALT5 INT_L_X28Y112/INT_L.NR1END1->>IMUX_L11 INT_R_X29Y111/INT_R.EL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[16]_i_2_n_6 - 
wires: CLBLM_L_X28Y112/CLBLM_IMUX2 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y112/CLBLM_L_BMUX CLBLM_L_X28Y112/CLBLM_M_A2 INT_L_X28Y112/IMUX_L2 INT_L_X28Y112/LOGIC_OUTS_L17 INT_L_X28Y112/SR1BEG_S0 
pips: CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y112/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y112/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[14]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[14] - 
wires: CLBLL_R_X25Y112/CLBLL_WW2END3 CLBLL_R_X27Y112/CLBLL_LL_BMUX CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y112/CLBLM_IMUX29 CLBLM_L_X24Y112/CLBLM_M_C2 CLBLM_L_X26Y112/CLBLM_WW2END3 INT_L_X24Y112/IMUX_L29 INT_L_X24Y112/WL1END2 INT_L_X26Y112/WW2A3 INT_R_X25Y112/WL1BEG2 INT_R_X25Y112/WW2END3 INT_R_X25Y113/WW2END_N0_3 INT_R_X27Y112/LOGIC_OUTS21 INT_R_X27Y112/WW2BEG3 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X24Y112/INT_L.WL1END2->>IMUX_L29 INT_R_X25Y112/INT_R.WW2END3->>WL1BEG2 INT_R_X27Y112/INT_R.LOGIC_OUTS21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[13] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX24 CLBLL_R_X23Y112/CLBLL_LL_B5 CLBLL_R_X23Y112/CLBLL_WL1END0 CLBLM_L_X24Y112/CLBLM_BYP5 CLBLM_L_X24Y112/CLBLM_IMUX26 CLBLM_L_X24Y112/CLBLM_IMUX28 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y112/CLBLM_L_B4 CLBLM_L_X24Y112/CLBLM_L_BX CLBLM_L_X24Y112/CLBLM_M_BQ CLBLM_L_X24Y112/CLBLM_M_C4 CLBLM_L_X24Y112/CLBLM_WL1END0 INT_L_X24Y112/BYP_ALT4 INT_L_X24Y112/BYP_ALT5 INT_L_X24Y112/BYP_BOUNCE4 INT_L_X24Y112/BYP_L5 INT_L_X24Y112/IMUX_L26 INT_L_X24Y112/IMUX_L28 INT_L_X24Y112/LOGIC_OUTS_L5 INT_L_X24Y112/WL1BEG0 INT_R_X23Y112/IMUX24 INT_R_X23Y112/WL1END0 VBRK_X60Y117/VBRK_WL1END0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y112/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y112/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y112/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X24Y112/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X24Y112/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y112/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X24Y112/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y112/INT_R.WL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[13] - 
wires: CLBLM_L_X24Y112/CLBLM_IMUX22 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y112/CLBLM_L_BMUX CLBLM_L_X24Y112/CLBLM_M_C3 INT_L_X24Y112/IMUX_L22 INT_L_X24Y112/LOGIC_OUTS_L17 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y112/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[15] - 
wires: CLBLL_R_X25Y111/CLBLL_EE2BEG0 CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y111/CLBLL_L_AQ CLBLL_R_X27Y111/CLBLL_ER1BEG1 CLBLL_R_X27Y111/CLBLL_IMUX9 CLBLL_R_X27Y111/CLBLL_L_A5 CLBLM_L_X26Y111/CLBLM_EE2BEG0 CLBLM_L_X28Y111/CLBLM_ER1BEG1 CLBLM_L_X28Y111/CLBLM_IMUX35 CLBLM_L_X28Y111/CLBLM_M_C6 INT_L_X26Y111/EE2A0 INT_L_X28Y111/ER1END1 INT_L_X28Y111/IMUX_L35 INT_R_X25Y111/EE2BEG0 INT_R_X25Y111/LOGIC_OUTS0 INT_R_X27Y111/EE2END0 INT_R_X27Y111/ER1BEG1 INT_R_X27Y111/IMUX9 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X28Y111/INT_L.ER1END1->>IMUX_L35 INT_R_X25Y111/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y111/INT_R.EE2END0->>ER1BEG1 INT_R_X27Y111/INT_R.EE2END0->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[14] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX32 CLBLL_R_X29Y111/CLBLL_LL_C1 CLBLM_L_X28Y111/CLBLM_IMUX32 CLBLM_L_X28Y111/CLBLM_M_C1 CLBLM_L_X28Y112/CLBLM_BYP2 CLBLM_L_X28Y112/CLBLM_IMUX33 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y112/CLBLM_L_C1 CLBLM_L_X28Y112/CLBLM_L_CX CLBLM_L_X28Y112/CLBLM_M_AQ INT_L_X28Y111/IMUX_L32 INT_L_X28Y111/SE2A0 INT_L_X28Y111/SL1END0 INT_L_X28Y112/BYP_ALT1 INT_L_X28Y112/BYP_ALT2 INT_L_X28Y112/BYP_BOUNCE1 INT_L_X28Y112/BYP_L2 INT_L_X28Y112/IMUX_L33 INT_L_X28Y112/LOGIC_OUTS_L4 INT_L_X28Y112/SE2BEG0 INT_L_X28Y112/SL1BEG0 INT_R_X29Y111/IMUX32 INT_R_X29Y111/SE2END0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y111/INT_L.SL1END0->>IMUX_L32 INT_L_X28Y112/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y112/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y112/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X28Y112/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X28Y112/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X28Y112/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X28Y112/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_R_X29Y111/INT_R.SE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[16]_i_2_n_5 - 
wires: CLBLM_L_X28Y111/CLBLM_IMUX28 CLBLM_L_X28Y111/CLBLM_M_C4 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y112/CLBLM_L_CMUX INT_L_X28Y111/IMUX_L28 INT_L_X28Y111/SR1END1 INT_L_X28Y112/LOGIC_OUTS_L18 INT_L_X28Y112/SR1BEG1 
pips: CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y111/INT_L.SR1END1->>IMUX_L28 INT_L_X28Y112/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[15]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[15] - 
wires: CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y111/CLBLL_L_AMUX CLBLM_L_X24Y112/CLBLM_IMUX44 CLBLM_L_X24Y112/CLBLM_M_D4 INT_L_X24Y112/IMUX_L44 INT_L_X24Y112/NW2END2 INT_R_X25Y111/LOGIC_OUTS16 INT_R_X25Y111/NW2BEG2 INT_R_X25Y112/NW2A2 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y112/INT_L.NW2END2->>IMUX_L44 INT_R_X25Y111/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[14] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX22 CLBLL_R_X23Y112/CLBLL_LL_C3 CLBLL_R_X23Y112/CLBLL_WR1END3 CLBLM_L_X24Y112/CLBLM_BYP2 CLBLM_L_X24Y112/CLBLM_IMUX21 CLBLM_L_X24Y112/CLBLM_IMUX45 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y112/CLBLM_L_C4 CLBLM_L_X24Y112/CLBLM_L_CX CLBLM_L_X24Y112/CLBLM_M_CQ CLBLM_L_X24Y112/CLBLM_M_D2 CLBLM_L_X24Y112/CLBLM_WR1END3 INT_L_X24Y112/BYP_ALT1 INT_L_X24Y112/BYP_ALT2 INT_L_X24Y112/BYP_BOUNCE1 INT_L_X24Y112/BYP_L2 INT_L_X24Y112/FAN_ALT5 INT_L_X24Y112/FAN_BOUNCE5 INT_L_X24Y112/IMUX_L21 INT_L_X24Y112/IMUX_L45 INT_L_X24Y112/LOGIC_OUTS_L6 INT_L_X24Y112/WR1BEG3 INT_R_X23Y112/IMUX22 INT_R_X23Y112/WR1END3 VBRK_X60Y117/VBRK_WR1END3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y112/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y112/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y112/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y112/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X24Y112/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y112/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X24Y112/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X24Y112/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X24Y112/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X24Y112/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X23Y112/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[14] - 
wires: CLBLM_L_X24Y112/CLBLM_IMUX38 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y112/CLBLM_L_CMUX CLBLM_L_X24Y112/CLBLM_M_D3 INT_L_X24Y112/IMUX_L38 INT_L_X24Y112/LOGIC_OUTS_L18 INT_L_X24Y112/NL1BEG_N3 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y112/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X24Y112/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[16] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX26 CLBLL_R_X27Y111/CLBLL_L_B4 CLBLL_R_X27Y112/CLBLL_ER1BEG1 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y113/CLBLM_L_AQ CLBLM_L_X28Y112/CLBLM_ER1BEG1 CLBLM_L_X28Y112/CLBLM_IMUX12 CLBLM_L_X28Y112/CLBLM_M_B6 INT_L_X26Y111/ER1BEG1 INT_L_X26Y111/SS2END0 INT_L_X26Y112/SE2A0 INT_L_X26Y112/SS2A0 INT_L_X26Y113/LOGIC_OUTS_L0 INT_L_X26Y113/SE2BEG0 INT_L_X26Y113/SS2BEG0 INT_L_X28Y112/ER1END1 INT_L_X28Y112/IMUX_L12 INT_R_X27Y111/ER1END1 INT_R_X27Y111/IMUX26 INT_R_X27Y112/ER1BEG1 INT_R_X27Y112/SE2END0 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X26Y111/INT_L.SS2END0->>ER1BEG1 INT_L_X26Y113/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X26Y113/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X28Y112/INT_L.ER1END1->>IMUX_L12 INT_R_X27Y111/INT_R.ER1END1->>IMUX26 INT_R_X27Y112/INT_R.SE2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[15] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX38 CLBLL_R_X29Y111/CLBLL_LL_D3 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y111/CLBLM_M_CQ CLBLM_L_X28Y112/CLBLM_BYP7 CLBLM_L_X28Y112/CLBLM_IMUX17 CLBLM_L_X28Y112/CLBLM_IMUX41 CLBLM_L_X28Y112/CLBLM_L_D1 CLBLM_L_X28Y112/CLBLM_L_DX CLBLM_L_X28Y112/CLBLM_M_B3 INT_L_X28Y111/ER1BEG3 INT_L_X28Y111/LOGIC_OUTS_L6 INT_L_X28Y111/NL1BEG1 INT_L_X28Y112/BYP_ALT7 INT_L_X28Y112/BYP_L7 INT_L_X28Y112/IMUX_L17 INT_L_X28Y112/IMUX_L41 INT_L_X28Y112/NL1END1 INT_L_X28Y112/WR1END_S1_0 INT_L_X28Y113/WR1END0 INT_R_X29Y111/ER1END3 INT_R_X29Y111/IMUX38 INT_R_X29Y111/NR1BEG3 INT_R_X29Y112/ER1END_N3_3 INT_R_X29Y112/NR1END3 INT_R_X29Y112/WR1BEG_S0 INT_R_X29Y113/WR1BEG0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y112/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X28Y111/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X28Y111/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X28Y112/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y112/INT_L.NL1END1->>IMUX_L17 INT_L_X28Y112/INT_L.NL1END1->>IMUX_L41 INT_L_X28Y112/INT_L.WR1END_S1_0->>BYP_ALT7 INT_R_X29Y111/INT_R.ER1END3->>IMUX38 INT_R_X29Y111/INT_R.ER1END3->>NR1BEG3 INT_R_X29Y112/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[16]_i_2_n_4 - 
wires: CLBLM_L_X28Y112/CLBLM_IMUX18 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y112/CLBLM_L_DMUX CLBLM_L_X28Y112/CLBLM_M_B2 INT_L_X28Y112/IMUX_L18 INT_L_X28Y112/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y112/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[16]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[16] - 
wires: CLBLL_R_X25Y113/CLBLL_WL1END1 CLBLM_L_X24Y113/CLBLM_IMUX7 CLBLM_L_X24Y113/CLBLM_M_A1 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y113/CLBLM_L_AMUX CLBLM_L_X26Y113/CLBLM_WL1END1 INT_L_X24Y113/IMUX_L7 INT_L_X24Y113/WR1END3 INT_L_X26Y113/LOGIC_OUTS_L16 INT_L_X26Y113/WL1BEG1 INT_R_X25Y113/WL1END1 INT_R_X25Y113/WR1BEG3 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y113/INT_L.WR1END3->>IMUX_L7 INT_L_X26Y113/INT_L.LOGIC_OUTS_L16->>WL1BEG1 INT_R_X25Y113/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[15] - 
wires: CLBLL_R_X23Y112/CLBLL_IMUX47 CLBLL_R_X23Y112/CLBLL_LL_D5 CLBLL_R_X23Y113/CLBLL_WR1END0 CLBLM_L_X24Y112/CLBLM_BYP7 CLBLM_L_X24Y112/CLBLM_IMUX46 CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y112/CLBLM_L_D5 CLBLM_L_X24Y112/CLBLM_L_DX CLBLM_L_X24Y112/CLBLM_M_DQ CLBLM_L_X24Y113/CLBLM_IMUX2 CLBLM_L_X24Y113/CLBLM_M_A2 CLBLM_L_X24Y113/CLBLM_WR1END0 INT_L_X24Y112/BYP_ALT6 INT_L_X24Y112/BYP_ALT7 INT_L_X24Y112/BYP_BOUNCE6 INT_L_X24Y112/BYP_L7 INT_L_X24Y112/IMUX_L46 INT_L_X24Y112/LOGIC_OUTS_L7 INT_L_X24Y112/WR1BEG_S0 INT_L_X24Y113/BYP_BOUNCE_N3_6 INT_L_X24Y113/IMUX_L2 INT_L_X24Y113/WR1BEG0 INT_R_X23Y112/IMUX47 INT_R_X23Y112/WR1END_S1_0 INT_R_X23Y113/WR1END0 VBRK_X60Y118/VBRK_WR1END0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y112/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y112/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y112/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y112/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y112/INT_L.LOGIC_OUTS_L7->>BYP_ALT6 INT_L_X24Y112/INT_L.LOGIC_OUTS_L7->>IMUX_L46 INT_L_X24Y112/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_L_X24Y113/INT_L.BYP_BOUNCE_N3_6->>IMUX_L2 INT_R_X23Y112/INT_R.WR1END_S1_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[15] - 
wires: CLBLM_L_X24Y112/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y112/CLBLM_L_DMUX CLBLM_L_X24Y113/CLBLM_IMUX8 CLBLM_L_X24Y113/CLBLM_M_A5 INT_L_X24Y112/LOGIC_OUTS_L19 INT_L_X24Y112/NL1BEG0 INT_L_X24Y112/NL1END_S3_0 INT_L_X24Y113/IMUX_L8 INT_L_X24Y113/NL1END0 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X24Y112/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X24Y113/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[16]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[15] - 
wires: CLBLL_R_X29Y112/CLBLL_ER1BEG3 CLBLL_R_X29Y113/CLBLL_IMUX10 CLBLL_R_X29Y113/CLBLL_LL_BQ CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y113/CLBLL_L_A4 CLBLM_L_X28Y112/CLBLM_IMUX42 CLBLM_L_X28Y112/CLBLM_L_D6 CLBLM_L_X30Y112/CLBLM_ER1BEG3 CLBLM_L_X30Y112/CLBLM_IMUX39 CLBLM_L_X30Y112/CLBLM_L_D3 INT_L_X28Y112/ER1BEG2 INT_L_X28Y112/IMUX_L42 INT_L_X28Y112/SW2END1 INT_L_X30Y112/ER1END3 INT_L_X30Y112/IMUX_L39 INT_L_X30Y113/ER1END_N3_3 INT_R_X29Y112/ER1BEG3 INT_R_X29Y112/ER1END2 INT_R_X29Y112/SW2A1 INT_R_X29Y113/IMUX10 INT_R_X29Y113/LOGIC_OUTS5 INT_R_X29Y113/SW2BEG1 VBRK_X73Y117/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X28Y112/INT_L.SW2END1->>ER1BEG2 INT_L_X28Y112/INT_L.SW2END1->>IMUX_L42 INT_L_X30Y112/INT_L.ER1END3->>IMUX_L39 INT_R_X29Y112/INT_R.ER1END2->>ER1BEG3 INT_R_X29Y113/INT_R.LOGIC_OUTS5->>IMUX10 INT_R_X29Y113/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[15] - 
wires: CLBLL_R_X21Y112/CLBLL_WL1END1 CLBLL_R_X21Y113/CLBLL_EL1BEG0 CLBLL_R_X23Y112/CLBLL_WW2A2 CLBLL_R_X25Y112/CLBLL_WW2END1 CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y112/CLBLL_L_BQ CLBLM_L_X22Y112/CLBLM_IMUX37 CLBLM_L_X22Y112/CLBLM_L_D4 CLBLM_L_X22Y112/CLBLM_WL1END1 CLBLM_L_X22Y113/CLBLM_EL1BEG0 CLBLM_L_X22Y113/CLBLM_IMUX1 CLBLM_L_X22Y113/CLBLM_M_A3 CLBLM_L_X24Y112/CLBLM_IMUX41 CLBLM_L_X24Y112/CLBLM_L_D1 CLBLM_L_X24Y112/CLBLM_WW2A2 CLBLM_L_X26Y112/CLBLM_WW2END1 INT_L_X22Y112/EL1END_S3_0 INT_L_X22Y112/IMUX_L37 INT_L_X22Y112/WL1BEG1 INT_L_X22Y112/WW2END2 INT_L_X22Y113/EL1END0 INT_L_X22Y113/IMUX_L1 INT_L_X24Y112/IMUX_L41 INT_L_X24Y112/WL1END0 INT_L_X24Y112/WR1END3 INT_L_X24Y112/WW2BEG2 INT_L_X26Y112/WW2A1 INT_R_X21Y112/NL1BEG1 INT_R_X21Y112/WL1END1 INT_R_X21Y113/EL1BEG0 INT_R_X21Y113/NL1END1 INT_R_X23Y112/WW2A2 INT_R_X25Y112/WL1BEG0 INT_R_X25Y112/WR1BEG3 INT_R_X25Y112/WW2END1 INT_R_X27Y112/LOGIC_OUTS1 INT_R_X27Y112/WW2BEG1 VBRK_X60Y117/VBRK_WW2A2 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X22Y112/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y112/INT_L.WW2END2->>WL1BEG1 INT_L_X22Y113/INT_L.EL1END0->>IMUX_L1 INT_L_X24Y112/INT_L.WL1END0->>IMUX_L41 INT_L_X24Y112/INT_L.WR1END3->>WW2BEG2 INT_R_X21Y112/INT_R.WL1END1->>NL1BEG1 INT_R_X21Y113/INT_R.NL1END1->>EL1BEG0 INT_R_X25Y112/INT_R.WW2END1->>WL1BEG0 INT_R_X25Y112/INT_R.WW2END1->>WR1BEG3 INT_R_X27Y112/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[14] - 
wires: CLBLL_R_X29Y111/CLBLL_SE2A0 CLBLL_R_X29Y112/CLBLL_IMUX41 CLBLL_R_X29Y112/CLBLL_L_D1 CLBLL_R_X29Y113/CLBLL_LL_AQ CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y112/CLBLM_IMUX23 CLBLM_L_X28Y112/CLBLM_L_C3 CLBLM_L_X30Y111/CLBLM_SE2A0 CLBLM_L_X30Y112/CLBLM_IMUX33 CLBLM_L_X30Y112/CLBLM_L_C1 INT_L_X28Y112/IMUX_L23 INT_L_X28Y112/WL1END3 INT_L_X28Y113/WL1END_N1_3 INT_L_X30Y111/NR1BEG0 INT_L_X30Y111/SE2END0 INT_L_X30Y112/IMUX_L33 INT_L_X30Y112/NR1END0 INT_R_X29Y111/SE2A0 INT_R_X29Y112/IMUX41 INT_R_X29Y112/SE2BEG0 INT_R_X29Y112/SL1END0 INT_R_X29Y112/WL1BEG3 INT_R_X29Y113/LOGIC_OUTS4 INT_R_X29Y113/SL1BEG0 INT_R_X29Y113/WL1BEG_N3 VBRK_X73Y116/VBRK_SE2A0 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X28Y112/INT_L.WL1END3->>IMUX_L23 INT_L_X30Y111/INT_L.SE2END0->>NR1BEG0 INT_L_X30Y112/INT_L.NR1END0->>IMUX_L33 INT_R_X29Y112/INT_R.SL1END0->>IMUX41 INT_R_X29Y112/INT_R.SL1END0->>SE2BEG0 INT_R_X29Y113/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X29Y113/INT_R.LOGIC_OUTS4->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[14] - 
wires: CLBLL_R_X23Y112/CLBLL_WW2A0 CLBLL_R_X25Y112/CLBLL_WW2A0 CLBLL_R_X27Y112/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y112/CLBLL_L_AQ CLBLM_L_X22Y112/CLBLM_IMUX33 CLBLM_L_X22Y112/CLBLM_IMUX40 CLBLM_L_X22Y112/CLBLM_L_C1 CLBLM_L_X22Y112/CLBLM_M_D1 CLBLM_L_X24Y112/CLBLM_IMUX33 CLBLM_L_X24Y112/CLBLM_L_C1 CLBLM_L_X24Y112/CLBLM_WW2A0 CLBLM_L_X26Y112/CLBLM_WW2A0 INT_L_X22Y111/FAN_BOUNCE_S3_2 INT_L_X22Y112/FAN_ALT2 INT_L_X22Y112/FAN_BOUNCE2 INT_L_X22Y112/IMUX_L33 INT_L_X22Y112/IMUX_L40 INT_L_X22Y112/WW2END0 INT_L_X24Y112/IMUX_L33 INT_L_X24Y112/WW2BEG0 INT_L_X24Y112/WW2END0 INT_L_X26Y112/WR1END1 INT_L_X26Y112/WW2BEG0 INT_R_X23Y112/WW2A0 INT_R_X25Y112/WW2A0 INT_R_X27Y112/LOGIC_OUTS0 INT_R_X27Y112/WR1BEG1 VBRK_X60Y117/VBRK_WW2A0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X22Y112/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y112/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X22Y112/INT_L.WW2END0->>FAN_ALT2 INT_L_X22Y112/INT_L.WW2END0->>IMUX_L33 INT_L_X24Y112/INT_L.WW2END0->>IMUX_L33 INT_L_X24Y112/INT_L.WW2END0->>WW2BEG0 INT_L_X26Y112/INT_L.WR1END1->>WW2BEG0 INT_R_X27Y112/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[13] - 
wires: CLBLL_R_X29Y111/CLBLL_EL1BEG1 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y111/CLBLL_L_CQ CLBLL_R_X29Y112/CLBLL_IMUX20 CLBLL_R_X29Y112/CLBLL_L_C2 CLBLM_L_X28Y112/CLBLM_IMUX14 CLBLM_L_X28Y112/CLBLM_L_B1 CLBLM_L_X30Y111/CLBLM_EL1BEG1 CLBLM_L_X30Y112/CLBLM_IMUX19 CLBLM_L_X30Y112/CLBLM_L_B2 INT_L_X28Y112/IMUX_L14 INT_L_X28Y112/WR1END3 INT_L_X30Y111/EL1END1 INT_L_X30Y111/NR1BEG1 INT_L_X30Y112/IMUX_L19 INT_L_X30Y112/NR1END1 INT_R_X29Y111/EL1BEG1 INT_R_X29Y111/LOGIC_OUTS2 INT_R_X29Y111/NR1BEG2 INT_R_X29Y112/IMUX20 INT_R_X29Y112/NR1END2 INT_R_X29Y112/WR1BEG3 VBRK_X73Y116/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y112/INT_L.WR1END3->>IMUX_L14 INT_L_X30Y111/INT_L.EL1END1->>NR1BEG1 INT_L_X30Y112/INT_L.NR1END1->>IMUX_L19 INT_R_X29Y111/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X29Y111/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X29Y112/INT_R.NR1END2->>IMUX20 INT_R_X29Y112/INT_R.NR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[13] - 
wires: CLBLL_R_X23Y112/CLBLL_WR1END2 CLBLL_R_X25Y111/CLBLL_WW4C2 CLBLL_R_X27Y111/CLBLL_WW4A2 CLBLM_L_X22Y112/CLBLM_IMUX14 CLBLM_L_X22Y112/CLBLM_IMUX22 CLBLM_L_X22Y112/CLBLM_L_B1 CLBLM_L_X22Y112/CLBLM_M_C3 CLBLM_L_X24Y112/CLBLM_IMUX25 CLBLM_L_X24Y112/CLBLM_L_B5 CLBLM_L_X24Y112/CLBLM_WR1END2 CLBLM_L_X26Y111/CLBLM_WW4C2 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y111/CLBLM_L_CQ CLBLM_L_X28Y111/CLBLM_WW4A2 INT_L_X22Y112/IMUX_L14 INT_L_X22Y112/IMUX_L22 INT_L_X22Y112/WR1END3 INT_L_X24Y111/NL1BEG1 INT_L_X24Y111/WW4END2 INT_L_X24Y112/IMUX_L25 INT_L_X24Y112/NL1END1 INT_L_X24Y112/WR1BEG2 INT_L_X26Y111/WW4B2 INT_L_X28Y111/LOGIC_OUTS_L2 INT_L_X28Y111/WW4BEG2 INT_R_X23Y112/WR1BEG3 INT_R_X23Y112/WR1END2 INT_R_X25Y111/WW4C2 INT_R_X27Y111/WW4A2 VBRK_X60Y117/VBRK_WR1END2 
pips: CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X22Y112/INT_L.WR1END3->>IMUX_L14 INT_L_X22Y112/INT_L.WR1END3->>IMUX_L22 INT_L_X24Y111/INT_L.WW4END2->>NL1BEG1 INT_L_X24Y112/INT_L.NL1END1->>IMUX_L25 INT_L_X24Y112/INT_L.NL1END1->>WR1BEG2 INT_L_X28Y111/INT_L.LOGIC_OUTS_L2->>WW4BEG2 INT_R_X23Y112/INT_R.WR1END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[12] - 
wires: CLBLL_R_X29Y111/CLBLL_ER1BEG2 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y111/CLBLL_L_BQ CLBLL_R_X29Y112/CLBLL_IMUX16 CLBLL_R_X29Y112/CLBLL_L_B3 CLBLM_L_X28Y112/CLBLM_IMUX3 CLBLM_L_X28Y112/CLBLM_L_A2 CLBLM_L_X30Y111/CLBLM_ER1BEG2 CLBLM_L_X30Y112/CLBLM_IMUX9 CLBLM_L_X30Y112/CLBLM_L_A5 INT_L_X28Y112/IMUX_L3 INT_L_X28Y112/WR1END1 INT_L_X30Y111/BYP_ALT3 INT_L_X30Y111/BYP_BOUNCE3 INT_L_X30Y111/ER1END2 INT_L_X30Y112/BYP_BOUNCE_N3_3 INT_L_X30Y112/IMUX_L9 INT_R_X29Y111/ER1BEG2 INT_R_X29Y111/LOGIC_OUTS1 INT_R_X29Y111/NL1BEG0 INT_R_X29Y111/NL1END_S3_0 INT_R_X29Y112/IMUX16 INT_R_X29Y112/NL1END0 INT_R_X29Y112/WR1BEG1 VBRK_X73Y116/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y112/INT_L.WR1END1->>IMUX_L3 INT_L_X30Y111/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X30Y111/INT_L.ER1END2->>BYP_ALT3 INT_L_X30Y112/INT_L.BYP_BOUNCE_N3_3->>IMUX_L9 INT_R_X29Y111/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X29Y111/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X29Y112/INT_R.NL1END0->>IMUX16 INT_R_X29Y112/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[16]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[12] - 
wires: CLBLL_R_X23Y112/CLBLL_WR1END1 CLBLL_R_X23Y113/CLBLL_NW2A0 CLBLL_R_X25Y111/CLBLL_WW4C1 CLBLL_R_X27Y111/CLBLL_WW4A1 CLBLM_L_X22Y112/CLBLM_IMUX0 CLBLM_L_X22Y112/CLBLM_IMUX27 CLBLM_L_X22Y112/CLBLM_L_A3 CLBLM_L_X22Y112/CLBLM_M_B4 CLBLM_L_X24Y112/CLBLM_IMUX0 CLBLM_L_X24Y112/CLBLM_L_A3 CLBLM_L_X24Y112/CLBLM_WR1END1 CLBLM_L_X24Y113/CLBLM_NW2A0 CLBLM_L_X26Y111/CLBLM_WW4C1 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y111/CLBLM_L_BQ CLBLM_L_X28Y111/CLBLM_WW4A1 INT_L_X22Y111/SW2END3 INT_L_X22Y112/IMUX_L0 INT_L_X22Y112/IMUX_L27 INT_L_X22Y112/SW2END_N0_3 INT_L_X22Y112/WR1END2 INT_L_X24Y111/NL1BEG0 INT_L_X24Y111/NL1END_S3_0 INT_L_X24Y111/WW4END1 INT_L_X24Y112/IMUX_L0 INT_L_X24Y112/NL1END0 INT_L_X24Y112/NW2BEG0 INT_L_X24Y112/WR1BEG1 INT_L_X24Y113/NW2A0 INT_L_X26Y111/WW4B1 INT_L_X28Y111/LOGIC_OUTS_L1 INT_L_X28Y111/WW4BEG1 INT_R_X23Y111/SW2A3 INT_R_X23Y112/NW2END_S0_0 INT_R_X23Y112/SW2BEG3 INT_R_X23Y112/WR1BEG2 INT_R_X23Y112/WR1END1 INT_R_X23Y113/NW2END0 INT_R_X25Y111/WW4C1 INT_R_X27Y111/WW4A1 VBRK_X60Y117/VBRK_WR1END1 VBRK_X60Y118/VBRK_NW2A0 
pips: CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X22Y112/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y112/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X22Y112/INT_L.SW2END_N0_3->>IMUX_L0 INT_L_X22Y112/INT_L.WR1END2->>IMUX_L27 INT_L_X24Y111/INT_L.WW4END1->>NL1BEG0 INT_L_X24Y112/INT_L.NL1END0->>IMUX_L0 INT_L_X24Y112/INT_L.NL1END0->>NW2BEG0 INT_L_X24Y112/INT_L.NL1END0->>WR1BEG1 INT_L_X28Y111/INT_L.LOGIC_OUTS_L1->>WW4BEG1 INT_R_X23Y112/INT_R.NW2END_S0_0->>SW2BEG3 INT_R_X23Y112/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[17] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX25 CLBLL_R_X27Y111/CLBLL_L_B5 CLBLL_R_X27Y112/CLBLL_ER1BEG2 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y112/CLBLM_L_AQ CLBLM_L_X28Y112/CLBLM_ER1BEG2 CLBLM_L_X28Y112/CLBLM_IMUX29 CLBLM_L_X28Y112/CLBLM_M_C2 INT_L_X26Y111/SE2A0 INT_L_X26Y112/ER1BEG1 INT_L_X26Y112/LOGIC_OUTS_L0 INT_L_X26Y112/SE2BEG0 INT_L_X28Y112/ER1END2 INT_L_X28Y112/IMUX_L29 INT_R_X27Y111/IMUX25 INT_R_X27Y111/SE2END0 INT_R_X27Y112/ER1BEG2 INT_R_X27Y112/ER1END1 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y112/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X26Y112/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X28Y112/INT_L.ER1END2->>IMUX_L29 INT_R_X27Y111/INT_R.SE2END0->>IMUX25 INT_R_X27Y112/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[16] - 
wires: CLBLL_R_X29Y112/CLBLL_IMUX1 CLBLL_R_X29Y112/CLBLL_LL_A3 CLBLM_L_X28Y112/CLBLM_IMUX32 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y112/CLBLM_M_BQ CLBLM_L_X28Y112/CLBLM_M_C1 CLBLM_L_X28Y113/CLBLM_BYP0 CLBLM_L_X28Y113/CLBLM_IMUX10 CLBLM_L_X28Y113/CLBLM_L_A4 CLBLM_L_X28Y113/CLBLM_L_AX INT_L_X28Y111/FAN_BOUNCE_S3_2 INT_L_X28Y112/EL1BEG0 INT_L_X28Y112/FAN_ALT2 INT_L_X28Y112/FAN_BOUNCE2 INT_L_X28Y112/IMUX_L32 INT_L_X28Y112/LOGIC_OUTS_L5 INT_L_X28Y112/NR1BEG1 INT_L_X28Y113/BYP_ALT0 INT_L_X28Y113/BYP_L0 INT_L_X28Y113/GFAN0 INT_L_X28Y113/IMUX_L10 INT_L_X28Y113/NR1END1 INT_R_X29Y111/EL1END_S3_0 INT_R_X29Y112/EL1END0 INT_R_X29Y112/IMUX1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y113/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y112/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y112/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X28Y112/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y112/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X28Y112/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X28Y113/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y113/INT_L.GFAN0->>BYP_ALT0 INT_L_X28Y113/INT_L.NR1END1->>GFAN0 INT_L_X28Y113/INT_L.NR1END1->>IMUX_L10 INT_R_X29Y112/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[20]_i_2_n_7 - 
wires: CLBLL_R_X27Y112/CLBLL_ER1BEG3 CLBLL_R_X27Y112/CLBLL_SW2A2 CLBLM_L_X28Y112/CLBLM_ER1BEG3 CLBLM_L_X28Y112/CLBLM_IMUX31 CLBLM_L_X28Y112/CLBLM_M_C5 CLBLM_L_X28Y112/CLBLM_SW2A2 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y113/CLBLM_L_AMUX INT_L_X28Y112/ER1END3 INT_L_X28Y112/IMUX_L31 INT_L_X28Y112/SW2A2 INT_L_X28Y113/ER1END_N3_3 INT_L_X28Y113/LOGIC_OUTS_L16 INT_L_X28Y113/SW2BEG2 INT_R_X27Y112/ER1BEG3 INT_R_X27Y112/SW2END2 
pips: CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y112/INT_L.ER1END3->>IMUX_L31 INT_L_X28Y113/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X27Y112/INT_R.SW2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[17]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[17] - 
wires: CLBLL_R_X25Y113/CLBLL_NW2A2 CLBLM_L_X24Y113/CLBLM_IMUX18 CLBLM_L_X24Y113/CLBLM_M_B2 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y112/CLBLM_L_AMUX CLBLM_L_X26Y113/CLBLM_NW2A2 INT_L_X24Y113/IMUX_L18 INT_L_X24Y113/WL1END0 INT_L_X26Y112/LOGIC_OUTS_L16 INT_L_X26Y112/NW2BEG2 INT_L_X26Y113/NW2A2 INT_R_X25Y113/NW2END2 INT_R_X25Y113/WL1BEG0 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y113/INT_L.WL1END0->>IMUX_L18 INT_L_X26Y112/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X25Y113/INT_R.NW2END2->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[16] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX2 CLBLL_R_X23Y113/CLBLL_LL_A2 CLBLL_R_X23Y113/CLBLL_SE2A0 CLBLL_R_X23Y113/CLBLL_WR1END1 CLBLM_L_X24Y113/CLBLM_BYP0 CLBLM_L_X24Y113/CLBLM_IMUX17 CLBLM_L_X24Y113/CLBLM_IMUX9 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y113/CLBLM_L_A5 CLBLM_L_X24Y113/CLBLM_L_AX CLBLM_L_X24Y113/CLBLM_M_AQ CLBLM_L_X24Y113/CLBLM_M_B3 CLBLM_L_X24Y113/CLBLM_SE2A0 CLBLM_L_X24Y113/CLBLM_WR1END1 INT_L_X22Y114/EL1BEG0 INT_L_X22Y114/NW2END1 INT_L_X24Y113/BYP_ALT0 INT_L_X24Y113/BYP_L0 INT_L_X24Y113/IMUX_L17 INT_L_X24Y113/IMUX_L9 INT_L_X24Y113/LOGIC_OUTS_L4 INT_L_X24Y113/SE2END0 INT_L_X24Y113/WR1BEG1 INT_R_X23Y113/EL1END_S3_0 INT_R_X23Y113/IMUX2 INT_R_X23Y113/NW2BEG1 INT_R_X23Y113/SE2A0 INT_R_X23Y113/WR1END1 INT_R_X23Y114/EL1END0 INT_R_X23Y114/NW2A1 INT_R_X23Y114/SE2BEG0 VBRK_X60Y118/VBRK_SE2A0 VBRK_X60Y118/VBRK_WR1END1 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y113/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y114/INT_L.NW2END1->>EL1BEG0 INT_L_X24Y113/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X24Y113/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y113/INT_L.SE2END0->>BYP_ALT0 INT_R_X23Y113/INT_R.WR1END1->>IMUX2 INT_R_X23Y113/INT_R.WR1END1->>NW2BEG1 INT_R_X23Y114/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[16] - 
wires: CLBLM_L_X24Y113/CLBLM_IMUX15 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y113/CLBLM_L_AMUX CLBLM_L_X24Y113/CLBLM_M_B1 INT_L_X24Y113/BYP_ALT3 INT_L_X24Y113/BYP_BOUNCE3 INT_L_X24Y113/IMUX_L15 INT_L_X24Y113/LOGIC_OUTS_L16 INT_L_X24Y114/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y113/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y113/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X24Y113/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[18] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX0 CLBLL_R_X27Y111/CLBLL_L_A3 CLBLL_R_X27Y112/CLBLL_EL1BEG2 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y113/CLBLM_M_AQ CLBLM_L_X28Y112/CLBLM_EL1BEG2 CLBLM_L_X28Y112/CLBLM_IMUX43 CLBLM_L_X28Y112/CLBLM_M_D6 INT_L_X26Y112/EL1BEG3 INT_L_X26Y113/EL1BEG_N3 INT_L_X26Y113/LOGIC_OUTS_L4 INT_L_X28Y112/EL1END2 INT_L_X28Y112/IMUX_L43 INT_R_X27Y110/SS2END3 INT_R_X27Y111/IMUX0 INT_R_X27Y111/SS2A3 INT_R_X27Y111/SS2END_N0_3 INT_R_X27Y112/EL1BEG2 INT_R_X27Y112/EL1END3 INT_R_X27Y112/SS2BEG3 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y113/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y112/INT_L.EL1END2->>IMUX_L43 INT_R_X27Y111/INT_R.SS2END_N0_3->>IMUX0 INT_R_X27Y112/INT_R.EL1END3->>EL1BEG2 INT_R_X27Y112/INT_R.EL1END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[17] - 
wires: CLBLL_R_X29Y112/CLBLL_IMUX15 CLBLL_R_X29Y112/CLBLL_LL_B1 CLBLM_L_X28Y112/CLBLM_IMUX45 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y112/CLBLM_M_CQ CLBLM_L_X28Y112/CLBLM_M_D2 CLBLM_L_X28Y113/CLBLM_BYP5 CLBLM_L_X28Y113/CLBLM_IMUX25 CLBLM_L_X28Y113/CLBLM_L_B5 CLBLM_L_X28Y113/CLBLM_L_BX INT_L_X28Y112/ER1BEG3 INT_L_X28Y112/IMUX_L45 INT_L_X28Y112/LOGIC_OUTS_L6 INT_L_X28Y112/NL1BEG1 INT_L_X28Y113/BYP_ALT4 INT_L_X28Y113/BYP_ALT5 INT_L_X28Y113/BYP_BOUNCE4 INT_L_X28Y113/BYP_L5 INT_L_X28Y113/IMUX_L25 INT_L_X28Y113/NL1END1 INT_R_X29Y112/ER1END3 INT_R_X29Y112/IMUX15 INT_R_X29Y113/ER1END_N3_3 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y112/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y113/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y112/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X28Y112/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X28Y112/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X28Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y113/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y113/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X28Y113/INT_L.NL1END1->>BYP_ALT4 INT_L_X28Y113/INT_L.NL1END1->>IMUX_L25 INT_R_X29Y112/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[20]_i_2_n_6 - 
wires: CLBLM_L_X28Y112/CLBLM_IMUX40 CLBLM_L_X28Y112/CLBLM_M_D1 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y113/CLBLM_L_BMUX INT_L_X28Y112/IMUX_L40 INT_L_X28Y112/SL1END0 INT_L_X28Y113/LOGIC_OUTS_L17 INT_L_X28Y113/SL1BEG0 INT_L_X28Y113/SR1BEG_S0 
pips: CLBLM_L_X28Y112/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y112/INT_L.SL1END0->>IMUX_L40 INT_L_X28Y113/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y113/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[18]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[18] - 
wires: CLBLL_R_X25Y113/CLBLL_WW2A2 CLBLM_L_X24Y113/CLBLM_IMUX28 CLBLM_L_X24Y113/CLBLM_M_C4 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y113/CLBLM_M_AMUX CLBLM_L_X26Y113/CLBLM_WW2A2 INT_L_X24Y113/FAN_ALT1 INT_L_X24Y113/FAN_BOUNCE1 INT_L_X24Y113/IMUX_L28 INT_L_X24Y113/WW2END2 INT_L_X26Y113/LOGIC_OUTS_L20 INT_L_X26Y113/WW2BEG2 INT_R_X25Y113/WW2A2 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y113/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X24Y113/INT_L.WW2END2->>FAN_ALT1 INT_L_X26Y113/INT_L.LOGIC_OUTS_L20->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[17] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX18 CLBLL_R_X23Y113/CLBLL_LL_B2 CLBLL_R_X23Y113/CLBLL_WL1END0 CLBLM_L_X24Y113/CLBLM_BYP5 CLBLM_L_X24Y113/CLBLM_IMUX26 CLBLM_L_X24Y113/CLBLM_IMUX31 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y113/CLBLM_L_B4 CLBLM_L_X24Y113/CLBLM_L_BX CLBLM_L_X24Y113/CLBLM_M_BQ CLBLM_L_X24Y113/CLBLM_M_C5 CLBLM_L_X24Y113/CLBLM_WL1END0 INT_L_X24Y113/BYP_ALT4 INT_L_X24Y113/BYP_ALT5 INT_L_X24Y113/BYP_BOUNCE4 INT_L_X24Y113/BYP_BOUNCE5 INT_L_X24Y113/BYP_L5 INT_L_X24Y113/IMUX_L26 INT_L_X24Y113/IMUX_L31 INT_L_X24Y113/LOGIC_OUTS_L5 INT_L_X24Y113/WL1BEG0 INT_R_X23Y113/IMUX18 INT_R_X23Y113/WL1END0 VBRK_X60Y118/VBRK_WL1END0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y113/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y113/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X24Y113/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y113/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X24Y113/INT_L.BYP_BOUNCE5->>IMUX_L31 INT_L_X24Y113/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y113/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X24Y113/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y113/INT_R.WL1END0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[17] - 
wires: CLBLM_L_X24Y113/CLBLM_IMUX22 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y113/CLBLM_L_BMUX CLBLM_L_X24Y113/CLBLM_M_C3 INT_L_X24Y113/IMUX_L22 INT_L_X24Y113/LOGIC_OUTS_L17 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y113/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[19] - 
wires: CLBLL_R_X25Y113/CLBLL_EE4BEG0 CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y113/CLBLL_L_AQ CLBLL_R_X27Y111/CLBLL_IMUX27 CLBLL_R_X27Y111/CLBLL_LL_B4 CLBLL_R_X27Y111/CLBLL_SW2A1 CLBLL_R_X27Y113/CLBLL_EE4B0 CLBLM_L_X26Y113/CLBLM_EE4BEG0 CLBLM_L_X28Y111/CLBLM_SW2A1 CLBLM_L_X28Y113/CLBLM_EE4B0 CLBLM_L_X28Y113/CLBLM_IMUX2 CLBLM_L_X28Y113/CLBLM_M_A2 INT_L_X26Y113/EE4A0 INT_L_X28Y111/SW2A1 INT_L_X28Y112/SR1END1 INT_L_X28Y112/SW2BEG1 INT_L_X28Y113/EE4C0 INT_L_X28Y113/IMUX_L2 INT_L_X28Y113/SR1BEG1 INT_L_X28Y113/WR1END1 INT_R_X25Y113/EE4BEG0 INT_R_X25Y113/LOGIC_OUTS0 INT_R_X27Y111/IMUX27 INT_R_X27Y111/SW2END1 INT_R_X27Y113/EE4B0 INT_R_X29Y113/EE4END0 INT_R_X29Y113/WR1BEG1 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X28Y112/INT_L.SR1END1->>SW2BEG1 INT_L_X28Y113/INT_L.WR1END1->>IMUX_L2 INT_L_X28Y113/INT_L.WR1END1->>SR1BEG1 INT_R_X25Y113/INT_R.LOGIC_OUTS0->>EE4BEG0 INT_R_X27Y111/INT_R.SW2END1->>IMUX27 INT_R_X29Y113/INT_R.EE4END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[18] - 
wires: CLBLL_R_X29Y112/CLBLL_IMUX32 CLBLL_R_X29Y112/CLBLL_LL_C1 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y112/CLBLM_M_DQ CLBLM_L_X28Y113/CLBLM_BYP2 CLBLM_L_X28Y113/CLBLM_IMUX11 CLBLM_L_X28Y113/CLBLM_IMUX20 CLBLM_L_X28Y113/CLBLM_L_C2 CLBLM_L_X28Y113/CLBLM_L_CX CLBLM_L_X28Y113/CLBLM_M_A4 INT_L_X28Y111/ER1BEG_S0 INT_L_X28Y111/SL1END3 INT_L_X28Y112/ER1BEG0 INT_L_X28Y112/LOGIC_OUTS_L7 INT_L_X28Y112/NL1BEG2 INT_L_X28Y112/SL1BEG3 INT_L_X28Y113/BYP_ALT2 INT_L_X28Y113/BYP_L2 INT_L_X28Y113/IMUX_L11 INT_L_X28Y113/IMUX_L20 INT_L_X28Y113/NL1END2 INT_R_X29Y112/ER1END0 INT_R_X29Y112/IMUX32 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X28Y112/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y113/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y111/INT_L.SL1END3->>ER1BEG_S0 INT_L_X28Y112/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X28Y112/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X28Y113/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y113/INT_L.NL1END2->>BYP_ALT2 INT_L_X28Y113/INT_L.NL1END2->>IMUX_L11 INT_L_X28Y113/INT_L.NL1END2->>IMUX_L20 INT_R_X29Y112/INT_R.ER1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[20]_i_2_n_5 - 
wires: CLBLM_L_X28Y113/CLBLM_IMUX1 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y113/CLBLM_L_CMUX CLBLM_L_X28Y113/CLBLM_M_A3 INT_L_X28Y113/IMUX_L1 INT_L_X28Y113/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y113/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[19]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[19] - 
wires: CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y113/CLBLL_L_AMUX CLBLM_L_X24Y113/CLBLM_IMUX43 CLBLM_L_X24Y113/CLBLM_M_D6 INT_L_X24Y113/IMUX_L43 INT_L_X24Y113/WL1END1 INT_R_X25Y113/LOGIC_OUTS16 INT_R_X25Y113/WL1BEG1 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X24Y113/INT_L.WL1END1->>IMUX_L43 INT_R_X25Y113/INT_R.LOGIC_OUTS16->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[18] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX22 CLBLL_R_X23Y113/CLBLL_LL_C3 CLBLL_R_X23Y113/CLBLL_WR1END3 CLBLM_L_X24Y113/CLBLM_BYP2 CLBLM_L_X24Y113/CLBLM_IMUX21 CLBLM_L_X24Y113/CLBLM_IMUX45 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y113/CLBLM_L_C4 CLBLM_L_X24Y113/CLBLM_L_CX CLBLM_L_X24Y113/CLBLM_M_CQ CLBLM_L_X24Y113/CLBLM_M_D2 CLBLM_L_X24Y113/CLBLM_WR1END3 INT_L_X24Y113/BYP_ALT1 INT_L_X24Y113/BYP_ALT2 INT_L_X24Y113/BYP_BOUNCE1 INT_L_X24Y113/BYP_L2 INT_L_X24Y113/FAN_ALT5 INT_L_X24Y113/FAN_BOUNCE5 INT_L_X24Y113/IMUX_L21 INT_L_X24Y113/IMUX_L45 INT_L_X24Y113/LOGIC_OUTS_L6 INT_L_X24Y113/WR1BEG3 INT_R_X23Y113/IMUX22 INT_R_X23Y113/WR1END3 VBRK_X60Y118/VBRK_WR1END3 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y113/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y113/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y113/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y113/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X24Y113/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y113/INT_L.FAN_BOUNCE5->>BYP_ALT1 INT_L_X24Y113/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X24Y113/INT_L.LOGIC_OUTS_L6->>IMUX_L21 INT_L_X24Y113/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X24Y113/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X23Y113/INT_R.WR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[18] - 
wires: CLBLM_L_X24Y113/CLBLM_IMUX38 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y113/CLBLM_L_CMUX CLBLM_L_X24Y113/CLBLM_M_D3 INT_L_X24Y113/IMUX_L38 INT_L_X24Y113/LOGIC_OUTS_L18 INT_L_X24Y113/NL1BEG_N3 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y113/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X24Y113/INT_L.NL1BEG_N3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[1] - 
wires: CLBLL_R_X27Y109/CLBLL_EL1BEG3 CLBLL_R_X27Y110/CLBLL_IMUX1 CLBLL_R_X27Y110/CLBLL_LL_A3 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y109/CLBLM_L_AQ CLBLM_L_X28Y108/CLBLM_IMUX8 CLBLM_L_X28Y108/CLBLM_M_A5 CLBLM_L_X28Y109/CLBLM_EL1BEG3 INT_L_X26Y109/LOGIC_OUTS_L0 INT_L_X26Y109/NE2BEG0 INT_L_X26Y110/NE2A0 INT_L_X28Y107/SS2END3 INT_L_X28Y108/IMUX_L8 INT_L_X28Y108/SS2A3 INT_L_X28Y108/SS2END_N0_3 INT_L_X28Y109/EL1END3 INT_L_X28Y109/SS2BEG3 INT_R_X27Y109/EL1BEG3 INT_R_X27Y109/NE2END_S3_0 INT_R_X27Y110/EL1BEG_N3 INT_R_X27Y110/IMUX1 INT_R_X27Y110/NE2END0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y109/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X28Y108/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X28Y109/INT_L.EL1END3->>SS2BEG3 INT_R_X27Y110/INT_R.NE2END0->>EL1BEG_N3 INT_R_X27Y110/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[0] - 
wires: CLBLL_R_X27Y108/CLBLL_EE2BEG0 CLBLL_R_X27Y108/CLBLL_ER1BEG1 CLBLL_R_X27Y108/CLBLL_LL_AQ CLBLL_R_X27Y108/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y109/CLBLL_NE2A0 CLBLL_R_X29Y108/CLBLL_IMUX8 CLBLL_R_X29Y108/CLBLL_LL_A5 CLBLM_L_X28Y108/CLBLM_EE2BEG0 CLBLM_L_X28Y108/CLBLM_ER1BEG1 CLBLM_L_X28Y108/CLBLM_IMUX11 CLBLM_L_X28Y108/CLBLM_M_A4 CLBLM_L_X28Y109/CLBLM_BYP0 CLBLM_L_X28Y109/CLBLM_IMUX10 CLBLM_L_X28Y109/CLBLM_L_A4 CLBLM_L_X28Y109/CLBLM_L_AX CLBLM_L_X28Y109/CLBLM_NE2A0 INT_L_X28Y108/EE2A0 INT_L_X28Y108/ER1END1 INT_L_X28Y108/IMUX_L11 INT_L_X28Y108/NE2END_S3_0 INT_L_X28Y108/NR1BEG1 INT_L_X28Y109/BYP_ALT0 INT_L_X28Y109/BYP_L0 INT_L_X28Y109/IMUX_L10 INT_L_X28Y109/NE2END0 INT_L_X28Y109/NR1END1 INT_R_X27Y108/EE2BEG0 INT_R_X27Y108/ER1BEG1 INT_R_X27Y108/LOGIC_OUTS4 INT_R_X27Y108/NE2BEG0 INT_R_X27Y109/NE2A0 INT_R_X29Y108/EE2END0 INT_R_X29Y108/IMUX8 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y108/INT_L.ER1END1->>IMUX_L11 INT_L_X28Y108/INT_L.ER1END1->>NR1BEG1 INT_L_X28Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y109/INT_L.NE2END0->>BYP_ALT0 INT_L_X28Y109/INT_L.NR1END1->>IMUX_L10 INT_R_X27Y108/INT_R.LOGIC_OUTS4->>EE2BEG0 INT_R_X27Y108/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X27Y108/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X29Y108/INT_R.EE2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[4]_i_2_n_7 - 
wires: CLBLM_L_X28Y108/CLBLM_IMUX7 CLBLM_L_X28Y108/CLBLM_M_A1 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y109/CLBLM_L_AMUX INT_L_X28Y108/IMUX_L7 INT_L_X28Y108/SR1END3 INT_L_X28Y109/LOGIC_OUTS_L16 INT_L_X28Y109/SR1BEG3 INT_L_X28Y109/SR1END_N3_3 
pips: CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y108/INT_L.SR1END3->>IMUX_L7 INT_L_X28Y109/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[1] - 
wires: CLBLL_R_X25Y108/CLBLL_SW2A2 CLBLM_L_X24Y109/CLBLM_IMUX2 CLBLM_L_X24Y109/CLBLM_M_A2 CLBLM_L_X26Y108/CLBLM_SW2A2 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y109/CLBLM_L_AMUX INT_L_X24Y108/NL1BEG1 INT_L_X24Y108/WL1END1 INT_L_X24Y109/IMUX_L2 INT_L_X24Y109/NL1END1 INT_L_X26Y108/SW2A2 INT_L_X26Y109/LOGIC_OUTS_L16 INT_L_X26Y109/SW2BEG2 INT_R_X25Y108/SW2END2 INT_R_X25Y108/WL1BEG1 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y108/INT_L.WL1END1->>NL1BEG1 INT_L_X24Y109/INT_L.NL1END1->>IMUX_L2 INT_L_X26Y109/INT_L.LOGIC_OUTS_L16->>SW2BEG2 INT_R_X25Y108/INT_R.SW2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[0] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX8 CLBLL_R_X23Y109/CLBLL_LL_A5 CLBLL_R_X23Y109/CLBLL_NW2A0 CLBLM_L_X24Y108/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y108/CLBLM_L_AQ CLBLM_L_X24Y109/CLBLM_BYP0 CLBLM_L_X24Y109/CLBLM_IMUX0 CLBLM_L_X24Y109/CLBLM_IMUX1 CLBLM_L_X24Y109/CLBLM_L_A3 CLBLM_L_X24Y109/CLBLM_L_AX CLBLM_L_X24Y109/CLBLM_M_A3 CLBLM_L_X24Y109/CLBLM_NW2A0 INT_L_X24Y108/LOGIC_OUTS_L0 INT_L_X24Y108/NR1BEG0 INT_L_X24Y108/NW2BEG0 INT_L_X24Y109/BYP_ALT0 INT_L_X24Y109/BYP_L0 INT_L_X24Y109/IMUX_L0 INT_L_X24Y109/IMUX_L1 INT_L_X24Y109/NR1END0 INT_L_X24Y109/NW2A0 INT_R_X23Y108/NW2END_S0_0 INT_R_X23Y109/IMUX8 INT_R_X23Y109/NW2END0 VBRK_X60Y114/VBRK_NW2A0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y108/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y109/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y108/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X24Y108/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X24Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y109/INT_L.NR1END0->>BYP_ALT0 INT_L_X24Y109/INT_L.NR1END0->>IMUX_L0 INT_L_X24Y109/INT_L.NR1END0->>IMUX_L1 INT_R_X23Y109/INT_R.NW2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[0] - 
wires: CLBLM_L_X24Y109/CLBLM_IMUX8 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y109/CLBLM_L_AMUX CLBLM_L_X24Y109/CLBLM_M_A5 INT_L_X24Y108/SR1END3 INT_L_X24Y109/IMUX_L8 INT_L_X24Y109/LOGIC_OUTS_L16 INT_L_X24Y109/SR1BEG3 INT_L_X24Y109/SR1END_N3_3 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y109/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y109/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X24Y109/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[20] - 
wires: CLBLL_R_X25Y113/CLBLL_EE2BEG1 CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y113/CLBLL_L_BQ CLBLL_R_X27Y113/CLBLL_EL1BEG0 CLBLL_R_X27Y113/CLBLL_IMUX29 CLBLL_R_X27Y113/CLBLL_LL_C2 CLBLM_L_X26Y113/CLBLM_EE2BEG1 CLBLM_L_X28Y113/CLBLM_EL1BEG0 CLBLM_L_X28Y113/CLBLM_IMUX24 CLBLM_L_X28Y113/CLBLM_M_B5 INT_L_X26Y113/EE2A1 INT_L_X28Y112/EL1END_S3_0 INT_L_X28Y113/EL1END0 INT_L_X28Y113/IMUX_L24 INT_R_X25Y113/EE2BEG1 INT_R_X25Y113/LOGIC_OUTS1 INT_R_X27Y113/BYP_ALT5 INT_R_X27Y113/BYP_BOUNCE5 INT_R_X27Y113/EE2END1 INT_R_X27Y113/EL1BEG0 INT_R_X27Y113/IMUX29 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X28Y113/INT_L.EL1END0->>IMUX_L24 INT_R_X25Y113/INT_R.LOGIC_OUTS1->>EE2BEG1 INT_R_X27Y113/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y113/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X27Y113/INT_R.EE2END1->>BYP_ALT5 INT_R_X27Y113/INT_R.EE2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[19] - 
wires: CLBLL_R_X29Y112/CLBLL_IMUX38 CLBLL_R_X29Y112/CLBLL_LL_D3 CLBLM_L_X28Y113/CLBLM_BYP7 CLBLM_L_X28Y113/CLBLM_IMUX17 CLBLM_L_X28Y113/CLBLM_IMUX41 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y113/CLBLM_L_D1 CLBLM_L_X28Y113/CLBLM_L_DX CLBLM_L_X28Y113/CLBLM_M_AQ CLBLM_L_X28Y113/CLBLM_M_B3 INT_L_X28Y112/EL1BEG3 INT_L_X28Y113/BYP_ALT6 INT_L_X28Y113/BYP_ALT7 INT_L_X28Y113/BYP_BOUNCE6 INT_L_X28Y113/BYP_L7 INT_L_X28Y113/EL1BEG_N3 INT_L_X28Y113/IMUX_L17 INT_L_X28Y113/IMUX_L41 INT_L_X28Y113/LOGIC_OUTS_L4 INT_L_X28Y113/NL1BEG_N3 INT_L_X28Y114/BYP_BOUNCE_N3_6 INT_R_X29Y112/EL1END3 INT_R_X29Y112/IMUX38 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y113/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y113/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y113/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X28Y113/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y113/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X28Y113/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y113/INT_L.NL1BEG_N3->>BYP_ALT6 INT_R_X29Y112/INT_R.EL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[20]_i_2_n_4 - 
wires: CLBLM_L_X28Y113/CLBLM_IMUX18 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y113/CLBLM_L_DMUX CLBLM_L_X28Y113/CLBLM_M_B2 INT_L_X28Y113/IMUX_L18 INT_L_X28Y113/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y113/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y113/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[20]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[20] - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX2 CLBLL_R_X25Y113/CLBLL_LL_A2 CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y113/CLBLL_L_BMUX INT_R_X25Y113/IMUX2 INT_R_X25Y113/LOGIC_OUTS17 INT_R_X25Y113/SR1BEG_S0 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X25Y113/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X25Y113/INT_R.SR1BEG_S0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[19] - 
wires: CLBLL_R_X23Y113/CLBLL_IMUX44 CLBLL_R_X23Y113/CLBLL_LL_D4 CLBLL_R_X23Y113/CLBLL_WL1END2 CLBLL_R_X25Y113/CLBLL_IMUX4 CLBLL_R_X25Y113/CLBLL_LL_A6 CLBLM_L_X24Y113/CLBLM_BYP7 CLBLM_L_X24Y113/CLBLM_IMUX46 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y113/CLBLM_L_D5 CLBLM_L_X24Y113/CLBLM_L_DX CLBLM_L_X24Y113/CLBLM_M_DQ CLBLM_L_X24Y113/CLBLM_WL1END2 INT_L_X24Y113/BYP_ALT6 INT_L_X24Y113/BYP_ALT7 INT_L_X24Y113/BYP_BOUNCE6 INT_L_X24Y113/BYP_L7 INT_L_X24Y113/EL1BEG2 INT_L_X24Y113/IMUX_L46 INT_L_X24Y113/LOGIC_OUTS_L7 INT_L_X24Y113/WL1BEG2 INT_L_X24Y114/BYP_BOUNCE_N3_6 INT_R_X23Y113/IMUX44 INT_R_X23Y113/WL1END2 INT_R_X25Y113/EL1END2 INT_R_X25Y113/IMUX4 VBRK_X60Y118/VBRK_WL1END2 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X24Y113/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X24Y113/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y113/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y113/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y113/INT_L.LOGIC_OUTS_L7->>BYP_ALT6 INT_L_X24Y113/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X24Y113/INT_L.LOGIC_OUTS_L7->>IMUX_L46 INT_L_X24Y113/INT_L.LOGIC_OUTS_L7->>WL1BEG2 INT_R_X23Y113/INT_R.WL1END2->>IMUX44 INT_R_X25Y113/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[19] - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX8 CLBLL_R_X25Y113/CLBLL_LL_A5 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y113/CLBLM_L_DMUX INT_L_X24Y113/EL1BEG0 INT_L_X24Y113/LOGIC_OUTS_L19 INT_R_X25Y112/EL1END_S3_0 INT_R_X25Y113/EL1END0 INT_R_X25Y113/IMUX8 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y113/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_R_X25Y113/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[20]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[19] - 
wires: CLBLL_R_X27Y113/CLBLL_SE2A3 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y114/CLBLL_L_DQ CLBLL_R_X29Y113/CLBLL_EE2A3 CLBLL_R_X29Y114/CLBLL_IMUX0 CLBLL_R_X29Y114/CLBLL_L_A3 CLBLL_R_X29Y114/CLBLL_WR1END0 CLBLM_L_X28Y113/CLBLM_IMUX39 CLBLM_L_X28Y113/CLBLM_L_D3 CLBLM_L_X28Y113/CLBLM_SE2A3 CLBLM_L_X30Y113/CLBLM_EE2A3 CLBLM_L_X30Y113/CLBLM_IMUX39 CLBLM_L_X30Y113/CLBLM_L_D3 CLBLM_L_X30Y114/CLBLM_WR1END0 INT_L_X28Y113/EE2BEG3 INT_L_X28Y113/IMUX_L39 INT_L_X28Y113/SE2END3 INT_L_X30Y113/EE2END3 INT_L_X30Y113/IMUX_L39 INT_L_X30Y113/WR1BEG_S0 INT_L_X30Y114/WR1BEG0 INT_R_X27Y113/SE2A3 INT_R_X27Y114/LOGIC_OUTS3 INT_R_X27Y114/SE2BEG3 INT_R_X29Y113/EE2A3 INT_R_X29Y113/WR1END_S1_0 INT_R_X29Y114/IMUX0 INT_R_X29Y114/WR1END0 VBRK_X73Y118/VBRK_EE2A3 VBRK_X73Y119/VBRK_WR1END0 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X28Y113/INT_L.SE2END3->>EE2BEG3 INT_L_X28Y113/INT_L.SE2END3->>IMUX_L39 INT_L_X30Y113/INT_L.EE2END3->>IMUX_L39 INT_L_X30Y113/INT_L.EE2END3->>WR1BEG_S0 INT_R_X27Y114/INT_R.LOGIC_OUTS3->>SE2BEG3 INT_R_X29Y114/INT_R.WR1END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[19] - 
wires: CLBLL_R_X23Y113/CLBLL_WW2A2 CLBLL_R_X23Y114/CLBLL_WW2A1 CLBLM_L_X22Y113/CLBLM_IMUX37 CLBLM_L_X22Y113/CLBLM_L_D4 CLBLM_L_X22Y114/CLBLM_IMUX11 CLBLM_L_X22Y114/CLBLM_M_A4 CLBLM_L_X24Y113/CLBLM_IMUX37 CLBLM_L_X24Y113/CLBLM_L_D4 CLBLM_L_X24Y113/CLBLM_WW2A2 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y114/CLBLM_L_BQ CLBLM_L_X24Y114/CLBLM_WW2A1 INT_L_X22Y113/IMUX_L37 INT_L_X22Y113/WW2END2 INT_L_X22Y114/IMUX_L11 INT_L_X22Y114/WW2END1 INT_L_X24Y113/IMUX_L37 INT_L_X24Y113/SR1END2 INT_L_X24Y113/WW2BEG2 INT_L_X24Y114/LOGIC_OUTS_L1 INT_L_X24Y114/SR1BEG2 INT_L_X24Y114/WW2BEG1 INT_R_X23Y113/WW2A2 INT_R_X23Y114/WW2A1 VBRK_X60Y118/VBRK_WW2A2 VBRK_X60Y119/VBRK_WW2A1 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X22Y113/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y114/INT_L.WW2END1->>IMUX_L11 INT_L_X24Y113/INT_L.SR1END2->>IMUX_L37 INT_L_X24Y113/INT_L.SR1END2->>WW2BEG2 INT_L_X24Y114/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X24Y114/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[18] - 
wires: CLBLL_R_X27Y113/CLBLL_SE2A2 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y114/CLBLL_L_CQ CLBLL_R_X29Y113/CLBLL_EE2A2 CLBLL_R_X29Y113/CLBLL_IMUX41 CLBLL_R_X29Y113/CLBLL_L_D1 CLBLM_L_X28Y113/CLBLM_IMUX21 CLBLM_L_X28Y113/CLBLM_L_C4 CLBLM_L_X28Y113/CLBLM_SE2A2 CLBLM_L_X30Y113/CLBLM_EE2A2 CLBLM_L_X30Y113/CLBLM_IMUX20 CLBLM_L_X30Y113/CLBLM_L_C2 INT_L_X28Y113/EE2BEG2 INT_L_X28Y113/EL1BEG1 INT_L_X28Y113/IMUX_L21 INT_L_X28Y113/SE2END2 INT_L_X30Y113/EE2END2 INT_L_X30Y113/IMUX_L20 INT_R_X27Y113/SE2A2 INT_R_X27Y114/LOGIC_OUTS2 INT_R_X27Y114/SE2BEG2 INT_R_X29Y113/EE2A2 INT_R_X29Y113/EL1END1 INT_R_X29Y113/IMUX41 VBRK_X73Y118/VBRK_EE2A2 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y113/INT_L.SE2END2->>EE2BEG2 INT_L_X28Y113/INT_L.SE2END2->>EL1BEG1 INT_L_X28Y113/INT_L.SE2END2->>IMUX_L21 INT_L_X30Y113/INT_L.EE2END2->>IMUX_L20 INT_R_X27Y114/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X29Y113/INT_R.EL1END1->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[18] - 
wires: CLBLL_R_X23Y113/CLBLL_WW2A1 CLBLM_L_X22Y113/CLBLM_IMUX20 CLBLM_L_X22Y113/CLBLM_IMUX44 CLBLM_L_X22Y113/CLBLM_L_C2 CLBLM_L_X22Y113/CLBLM_M_D4 CLBLM_L_X24Y113/CLBLM_IMUX23 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS1 CLBLM_L_X24Y113/CLBLM_L_BQ CLBLM_L_X24Y113/CLBLM_L_C3 CLBLM_L_X24Y113/CLBLM_WW2A1 INT_L_X22Y113/IMUX_L20 INT_L_X22Y113/IMUX_L44 INT_L_X22Y113/WW2END1 INT_L_X24Y113/IMUX_L23 INT_L_X24Y113/LOGIC_OUTS_L1 INT_L_X24Y113/NL1BEG0 INT_L_X24Y113/NL1END_S3_0 INT_L_X24Y113/WW2BEG1 INT_L_X24Y114/NL1END0 INT_R_X23Y113/WW2A1 VBRK_X60Y118/VBRK_WW2A1 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X22Y113/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y113/INT_L.WW2END1->>IMUX_L44 INT_L_X24Y113/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X24Y113/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X24Y113/INT_L.NL1END_S3_0->>IMUX_L23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[17] - 
wires: CLBLL_R_X27Y113/CLBLL_SE2A1 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y114/CLBLL_L_BQ CLBLL_R_X29Y113/CLBLL_EE2A1 CLBLL_R_X29Y113/CLBLL_IMUX21 CLBLL_R_X29Y113/CLBLL_L_C4 CLBLM_L_X28Y113/CLBLM_IMUX19 CLBLM_L_X28Y113/CLBLM_L_B2 CLBLM_L_X28Y113/CLBLM_SE2A1 CLBLM_L_X30Y113/CLBLM_EE2A1 CLBLM_L_X30Y113/CLBLM_IMUX19 CLBLM_L_X30Y113/CLBLM_L_B2 INT_L_X28Y113/EE2BEG1 INT_L_X28Y113/ER1BEG2 INT_L_X28Y113/IMUX_L19 INT_L_X28Y113/SE2END1 INT_L_X30Y113/EE2END1 INT_L_X30Y113/IMUX_L19 INT_R_X27Y113/SE2A1 INT_R_X27Y114/LOGIC_OUTS1 INT_R_X27Y114/SE2BEG1 INT_R_X29Y113/EE2A1 INT_R_X29Y113/ER1END2 INT_R_X29Y113/IMUX21 VBRK_X73Y118/VBRK_EE2A1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y113/INT_L.SE2END1->>EE2BEG1 INT_L_X28Y113/INT_L.SE2END1->>ER1BEG2 INT_L_X28Y113/INT_L.SE2END1->>IMUX_L19 INT_L_X30Y113/INT_L.EE2END1->>IMUX_L19 INT_R_X27Y114/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X29Y113/INT_R.ER1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[17] - 
wires: CLBLL_R_X23Y113/CLBLL_WW2A0 CLBLM_L_X22Y113/CLBLM_IMUX25 CLBLM_L_X22Y113/CLBLM_IMUX32 CLBLM_L_X22Y113/CLBLM_L_B5 CLBLM_L_X22Y113/CLBLM_M_C1 CLBLM_L_X24Y113/CLBLM_IMUX25 CLBLM_L_X24Y113/CLBLM_L_B5 CLBLM_L_X24Y113/CLBLM_WW2A0 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y114/CLBLM_L_AQ INT_L_X22Y112/FAN_BOUNCE_S3_2 INT_L_X22Y113/FAN_ALT2 INT_L_X22Y113/FAN_BOUNCE2 INT_L_X22Y113/IMUX_L25 INT_L_X22Y113/IMUX_L32 INT_L_X22Y113/WW2END0 INT_L_X24Y113/IMUX_L25 INT_L_X24Y113/SL1END0 INT_L_X24Y113/WW2BEG0 INT_L_X24Y114/LOGIC_OUTS_L0 INT_L_X24Y114/SL1BEG0 INT_R_X23Y113/WW2A0 VBRK_X60Y118/VBRK_WW2A0 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y113/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y113/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X22Y113/INT_L.WW2END0->>FAN_ALT2 INT_L_X22Y113/INT_L.WW2END0->>IMUX_L25 INT_L_X24Y113/INT_L.SL1END0->>IMUX_L25 INT_L_X24Y113/INT_L.SL1END0->>WW2BEG0 INT_L_X24Y114/INT_L.LOGIC_OUTS_L0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[16] - 
wires: CLBLL_R_X27Y113/CLBLL_EL1BEG3 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y114/CLBLL_L_AQ CLBLL_R_X29Y113/CLBLL_IMUX16 CLBLL_R_X29Y113/CLBLL_L_B3 CLBLL_R_X29Y113/CLBLL_NE2A3 CLBLM_L_X28Y113/CLBLM_EL1BEG3 CLBLM_L_X28Y113/CLBLM_IMUX6 CLBLM_L_X28Y113/CLBLM_L_A1 CLBLM_L_X30Y113/CLBLM_IMUX6 CLBLM_L_X30Y113/CLBLM_L_A1 CLBLM_L_X30Y113/CLBLM_NE2A3 INT_L_X28Y112/SE2A3 INT_L_X28Y113/EL1END3 INT_L_X28Y113/ER1BEG_S0 INT_L_X28Y113/IMUX_L6 INT_L_X28Y113/SE2BEG3 INT_L_X28Y114/ER1BEG0 INT_L_X30Y113/IMUX_L6 INT_L_X30Y113/NE2END3 INT_R_X27Y113/EL1BEG3 INT_R_X27Y114/EL1BEG_N3 INT_R_X27Y114/LOGIC_OUTS0 INT_R_X29Y112/NE2BEG3 INT_R_X29Y112/SE2END3 INT_R_X29Y113/IMUX16 INT_R_X29Y113/NE2A3 INT_R_X29Y113/SL1END0 INT_R_X29Y114/ER1END0 INT_R_X29Y114/SL1BEG0 VBRK_X73Y118/VBRK_NE2A3 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y113/INT_L.EL1END3->>ER1BEG_S0 INT_L_X28Y113/INT_L.EL1END3->>IMUX_L6 INT_L_X28Y113/INT_L.EL1END3->>SE2BEG3 INT_L_X30Y113/INT_L.NE2END3->>IMUX_L6 INT_R_X27Y114/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X29Y112/INT_R.SE2END3->>NE2BEG3 INT_R_X29Y113/INT_R.SL1END0->>IMUX16 INT_R_X29Y114/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[20]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[16] - 
wires: CLBLL_R_X23Y112/CLBLL_SW2A0 CLBLM_L_X22Y113/CLBLM_IMUX18 CLBLM_L_X22Y113/CLBLM_IMUX9 CLBLM_L_X22Y113/CLBLM_L_A5 CLBLM_L_X22Y113/CLBLM_M_B2 CLBLM_L_X24Y112/CLBLM_SW2A0 CLBLM_L_X24Y113/CLBLM_IMUX0 CLBLM_L_X24Y113/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y113/CLBLM_L_A3 CLBLM_L_X24Y113/CLBLM_L_AQ INT_L_X22Y113/IMUX_L18 INT_L_X22Y113/IMUX_L9 INT_L_X22Y113/NW2END1 INT_L_X24Y112/SW2A0 INT_L_X24Y113/IMUX_L0 INT_L_X24Y113/LOGIC_OUTS_L0 INT_L_X24Y113/SW2BEG0 INT_R_X23Y112/NW2BEG1 INT_R_X23Y112/SW2END0 INT_R_X23Y113/NW2A1 VBRK_X60Y117/VBRK_SW2A0 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X22Y113/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y113/INT_L.NW2END1->>IMUX_L18 INT_L_X22Y113/INT_L.NW2END1->>IMUX_L9 INT_L_X24Y113/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X24Y113/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_R_X23Y112/INT_R.SW2END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[21] - 
wires: CLBLL_R_X27Y112/CLBLL_EL1BEG3 CLBLL_R_X27Y113/CLBLL_IMUX24 CLBLL_R_X27Y113/CLBLL_LL_B5 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y113/CLBLM_L_BQ CLBLM_L_X28Y112/CLBLM_EL1BEG3 CLBLM_L_X28Y113/CLBLM_IMUX22 CLBLM_L_X28Y113/CLBLM_M_C3 INT_L_X26Y113/EL1BEG0 INT_L_X26Y113/LOGIC_OUTS_L1 INT_L_X28Y112/EL1END3 INT_L_X28Y112/NR1BEG3 INT_L_X28Y113/IMUX_L22 INT_L_X28Y113/NR1END3 INT_R_X27Y112/EL1BEG3 INT_R_X27Y112/EL1END_S3_0 INT_R_X27Y113/EL1BEG_N3 INT_R_X27Y113/EL1END0 INT_R_X27Y113/IMUX24 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y113/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X28Y112/INT_L.EL1END3->>NR1BEG3 INT_L_X28Y113/INT_L.NR1END3->>IMUX_L22 INT_R_X27Y113/INT_R.EL1END0->>EL1BEG_N3 INT_R_X27Y113/INT_R.EL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[20] - 
wires: CLBLL_R_X29Y113/CLBLL_IMUX1 CLBLL_R_X29Y113/CLBLL_LL_A3 CLBLM_L_X28Y113/CLBLM_IMUX35 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y113/CLBLM_M_BQ CLBLM_L_X28Y113/CLBLM_M_C6 CLBLM_L_X28Y114/CLBLM_BYP0 CLBLM_L_X28Y114/CLBLM_IMUX0 CLBLM_L_X28Y114/CLBLM_L_A3 CLBLM_L_X28Y114/CLBLM_L_AX INT_L_X28Y113/EL1BEG0 INT_L_X28Y113/FAN_ALT3 INT_L_X28Y113/FAN_BOUNCE3 INT_L_X28Y113/IMUX_L35 INT_L_X28Y113/LOGIC_OUTS_L5 INT_L_X28Y113/NL1BEG0 INT_L_X28Y113/NL1END_S3_0 INT_L_X28Y114/BYP_ALT0 INT_L_X28Y114/BYP_L0 INT_L_X28Y114/IMUX_L0 INT_L_X28Y114/NL1END0 INT_R_X29Y112/EL1END_S3_0 INT_R_X29Y113/EL1END0 INT_R_X29Y113/IMUX1 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X28Y113/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y114/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y113/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y113/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X28Y113/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y113/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y113/INT_L.NL1END_S3_0->>FAN_ALT3 INT_L_X28Y114/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y114/INT_L.NL1END0->>BYP_ALT0 INT_L_X28Y114/INT_L.NL1END0->>IMUX_L0 INT_R_X29Y113/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[24]_i_2_n_7 - 
wires: CLBLM_L_X28Y113/CLBLM_IMUX31 CLBLM_L_X28Y113/CLBLM_M_C5 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y114/CLBLM_L_AMUX INT_L_X28Y113/IMUX_L31 INT_L_X28Y113/SR1END3 INT_L_X28Y114/LOGIC_OUTS_L16 INT_L_X28Y114/SR1BEG3 INT_L_X28Y114/SR1END_N3_3 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y113/INT_L.SR1END3->>IMUX_L31 INT_L_X28Y114/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[21]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[21] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX8 CLBLL_R_X25Y114/CLBLL_LL_A5 CLBLL_R_X25Y114/CLBLL_WR1END0 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y113/CLBLM_L_BMUX CLBLM_L_X26Y114/CLBLM_WR1END0 INT_L_X26Y113/LOGIC_OUTS_L17 INT_L_X26Y113/WR1BEG_S0 INT_L_X26Y114/WR1BEG0 INT_R_X25Y113/WR1END_S1_0 INT_R_X25Y114/IMUX8 INT_R_X25Y114/WR1END0 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y113/INT_L.LOGIC_OUTS_L17->>WR1BEG_S0 INT_R_X25Y114/INT_R.WR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[20] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX2 CLBLL_R_X23Y114/CLBLL_LL_A2 CLBLL_R_X23Y114/CLBLL_WR1END1 CLBLL_R_X25Y113/CLBLL_LL_AQ CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y114/CLBLL_IMUX1 CLBLL_R_X25Y114/CLBLL_LL_A3 CLBLM_L_X24Y114/CLBLM_BYP0 CLBLM_L_X24Y114/CLBLM_IMUX6 CLBLM_L_X24Y114/CLBLM_L_A1 CLBLM_L_X24Y114/CLBLM_L_AX CLBLM_L_X24Y114/CLBLM_WR1END1 INT_L_X24Y113/NW2END_S0_0 INT_L_X24Y114/BYP_ALT0 INT_L_X24Y114/BYP_L0 INT_L_X24Y114/IMUX_L6 INT_L_X24Y114/NL1BEG_N3 INT_L_X24Y114/NW2END0 INT_L_X24Y114/WR1BEG1 INT_R_X23Y114/IMUX2 INT_R_X23Y114/WR1END1 INT_R_X25Y113/LOGIC_OUTS4 INT_R_X25Y113/NR1BEG0 INT_R_X25Y113/NW2BEG0 INT_R_X25Y114/IMUX1 INT_R_X25Y114/NR1END0 INT_R_X25Y114/NW2A0 VBRK_X60Y119/VBRK_WR1END1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X25Y113/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X24Y114/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X24Y114/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y114/INT_L.NL1BEG_N3->>IMUX_L6 INT_L_X24Y114/INT_L.NW2END0->>BYP_ALT0 INT_L_X24Y114/INT_L.NW2END0->>NL1BEG_N3 INT_L_X24Y114/INT_L.NW2END0->>WR1BEG1 INT_R_X23Y114/INT_R.WR1END1->>IMUX2 INT_R_X25Y113/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X25Y113/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X25Y114/INT_R.NR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[20] - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX2 CLBLL_R_X25Y114/CLBLL_LL_A2 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y114/CLBLM_L_AMUX INT_L_X24Y114/EL1BEG1 INT_L_X24Y114/LOGIC_OUTS_L16 INT_R_X25Y114/EL1END1 INT_R_X25Y114/IMUX2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y114/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X25Y114/INT_R.EL1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[22] - 
wires: CLBLL_R_X27Y113/CLBLL_ER1BEG2 CLBLL_R_X27Y113/CLBLL_IMUX11 CLBLL_R_X27Y113/CLBLL_LL_A4 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y113/CLBLM_L_CQ CLBLM_L_X28Y113/CLBLM_ER1BEG2 CLBLM_L_X28Y113/CLBLM_IMUX44 CLBLM_L_X28Y113/CLBLM_M_D4 INT_L_X26Y113/EL1BEG1 INT_L_X26Y113/LOGIC_OUTS_L2 INT_L_X28Y113/ER1END2 INT_L_X28Y113/IMUX_L44 INT_R_X27Y113/EL1END1 INT_R_X27Y113/ER1BEG2 INT_R_X27Y113/IMUX11 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X26Y113/INT_L.LOGIC_OUTS_L2->>EL1BEG1 INT_L_X28Y113/INT_L.ER1END2->>IMUX_L44 INT_R_X27Y113/INT_R.EL1END1->>ER1BEG2 INT_R_X27Y113/INT_R.EL1END1->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[21] - 
wires: CLBLL_R_X29Y113/CLBLL_IMUX15 CLBLL_R_X29Y113/CLBLL_LL_B1 CLBLM_L_X28Y113/CLBLM_IMUX45 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y113/CLBLM_M_CQ CLBLM_L_X28Y113/CLBLM_M_D2 CLBLM_L_X28Y114/CLBLM_BYP5 CLBLM_L_X28Y114/CLBLM_IMUX25 CLBLM_L_X28Y114/CLBLM_L_B5 CLBLM_L_X28Y114/CLBLM_L_BX INT_L_X28Y113/ER1BEG3 INT_L_X28Y113/IMUX_L45 INT_L_X28Y113/LOGIC_OUTS_L6 INT_L_X28Y113/NL1BEG1 INT_L_X28Y114/BYP_ALT4 INT_L_X28Y114/BYP_ALT5 INT_L_X28Y114/BYP_BOUNCE4 INT_L_X28Y114/BYP_L5 INT_L_X28Y114/IMUX_L25 INT_L_X28Y114/NL1END1 INT_R_X29Y113/ER1END3 INT_R_X29Y113/IMUX15 INT_R_X29Y114/ER1END_N3_3 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y113/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y114/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y113/INT_L.LOGIC_OUTS_L6->>ER1BEG3 INT_L_X28Y113/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X28Y113/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X28Y114/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y114/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y114/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X28Y114/INT_L.NL1END1->>BYP_ALT4 INT_L_X28Y114/INT_L.NL1END1->>IMUX_L25 INT_R_X29Y113/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[24]_i_2_n_6 - 
wires: CLBLM_L_X28Y113/CLBLM_IMUX47 CLBLM_L_X28Y113/CLBLM_M_D5 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y114/CLBLM_L_BMUX INT_L_X28Y113/IMUX_L47 INT_L_X28Y113/SL1END3 INT_L_X28Y114/LOGIC_OUTS_L17 INT_L_X28Y114/SL1BEG3 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y113/INT_L.SL1END3->>IMUX_L47 INT_L_X28Y114/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[22]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[22] - 
wires: CLBLL_R_X25Y113/CLBLL_WR1END1 CLBLM_L_X24Y114/CLBLM_IMUX1 CLBLM_L_X24Y114/CLBLM_M_A3 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y113/CLBLM_L_CMUX CLBLM_L_X26Y113/CLBLM_WR1END1 INT_L_X24Y114/IMUX_L1 INT_L_X24Y114/NW2END1 INT_L_X26Y113/LOGIC_OUTS_L18 INT_L_X26Y113/WR1BEG1 INT_R_X25Y113/NW2BEG1 INT_R_X25Y113/WR1END1 INT_R_X25Y114/NW2A1 
pips: CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y114/INT_L.NW2END1->>IMUX_L1 INT_L_X26Y113/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X25Y113/INT_R.WR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[21] - 
wires: CLBLL_R_X23Y114/CLBLL_ER1BEG1 CLBLL_R_X23Y114/CLBLL_IMUX27 CLBLL_R_X23Y114/CLBLL_LL_B4 CLBLL_R_X23Y114/CLBLL_SW2A1 CLBLL_R_X23Y114/CLBLL_WW2END0 CLBLL_R_X25Y114/CLBLL_LL_AQ CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y114/CLBLM_BYP5 CLBLM_L_X24Y114/CLBLM_ER1BEG1 CLBLM_L_X24Y114/CLBLM_IMUX11 CLBLM_L_X24Y114/CLBLM_IMUX26 CLBLM_L_X24Y114/CLBLM_L_B4 CLBLM_L_X24Y114/CLBLM_L_BX CLBLM_L_X24Y114/CLBLM_M_A4 CLBLM_L_X24Y114/CLBLM_SW2A1 CLBLM_L_X24Y114/CLBLM_WW2END0 INT_L_X24Y114/BYP_ALT5 INT_L_X24Y114/BYP_L5 INT_L_X24Y114/ER1END1 INT_L_X24Y114/IMUX_L11 INT_L_X24Y114/IMUX_L26 INT_L_X24Y114/NE2BEG1 INT_L_X24Y114/SW2A1 INT_L_X24Y114/WW2A0 INT_L_X24Y115/NE2A1 INT_L_X24Y115/SW2BEG1 INT_L_X24Y115/WR1END2 INT_R_X23Y114/ER1BEG1 INT_R_X23Y114/IMUX27 INT_R_X23Y114/SW2END1 INT_R_X23Y114/WW2END0 INT_R_X25Y114/LOGIC_OUTS4 INT_R_X25Y114/WW2BEG0 INT_R_X25Y115/NE2END1 INT_R_X25Y115/WR1BEG2 VBRK_X60Y119/VBRK_ER1BEG1 VBRK_X60Y119/VBRK_SW2A1 VBRK_X60Y119/VBRK_WW2END0 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X25Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X24Y114/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y114/INT_L.ER1END1->>BYP_ALT5 INT_L_X24Y114/INT_L.ER1END1->>IMUX_L11 INT_L_X24Y114/INT_L.ER1END1->>IMUX_L26 INT_L_X24Y114/INT_L.ER1END1->>NE2BEG1 INT_L_X24Y115/INT_L.WR1END2->>SW2BEG1 INT_R_X23Y114/INT_R.SW2END1->>IMUX27 INT_R_X23Y114/INT_R.WW2END0->>ER1BEG1 INT_R_X25Y114/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X25Y115/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[21] - 
wires: CLBLM_L_X24Y114/CLBLM_IMUX2 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y114/CLBLM_L_BMUX CLBLM_L_X24Y114/CLBLM_M_A2 INT_L_X24Y114/FAN_ALT1 INT_L_X24Y114/FAN_BOUNCE1 INT_L_X24Y114/IMUX_L2 INT_L_X24Y114/LOGIC_OUTS_L17 
pips: CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y114/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X24Y114/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[23] - 
wires: CLBLL_R_X25Y114/CLBLL_EE2BEG0 CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y114/CLBLL_L_AQ CLBLL_R_X27Y113/CLBLL_IMUX10 CLBLL_R_X27Y113/CLBLL_L_A4 CLBLL_R_X27Y113/CLBLL_SW2A0 CLBLL_R_X27Y115/CLBLL_NE2A0 CLBLM_L_X26Y114/CLBLM_EE2BEG0 CLBLM_L_X28Y113/CLBLM_SW2A0 CLBLM_L_X28Y114/CLBLM_IMUX8 CLBLM_L_X28Y114/CLBLM_M_A5 CLBLM_L_X28Y115/CLBLM_NE2A0 INT_L_X26Y114/EE2A0 INT_L_X28Y113/SW2A0 INT_L_X28Y114/IMUX_L8 INT_L_X28Y114/NE2END_S3_0 INT_L_X28Y114/SL1END0 INT_L_X28Y114/SW2BEG0 INT_L_X28Y115/NE2END0 INT_L_X28Y115/SL1BEG0 INT_R_X25Y114/EE2BEG0 INT_R_X25Y114/LOGIC_OUTS0 INT_R_X27Y113/IMUX10 INT_R_X27Y113/SW2END0 INT_R_X27Y114/EE2END0 INT_R_X27Y114/NE2BEG0 INT_R_X27Y115/NE2A0 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X28Y114/INT_L.SL1END0->>IMUX_L8 INT_L_X28Y114/INT_L.SL1END0->>SW2BEG0 INT_L_X28Y115/INT_L.NE2END0->>SL1BEG0 INT_R_X25Y114/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y113/INT_R.SW2END0->>IMUX10 INT_R_X27Y114/INT_R.EE2END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[22] - 
wires: CLBLL_R_X29Y113/CLBLL_IMUX35 CLBLL_R_X29Y113/CLBLL_LL_C6 CLBLM_L_X28Y113/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y113/CLBLM_M_DQ CLBLM_L_X28Y114/CLBLM_BYP2 CLBLM_L_X28Y114/CLBLM_IMUX11 CLBLM_L_X28Y114/CLBLM_IMUX20 CLBLM_L_X28Y114/CLBLM_L_C2 CLBLM_L_X28Y114/CLBLM_L_CX CLBLM_L_X28Y114/CLBLM_M_A4 INT_L_X28Y113/EL1BEG2 INT_L_X28Y113/LOGIC_OUTS_L7 INT_L_X28Y113/NL1BEG2 INT_L_X28Y114/BYP_ALT2 INT_L_X28Y114/BYP_L2 INT_L_X28Y114/IMUX_L11 INT_L_X28Y114/IMUX_L20 INT_L_X28Y114/NL1END2 INT_R_X29Y113/EL1END2 INT_R_X29Y113/IMUX35 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y113/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y114/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y113/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X28Y113/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X28Y114/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y114/INT_L.NL1END2->>BYP_ALT2 INT_L_X28Y114/INT_L.NL1END2->>IMUX_L11 INT_L_X28Y114/INT_L.NL1END2->>IMUX_L20 INT_R_X29Y113/INT_R.EL1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[24]_i_2_n_5 - 
wires: CLBLM_L_X28Y114/CLBLM_IMUX1 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y114/CLBLM_L_CMUX CLBLM_L_X28Y114/CLBLM_M_A3 INT_L_X28Y114/IMUX_L1 INT_L_X28Y114/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y114/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[23]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[23] - 
wires: CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y114/CLBLL_L_AMUX CLBLM_L_X24Y114/CLBLM_IMUX15 CLBLM_L_X24Y114/CLBLM_M_B1 INT_L_X24Y114/IMUX_L15 INT_L_X24Y114/WR1END3 INT_R_X25Y114/LOGIC_OUTS16 INT_R_X25Y114/WR1BEG3 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X24Y114/INT_L.WR1END3->>IMUX_L15 INT_R_X25Y114/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[22] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX31 CLBLL_R_X23Y114/CLBLL_LL_C5 CLBLL_R_X23Y115/CLBLL_NW2A0 CLBLM_L_X24Y114/CLBLM_BYP2 CLBLM_L_X24Y114/CLBLM_IMUX21 CLBLM_L_X24Y114/CLBLM_IMUX27 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y114/CLBLM_L_C4 CLBLM_L_X24Y114/CLBLM_L_CX CLBLM_L_X24Y114/CLBLM_M_AQ CLBLM_L_X24Y114/CLBLM_M_B4 CLBLM_L_X24Y115/CLBLM_NW2A0 INT_L_X24Y114/BYP_ALT1 INT_L_X24Y114/BYP_ALT2 INT_L_X24Y114/BYP_BOUNCE1 INT_L_X24Y114/BYP_L2 INT_L_X24Y114/IMUX_L21 INT_L_X24Y114/IMUX_L27 INT_L_X24Y114/LOGIC_OUTS_L4 INT_L_X24Y114/NW2BEG0 INT_L_X24Y115/NW2A0 INT_R_X23Y114/IMUX31 INT_R_X23Y114/NW2END_S0_0 INT_R_X23Y115/NW2END0 VBRK_X60Y120/VBRK_NW2A0 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y114/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y114/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y114/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X24Y114/INT_L.BYP_BOUNCE1->>IMUX_L21 INT_L_X24Y114/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X24Y114/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X24Y114/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X23Y114/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[22] - 
wires: CLBLM_L_X24Y114/CLBLM_IMUX17 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y114/CLBLM_L_CMUX CLBLM_L_X24Y114/CLBLM_M_B3 INT_L_X24Y114/IMUX_L17 INT_L_X24Y114/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y114/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[24] - 
wires: CLBLL_R_X25Y108/CLBLL_EE2BEG1 CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y114/CLBLL_L_BQ CLBLL_R_X27Y110/CLBLL_IMUX10 CLBLL_R_X27Y110/CLBLL_L_A4 CLBLL_R_X27Y110/CLBLL_NE4BEG1 CLBLM_L_X26Y108/CLBLM_EE2BEG1 CLBLM_L_X28Y110/CLBLM_NE4BEG1 CLBLM_L_X28Y114/CLBLM_IMUX27 CLBLM_L_X28Y114/CLBLM_M_B4 INT_L_X26Y108/EE2A1 INT_L_X28Y110/NE6A1 INT_L_X28Y111/NE6B1 INT_L_X28Y112/NE6C1 INT_L_X28Y113/NE6D1 INT_L_X28Y114/IMUX_L27 INT_L_X28Y114/NE6E1 INT_L_X28Y114/WR1END2 INT_R_X25Y108/EE2BEG1 INT_R_X25Y108/SS6END1 INT_R_X25Y109/SS6E1 INT_R_X25Y110/SS6D1 INT_R_X25Y111/SS6C1 INT_R_X25Y112/SS6B1 INT_R_X25Y113/SS6A1 INT_R_X25Y114/LOGIC_OUTS1 INT_R_X25Y114/SS6BEG1 INT_R_X27Y108/EE2END1 INT_R_X27Y108/NN2BEG1 INT_R_X27Y109/NN2A1 INT_R_X27Y110/IMUX10 INT_R_X27Y110/NE6BEG1 INT_R_X27Y110/NN2END1 INT_R_X29Y114/NE6END1 INT_R_X29Y114/WR1BEG2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X28Y114/INT_L.WR1END2->>IMUX_L27 INT_R_X25Y108/INT_R.SS6END1->>EE2BEG1 INT_R_X25Y114/INT_R.LOGIC_OUTS1->>SS6BEG1 INT_R_X27Y108/INT_R.EE2END1->>NN2BEG1 INT_R_X27Y110/INT_R.NN2END1->>IMUX10 INT_R_X27Y110/INT_R.NN2END1->>NE6BEG1 INT_R_X29Y114/INT_R.NE6END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[23] - 
wires: CLBLL_R_X29Y113/CLBLL_IMUX38 CLBLL_R_X29Y113/CLBLL_LL_D3 CLBLM_L_X28Y114/CLBLM_BYP7 CLBLM_L_X28Y114/CLBLM_IMUX17 CLBLM_L_X28Y114/CLBLM_IMUX41 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y114/CLBLM_L_D1 CLBLM_L_X28Y114/CLBLM_L_DX CLBLM_L_X28Y114/CLBLM_M_AQ CLBLM_L_X28Y114/CLBLM_M_B3 INT_L_X28Y113/EL1BEG3 INT_L_X28Y114/BYP_ALT6 INT_L_X28Y114/BYP_ALT7 INT_L_X28Y114/BYP_BOUNCE6 INT_L_X28Y114/BYP_L7 INT_L_X28Y114/EL1BEG_N3 INT_L_X28Y114/IMUX_L17 INT_L_X28Y114/IMUX_L41 INT_L_X28Y114/LOGIC_OUTS_L4 INT_L_X28Y114/NL1BEG_N3 INT_L_X28Y115/BYP_BOUNCE_N3_6 INT_R_X29Y113/EL1END3 INT_R_X29Y113/IMUX38 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y114/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y114/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y114/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_L_X28Y114/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y114/INT_L.NL1BEG_N3->>BYP_ALT6 INT_R_X29Y113/INT_R.EL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[24]_i_2_n_4 - 
wires: CLBLM_L_X28Y114/CLBLM_IMUX18 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y114/CLBLM_L_DMUX CLBLM_L_X28Y114/CLBLM_M_B2 INT_L_X28Y114/IMUX_L18 INT_L_X28Y114/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y114/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[24]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[24] - 
wires: CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y114/CLBLL_L_BMUX CLBLM_L_X24Y114/CLBLM_IMUX28 CLBLM_L_X24Y114/CLBLM_M_C4 INT_L_X24Y114/IMUX_L28 INT_L_X24Y114/WL1END2 INT_R_X25Y114/LOGIC_OUTS17 INT_R_X25Y114/WL1BEG2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X24Y114/INT_L.WL1END2->>IMUX_L28 INT_R_X25Y114/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[23] - 
wires: CLBLL_R_X23Y114/CLBLL_IMUX44 CLBLL_R_X23Y114/CLBLL_LL_D4 CLBLL_R_X23Y115/CLBLL_NW2A1 CLBLM_L_X24Y114/CLBLM_BYP7 CLBLM_L_X24Y114/CLBLM_IMUX22 CLBLM_L_X24Y114/CLBLM_IMUX36 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y114/CLBLM_L_D2 CLBLM_L_X24Y114/CLBLM_L_DX CLBLM_L_X24Y114/CLBLM_M_BQ CLBLM_L_X24Y114/CLBLM_M_C3 CLBLM_L_X24Y115/CLBLM_NW2A1 INT_L_X24Y114/BYP_ALT4 INT_L_X24Y114/BYP_ALT7 INT_L_X24Y114/BYP_BOUNCE4 INT_L_X24Y114/BYP_L7 INT_L_X24Y114/IMUX_L22 INT_L_X24Y114/IMUX_L36 INT_L_X24Y114/LOGIC_OUTS_L5 INT_L_X24Y114/NL1BEG0 INT_L_X24Y114/NL1END_S3_0 INT_L_X24Y114/NW2BEG1 INT_L_X24Y115/NL1END0 INT_L_X24Y115/NW2A1 INT_R_X23Y114/IMUX44 INT_R_X23Y114/SR1END1 INT_R_X23Y115/NW2END1 INT_R_X23Y115/SR1BEG1 VBRK_X60Y120/VBRK_NW2A1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y114/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X24Y114/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y114/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y114/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y114/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X24Y114/INT_L.BYP_BOUNCE4->>IMUX_L36 INT_L_X24Y114/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y114/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X24Y114/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_L_X24Y114/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X23Y114/INT_R.SR1END1->>IMUX44 INT_R_X23Y115/INT_R.NW2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[23] - 
wires: CLBLM_L_X24Y114/CLBLM_IMUX32 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y114/CLBLM_L_DMUX CLBLM_L_X24Y114/CLBLM_M_C1 INT_L_X24Y113/FAN_BOUNCE_S3_2 INT_L_X24Y114/FAN_ALT2 INT_L_X24Y114/FAN_BOUNCE2 INT_L_X24Y114/IMUX_L32 INT_L_X24Y114/LOGIC_OUTS_L19 
pips: CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y114/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y114/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X24Y114/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[24]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[23] - 
wires: CLBLL_R_X27Y114/CLBLL_EL1BEG2 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y114/CLBLL_L_BMUX CLBLL_R_X27Y115/CLBLL_ER1BEG0 CLBLL_R_X29Y114/CLBLL_EE2A2 CLBLL_R_X29Y115/CLBLL_IMUX3 CLBLL_R_X29Y115/CLBLL_L_A2 CLBLM_L_X28Y114/CLBLM_EL1BEG2 CLBLM_L_X28Y114/CLBLM_IMUX36 CLBLM_L_X28Y114/CLBLM_L_D2 CLBLM_L_X28Y115/CLBLM_ER1BEG0 CLBLM_L_X30Y114/CLBLM_EE2A2 CLBLM_L_X30Y114/CLBLM_IMUX36 CLBLM_L_X30Y114/CLBLM_L_D2 INT_L_X28Y114/EE2BEG2 INT_L_X28Y114/EL1END2 INT_L_X28Y114/IMUX_L36 INT_L_X28Y115/ER1BEG1 INT_L_X28Y115/ER1END0 INT_L_X30Y114/EE2END2 INT_L_X30Y114/IMUX_L36 INT_R_X27Y114/EL1BEG2 INT_R_X27Y114/ER1BEG_S0 INT_R_X27Y114/LOGIC_OUTS17 INT_R_X27Y115/ER1BEG0 INT_R_X29Y114/EE2A2 INT_R_X29Y115/ER1END1 INT_R_X29Y115/IMUX3 VBRK_X73Y119/VBRK_EE2A2 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X28Y114/INT_L.EL1END2->>EE2BEG2 INT_L_X28Y114/INT_L.EL1END2->>IMUX_L36 INT_L_X28Y115/INT_L.ER1END0->>ER1BEG1 INT_L_X30Y114/INT_L.EE2END2->>IMUX_L36 INT_R_X27Y114/INT_R.LOGIC_OUTS17->>EL1BEG2 INT_R_X27Y114/INT_R.LOGIC_OUTS17->>ER1BEG_S0 INT_R_X29Y115/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[23] - 
wires: CLBLL_R_X23Y114/CLBLL_WW2A0 CLBLL_R_X25Y114/CLBLL_WW2A0 CLBLM_L_X22Y114/CLBLM_IMUX41 CLBLM_L_X22Y114/CLBLM_L_D1 CLBLM_L_X22Y115/CLBLM_IMUX8 CLBLM_L_X22Y115/CLBLM_M_A5 CLBLM_L_X24Y114/CLBLM_IMUX41 CLBLM_L_X24Y114/CLBLM_L_D1 CLBLM_L_X24Y114/CLBLM_WW2A0 CLBLM_L_X26Y114/CLBLM_WW2A0 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y115/CLBLM_M_AQ INT_L_X22Y114/IMUX_L41 INT_L_X22Y114/NL1BEG0 INT_L_X22Y114/NL1END_S3_0 INT_L_X22Y114/WW2END0 INT_L_X22Y115/IMUX_L8 INT_L_X22Y115/NL1END0 INT_L_X24Y114/IMUX_L41 INT_L_X24Y114/WW2BEG0 INT_L_X24Y114/WW2END0 INT_L_X26Y114/SL1END0 INT_L_X26Y114/WW2BEG0 INT_L_X26Y115/LOGIC_OUTS_L4 INT_L_X26Y115/SL1BEG0 INT_R_X23Y114/WW2A0 INT_R_X25Y114/WW2A0 VBRK_X60Y119/VBRK_WW2A0 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y115/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y114/INT_L.WW2END0->>IMUX_L41 INT_L_X22Y114/INT_L.WW2END0->>NL1BEG0 INT_L_X22Y115/INT_L.NL1END0->>IMUX_L8 INT_L_X24Y114/INT_L.WW2END0->>IMUX_L41 INT_L_X24Y114/INT_L.WW2END0->>WW2BEG0 INT_L_X26Y114/INT_L.SL1END0->>WW2BEG0 INT_L_X26Y115/INT_L.LOGIC_OUTS_L4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[22] - 
wires: CLBLL_R_X29Y113/CLBLL_SE2A1 CLBLL_R_X29Y114/CLBLL_IMUX36 CLBLL_R_X29Y114/CLBLL_LL_BQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y114/CLBLL_L_D2 CLBLL_R_X29Y114/CLBLL_WR1END2 CLBLM_L_X28Y114/CLBLM_IMUX33 CLBLM_L_X28Y114/CLBLM_L_C1 CLBLM_L_X30Y113/CLBLM_SE2A1 CLBLM_L_X30Y114/CLBLM_IMUX34 CLBLM_L_X30Y114/CLBLM_L_C6 CLBLM_L_X30Y114/CLBLM_WR1END2 INT_L_X28Y114/IMUX_L33 INT_L_X28Y114/WL1END0 INT_L_X30Y113/NR1BEG1 INT_L_X30Y113/SE2END1 INT_L_X30Y114/IMUX_L34 INT_L_X30Y114/NR1END1 INT_L_X30Y114/WR1BEG2 INT_R_X29Y113/SE2A1 INT_R_X29Y114/IMUX36 INT_R_X29Y114/LOGIC_OUTS5 INT_R_X29Y114/SE2BEG1 INT_R_X29Y114/WL1BEG0 INT_R_X29Y114/WR1END2 VBRK_X73Y118/VBRK_SE2A1 VBRK_X73Y119/VBRK_WR1END2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X28Y114/INT_L.WL1END0->>IMUX_L33 INT_L_X30Y113/INT_L.SE2END1->>NR1BEG1 INT_L_X30Y114/INT_L.NR1END1->>IMUX_L34 INT_L_X30Y114/INT_L.NR1END1->>WR1BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X29Y114/INT_R.WR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[22] - 
wires: CLBLL_R_X23Y113/CLBLL_WL1END3 CLBLM_L_X22Y114/CLBLM_IMUX23 CLBLM_L_X22Y114/CLBLM_IMUX47 CLBLM_L_X22Y114/CLBLM_L_C3 CLBLM_L_X22Y114/CLBLM_M_D5 CLBLM_L_X24Y113/CLBLM_WL1END3 CLBLM_L_X24Y114/CLBLM_IMUX33 CLBLM_L_X24Y114/CLBLM_L_C1 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS0 CLBLM_L_X24Y115/CLBLM_L_AQ INT_L_X22Y114/IMUX_L23 INT_L_X22Y114/IMUX_L47 INT_L_X22Y114/NW2END_S0_0 INT_L_X22Y115/NW2END0 INT_L_X24Y113/WL1BEG3 INT_L_X24Y114/IMUX_L33 INT_L_X24Y114/SL1END0 INT_L_X24Y114/WL1BEG_N3 INT_L_X24Y115/LOGIC_OUTS_L0 INT_L_X24Y115/SL1BEG0 INT_R_X23Y113/WL1END3 INT_R_X23Y114/NW2BEG0 INT_R_X23Y114/WL1END_N1_3 INT_R_X23Y115/NW2A0 VBRK_X60Y118/VBRK_WL1END3 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y114/INT_L.NW2END_S0_0->>IMUX_L23 INT_L_X22Y114/INT_L.NW2END_S0_0->>IMUX_L47 INT_L_X24Y114/INT_L.SL1END0->>IMUX_L33 INT_L_X24Y114/INT_L.SL1END0->>WL1BEG_N3 INT_L_X24Y115/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_R_X23Y114/INT_R.WL1END_N1_3->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[21] - 
wires: CLBLL_R_X29Y113/CLBLL_SE2A0 CLBLL_R_X29Y114/CLBLL_IMUX33 CLBLL_R_X29Y114/CLBLL_LL_AQ CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y114/CLBLL_L_C1 CLBLM_L_X28Y114/CLBLM_IMUX19 CLBLM_L_X28Y114/CLBLM_L_B2 CLBLM_L_X30Y113/CLBLM_SE2A0 CLBLM_L_X30Y114/CLBLM_IMUX16 CLBLM_L_X30Y114/CLBLM_L_B3 INT_L_X28Y114/IMUX_L19 INT_L_X28Y114/WR1END1 INT_L_X30Y113/NR1BEG0 INT_L_X30Y113/SE2END0 INT_L_X30Y114/IMUX_L16 INT_L_X30Y114/NR1END0 INT_R_X29Y113/SE2A0 INT_R_X29Y114/IMUX33 INT_R_X29Y114/LOGIC_OUTS4 INT_R_X29Y114/SE2BEG0 INT_R_X29Y114/WR1BEG1 VBRK_X73Y118/VBRK_SE2A0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y114/INT_L.WR1END1->>IMUX_L19 INT_L_X30Y113/INT_L.SE2END0->>NR1BEG0 INT_L_X30Y114/INT_L.NR1END0->>IMUX_L16 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>IMUX33 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X29Y114/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[21] - 
wires: CLBLL_R_X23Y113/CLBLL_SW2A3 CLBLL_R_X23Y114/CLBLL_ER1BEG0 CLBLL_R_X23Y114/CLBLL_WW2A3 CLBLM_L_X22Y114/CLBLM_IMUX19 CLBLM_L_X22Y114/CLBLM_IMUX31 CLBLM_L_X22Y114/CLBLM_L_B2 CLBLM_L_X22Y114/CLBLM_M_C5 CLBLM_L_X24Y113/CLBLM_SW2A3 CLBLM_L_X24Y114/CLBLM_ER1BEG0 CLBLM_L_X24Y114/CLBLM_IMUX25 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS3 CLBLM_L_X24Y114/CLBLM_L_B5 CLBLM_L_X24Y114/CLBLM_L_DQ CLBLM_L_X24Y114/CLBLM_WW2A3 INT_L_X22Y114/FAN_ALT3 INT_L_X22Y114/FAN_BOUNCE3 INT_L_X22Y114/IMUX_L19 INT_L_X22Y114/IMUX_L31 INT_L_X22Y114/WW2END3 INT_L_X22Y115/WW2END_N0_3 INT_L_X24Y113/SW2A3 INT_L_X24Y114/ER1END0 INT_L_X24Y114/IMUX_L25 INT_L_X24Y114/LOGIC_OUTS_L3 INT_L_X24Y114/SW2BEG3 INT_L_X24Y114/WW2BEG3 INT_R_X23Y113/ER1BEG_S0 INT_R_X23Y113/SW2END3 INT_R_X23Y114/ER1BEG0 INT_R_X23Y114/SW2END_N0_3 INT_R_X23Y114/WW2A3 VBRK_X60Y118/VBRK_SW2A3 VBRK_X60Y119/VBRK_ER1BEG0 VBRK_X60Y119/VBRK_WW2A3 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X22Y114/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y114/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X22Y114/INT_L.WW2END3->>FAN_ALT3 INT_L_X22Y114/INT_L.WW2END3->>IMUX_L31 INT_L_X24Y114/INT_L.ER1END0->>IMUX_L25 INT_L_X24Y114/INT_L.LOGIC_OUTS_L3->>SW2BEG3 INT_L_X24Y114/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_R_X23Y113/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[20] - 
wires: CLBLL_R_X27Y114/CLBLL_EL1BEG1 CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y114/CLBLL_L_AMUX CLBLL_R_X29Y114/CLBLL_IMUX14 CLBLL_R_X29Y114/CLBLL_L_B1 CLBLL_R_X29Y114/CLBLL_SE2A1 CLBLM_L_X28Y114/CLBLM_EL1BEG1 CLBLM_L_X28Y114/CLBLM_IMUX3 CLBLM_L_X28Y114/CLBLM_L_A2 CLBLM_L_X30Y114/CLBLM_IMUX10 CLBLM_L_X30Y114/CLBLM_L_A4 CLBLM_L_X30Y114/CLBLM_SE2A1 INT_L_X28Y114/EL1END1 INT_L_X28Y114/ER1BEG2 INT_L_X28Y114/IMUX_L3 INT_L_X28Y114/NE2BEG1 INT_L_X28Y115/NE2A1 INT_L_X30Y114/IMUX_L10 INT_L_X30Y114/SE2END1 INT_R_X27Y114/EL1BEG1 INT_R_X27Y114/LOGIC_OUTS16 INT_R_X29Y114/ER1END2 INT_R_X29Y114/IMUX14 INT_R_X29Y114/SE2A1 INT_R_X29Y115/NE2END1 INT_R_X29Y115/SE2BEG1 VBRK_X73Y119/VBRK_SE2A1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X28Y114/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y114/INT_L.EL1END1->>ER1BEG2 INT_L_X28Y114/INT_L.EL1END1->>IMUX_L3 INT_L_X28Y114/INT_L.EL1END1->>NE2BEG1 INT_L_X30Y114/INT_L.SE2END1->>IMUX_L10 INT_R_X27Y114/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X29Y114/INT_R.ER1END2->>IMUX14 INT_R_X29Y115/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[24]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[20] - 
wires: CLBLL_R_X23Y114/CLBLL_WL1END1 CLBLM_L_X22Y114/CLBLM_IMUX17 CLBLM_L_X22Y114/CLBLM_IMUX9 CLBLM_L_X22Y114/CLBLM_L_A5 CLBLM_L_X22Y114/CLBLM_M_B3 CLBLM_L_X24Y114/CLBLM_IMUX0 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS2 CLBLM_L_X24Y114/CLBLM_L_A3 CLBLM_L_X24Y114/CLBLM_L_CQ CLBLM_L_X24Y114/CLBLM_WL1END1 INT_L_X22Y114/IMUX_L17 INT_L_X22Y114/IMUX_L9 INT_L_X22Y114/WL1END0 INT_L_X24Y113/SR1END3 INT_L_X24Y114/IMUX_L0 INT_L_X24Y114/LOGIC_OUTS_L2 INT_L_X24Y114/SR1BEG3 INT_L_X24Y114/SR1END_N3_3 INT_L_X24Y114/WL1BEG1 INT_R_X23Y114/WL1BEG0 INT_R_X23Y114/WL1END1 VBRK_X60Y119/VBRK_WL1END1 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y114/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X22Y114/INT_L.WL1END0->>IMUX_L17 INT_L_X22Y114/INT_L.WL1END0->>IMUX_L9 INT_L_X24Y114/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X24Y114/INT_L.LOGIC_OUTS_L2->>WL1BEG1 INT_L_X24Y114/INT_L.SR1END_N3_3->>IMUX_L0 INT_R_X23Y114/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[25] - 
wires: CLBLL_R_X25Y110/CLBLL_ER1BEG3 CLBLL_R_X25Y110/CLBLL_SW4END2 CLBLL_R_X25Y114/CLBLL_EE2BEG2 CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y114/CLBLL_L_CQ CLBLL_R_X27Y110/CLBLL_IMUX25 CLBLL_R_X27Y110/CLBLL_L_B5 CLBLL_R_X27Y114/CLBLL_ER1BEG3 CLBLM_L_X26Y110/CLBLM_ER1BEG3 CLBLM_L_X26Y110/CLBLM_SW4END2 CLBLM_L_X26Y114/CLBLM_EE2BEG2 CLBLM_L_X28Y114/CLBLM_ER1BEG3 CLBLM_L_X28Y115/CLBLM_IMUX8 CLBLM_L_X28Y115/CLBLM_M_A5 INT_L_X26Y110/ER1BEG_S0 INT_L_X26Y110/ER1END3 INT_L_X26Y110/SW6E2 INT_L_X26Y111/ER1BEG0 INT_L_X26Y111/ER1END_N3_3 INT_L_X26Y111/SW6D2 INT_L_X26Y112/SW6C2 INT_L_X26Y113/SW6B2 INT_L_X26Y114/EE2A2 INT_L_X26Y114/SW6A2 INT_L_X28Y114/ER1END3 INT_L_X28Y115/ER1END_N3_3 INT_L_X28Y115/IMUX_L8 INT_R_X25Y110/ER1BEG3 INT_R_X25Y110/SW6END2 INT_R_X25Y114/EE2BEG2 INT_R_X25Y114/LOGIC_OUTS2 INT_R_X27Y110/IMUX25 INT_R_X27Y110/SL1END0 INT_R_X27Y111/ER1END0 INT_R_X27Y111/SL1BEG0 INT_R_X27Y114/EE2END2 INT_R_X27Y114/ER1BEG3 INT_R_X27Y114/SW6BEG2 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y110/INT_L.ER1END3->>ER1BEG_S0 INT_L_X28Y115/INT_L.ER1END_N3_3->>IMUX_L8 INT_R_X25Y110/INT_R.SW6END2->>ER1BEG3 INT_R_X25Y114/INT_R.LOGIC_OUTS2->>EE2BEG2 INT_R_X27Y110/INT_R.SL1END0->>IMUX25 INT_R_X27Y111/INT_R.ER1END0->>SL1BEG0 INT_R_X27Y114/INT_R.EE2END2->>ER1BEG3 INT_R_X27Y114/INT_R.EE2END2->>SW6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[24] - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX1 CLBLL_R_X29Y114/CLBLL_LL_A3 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y114/CLBLM_M_BQ CLBLM_L_X28Y115/CLBLM_BYP0 CLBLM_L_X28Y115/CLBLM_IMUX0 CLBLM_L_X28Y115/CLBLM_IMUX11 CLBLM_L_X28Y115/CLBLM_L_A3 CLBLM_L_X28Y115/CLBLM_L_AX CLBLM_L_X28Y115/CLBLM_M_A4 INT_L_X28Y114/EL1BEG0 INT_L_X28Y114/LOGIC_OUTS_L5 INT_L_X28Y114/NL1BEG0 INT_L_X28Y114/NL1END_S3_0 INT_L_X28Y114/NR1BEG1 INT_L_X28Y115/BYP_ALT0 INT_L_X28Y115/BYP_L0 INT_L_X28Y115/IMUX_L0 INT_L_X28Y115/IMUX_L11 INT_L_X28Y115/NL1END0 INT_L_X28Y115/NR1END1 INT_R_X29Y113/EL1END_S3_0 INT_R_X29Y114/EL1END0 INT_R_X29Y114/IMUX1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X28Y114/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y114/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X28Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y115/INT_L.NL1END0->>BYP_ALT0 INT_L_X28Y115/INT_L.NL1END0->>IMUX_L0 INT_L_X28Y115/INT_L.NR1END1->>IMUX_L11 INT_R_X29Y114/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[28]_i_2_n_7 - 
wires: CLBLM_L_X28Y115/CLBLM_IMUX1 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y115/CLBLM_L_AMUX CLBLM_L_X28Y115/CLBLM_M_A3 INT_L_X28Y115/FAN_ALT5 INT_L_X28Y115/FAN_BOUNCE5 INT_L_X28Y115/IMUX_L1 INT_L_X28Y115/LOGIC_OUTS_L16 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y115/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X28Y115/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[25]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[25] - 
wires: CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y114/CLBLL_L_CMUX CLBLM_L_X24Y115/CLBLM_IMUX1 CLBLM_L_X24Y115/CLBLM_M_A3 INT_L_X24Y114/WR1END_S1_0 INT_L_X24Y115/IMUX_L1 INT_L_X24Y115/WR1END0 INT_R_X25Y114/LOGIC_OUTS18 INT_R_X25Y114/NL1BEG_N3 INT_R_X25Y114/WR1BEG_S0 INT_R_X25Y115/WR1BEG0 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X24Y115/INT_L.WR1END0->>IMUX_L1 INT_R_X25Y114/INT_R.LOGIC_OUTS18->>NL1BEG_N3 INT_R_X25Y114/INT_R.NL1BEG_N3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[24] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX7 CLBLL_R_X23Y115/CLBLL_LL_A1 CLBLL_R_X23Y115/CLBLL_WR1END3 CLBLM_L_X24Y114/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y114/CLBLM_M_CQ CLBLM_L_X24Y115/CLBLM_BYP0 CLBLM_L_X24Y115/CLBLM_IMUX10 CLBLM_L_X24Y115/CLBLM_IMUX2 CLBLM_L_X24Y115/CLBLM_L_A4 CLBLM_L_X24Y115/CLBLM_L_AX CLBLM_L_X24Y115/CLBLM_M_A2 CLBLM_L_X24Y115/CLBLM_WR1END3 INT_L_X24Y114/FAN_BOUNCE_S3_2 INT_L_X24Y114/LOGIC_OUTS_L6 INT_L_X24Y114/NL1BEG1 INT_L_X24Y114/NR1BEG2 INT_L_X24Y115/BYP_ALT0 INT_L_X24Y115/BYP_L0 INT_L_X24Y115/FAN_ALT2 INT_L_X24Y115/FAN_BOUNCE2 INT_L_X24Y115/IMUX_L10 INT_L_X24Y115/IMUX_L2 INT_L_X24Y115/NL1END1 INT_L_X24Y115/NR1END2 INT_L_X24Y115/WR1BEG3 INT_R_X23Y115/IMUX7 INT_R_X23Y115/WR1END3 VBRK_X60Y120/VBRK_WR1END3 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y114/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X24Y114/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X24Y114/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X24Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y115/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y115/INT_L.FAN_BOUNCE2->>BYP_ALT0 INT_L_X24Y115/INT_L.NL1END1->>FAN_ALT2 INT_L_X24Y115/INT_L.NL1END1->>IMUX_L10 INT_L_X24Y115/INT_L.NL1END1->>IMUX_L2 INT_L_X24Y115/INT_L.NR1END2->>WR1BEG3 INT_R_X23Y115/INT_R.WR1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[24] - 
wires: CLBLM_L_X24Y115/CLBLM_IMUX8 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y115/CLBLM_L_AMUX CLBLM_L_X24Y115/CLBLM_M_A5 INT_L_X24Y114/SR1END3 INT_L_X24Y115/IMUX_L8 INT_L_X24Y115/LOGIC_OUTS_L16 INT_L_X24Y115/SR1BEG3 INT_L_X24Y115/SR1END_N3_3 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y115/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X24Y115/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[26] - 
wires: CLBLL_R_X27Y108/CLBLL_SW2A3 CLBLL_R_X27Y109/CLBLL_IMUX0 CLBLL_R_X27Y109/CLBLL_L_A3 CLBLL_R_X27Y115/CLBLL_EE2A3 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y115/CLBLM_L_AQ CLBLM_L_X28Y108/CLBLM_SW2A3 CLBLM_L_X28Y115/CLBLM_EE2A3 CLBLM_L_X28Y115/CLBLM_IMUX15 CLBLM_L_X28Y115/CLBLM_M_B1 INT_L_X26Y115/EE2BEG3 INT_L_X26Y115/LOGIC_OUTS_L0 INT_L_X26Y115/NL1BEG_N3 INT_L_X28Y108/SW2A3 INT_L_X28Y109/SS6END3 INT_L_X28Y109/SW2BEG3 INT_L_X28Y110/SS6E3 INT_L_X28Y110/SS6END_N0_3 INT_L_X28Y111/SS6D3 INT_L_X28Y112/SS6C3 INT_L_X28Y113/SS6B3 INT_L_X28Y114/SS6A3 INT_L_X28Y115/EE2END3 INT_L_X28Y115/IMUX_L15 INT_L_X28Y115/SS6BEG3 INT_R_X27Y108/SW2END3 INT_R_X27Y109/IMUX0 INT_R_X27Y109/SW2END_N0_3 INT_R_X27Y115/EE2A3 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X26Y115/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X26Y115/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X28Y109/INT_L.SS6END3->>SW2BEG3 INT_L_X28Y115/INT_L.EE2END3->>IMUX_L15 INT_L_X28Y115/INT_L.EE2END3->>SS6BEG3 INT_R_X27Y109/INT_R.SW2END_N0_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[25] - 
wires: CLBLL_R_X27Y115/CLBLL_EL1BEG3 CLBLL_R_X27Y116/CLBLL_NW2A0 CLBLL_R_X29Y114/CLBLL_IMUX17 CLBLL_R_X29Y114/CLBLL_LL_B3 CLBLM_L_X28Y115/CLBLM_BYP5 CLBLM_L_X28Y115/CLBLM_EL1BEG3 CLBLM_L_X28Y115/CLBLM_IMUX17 CLBLM_L_X28Y115/CLBLM_IMUX25 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y115/CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_L_BX CLBLM_L_X28Y115/CLBLM_M_AQ CLBLM_L_X28Y115/CLBLM_M_B3 CLBLM_L_X28Y116/CLBLM_NW2A0 INT_L_X28Y114/SE2A0 INT_L_X28Y115/BYP_ALT5 INT_L_X28Y115/BYP_L5 INT_L_X28Y115/EL1END3 INT_L_X28Y115/FAN_ALT3 INT_L_X28Y115/FAN_BOUNCE3 INT_L_X28Y115/IMUX_L17 INT_L_X28Y115/IMUX_L25 INT_L_X28Y115/LOGIC_OUTS_L4 INT_L_X28Y115/NW2BEG0 INT_L_X28Y115/SE2BEG0 INT_L_X28Y116/NW2A0 INT_R_X27Y115/EL1BEG3 INT_R_X27Y115/NW2END_S0_0 INT_R_X27Y116/EL1BEG_N3 INT_R_X27Y116/NW2END0 INT_R_X29Y114/IMUX17 INT_R_X29Y114/SE2END0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y115/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y115/INT_L.EL1END3->>FAN_ALT3 INT_L_X28Y115/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X28Y115/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X28Y115/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_R_X27Y116/INT_R.NW2END0->>EL1BEG_N3 INT_R_X29Y114/INT_R.SE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[28]_i_2_n_6 - 
wires: CLBLM_L_X28Y115/CLBLM_IMUX18 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y115/CLBLM_L_BMUX CLBLM_L_X28Y115/CLBLM_M_B2 INT_L_X28Y115/IMUX_L18 INT_L_X28Y115/LOGIC_OUTS_L17 INT_L_X28Y115/SR1BEG_S0 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y115/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y115/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[26]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[26] - 
wires: CLBLL_R_X25Y116/CLBLL_NW2A2 CLBLM_L_X24Y115/CLBLM_IMUX27 CLBLM_L_X24Y115/CLBLM_M_B4 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y115/CLBLM_L_AMUX CLBLM_L_X26Y116/CLBLM_NW2A2 INT_L_X24Y115/IMUX_L27 INT_L_X24Y115/SW2END1 INT_L_X26Y115/LOGIC_OUTS_L16 INT_L_X26Y115/NW2BEG2 INT_L_X26Y116/NW2A2 INT_R_X25Y115/SW2A1 INT_R_X25Y116/NW2END2 INT_R_X25Y116/SW2BEG1 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y115/INT_L.SW2END1->>IMUX_L27 INT_L_X26Y115/INT_L.LOGIC_OUTS_L16->>NW2BEG2 INT_R_X25Y116/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[25] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX15 CLBLL_R_X23Y115/CLBLL_LL_B1 CLBLL_R_X23Y116/CLBLL_NW2A0 CLBLM_L_X24Y115/CLBLM_BYP5 CLBLM_L_X24Y115/CLBLM_IMUX17 CLBLM_L_X24Y115/CLBLM_IMUX25 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y115/CLBLM_L_B5 CLBLM_L_X24Y115/CLBLM_L_BX CLBLM_L_X24Y115/CLBLM_M_AQ CLBLM_L_X24Y115/CLBLM_M_B3 CLBLM_L_X24Y116/CLBLM_NW2A0 INT_L_X24Y115/BYP_ALT5 INT_L_X24Y115/BYP_L5 INT_L_X24Y115/FAN_ALT5 INT_L_X24Y115/FAN_BOUNCE5 INT_L_X24Y115/IMUX_L17 INT_L_X24Y115/IMUX_L25 INT_L_X24Y115/LOGIC_OUTS_L4 INT_L_X24Y115/NL1BEG_N3 INT_L_X24Y115/NW2BEG0 INT_L_X24Y116/NW2A0 INT_R_X23Y115/IMUX15 INT_R_X23Y115/NW2END_S0_0 INT_R_X23Y116/NW2END0 VBRK_X60Y121/VBRK_NW2A0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y115/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y115/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y115/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X24Y115/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y115/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X24Y115/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y115/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X24Y115/INT_L.NL1BEG_N3->>FAN_ALT5 INT_R_X23Y115/INT_R.NW2END_S0_0->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[25] - 
wires: CLBLM_L_X24Y115/CLBLM_IMUX18 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y115/CLBLM_L_BMUX CLBLM_L_X24Y115/CLBLM_M_B2 INT_L_X24Y115/IMUX_L18 INT_L_X24Y115/LOGIC_OUTS_L17 INT_L_X24Y115/SR1BEG_S0 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y115/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X24Y115/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[27] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX16 CLBLL_R_X27Y109/CLBLL_L_B3 CLBLL_R_X27Y109/CLBLL_WL1END0 CLBLL_R_X27Y115/CLBLL_SE2A1 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y115/CLBLM_L_BQ CLBLM_L_X28Y109/CLBLM_WL1END0 CLBLM_L_X28Y115/CLBLM_IMUX35 CLBLM_L_X28Y115/CLBLM_M_C6 CLBLM_L_X28Y115/CLBLM_SE2A1 INT_L_X26Y115/LOGIC_OUTS_L1 INT_L_X26Y115/NE2BEG1 INT_L_X26Y116/NE2A1 INT_L_X28Y109/SS6END1 INT_L_X28Y109/WL1BEG0 INT_L_X28Y110/SS6E1 INT_L_X28Y111/SS6D1 INT_L_X28Y112/SS6C1 INT_L_X28Y113/SS6B1 INT_L_X28Y114/SS6A1 INT_L_X28Y115/IMUX_L35 INT_L_X28Y115/SE2END1 INT_L_X28Y115/SS6BEG1 INT_R_X27Y108/FAN_BOUNCE_S3_2 INT_R_X27Y109/FAN_ALT2 INT_R_X27Y109/FAN_BOUNCE2 INT_R_X27Y109/IMUX16 INT_R_X27Y109/WL1END0 INT_R_X27Y115/SE2A1 INT_R_X27Y116/NE2END1 INT_R_X27Y116/SE2BEG1 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X26Y115/INT_L.LOGIC_OUTS_L1->>NE2BEG1 INT_L_X28Y109/INT_L.SS6END1->>WL1BEG0 INT_L_X28Y115/INT_L.SE2END1->>IMUX_L35 INT_L_X28Y115/INT_L.SE2END1->>SS6BEG1 INT_R_X27Y109/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y109/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X27Y109/INT_R.WL1END0->>FAN_ALT2 INT_R_X27Y116/INT_R.NE2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[26] - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX35 CLBLL_R_X29Y114/CLBLL_LL_C6 CLBLM_L_X28Y115/CLBLM_BYP2 CLBLM_L_X28Y115/CLBLM_IMUX22 CLBLM_L_X28Y115/CLBLM_IMUX34 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y115/CLBLM_L_C6 CLBLM_L_X28Y115/CLBLM_L_CX CLBLM_L_X28Y115/CLBLM_M_BQ CLBLM_L_X28Y115/CLBLM_M_C3 INT_L_X28Y114/SE2A1 INT_L_X28Y115/BYP_ALT2 INT_L_X28Y115/BYP_ALT4 INT_L_X28Y115/BYP_BOUNCE4 INT_L_X28Y115/BYP_L2 INT_L_X28Y115/FAN_ALT1 INT_L_X28Y115/FAN_BOUNCE1 INT_L_X28Y115/IMUX_L22 INT_L_X28Y115/IMUX_L34 INT_L_X28Y115/LOGIC_OUTS_L5 INT_L_X28Y115/SE2BEG1 INT_R_X29Y114/IMUX35 INT_R_X29Y114/SE2END1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y115/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y115/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y115/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X28Y115/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X28Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y115/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X28Y115/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_R_X29Y114/INT_R.SE2END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[28]_i_2_n_5 - 
wires: CLBLM_L_X28Y115/CLBLM_IMUX29 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y115/CLBLM_L_CMUX CLBLM_L_X28Y115/CLBLM_M_C2 INT_L_X28Y115/IMUX_L29 INT_L_X28Y115/LOGIC_OUTS_L18 INT_L_X28Y115/NL1BEG_N3 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y115/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X28Y115/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[27]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[27] - 
wires: CLBLL_R_X25Y116/CLBLL_NW2A3 CLBLM_L_X24Y115/CLBLM_IMUX29 CLBLM_L_X24Y115/CLBLM_M_C2 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y115/CLBLM_L_BMUX CLBLM_L_X26Y116/CLBLM_NW2A3 INT_L_X24Y115/IMUX_L29 INT_L_X24Y115/SW2END2 INT_L_X26Y115/LOGIC_OUTS_L17 INT_L_X26Y115/NW2BEG3 INT_L_X26Y116/NW2A3 INT_R_X25Y115/SW2A2 INT_R_X25Y116/NW2END3 INT_R_X25Y116/SW2BEG2 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y115/INT_L.SW2END2->>IMUX_L29 INT_L_X26Y115/INT_L.LOGIC_OUTS_L17->>NW2BEG3 INT_R_X25Y116/INT_R.NW2END3->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[26] - 
wires: CLBLL_R_X23Y115/CLBLL_EL1BEG3 CLBLL_R_X23Y115/CLBLL_IMUX31 CLBLL_R_X23Y115/CLBLL_LL_C5 CLBLL_R_X23Y115/CLBLL_WL1END0 CLBLM_L_X24Y115/CLBLM_BYP2 CLBLM_L_X24Y115/CLBLM_EL1BEG3 CLBLM_L_X24Y115/CLBLM_IMUX22 CLBLM_L_X24Y115/CLBLM_IMUX34 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y115/CLBLM_L_C6 CLBLM_L_X24Y115/CLBLM_L_CX CLBLM_L_X24Y115/CLBLM_M_BQ CLBLM_L_X24Y115/CLBLM_M_C3 CLBLM_L_X24Y115/CLBLM_WL1END0 INT_L_X24Y115/BYP_ALT2 INT_L_X24Y115/BYP_L2 INT_L_X24Y115/EL1END3 INT_L_X24Y115/FAN_ALT1 INT_L_X24Y115/FAN_BOUNCE1 INT_L_X24Y115/IMUX_L22 INT_L_X24Y115/IMUX_L34 INT_L_X24Y115/LOGIC_OUTS_L5 INT_L_X24Y115/WL1BEG0 INT_R_X23Y115/EL1BEG3 INT_R_X23Y115/IMUX31 INT_R_X23Y115/NL1BEG0 INT_R_X23Y115/NL1END_S3_0 INT_R_X23Y115/WL1END0 INT_R_X23Y116/EL1BEG_N3 INT_R_X23Y116/NL1END0 VBRK_X60Y120/VBRK_EL1BEG3 VBRK_X60Y120/VBRK_WL1END0 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X24Y115/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y115/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y115/INT_L.EL1END3->>FAN_ALT1 INT_L_X24Y115/INT_L.EL1END3->>IMUX_L22 INT_L_X24Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y115/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y115/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X24Y115/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y115/INT_R.NL1END_S3_0->>IMUX31 INT_R_X23Y115/INT_R.WL1END0->>NL1BEG0 INT_R_X23Y116/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[26] - 
wires: CLBLM_L_X24Y115/CLBLM_IMUX35 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y115/CLBLM_L_CMUX CLBLM_L_X24Y115/CLBLM_M_C6 INT_L_X24Y115/BYP_ALT1 INT_L_X24Y115/BYP_BOUNCE1 INT_L_X24Y115/IMUX_L35 INT_L_X24Y115/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y115/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y115/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X24Y115/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[28] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX7 CLBLL_R_X27Y109/CLBLL_LL_A1 CLBLL_R_X27Y115/CLBLL_EE2A2 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y115/CLBLM_L_CQ CLBLM_L_X28Y115/CLBLM_EE2A2 CLBLM_L_X28Y115/CLBLM_IMUX45 CLBLM_L_X28Y115/CLBLM_M_D2 INT_L_X26Y109/ER1BEG3 INT_L_X26Y109/SS6END2 INT_L_X26Y110/SS6E2 INT_L_X26Y111/SS6D2 INT_L_X26Y112/SS6C2 INT_L_X26Y113/SS6B2 INT_L_X26Y114/SS6A2 INT_L_X26Y115/EE2BEG2 INT_L_X26Y115/LOGIC_OUTS_L2 INT_L_X26Y115/SS6BEG2 INT_L_X28Y115/EE2END2 INT_L_X28Y115/IMUX_L45 INT_R_X27Y109/ER1END3 INT_R_X27Y109/IMUX7 INT_R_X27Y110/ER1END_N3_3 INT_R_X27Y115/EE2A2 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X26Y109/INT_L.SS6END2->>ER1BEG3 INT_L_X26Y115/INT_L.LOGIC_OUTS_L2->>EE2BEG2 INT_L_X26Y115/INT_L.LOGIC_OUTS_L2->>SS6BEG2 INT_L_X28Y115/INT_L.EE2END2->>IMUX_L45 INT_R_X27Y109/INT_R.ER1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[27] - 
wires: CLBLL_R_X29Y114/CLBLL_IMUX44 CLBLL_R_X29Y114/CLBLL_LL_D4 CLBLM_L_X28Y115/CLBLM_BYP7 CLBLM_L_X28Y115/CLBLM_IMUX37 CLBLM_L_X28Y115/CLBLM_IMUX47 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y115/CLBLM_L_D4 CLBLM_L_X28Y115/CLBLM_L_DX CLBLM_L_X28Y115/CLBLM_M_CQ CLBLM_L_X28Y115/CLBLM_M_D5 INT_L_X28Y114/SE2A2 INT_L_X28Y115/BYP_ALT3 INT_L_X28Y115/BYP_ALT6 INT_L_X28Y115/BYP_ALT7 INT_L_X28Y115/BYP_BOUNCE3 INT_L_X28Y115/BYP_BOUNCE6 INT_L_X28Y115/BYP_L7 INT_L_X28Y115/IMUX_L37 INT_L_X28Y115/IMUX_L47 INT_L_X28Y115/LOGIC_OUTS_L6 INT_L_X28Y115/SE2BEG2 INT_L_X28Y116/BYP_BOUNCE_N3_3 INT_L_X28Y116/BYP_BOUNCE_N3_6 INT_R_X29Y114/IMUX44 INT_R_X29Y114/SE2END2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X28Y115/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X28Y115/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y115/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y115/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X28Y115/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X28Y115/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X28Y115/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X28Y115/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X29Y114/INT_R.SE2END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[28]_i_2_n_4 - 
wires: CLBLM_L_X28Y115/CLBLM_IMUX40 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y115/CLBLM_L_DMUX CLBLM_L_X28Y115/CLBLM_M_D1 INT_L_X28Y114/FAN_BOUNCE_S3_2 INT_L_X28Y115/FAN_ALT2 INT_L_X28Y115/FAN_BOUNCE2 INT_L_X28Y115/IMUX_L40 INT_L_X28Y115/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y115/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y115/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X28Y115/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[28]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[28] - 
wires: CLBLL_R_X25Y116/CLBLL_NW2A0 CLBLM_L_X24Y115/CLBLM_IMUX44 CLBLM_L_X24Y115/CLBLM_M_D4 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y115/CLBLM_L_CMUX CLBLM_L_X26Y116/CLBLM_NW2A0 INT_L_X24Y115/IMUX_L44 INT_L_X24Y115/WL1END2 INT_L_X26Y115/LOGIC_OUTS_L18 INT_L_X26Y115/NW2BEG0 INT_L_X26Y116/NW2A0 INT_R_X25Y115/NW2END_S0_0 INT_R_X25Y115/WL1BEG2 INT_R_X25Y116/NW2END0 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y115/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y115/INT_L.WL1END2->>IMUX_L44 INT_L_X26Y115/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X25Y115/INT_R.NW2END_S0_0->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[27] - 
wires: CLBLL_R_X23Y115/CLBLL_IMUX43 CLBLL_R_X23Y115/CLBLL_LL_D6 CLBLL_R_X23Y115/CLBLL_WL1END1 CLBLM_L_X24Y115/CLBLM_BYP7 CLBLM_L_X24Y115/CLBLM_IMUX37 CLBLM_L_X24Y115/CLBLM_IMUX47 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y115/CLBLM_L_D4 CLBLM_L_X24Y115/CLBLM_L_DX CLBLM_L_X24Y115/CLBLM_M_CQ CLBLM_L_X24Y115/CLBLM_M_D5 CLBLM_L_X24Y115/CLBLM_WL1END1 INT_L_X24Y115/BYP_ALT3 INT_L_X24Y115/BYP_ALT6 INT_L_X24Y115/BYP_ALT7 INT_L_X24Y115/BYP_BOUNCE3 INT_L_X24Y115/BYP_BOUNCE6 INT_L_X24Y115/BYP_L7 INT_L_X24Y115/IMUX_L37 INT_L_X24Y115/IMUX_L47 INT_L_X24Y115/LOGIC_OUTS_L6 INT_L_X24Y115/WL1BEG1 INT_L_X24Y116/BYP_BOUNCE_N3_3 INT_L_X24Y116/BYP_BOUNCE_N3_6 INT_R_X23Y115/IMUX43 INT_R_X23Y115/WL1END1 VBRK_X60Y120/VBRK_WL1END1 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y115/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y115/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y115/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y115/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y115/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X24Y115/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X24Y115/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y115/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X24Y115/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X24Y115/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X23Y115/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[27] - 
wires: CLBLM_L_X24Y115/CLBLM_IMUX43 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y115/CLBLM_L_DMUX CLBLM_L_X24Y115/CLBLM_M_D6 INT_L_X24Y115/IMUX_L43 INT_L_X24Y115/LOGIC_OUTS_L19 INT_L_X24Y115/NN2BEG1 INT_L_X24Y115/SL1END1 INT_L_X24Y116/NN2A1 INT_L_X24Y116/SL1BEG1 INT_L_X24Y116/SR1END1 INT_L_X24Y117/NN2END1 INT_L_X24Y117/SR1BEG1 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y115/INT_L.LOGIC_OUTS_L19->>NN2BEG1 INT_L_X24Y115/INT_L.SL1END1->>IMUX_L43 INT_L_X24Y116/INT_L.SR1END1->>SL1BEG1 INT_L_X24Y117/INT_L.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[28]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[27] - 
wires: CLBLL_R_X29Y115/CLBLL_EE2A0 CLBLL_R_X29Y116/CLBLL_IMUX0 CLBLL_R_X29Y116/CLBLL_L_A3 CLBLM_L_X28Y115/CLBLM_IMUX41 CLBLM_L_X28Y115/CLBLM_L_D1 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y117/CLBLM_L_AQ CLBLM_L_X30Y115/CLBLM_EE2A0 CLBLM_L_X30Y115/CLBLM_IMUX41 CLBLM_L_X30Y115/CLBLM_L_D1 INT_L_X28Y115/EE2BEG0 INT_L_X28Y115/IMUX_L41 INT_L_X28Y115/SS2END0 INT_L_X28Y116/SE2A0 INT_L_X28Y116/SS2A0 INT_L_X28Y117/LOGIC_OUTS_L0 INT_L_X28Y117/SE2BEG0 INT_L_X28Y117/SS2BEG0 INT_L_X30Y115/EE2END0 INT_L_X30Y115/IMUX_L41 INT_R_X29Y115/EE2A0 INT_R_X29Y116/IMUX0 INT_R_X29Y116/SE2END0 VBRK_X73Y120/VBRK_EE2A0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X28Y117/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X28Y115/INT_L.SS2END0->>EE2BEG0 INT_L_X28Y115/INT_L.SS2END0->>IMUX_L41 INT_L_X28Y117/INT_L.LOGIC_OUTS_L0->>SE2BEG0 INT_L_X28Y117/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X30Y115/INT_L.EE2END0->>IMUX_L41 INT_R_X29Y116/INT_R.SE2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[27] - 
wires: CLBLL_R_X21Y116/CLBLL_ER1BEG1 CLBLL_R_X21Y116/CLBLL_WW4END1 CLBLL_R_X23Y116/CLBLL_WW4B1 CLBLL_R_X25Y116/CLBLL_WW2END0 CLBLL_R_X27Y116/CLBLL_LL_AQ CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y115/CLBLM_IMUX42 CLBLM_L_X22Y115/CLBLM_L_D6 CLBLM_L_X22Y116/CLBLM_ER1BEG1 CLBLM_L_X22Y116/CLBLM_IMUX11 CLBLM_L_X22Y116/CLBLM_M_A4 CLBLM_L_X22Y116/CLBLM_WW4END1 CLBLM_L_X24Y115/CLBLM_IMUX39 CLBLM_L_X24Y115/CLBLM_L_D3 CLBLM_L_X24Y116/CLBLM_WW4B1 CLBLM_L_X26Y116/CLBLM_WW2END0 INT_L_X22Y115/IMUX_L42 INT_L_X22Y115/SL1END1 INT_L_X22Y116/ER1END1 INT_L_X22Y116/IMUX_L11 INT_L_X22Y116/SL1BEG1 INT_L_X22Y116/WW4C1 INT_L_X24Y115/IMUX_L39 INT_L_X24Y115/WL1END3 INT_L_X24Y116/WL1END_N1_3 INT_L_X24Y116/WW4A1 INT_L_X26Y116/WW2A0 INT_R_X21Y116/ER1BEG1 INT_R_X21Y116/WW4END1 INT_R_X23Y116/WW4B1 INT_R_X25Y115/WL1BEG3 INT_R_X25Y116/WL1BEG_N3 INT_R_X25Y116/WW2END0 INT_R_X25Y116/WW4BEG1 INT_R_X27Y116/LOGIC_OUTS4 INT_R_X27Y116/WW2BEG0 VBRK_X60Y121/VBRK_WW4B1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X22Y115/INT_L.SL1END1->>IMUX_L42 INT_L_X22Y116/INT_L.ER1END1->>IMUX_L11 INT_L_X22Y116/INT_L.ER1END1->>SL1BEG1 INT_L_X24Y115/INT_L.WL1END3->>IMUX_L39 INT_R_X21Y116/INT_R.WW4END1->>ER1BEG1 INT_R_X25Y116/INT_R.WW2END0->>WL1BEG_N3 INT_R_X25Y116/INT_R.WW2END0->>WW4BEG1 INT_R_X27Y116/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[26] - 
wires: CLBLL_R_X29Y115/CLBLL_ER1BEG3 CLBLL_R_X29Y115/CLBLL_IMUX36 CLBLL_R_X29Y115/CLBLL_L_D2 CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y116/CLBLL_L_CQ CLBLM_L_X28Y115/CLBLM_IMUX20 CLBLM_L_X28Y115/CLBLM_L_C2 CLBLM_L_X30Y115/CLBLM_ER1BEG3 CLBLM_L_X30Y115/CLBLM_IMUX23 CLBLM_L_X30Y115/CLBLM_L_C3 INT_L_X28Y115/IMUX_L20 INT_L_X28Y115/WL1END1 INT_L_X30Y115/ER1END3 INT_L_X30Y115/IMUX_L23 INT_L_X30Y116/ER1END_N3_3 INT_R_X29Y115/ER1BEG3 INT_R_X29Y115/IMUX36 INT_R_X29Y115/SL1END2 INT_R_X29Y115/WL1BEG1 INT_R_X29Y116/LOGIC_OUTS2 INT_R_X29Y116/SL1BEG2 VBRK_X73Y120/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X28Y115/INT_L.WL1END1->>IMUX_L20 INT_L_X30Y115/INT_L.ER1END3->>IMUX_L23 INT_R_X29Y115/INT_R.SL1END2->>ER1BEG3 INT_R_X29Y115/INT_R.SL1END2->>IMUX36 INT_R_X29Y115/INT_R.SL1END2->>WL1BEG1 INT_R_X29Y116/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[26] - 
wires: CLBLL_R_X23Y115/CLBLL_WW2A3 CLBLL_R_X25Y115/CLBLL_WW2A3 CLBLM_L_X22Y115/CLBLM_IMUX23 CLBLM_L_X22Y115/CLBLM_IMUX43 CLBLM_L_X22Y115/CLBLM_L_C3 CLBLM_L_X22Y115/CLBLM_M_D6 CLBLM_L_X24Y115/CLBLM_IMUX23 CLBLM_L_X24Y115/CLBLM_L_C3 CLBLM_L_X24Y115/CLBLM_WW2A3 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS7 CLBLM_L_X26Y115/CLBLM_M_DQ CLBLM_L_X26Y115/CLBLM_WW2A3 INT_L_X22Y115/FAN_ALT3 INT_L_X22Y115/FAN_BOUNCE3 INT_L_X22Y115/IMUX_L23 INT_L_X22Y115/IMUX_L43 INT_L_X22Y115/WW2END3 INT_L_X22Y116/WW2END_N0_3 INT_L_X24Y115/IMUX_L23 INT_L_X24Y115/WW2BEG3 INT_L_X24Y115/WW2END3 INT_L_X24Y116/WW2END_N0_3 INT_L_X26Y115/LOGIC_OUTS_L7 INT_L_X26Y115/WW2BEG3 INT_R_X23Y115/WW2A3 INT_R_X25Y115/WW2A3 VBRK_X60Y120/VBRK_WW2A3 
pips: CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y115/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X22Y115/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y115/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X22Y115/INT_L.WW2END3->>FAN_ALT3 INT_L_X22Y115/INT_L.WW2END3->>IMUX_L23 INT_L_X24Y115/INT_L.WW2END3->>IMUX_L23 INT_L_X24Y115/INT_L.WW2END3->>WW2BEG3 INT_L_X26Y115/INT_L.LOGIC_OUTS_L7->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[25] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX33 CLBLL_R_X29Y115/CLBLL_L_C1 CLBLL_R_X29Y115/CLBLL_SE2A1 CLBLL_R_X29Y115/CLBLL_WL1END0 CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y116/CLBLL_L_BQ CLBLM_L_X28Y115/CLBLM_IMUX19 CLBLM_L_X28Y115/CLBLM_L_B2 CLBLM_L_X30Y115/CLBLM_IMUX19 CLBLM_L_X30Y115/CLBLM_L_B2 CLBLM_L_X30Y115/CLBLM_SE2A1 CLBLM_L_X30Y115/CLBLM_WL1END0 INT_L_X28Y115/IMUX_L19 INT_L_X28Y115/SW2END1 INT_L_X30Y115/IMUX_L19 INT_L_X30Y115/SE2END1 INT_L_X30Y115/WL1BEG0 INT_R_X29Y115/IMUX33 INT_R_X29Y115/SE2A1 INT_R_X29Y115/SW2A1 INT_R_X29Y115/WL1END0 INT_R_X29Y116/LOGIC_OUTS1 INT_R_X29Y116/SE2BEG1 INT_R_X29Y116/SW2BEG1 VBRK_X73Y120/VBRK_SE2A1 VBRK_X73Y120/VBRK_WL1END0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y115/INT_L.SW2END1->>IMUX_L19 INT_L_X30Y115/INT_L.SE2END1->>IMUX_L19 INT_L_X30Y115/INT_L.SE2END1->>WL1BEG0 INT_R_X29Y115/INT_R.WL1END0->>IMUX33 INT_R_X29Y116/INT_R.LOGIC_OUTS1->>SE2BEG1 INT_R_X29Y116/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[25] - 
wires: CLBLL_R_X23Y115/CLBLL_WW2A2 CLBLL_R_X25Y115/CLBLL_WW2A2 CLBLM_L_X22Y115/CLBLM_IMUX14 CLBLM_L_X22Y115/CLBLM_IMUX22 CLBLM_L_X22Y115/CLBLM_L_B1 CLBLM_L_X22Y115/CLBLM_M_C3 CLBLM_L_X24Y115/CLBLM_IMUX13 CLBLM_L_X24Y115/CLBLM_L_B6 CLBLM_L_X24Y115/CLBLM_WW2A2 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y115/CLBLM_M_CQ CLBLM_L_X26Y115/CLBLM_WW2A2 INT_L_X22Y115/IMUX_L14 INT_L_X22Y115/IMUX_L22 INT_L_X22Y115/WW2END2 INT_L_X24Y115/IMUX_L13 INT_L_X24Y115/WW2BEG2 INT_L_X24Y115/WW2END2 INT_L_X26Y115/LOGIC_OUTS_L6 INT_L_X26Y115/WW2BEG2 INT_R_X23Y115/WW2A2 INT_R_X25Y115/WW2A2 VBRK_X60Y120/VBRK_WW2A2 
pips: CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X26Y115/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X22Y115/INT_L.WW2END2->>IMUX_L14 INT_L_X22Y115/INT_L.WW2END2->>IMUX_L22 INT_L_X24Y115/INT_L.WW2END2->>IMUX_L13 INT_L_X24Y115/INT_L.WW2END2->>WW2BEG2 INT_L_X26Y115/INT_L.LOGIC_OUTS_L6->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[24] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX16 CLBLL_R_X29Y115/CLBLL_L_B3 CLBLL_R_X29Y115/CLBLL_SE2A0 CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y116/CLBLL_L_AQ CLBLM_L_X28Y115/CLBLM_IMUX9 CLBLM_L_X28Y115/CLBLM_L_A5 CLBLM_L_X30Y115/CLBLM_IMUX0 CLBLM_L_X30Y115/CLBLM_L_A3 CLBLM_L_X30Y115/CLBLM_SE2A0 INT_L_X28Y115/IMUX_L9 INT_L_X28Y115/SW2END0 INT_L_X30Y115/IMUX_L0 INT_L_X30Y115/SE2END0 INT_R_X29Y115/IMUX16 INT_R_X29Y115/SE2A0 INT_R_X29Y115/SL1END0 INT_R_X29Y115/SW2A0 INT_R_X29Y116/LOGIC_OUTS0 INT_R_X29Y116/SE2BEG0 INT_R_X29Y116/SL1BEG0 INT_R_X29Y116/SW2BEG0 VBRK_X73Y120/VBRK_SE2A0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y115/INT_L.SW2END0->>IMUX_L9 INT_L_X30Y115/INT_L.SE2END0->>IMUX_L0 INT_R_X29Y115/INT_R.SL1END0->>IMUX16 INT_R_X29Y116/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X29Y116/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X29Y116/INT_R.LOGIC_OUTS0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[28]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[24] - 
wires: CLBLL_R_X23Y115/CLBLL_WW2A0 CLBLL_R_X25Y116/CLBLL_NW2A1 CLBLM_L_X22Y115/CLBLM_IMUX10 CLBLM_L_X22Y115/CLBLM_IMUX17 CLBLM_L_X22Y115/CLBLM_L_A4 CLBLM_L_X22Y115/CLBLM_M_B3 CLBLM_L_X24Y115/CLBLM_IMUX9 CLBLM_L_X24Y115/CLBLM_L_A5 CLBLM_L_X24Y115/CLBLM_WW2A0 CLBLM_L_X26Y115/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y115/CLBLM_M_BQ CLBLM_L_X26Y116/CLBLM_NW2A1 INT_L_X22Y115/IMUX_L10 INT_L_X22Y115/IMUX_L17 INT_L_X22Y115/WW2END0 INT_L_X24Y115/IMUX_L9 INT_L_X24Y115/SW2END0 INT_L_X24Y115/WW2BEG0 INT_L_X26Y115/LOGIC_OUTS_L5 INT_L_X26Y115/NW2BEG1 INT_L_X26Y116/NW2A1 INT_R_X23Y115/WW2A0 INT_R_X25Y115/SW2A0 INT_R_X25Y116/NW2END1 INT_R_X25Y116/SW2BEG0 VBRK_X60Y120/VBRK_WW2A0 
pips: CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y115/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y115/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X22Y115/INT_L.WW2END0->>IMUX_L10 INT_L_X22Y115/INT_L.WW2END0->>IMUX_L17 INT_L_X24Y115/INT_L.SW2END0->>IMUX_L9 INT_L_X24Y115/INT_L.SW2END0->>WW2BEG0 INT_L_X26Y115/INT_L.LOGIC_OUTS_L5->>NW2BEG1 INT_R_X25Y116/INT_R.NW2END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[29] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX27 CLBLL_R_X27Y110/CLBLL_LL_B4 CLBLL_R_X27Y116/CLBLL_ER1BEG0 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y116/CLBLM_M_AQ CLBLM_L_X28Y116/CLBLM_ER1BEG0 CLBLM_L_X28Y116/CLBLM_IMUX2 CLBLM_L_X28Y116/CLBLM_M_A2 INT_L_X26Y110/ER1BEG1 INT_L_X26Y110/SS6END0 INT_L_X26Y111/SS6E0 INT_L_X26Y112/SS6D0 INT_L_X26Y113/SS6C0 INT_L_X26Y114/SS6B0 INT_L_X26Y115/EL1BEG3 INT_L_X26Y115/SS6A0 INT_L_X26Y116/EL1BEG_N3 INT_L_X26Y116/LOGIC_OUTS_L4 INT_L_X26Y116/SS6BEG0 INT_L_X28Y116/ER1END0 INT_L_X28Y116/IMUX_L2 INT_R_X27Y110/ER1END1 INT_R_X27Y110/IMUX27 INT_R_X27Y115/EL1END3 INT_R_X27Y115/ER1BEG_S0 INT_R_X27Y116/ER1BEG0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X26Y110/INT_L.SS6END0->>ER1BEG1 INT_L_X26Y116/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X26Y116/INT_L.LOGIC_OUTS_L4->>SS6BEG0 INT_L_X28Y116/INT_L.ER1END0->>IMUX_L2 INT_R_X27Y110/INT_R.ER1END1->>IMUX27 INT_R_X27Y115/INT_R.EL1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[28] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX7 CLBLL_R_X29Y115/CLBLL_LL_A1 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y115/CLBLM_M_DQ CLBLM_L_X28Y116/CLBLM_BYP0 CLBLM_L_X28Y116/CLBLM_IMUX1 CLBLM_L_X28Y116/CLBLM_IMUX9 CLBLM_L_X28Y116/CLBLM_L_A5 CLBLM_L_X28Y116/CLBLM_L_AX CLBLM_L_X28Y116/CLBLM_M_A3 INT_L_X28Y114/SE2A3 INT_L_X28Y115/LOGIC_OUTS_L7 INT_L_X28Y115/SE2BEG3 INT_L_X28Y115/WR1END_S1_0 INT_L_X28Y116/BYP_ALT0 INT_L_X28Y116/BYP_L0 INT_L_X28Y116/IMUX_L1 INT_L_X28Y116/IMUX_L9 INT_L_X28Y116/WR1END0 INT_R_X29Y114/NR1BEG3 INT_R_X29Y114/SE2END3 INT_R_X29Y115/IMUX7 INT_R_X29Y115/NR1END3 INT_R_X29Y115/WR1BEG_S0 INT_R_X29Y116/WR1BEG0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X28Y115/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y116/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y115/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_L_X28Y116/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y116/INT_L.WR1END0->>BYP_ALT0 INT_L_X28Y116/INT_L.WR1END0->>IMUX_L1 INT_L_X28Y116/INT_L.WR1END0->>IMUX_L9 INT_R_X29Y114/INT_R.SE2END3->>NR1BEG3 INT_R_X29Y115/INT_R.NR1END3->>IMUX7 INT_R_X29Y115/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[32]_i_2_n_7 - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX7 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y116/CLBLM_L_AMUX CLBLM_L_X28Y116/CLBLM_M_A1 INT_L_X28Y116/BYP_ALT3 INT_L_X28Y116/BYP_BOUNCE3 INT_L_X28Y116/IMUX_L7 INT_L_X28Y116/LOGIC_OUTS_L16 INT_L_X28Y117/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y116/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X28Y116/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X28Y116/INT_L.LOGIC_OUTS_L16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[29]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[29] - 
wires: CLBLL_R_X25Y116/CLBLL_WL1END1 CLBLM_L_X24Y116/CLBLM_IMUX2 CLBLM_L_X24Y116/CLBLM_M_A2 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y116/CLBLM_M_AMUX CLBLM_L_X26Y116/CLBLM_WL1END1 INT_L_X24Y116/IMUX_L2 INT_L_X24Y116/WL1END0 INT_L_X26Y116/LOGIC_OUTS_L20 INT_L_X26Y116/WL1BEG1 INT_R_X25Y116/WL1BEG0 INT_R_X25Y116/WL1END1 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y116/INT_L.WL1END0->>IMUX_L2 INT_L_X26Y116/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X25Y116/INT_R.WL1END1->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[28] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX7 CLBLL_R_X23Y116/CLBLL_LL_A1 CLBLL_R_X23Y116/CLBLL_WR1END3 CLBLM_L_X24Y115/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y115/CLBLM_M_DQ CLBLM_L_X24Y116/CLBLM_BYP0 CLBLM_L_X24Y116/CLBLM_IMUX11 CLBLM_L_X24Y116/CLBLM_IMUX3 CLBLM_L_X24Y116/CLBLM_L_A2 CLBLM_L_X24Y116/CLBLM_L_AX CLBLM_L_X24Y116/CLBLM_M_A4 CLBLM_L_X24Y116/CLBLM_WR1END3 INT_L_X24Y114/SE2A3 INT_L_X24Y115/LOGIC_OUTS_L7 INT_L_X24Y115/NL1BEG2 INT_L_X24Y115/SE2BEG3 INT_L_X24Y115/WR1END_S1_0 INT_L_X24Y116/BYP_ALT0 INT_L_X24Y116/BYP_L0 INT_L_X24Y116/IMUX_L11 INT_L_X24Y116/IMUX_L3 INT_L_X24Y116/NL1END2 INT_L_X24Y116/WR1BEG3 INT_L_X24Y116/WR1END0 INT_R_X23Y116/IMUX7 INT_R_X23Y116/WR1END3 INT_R_X25Y114/NR1BEG3 INT_R_X25Y114/SE2END3 INT_R_X25Y115/NR1END3 INT_R_X25Y115/WR1BEG_S0 INT_R_X25Y116/WR1BEG0 VBRK_X60Y121/VBRK_WR1END3 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y116/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y115/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X24Y115/INT_L.LOGIC_OUTS_L7->>SE2BEG3 INT_L_X24Y116/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y116/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y116/INT_L.NL1END2->>IMUX_L3 INT_L_X24Y116/INT_L.NL1END2->>WR1BEG3 INT_L_X24Y116/INT_L.WR1END0->>BYP_ALT0 INT_R_X23Y116/INT_R.WR1END3->>IMUX7 INT_R_X25Y114/INT_R.SE2END3->>NR1BEG3 INT_R_X25Y115/INT_R.NR1END3->>WR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[28] - 
wires: CLBLM_L_X24Y116/CLBLM_IMUX8 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y116/CLBLM_L_AMUX CLBLM_L_X24Y116/CLBLM_M_A5 INT_L_X24Y115/SR1END3 INT_L_X24Y116/IMUX_L8 INT_L_X24Y116/LOGIC_OUTS_L16 INT_L_X24Y116/SR1BEG3 INT_L_X24Y116/SR1END_N3_3 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y116/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X24Y116/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[2] - 
wires: CLBLL_R_X27Y109/CLBLL_EL1BEG0 CLBLL_R_X27Y110/CLBLL_IMUX18 CLBLL_R_X27Y110/CLBLL_LL_B2 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y109/CLBLM_M_AQ CLBLM_L_X28Y109/CLBLM_EL1BEG0 CLBLM_L_X28Y109/CLBLM_IMUX8 CLBLM_L_X28Y109/CLBLM_M_A5 INT_L_X26Y109/ER1BEG1 INT_L_X26Y109/LOGIC_OUTS_L4 INT_L_X26Y109/NE2BEG3 INT_L_X26Y109/NL1BEG_N3 INT_L_X26Y110/NE2A3 INT_L_X28Y108/EL1END_S3_0 INT_L_X28Y109/EL1END0 INT_L_X28Y109/IMUX_L8 INT_R_X27Y109/EL1BEG0 INT_R_X27Y109/ER1END1 INT_R_X27Y110/FAN_ALT1 INT_R_X27Y110/FAN_BOUNCE1 INT_R_X27Y110/IMUX18 INT_R_X27Y110/NE2END3 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y109/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X26Y109/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y109/INT_L.NL1BEG_N3->>NE2BEG3 INT_L_X28Y109/INT_L.EL1END0->>IMUX_L8 INT_R_X27Y109/INT_R.ER1END1->>EL1BEG0 INT_R_X27Y110/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y110/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X27Y110/INT_R.NE2END3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[1] - 
wires: CLBLL_R_X29Y108/CLBLL_IMUX27 CLBLL_R_X29Y108/CLBLL_LL_B4 CLBLM_L_X28Y108/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y108/CLBLM_M_AQ CLBLM_L_X28Y109/CLBLM_BYP5 CLBLM_L_X28Y109/CLBLM_IMUX11 CLBLM_L_X28Y109/CLBLM_IMUX19 CLBLM_L_X28Y109/CLBLM_L_B2 CLBLM_L_X28Y109/CLBLM_L_BX CLBLM_L_X28Y109/CLBLM_M_A4 INT_L_X28Y108/ER1BEG1 INT_L_X28Y108/LOGIC_OUTS_L4 INT_L_X28Y108/NL1BEG2 INT_L_X28Y108/NL1BEG_N3 INT_L_X28Y109/BYP_ALT5 INT_L_X28Y109/BYP_L5 INT_L_X28Y109/IMUX_L11 INT_L_X28Y109/IMUX_L19 INT_L_X28Y109/NL1END2 INT_R_X29Y108/ER1END1 INT_R_X29Y108/IMUX27 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X28Y108/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X28Y108/INT_L.LOGIC_OUTS_L4->>ER1BEG1 INT_L_X28Y108/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y108/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X28Y109/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y109/INT_L.NL1END2->>BYP_ALT5 INT_L_X28Y109/INT_L.NL1END2->>IMUX_L11 INT_L_X28Y109/INT_L.NL1END2->>IMUX_L19 INT_R_X29Y108/INT_R.ER1END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[4]_i_2_n_6 - 
wires: CLBLM_L_X28Y109/CLBLM_IMUX2 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y109/CLBLM_L_BMUX CLBLM_L_X28Y109/CLBLM_M_A2 INT_L_X28Y109/IMUX_L2 INT_L_X28Y109/LOGIC_OUTS_L17 INT_L_X28Y109/SR1BEG_S0 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y109/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y109/INT_L.SR1BEG_S0->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[2] - 
wires: CLBLL_R_X25Y110/CLBLL_NW2A2 CLBLM_L_X24Y109/CLBLM_IMUX27 CLBLM_L_X24Y109/CLBLM_M_B4 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y109/CLBLM_M_AMUX CLBLM_L_X26Y110/CLBLM_NW2A2 INT_L_X24Y109/IMUX_L27 INT_L_X24Y109/SW2END1 INT_L_X26Y109/LOGIC_OUTS_L20 INT_L_X26Y109/NW2BEG2 INT_L_X26Y110/NW2A2 INT_R_X25Y109/SW2A1 INT_R_X25Y110/NW2END2 INT_R_X25Y110/SW2BEG1 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y109/INT_L.SW2END1->>IMUX_L27 INT_L_X26Y109/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_R_X25Y110/INT_R.NW2END2->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[1] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX18 CLBLL_R_X23Y109/CLBLL_LL_B2 CLBLL_R_X23Y109/CLBLL_WR1END1 CLBLM_L_X24Y109/CLBLM_BYP5 CLBLM_L_X24Y109/CLBLM_IMUX17 CLBLM_L_X24Y109/CLBLM_IMUX19 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y109/CLBLM_L_B2 CLBLM_L_X24Y109/CLBLM_L_BX CLBLM_L_X24Y109/CLBLM_M_AQ CLBLM_L_X24Y109/CLBLM_M_B3 CLBLM_L_X24Y109/CLBLM_WR1END1 INT_L_X24Y109/BYP_ALT5 INT_L_X24Y109/BYP_L5 INT_L_X24Y109/FAN_ALT5 INT_L_X24Y109/FAN_BOUNCE5 INT_L_X24Y109/IMUX_L17 INT_L_X24Y109/IMUX_L19 INT_L_X24Y109/LOGIC_OUTS_L4 INT_L_X24Y109/NL1BEG_N3 INT_L_X24Y109/WR1BEG1 INT_R_X23Y109/IMUX18 INT_R_X23Y109/WR1END1 VBRK_X60Y114/VBRK_WR1END1 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y109/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X24Y109/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y109/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y109/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y109/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X24Y109/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X24Y109/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X24Y109/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y109/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y109/INT_L.NL1BEG_N3->>FAN_ALT5 INT_R_X23Y109/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[1] - 
wires: CLBLM_L_X24Y109/CLBLM_IMUX18 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y109/CLBLM_L_BMUX CLBLM_L_X24Y109/CLBLM_M_B2 INT_L_X24Y109/IMUX_L18 INT_L_X24Y109/LOGIC_OUTS_L17 INT_L_X24Y109/SR1BEG_S0 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X24Y109/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y109/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X24Y109/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[30] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX2 CLBLL_R_X27Y110/CLBLL_LL_A2 CLBLL_R_X27Y110/CLBLL_WL1END0 CLBLL_R_X27Y116/CLBLL_EE2A1 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y116/CLBLM_M_BQ CLBLM_L_X28Y110/CLBLM_WL1END0 CLBLM_L_X28Y116/CLBLM_EE2A1 CLBLM_L_X28Y116/CLBLM_IMUX27 CLBLM_L_X28Y116/CLBLM_M_B4 INT_L_X26Y116/EE2BEG1 INT_L_X26Y116/LOGIC_OUTS_L5 INT_L_X28Y110/SS6END1 INT_L_X28Y110/WL1BEG0 INT_L_X28Y111/SS6E1 INT_L_X28Y112/SS6D1 INT_L_X28Y113/SS6C1 INT_L_X28Y114/SS6B1 INT_L_X28Y115/SS6A1 INT_L_X28Y116/EE2END1 INT_L_X28Y116/IMUX_L27 INT_L_X28Y116/SS6BEG1 INT_R_X27Y110/IMUX2 INT_R_X27Y110/WL1END0 INT_R_X27Y116/EE2A1 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y116/INT_L.LOGIC_OUTS_L5->>EE2BEG1 INT_L_X28Y110/INT_L.SS6END1->>WL1BEG0 INT_L_X28Y116/INT_L.EE2END1->>IMUX_L27 INT_L_X28Y116/INT_L.EE2END1->>SS6BEG1 INT_R_X27Y110/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[29] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX15 CLBLL_R_X29Y115/CLBLL_LL_B1 CLBLM_L_X28Y116/CLBLM_BYP5 CLBLM_L_X28Y116/CLBLM_IMUX17 CLBLM_L_X28Y116/CLBLM_IMUX25 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y116/CLBLM_L_B5 CLBLM_L_X28Y116/CLBLM_L_BX CLBLM_L_X28Y116/CLBLM_M_AQ CLBLM_L_X28Y116/CLBLM_M_B3 INT_L_X28Y115/EL1BEG3 INT_L_X28Y116/BYP_ALT5 INT_L_X28Y116/BYP_L5 INT_L_X28Y116/EL1BEG_N3 INT_L_X28Y116/FAN_ALT5 INT_L_X28Y116/FAN_BOUNCE5 INT_L_X28Y116/IMUX_L17 INT_L_X28Y116/IMUX_L25 INT_L_X28Y116/LOGIC_OUTS_L4 INT_L_X28Y116/NL1BEG_N3 INT_R_X29Y115/EL1END3 INT_R_X29Y115/IMUX15 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y116/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y116/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X28Y116/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X28Y116/INT_L.NL1BEG_N3->>FAN_ALT5 INT_R_X29Y115/INT_R.EL1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[32]_i_2_n_6 - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX18 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y116/CLBLM_L_BMUX CLBLM_L_X28Y116/CLBLM_M_B2 INT_L_X28Y116/IMUX_L18 INT_L_X28Y116/LOGIC_OUTS_L17 INT_L_X28Y116/SR1BEG_S0 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y116/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X28Y116/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[30]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[30] - 
wires: CLBLL_R_X25Y116/CLBLL_WW2A3 CLBLM_L_X24Y116/CLBLM_IMUX15 CLBLM_L_X24Y116/CLBLM_M_B1 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y116/CLBLM_M_BMUX CLBLM_L_X26Y116/CLBLM_WW2A3 INT_L_X24Y116/IMUX_L15 INT_L_X24Y116/WW2END3 INT_L_X24Y117/WW2END_N0_3 INT_L_X26Y116/LOGIC_OUTS_L21 INT_L_X26Y116/WW2BEG3 INT_R_X25Y116/WW2A3 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y116/INT_L.WW2END3->>IMUX_L15 INT_L_X26Y116/INT_L.LOGIC_OUTS_L21->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[29] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX18 CLBLL_R_X23Y116/CLBLL_LL_B2 CLBLL_R_X23Y116/CLBLL_WR1END1 CLBLM_L_X24Y116/CLBLM_BYP5 CLBLM_L_X24Y116/CLBLM_IMUX25 CLBLM_L_X24Y116/CLBLM_IMUX27 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y116/CLBLM_L_B5 CLBLM_L_X24Y116/CLBLM_L_BX CLBLM_L_X24Y116/CLBLM_M_AQ CLBLM_L_X24Y116/CLBLM_M_B4 CLBLM_L_X24Y116/CLBLM_WR1END1 INT_L_X24Y116/BYP_ALT5 INT_L_X24Y116/BYP_L5 INT_L_X24Y116/FAN_ALT5 INT_L_X24Y116/FAN_BOUNCE5 INT_L_X24Y116/IMUX_L25 INT_L_X24Y116/IMUX_L27 INT_L_X24Y116/LOGIC_OUTS_L4 INT_L_X24Y116/NL1BEG_N3 INT_L_X24Y116/WR1BEG1 INT_R_X23Y116/IMUX18 INT_R_X23Y116/WR1END1 VBRK_X60Y121/VBRK_WR1END1 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y116/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y116/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X24Y116/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X24Y116/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X24Y116/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X24Y116/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X24Y116/INT_L.NL1BEG_N3->>FAN_ALT5 INT_R_X23Y116/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[29] - 
wires: CLBLM_L_X24Y116/CLBLM_IMUX17 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y116/CLBLM_L_BMUX CLBLM_L_X24Y116/CLBLM_M_B3 INT_L_X24Y116/IMUX_L17 INT_L_X24Y116/LOGIC_OUTS_L17 INT_L_X24Y116/SR1BEG_S0 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y116/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X24Y116/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[31]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[31] - 
wires: CLBLL_R_X27Y116/CLBLL_SE2A0 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y116/CLBLM_M_CQ CLBLM_L_X28Y116/CLBLM_IMUX32 CLBLM_L_X28Y116/CLBLM_M_C1 CLBLM_L_X28Y116/CLBLM_SE2A0 INT_L_X26Y116/LOGIC_OUTS_L6 INT_L_X26Y116/NL1BEG1 INT_L_X26Y117/EL1BEG0 INT_L_X26Y117/NL1END1 INT_L_X28Y116/IMUX_L32 INT_L_X28Y116/SE2END0 INT_R_X27Y116/EL1END_S3_0 INT_R_X27Y116/SE2A0 INT_R_X27Y117/EL1END0 INT_R_X27Y117/SE2BEG0 
pips: CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X26Y116/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X26Y117/INT_L.NL1END1->>EL1BEG0 INT_L_X28Y116/INT_L.SE2END0->>IMUX_L32 INT_R_X27Y117/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[30] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX31 CLBLL_R_X29Y115/CLBLL_LL_C5 CLBLM_L_X28Y116/CLBLM_BYP2 CLBLM_L_X28Y116/CLBLM_IMUX22 CLBLM_L_X28Y116/CLBLM_IMUX34 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y116/CLBLM_L_C6 CLBLM_L_X28Y116/CLBLM_L_CX CLBLM_L_X28Y116/CLBLM_M_BQ CLBLM_L_X28Y116/CLBLM_M_C3 INT_L_X28Y115/ER1BEG3 INT_L_X28Y115/SR1END2 INT_L_X28Y116/BYP_ALT2 INT_L_X28Y116/BYP_ALT4 INT_L_X28Y116/BYP_BOUNCE4 INT_L_X28Y116/BYP_L2 INT_L_X28Y116/FAN_ALT1 INT_L_X28Y116/FAN_BOUNCE1 INT_L_X28Y116/IMUX_L22 INT_L_X28Y116/IMUX_L34 INT_L_X28Y116/LOGIC_OUTS_L5 INT_L_X28Y116/SR1BEG2 INT_R_X29Y115/ER1END3 INT_R_X29Y115/IMUX31 INT_R_X29Y116/ER1END_N3_3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y115/INT_L.SR1END2->>ER1BEG3 INT_L_X28Y116/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y116/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y116/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X28Y116/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X28Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X28Y116/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X28Y116/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X28Y116/INT_L.LOGIC_OUTS_L5->>SR1BEG2 INT_R_X29Y115/INT_R.ER1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[32]_i_2_n_5 - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX29 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y116/CLBLM_L_CMUX CLBLM_L_X28Y116/CLBLM_M_C2 INT_L_X28Y116/BYP_ALT1 INT_L_X28Y116/BYP_BOUNCE1 INT_L_X28Y116/IMUX_L29 INT_L_X28Y116/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y116/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y116/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X28Y116/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[31]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[31] - 
wires: CLBLL_R_X25Y116/CLBLL_WR1END1 CLBLM_L_X24Y116/CLBLM_IMUX28 CLBLM_L_X24Y116/CLBLM_M_C4 CLBLM_L_X26Y116/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y116/CLBLM_M_CMUX CLBLM_L_X26Y116/CLBLM_WR1END1 INT_L_X24Y116/IMUX_L28 INT_L_X24Y116/WR1END2 INT_L_X26Y116/LOGIC_OUTS_L22 INT_L_X26Y116/WR1BEG1 INT_R_X25Y116/WR1BEG2 INT_R_X25Y116/WR1END1 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y116/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y116/INT_L.WR1END2->>IMUX_L28 INT_L_X26Y116/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X25Y116/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[30] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX35 CLBLL_R_X23Y116/CLBLL_LL_C6 CLBLL_R_X23Y116/CLBLL_WR1END2 CLBLM_L_X24Y116/CLBLM_BYP2 CLBLM_L_X24Y116/CLBLM_IMUX22 CLBLM_L_X24Y116/CLBLM_IMUX34 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y116/CLBLM_L_C6 CLBLM_L_X24Y116/CLBLM_L_CX CLBLM_L_X24Y116/CLBLM_M_BQ CLBLM_L_X24Y116/CLBLM_M_C3 CLBLM_L_X24Y116/CLBLM_WR1END2 INT_L_X24Y116/BYP_ALT2 INT_L_X24Y116/BYP_ALT4 INT_L_X24Y116/BYP_BOUNCE4 INT_L_X24Y116/BYP_L2 INT_L_X24Y116/FAN_ALT1 INT_L_X24Y116/FAN_BOUNCE1 INT_L_X24Y116/IMUX_L22 INT_L_X24Y116/IMUX_L34 INT_L_X24Y116/LOGIC_OUTS_L5 INT_L_X24Y116/WR1BEG2 INT_R_X23Y116/IMUX35 INT_R_X23Y116/WR1END2 VBRK_X60Y121/VBRK_WR1END2 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y116/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y116/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y116/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X24Y116/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X24Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y116/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y116/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y116/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X24Y116/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X23Y116/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[30] - 
wires: CLBLM_L_X24Y116/CLBLM_IMUX35 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y116/CLBLM_L_CMUX CLBLM_L_X24Y116/CLBLM_M_C6 INT_L_X24Y116/BYP_ALT1 INT_L_X24Y116/BYP_BOUNCE1 INT_L_X24Y116/IMUX_L35 INT_L_X24Y116/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y116/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y116/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X24Y116/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[32]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[32]_i_2_n_4 - 
wires: CLBLM_L_X28Y116/CLBLM_IMUX40 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y116/CLBLM_L_DMUX CLBLM_L_X28Y116/CLBLM_M_D1 INT_L_X28Y115/FAN_BOUNCE_S3_2 INT_L_X28Y116/FAN_ALT2 INT_L_X28Y116/FAN_BOUNCE2 INT_L_X28Y116/IMUX_L40 INT_L_X28Y116/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y116/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y116/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X28Y116/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mcreg_reg_n_0_[31] - 
wires: CLBLL_R_X29Y115/CLBLL_IMUX47 CLBLL_R_X29Y115/CLBLL_LL_D5 CLBLM_L_X28Y116/CLBLM_BYP7 CLBLM_L_X28Y116/CLBLM_IMUX37 CLBLM_L_X28Y116/CLBLM_IMUX45 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y116/CLBLM_L_D4 CLBLM_L_X28Y116/CLBLM_L_DX CLBLM_L_X28Y116/CLBLM_M_CQ CLBLM_L_X28Y116/CLBLM_M_D2 INT_L_X28Y115/SE2A3 INT_L_X28Y116/BYP_ALT7 INT_L_X28Y116/BYP_L7 INT_L_X28Y116/IMUX_L37 INT_L_X28Y116/IMUX_L45 INT_L_X28Y116/LOGIC_OUTS_L6 INT_L_X28Y116/NN2BEG2 INT_L_X28Y116/SE2BEG3 INT_L_X28Y116/SR1END3 INT_L_X28Y117/NN2A2 INT_L_X28Y117/SR1BEG3 INT_L_X28Y117/SR1END2 INT_L_X28Y117/SR1END_N3_3 INT_L_X28Y118/NN2END2 INT_L_X28Y118/SR1BEG2 INT_R_X29Y115/IMUX47 INT_R_X29Y115/SE2END3 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X28Y116/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y116/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X28Y116/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X28Y116/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X28Y116/INT_L.SR1END3->>BYP_ALT7 INT_L_X28Y116/INT_L.SR1END3->>SE2BEG3 INT_L_X28Y117/INT_L.SR1END2->>SR1BEG3 INT_L_X28Y118/INT_L.NN2END2->>SR1BEG2 INT_R_X29Y115/INT_R.SE2END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg[32]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp[31] - 
wires: CLBLM_L_X24Y116/CLBLM_IMUX40 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y116/CLBLM_L_DMUX CLBLM_L_X24Y116/CLBLM_M_D1 INT_L_X24Y115/FAN_BOUNCE_S3_2 INT_L_X24Y116/FAN_ALT2 INT_L_X24Y116/FAN_BOUNCE2 INT_L_X24Y116/IMUX_L40 INT_L_X24Y116/LOGIC_OUTS_L19 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y116/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y116/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y116/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X24Y116/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[31] - 
wires: CLBLL_R_X23Y116/CLBLL_IMUX43 CLBLL_R_X23Y116/CLBLL_LL_D6 CLBLL_R_X23Y116/CLBLL_WL1END1 CLBLM_L_X24Y116/CLBLM_BYP7 CLBLM_L_X24Y116/CLBLM_IMUX37 CLBLM_L_X24Y116/CLBLM_IMUX45 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y116/CLBLM_L_D4 CLBLM_L_X24Y116/CLBLM_L_DX CLBLM_L_X24Y116/CLBLM_M_CQ CLBLM_L_X24Y116/CLBLM_M_D2 CLBLM_L_X24Y116/CLBLM_WL1END1 INT_L_X24Y116/BYP_ALT3 INT_L_X24Y116/BYP_ALT6 INT_L_X24Y116/BYP_ALT7 INT_L_X24Y116/BYP_BOUNCE3 INT_L_X24Y116/BYP_BOUNCE6 INT_L_X24Y116/BYP_L7 INT_L_X24Y116/IMUX_L37 INT_L_X24Y116/IMUX_L45 INT_L_X24Y116/LOGIC_OUTS_L6 INT_L_X24Y116/WL1BEG1 INT_L_X24Y117/BYP_BOUNCE_N3_3 INT_L_X24Y117/BYP_BOUNCE_N3_6 INT_R_X23Y116/IMUX43 INT_R_X23Y116/WL1END1 VBRK_X60Y121/VBRK_WL1END1 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X24Y116/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y116/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y116/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y116/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y116/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X24Y116/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y116/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X24Y116/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X24Y116/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X24Y116/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_R_X23Y116/INT_R.WL1END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg[32]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[31] - 
wires: CLBLL_R_X29Y116/CLBLL_EL1BEG3 CLBLL_R_X29Y117/CLBLL_IMUX10 CLBLL_R_X29Y117/CLBLL_L_A4 CLBLM_L_X28Y116/CLBLM_IMUX39 CLBLM_L_X28Y116/CLBLM_L_D3 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y117/CLBLM_M_DQ CLBLM_L_X30Y116/CLBLM_EL1BEG3 CLBLM_L_X30Y116/CLBLM_IMUX37 CLBLM_L_X30Y116/CLBLM_L_D4 INT_L_X28Y116/ER1BEG_S0 INT_L_X28Y116/IMUX_L39 INT_L_X28Y116/SL1END3 INT_L_X28Y117/ER1BEG0 INT_L_X28Y117/LOGIC_OUTS_L7 INT_L_X28Y117/SL1BEG3 INT_L_X30Y116/EL1END3 INT_L_X30Y116/IMUX_L37 INT_R_X29Y116/EL1BEG3 INT_R_X29Y117/EL1BEG_N3 INT_R_X29Y117/ER1END0 INT_R_X29Y117/IMUX10 VBRK_X73Y121/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X28Y116/INT_L.SL1END3->>ER1BEG_S0 INT_L_X28Y116/INT_L.SL1END3->>IMUX_L39 INT_L_X28Y117/INT_L.LOGIC_OUTS_L7->>SL1BEG3 INT_L_X30Y116/INT_L.EL1END3->>IMUX_L37 INT_R_X29Y117/INT_R.ER1END0->>EL1BEG_N3 INT_R_X29Y117/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[31] - 
wires: CLBLL_R_X23Y116/CLBLL_WW2A2 CLBLL_R_X25Y116/CLBLL_WL1END3 CLBLM_L_X22Y116/CLBLM_IMUX37 CLBLM_L_X22Y116/CLBLM_L_D4 CLBLM_L_X22Y117/CLBLM_IMUX11 CLBLM_L_X22Y117/CLBLM_M_A4 CLBLM_L_X24Y116/CLBLM_IMUX36 CLBLM_L_X24Y116/CLBLM_L_D2 CLBLM_L_X24Y116/CLBLM_WW2A2 CLBLM_L_X26Y116/CLBLM_WL1END3 CLBLM_L_X26Y117/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y117/CLBLM_M_AQ INT_L_X22Y116/IMUX_L37 INT_L_X22Y116/NL1BEG2 INT_L_X22Y116/WW2END2 INT_L_X22Y117/IMUX_L11 INT_L_X22Y117/NL1END2 INT_L_X24Y116/IMUX_L36 INT_L_X24Y116/WL1END2 INT_L_X24Y116/WW2BEG2 INT_L_X26Y116/WL1BEG3 INT_L_X26Y117/LOGIC_OUTS_L4 INT_L_X26Y117/WL1BEG_N3 INT_R_X23Y116/WW2A2 INT_R_X25Y116/WL1BEG2 INT_R_X25Y116/WL1END3 INT_R_X25Y117/WL1END_N1_3 VBRK_X60Y121/VBRK_WW2A2 
pips: CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y117/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y117/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X22Y116/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y116/INT_L.WW2END2->>NL1BEG2 INT_L_X22Y117/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y116/INT_L.WL1END2->>IMUX_L36 INT_L_X24Y116/INT_L.WL1END2->>WW2BEG2 INT_L_X26Y117/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X25Y116/INT_R.WL1END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[30] - 
wires: CLBLL_R_X29Y116/CLBLL_EL1BEG1 CLBLL_R_X29Y116/CLBLL_IMUX36 CLBLL_R_X29Y116/CLBLL_L_D2 CLBLM_L_X28Y116/CLBLM_IMUX20 CLBLM_L_X28Y116/CLBLM_L_C2 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y117/CLBLM_M_CQ CLBLM_L_X30Y116/CLBLM_EL1BEG1 CLBLM_L_X30Y116/CLBLM_IMUX33 CLBLM_L_X30Y116/CLBLM_L_C1 INT_L_X28Y116/IMUX_L20 INT_L_X28Y116/SE2A2 INT_L_X28Y116/WL1END1 INT_L_X28Y117/LOGIC_OUTS_L6 INT_L_X28Y117/SE2BEG2 INT_L_X30Y116/EL1END1 INT_L_X30Y116/IMUX_L33 INT_R_X29Y116/EL1BEG1 INT_R_X29Y116/IMUX36 INT_R_X29Y116/SE2END2 INT_R_X29Y116/WL1BEG1 VBRK_X73Y121/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X28Y116/INT_L.WL1END1->>IMUX_L20 INT_L_X28Y117/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_L_X30Y116/INT_L.EL1END1->>IMUX_L33 INT_R_X29Y116/INT_R.SE2END2->>EL1BEG1 INT_R_X29Y116/INT_R.SE2END2->>IMUX36 INT_R_X29Y116/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[30] - 
wires: CLBLL_R_X23Y117/CLBLL_NW2A3 CLBLL_R_X25Y116/CLBLL_WW2A2 CLBLL_R_X27Y116/CLBLL_LL_DQ CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS7 CLBLM_L_X22Y116/CLBLM_IMUX21 CLBLM_L_X22Y116/CLBLM_IMUX44 CLBLM_L_X22Y116/CLBLM_L_C4 CLBLM_L_X22Y116/CLBLM_M_D4 CLBLM_L_X24Y116/CLBLM_IMUX21 CLBLM_L_X24Y116/CLBLM_L_C4 CLBLM_L_X24Y117/CLBLM_NW2A3 CLBLM_L_X26Y116/CLBLM_WW2A2 INT_L_X22Y116/IMUX_L21 INT_L_X22Y116/IMUX_L44 INT_L_X22Y116/SW2END2 INT_L_X24Y116/IMUX_L21 INT_L_X24Y116/NW2BEG3 INT_L_X24Y116/WW2END2 INT_L_X24Y117/NW2A3 INT_L_X26Y116/WL1END2 INT_L_X26Y116/WW2BEG2 INT_R_X23Y116/SW2A2 INT_R_X23Y117/NW2END3 INT_R_X23Y117/SW2BEG2 INT_R_X25Y116/WW2A2 INT_R_X27Y116/LOGIC_OUTS7 INT_R_X27Y116/WL1BEG2 VBRK_X60Y122/VBRK_NW2A3 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X22Y116/INT_L.SW2END2->>IMUX_L21 INT_L_X22Y116/INT_L.SW2END2->>IMUX_L44 INT_L_X24Y116/INT_L.WW2END2->>IMUX_L21 INT_L_X24Y116/INT_L.WW2END2->>NW2BEG3 INT_L_X26Y116/INT_L.WL1END2->>WW2BEG2 INT_R_X23Y117/INT_R.NW2END3->>SW2BEG2 INT_R_X27Y116/INT_R.LOGIC_OUTS7->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[29] - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX33 CLBLL_R_X29Y116/CLBLL_L_C1 CLBLL_R_X29Y116/CLBLL_SE2A0 CLBLM_L_X28Y116/CLBLM_IMUX19 CLBLM_L_X28Y116/CLBLM_L_B2 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y117/CLBLM_M_BQ CLBLM_L_X30Y116/CLBLM_IMUX16 CLBLM_L_X30Y116/CLBLM_L_B3 CLBLM_L_X30Y116/CLBLM_SE2A0 INT_L_X28Y116/IMUX_L19 INT_L_X28Y116/SL1END1 INT_L_X28Y117/EL1BEG0 INT_L_X28Y117/LOGIC_OUTS_L5 INT_L_X28Y117/SL1BEG1 INT_L_X30Y116/IMUX_L16 INT_L_X30Y116/SE2END0 INT_R_X29Y116/EL1END_S3_0 INT_R_X29Y116/IMUX33 INT_R_X29Y116/SE2A0 INT_R_X29Y116/SL1END0 INT_R_X29Y117/EL1END0 INT_R_X29Y117/SE2BEG0 INT_R_X29Y117/SL1BEG0 VBRK_X73Y121/VBRK_SE2A0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y116/INT_L.SL1END1->>IMUX_L19 INT_L_X28Y117/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y117/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_L_X30Y116/INT_L.SE2END0->>IMUX_L16 INT_R_X29Y116/INT_R.SL1END0->>IMUX33 INT_R_X29Y117/INT_R.EL1END0->>SE2BEG0 INT_R_X29Y117/INT_R.EL1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[29] - 
wires: CLBLL_R_X23Y116/CLBLL_WW2A1 CLBLL_R_X25Y116/CLBLL_WW2A1 CLBLL_R_X27Y116/CLBLL_LL_CQ CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS6 CLBLM_L_X22Y116/CLBLM_IMUX19 CLBLM_L_X22Y116/CLBLM_IMUX28 CLBLM_L_X22Y116/CLBLM_L_B2 CLBLM_L_X22Y116/CLBLM_M_C4 CLBLM_L_X24Y116/CLBLM_IMUX19 CLBLM_L_X24Y116/CLBLM_L_B2 CLBLM_L_X24Y116/CLBLM_WW2A1 CLBLM_L_X26Y116/CLBLM_WW2A1 INT_L_X22Y116/IMUX_L19 INT_L_X22Y116/IMUX_L28 INT_L_X22Y116/WW2END1 INT_L_X24Y116/IMUX_L19 INT_L_X24Y116/WW2BEG1 INT_L_X24Y116/WW2END1 INT_L_X26Y116/WL1END1 INT_L_X26Y116/WW2BEG1 INT_R_X23Y116/WW2A1 INT_R_X25Y116/WW2A1 INT_R_X27Y116/LOGIC_OUTS6 INT_R_X27Y116/WL1BEG1 VBRK_X60Y121/VBRK_WW2A1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X22Y116/INT_L.WW2END1->>IMUX_L19 INT_L_X22Y116/INT_L.WW2END1->>IMUX_L28 INT_L_X24Y116/INT_L.WW2END1->>IMUX_L19 INT_L_X24Y116/INT_L.WW2END1->>WW2BEG1 INT_L_X26Y116/INT_L.WL1END1->>WW2BEG1 INT_R_X27Y116/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[28] - 
wires: CLBLL_R_X29Y116/CLBLL_ER1BEG2 CLBLL_R_X29Y116/CLBLL_IMUX14 CLBLL_R_X29Y116/CLBLL_L_B1 CLBLM_L_X28Y116/CLBLM_IMUX0 CLBLM_L_X28Y116/CLBLM_L_A3 CLBLM_L_X28Y117/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y117/CLBLM_M_AQ CLBLM_L_X30Y116/CLBLM_ER1BEG2 CLBLM_L_X30Y116/CLBLM_IMUX6 CLBLM_L_X30Y116/CLBLM_L_A1 INT_L_X28Y116/EL1BEG3 INT_L_X28Y116/ER1BEG1 INT_L_X28Y116/IMUX_L0 INT_L_X28Y116/SL1END0 INT_L_X28Y117/EL1BEG_N3 INT_L_X28Y117/LOGIC_OUTS_L4 INT_L_X28Y117/SL1BEG0 INT_L_X30Y116/ER1END2 INT_L_X30Y116/IMUX_L6 INT_R_X29Y116/EL1END3 INT_R_X29Y116/ER1BEG2 INT_R_X29Y116/ER1END1 INT_R_X29Y116/IMUX14 VBRK_X73Y121/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y117/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y116/INT_L.SL1END0->>ER1BEG1 INT_L_X28Y116/INT_L.SL1END0->>IMUX_L0 INT_L_X28Y117/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y117/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X30Y116/INT_L.ER1END2->>IMUX_L6 INT_R_X29Y116/INT_R.EL1END3->>IMUX14 INT_R_X29Y116/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[32]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[28] - 
wires: CLBLL_R_X23Y116/CLBLL_WW2A0 CLBLL_R_X25Y116/CLBLL_WW2A0 CLBLL_R_X27Y116/CLBLL_LL_BQ CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y116/CLBLM_IMUX10 CLBLM_L_X22Y116/CLBLM_IMUX17 CLBLM_L_X22Y116/CLBLM_L_A4 CLBLM_L_X22Y116/CLBLM_M_B3 CLBLM_L_X24Y116/CLBLM_IMUX10 CLBLM_L_X24Y116/CLBLM_L_A4 CLBLM_L_X24Y116/CLBLM_WW2A0 CLBLM_L_X26Y116/CLBLM_WW2A0 INT_L_X22Y116/IMUX_L10 INT_L_X22Y116/IMUX_L17 INT_L_X22Y116/WW2END0 INT_L_X24Y116/IMUX_L10 INT_L_X24Y116/WW2BEG0 INT_L_X24Y116/WW2END0 INT_L_X26Y116/WL1END0 INT_L_X26Y116/WW2BEG0 INT_R_X23Y116/WW2A0 INT_R_X25Y116/WW2A0 INT_R_X27Y116/LOGIC_OUTS5 INT_R_X27Y116/WL1BEG0 VBRK_X60Y121/VBRK_WW2A0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y116/INT_L.WW2END0->>IMUX_L10 INT_L_X22Y116/INT_L.WW2END0->>IMUX_L17 INT_L_X24Y116/INT_L.WW2END0->>IMUX_L10 INT_L_X24Y116/INT_L.WW2END0->>WW2BEG0 INT_L_X26Y116/INT_L.WL1END0->>WW2BEG0 INT_R_X27Y116/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[33]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mcreg_reg_n_0_[32] - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX4 CLBLL_R_X29Y116/CLBLL_LL_A6 CLBLM_L_X28Y116/CLBLM_IMUX38 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y116/CLBLM_M_D3 CLBLM_L_X28Y116/CLBLM_M_DQ CLBLM_L_X28Y117/CLBLM_IMUX3 CLBLM_L_X28Y117/CLBLM_L_A2 INT_L_X28Y116/EL1BEG2 INT_L_X28Y116/IMUX_L38 INT_L_X28Y116/LOGIC_OUTS_L7 INT_L_X28Y116/NL1BEG2 INT_L_X28Y117/IMUX_L3 INT_L_X28Y117/NL1END2 INT_R_X29Y116/EL1END2 INT_R_X29Y116/IMUX4 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_L_X28Y116/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L7->>EL1BEG2 INT_L_X28Y116/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X28Y116/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X28Y117/INT_L.NL1END2->>IMUX_L3 INT_R_X29Y116/INT_R.EL1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[33]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[32] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX8 CLBLL_R_X23Y117/CLBLL_LL_A5 CLBLL_R_X23Y117/CLBLL_WR1END0 CLBLM_L_X24Y116/CLBLM_IMUX38 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y116/CLBLM_M_D3 CLBLM_L_X24Y116/CLBLM_M_DQ CLBLM_L_X24Y117/CLBLM_IMUX3 CLBLM_L_X24Y117/CLBLM_L_A2 CLBLM_L_X24Y117/CLBLM_WR1END0 INT_L_X24Y116/IMUX_L38 INT_L_X24Y116/LOGIC_OUTS_L7 INT_L_X24Y116/NL1BEG2 INT_L_X24Y116/WR1BEG_S0 INT_L_X24Y117/IMUX_L3 INT_L_X24Y117/NL1END2 INT_L_X24Y117/WR1BEG0 INT_R_X23Y116/WR1END_S1_0 INT_R_X23Y117/IMUX8 INT_R_X23Y117/WR1END0 VBRK_X60Y122/VBRK_WR1END0 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X24Y116/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X24Y116/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y117/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y116/INT_L.LOGIC_OUTS_L7->>IMUX_L38 INT_L_X24Y116/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X24Y116/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_L_X24Y117/INT_L.NL1END2->>IMUX_L3 INT_R_X23Y117/INT_R.WR1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[33]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[33]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[3] - 
wires: CLBLL_R_X27Y108/CLBLL_SE2A0 CLBLL_R_X27Y109/CLBLL_IMUX1 CLBLL_R_X27Y109/CLBLL_LL_A3 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y109/CLBLM_L_BQ CLBLM_L_X28Y108/CLBLM_IMUX17 CLBLM_L_X28Y108/CLBLM_M_B3 CLBLM_L_X28Y108/CLBLM_SE2A0 INT_L_X26Y109/EL1BEG0 INT_L_X26Y109/LOGIC_OUTS_L1 INT_L_X28Y108/IMUX_L17 INT_L_X28Y108/SE2END0 INT_R_X27Y108/EL1END_S3_0 INT_R_X27Y108/SE2A0 INT_R_X27Y109/EL1END0 INT_R_X27Y109/IMUX1 INT_R_X27Y109/SE2BEG0 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y109/INT_L.LOGIC_OUTS_L1->>EL1BEG0 INT_L_X28Y108/INT_L.SE2END0->>IMUX_L17 INT_R_X27Y109/INT_R.EL1END0->>IMUX1 INT_R_X27Y109/INT_R.EL1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[2] - 
wires: CLBLL_R_X29Y108/CLBLL_IMUX22 CLBLL_R_X29Y108/CLBLL_LL_C3 CLBLM_L_X28Y108/CLBLM_IMUX24 CLBLM_L_X28Y108/CLBLM_M_B5 CLBLM_L_X28Y109/CLBLM_BYP2 CLBLM_L_X28Y109/CLBLM_IMUX33 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS4 CLBLM_L_X28Y109/CLBLM_L_C1 CLBLM_L_X28Y109/CLBLM_L_CX CLBLM_L_X28Y109/CLBLM_M_AQ INT_L_X28Y108/EL1BEG3 INT_L_X28Y108/IMUX_L24 INT_L_X28Y108/SW2END0 INT_L_X28Y109/BYP_ALT1 INT_L_X28Y109/BYP_ALT2 INT_L_X28Y109/BYP_BOUNCE1 INT_L_X28Y109/BYP_L2 INT_L_X28Y109/EL1BEG_N3 INT_L_X28Y109/IMUX_L33 INT_L_X28Y109/LOGIC_OUTS_L4 INT_L_X28Y109/NE2BEG0 INT_L_X28Y110/NE2A0 INT_R_X29Y108/EL1END3 INT_R_X29Y108/IMUX22 INT_R_X29Y108/SW2A0 INT_R_X29Y109/NE2END_S3_0 INT_R_X29Y109/SL1END0 INT_R_X29Y109/SW2BEG0 INT_R_X29Y110/NE2END0 INT_R_X29Y110/SL1BEG0 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y109/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X28Y109/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y108/INT_L.SW2END0->>IMUX_L24 INT_L_X28Y109/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y109/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y109/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X28Y109/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X28Y109/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X28Y109/INT_L.LOGIC_OUTS_L4->>IMUX_L33 INT_L_X28Y109/INT_L.LOGIC_OUTS_L4->>NE2BEG0 INT_R_X29Y108/INT_R.EL1END3->>IMUX22 INT_R_X29Y109/INT_R.SL1END0->>SW2BEG0 INT_R_X29Y110/INT_R.NE2END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[4]_i_2_n_5 - 
wires: CLBLM_L_X28Y108/CLBLM_IMUX12 CLBLM_L_X28Y108/CLBLM_M_B6 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y109/CLBLM_L_CMUX INT_L_X28Y108/IMUX_L12 INT_L_X28Y108/SR1END1 INT_L_X28Y109/LOGIC_OUTS_L18 INT_L_X28Y109/SR1BEG1 
pips: CLBLM_L_X28Y108/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y108/INT_L.SR1END1->>IMUX_L12 INT_L_X28Y109/INT_L.LOGIC_OUTS_L18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[3] - 
wires: CLBLL_R_X25Y109/CLBLL_WW2A3 CLBLM_L_X24Y109/CLBLM_IMUX31 CLBLM_L_X24Y109/CLBLM_M_C5 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y109/CLBLM_L_BMUX CLBLM_L_X26Y109/CLBLM_WW2A3 INT_L_X24Y109/IMUX_L31 INT_L_X24Y109/WW2END3 INT_L_X24Y110/WW2END_N0_3 INT_L_X26Y109/LOGIC_OUTS_L17 INT_L_X26Y109/WW2BEG3 INT_R_X25Y109/WW2A3 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y109/INT_L.WW2END3->>IMUX_L31 INT_L_X26Y109/INT_L.LOGIC_OUTS_L17->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[2] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX28 CLBLL_R_X23Y109/CLBLL_LL_C4 CLBLL_R_X23Y109/CLBLL_WR1END2 CLBLM_L_X24Y109/CLBLM_BYP2 CLBLM_L_X24Y109/CLBLM_IMUX22 CLBLM_L_X24Y109/CLBLM_IMUX34 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y109/CLBLM_L_C6 CLBLM_L_X24Y109/CLBLM_L_CX CLBLM_L_X24Y109/CLBLM_M_BQ CLBLM_L_X24Y109/CLBLM_M_C3 CLBLM_L_X24Y109/CLBLM_WR1END2 INT_L_X24Y109/BYP_ALT2 INT_L_X24Y109/BYP_ALT4 INT_L_X24Y109/BYP_BOUNCE4 INT_L_X24Y109/BYP_L2 INT_L_X24Y109/FAN_ALT1 INT_L_X24Y109/FAN_BOUNCE1 INT_L_X24Y109/IMUX_L22 INT_L_X24Y109/IMUX_L34 INT_L_X24Y109/LOGIC_OUTS_L5 INT_L_X24Y109/WR1BEG2 INT_R_X23Y109/IMUX28 INT_R_X23Y109/WR1END2 VBRK_X60Y114/VBRK_WR1END2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y109/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y109/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y109/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y109/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X24Y109/INT_L.BYP_BOUNCE4->>IMUX_L22 INT_L_X24Y109/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y109/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y109/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y109/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X24Y109/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X23Y109/INT_R.WR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[2] - 
wires: CLBLM_L_X24Y109/CLBLM_IMUX35 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y109/CLBLM_L_CMUX CLBLM_L_X24Y109/CLBLM_M_C6 INT_L_X24Y109/BYP_ALT1 INT_L_X24Y109/BYP_BOUNCE1 INT_L_X24Y109/IMUX_L35 INT_L_X24Y109/LOGIC_OUTS_L18 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X24Y109/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y109/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y109/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X24Y109/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[4] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX26 CLBLL_R_X27Y109/CLBLL_L_B4 CLBLL_R_X27Y110/CLBLL_NE2A1 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y109/CLBLM_M_BQ CLBLM_L_X28Y109/CLBLM_IMUX27 CLBLM_L_X28Y109/CLBLM_M_B4 CLBLM_L_X28Y110/CLBLM_NE2A1 INT_L_X26Y108/SE2A1 INT_L_X26Y109/LOGIC_OUTS_L5 INT_L_X26Y109/SE2BEG1 INT_L_X28Y109/IMUX_L27 INT_L_X28Y109/SL1END1 INT_L_X28Y110/NE2END1 INT_L_X28Y110/SL1BEG1 INT_R_X27Y108/NR1BEG1 INT_R_X27Y108/SE2END1 INT_R_X27Y109/IMUX26 INT_R_X27Y109/NE2BEG1 INT_R_X27Y109/NR1END1 INT_R_X27Y110/NE2A1 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y109/INT_L.LOGIC_OUTS_L5->>SE2BEG1 INT_L_X28Y109/INT_L.SL1END1->>IMUX_L27 INT_L_X28Y110/INT_L.NE2END1->>SL1BEG1 INT_R_X27Y108/INT_R.SE2END1->>NR1BEG1 INT_R_X27Y109/INT_R.NR1END1->>IMUX26 INT_R_X27Y109/INT_R.NR1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[3] - 
wires: CLBLL_R_X29Y108/CLBLL_IMUX40 CLBLL_R_X29Y108/CLBLL_LL_D1 CLBLM_L_X28Y108/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y108/CLBLM_M_BQ CLBLM_L_X28Y109/CLBLM_BYP7 CLBLM_L_X28Y109/CLBLM_IMUX24 CLBLM_L_X28Y109/CLBLM_IMUX46 CLBLM_L_X28Y109/CLBLM_L_D5 CLBLM_L_X28Y109/CLBLM_L_DX CLBLM_L_X28Y109/CLBLM_M_B5 INT_L_X28Y108/EL1BEG0 INT_L_X28Y108/LOGIC_OUTS_L5 INT_L_X28Y108/NL1BEG0 INT_L_X28Y108/NL1END_S3_0 INT_L_X28Y109/BYP_ALT6 INT_L_X28Y109/BYP_ALT7 INT_L_X28Y109/BYP_BOUNCE6 INT_L_X28Y109/BYP_L7 INT_L_X28Y109/IMUX_L24 INT_L_X28Y109/IMUX_L46 INT_L_X28Y109/NL1BEG_N3 INT_L_X28Y109/NL1END0 INT_L_X28Y110/BYP_BOUNCE_N3_6 INT_R_X29Y107/EL1END_S3_0 INT_R_X29Y108/EL1END0 INT_R_X29Y108/IMUX40 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLM_L_X28Y108/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y109/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X28Y108/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y108/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y109/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X28Y109/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y109/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X28Y109/INT_L.NL1BEG_N3->>BYP_ALT6 INT_L_X28Y109/INT_L.NL1BEG_N3->>IMUX_L46 INT_L_X28Y109/INT_L.NL1END0->>IMUX_L24 INT_L_X28Y109/INT_L.NL1END0->>NL1BEG_N3 INT_R_X29Y108/INT_R.EL1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[4]_i_2_n_4 - 
wires: CLBLM_L_X28Y109/CLBLM_IMUX18 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y109/CLBLM_L_DMUX CLBLM_L_X28Y109/CLBLM_M_B2 INT_L_X28Y109/IMUX_L18 INT_L_X28Y109/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y109/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[4]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[4] - 
wires: CLBLL_R_X25Y109/CLBLL_WL1END2 CLBLM_L_X24Y109/CLBLM_IMUX43 CLBLM_L_X24Y109/CLBLM_M_D6 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y109/CLBLM_M_BMUX CLBLM_L_X26Y109/CLBLM_WL1END2 INT_L_X24Y109/IMUX_L43 INT_L_X24Y109/WL1END1 INT_L_X26Y109/LOGIC_OUTS_L21 INT_L_X26Y109/WL1BEG2 INT_R_X25Y109/WL1BEG1 INT_R_X25Y109/WL1END2 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X24Y109/INT_L.WL1END1->>IMUX_L43 INT_L_X26Y109/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X25Y109/INT_R.WL1END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[3] - 
wires: CLBLL_R_X23Y108/CLBLL_SW2A2 CLBLL_R_X23Y109/CLBLL_IMUX44 CLBLL_R_X23Y109/CLBLL_LL_D4 CLBLM_L_X24Y108/CLBLM_SW2A2 CLBLM_L_X24Y109/CLBLM_BYP7 CLBLM_L_X24Y109/CLBLM_IMUX37 CLBLM_L_X24Y109/CLBLM_IMUX45 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y109/CLBLM_L_D4 CLBLM_L_X24Y109/CLBLM_L_DX CLBLM_L_X24Y109/CLBLM_M_CQ CLBLM_L_X24Y109/CLBLM_M_D2 INT_L_X24Y108/SW2A2 INT_L_X24Y109/BYP_ALT3 INT_L_X24Y109/BYP_ALT6 INT_L_X24Y109/BYP_ALT7 INT_L_X24Y109/BYP_BOUNCE3 INT_L_X24Y109/BYP_BOUNCE6 INT_L_X24Y109/BYP_L7 INT_L_X24Y109/IMUX_L37 INT_L_X24Y109/IMUX_L45 INT_L_X24Y109/LOGIC_OUTS_L6 INT_L_X24Y109/SW2BEG2 INT_L_X24Y110/BYP_BOUNCE_N3_3 INT_L_X24Y110/BYP_BOUNCE_N3_6 INT_R_X23Y108/NL1BEG2 INT_R_X23Y108/SW2END2 INT_R_X23Y109/IMUX44 INT_R_X23Y109/NL1END2 VBRK_X60Y113/VBRK_SW2A2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X24Y109/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y109/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y109/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y109/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y109/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X24Y109/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y109/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X24Y109/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X24Y109/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X24Y109/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X23Y108/INT_R.SW2END2->>NL1BEG2 INT_R_X23Y109/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[3] - 
wires: CLBLM_L_X24Y109/CLBLM_IMUX40 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y109/CLBLM_L_DMUX CLBLM_L_X24Y109/CLBLM_M_D1 INT_L_X24Y108/FAN_BOUNCE_S3_2 INT_L_X24Y109/FAN_ALT2 INT_L_X24Y109/FAN_BOUNCE2 INT_L_X24Y109/IMUX_L40 INT_L_X24Y109/LOGIC_OUTS_L19 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y109/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y109/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y109/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X24Y109/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[4]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[3] - 
wires: CLBLL_R_X27Y108/CLBLL_EL1BEG3 CLBLL_R_X27Y109/CLBLL_WW4C0 CLBLL_R_X29Y108/CLBLL_SW2A0 CLBLL_R_X29Y109/CLBLL_EE2A3 CLBLL_R_X29Y109/CLBLL_WW4A0 CLBLL_R_X29Y110/CLBLL_IMUX3 CLBLL_R_X29Y110/CLBLL_L_A2 CLBLM_L_X28Y108/CLBLM_EL1BEG3 CLBLM_L_X28Y109/CLBLM_IMUX41 CLBLM_L_X28Y109/CLBLM_L_D1 CLBLM_L_X28Y109/CLBLM_WW4C0 CLBLM_L_X30Y108/CLBLM_SW2A0 CLBLM_L_X30Y109/CLBLM_EE2A3 CLBLM_L_X30Y109/CLBLM_IMUX46 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y109/CLBLM_L_AQ CLBLM_L_X30Y109/CLBLM_L_D5 CLBLM_L_X30Y109/CLBLM_WW4A0 INT_L_X26Y108/ER1BEG_S0 INT_L_X26Y108/WW4END_S0_0 INT_L_X26Y109/ER1BEG0 INT_L_X26Y109/WW4END0 INT_L_X28Y108/EL1END3 INT_L_X28Y108/NR1BEG3 INT_L_X28Y109/EE2BEG3 INT_L_X28Y109/IMUX_L41 INT_L_X28Y109/NE2BEG1 INT_L_X28Y109/NR1END3 INT_L_X28Y109/NW2END1 INT_L_X28Y109/WW4B0 INT_L_X28Y110/NE2A1 INT_L_X30Y108/SW2A0 INT_L_X30Y109/EE2END3 INT_L_X30Y109/IMUX_L46 INT_L_X30Y109/LOGIC_OUTS_L0 INT_L_X30Y109/SW2BEG0 INT_L_X30Y109/WW4BEG0 INT_R_X27Y108/EL1BEG3 INT_R_X27Y109/EL1BEG_N3 INT_R_X27Y109/ER1END0 INT_R_X27Y109/WW4C0 INT_R_X29Y108/NW2BEG1 INT_R_X29Y108/SW2END0 INT_R_X29Y109/EE2A3 INT_R_X29Y109/NW2A1 INT_R_X29Y109/WW4A0 INT_R_X29Y110/IMUX3 INT_R_X29Y110/NE2END1 VBRK_X73Y113/VBRK_SW2A0 VBRK_X73Y114/VBRK_EE2A3 VBRK_X73Y114/VBRK_WW4A0 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y108/INT_L.WW4END_S0_0->>ER1BEG_S0 INT_L_X28Y108/INT_L.EL1END3->>NR1BEG3 INT_L_X28Y109/INT_L.NR1END3->>EE2BEG3 INT_L_X28Y109/INT_L.NW2END1->>IMUX_L41 INT_L_X28Y109/INT_L.NW2END1->>NE2BEG1 INT_L_X30Y109/INT_L.EE2END3->>IMUX_L46 INT_L_X30Y109/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X30Y109/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X27Y109/INT_R.ER1END0->>EL1BEG_N3 INT_R_X29Y108/INT_R.SW2END0->>NW2BEG1 INT_R_X29Y110/INT_R.NE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[3] - 
wires: CLBLL_R_X23Y109/CLBLL_WW2A2 CLBLL_R_X25Y110/CLBLL_WW4C2 CLBLL_R_X27Y110/CLBLL_WW4A2 CLBLM_L_X22Y109/CLBLM_IMUX37 CLBLM_L_X22Y109/CLBLM_L_D4 CLBLM_L_X22Y110/CLBLM_IMUX11 CLBLM_L_X22Y110/CLBLM_M_A4 CLBLM_L_X24Y109/CLBLM_IMUX46 CLBLM_L_X24Y109/CLBLM_L_D5 CLBLM_L_X24Y109/CLBLM_WW2A2 CLBLM_L_X26Y110/CLBLM_WW4C2 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y110/CLBLM_L_CQ CLBLM_L_X28Y110/CLBLM_WW4A2 INT_L_X22Y109/IMUX_L37 INT_L_X22Y109/NL1BEG2 INT_L_X22Y109/WW2END2 INT_L_X22Y110/IMUX_L11 INT_L_X22Y110/NL1END2 INT_L_X24Y109/IMUX_L46 INT_L_X24Y109/SR1END2 INT_L_X24Y109/WW2BEG2 INT_L_X24Y110/SR1BEG2 INT_L_X24Y110/WW4END2 INT_L_X26Y110/WW4B2 INT_L_X28Y110/LOGIC_OUTS_L2 INT_L_X28Y110/WW4BEG2 INT_R_X23Y109/WW2A2 INT_R_X25Y110/WW4C2 INT_R_X27Y110/WW4A2 VBRK_X60Y114/VBRK_WW2A2 
pips: CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X22Y109/INT_L.WW2END2->>IMUX_L37 INT_L_X22Y109/INT_L.WW2END2->>NL1BEG2 INT_L_X22Y110/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y109/INT_L.SR1END2->>IMUX_L46 INT_L_X24Y109/INT_L.SR1END2->>WW2BEG2 INT_L_X24Y110/INT_L.WW4END2->>SR1BEG2 INT_L_X28Y110/INT_L.LOGIC_OUTS_L2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[2] - 
wires: CLBLL_R_X29Y108/CLBLL_EL1BEG3 CLBLL_R_X29Y108/CLBLL_LL_BQ CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y109/CLBLL_IMUX37 CLBLL_R_X29Y109/CLBLL_L_D4 CLBLM_L_X28Y109/CLBLM_IMUX34 CLBLM_L_X28Y109/CLBLM_L_C6 CLBLM_L_X30Y108/CLBLM_EL1BEG3 CLBLM_L_X30Y109/CLBLM_IMUX23 CLBLM_L_X30Y109/CLBLM_L_C3 INT_L_X28Y109/IMUX_L34 INT_L_X28Y109/WR1END1 INT_L_X30Y108/EL1END3 INT_L_X30Y108/NR1BEG3 INT_L_X30Y109/IMUX_L23 INT_L_X30Y109/NR1END3 INT_R_X29Y108/EL1BEG3 INT_R_X29Y108/LOGIC_OUTS5 INT_R_X29Y108/NL1BEG0 INT_R_X29Y108/NL1END_S3_0 INT_R_X29Y109/EL1BEG_N3 INT_R_X29Y109/IMUX37 INT_R_X29Y109/NL1BEG_N3 INT_R_X29Y109/NL1END0 INT_R_X29Y109/WR1BEG1 VBRK_X73Y113/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X28Y109/INT_L.WR1END1->>IMUX_L34 INT_L_X30Y108/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y109/INT_L.NR1END3->>IMUX_L23 INT_R_X29Y108/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X29Y109/INT_R.NL1BEG_N3->>IMUX37 INT_R_X29Y109/INT_R.NL1END0->>EL1BEG_N3 INT_R_X29Y109/INT_R.NL1END0->>NL1BEG_N3 INT_R_X29Y109/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[2] - 
wires: CLBLL_R_X23Y109/CLBLL_WW2A1 CLBLL_R_X25Y110/CLBLL_WW4C1 CLBLL_R_X27Y110/CLBLL_WW4A1 CLBLM_L_X22Y109/CLBLM_IMUX20 CLBLM_L_X22Y109/CLBLM_IMUX44 CLBLM_L_X22Y109/CLBLM_L_C2 CLBLM_L_X22Y109/CLBLM_M_D4 CLBLM_L_X24Y109/CLBLM_IMUX20 CLBLM_L_X24Y109/CLBLM_L_C2 CLBLM_L_X24Y109/CLBLM_WW2A1 CLBLM_L_X26Y110/CLBLM_WW4C1 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y110/CLBLM_L_BQ CLBLM_L_X28Y110/CLBLM_WW4A1 INT_L_X22Y109/IMUX_L20 INT_L_X22Y109/IMUX_L44 INT_L_X22Y109/WW2END1 INT_L_X24Y109/IMUX_L20 INT_L_X24Y109/SR1END1 INT_L_X24Y109/WW2BEG1 INT_L_X24Y110/SR1BEG1 INT_L_X24Y110/WW4END1 INT_L_X26Y110/WW4B1 INT_L_X28Y110/LOGIC_OUTS_L1 INT_L_X28Y110/WW4BEG1 INT_R_X23Y109/WW2A1 INT_R_X25Y110/WW4C1 INT_R_X27Y110/WW4A1 VBRK_X60Y114/VBRK_WW2A1 
pips: CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X22Y109/INT_L.WW2END1->>IMUX_L20 INT_L_X22Y109/INT_L.WW2END1->>IMUX_L44 INT_L_X24Y109/INT_L.SR1END1->>IMUX_L20 INT_L_X24Y109/INT_L.SR1END1->>WW2BEG1 INT_L_X24Y110/INT_L.WW4END1->>SR1BEG1 INT_L_X28Y110/INT_L.LOGIC_OUTS_L1->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[1] - 
wires: CLBLL_R_X29Y109/CLBLL_EE2A0 CLBLL_R_X29Y109/CLBLL_IMUX20 CLBLL_R_X29Y109/CLBLL_L_C2 CLBLM_L_X28Y109/CLBLM_IMUX16 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y109/CLBLM_L_AQ CLBLM_L_X28Y109/CLBLM_L_B3 CLBLM_L_X30Y109/CLBLM_EE2A0 CLBLM_L_X30Y109/CLBLM_IMUX16 CLBLM_L_X30Y109/CLBLM_L_B3 INT_L_X28Y109/EE2BEG0 INT_L_X28Y109/ER1BEG1 INT_L_X28Y109/IMUX_L16 INT_L_X28Y109/LOGIC_OUTS_L0 INT_L_X30Y109/EE2END0 INT_L_X30Y109/IMUX_L16 INT_R_X29Y109/EE2A0 INT_R_X29Y109/ER1END1 INT_R_X29Y109/IMUX20 VBRK_X73Y114/VBRK_EE2A0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X28Y109/INT_L.LOGIC_OUTS_L0->>EE2BEG0 INT_L_X28Y109/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X28Y109/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X30Y109/INT_L.EE2END0->>IMUX_L16 INT_R_X29Y109/INT_R.ER1END1->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[1] - 
wires: CLBLL_R_X23Y108/CLBLL_SW2A3 CLBLL_R_X23Y109/CLBLL_ER1BEG0 CLBLL_R_X23Y109/CLBLL_WW2A3 CLBLL_R_X25Y110/CLBLL_WW4C0 CLBLL_R_X27Y110/CLBLL_WW4A0 CLBLM_L_X22Y109/CLBLM_IMUX19 CLBLM_L_X22Y109/CLBLM_IMUX31 CLBLM_L_X22Y109/CLBLM_L_B2 CLBLM_L_X22Y109/CLBLM_M_C5 CLBLM_L_X24Y108/CLBLM_SW2A3 CLBLM_L_X24Y109/CLBLM_ER1BEG0 CLBLM_L_X24Y109/CLBLM_IMUX25 CLBLM_L_X24Y109/CLBLM_L_B5 CLBLM_L_X24Y109/CLBLM_WW2A3 CLBLM_L_X26Y110/CLBLM_WW4C0 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y110/CLBLM_L_AQ CLBLM_L_X28Y110/CLBLM_WW4A0 INT_L_X22Y109/FAN_ALT3 INT_L_X22Y109/FAN_BOUNCE3 INT_L_X22Y109/IMUX_L19 INT_L_X22Y109/IMUX_L31 INT_L_X22Y109/WW2END3 INT_L_X22Y110/WW2END_N0_3 INT_L_X24Y108/SW2A3 INT_L_X24Y109/ER1END0 INT_L_X24Y109/IMUX_L25 INT_L_X24Y109/SW2BEG3 INT_L_X24Y109/WW2BEG3 INT_L_X24Y109/WW4END_S0_0 INT_L_X24Y110/WW4END0 INT_L_X26Y110/WW4B0 INT_L_X28Y110/LOGIC_OUTS_L0 INT_L_X28Y110/WW4BEG0 INT_R_X23Y108/ER1BEG_S0 INT_R_X23Y108/SW2END3 INT_R_X23Y109/ER1BEG0 INT_R_X23Y109/SW2END_N0_3 INT_R_X23Y109/WW2A3 INT_R_X25Y110/WW4C0 INT_R_X27Y110/WW4A0 VBRK_X60Y113/VBRK_SW2A3 VBRK_X60Y114/VBRK_ER1BEG0 VBRK_X60Y114/VBRK_WW2A3 
pips: CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X22Y109/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X22Y109/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X22Y109/INT_L.WW2END3->>FAN_ALT3 INT_L_X22Y109/INT_L.WW2END3->>IMUX_L31 INT_L_X24Y109/INT_L.ER1END0->>IMUX_L25 INT_L_X24Y109/INT_L.WW4END_S0_0->>SW2BEG3 INT_L_X24Y109/INT_L.WW4END_S0_0->>WW2BEG3 INT_L_X28Y110/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X23Y108/INT_R.SW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg2_reg_n_0_[1] - 
wires: CLBLL_R_X29Y108/CLBLL_LL_DQ CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y109/CLBLL_IMUX14 CLBLL_R_X29Y109/CLBLL_L_B1 CLBLL_R_X29Y109/CLBLL_NE2A3 CLBLM_L_X28Y109/CLBLM_IMUX9 CLBLM_L_X28Y109/CLBLM_L_A5 CLBLM_L_X30Y109/CLBLM_IMUX6 CLBLM_L_X30Y109/CLBLM_L_A1 CLBLM_L_X30Y109/CLBLM_NE2A3 INT_L_X28Y108/WR1END_S1_0 INT_L_X28Y109/IMUX_L9 INT_L_X28Y109/WR1END0 INT_L_X30Y109/IMUX_L6 INT_L_X30Y109/NE2END3 INT_R_X29Y108/LOGIC_OUTS7 INT_R_X29Y108/NE2BEG3 INT_R_X29Y108/NR1BEG3 INT_R_X29Y108/WR1BEG_S0 INT_R_X29Y109/IMUX14 INT_R_X29Y109/NE2A3 INT_R_X29Y109/NR1END3 INT_R_X29Y109/WR1BEG0 VBRK_X73Y114/VBRK_NE2A3 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X28Y109/INT_L.WR1END0->>IMUX_L9 INT_L_X30Y109/INT_L.NE2END3->>IMUX_L6 INT_R_X29Y108/INT_R.LOGIC_OUTS7->>NE2BEG3 INT_R_X29Y108/INT_R.LOGIC_OUTS7->>NR1BEG3 INT_R_X29Y108/INT_R.LOGIC_OUTS7->>WR1BEG_S0 INT_R_X29Y109/INT_R.NR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[4]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg2[1] - 
wires: CLBLL_R_X23Y109/CLBLL_WW2A0 CLBLL_R_X25Y109/CLBLL_LL_BQ CLBLL_R_X25Y109/CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y109/CLBLM_IMUX17 CLBLM_L_X22Y109/CLBLM_IMUX9 CLBLM_L_X22Y109/CLBLM_L_A5 CLBLM_L_X22Y109/CLBLM_M_B3 CLBLM_L_X24Y109/CLBLM_IMUX10 CLBLM_L_X24Y109/CLBLM_L_A4 CLBLM_L_X24Y109/CLBLM_WW2A0 INT_L_X22Y109/IMUX_L17 INT_L_X22Y109/IMUX_L9 INT_L_X22Y109/WW2END0 INT_L_X24Y109/IMUX_L10 INT_L_X24Y109/WL1END0 INT_L_X24Y109/WW2BEG0 INT_R_X23Y109/WW2A0 INT_R_X25Y109/LOGIC_OUTS5 INT_R_X25Y109/WL1BEG0 VBRK_X60Y114/VBRK_WW2A0 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X22Y109/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X24Y109/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y109/INT_L.WW2END0->>IMUX_L17 INT_L_X22Y109/INT_L.WW2END0->>IMUX_L9 INT_L_X24Y109/INT_L.WL1END0->>IMUX_L10 INT_L_X24Y109/INT_L.WL1END0->>WW2BEG0 INT_R_X25Y109/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[5] - 
wires: CLBLL_R_X27Y109/CLBLL_ER1BEG2 CLBLL_R_X27Y109/CLBLL_IMUX10 CLBLL_R_X27Y109/CLBLL_L_A4 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y109/CLBLM_M_CQ CLBLM_L_X28Y109/CLBLM_ER1BEG2 CLBLM_L_X28Y109/CLBLM_IMUX22 CLBLM_L_X28Y109/CLBLM_M_C3 INT_L_X26Y109/EL1BEG1 INT_L_X26Y109/LOGIC_OUTS_L6 INT_L_X28Y109/ER1END2 INT_L_X28Y109/IMUX_L22 INT_R_X27Y109/EL1END1 INT_R_X27Y109/ER1BEG2 INT_R_X27Y109/IMUX10 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y109/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X28Y109/INT_L.ER1END2->>IMUX_L22 INT_R_X27Y109/INT_R.EL1END1->>ER1BEG2 INT_R_X27Y109/INT_R.EL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[4] - 
wires: CLBLL_R_X29Y109/CLBLL_IMUX1 CLBLL_R_X29Y109/CLBLL_LL_A3 CLBLM_L_X28Y109/CLBLM_IMUX28 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y109/CLBLM_M_BQ CLBLM_L_X28Y109/CLBLM_M_C4 CLBLM_L_X28Y110/CLBLM_BYP0 CLBLM_L_X28Y110/CLBLM_IMUX0 CLBLM_L_X28Y110/CLBLM_L_A3 CLBLM_L_X28Y110/CLBLM_L_AX INT_L_X28Y109/BYP_ALT4 INT_L_X28Y109/BYP_BOUNCE4 INT_L_X28Y109/EL1BEG0 INT_L_X28Y109/IMUX_L28 INT_L_X28Y109/LOGIC_OUTS_L5 INT_L_X28Y109/NL1BEG0 INT_L_X28Y109/NL1END_S3_0 INT_L_X28Y110/BYP_ALT0 INT_L_X28Y110/BYP_L0 INT_L_X28Y110/IMUX_L0 INT_L_X28Y110/NL1END0 INT_R_X29Y108/EL1END_S3_0 INT_R_X29Y109/EL1END0 INT_R_X29Y109/IMUX1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y109/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y109/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y109/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X28Y109/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X28Y109/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y109/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y110/INT_L.BYP_ALT0->>BYP_L0 INT_L_X28Y110/INT_L.NL1END0->>BYP_ALT0 INT_L_X28Y110/INT_L.NL1END0->>IMUX_L0 INT_R_X29Y109/INT_R.EL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[8]_i_2_n_7 - 
wires: CLBLM_L_X28Y109/CLBLM_IMUX31 CLBLM_L_X28Y109/CLBLM_M_C5 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y110/CLBLM_L_AMUX INT_L_X28Y109/IMUX_L31 INT_L_X28Y109/SR1END3 INT_L_X28Y110/LOGIC_OUTS_L16 INT_L_X28Y110/SR1BEG3 INT_L_X28Y110/SR1END_N3_3 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y109/INT_L.SR1END3->>IMUX_L31 INT_L_X28Y110/INT_L.LOGIC_OUTS_L16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[5]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[5] - 
wires: CLBLL_R_X25Y109/CLBLL_WR1END1 CLBLM_L_X24Y110/CLBLM_IMUX1 CLBLM_L_X24Y110/CLBLM_M_A3 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y109/CLBLM_M_CMUX CLBLM_L_X26Y109/CLBLM_WR1END1 INT_L_X24Y110/IMUX_L1 INT_L_X24Y110/NW2END1 INT_L_X26Y109/LOGIC_OUTS_L22 INT_L_X26Y109/WR1BEG1 INT_R_X25Y109/NW2BEG1 INT_R_X25Y109/WR1END1 INT_R_X25Y110/NW2A1 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y109/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X24Y110/INT_L.NW2END1->>IMUX_L1 INT_L_X26Y109/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X25Y109/INT_R.WR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[4] - 
wires: CLBLL_R_X23Y110/CLBLL_ER1BEG0 CLBLL_R_X23Y110/CLBLL_IMUX1 CLBLL_R_X23Y110/CLBLL_LL_A3 CLBLL_R_X23Y110/CLBLL_NW2A3 CLBLL_R_X23Y110/CLBLL_WR1END0 CLBLM_L_X24Y109/CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y109/CLBLM_M_DQ CLBLM_L_X24Y110/CLBLM_BYP0 CLBLM_L_X24Y110/CLBLM_ER1BEG0 CLBLM_L_X24Y110/CLBLM_IMUX11 CLBLM_L_X24Y110/CLBLM_IMUX3 CLBLM_L_X24Y110/CLBLM_L_A2 CLBLM_L_X24Y110/CLBLM_L_AX CLBLM_L_X24Y110/CLBLM_M_A4 CLBLM_L_X24Y110/CLBLM_NW2A3 CLBLM_L_X24Y110/CLBLM_WR1END0 INT_L_X24Y109/LOGIC_OUTS_L7 INT_L_X24Y109/NL1BEG2 INT_L_X24Y109/NW2BEG3 INT_L_X24Y109/WR1BEG_S0 INT_L_X24Y110/BYP_ALT0 INT_L_X24Y110/BYP_L0 INT_L_X24Y110/ER1END0 INT_L_X24Y110/IMUX_L11 INT_L_X24Y110/IMUX_L3 INT_L_X24Y110/NL1END2 INT_L_X24Y110/NW2A3 INT_L_X24Y110/WR1BEG0 INT_R_X23Y109/ER1BEG_S0 INT_R_X23Y109/SR1END3 INT_R_X23Y109/WR1END_S1_0 INT_R_X23Y110/ER1BEG0 INT_R_X23Y110/IMUX1 INT_R_X23Y110/NW2END3 INT_R_X23Y110/SR1BEG3 INT_R_X23Y110/SR1END_N3_3 INT_R_X23Y110/WR1END0 VBRK_X60Y115/VBRK_ER1BEG0 VBRK_X60Y115/VBRK_NW2A3 VBRK_X60Y115/VBRK_WR1END0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X24Y109/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X24Y110/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y109/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X24Y109/INT_L.LOGIC_OUTS_L7->>NW2BEG3 INT_L_X24Y109/INT_L.LOGIC_OUTS_L7->>WR1BEG_S0 INT_L_X24Y110/INT_L.BYP_ALT0->>BYP_L0 INT_L_X24Y110/INT_L.ER1END0->>BYP_ALT0 INT_L_X24Y110/INT_L.NL1END2->>IMUX_L11 INT_L_X24Y110/INT_L.NL1END2->>IMUX_L3 INT_R_X23Y109/INT_R.SR1END3->>ER1BEG_S0 INT_R_X23Y110/INT_R.NW2END3->>SR1BEG3 INT_R_X23Y110/INT_R.WR1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[4] - 
wires: CLBLM_L_X24Y110/CLBLM_IMUX7 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y110/CLBLM_L_AMUX CLBLM_L_X24Y110/CLBLM_M_A1 INT_L_X24Y110/IMUX_L7 INT_L_X24Y110/LOGIC_OUTS_L16 INT_L_X24Y110/NN2BEG2 INT_L_X24Y110/SR1END3 INT_L_X24Y111/NN2A2 INT_L_X24Y111/SR1BEG3 INT_L_X24Y111/SR1END2 INT_L_X24Y111/SR1END_N3_3 INT_L_X24Y112/NN2END2 INT_L_X24Y112/SR1BEG2 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y110/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X24Y110/INT_L.SR1END3->>IMUX_L7 INT_L_X24Y111/INT_L.SR1END2->>SR1BEG3 INT_L_X24Y112/INT_L.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[6] - 
wires: CLBLL_R_X27Y109/CLBLL_SE2A1 CLBLL_R_X27Y110/CLBLL_IMUX26 CLBLL_R_X27Y110/CLBLL_L_B4 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y109/CLBLM_L_CQ CLBLM_L_X28Y109/CLBLM_IMUX43 CLBLM_L_X28Y109/CLBLM_M_D6 CLBLM_L_X28Y109/CLBLM_SE2A1 INT_L_X26Y109/LOGIC_OUTS_L2 INT_L_X26Y109/NR1BEG2 INT_L_X26Y110/EL1BEG1 INT_L_X26Y110/NR1END2 INT_L_X28Y109/IMUX_L43 INT_L_X28Y109/SE2END1 INT_R_X27Y109/SE2A1 INT_R_X27Y110/EL1END1 INT_R_X27Y110/IMUX26 INT_R_X27Y110/SE2BEG1 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X26Y109/INT_L.LOGIC_OUTS_L2->>NR1BEG2 INT_L_X26Y110/INT_L.NR1END2->>EL1BEG1 INT_L_X28Y109/INT_L.SE2END1->>IMUX_L43 INT_R_X27Y110/INT_R.EL1END1->>IMUX26 INT_R_X27Y110/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[5] - 
wires: CLBLL_R_X29Y109/CLBLL_IMUX18 CLBLL_R_X29Y109/CLBLL_LL_B2 CLBLM_L_X28Y109/CLBLM_IMUX45 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y109/CLBLM_M_CQ CLBLM_L_X28Y109/CLBLM_M_D2 CLBLM_L_X28Y110/CLBLM_BYP5 CLBLM_L_X28Y110/CLBLM_IMUX26 CLBLM_L_X28Y110/CLBLM_L_B4 CLBLM_L_X28Y110/CLBLM_L_BX INT_L_X28Y109/EL1BEG1 INT_L_X28Y109/IMUX_L45 INT_L_X28Y109/LOGIC_OUTS_L6 INT_L_X28Y109/NL1BEG1 INT_L_X28Y109/NR1BEG2 INT_L_X28Y110/BYP_ALT5 INT_L_X28Y110/BYP_L5 INT_L_X28Y110/FAN_ALT5 INT_L_X28Y110/FAN_BOUNCE5 INT_L_X28Y110/IMUX_L26 INT_L_X28Y110/NL1END1 INT_L_X28Y110/NR1END2 INT_R_X29Y109/EL1END1 INT_R_X29Y109/IMUX18 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y109/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X28Y110/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X28Y109/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_L_X28Y109/INT_L.LOGIC_OUTS_L6->>IMUX_L45 INT_L_X28Y109/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X28Y109/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X28Y110/INT_L.BYP_ALT5->>BYP_L5 INT_L_X28Y110/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X28Y110/INT_L.FAN_BOUNCE5->>BYP_ALT5 INT_L_X28Y110/INT_L.NL1END1->>IMUX_L26 INT_L_X28Y110/INT_L.NR1END2->>FAN_ALT5 INT_R_X29Y109/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[8]_i_2_n_6 - 
wires: CLBLM_L_X28Y109/CLBLM_IMUX47 CLBLM_L_X28Y109/CLBLM_M_D5 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS17 CLBLM_L_X28Y110/CLBLM_L_BMUX INT_L_X28Y109/IMUX_L47 INT_L_X28Y109/SL1END3 INT_L_X28Y110/LOGIC_OUTS_L17 INT_L_X28Y110/SL1BEG3 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X28Y109/INT_L.SL1END3->>IMUX_L47 INT_L_X28Y110/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[6]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[6] - 
wires: CLBLL_R_X25Y110/CLBLL_NW2A0 CLBLM_L_X24Y110/CLBLM_IMUX18 CLBLM_L_X24Y110/CLBLM_M_B2 CLBLM_L_X26Y109/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y109/CLBLM_L_CMUX CLBLM_L_X26Y110/CLBLM_NW2A0 INT_L_X24Y110/IMUX_L18 INT_L_X24Y110/WR1END1 INT_L_X26Y109/LOGIC_OUTS_L18 INT_L_X26Y109/NW2BEG0 INT_L_X26Y110/NW2A0 INT_R_X25Y109/NW2END_S0_0 INT_R_X25Y110/NW2END0 INT_R_X25Y110/WR1BEG1 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y110/INT_L.WR1END1->>IMUX_L18 INT_L_X26Y109/INT_L.LOGIC_OUTS_L18->>NW2BEG0 INT_R_X25Y110/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[5] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX15 CLBLL_R_X23Y110/CLBLL_LL_B1 CLBLL_R_X23Y111/CLBLL_NW2A0 CLBLM_L_X24Y110/CLBLM_BYP5 CLBLM_L_X24Y110/CLBLM_IMUX24 CLBLM_L_X24Y110/CLBLM_IMUX25 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X24Y110/CLBLM_L_B5 CLBLM_L_X24Y110/CLBLM_L_BX CLBLM_L_X24Y110/CLBLM_M_AQ CLBLM_L_X24Y110/CLBLM_M_B5 CLBLM_L_X24Y111/CLBLM_NW2A0 INT_L_X24Y110/BYP_ALT1 INT_L_X24Y110/BYP_ALT5 INT_L_X24Y110/BYP_BOUNCE1 INT_L_X24Y110/BYP_L5 INT_L_X24Y110/GFAN0 INT_L_X24Y110/IMUX_L24 INT_L_X24Y110/IMUX_L25 INT_L_X24Y110/LOGIC_OUTS_L4 INT_L_X24Y110/NW2BEG0 INT_L_X24Y111/NW2A0 INT_R_X23Y110/IMUX15 INT_R_X23Y110/NW2END_S0_0 INT_R_X23Y111/NW2END0 VBRK_X60Y116/VBRK_NW2A0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X24Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X24Y110/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X24Y110/INT_L.BYP_ALT5->>BYP_L5 INT_L_X24Y110/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X24Y110/INT_L.GFAN0->>BYP_ALT5 INT_L_X24Y110/INT_L.GFAN0->>IMUX_L24 INT_L_X24Y110/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X24Y110/INT_L.LOGIC_OUTS_L4->>IMUX_L25 INT_L_X24Y110/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X23Y110/INT_R.NW2END_S0_0->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[5] - 
wires: CLBLM_L_X24Y110/CLBLM_IMUX17 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS17 CLBLM_L_X24Y110/CLBLM_L_BMUX CLBLM_L_X24Y110/CLBLM_M_B3 INT_L_X24Y110/IMUX_L17 INT_L_X24Y110/LOGIC_OUTS_L17 INT_L_X24Y110/SR1BEG_S0 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y110/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X24Y110/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X24Y110/INT_L.SR1BEG_S0->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[7] - 
wires: CLBLL_R_X25Y110/CLBLL_EE2BEG0 CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y110/CLBLL_L_AQ CLBLL_R_X27Y110/CLBLL_EE2BEG0 CLBLL_R_X27Y110/CLBLL_IMUX0 CLBLL_R_X27Y110/CLBLL_L_A3 CLBLM_L_X26Y110/CLBLM_EE2BEG0 CLBLM_L_X28Y110/CLBLM_EE2BEG0 CLBLM_L_X28Y110/CLBLM_IMUX18 CLBLM_L_X28Y110/CLBLM_M_B2 INT_L_X26Y110/EE2A0 INT_L_X28Y110/EE2A0 INT_L_X28Y110/IMUX_L18 INT_L_X28Y110/WR1END1 INT_R_X25Y110/EE2BEG0 INT_R_X25Y110/LOGIC_OUTS0 INT_R_X27Y110/EE2BEG0 INT_R_X27Y110/EE2END0 INT_R_X27Y110/IMUX0 INT_R_X29Y110/EE2END0 INT_R_X29Y110/WR1BEG1 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X28Y110/INT_L.WR1END1->>IMUX_L18 INT_R_X25Y110/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X27Y110/INT_R.EE2END0->>EE2BEG0 INT_R_X27Y110/INT_R.EE2END0->>IMUX0 INT_R_X29Y110/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[6] - 
wires: CLBLL_R_X29Y109/CLBLL_IMUX22 CLBLL_R_X29Y109/CLBLL_LL_C3 CLBLM_L_X28Y109/CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y109/CLBLM_M_DQ CLBLM_L_X28Y110/CLBLM_BYP2 CLBLM_L_X28Y110/CLBLM_IMUX12 CLBLM_L_X28Y110/CLBLM_IMUX20 CLBLM_L_X28Y110/CLBLM_L_C2 CLBLM_L_X28Y110/CLBLM_L_CX CLBLM_L_X28Y110/CLBLM_M_B6 INT_L_X28Y109/LOGIC_OUTS_L7 INT_L_X28Y109/NE2BEG3 INT_L_X28Y109/NL1BEG2 INT_L_X28Y110/BYP_ALT2 INT_L_X28Y110/BYP_L2 INT_L_X28Y110/IMUX_L12 INT_L_X28Y110/IMUX_L20 INT_L_X28Y110/NE2A3 INT_L_X28Y110/NL1END2 INT_R_X29Y109/IMUX22 INT_R_X29Y109/SL1END3 INT_R_X29Y110/NE2END3 INT_R_X29Y110/SL1BEG3 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X28Y109/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X28Y110/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X28Y109/INT_L.LOGIC_OUTS_L7->>NE2BEG3 INT_L_X28Y109/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X28Y110/INT_L.BYP_ALT2->>BYP_L2 INT_L_X28Y110/INT_L.NL1END2->>BYP_ALT2 INT_L_X28Y110/INT_L.NL1END2->>IMUX_L12 INT_L_X28Y110/INT_L.NL1END2->>IMUX_L20 INT_R_X29Y109/INT_R.SL1END3->>IMUX22 INT_R_X29Y110/INT_R.NE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[8]_i_2_n_5 - 
wires: CLBLM_L_X28Y110/CLBLM_IMUX17 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS18 CLBLM_L_X28Y110/CLBLM_L_CMUX CLBLM_L_X28Y110/CLBLM_M_B3 INT_L_X28Y110/IMUX_L17 INT_L_X28Y110/LOGIC_OUTS_L18 
pips: CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X28Y110/INT_L.LOGIC_OUTS_L18->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[7]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[7] - 
wires: CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y110/CLBLL_L_AMUX CLBLM_L_X24Y110/CLBLM_IMUX29 CLBLM_L_X24Y110/CLBLM_M_C2 INT_L_X24Y110/IMUX_L29 INT_L_X24Y110/WR1END3 INT_R_X25Y110/LOGIC_OUTS16 INT_R_X25Y110/WR1BEG3 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X24Y110/INT_L.WR1END3->>IMUX_L29 INT_R_X25Y110/INT_R.LOGIC_OUTS16->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[6] - 
wires: CLBLL_R_X23Y110/CLBLL_IMUX32 CLBLL_R_X23Y110/CLBLL_LL_C1 CLBLL_R_X23Y110/CLBLL_WL1END0 CLBLM_L_X24Y110/CLBLM_BYP2 CLBLM_L_X24Y110/CLBLM_IMUX28 CLBLM_L_X24Y110/CLBLM_IMUX34 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS5 CLBLM_L_X24Y110/CLBLM_L_C6 CLBLM_L_X24Y110/CLBLM_L_CX CLBLM_L_X24Y110/CLBLM_M_BQ CLBLM_L_X24Y110/CLBLM_M_C4 CLBLM_L_X24Y110/CLBLM_WL1END0 INT_L_X24Y110/BYP_ALT2 INT_L_X24Y110/BYP_ALT4 INT_L_X24Y110/BYP_BOUNCE4 INT_L_X24Y110/BYP_L2 INT_L_X24Y110/FAN_ALT1 INT_L_X24Y110/FAN_BOUNCE1 INT_L_X24Y110/IMUX_L28 INT_L_X24Y110/IMUX_L34 INT_L_X24Y110/LOGIC_OUTS_L5 INT_L_X24Y110/WL1BEG0 INT_R_X23Y110/IMUX32 INT_R_X23Y110/WL1END0 VBRK_X60Y115/VBRK_WL1END0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X24Y110/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X24Y110/INT_L.BYP_ALT2->>BYP_L2 INT_L_X24Y110/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X24Y110/INT_L.BYP_BOUNCE4->>FAN_ALT1 INT_L_X24Y110/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X24Y110/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X24Y110/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X24Y110/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X24Y110/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X24Y110/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X23Y110/INT_R.WL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[6] - 
wires: CLBLM_L_X24Y110/CLBLM_IMUX22 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS18 CLBLM_L_X24Y110/CLBLM_L_CMUX CLBLM_L_X24Y110/CLBLM_M_C3 INT_L_X24Y110/IMUX_L22 INT_L_X24Y110/LOGIC_OUTS_L18 INT_L_X24Y110/NL1BEG_N3 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X24Y110/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X24Y110/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X24Y110/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[8] - 
wires: CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y110/CLBLL_L_BQ CLBLL_R_X25Y111/CLBLL_NE2A1 CLBLL_R_X27Y110/CLBLL_EL1BEG3 CLBLL_R_X27Y111/CLBLL_IMUX8 CLBLL_R_X27Y111/CLBLL_LL_A5 CLBLM_L_X26Y111/CLBLM_NE2A1 CLBLM_L_X28Y110/CLBLM_EL1BEG3 CLBLM_L_X28Y110/CLBLM_IMUX29 CLBLM_L_X28Y110/CLBLM_M_C2 INT_L_X26Y111/EL1BEG0 INT_L_X26Y111/NE2END1 INT_L_X28Y110/EL1END3 INT_L_X28Y110/IMUX_L29 INT_R_X25Y110/LOGIC_OUTS1 INT_R_X25Y110/NE2BEG1 INT_R_X25Y111/NE2A1 INT_R_X27Y110/EL1BEG3 INT_R_X27Y110/EL1END_S3_0 INT_R_X27Y111/EL1BEG_N3 INT_R_X27Y111/EL1END0 INT_R_X27Y111/IMUX8 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y111/INT_L.NE2END1->>EL1BEG0 INT_L_X28Y110/INT_L.EL1END3->>IMUX_L29 INT_R_X25Y110/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X27Y111/INT_R.EL1END0->>EL1BEG_N3 INT_R_X27Y111/INT_R.EL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/mcreg_reg_n_0_[7] - 
wires: CLBLL_R_X29Y109/CLBLL_IMUX47 CLBLL_R_X29Y109/CLBLL_LL_D5 CLBLM_L_X28Y110/CLBLM_BYP7 CLBLM_L_X28Y110/CLBLM_IMUX32 CLBLM_L_X28Y110/CLBLM_IMUX39 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS5 CLBLM_L_X28Y110/CLBLM_L_D3 CLBLM_L_X28Y110/CLBLM_L_DX CLBLM_L_X28Y110/CLBLM_M_BQ CLBLM_L_X28Y110/CLBLM_M_C1 INT_L_X28Y109/FAN_BOUNCE_S3_2 INT_L_X28Y110/BYP_ALT7 INT_L_X28Y110/BYP_L7 INT_L_X28Y110/EL1BEG0 INT_L_X28Y110/FAN_ALT2 INT_L_X28Y110/FAN_BOUNCE2 INT_L_X28Y110/IMUX_L32 INT_L_X28Y110/IMUX_L39 INT_L_X28Y110/LOGIC_OUTS_L5 INT_L_X28Y110/NL1BEG0 INT_L_X28Y110/NL1END_S3_0 INT_L_X28Y111/NL1END0 INT_R_X29Y109/EL1END_S3_0 INT_R_X29Y109/IMUX47 INT_R_X29Y110/EL1END0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y110/INT_L.BYP_ALT7->>BYP_L7 INT_L_X28Y110/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X28Y110/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X28Y110/INT_L.LOGIC_OUTS_L5->>EL1BEG0 INT_L_X28Y110/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X28Y110/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X28Y110/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X28Y110/INT_L.NL1END_S3_0->>IMUX_L39 INT_R_X29Y109/INT_R.EL1END_S3_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

mcreg_reg[8]_i_2_n_4 - 
wires: CLBLM_L_X28Y110/CLBLM_IMUX28 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS19 CLBLM_L_X28Y110/CLBLM_L_DMUX CLBLM_L_X28Y110/CLBLM_M_C4 INT_L_X28Y110/BYP_ALT4 INT_L_X28Y110/BYP_BOUNCE4 INT_L_X28Y110/IMUX_L28 INT_L_X28Y110/LOGIC_OUTS_L19 
pips: CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X28Y110/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X28Y110/INT_L.BYP_BOUNCE4->>IMUX_L28 INT_L_X28Y110/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[8]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[8] - 
wires: CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y110/CLBLL_L_BMUX CLBLM_L_X24Y110/CLBLM_IMUX44 CLBLM_L_X24Y110/CLBLM_M_D4 INT_L_X24Y110/IMUX_L44 INT_L_X24Y110/WL1END2 INT_R_X25Y110/LOGIC_OUTS17 INT_R_X25Y110/WL1BEG2 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X24Y110/INT_L.WL1END2->>IMUX_L44 INT_R_X25Y110/INT_R.LOGIC_OUTS17->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[7] - 
wires: CLBLL_R_X23Y109/CLBLL_SW2A2 CLBLL_R_X23Y110/CLBLL_IMUX44 CLBLL_R_X23Y110/CLBLL_LL_D4 CLBLM_L_X24Y109/CLBLM_SW2A2 CLBLM_L_X24Y110/CLBLM_BYP7 CLBLM_L_X24Y110/CLBLM_IMUX37 CLBLM_L_X24Y110/CLBLM_IMUX47 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS6 CLBLM_L_X24Y110/CLBLM_L_D4 CLBLM_L_X24Y110/CLBLM_L_DX CLBLM_L_X24Y110/CLBLM_M_CQ CLBLM_L_X24Y110/CLBLM_M_D5 INT_L_X24Y109/SW2A2 INT_L_X24Y110/BYP_ALT3 INT_L_X24Y110/BYP_ALT6 INT_L_X24Y110/BYP_ALT7 INT_L_X24Y110/BYP_BOUNCE3 INT_L_X24Y110/BYP_BOUNCE6 INT_L_X24Y110/BYP_L7 INT_L_X24Y110/IMUX_L37 INT_L_X24Y110/IMUX_L47 INT_L_X24Y110/LOGIC_OUTS_L6 INT_L_X24Y110/SW2BEG2 INT_L_X24Y111/BYP_BOUNCE_N3_3 INT_L_X24Y111/BYP_BOUNCE_N3_6 INT_R_X23Y109/NL1BEG2 INT_R_X23Y109/SW2END2 INT_R_X23Y110/IMUX44 INT_R_X23Y110/NL1END2 VBRK_X60Y114/VBRK_SW2A2 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X24Y110/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X24Y110/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X24Y110/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X24Y110/INT_L.BYP_ALT7->>BYP_L7 INT_L_X24Y110/INT_L.BYP_BOUNCE3->>BYP_ALT6 INT_L_X24Y110/INT_L.BYP_BOUNCE3->>IMUX_L47 INT_L_X24Y110/INT_L.BYP_BOUNCE6->>BYP_ALT7 INT_L_X24Y110/INT_L.LOGIC_OUTS_L6->>BYP_ALT3 INT_L_X24Y110/INT_L.LOGIC_OUTS_L6->>IMUX_L37 INT_L_X24Y110/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X23Y109/INT_R.SW2END2->>NL1BEG2 INT_R_X23Y110/INT_R.NL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

minusOp[7] - 
wires: CLBLM_L_X24Y110/CLBLM_IMUX40 CLBLM_L_X24Y110/CLBLM_LOGIC_OUTS19 CLBLM_L_X24Y110/CLBLM_L_DMUX CLBLM_L_X24Y110/CLBLM_M_D1 INT_L_X24Y109/FAN_BOUNCE_S3_2 INT_L_X24Y110/FAN_ALT2 INT_L_X24Y110/FAN_BOUNCE2 INT_L_X24Y110/IMUX_L40 INT_L_X24Y110/LOGIC_OUTS_L19 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X24Y110/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X24Y110/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X24Y110/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[8]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[7] - 
wires: CLBLL_R_X29Y110/CLBLL_WL1END3 CLBLL_R_X29Y111/CLBLL_IMUX0 CLBLL_R_X29Y111/CLBLL_L_A3 CLBLM_L_X28Y110/CLBLM_IMUX36 CLBLM_L_X28Y110/CLBLM_L_D2 CLBLM_L_X30Y110/CLBLM_IMUX36 CLBLM_L_X30Y110/CLBLM_L_D2 CLBLM_L_X30Y110/CLBLM_WL1END3 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y111/CLBLM_L_AQ INT_L_X28Y110/IMUX_L36 INT_L_X28Y110/WL1END2 INT_L_X30Y110/IMUX_L36 INT_L_X30Y110/SR1END1 INT_L_X30Y110/WL1BEG3 INT_L_X30Y111/LOGIC_OUTS_L0 INT_L_X30Y111/SR1BEG1 INT_L_X30Y111/WL1BEG_N3 INT_R_X29Y110/WL1BEG2 INT_R_X29Y110/WL1END3 INT_R_X29Y111/IMUX0 INT_R_X29Y111/WL1END_N1_3 VBRK_X73Y115/VBRK_WL1END3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y110/INT_L.WL1END2->>IMUX_L36 INT_L_X30Y110/INT_L.SR1END1->>IMUX_L36 INT_L_X30Y111/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X30Y111/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X29Y110/INT_R.WL1END3->>WL1BEG2 INT_R_X29Y111/INT_R.WL1END_N1_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[7] - 
wires: CLBLL_R_X23Y110/CLBLL_WW2A3 CLBLL_R_X25Y110/CLBLL_WW2A3 CLBLL_R_X27Y110/CLBLL_WW2A3 CLBLM_L_X22Y110/CLBLM_IMUX39 CLBLM_L_X22Y110/CLBLM_L_D3 CLBLM_L_X22Y111/CLBLM_IMUX8 CLBLM_L_X22Y111/CLBLM_M_A5 CLBLM_L_X24Y110/CLBLM_IMUX39 CLBLM_L_X24Y110/CLBLM_L_D3 CLBLM_L_X24Y110/CLBLM_WW2A3 CLBLM_L_X26Y110/CLBLM_WW2A3 CLBLM_L_X28Y110/CLBLM_LOGIC_OUTS3 CLBLM_L_X28Y110/CLBLM_L_DQ CLBLM_L_X28Y110/CLBLM_WW2A3 INT_L_X22Y110/IMUX_L39 INT_L_X22Y110/WW2END3 INT_L_X22Y111/IMUX_L8 INT_L_X22Y111/WW2END_N0_3 INT_L_X24Y110/IMUX_L39 INT_L_X24Y110/WW2BEG3 INT_L_X24Y110/WW2END3 INT_L_X24Y111/WW2END_N0_3 INT_L_X26Y110/WW2BEG3 INT_L_X26Y110/WW2END3 INT_L_X26Y111/WW2END_N0_3 INT_L_X28Y110/LOGIC_OUTS_L3 INT_L_X28Y110/WW2BEG3 INT_R_X23Y110/WW2A3 INT_R_X25Y110/WW2A3 INT_R_X27Y110/WW2A3 VBRK_X60Y115/VBRK_WW2A3 
pips: CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X22Y111/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X22Y110/INT_L.WW2END3->>IMUX_L39 INT_L_X22Y111/INT_L.WW2END_N0_3->>IMUX_L8 INT_L_X24Y110/INT_L.WW2END3->>IMUX_L39 INT_L_X24Y110/INT_L.WW2END3->>WW2BEG3 INT_L_X26Y110/INT_L.WW2END3->>WW2BEG3 INT_L_X28Y110/INT_L.LOGIC_OUTS_L3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[6] - 
wires: CLBLL_R_X29Y108/CLBLL_LL_CQ CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y110/CLBLL_EL1BEG1 CLBLL_R_X29Y110/CLBLL_IMUX36 CLBLL_R_X29Y110/CLBLL_L_D2 CLBLM_L_X28Y110/CLBLM_IMUX30 CLBLM_L_X28Y110/CLBLM_L_C5 CLBLM_L_X30Y110/CLBLM_EL1BEG1 CLBLM_L_X30Y110/CLBLM_IMUX33 CLBLM_L_X30Y110/CLBLM_L_C1 INT_L_X28Y110/IMUX_L30 INT_L_X28Y110/WR1END3 INT_L_X30Y110/EL1END1 INT_L_X30Y110/IMUX_L33 INT_R_X29Y108/LOGIC_OUTS6 INT_R_X29Y108/NN2BEG2 INT_R_X29Y109/NN2A2 INT_R_X29Y110/EL1BEG1 INT_R_X29Y110/IMUX36 INT_R_X29Y110/NN2END2 INT_R_X29Y110/WR1BEG3 VBRK_X73Y115/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X28Y110/INT_L.WR1END3->>IMUX_L30 INT_L_X30Y110/INT_L.EL1END1->>IMUX_L33 INT_R_X29Y108/INT_R.LOGIC_OUTS6->>NN2BEG2 INT_R_X29Y110/INT_R.NN2END2->>EL1BEG1 INT_R_X29Y110/INT_R.NN2END2->>IMUX36 INT_R_X29Y110/INT_R.NN2END2->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[6] - 
wires: CLBLL_R_X23Y109/CLBLL_WW2END0 CLBLL_R_X25Y109/CLBLL_LL_AQ CLBLL_R_X25Y109/CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y110/CLBLM_IMUX33 CLBLM_L_X22Y110/CLBLM_IMUX40 CLBLM_L_X22Y110/CLBLM_L_C1 CLBLM_L_X22Y110/CLBLM_M_D1 CLBLM_L_X24Y109/CLBLM_WW2END0 CLBLM_L_X24Y110/CLBLM_IMUX33 CLBLM_L_X24Y110/CLBLM_L_C1 INT_L_X22Y109/FAN_BOUNCE_S3_2 INT_L_X22Y110/FAN_ALT2 INT_L_X22Y110/FAN_BOUNCE2 INT_L_X22Y110/IMUX_L33 INT_L_X22Y110/IMUX_L40 INT_L_X22Y110/NW2END1 INT_L_X24Y108/NL1BEG0 INT_L_X24Y108/NL1END_S3_0 INT_L_X24Y108/SW2END0 INT_L_X24Y109/NL1END0 INT_L_X24Y109/NR1BEG0 INT_L_X24Y109/WW2A0 INT_L_X24Y110/IMUX_L33 INT_L_X24Y110/NR1END0 INT_R_X23Y109/NW2BEG1 INT_R_X23Y109/WW2END0 INT_R_X23Y110/NW2A1 INT_R_X25Y108/SW2A0 INT_R_X25Y109/LOGIC_OUTS4 INT_R_X25Y109/SW2BEG0 INT_R_X25Y109/WW2BEG0 VBRK_X60Y114/VBRK_WW2END0 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 INT_L_X22Y110/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X22Y110/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X22Y110/INT_L.NW2END1->>FAN_ALT2 INT_L_X22Y110/INT_L.NW2END1->>IMUX_L33 INT_L_X24Y108/INT_L.SW2END0->>NL1BEG0 INT_L_X24Y109/INT_L.NL1END0->>NR1BEG0 INT_L_X24Y110/INT_L.NR1END0->>IMUX_L33 INT_R_X23Y109/INT_R.WW2END0->>NW2BEG1 INT_R_X25Y109/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X25Y109/INT_R.LOGIC_OUTS4->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_5_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[5] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX33 CLBLL_R_X29Y110/CLBLL_L_C1 CLBLL_R_X29Y110/CLBLL_WL1END0 CLBLL_R_X29Y110/CLBLL_WW2A1 CLBLM_L_X28Y110/CLBLM_IMUX19 CLBLM_L_X28Y110/CLBLM_L_B2 CLBLM_L_X30Y110/CLBLM_IMUX26 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y110/CLBLM_L_B4 CLBLM_L_X30Y110/CLBLM_M_BQ CLBLM_L_X30Y110/CLBLM_WL1END0 CLBLM_L_X30Y110/CLBLM_WW2A1 INT_L_X28Y110/IMUX_L19 INT_L_X28Y110/WW2END1 INT_L_X30Y110/IMUX_L26 INT_L_X30Y110/LOGIC_OUTS_L5 INT_L_X30Y110/WL1BEG0 INT_L_X30Y110/WW2BEG1 INT_R_X29Y110/IMUX33 INT_R_X29Y110/WL1END0 INT_R_X29Y110/WW2A1 VBRK_X73Y115/VBRK_WL1END0 VBRK_X73Y115/VBRK_WW2A1 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y110/INT_L.WW2END1->>IMUX_L19 INT_L_X30Y110/INT_L.LOGIC_OUTS_L5->>IMUX_L26 INT_L_X30Y110/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X30Y110/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X29Y110/INT_R.WL1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_5__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[5] - 
wires: CLBLL_R_X23Y110/CLBLL_WW2A1 CLBLL_R_X25Y110/CLBLL_LL_CQ CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS6 CLBLM_L_X22Y110/CLBLM_IMUX19 CLBLM_L_X22Y110/CLBLM_IMUX28 CLBLM_L_X22Y110/CLBLM_L_B2 CLBLM_L_X22Y110/CLBLM_M_C4 CLBLM_L_X24Y110/CLBLM_IMUX19 CLBLM_L_X24Y110/CLBLM_L_B2 CLBLM_L_X24Y110/CLBLM_WW2A1 INT_L_X22Y110/IMUX_L19 INT_L_X22Y110/IMUX_L28 INT_L_X22Y110/WW2END1 INT_L_X24Y110/IMUX_L19 INT_L_X24Y110/WL1END1 INT_L_X24Y110/WW2BEG1 INT_R_X23Y110/WW2A1 INT_R_X25Y110/LOGIC_OUTS6 INT_R_X25Y110/WL1BEG1 VBRK_X60Y115/VBRK_WW2A1 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X22Y110/INT_L.WW2END1->>IMUX_L19 INT_L_X22Y110/INT_L.WW2END1->>IMUX_L28 INT_L_X24Y110/INT_L.WL1END1->>IMUX_L19 INT_L_X24Y110/INT_L.WL1END1->>WW2BEG1 INT_R_X25Y110/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_6_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/modreg1_reg_n_0_[4] - 
wires: CLBLL_R_X29Y110/CLBLL_IMUX25 CLBLL_R_X29Y110/CLBLL_L_B5 CLBLL_R_X29Y110/CLBLL_WR1END1 CLBLL_R_X29Y110/CLBLL_WW2A0 CLBLM_L_X28Y110/CLBLM_IMUX10 CLBLM_L_X28Y110/CLBLM_L_A4 CLBLM_L_X30Y110/CLBLM_IMUX9 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y110/CLBLM_L_A5 CLBLM_L_X30Y110/CLBLM_M_AQ CLBLM_L_X30Y110/CLBLM_WR1END1 CLBLM_L_X30Y110/CLBLM_WW2A0 INT_L_X28Y110/IMUX_L10 INT_L_X28Y110/WW2END0 INT_L_X30Y110/IMUX_L9 INT_L_X30Y110/LOGIC_OUTS_L4 INT_L_X30Y110/WR1BEG1 INT_L_X30Y110/WW2BEG0 INT_R_X29Y110/IMUX25 INT_R_X29Y110/WR1END1 INT_R_X29Y110/WW2A0 VBRK_X73Y115/VBRK_WR1END1 VBRK_X73Y115/VBRK_WW2A0 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X28Y110/INT_L.WW2END0->>IMUX_L10 INT_L_X30Y110/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X30Y110/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X30Y110/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X29Y110/INT_R.WR1END1->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[8]_i_6__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg1[4] - 
wires: CLBLL_R_X23Y110/CLBLL_WW2A0 CLBLL_R_X25Y110/CLBLL_LL_BQ CLBLL_R_X25Y110/CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y110/CLBLM_IMUX10 CLBLM_L_X22Y110/CLBLM_IMUX17 CLBLM_L_X22Y110/CLBLM_L_A4 CLBLM_L_X22Y110/CLBLM_M_B3 CLBLM_L_X24Y110/CLBLM_IMUX10 CLBLM_L_X24Y110/CLBLM_L_A4 CLBLM_L_X24Y110/CLBLM_WW2A0 INT_L_X22Y110/IMUX_L10 INT_L_X22Y110/IMUX_L17 INT_L_X22Y110/WW2END0 INT_L_X24Y110/IMUX_L10 INT_L_X24Y110/WL1END0 INT_L_X24Y110/WW2BEG0 INT_R_X23Y110/WW2A0 INT_R_X25Y110/LOGIC_OUTS5 INT_R_X25Y110/WL1BEG0 VBRK_X60Y115/VBRK_WW2A0 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X22Y110/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y110/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X22Y110/INT_L.WW2END0->>IMUX_L10 INT_L_X22Y110/INT_L.WW2END0->>IMUX_L17 INT_L_X24Y110/INT_L.WL1END0->>IMUX_L10 INT_L_X24Y110/INT_L.WL1END0->>WW2BEG0 INT_R_X25Y110/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

mcreg[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[9] - 
wires: CLBLL_R_X25Y114/CLBLL_EE2BEG3 CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y114/CLBLL_L_DQ CLBLL_R_X27Y111/CLBLL_SE2A3 CLBLL_R_X27Y113/CLBLL_IMUX0 CLBLL_R_X27Y113/CLBLL_L_A3 CLBLM_L_X26Y114/CLBLM_EE2BEG3 CLBLM_L_X28Y111/CLBLM_IMUX47 CLBLM_L_X28Y111/CLBLM_M_D5 CLBLM_L_X28Y111/CLBLM_SE2A3 INT_L_X26Y114/EE2A3 INT_L_X28Y111/IMUX_L47 INT_L_X28Y111/SE2END3 INT_R_X25Y114/EE2BEG3 INT_R_X25Y114/LOGIC_OUTS3 INT_R_X27Y111/SE2A3 INT_R_X27Y112/SE2BEG3 INT_R_X27Y112/SS2END3 INT_R_X27Y113/IMUX0 INT_R_X27Y113/SS2A3 INT_R_X27Y113/SS2END_N0_3 INT_R_X27Y114/EE2END3 INT_R_X27Y114/SS2BEG3 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X28Y111/INT_L.SE2END3->>IMUX_L47 INT_R_X25Y114/INT_R.LOGIC_OUTS3->>EE2BEG3 INT_R_X27Y112/INT_R.SS2END3->>SE2BEG3 INT_R_X27Y113/INT_R.SS2END_N0_3->>IMUX0 INT_R_X27Y114/INT_R.EE2END3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mcreg_reg[12]_i_2_n_7 - 
wires: CLBLM_L_X28Y111/CLBLM_IMUX45 CLBLM_L_X28Y111/CLBLM_LOGIC_OUTS16 CLBLM_L_X28Y111/CLBLM_L_AMUX CLBLM_L_X28Y111/CLBLM_M_D2 INT_L_X28Y111/IMUX_L45 INT_L_X28Y111/LOGIC_OUTS_L16 
pips: CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X28Y111/INT_L.LOGIC_OUTS_L16->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg[9]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[9] - 
wires: CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y114/CLBLL_L_DMUX CLBLM_L_X24Y111/CLBLM_IMUX12 CLBLM_L_X24Y111/CLBLM_M_B6 INT_L_X24Y111/IMUX_L12 INT_L_X24Y111/SW2END1 INT_R_X25Y111/SW2A1 INT_R_X25Y112/SS2END1 INT_R_X25Y112/SW2BEG1 INT_R_X25Y113/SS2A1 INT_R_X25Y114/LOGIC_OUTS19 INT_R_X25Y114/SS2BEG1 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X24Y111/INT_L.SW2END1->>IMUX_L12 INT_R_X25Y112/INT_R.SS2END1->>SW2BEG1 INT_R_X25Y114/INT_R.LOGIC_OUTS19->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp[8] - 
wires: CLBLM_L_X24Y111/CLBLM_IMUX17 CLBLM_L_X24Y111/CLBLM_LOGIC_OUTS16 CLBLM_L_X24Y111/CLBLM_L_AMUX CLBLM_L_X24Y111/CLBLM_M_B3 INT_L_X24Y111/FAN_ALT5 INT_L_X24Y111/FAN_BOUNCE5 INT_L_X24Y111/IMUX_L17 INT_L_X24Y111/LOGIC_OUTS_L16 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X24Y111/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X24Y111/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X24Y111/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X24Y111/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[12]_i_2_n_0 - 
wires: CLBLM_L_X28Y111/CLBLM_L_COUT CLBLM_L_X28Y111/CLBLM_L_COUT_N CLBLM_L_X28Y112/CLBLM_L_CIN 
pips: CLBLM_L_X28Y111/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[8]_i_2_n_0 - 
wires: CLBLM_L_X28Y110/CLBLM_L_COUT CLBLM_L_X28Y110/CLBLM_L_COUT_N CLBLM_L_X28Y111/CLBLM_L_CIN 
pips: CLBLM_L_X28Y110/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[12]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y111/CLBLM_L_COUT CLBLM_L_X24Y111/CLBLM_L_COUT_N CLBLM_L_X24Y112/CLBLM_L_CIN 
pips: CLBLM_L_X24Y111/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[8]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y110/CLBLM_L_COUT CLBLM_L_X24Y110/CLBLM_L_COUT_N CLBLM_L_X24Y111/CLBLM_L_CIN 
pips: CLBLM_L_X24Y110/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[16]_i_2_n_0 - 
wires: CLBLM_L_X28Y112/CLBLM_L_COUT CLBLM_L_X28Y112/CLBLM_L_COUT_N CLBLM_L_X28Y113/CLBLM_L_CIN 
pips: CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[16]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y112/CLBLM_L_COUT CLBLM_L_X24Y112/CLBLM_L_COUT_N CLBLM_L_X24Y113/CLBLM_L_CIN 
pips: CLBLM_L_X24Y112/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[20]_i_2_n_0 - 
wires: CLBLM_L_X28Y113/CLBLM_L_COUT CLBLM_L_X28Y113/CLBLM_L_COUT_N CLBLM_L_X28Y114/CLBLM_L_CIN 
pips: CLBLM_L_X28Y113/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[20]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y113/CLBLM_L_COUT CLBLM_L_X24Y113/CLBLM_L_COUT_N CLBLM_L_X24Y114/CLBLM_L_CIN 
pips: CLBLM_L_X24Y113/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[24]_i_2_n_0 - 
wires: CLBLM_L_X28Y114/CLBLM_L_COUT CLBLM_L_X28Y114/CLBLM_L_COUT_N CLBLM_L_X28Y115/CLBLM_L_CIN 
pips: CLBLM_L_X28Y114/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[24]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y114/CLBLM_L_COUT CLBLM_L_X24Y114/CLBLM_L_COUT_N CLBLM_L_X24Y115/CLBLM_L_CIN 
pips: CLBLM_L_X24Y114/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[28]_i_2_n_0 - 
wires: CLBLM_L_X28Y115/CLBLM_L_COUT CLBLM_L_X28Y115/CLBLM_L_COUT_N CLBLM_L_X28Y116/CLBLM_L_CIN 
pips: CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[28]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y115/CLBLM_L_COUT CLBLM_L_X24Y115/CLBLM_L_COUT_N CLBLM_L_X24Y116/CLBLM_L_CIN 
pips: CLBLM_L_X24Y115/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[32]_i_2_n_0 - 
wires: CLBLM_L_X28Y116/CLBLM_L_COUT CLBLM_L_X28Y116/CLBLM_L_COUT_N CLBLM_L_X28Y117/CLBLM_L_CIN 
pips: CLBLM_L_X28Y116/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[32]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y116/CLBLM_L_COUT CLBLM_L_X24Y116/CLBLM_L_COUT_N CLBLM_L_X24Y117/CLBLM_L_CIN 
pips: CLBLM_L_X24Y116/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[4]_i_2_n_0 - 
wires: CLBLM_L_X28Y109/CLBLM_L_COUT CLBLM_L_X28Y109/CLBLM_L_COUT_N CLBLM_L_X28Y110/CLBLM_L_CIN 
pips: CLBLM_L_X28Y109/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mcreg_reg[4]_i_2__0_n_0 - 
wires: CLBLM_L_X24Y109/CLBLM_L_COUT CLBLM_L_X24Y109/CLBLM_L_COUT_N CLBLM_L_X24Y110/CLBLM_L_CIN 
pips: CLBLM_L_X24Y109/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__0_n_4 - 
wires: CLBLL_R_X29Y109/CLBLL_EL1BEG3 CLBLL_R_X29Y109/CLBLL_LL_DMUX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y110/CLBLL_BYP7 CLBLL_R_X29Y110/CLBLL_IMUX42 CLBLL_R_X29Y110/CLBLL_L_D6 CLBLL_R_X29Y110/CLBLL_L_DX CLBLM_L_X30Y109/CLBLM_EL1BEG3 CLBLM_L_X30Y110/CLBLM_BYP7 CLBLM_L_X30Y110/CLBLM_IMUX45 CLBLM_L_X30Y110/CLBLM_IMUX46 CLBLM_L_X30Y110/CLBLM_L_D5 CLBLM_L_X30Y110/CLBLM_L_DX CLBLM_L_X30Y110/CLBLM_M_D2 INT_L_X30Y109/EL1END3 INT_L_X30Y109/NR1BEG3 INT_L_X30Y110/BYP_ALT7 INT_L_X30Y110/BYP_BOUNCE7 INT_L_X30Y110/BYP_L7 INT_L_X30Y110/FAN_BOUNCE_S3_4 INT_L_X30Y110/IMUX_L45 INT_L_X30Y110/IMUX_L46 INT_L_X30Y110/NR1END3 INT_L_X30Y111/BYP_BOUNCE_N3_7 INT_L_X30Y111/FAN_ALT4 INT_L_X30Y111/FAN_BOUNCE4 INT_R_X29Y109/EL1BEG3 INT_R_X29Y109/LOGIC_OUTS23 INT_R_X29Y109/NL1BEG0 INT_R_X29Y109/NL1END_S3_0 INT_R_X29Y109/NR1BEG1 INT_R_X29Y110/BYP7 INT_R_X29Y110/BYP_ALT7 INT_R_X29Y110/EL1BEG_N3 INT_R_X29Y110/GFAN1 INT_R_X29Y110/IMUX42 INT_R_X29Y110/NL1END0 INT_R_X29Y110/NR1END1 VBRK_X73Y114/VBRK_EL1BEG3 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 INT_L_X30Y109/INT_L.EL1END3->>NR1BEG3 INT_L_X30Y110/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X30Y110/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y110/INT_L.FAN_BOUNCE_S3_4->>IMUX_L45 INT_L_X30Y110/INT_L.NR1END3->>BYP_ALT7 INT_L_X30Y110/INT_L.NR1END3->>IMUX_L46 INT_L_X30Y111/INT_L.BYP_BOUNCE_N3_7->>FAN_ALT4 INT_L_X30Y111/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_R_X29Y109/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X29Y109/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y110/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y110/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y110/INT_R.NL1END0->>EL1BEG_N3 INT_R_X29Y110/INT_R.NR1END1->>GFAN1 INT_R_X29Y110/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__0_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__0_n_5 - 
wires: CLBLL_R_X29Y109/CLBLL_LL_CMUX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y110/CLBLL_BYP2 CLBLL_R_X29Y110/CLBLL_EL1BEG3 CLBLL_R_X29Y110/CLBLL_IMUX30 CLBLL_R_X29Y110/CLBLL_L_C5 CLBLL_R_X29Y110/CLBLL_L_CX CLBLL_R_X29Y110/CLBLL_NE2A0 CLBLM_L_X30Y110/CLBLM_BYP2 CLBLM_L_X30Y110/CLBLM_EL1BEG3 CLBLM_L_X30Y110/CLBLM_IMUX23 CLBLM_L_X30Y110/CLBLM_IMUX32 CLBLM_L_X30Y110/CLBLM_L_C3 CLBLM_L_X30Y110/CLBLM_L_CX CLBLM_L_X30Y110/CLBLM_M_C1 CLBLM_L_X30Y110/CLBLM_NE2A0 INT_L_X30Y109/NE2END_S3_0 INT_L_X30Y110/BYP_ALT2 INT_L_X30Y110/BYP_L2 INT_L_X30Y110/EL1END3 INT_L_X30Y110/FAN_ALT1 INT_L_X30Y110/FAN_BOUNCE1 INT_L_X30Y110/IMUX_L23 INT_L_X30Y110/IMUX_L32 INT_L_X30Y110/NE2END0 INT_R_X29Y109/LOGIC_OUTS22 INT_R_X29Y109/NE2BEG0 INT_R_X29Y109/NN2BEG0 INT_R_X29Y110/BYP2 INT_R_X29Y110/BYP_ALT2 INT_R_X29Y110/EL1BEG3 INT_R_X29Y110/FAN_BOUNCE_S3_0 INT_R_X29Y110/IMUX30 INT_R_X29Y110/NE2A0 INT_R_X29Y110/NN2A0 INT_R_X29Y110/NN2END_S2_0 INT_R_X29Y111/EL1BEG_N3 INT_R_X29Y111/FAN_ALT0 INT_R_X29Y111/FAN_BOUNCE0 INT_R_X29Y111/NN2END0 VBRK_X73Y115/VBRK_EL1BEG3 VBRK_X73Y115/VBRK_NE2A0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y110/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y110/INT_L.EL1END3->>FAN_ALT1 INT_L_X30Y110/INT_L.EL1END3->>IMUX_L23 INT_L_X30Y110/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y110/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X30Y110/INT_L.NE2END0->>IMUX_L32 INT_R_X29Y109/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y109/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X29Y110/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y110/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X29Y110/INT_R.FAN_BOUNCE_S3_0->>IMUX30 INT_R_X29Y111/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y111/INT_R.NN2END0->>EL1BEG_N3 INT_R_X29Y111/INT_R.NN2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__0_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__0_n_6 - 
wires: CLBLL_R_X29Y109/CLBLL_LL_BMUX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y110/CLBLL_BYP5 CLBLL_R_X29Y110/CLBLL_EL1BEG2 CLBLL_R_X29Y110/CLBLL_ER1BEG0 CLBLL_R_X29Y110/CLBLL_IMUX19 CLBLL_R_X29Y110/CLBLL_L_B2 CLBLL_R_X29Y110/CLBLL_L_BX CLBLM_L_X30Y110/CLBLM_BYP5 CLBLM_L_X30Y110/CLBLM_EL1BEG2 CLBLM_L_X30Y110/CLBLM_ER1BEG0 CLBLM_L_X30Y110/CLBLM_IMUX25 CLBLM_L_X30Y110/CLBLM_IMUX27 CLBLM_L_X30Y110/CLBLM_L_B5 CLBLM_L_X30Y110/CLBLM_L_BX CLBLM_L_X30Y110/CLBLM_M_B4 INT_L_X30Y110/BYP_ALT5 INT_L_X30Y110/BYP_L5 INT_L_X30Y110/EL1END2 INT_L_X30Y110/ER1END0 INT_L_X30Y110/IMUX_L25 INT_L_X30Y110/IMUX_L27 INT_R_X29Y109/ER1BEG_S0 INT_R_X29Y109/LOGIC_OUTS21 INT_R_X29Y109/NL1BEG2 INT_R_X29Y109/NR1BEG3 INT_R_X29Y110/BYP5 INT_R_X29Y110/BYP_ALT5 INT_R_X29Y110/EL1BEG2 INT_R_X29Y110/ER1BEG0 INT_R_X29Y110/IMUX19 INT_R_X29Y110/NL1END2 INT_R_X29Y110/NR1END3 VBRK_X73Y115/VBRK_EL1BEG2 VBRK_X73Y115/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y110/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y110/INT_L.EL1END2->>BYP_ALT5 INT_L_X30Y110/INT_L.EL1END2->>IMUX_L27 INT_L_X30Y110/INT_L.ER1END0->>IMUX_L25 INT_R_X29Y109/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y109/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y109/INT_R.LOGIC_OUTS21->>NR1BEG3 INT_R_X29Y110/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y110/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y110/INT_R.NL1END2->>IMUX19 INT_R_X29Y110/INT_R.NR1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__0_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__0_n_7 - 
wires: CLBLL_R_X29Y109/CLBLL_ER1BEG3 CLBLL_R_X29Y109/CLBLL_LL_AMUX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y110/CLBLL_BYP0 CLBLL_R_X29Y110/CLBLL_EL1BEG0 CLBLL_R_X29Y110/CLBLL_IMUX9 CLBLL_R_X29Y110/CLBLL_L_A5 CLBLL_R_X29Y110/CLBLL_L_AX CLBLM_L_X30Y109/CLBLM_ER1BEG3 CLBLM_L_X30Y110/CLBLM_BYP0 CLBLM_L_X30Y110/CLBLM_EL1BEG0 CLBLM_L_X30Y110/CLBLM_IMUX0 CLBLM_L_X30Y110/CLBLM_IMUX1 CLBLM_L_X30Y110/CLBLM_L_A3 CLBLM_L_X30Y110/CLBLM_L_AX CLBLM_L_X30Y110/CLBLM_M_A3 INT_L_X30Y109/EL1END_S3_0 INT_L_X30Y109/ER1END3 INT_L_X30Y110/BYP_ALT0 INT_L_X30Y110/BYP_L0 INT_L_X30Y110/EL1END0 INT_L_X30Y110/ER1END_N3_3 INT_L_X30Y110/IMUX_L0 INT_L_X30Y110/IMUX_L1 INT_R_X29Y109/ER1BEG3 INT_R_X29Y109/FAN_BOUNCE_S3_2 INT_R_X29Y109/LOGIC_OUTS20 INT_R_X29Y109/NL1BEG1 INT_R_X29Y110/BYP0 INT_R_X29Y110/BYP_ALT0 INT_R_X29Y110/EL1BEG0 INT_R_X29Y110/FAN_ALT2 INT_R_X29Y110/FAN_BOUNCE2 INT_R_X29Y110/IMUX9 INT_R_X29Y110/NL1END1 VBRK_X73Y114/VBRK_ER1BEG3 VBRK_X73Y115/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X30Y110/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y110/INT_L.EL1END0->>BYP_ALT0 INT_L_X30Y110/INT_L.EL1END0->>IMUX_L1 INT_L_X30Y110/INT_L.ER1END_N3_3->>IMUX_L0 INT_R_X29Y109/INT_R.LOGIC_OUTS20->>ER1BEG3 INT_R_X29Y109/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y110/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y110/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y110/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y110/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y110/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y110/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__0_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__1_n_4 - 
wires: CLBLL_R_X29Y110/CLBLL_LL_DMUX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y111/CLBLL_BYP7 CLBLL_R_X29Y111/CLBLL_IMUX42 CLBLL_R_X29Y111/CLBLL_L_D6 CLBLL_R_X29Y111/CLBLL_L_DX CLBLL_R_X29Y111/CLBLL_NE2A1 CLBLM_L_X30Y111/CLBLM_BYP7 CLBLM_L_X30Y111/CLBLM_IMUX18 CLBLM_L_X30Y111/CLBLM_IMUX42 CLBLM_L_X30Y111/CLBLM_L_D6 CLBLM_L_X30Y111/CLBLM_L_DX CLBLM_L_X30Y111/CLBLM_M_B2 CLBLM_L_X30Y111/CLBLM_NE2A1 INT_L_X30Y111/BYP_ALT7 INT_L_X30Y111/BYP_L7 INT_L_X30Y111/IMUX_L18 INT_L_X30Y111/IMUX_L42 INT_L_X30Y111/NE2END1 INT_L_X30Y111/NL1BEG0 INT_L_X30Y111/NL1END_S3_0 INT_L_X30Y112/NL1END0 INT_R_X29Y110/LOGIC_OUTS23 INT_R_X29Y110/NE2BEG1 INT_R_X29Y110/NR1BEG1 INT_R_X29Y111/BYP7 INT_R_X29Y111/BYP_ALT7 INT_R_X29Y111/GFAN1 INT_R_X29Y111/IMUX42 INT_R_X29Y111/NE2A1 INT_R_X29Y111/NR1END1 VBRK_X73Y116/VBRK_NE2A1 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X30Y111/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y111/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y111/INT_L.NE2END1->>IMUX_L18 INT_L_X30Y111/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y111/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y111/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X29Y110/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y110/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y111/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y111/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y111/INT_R.NR1END1->>GFAN1 INT_R_X29Y111/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__1_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__1_n_5 - 
wires: CLBLL_R_X29Y110/CLBLL_LL_CMUX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y111/CLBLL_BYP2 CLBLL_R_X29Y111/CLBLL_EL1BEG2 CLBLL_R_X29Y111/CLBLL_IMUX30 CLBLL_R_X29Y111/CLBLL_L_C5 CLBLL_R_X29Y111/CLBLL_L_CX CLBLM_L_X30Y111/CLBLM_BYP2 CLBLM_L_X30Y111/CLBLM_EL1BEG2 CLBLM_L_X30Y111/CLBLM_IMUX21 CLBLM_L_X30Y111/CLBLM_IMUX4 CLBLM_L_X30Y111/CLBLM_L_C4 CLBLM_L_X30Y111/CLBLM_L_CX CLBLM_L_X30Y111/CLBLM_M_A6 INT_L_X30Y111/BYP_ALT2 INT_L_X30Y111/BYP_L2 INT_L_X30Y111/EL1END2 INT_L_X30Y111/IMUX_L21 INT_L_X30Y111/IMUX_L4 INT_R_X29Y110/LOGIC_OUTS22 INT_R_X29Y110/NR1BEG0 INT_R_X29Y111/BYP2 INT_R_X29Y111/BYP_ALT2 INT_R_X29Y111/EL1BEG2 INT_R_X29Y111/FAN_ALT1 INT_R_X29Y111/FAN_BOUNCE1 INT_R_X29Y111/IMUX30 INT_R_X29Y111/NL1BEG_N3 INT_R_X29Y111/NR1END0 VBRK_X73Y116/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y111/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X30Y111/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y111/INT_L.EL1END2->>BYP_ALT2 INT_L_X30Y111/INT_L.EL1END2->>IMUX_L21 INT_L_X30Y111/INT_L.EL1END2->>IMUX_L4 INT_R_X29Y110/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X29Y111/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y111/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y111/INT_R.FAN_BOUNCE1->>BYP_ALT2 INT_R_X29Y111/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y111/INT_R.NL1BEG_N3->>FAN_ALT1 INT_R_X29Y111/INT_R.NL1BEG_N3->>IMUX30 INT_R_X29Y111/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__1_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__1_n_6 - 
wires: CLBLL_R_X29Y110/CLBLL_LL_BMUX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y111/CLBLL_BYP5 CLBLL_R_X29Y111/CLBLL_ER1BEG0 CLBLL_R_X29Y111/CLBLL_IMUX19 CLBLL_R_X29Y111/CLBLL_L_B2 CLBLL_R_X29Y111/CLBLL_L_BX CLBLL_R_X29Y111/CLBLL_NE2A3 CLBLM_L_X30Y111/CLBLM_BYP5 CLBLM_L_X30Y111/CLBLM_ER1BEG0 CLBLM_L_X30Y111/CLBLM_IMUX25 CLBLM_L_X30Y111/CLBLM_IMUX40 CLBLM_L_X30Y111/CLBLM_L_B5 CLBLM_L_X30Y111/CLBLM_L_BX CLBLM_L_X30Y111/CLBLM_M_D1 CLBLM_L_X30Y111/CLBLM_NE2A3 INT_L_X30Y111/BYP_ALT5 INT_L_X30Y111/BYP_L5 INT_L_X30Y111/ER1END0 INT_L_X30Y111/FAN_ALT3 INT_L_X30Y111/FAN_BOUNCE3 INT_L_X30Y111/IMUX_L25 INT_L_X30Y111/IMUX_L40 INT_L_X30Y111/NE2END3 INT_R_X29Y110/ER1BEG_S0 INT_R_X29Y110/LOGIC_OUTS21 INT_R_X29Y110/NE2BEG3 INT_R_X29Y110/NL1BEG2 INT_R_X29Y111/BYP5 INT_R_X29Y111/BYP_ALT5 INT_R_X29Y111/ER1BEG0 INT_R_X29Y111/IMUX19 INT_R_X29Y111/NE2A3 INT_R_X29Y111/NL1END2 VBRK_X73Y116/VBRK_ER1BEG0 VBRK_X73Y116/VBRK_NE2A3 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X30Y111/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y111/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y111/INT_L.ER1END0->>IMUX_L40 INT_L_X30Y111/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y111/INT_L.FAN_BOUNCE3->>BYP_ALT5 INT_L_X30Y111/INT_L.NE2END3->>FAN_ALT3 INT_R_X29Y110/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y110/INT_R.LOGIC_OUTS21->>NE2BEG3 INT_R_X29Y110/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y111/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y111/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y111/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__1_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__1_n_7 - 
wires: CLBLL_R_X29Y110/CLBLL_LL_AMUX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y111/CLBLL_BYP0 CLBLL_R_X29Y111/CLBLL_EL1BEG0 CLBLL_R_X29Y111/CLBLL_IMUX10 CLBLL_R_X29Y111/CLBLL_L_A4 CLBLL_R_X29Y111/CLBLL_L_AX CLBLM_L_X30Y111/CLBLM_BYP0 CLBLM_L_X30Y111/CLBLM_EL1BEG0 CLBLM_L_X30Y111/CLBLM_IMUX32 CLBLM_L_X30Y111/CLBLM_IMUX9 CLBLM_L_X30Y111/CLBLM_L_A5 CLBLM_L_X30Y111/CLBLM_L_AX CLBLM_L_X30Y111/CLBLM_M_C1 INT_L_X30Y110/EL1END_S3_0 INT_L_X30Y111/BYP_ALT0 INT_L_X30Y111/BYP_L0 INT_L_X30Y111/EL1END0 INT_L_X30Y111/IMUX_L32 INT_L_X30Y111/IMUX_L9 INT_R_X29Y110/FAN_BOUNCE_S3_2 INT_R_X29Y110/LOGIC_OUTS20 INT_R_X29Y110/NL1BEG1 INT_R_X29Y111/BYP0 INT_R_X29Y111/BYP_ALT0 INT_R_X29Y111/EL1BEG0 INT_R_X29Y111/FAN_ALT2 INT_R_X29Y111/FAN_BOUNCE2 INT_R_X29Y111/IMUX10 INT_R_X29Y111/NL1END1 VBRK_X73Y116/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X30Y111/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y111/INT_L.EL1END0->>BYP_ALT0 INT_L_X30Y111/INT_L.EL1END0->>IMUX_L32 INT_L_X30Y111/INT_L.EL1END0->>IMUX_L9 INT_R_X29Y110/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y111/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y111/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y111/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y111/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y111/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y111/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__1_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__2_n_4 - 
wires: CLBLL_R_X29Y111/CLBLL_LL_DMUX CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y112/CLBLL_BYP7 CLBLL_R_X29Y112/CLBLL_EL1BEG0 CLBLL_R_X29Y112/CLBLL_IMUX46 CLBLL_R_X29Y112/CLBLL_L_D5 CLBLL_R_X29Y112/CLBLL_L_DX CLBLL_R_X29Y112/CLBLL_NE2A1 CLBLM_L_X30Y112/CLBLM_BYP7 CLBLM_L_X30Y112/CLBLM_EL1BEG0 CLBLM_L_X30Y112/CLBLM_IMUX40 CLBLM_L_X30Y112/CLBLM_IMUX42 CLBLM_L_X30Y112/CLBLM_L_D6 CLBLM_L_X30Y112/CLBLM_L_DX CLBLM_L_X30Y112/CLBLM_M_D1 CLBLM_L_X30Y112/CLBLM_NE2A1 INT_L_X30Y111/EL1END_S3_0 INT_L_X30Y112/BYP_ALT7 INT_L_X30Y112/BYP_L7 INT_L_X30Y112/EL1END0 INT_L_X30Y112/IMUX_L40 INT_L_X30Y112/IMUX_L42 INT_L_X30Y112/NE2END1 INT_L_X30Y112/NL1BEG0 INT_L_X30Y112/NL1END_S3_0 INT_L_X30Y113/NL1END0 INT_R_X29Y111/LOGIC_OUTS23 INT_R_X29Y111/NE2BEG1 INT_R_X29Y111/NR1BEG1 INT_R_X29Y112/BYP7 INT_R_X29Y112/BYP_ALT7 INT_R_X29Y112/EL1BEG0 INT_R_X29Y112/GFAN1 INT_R_X29Y112/IMUX46 INT_R_X29Y112/NE2A1 INT_R_X29Y112/NR1END1 VBRK_X73Y117/VBRK_EL1BEG0 VBRK_X73Y117/VBRK_NE2A1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y112/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y112/INT_L.EL1END0->>IMUX_L40 INT_L_X30Y112/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y112/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y112/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X29Y111/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y111/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y112/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y112/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y112/INT_R.GFAN1->>IMUX46 INT_R_X29Y112/INT_R.NR1END1->>EL1BEG0 INT_R_X29Y112/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__2_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__2_n_5 - 
wires: CLBLL_R_X29Y111/CLBLL_LL_CMUX CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y112/CLBLL_BYP2 CLBLL_R_X29Y112/CLBLL_EL1BEG3 CLBLL_R_X29Y112/CLBLL_IMUX30 CLBLL_R_X29Y112/CLBLL_L_C5 CLBLL_R_X29Y112/CLBLL_L_CX CLBLL_R_X29Y112/CLBLL_NE2A0 CLBLM_L_X30Y112/CLBLM_BYP2 CLBLM_L_X30Y112/CLBLM_EL1BEG3 CLBLM_L_X30Y112/CLBLM_IMUX23 CLBLM_L_X30Y112/CLBLM_IMUX32 CLBLM_L_X30Y112/CLBLM_L_C3 CLBLM_L_X30Y112/CLBLM_L_CX CLBLM_L_X30Y112/CLBLM_M_C1 CLBLM_L_X30Y112/CLBLM_NE2A0 INT_L_X30Y111/NE2END_S3_0 INT_L_X30Y112/BYP_ALT2 INT_L_X30Y112/BYP_L2 INT_L_X30Y112/EL1END3 INT_L_X30Y112/FAN_ALT1 INT_L_X30Y112/FAN_BOUNCE1 INT_L_X30Y112/IMUX_L23 INT_L_X30Y112/IMUX_L32 INT_L_X30Y112/NE2END0 INT_R_X29Y111/LOGIC_OUTS22 INT_R_X29Y111/NE2BEG0 INT_R_X29Y111/NN2BEG0 INT_R_X29Y112/BYP2 INT_R_X29Y112/BYP_ALT2 INT_R_X29Y112/BYP_BOUNCE2 INT_R_X29Y112/EL1BEG3 INT_R_X29Y112/FAN_BOUNCE_S3_0 INT_R_X29Y112/IMUX30 INT_R_X29Y112/NE2A0 INT_R_X29Y112/NN2A0 INT_R_X29Y112/NN2END_S2_0 INT_R_X29Y113/BYP_BOUNCE_N3_2 INT_R_X29Y113/EL1BEG_N3 INT_R_X29Y113/FAN_ALT0 INT_R_X29Y113/FAN_BOUNCE0 INT_R_X29Y113/NN2END0 VBRK_X73Y117/VBRK_EL1BEG3 VBRK_X73Y117/VBRK_NE2A0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y112/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y112/INT_L.EL1END3->>FAN_ALT1 INT_L_X30Y112/INT_L.EL1END3->>IMUX_L23 INT_L_X30Y112/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y112/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X30Y112/INT_L.NE2END0->>IMUX_L32 INT_R_X29Y111/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y111/INT_R.LOGIC_OUTS22->>NN2BEG0 INT_R_X29Y112/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y112/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y112/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X29Y112/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X29Y113/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y113/INT_R.NN2END0->>EL1BEG_N3 INT_R_X29Y113/INT_R.NN2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__2_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__2_n_6 - 
wires: CLBLL_R_X29Y111/CLBLL_LL_BMUX CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y112/CLBLL_BYP5 CLBLL_R_X29Y112/CLBLL_ER1BEG0 CLBLL_R_X29Y112/CLBLL_IMUX19 CLBLL_R_X29Y112/CLBLL_L_B2 CLBLL_R_X29Y112/CLBLL_L_BX CLBLM_L_X30Y112/CLBLM_BYP5 CLBLM_L_X30Y112/CLBLM_ER1BEG0 CLBLM_L_X30Y112/CLBLM_IMUX17 CLBLM_L_X30Y112/CLBLM_IMUX25 CLBLM_L_X30Y112/CLBLM_L_B5 CLBLM_L_X30Y112/CLBLM_L_BX CLBLM_L_X30Y112/CLBLM_M_B3 INT_L_X30Y112/BYP_ALT1 INT_L_X30Y112/BYP_ALT5 INT_L_X30Y112/BYP_BOUNCE1 INT_L_X30Y112/BYP_L5 INT_L_X30Y112/ER1END0 INT_L_X30Y112/GFAN0 INT_L_X30Y112/IMUX_L17 INT_L_X30Y112/IMUX_L25 INT_R_X29Y111/ER1BEG_S0 INT_R_X29Y111/LOGIC_OUTS21 INT_R_X29Y111/NL1BEG2 INT_R_X29Y112/BYP5 INT_R_X29Y112/BYP_ALT5 INT_R_X29Y112/ER1BEG0 INT_R_X29Y112/IMUX19 INT_R_X29Y112/NL1END2 VBRK_X73Y117/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X30Y112/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y112/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y112/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y112/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X30Y112/INT_L.ER1END0->>BYP_ALT1 INT_L_X30Y112/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y112/INT_L.GFAN0->>BYP_ALT5 INT_L_X30Y112/INT_L.GFAN0->>IMUX_L17 INT_R_X29Y111/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y111/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y112/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y112/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y112/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__2_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__2_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__2_n_7 - 
wires: CLBLL_R_X29Y111/CLBLL_LL_AMUX CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y112/CLBLL_BYP0 CLBLL_R_X29Y112/CLBLL_IMUX9 CLBLL_R_X29Y112/CLBLL_L_A5 CLBLL_R_X29Y112/CLBLL_L_AX CLBLL_R_X29Y112/CLBLL_NE2A2 CLBLM_L_X30Y112/CLBLM_BYP0 CLBLM_L_X30Y112/CLBLM_IMUX4 CLBLM_L_X30Y112/CLBLM_IMUX5 CLBLM_L_X30Y112/CLBLM_L_A6 CLBLM_L_X30Y112/CLBLM_L_AX CLBLM_L_X30Y112/CLBLM_M_A6 CLBLM_L_X30Y112/CLBLM_NE2A2 INT_L_X30Y112/BYP_ALT0 INT_L_X30Y112/BYP_L0 INT_L_X30Y112/FAN_ALT7 INT_L_X30Y112/FAN_BOUNCE7 INT_L_X30Y112/IMUX_L4 INT_L_X30Y112/IMUX_L5 INT_L_X30Y112/NE2END2 INT_R_X29Y111/FAN_BOUNCE_S3_2 INT_R_X29Y111/LOGIC_OUTS20 INT_R_X29Y111/NE2BEG2 INT_R_X29Y111/NL1BEG1 INT_R_X29Y112/BYP0 INT_R_X29Y112/BYP_ALT0 INT_R_X29Y112/FAN_ALT2 INT_R_X29Y112/FAN_BOUNCE2 INT_R_X29Y112/IMUX9 INT_R_X29Y112/NE2A2 INT_R_X29Y112/NL1END1 VBRK_X73Y117/VBRK_NE2A2 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y112/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y112/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y112/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X30Y112/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y112/INT_L.NE2END2->>IMUX_L4 INT_L_X30Y112/INT_L.NE2END2->>IMUX_L5 INT_R_X29Y111/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y111/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y112/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y112/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y112/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y112/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y112/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__2_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__3_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__3_n_4 - 
wires: CLBLL_R_X29Y112/CLBLL_LL_DMUX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y113/CLBLL_BYP7 CLBLL_R_X29Y113/CLBLL_IMUX46 CLBLL_R_X29Y113/CLBLL_L_D5 CLBLL_R_X29Y113/CLBLL_L_DX CLBLL_R_X29Y113/CLBLL_NE2A1 CLBLM_L_X30Y113/CLBLM_BYP7 CLBLM_L_X30Y113/CLBLM_IMUX42 CLBLM_L_X30Y113/CLBLM_IMUX47 CLBLM_L_X30Y113/CLBLM_L_D6 CLBLM_L_X30Y113/CLBLM_L_DX CLBLM_L_X30Y113/CLBLM_M_D5 CLBLM_L_X30Y113/CLBLM_NE2A1 INT_L_X30Y113/BYP_ALT7 INT_L_X30Y113/BYP_L7 INT_L_X30Y113/IMUX_L42 INT_L_X30Y113/IMUX_L47 INT_L_X30Y113/NE2END1 INT_L_X30Y113/NL1BEG0 INT_L_X30Y113/NL1END_S3_0 INT_L_X30Y114/NL1END0 INT_R_X29Y112/LOGIC_OUTS23 INT_R_X29Y112/NE2BEG1 INT_R_X29Y112/NL1BEG0 INT_R_X29Y112/NL1END_S3_0 INT_R_X29Y112/NR1BEG1 INT_R_X29Y113/BYP7 INT_R_X29Y113/BYP_ALT7 INT_R_X29Y113/GFAN1 INT_R_X29Y113/IMUX46 INT_R_X29Y113/NE2A1 INT_R_X29Y113/NL1BEG_N3 INT_R_X29Y113/NL1END0 INT_R_X29Y113/NR1END1 VBRK_X73Y118/VBRK_NE2A1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y113/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y113/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y113/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y113/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X30Y113/INT_L.NL1END_S3_0->>IMUX_L47 INT_R_X29Y112/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y112/INT_R.LOGIC_OUTS23->>NL1BEG0 INT_R_X29Y112/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y113/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y113/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y113/INT_R.NL1BEG_N3->>IMUX46 INT_R_X29Y113/INT_R.NL1END0->>NL1BEG_N3 INT_R_X29Y113/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__3_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__3_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__3_n_5 - 
wires: CLBLL_R_X29Y112/CLBLL_LL_CMUX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y113/CLBLL_BYP2 CLBLL_R_X29Y113/CLBLL_EL1BEG3 CLBLL_R_X29Y113/CLBLL_IMUX23 CLBLL_R_X29Y113/CLBLL_L_C3 CLBLL_R_X29Y113/CLBLL_L_CX CLBLL_R_X29Y113/CLBLL_NE2A0 CLBLL_R_X29Y114/CLBLL_NW2A0 CLBLM_L_X30Y113/CLBLM_BYP2 CLBLM_L_X30Y113/CLBLM_EL1BEG3 CLBLM_L_X30Y113/CLBLM_IMUX30 CLBLM_L_X30Y113/CLBLM_IMUX32 CLBLM_L_X30Y113/CLBLM_L_C5 CLBLM_L_X30Y113/CLBLM_L_CX CLBLM_L_X30Y113/CLBLM_M_C1 CLBLM_L_X30Y113/CLBLM_NE2A0 CLBLM_L_X30Y114/CLBLM_NW2A0 INT_L_X30Y112/NE2END_S3_0 INT_L_X30Y113/BYP_ALT2 INT_L_X30Y113/BYP_L2 INT_L_X30Y113/EL1END3 INT_L_X30Y113/FAN_ALT1 INT_L_X30Y113/FAN_BOUNCE1 INT_L_X30Y113/IMUX_L30 INT_L_X30Y113/IMUX_L32 INT_L_X30Y113/NE2END0 INT_L_X30Y113/NW2BEG0 INT_L_X30Y114/NW2A0 INT_R_X29Y112/LOGIC_OUTS22 INT_R_X29Y112/NE2BEG0 INT_R_X29Y113/BYP2 INT_R_X29Y113/BYP_ALT2 INT_R_X29Y113/EL1BEG3 INT_R_X29Y113/FAN_BOUNCE_S3_0 INT_R_X29Y113/IMUX23 INT_R_X29Y113/NE2A0 INT_R_X29Y113/NW2END_S0_0 INT_R_X29Y114/EL1BEG_N3 INT_R_X29Y114/FAN_ALT0 INT_R_X29Y114/FAN_BOUNCE0 INT_R_X29Y114/NW2END0 VBRK_X73Y118/VBRK_EL1BEG3 VBRK_X73Y118/VBRK_NE2A0 VBRK_X73Y119/VBRK_NW2A0 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y113/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y113/INT_L.EL1END3->>FAN_ALT1 INT_L_X30Y113/INT_L.EL1END3->>IMUX_L30 INT_L_X30Y113/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y113/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X30Y113/INT_L.NE2END0->>IMUX_L32 INT_L_X30Y113/INT_L.NE2END0->>NW2BEG0 INT_R_X29Y112/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y113/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y113/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X29Y113/INT_R.NW2END_S0_0->>IMUX23 INT_R_X29Y114/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y114/INT_R.NW2END0->>EL1BEG_N3 INT_R_X29Y114/INT_R.NW2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__3_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__3_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__3_n_6 - 
wires: CLBLL_R_X29Y112/CLBLL_LL_BMUX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y113/CLBLL_BYP5 CLBLL_R_X29Y113/CLBLL_ER1BEG0 CLBLL_R_X29Y113/CLBLL_IMUX19 CLBLL_R_X29Y113/CLBLL_L_B2 CLBLL_R_X29Y113/CLBLL_L_BX CLBLM_L_X30Y113/CLBLM_BYP5 CLBLM_L_X30Y113/CLBLM_ER1BEG0 CLBLM_L_X30Y113/CLBLM_IMUX17 CLBLM_L_X30Y113/CLBLM_IMUX25 CLBLM_L_X30Y113/CLBLM_L_B5 CLBLM_L_X30Y113/CLBLM_L_BX CLBLM_L_X30Y113/CLBLM_M_B3 INT_L_X30Y113/BYP_ALT1 INT_L_X30Y113/BYP_ALT5 INT_L_X30Y113/BYP_BOUNCE1 INT_L_X30Y113/BYP_L5 INT_L_X30Y113/ER1END0 INT_L_X30Y113/GFAN0 INT_L_X30Y113/IMUX_L17 INT_L_X30Y113/IMUX_L25 INT_R_X29Y112/ER1BEG_S0 INT_R_X29Y112/LOGIC_OUTS21 INT_R_X29Y112/NL1BEG2 INT_R_X29Y113/BYP5 INT_R_X29Y113/BYP_ALT5 INT_R_X29Y113/ER1BEG0 INT_R_X29Y113/IMUX19 INT_R_X29Y113/NL1END2 VBRK_X73Y118/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X30Y113/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y113/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y113/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y113/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X30Y113/INT_L.ER1END0->>BYP_ALT1 INT_L_X30Y113/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y113/INT_L.GFAN0->>BYP_ALT5 INT_L_X30Y113/INT_L.GFAN0->>IMUX_L17 INT_R_X29Y112/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y112/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y113/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y113/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y113/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__3_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__3_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__3_n_7 - 
wires: CLBLL_R_X29Y112/CLBLL_LL_AMUX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y113/CLBLL_BYP0 CLBLL_R_X29Y113/CLBLL_IMUX9 CLBLL_R_X29Y113/CLBLL_L_A5 CLBLL_R_X29Y113/CLBLL_L_AX CLBLL_R_X29Y113/CLBLL_NE2A2 CLBLM_L_X30Y113/CLBLM_BYP0 CLBLM_L_X30Y113/CLBLM_IMUX4 CLBLM_L_X30Y113/CLBLM_IMUX5 CLBLM_L_X30Y113/CLBLM_L_A6 CLBLM_L_X30Y113/CLBLM_L_AX CLBLM_L_X30Y113/CLBLM_M_A6 CLBLM_L_X30Y113/CLBLM_NE2A2 INT_L_X30Y113/BYP_ALT0 INT_L_X30Y113/BYP_L0 INT_L_X30Y113/FAN_ALT7 INT_L_X30Y113/FAN_BOUNCE7 INT_L_X30Y113/IMUX_L4 INT_L_X30Y113/IMUX_L5 INT_L_X30Y113/NE2END2 INT_R_X29Y112/FAN_BOUNCE_S3_2 INT_R_X29Y112/LOGIC_OUTS20 INT_R_X29Y112/NE2BEG2 INT_R_X29Y112/NL1BEG1 INT_R_X29Y113/BYP0 INT_R_X29Y113/BYP_ALT0 INT_R_X29Y113/FAN_ALT2 INT_R_X29Y113/FAN_BOUNCE2 INT_R_X29Y113/IMUX9 INT_R_X29Y113/NE2A2 INT_R_X29Y113/NL1END1 VBRK_X73Y118/VBRK_NE2A2 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y113/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y113/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y113/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X30Y113/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y113/INT_L.NE2END2->>IMUX_L4 INT_L_X30Y113/INT_L.NE2END2->>IMUX_L5 INT_R_X29Y112/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y112/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y113/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y113/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y113/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y113/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y113/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__3_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__4_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__4_n_4 - 
wires: CLBLL_R_X29Y113/CLBLL_LL_DMUX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y114/CLBLL_BYP7 CLBLL_R_X29Y114/CLBLL_IMUX37 CLBLL_R_X29Y114/CLBLL_L_D4 CLBLL_R_X29Y114/CLBLL_L_DX CLBLL_R_X29Y114/CLBLL_NE2A1 CLBLM_L_X30Y114/CLBLM_BYP7 CLBLM_L_X30Y114/CLBLM_IMUX42 CLBLM_L_X30Y114/CLBLM_IMUX47 CLBLM_L_X30Y114/CLBLM_L_D6 CLBLM_L_X30Y114/CLBLM_L_DX CLBLM_L_X30Y114/CLBLM_M_D5 CLBLM_L_X30Y114/CLBLM_NE2A1 INT_L_X30Y114/BYP_ALT7 INT_L_X30Y114/BYP_L7 INT_L_X30Y114/IMUX_L42 INT_L_X30Y114/IMUX_L47 INT_L_X30Y114/NE2END1 INT_L_X30Y114/NL1BEG0 INT_L_X30Y114/NL1END_S3_0 INT_L_X30Y115/NL1END0 INT_R_X29Y113/LOGIC_OUTS23 INT_R_X29Y113/NE2BEG1 INT_R_X29Y113/NR1BEG1 INT_R_X29Y114/BYP7 INT_R_X29Y114/BYP_ALT7 INT_R_X29Y114/GFAN1 INT_R_X29Y114/IMUX37 INT_R_X29Y114/NE2A1 INT_R_X29Y114/NR1END1 VBRK_X73Y119/VBRK_NE2A1 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y114/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y114/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y114/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y114/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X30Y114/INT_L.NL1END_S3_0->>IMUX_L47 INT_R_X29Y113/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y113/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y114/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y114/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y114/INT_R.GFAN1->>IMUX37 INT_R_X29Y114/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__4_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__4_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__4_n_5 - 
wires: CLBLL_R_X29Y113/CLBLL_LL_CMUX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y114/CLBLL_BYP2 CLBLL_R_X29Y114/CLBLL_EL1BEG3 CLBLL_R_X29Y114/CLBLL_IMUX23 CLBLL_R_X29Y114/CLBLL_L_C3 CLBLL_R_X29Y114/CLBLL_L_CX CLBLL_R_X29Y114/CLBLL_NE2A0 CLBLL_R_X29Y115/CLBLL_NW2A0 CLBLM_L_X30Y114/CLBLM_BYP2 CLBLM_L_X30Y114/CLBLM_EL1BEG3 CLBLM_L_X30Y114/CLBLM_IMUX30 CLBLM_L_X30Y114/CLBLM_IMUX32 CLBLM_L_X30Y114/CLBLM_L_C5 CLBLM_L_X30Y114/CLBLM_L_CX CLBLM_L_X30Y114/CLBLM_M_C1 CLBLM_L_X30Y114/CLBLM_NE2A0 CLBLM_L_X30Y115/CLBLM_NW2A0 INT_L_X30Y113/NE2END_S3_0 INT_L_X30Y114/BYP_ALT2 INT_L_X30Y114/BYP_L2 INT_L_X30Y114/EL1END3 INT_L_X30Y114/FAN_ALT1 INT_L_X30Y114/FAN_BOUNCE1 INT_L_X30Y114/IMUX_L30 INT_L_X30Y114/IMUX_L32 INT_L_X30Y114/NE2END0 INT_L_X30Y114/NW2BEG0 INT_L_X30Y115/NW2A0 INT_R_X29Y113/LOGIC_OUTS22 INT_R_X29Y113/NE2BEG0 INT_R_X29Y114/BYP2 INT_R_X29Y114/BYP_ALT2 INT_R_X29Y114/EL1BEG3 INT_R_X29Y114/FAN_BOUNCE_S3_0 INT_R_X29Y114/IMUX23 INT_R_X29Y114/NE2A0 INT_R_X29Y114/NW2END_S0_0 INT_R_X29Y115/EL1BEG_N3 INT_R_X29Y115/FAN_ALT0 INT_R_X29Y115/FAN_BOUNCE0 INT_R_X29Y115/NW2END0 VBRK_X73Y119/VBRK_EL1BEG3 VBRK_X73Y119/VBRK_NE2A0 VBRK_X73Y120/VBRK_NW2A0 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X30Y114/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y114/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y114/INT_L.EL1END3->>FAN_ALT1 INT_L_X30Y114/INT_L.EL1END3->>IMUX_L30 INT_L_X30Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y114/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X30Y114/INT_L.NE2END0->>IMUX_L32 INT_L_X30Y114/INT_L.NE2END0->>NW2BEG0 INT_R_X29Y113/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y114/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y114/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X29Y114/INT_R.NW2END_S0_0->>IMUX23 INT_R_X29Y115/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y115/INT_R.NW2END0->>EL1BEG_N3 INT_R_X29Y115/INT_R.NW2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__4_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__4_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__4_n_6 - 
wires: CLBLL_R_X29Y113/CLBLL_LL_BMUX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y114/CLBLL_BYP5 CLBLL_R_X29Y114/CLBLL_ER1BEG0 CLBLL_R_X29Y114/CLBLL_IMUX19 CLBLL_R_X29Y114/CLBLL_L_B2 CLBLL_R_X29Y114/CLBLL_L_BX CLBLM_L_X30Y114/CLBLM_BYP5 CLBLM_L_X30Y114/CLBLM_ER1BEG0 CLBLM_L_X30Y114/CLBLM_IMUX17 CLBLM_L_X30Y114/CLBLM_IMUX25 CLBLM_L_X30Y114/CLBLM_L_B5 CLBLM_L_X30Y114/CLBLM_L_BX CLBLM_L_X30Y114/CLBLM_M_B3 INT_L_X30Y114/BYP_ALT1 INT_L_X30Y114/BYP_ALT5 INT_L_X30Y114/BYP_BOUNCE1 INT_L_X30Y114/BYP_L5 INT_L_X30Y114/ER1END0 INT_L_X30Y114/GFAN0 INT_L_X30Y114/IMUX_L17 INT_L_X30Y114/IMUX_L25 INT_R_X29Y113/ER1BEG_S0 INT_R_X29Y113/LOGIC_OUTS21 INT_R_X29Y113/NL1BEG2 INT_R_X29Y114/BYP5 INT_R_X29Y114/BYP_ALT5 INT_R_X29Y114/ER1BEG0 INT_R_X29Y114/IMUX19 INT_R_X29Y114/NL1END2 VBRK_X73Y119/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y114/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y114/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y114/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X30Y114/INT_L.ER1END0->>BYP_ALT1 INT_L_X30Y114/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y114/INT_L.GFAN0->>BYP_ALT5 INT_L_X30Y114/INT_L.GFAN0->>IMUX_L17 INT_R_X29Y113/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y113/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y114/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y114/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y114/INT_R.NL1END2->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__4_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__4_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__4_n_7 - 
wires: CLBLL_R_X29Y113/CLBLL_LL_AMUX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y114/CLBLL_BYP0 CLBLL_R_X29Y114/CLBLL_IMUX9 CLBLL_R_X29Y114/CLBLL_L_A5 CLBLL_R_X29Y114/CLBLL_L_AX CLBLL_R_X29Y114/CLBLL_NE2A2 CLBLM_L_X30Y114/CLBLM_BYP0 CLBLM_L_X30Y114/CLBLM_IMUX4 CLBLM_L_X30Y114/CLBLM_IMUX5 CLBLM_L_X30Y114/CLBLM_L_A6 CLBLM_L_X30Y114/CLBLM_L_AX CLBLM_L_X30Y114/CLBLM_M_A6 CLBLM_L_X30Y114/CLBLM_NE2A2 INT_L_X30Y114/BYP_ALT0 INT_L_X30Y114/BYP_L0 INT_L_X30Y114/FAN_ALT7 INT_L_X30Y114/FAN_BOUNCE7 INT_L_X30Y114/IMUX_L4 INT_L_X30Y114/IMUX_L5 INT_L_X30Y114/NE2END2 INT_R_X29Y113/FAN_BOUNCE_S3_2 INT_R_X29Y113/LOGIC_OUTS20 INT_R_X29Y113/NE2BEG2 INT_R_X29Y113/NL1BEG1 INT_R_X29Y114/BYP0 INT_R_X29Y114/BYP_ALT0 INT_R_X29Y114/FAN_ALT2 INT_R_X29Y114/FAN_BOUNCE2 INT_R_X29Y114/IMUX9 INT_R_X29Y114/NE2A2 INT_R_X29Y114/NL1END1 VBRK_X73Y119/VBRK_NE2A2 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y114/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y114/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y114/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X30Y114/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y114/INT_L.NE2END2->>IMUX_L4 INT_L_X30Y114/INT_L.NE2END2->>IMUX_L5 INT_R_X29Y113/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y113/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y114/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y114/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y114/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y114/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y114/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__4_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__5_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__5_n_4 - 
wires: CLBLL_R_X29Y114/CLBLL_LL_DMUX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y115/CLBLL_BYP7 CLBLL_R_X29Y115/CLBLL_IMUX42 CLBLL_R_X29Y115/CLBLL_L_D6 CLBLL_R_X29Y115/CLBLL_L_DX CLBLL_R_X29Y115/CLBLL_NE2A1 CLBLM_L_X30Y115/CLBLM_BYP7 CLBLM_L_X30Y115/CLBLM_IMUX40 CLBLM_L_X30Y115/CLBLM_IMUX42 CLBLM_L_X30Y115/CLBLM_L_D6 CLBLM_L_X30Y115/CLBLM_L_DX CLBLM_L_X30Y115/CLBLM_M_D1 CLBLM_L_X30Y115/CLBLM_NE2A1 INT_L_X30Y114/FAN_BOUNCE_S3_2 INT_L_X30Y115/BYP_ALT7 INT_L_X30Y115/BYP_L7 INT_L_X30Y115/FAN_ALT2 INT_L_X30Y115/FAN_BOUNCE2 INT_L_X30Y115/IMUX_L40 INT_L_X30Y115/IMUX_L42 INT_L_X30Y115/NE2END1 INT_L_X30Y115/NL1BEG0 INT_L_X30Y115/NL1END_S3_0 INT_L_X30Y116/NL1END0 INT_R_X29Y114/LOGIC_OUTS23 INT_R_X29Y114/NE2BEG1 INT_R_X29Y114/NR1BEG1 INT_R_X29Y115/BYP7 INT_R_X29Y115/BYP_ALT7 INT_R_X29Y115/GFAN1 INT_R_X29Y115/IMUX42 INT_R_X29Y115/NE2A1 INT_R_X29Y115/NR1END1 VBRK_X73Y120/VBRK_NE2A1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y115/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y115/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y115/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y115/INT_L.NE2END1->>FAN_ALT2 INT_L_X30Y115/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y115/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y115/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X29Y114/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y114/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y115/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y115/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y115/INT_R.NR1END1->>GFAN1 INT_R_X29Y115/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__5_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__5_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__5_n_5 - 
wires: CLBLL_R_X29Y114/CLBLL_LL_CMUX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y115/CLBLL_BYP2 CLBLL_R_X29Y115/CLBLL_IMUX23 CLBLL_R_X29Y115/CLBLL_L_C3 CLBLL_R_X29Y115/CLBLL_L_CX CLBLL_R_X29Y115/CLBLL_NE2A0 CLBLL_R_X29Y116/CLBLL_NW2A0 CLBLM_L_X30Y115/CLBLM_BYP2 CLBLM_L_X30Y115/CLBLM_IMUX28 CLBLM_L_X30Y115/CLBLM_IMUX30 CLBLM_L_X30Y115/CLBLM_L_C5 CLBLM_L_X30Y115/CLBLM_L_CX CLBLM_L_X30Y115/CLBLM_M_C4 CLBLM_L_X30Y115/CLBLM_NE2A0 CLBLM_L_X30Y116/CLBLM_NW2A0 INT_L_X30Y114/NE2END_S3_0 INT_L_X30Y115/BYP_ALT2 INT_L_X30Y115/BYP_L2 INT_L_X30Y115/FAN_ALT1 INT_L_X30Y115/FAN_BOUNCE1 INT_L_X30Y115/IMUX_L28 INT_L_X30Y115/IMUX_L30 INT_L_X30Y115/NE2END0 INT_L_X30Y115/NL1BEG_N3 INT_L_X30Y115/NW2BEG0 INT_L_X30Y116/NW2A0 INT_R_X29Y114/LOGIC_OUTS22 INT_R_X29Y114/NE2BEG0 INT_R_X29Y115/BYP2 INT_R_X29Y115/BYP_ALT2 INT_R_X29Y115/FAN_BOUNCE_S3_0 INT_R_X29Y115/IMUX23 INT_R_X29Y115/NE2A0 INT_R_X29Y115/NW2END_S0_0 INT_R_X29Y116/FAN_ALT0 INT_R_X29Y116/FAN_BOUNCE0 INT_R_X29Y116/NW2END0 VBRK_X73Y120/VBRK_NE2A0 VBRK_X73Y121/VBRK_NW2A0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X30Y115/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y115/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y115/INT_L.FAN_BOUNCE1->>BYP_ALT2 INT_L_X30Y115/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X30Y115/INT_L.NE2END0->>NL1BEG_N3 INT_L_X30Y115/INT_L.NE2END0->>NW2BEG0 INT_L_X30Y115/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X30Y115/INT_L.NL1BEG_N3->>IMUX_L30 INT_R_X29Y114/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y115/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y115/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT2 INT_R_X29Y115/INT_R.NW2END_S0_0->>IMUX23 INT_R_X29Y116/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y116/INT_R.NW2END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__5_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__5_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__5_n_6 - 
wires: CLBLL_R_X29Y114/CLBLL_LL_BMUX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y115/CLBLL_BYP5 CLBLL_R_X29Y115/CLBLL_ER1BEG0 CLBLL_R_X29Y115/CLBLL_IMUX25 CLBLL_R_X29Y115/CLBLL_L_B5 CLBLL_R_X29Y115/CLBLL_L_BX CLBLM_L_X30Y115/CLBLM_BYP5 CLBLM_L_X30Y115/CLBLM_ER1BEG0 CLBLM_L_X30Y115/CLBLM_IMUX24 CLBLM_L_X30Y115/CLBLM_IMUX25 CLBLM_L_X30Y115/CLBLM_L_B5 CLBLM_L_X30Y115/CLBLM_L_BX CLBLM_L_X30Y115/CLBLM_M_B5 INT_L_X28Y114/NL1BEG2 INT_L_X28Y114/WL1END2 INT_L_X28Y115/EL1BEG1 INT_L_X28Y115/NL1END2 INT_L_X30Y115/BYP_ALT1 INT_L_X30Y115/BYP_ALT5 INT_L_X30Y115/BYP_BOUNCE1 INT_L_X30Y115/BYP_L5 INT_L_X30Y115/ER1END0 INT_L_X30Y115/GFAN0 INT_L_X30Y115/IMUX_L24 INT_L_X30Y115/IMUX_L25 INT_R_X29Y114/ER1BEG_S0 INT_R_X29Y114/LOGIC_OUTS21 INT_R_X29Y114/NL1BEG2 INT_R_X29Y114/WL1BEG2 INT_R_X29Y115/BYP5 INT_R_X29Y115/BYP_ALT5 INT_R_X29Y115/EL1END1 INT_R_X29Y115/ER1BEG0 INT_R_X29Y115/IMUX25 INT_R_X29Y115/NL1END2 VBRK_X73Y120/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y114/INT_L.WL1END2->>NL1BEG2 INT_L_X28Y115/INT_L.NL1END2->>EL1BEG1 INT_L_X30Y115/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y115/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y115/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X30Y115/INT_L.ER1END0->>BYP_ALT1 INT_L_X30Y115/INT_L.ER1END0->>IMUX_L24 INT_L_X30Y115/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y115/INT_L.GFAN0->>BYP_ALT5 INT_R_X29Y114/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y114/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X29Y115/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y115/INT_R.EL1END1->>IMUX25 INT_R_X29Y115/INT_R.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__5_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__5_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__5_n_7 - 
wires: CLBLL_R_X29Y114/CLBLL_LL_AMUX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y115/CLBLL_BYP0 CLBLL_R_X29Y115/CLBLL_IMUX10 CLBLL_R_X29Y115/CLBLL_L_A4 CLBLL_R_X29Y115/CLBLL_L_AX CLBLL_R_X29Y115/CLBLL_NE2A2 CLBLM_L_X30Y115/CLBLM_BYP0 CLBLM_L_X30Y115/CLBLM_IMUX4 CLBLM_L_X30Y115/CLBLM_IMUX5 CLBLM_L_X30Y115/CLBLM_L_A6 CLBLM_L_X30Y115/CLBLM_L_AX CLBLM_L_X30Y115/CLBLM_M_A6 CLBLM_L_X30Y115/CLBLM_NE2A2 INT_L_X30Y115/BYP_ALT0 INT_L_X30Y115/BYP_L0 INT_L_X30Y115/FAN_ALT7 INT_L_X30Y115/FAN_BOUNCE7 INT_L_X30Y115/IMUX_L4 INT_L_X30Y115/IMUX_L5 INT_L_X30Y115/NE2END2 INT_R_X29Y114/FAN_BOUNCE_S3_2 INT_R_X29Y114/LOGIC_OUTS20 INT_R_X29Y114/NE2BEG2 INT_R_X29Y114/NL1BEG1 INT_R_X29Y115/BYP0 INT_R_X29Y115/BYP_ALT0 INT_R_X29Y115/FAN_ALT2 INT_R_X29Y115/FAN_BOUNCE2 INT_R_X29Y115/IMUX10 INT_R_X29Y115/NE2A2 INT_R_X29Y115/NL1END1 VBRK_X73Y120/VBRK_NE2A2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y115/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y115/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X30Y115/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X30Y115/INT_L.NE2END2->>FAN_ALT7 INT_L_X30Y115/INT_L.NE2END2->>IMUX_L4 INT_L_X30Y115/INT_L.NE2END2->>IMUX_L5 INT_R_X29Y114/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y114/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y115/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y115/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y115/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y115/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y115/INT_R.NL1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__5_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__6_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__6_n_4 - 
wires: CLBLL_R_X29Y115/CLBLL_LL_DMUX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y116/CLBLL_BYP7 CLBLL_R_X29Y116/CLBLL_IMUX42 CLBLL_R_X29Y116/CLBLL_L_D6 CLBLL_R_X29Y116/CLBLL_L_DX CLBLL_R_X29Y116/CLBLL_NE2A1 CLBLL_R_X29Y117/CLBLL_IMUX32 CLBLL_R_X29Y117/CLBLL_LL_C1 CLBLM_L_X30Y116/CLBLM_BYP7 CLBLM_L_X30Y116/CLBLM_IMUX42 CLBLM_L_X30Y116/CLBLM_L_D6 CLBLM_L_X30Y116/CLBLM_L_DX CLBLM_L_X30Y116/CLBLM_NE2A1 INT_L_X30Y116/BYP_ALT7 INT_L_X30Y116/BYP_L7 INT_L_X30Y116/IMUX_L42 INT_L_X30Y116/NE2END1 INT_L_X30Y116/NL1BEG0 INT_L_X30Y116/NL1END_S3_0 INT_L_X30Y117/NL1END0 INT_R_X29Y115/LOGIC_OUTS23 INT_R_X29Y115/NE2BEG1 INT_R_X29Y115/NR1BEG1 INT_R_X29Y116/BYP7 INT_R_X29Y116/BYP_ALT7 INT_R_X29Y116/GFAN1 INT_R_X29Y116/IMUX42 INT_R_X29Y116/NE2A1 INT_R_X29Y116/NL1BEG0 INT_R_X29Y116/NL1END_S3_0 INT_R_X29Y116/NR1END1 INT_R_X29Y117/IMUX32 INT_R_X29Y117/NL1END0 VBRK_X73Y121/VBRK_NE2A1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X30Y116/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X30Y116/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y116/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y116/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y116/INT_L.NL1END_S3_0->>BYP_ALT7 INT_R_X29Y115/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y115/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y116/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y116/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y116/INT_R.NR1END1->>GFAN1 INT_R_X29Y116/INT_R.NR1END1->>IMUX42 INT_R_X29Y116/INT_R.NR1END1->>NL1BEG0 INT_R_X29Y117/INT_R.NL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__6_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__6_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__6_n_5 - 
wires: CLBLL_R_X29Y115/CLBLL_ER1BEG1 CLBLL_R_X29Y115/CLBLL_LL_CMUX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y116/CLBLL_BYP2 CLBLL_R_X29Y116/CLBLL_IMUX21 CLBLL_R_X29Y116/CLBLL_L_C4 CLBLL_R_X29Y116/CLBLL_L_CX CLBLL_R_X29Y116/CLBLL_WR1END2 CLBLL_R_X29Y117/CLBLL_IMUX24 CLBLL_R_X29Y117/CLBLL_LL_B5 CLBLM_L_X30Y115/CLBLM_ER1BEG1 CLBLM_L_X30Y116/CLBLM_BYP2 CLBLM_L_X30Y116/CLBLM_IMUX34 CLBLM_L_X30Y116/CLBLM_L_C6 CLBLM_L_X30Y116/CLBLM_L_CX CLBLM_L_X30Y116/CLBLM_WR1END2 INT_L_X30Y115/ER1END1 INT_L_X30Y115/NR1BEG1 INT_L_X30Y116/BYP_ALT2 INT_L_X30Y116/BYP_L2 INT_L_X30Y116/GFAN1 INT_L_X30Y116/IMUX_L34 INT_L_X30Y116/NR1END1 INT_L_X30Y116/WR1BEG2 INT_R_X29Y115/ER1BEG1 INT_R_X29Y115/LOGIC_OUTS22 INT_R_X29Y116/BYP2 INT_R_X29Y116/BYP_ALT2 INT_R_X29Y116/BYP_BOUNCE2 INT_R_X29Y116/IMUX21 INT_R_X29Y116/WR1END2 INT_R_X29Y117/BYP_BOUNCE_N3_2 INT_R_X29Y117/IMUX24 VBRK_X73Y120/VBRK_ER1BEG1 VBRK_X73Y121/VBRK_WR1END2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X30Y115/INT_L.ER1END1->>NR1BEG1 INT_L_X30Y116/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y116/INT_L.GFAN1->>BYP_ALT2 INT_L_X30Y116/INT_L.NR1END1->>GFAN1 INT_L_X30Y116/INT_L.NR1END1->>IMUX_L34 INT_L_X30Y116/INT_L.NR1END1->>WR1BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS22->>ER1BEG1 INT_R_X29Y116/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y116/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y116/INT_R.WR1END2->>BYP_ALT2 INT_R_X29Y116/INT_R.WR1END2->>IMUX21 INT_R_X29Y117/INT_R.BYP_BOUNCE_N3_2->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__6_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__6_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__6_n_6 - 
wires: CLBLL_R_X29Y115/CLBLL_LL_BMUX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y116/CLBLL_BYP5 CLBLL_R_X29Y116/CLBLL_ER1BEG0 CLBLL_R_X29Y116/CLBLL_IMUX26 CLBLL_R_X29Y116/CLBLL_L_B4 CLBLL_R_X29Y116/CLBLL_L_BX CLBLM_L_X30Y116/CLBLM_BYP5 CLBLM_L_X30Y116/CLBLM_ER1BEG0 CLBLM_L_X30Y116/CLBLM_IMUX25 CLBLM_L_X30Y116/CLBLM_IMUX32 CLBLM_L_X30Y116/CLBLM_L_B5 CLBLM_L_X30Y116/CLBLM_L_BX CLBLM_L_X30Y116/CLBLM_M_C1 INT_L_X30Y116/BYP_ALT1 INT_L_X30Y116/BYP_ALT5 INT_L_X30Y116/BYP_BOUNCE1 INT_L_X30Y116/BYP_L5 INT_L_X30Y116/ER1END0 INT_L_X30Y116/GFAN0 INT_L_X30Y116/IMUX_L25 INT_L_X30Y116/IMUX_L32 INT_R_X29Y115/ER1BEG_S0 INT_R_X29Y115/LOGIC_OUTS21 INT_R_X29Y115/NL1BEG2 INT_R_X29Y116/BYP5 INT_R_X29Y116/BYP_ALT5 INT_R_X29Y116/ER1BEG0 INT_R_X29Y116/FAN_ALT7 INT_R_X29Y116/FAN_BOUNCE7 INT_R_X29Y116/IMUX26 INT_R_X29Y116/NL1END2 VBRK_X73Y121/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y116/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X30Y116/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y116/INT_L.BYP_BOUNCE1->>GFAN0 INT_L_X30Y116/INT_L.ER1END0->>BYP_ALT1 INT_L_X30Y116/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y116/INT_L.ER1END0->>IMUX_L32 INT_L_X30Y116/INT_L.GFAN0->>BYP_ALT5 INT_R_X29Y115/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y115/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y116/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y116/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X29Y116/INT_R.FAN_BOUNCE7->>IMUX26 INT_R_X29Y116/INT_R.NL1END2->>BYP_ALT5 INT_R_X29Y116/INT_R.NL1END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__6_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__6_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__6_n_7 - 
wires: CLBLL_R_X29Y115/CLBLL_LL_AMUX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y116/CLBLL_BYP0 CLBLL_R_X29Y116/CLBLL_EL1BEG0 CLBLL_R_X29Y116/CLBLL_IMUX9 CLBLL_R_X29Y116/CLBLL_L_A5 CLBLL_R_X29Y116/CLBLL_L_AX CLBLL_R_X29Y116/CLBLL_NE2A2 CLBLM_L_X30Y116/CLBLM_BYP0 CLBLM_L_X30Y116/CLBLM_EL1BEG0 CLBLM_L_X30Y116/CLBLM_IMUX17 CLBLM_L_X30Y116/CLBLM_IMUX5 CLBLM_L_X30Y116/CLBLM_L_A6 CLBLM_L_X30Y116/CLBLM_L_AX CLBLM_L_X30Y116/CLBLM_M_B3 CLBLM_L_X30Y116/CLBLM_NE2A2 INT_L_X30Y115/EL1END_S3_0 INT_L_X30Y116/BYP_ALT0 INT_L_X30Y116/BYP_L0 INT_L_X30Y116/EL1END0 INT_L_X30Y116/IMUX_L17 INT_L_X30Y116/IMUX_L5 INT_L_X30Y116/NE2END2 INT_R_X29Y115/FAN_BOUNCE_S3_2 INT_R_X29Y115/LOGIC_OUTS20 INT_R_X29Y115/NE2BEG2 INT_R_X29Y115/NL1BEG1 INT_R_X29Y116/BYP0 INT_R_X29Y116/BYP_ALT0 INT_R_X29Y116/EL1BEG0 INT_R_X29Y116/FAN_ALT2 INT_R_X29Y116/FAN_BOUNCE2 INT_R_X29Y116/IMUX9 INT_R_X29Y116/NE2A2 INT_R_X29Y116/NL1END1 VBRK_X73Y121/VBRK_EL1BEG0 VBRK_X73Y121/VBRK_NE2A2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X30Y116/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y116/INT_L.EL1END0->>BYP_ALT0 INT_L_X30Y116/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y116/INT_L.NE2END2->>IMUX_L5 INT_R_X29Y115/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y116/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y116/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y116/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y116/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y116/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y116/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__6_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry__7_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__7_n_6 - 
wires: CLBLL_R_X29Y116/CLBLL_LL_BMUX CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y117/CLBLL_ER1BEG0 CLBLL_R_X29Y117/CLBLL_IMUX11 CLBLL_R_X29Y117/CLBLL_IMUX13 CLBLL_R_X29Y117/CLBLL_LL_A4 CLBLL_R_X29Y117/CLBLL_L_B6 CLBLM_L_X30Y117/CLBLM_ER1BEG0 CLBLM_L_X30Y117/CLBLM_IMUX25 CLBLM_L_X30Y117/CLBLM_L_B5 INT_L_X28Y117/EL1BEG2 INT_L_X28Y117/NW2END3 INT_L_X30Y117/ER1END0 INT_L_X30Y117/IMUX_L25 INT_R_X29Y116/ER1BEG_S0 INT_R_X29Y116/LOGIC_OUTS21 INT_R_X29Y116/NL1BEG2 INT_R_X29Y116/NW2BEG3 INT_R_X29Y117/EL1END2 INT_R_X29Y117/ER1BEG0 INT_R_X29Y117/IMUX11 INT_R_X29Y117/IMUX13 INT_R_X29Y117/NL1END2 INT_R_X29Y117/NW2A3 VBRK_X73Y122/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X28Y117/INT_L.NW2END3->>EL1BEG2 INT_L_X30Y117/INT_L.ER1END0->>IMUX_L25 INT_R_X29Y116/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y116/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y116/INT_R.LOGIC_OUTS21->>NW2BEG3 INT_R_X29Y117/INT_R.EL1END2->>IMUX13 INT_R_X29Y117/INT_R.NL1END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

minusOp_inferred__0_carry__7_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg1[33] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX26 CLBLL_R_X23Y117/CLBLL_LL_BMUX CLBLL_R_X23Y117/CLBLL_LOGIC_OUTS21 CLBLL_R_X23Y117/CLBLL_L_B4 CLBLM_L_X22Y117/CLBLM_IMUX12 CLBLM_L_X22Y117/CLBLM_IMUX13 CLBLM_L_X22Y117/CLBLM_L_B6 CLBLM_L_X22Y117/CLBLM_M_B6 INT_L_X22Y117/FAN_ALT1 INT_L_X22Y117/FAN_BOUNCE1 INT_L_X22Y117/IMUX_L12 INT_L_X22Y117/IMUX_L13 INT_L_X22Y117/WL1END2 INT_R_X23Y117/IMUX26 INT_R_X23Y117/LOGIC_OUTS21 INT_R_X23Y117/SR1BEG_S0 INT_R_X23Y117/WL1BEG2 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X23Y117/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X22Y117/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X22Y117/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X22Y117/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X22Y117/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X22Y117/INT_L.WL1END2->>FAN_ALT1 INT_L_X22Y117/INT_L.WL1END2->>IMUX_L13 INT_R_X23Y117/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X23Y117/INT_R.LOGIC_OUTS21->>WL1BEG2 INT_R_X23Y117/INT_R.SR1BEG_S0->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

minusOp_inferred__0_carry__7_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__7_n_7 - 
wires: CLBLL_R_X29Y116/CLBLL_LL_AMUX CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y117/CLBLL_BYP0 CLBLL_R_X29Y117/CLBLL_EL1BEG0 CLBLL_R_X29Y117/CLBLL_IMUX9 CLBLL_R_X29Y117/CLBLL_L_A5 CLBLL_R_X29Y117/CLBLL_L_AX CLBLM_L_X30Y117/CLBLM_BYP0 CLBLM_L_X30Y117/CLBLM_EL1BEG0 CLBLM_L_X30Y117/CLBLM_IMUX8 CLBLM_L_X30Y117/CLBLM_IMUX9 CLBLM_L_X30Y117/CLBLM_L_A5 CLBLM_L_X30Y117/CLBLM_L_AX CLBLM_L_X30Y117/CLBLM_M_A5 INT_L_X30Y116/EL1END_S3_0 INT_L_X30Y117/BYP_ALT0 INT_L_X30Y117/BYP_L0 INT_L_X30Y117/EL1END0 INT_L_X30Y117/IMUX_L8 INT_L_X30Y117/IMUX_L9 INT_R_X29Y116/FAN_BOUNCE_S3_2 INT_R_X29Y116/LOGIC_OUTS20 INT_R_X29Y116/NL1BEG1 INT_R_X29Y117/BYP0 INT_R_X29Y117/BYP_ALT0 INT_R_X29Y117/EL1BEG0 INT_R_X29Y117/FAN_ALT2 INT_R_X29Y117/FAN_BOUNCE2 INT_R_X29Y117/IMUX9 INT_R_X29Y117/NL1END1 VBRK_X73Y122/VBRK_EL1BEG0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y117/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X30Y117/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y117/INT_L.EL1END0->>BYP_ALT0 INT_L_X30Y117/INT_L.EL1END0->>IMUX_L8 INT_L_X30Y117/INT_L.EL1END0->>IMUX_L9 INT_R_X29Y116/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y117/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y117/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y117/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y117/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y117/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y117/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry__7_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg1[32] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX6 CLBLL_R_X23Y117/CLBLL_LL_AMUX CLBLL_R_X23Y117/CLBLL_LOGIC_OUTS20 CLBLL_R_X23Y117/CLBLL_L_A1 CLBLM_L_X22Y117/CLBLM_BYP0 CLBLM_L_X22Y117/CLBLM_BYP1 CLBLM_L_X22Y117/CLBLM_IMUX4 CLBLM_L_X22Y117/CLBLM_IMUX5 CLBLM_L_X22Y117/CLBLM_L_A6 CLBLM_L_X22Y117/CLBLM_L_AX CLBLM_L_X22Y117/CLBLM_M_A6 CLBLM_L_X22Y117/CLBLM_M_AX INT_L_X22Y117/BYP_ALT0 INT_L_X22Y117/BYP_ALT1 INT_L_X22Y117/BYP_BOUNCE0 INT_L_X22Y117/BYP_L0 INT_L_X22Y117/BYP_L1 INT_L_X22Y117/FAN_ALT7 INT_L_X22Y117/FAN_BOUNCE7 INT_L_X22Y117/IMUX_L4 INT_L_X22Y117/IMUX_L5 INT_L_X22Y117/SR1END2 INT_L_X22Y117/WL1END1 INT_L_X22Y118/NW2END2 INT_L_X22Y118/SR1BEG2 INT_R_X23Y117/BYP_ALT2 INT_R_X23Y117/BYP_BOUNCE2 INT_R_X23Y117/IMUX6 INT_R_X23Y117/LOGIC_OUTS20 INT_R_X23Y117/NW2BEG2 INT_R_X23Y117/WL1BEG1 INT_R_X23Y118/BYP_BOUNCE_N3_2 INT_R_X23Y118/NW2A2 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X23Y117/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLM_L_X22Y117/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X22Y117/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X22Y117/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X22Y117/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X22Y117/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X22Y117/INT_L.BYP_ALT0->>BYP_L0 INT_L_X22Y117/INT_L.BYP_ALT1->>BYP_L1 INT_L_X22Y117/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X22Y117/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X22Y117/INT_L.FAN_BOUNCE7->>BYP_ALT0 INT_L_X22Y117/INT_L.SR1END2->>IMUX_L5 INT_L_X22Y117/INT_L.WL1END1->>FAN_ALT7 INT_L_X22Y117/INT_L.WL1END1->>IMUX_L4 INT_L_X22Y118/INT_L.NW2END2->>SR1BEG2 INT_R_X23Y117/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y117/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X23Y117/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X23Y117/INT_R.LOGIC_OUTS20->>NW2BEG2 INT_R_X23Y117/INT_R.LOGIC_OUTS20->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry_n_4 - 
wires: CLBLL_R_X29Y108/CLBLL_LL_DMUX CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y109/CLBLL_BYP7 CLBLL_R_X29Y109/CLBLL_IMUX46 CLBLL_R_X29Y109/CLBLL_L_D5 CLBLL_R_X29Y109/CLBLL_L_DX CLBLL_R_X29Y109/CLBLL_NE2A1 CLBLM_L_X30Y109/CLBLM_BYP7 CLBLM_L_X30Y109/CLBLM_IMUX42 CLBLM_L_X30Y109/CLBLM_IMUX47 CLBLM_L_X30Y109/CLBLM_L_D6 CLBLM_L_X30Y109/CLBLM_L_DX CLBLM_L_X30Y109/CLBLM_M_D5 CLBLM_L_X30Y109/CLBLM_NE2A1 INT_L_X30Y109/BYP_ALT7 INT_L_X30Y109/BYP_L7 INT_L_X30Y109/IMUX_L42 INT_L_X30Y109/IMUX_L47 INT_L_X30Y109/NE2END1 INT_L_X30Y109/NL1BEG0 INT_L_X30Y109/NL1END_S3_0 INT_L_X30Y110/NL1END0 INT_R_X29Y108/LOGIC_OUTS23 INT_R_X29Y108/NE2BEG1 INT_R_X29Y108/NR1BEG1 INT_R_X29Y109/BYP7 INT_R_X29Y109/BYP_ALT7 INT_R_X29Y109/GFAN1 INT_R_X29Y109/IMUX46 INT_R_X29Y109/NE2A1 INT_R_X29Y109/NR1END1 VBRK_X73Y114/VBRK_NE2A1 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP7->CLBLM_L_DX CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X30Y109/INT_L.BYP_ALT7->>BYP_L7 INT_L_X30Y109/INT_L.NE2END1->>IMUX_L42 INT_L_X30Y109/INT_L.NE2END1->>NL1BEG0 INT_L_X30Y109/INT_L.NL1END_S3_0->>BYP_ALT7 INT_L_X30Y109/INT_L.NL1END_S3_0->>IMUX_L47 INT_R_X29Y108/INT_R.LOGIC_OUTS23->>NE2BEG1 INT_R_X29Y108/INT_R.LOGIC_OUTS23->>NR1BEG1 INT_R_X29Y109/INT_R.BYP_ALT7->>BYP7 INT_R_X29Y109/INT_R.GFAN1->>BYP_ALT7 INT_R_X29Y109/INT_R.GFAN1->>IMUX46 INT_R_X29Y109/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry_n_5 - 
wires: CLBLL_R_X29Y108/CLBLL_EL1BEG2 CLBLL_R_X29Y108/CLBLL_LL_CMUX CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y109/CLBLL_BYP2 CLBLL_R_X29Y109/CLBLL_IMUX33 CLBLL_R_X29Y109/CLBLL_L_C1 CLBLL_R_X29Y109/CLBLL_L_CX CLBLL_R_X29Y109/CLBLL_NE2A0 CLBLM_L_X30Y108/CLBLM_EL1BEG2 CLBLM_L_X30Y109/CLBLM_BYP2 CLBLM_L_X30Y109/CLBLM_IMUX21 CLBLM_L_X30Y109/CLBLM_IMUX32 CLBLM_L_X30Y109/CLBLM_L_C4 CLBLM_L_X30Y109/CLBLM_L_CX CLBLM_L_X30Y109/CLBLM_M_C1 CLBLM_L_X30Y109/CLBLM_NE2A0 INT_L_X28Y109/EL1BEG2 INT_L_X28Y109/NW2END3 INT_L_X30Y108/EL1END2 INT_L_X30Y108/NE2END_S3_0 INT_L_X30Y108/NR1BEG2 INT_L_X30Y109/BYP_ALT2 INT_L_X30Y109/BYP_L2 INT_L_X30Y109/IMUX_L21 INT_L_X30Y109/IMUX_L32 INT_L_X30Y109/NE2END0 INT_L_X30Y109/NR1END2 INT_R_X29Y108/EL1BEG2 INT_R_X29Y108/LOGIC_OUTS22 INT_R_X29Y108/NE2BEG0 INT_R_X29Y108/NL1BEG_N3 INT_R_X29Y108/NR1BEG0 INT_R_X29Y108/NW2BEG3 INT_R_X29Y109/BYP2 INT_R_X29Y109/BYP_ALT2 INT_R_X29Y109/EL1END2 INT_R_X29Y109/IMUX33 INT_R_X29Y109/NE2A0 INT_R_X29Y109/NR1END0 INT_R_X29Y109/NW2A3 VBRK_X73Y113/VBRK_EL1BEG2 VBRK_X73Y114/VBRK_NE2A0 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X28Y109/INT_L.NW2END3->>EL1BEG2 INT_L_X30Y108/INT_L.EL1END2->>NR1BEG2 INT_L_X30Y109/INT_L.BYP_ALT2->>BYP_L2 INT_L_X30Y109/INT_L.NE2END0->>IMUX_L32 INT_L_X30Y109/INT_L.NR1END2->>BYP_ALT2 INT_L_X30Y109/INT_L.NR1END2->>IMUX_L21 INT_R_X29Y108/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X29Y108/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X29Y108/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X29Y108/INT_R.NL1BEG_N3->>EL1BEG2 INT_R_X29Y108/INT_R.NL1BEG_N3->>NW2BEG3 INT_R_X29Y109/INT_R.BYP_ALT2->>BYP2 INT_R_X29Y109/INT_R.EL1END2->>BYP_ALT2 INT_R_X29Y109/INT_R.NR1END0->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry_n_6 - 
wires: CLBLL_R_X29Y108/CLBLL_ER1BEG1 CLBLL_R_X29Y108/CLBLL_LL_BMUX CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y109/CLBLL_BYP5 CLBLL_R_X29Y109/CLBLL_ER1BEG0 CLBLL_R_X29Y109/CLBLL_IMUX25 CLBLL_R_X29Y109/CLBLL_L_B5 CLBLL_R_X29Y109/CLBLL_L_BX CLBLM_L_X30Y108/CLBLM_ER1BEG1 CLBLM_L_X30Y109/CLBLM_BYP5 CLBLM_L_X30Y109/CLBLM_ER1BEG0 CLBLM_L_X30Y109/CLBLM_IMUX17 CLBLM_L_X30Y109/CLBLM_IMUX25 CLBLM_L_X30Y109/CLBLM_L_B5 CLBLM_L_X30Y109/CLBLM_L_BX CLBLM_L_X30Y109/CLBLM_M_B3 INT_L_X30Y108/ER1END1 INT_L_X30Y108/NR1BEG1 INT_L_X30Y109/BYP_ALT5 INT_L_X30Y109/BYP_L5 INT_L_X30Y109/ER1END0 INT_L_X30Y109/IMUX_L17 INT_L_X30Y109/IMUX_L25 INT_L_X30Y109/NR1END1 INT_R_X29Y108/BYP_ALT7 INT_R_X29Y108/BYP_BOUNCE7 INT_R_X29Y108/ER1BEG1 INT_R_X29Y108/ER1BEG_S0 INT_R_X29Y108/LOGIC_OUTS21 INT_R_X29Y108/NL1BEG2 INT_R_X29Y108/SR1BEG_S0 INT_R_X29Y109/BYP5 INT_R_X29Y109/BYP_ALT5 INT_R_X29Y109/BYP_BOUNCE_N3_7 INT_R_X29Y109/ER1BEG0 INT_R_X29Y109/IMUX25 INT_R_X29Y109/NL1END2 VBRK_X73Y113/VBRK_ER1BEG1 VBRK_X73Y114/VBRK_ER1BEG0 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X30Y108/INT_L.ER1END1->>NR1BEG1 INT_L_X30Y109/INT_L.BYP_ALT5->>BYP_L5 INT_L_X30Y109/INT_L.ER1END0->>IMUX_L17 INT_L_X30Y109/INT_L.ER1END0->>IMUX_L25 INT_L_X30Y109/INT_L.NR1END1->>BYP_ALT5 INT_R_X29Y108/INT_R.BYP_ALT7->>BYP_BOUNCE7 INT_R_X29Y108/INT_R.LOGIC_OUTS21->>BYP_ALT7 INT_R_X29Y108/INT_R.LOGIC_OUTS21->>ER1BEG_S0 INT_R_X29Y108/INT_R.LOGIC_OUTS21->>NL1BEG2 INT_R_X29Y108/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X29Y108/INT_R.SR1BEG_S0->>ER1BEG1 INT_R_X29Y109/INT_R.BYP_ALT5->>BYP5 INT_R_X29Y109/INT_R.BYP_BOUNCE_N3_7->>IMUX25 INT_R_X29Y109/INT_R.NL1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__0_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry_n_7 - 
wires: CLBLL_R_X29Y108/CLBLL_LL_AMUX CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y109/CLBLL_BYP0 CLBLL_R_X29Y109/CLBLL_EL1BEG0 CLBLL_R_X29Y109/CLBLL_IMUX9 CLBLL_R_X29Y109/CLBLL_L_A5 CLBLL_R_X29Y109/CLBLL_L_AX CLBLL_R_X29Y109/CLBLL_NE2A2 CLBLM_L_X30Y109/CLBLM_BYP0 CLBLM_L_X30Y109/CLBLM_EL1BEG0 CLBLM_L_X30Y109/CLBLM_IMUX4 CLBLM_L_X30Y109/CLBLM_IMUX9 CLBLM_L_X30Y109/CLBLM_L_A5 CLBLM_L_X30Y109/CLBLM_L_AX CLBLM_L_X30Y109/CLBLM_M_A6 CLBLM_L_X30Y109/CLBLM_NE2A2 INT_L_X30Y108/EL1END_S3_0 INT_L_X30Y109/BYP_ALT0 INT_L_X30Y109/BYP_L0 INT_L_X30Y109/EL1END0 INT_L_X30Y109/FAN_ALT5 INT_L_X30Y109/FAN_BOUNCE5 INT_L_X30Y109/IMUX_L4 INT_L_X30Y109/IMUX_L9 INT_L_X30Y109/NE2END2 INT_R_X29Y108/FAN_BOUNCE_S3_2 INT_R_X29Y108/LOGIC_OUTS20 INT_R_X29Y108/NE2BEG2 INT_R_X29Y108/NL1BEG1 INT_R_X29Y109/BYP0 INT_R_X29Y109/BYP_ALT0 INT_R_X29Y109/EL1BEG0 INT_R_X29Y109/FAN_ALT2 INT_R_X29Y109/FAN_BOUNCE2 INT_R_X29Y109/IMUX9 INT_R_X29Y109/NE2A2 INT_R_X29Y109/NL1END1 VBRK_X73Y114/VBRK_EL1BEG0 VBRK_X73Y114/VBRK_NE2A2 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X30Y109/INT_L.BYP_ALT0->>BYP_L0 INT_L_X30Y109/INT_L.EL1END0->>BYP_ALT0 INT_L_X30Y109/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y109/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X30Y109/INT_L.NE2END2->>FAN_ALT5 INT_L_X30Y109/INT_L.NE2END2->>IMUX_L4 INT_R_X29Y108/INT_R.LOGIC_OUTS20->>NE2BEG2 INT_R_X29Y108/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X29Y109/INT_R.BYP_ALT0->>BYP0 INT_R_X29Y109/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X29Y109/INT_R.FAN_BOUNCE2->>BYP_ALT0 INT_R_X29Y109/INT_R.NL1END1->>EL1BEG0 INT_R_X29Y109/INT_R.NL1END1->>FAN_ALT2 INT_R_X29Y109/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

minusOp_inferred__0_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__0_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__1_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__2_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__3_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__4_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__5_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__6_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__7_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__7_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__7_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry__7_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp_inferred__1_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg0 - 
wires: CLBLL_R_X25Y110/CLBLL_WW2A1 CLBLL_R_X25Y111/CLBLL_SE2A1 CLBLL_R_X25Y112/CLBLL_FAN6 CLBLL_R_X25Y112/CLBLL_FAN7 CLBLL_R_X25Y112/CLBLL_LL_CE CLBLL_R_X25Y112/CLBLL_L_CE CLBLL_R_X25Y113/CLBLL_FAN7 CLBLL_R_X25Y113/CLBLL_LL_CE CLBLL_R_X25Y113/CLBLL_SW2A1 CLBLL_R_X25Y114/CLBLL_FAN7 CLBLL_R_X25Y114/CLBLL_LL_CE CLBLL_R_X25Y114/CLBLL_WW2END1 CLBLL_R_X27Y115/CLBLL_LL_B CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y108/CLBLM_FAN6 CLBLM_L_X24Y108/CLBLM_L_CE CLBLM_L_X24Y109/CLBLM_FAN7 CLBLM_L_X24Y109/CLBLM_M_CE CLBLM_L_X24Y110/CLBLM_FAN7 CLBLM_L_X24Y110/CLBLM_M_CE CLBLM_L_X24Y111/CLBLM_FAN7 CLBLM_L_X24Y111/CLBLM_M_CE CLBLM_L_X24Y112/CLBLM_FAN7 CLBLM_L_X24Y112/CLBLM_M_CE CLBLM_L_X24Y113/CLBLM_FAN7 CLBLM_L_X24Y113/CLBLM_M_CE CLBLM_L_X24Y114/CLBLM_FAN7 CLBLM_L_X24Y114/CLBLM_M_CE CLBLM_L_X24Y115/CLBLM_FAN7 CLBLM_L_X24Y115/CLBLM_M_CE CLBLM_L_X24Y116/CLBLM_FAN7 CLBLM_L_X24Y116/CLBLM_M_CE CLBLM_L_X26Y110/CLBLM_WW2A1 CLBLM_L_X26Y111/CLBLM_FAN6 CLBLM_L_X26Y111/CLBLM_FAN7 CLBLM_L_X26Y111/CLBLM_L_CE CLBLM_L_X26Y111/CLBLM_M_CE CLBLM_L_X26Y111/CLBLM_SE2A1 CLBLM_L_X26Y112/CLBLM_FAN7 CLBLM_L_X26Y112/CLBLM_M_CE CLBLM_L_X26Y113/CLBLM_SW2A1 CLBLM_L_X26Y114/CLBLM_FAN7 CLBLM_L_X26Y114/CLBLM_M_CE CLBLM_L_X26Y114/CLBLM_WW2END1 INT_L_X24Y108/FAN_ALT6 INT_L_X24Y108/FAN_L6 INT_L_X24Y108/NR1BEG1 INT_L_X24Y108/SS2END1 INT_L_X24Y109/FAN_ALT7 INT_L_X24Y109/FAN_L7 INT_L_X24Y109/GFAN1 INT_L_X24Y109/NR1END1 INT_L_X24Y109/SS2A1 INT_L_X24Y110/FAN_ALT7 INT_L_X24Y110/FAN_L7 INT_L_X24Y110/SS2BEG1 INT_L_X24Y110/WW2END1 INT_L_X24Y111/FAN_ALT7 INT_L_X24Y111/FAN_L7 INT_L_X24Y111/NN2BEG2 INT_L_X24Y111/WL1END1 INT_L_X24Y112/FAN_ALT7 INT_L_X24Y112/FAN_L7 INT_L_X24Y112/NN2A2 INT_L_X24Y112/SW2END1 INT_L_X24Y113/FAN_ALT7 INT_L_X24Y113/FAN_L7 INT_L_X24Y113/NN2END2 INT_L_X24Y114/FAN_ALT7 INT_L_X24Y114/FAN_L7 INT_L_X24Y114/NN2BEG2 INT_L_X24Y114/NW2END2 INT_L_X24Y115/FAN_ALT7 INT_L_X24Y115/FAN_L7 INT_L_X24Y115/NN2A2 INT_L_X24Y115/NW2END2 INT_L_X24Y116/FAN_ALT7 INT_L_X24Y116/FAN_L7 INT_L_X24Y116/NN2END2 INT_L_X26Y110/SL1END1 INT_L_X26Y110/WW2BEG1 INT_L_X26Y111/BYP_ALT4 INT_L_X26Y111/BYP_BOUNCE4 INT_L_X26Y111/FAN_ALT6 INT_L_X26Y111/FAN_ALT7 INT_L_X26Y111/FAN_L6 INT_L_X26Y111/FAN_L7 INT_L_X26Y111/SE2END1 INT_L_X26Y111/SL1BEG1 INT_L_X26Y112/FAN_ALT7 INT_L_X26Y112/FAN_L7 INT_L_X26Y112/SW2END1 INT_L_X26Y113/SW2A1 INT_L_X26Y114/FAN_ALT7 INT_L_X26Y114/FAN_L7 INT_L_X26Y114/SW2BEG1 INT_L_X26Y114/SW2END1 INT_L_X26Y114/WW2A1 INT_R_X25Y110/WW2A1 INT_R_X25Y111/SE2A1 INT_R_X25Y111/SR1END2 INT_R_X25Y111/WL1BEG1 INT_R_X25Y112/BYP_ALT4 INT_R_X25Y112/BYP_BOUNCE4 INT_R_X25Y112/FAN6 INT_R_X25Y112/FAN7 INT_R_X25Y112/FAN_ALT6 INT_R_X25Y112/FAN_ALT7 INT_R_X25Y112/SE2BEG1 INT_R_X25Y112/SL1END1 INT_R_X25Y112/SR1BEG2 INT_R_X25Y112/SW2A1 INT_R_X25Y113/FAN7 INT_R_X25Y113/FAN_ALT7 INT_R_X25Y113/NW2BEG2 INT_R_X25Y113/SL1BEG1 INT_R_X25Y113/SW2BEG1 INT_R_X25Y113/SW2END1 INT_R_X25Y114/FAN7 INT_R_X25Y114/FAN_ALT7 INT_R_X25Y114/NW2A2 INT_R_X25Y114/NW2BEG2 INT_R_X25Y114/WW2END1 INT_R_X25Y115/NW2A2 INT_R_X27Y112/SW2A1 INT_R_X27Y113/SL1END1 INT_R_X27Y113/SW2BEG1 INT_R_X27Y114/SL1BEG1 INT_R_X27Y114/SL1END1 INT_R_X27Y114/SW2A1 INT_R_X27Y114/WW2BEG1 INT_R_X27Y115/LOGIC_OUTS13 INT_R_X27Y115/SL1BEG1 INT_R_X27Y115/SW2BEG1 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y112/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y113/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y114/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y108/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y112/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y113/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y114/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X24Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y111/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y112/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y114/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X24Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y108/INT_L.SS2END1->>FAN_ALT6 INT_L_X24Y108/INT_L.SS2END1->>NR1BEG1 INT_L_X24Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y109/INT_L.GFAN1->>FAN_ALT7 INT_L_X24Y109/INT_L.NR1END1->>GFAN1 INT_L_X24Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y110/INT_L.WW2END1->>FAN_ALT7 INT_L_X24Y110/INT_L.WW2END1->>SS2BEG1 INT_L_X24Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y111/INT_L.WL1END1->>FAN_ALT7 INT_L_X24Y111/INT_L.WL1END1->>NN2BEG2 INT_L_X24Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y112/INT_L.SW2END1->>FAN_ALT7 INT_L_X24Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y113/INT_L.NN2END2->>FAN_ALT7 INT_L_X24Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y114/INT_L.NW2END2->>FAN_ALT7 INT_L_X24Y114/INT_L.NW2END2->>NN2BEG2 INT_L_X24Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y115/INT_L.NW2END2->>FAN_ALT7 INT_L_X24Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X24Y116/INT_L.NN2END2->>FAN_ALT7 INT_L_X26Y110/INT_L.SL1END1->>WW2BEG1 INT_L_X26Y111/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y111/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X26Y111/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y111/INT_L.SE2END1->>BYP_ALT4 INT_L_X26Y111/INT_L.SE2END1->>FAN_ALT6 INT_L_X26Y111/INT_L.SE2END1->>SL1BEG1 INT_L_X26Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y112/INT_L.SW2END1->>FAN_ALT7 INT_L_X26Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y114/INT_L.SW2END1->>FAN_ALT7 INT_L_X26Y114/INT_L.SW2END1->>SW2BEG1 INT_R_X25Y111/INT_R.SR1END2->>WL1BEG1 INT_R_X25Y112/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X25Y112/INT_R.BYP_BOUNCE4->>FAN_ALT7 INT_R_X25Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y112/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y112/INT_R.SL1END1->>BYP_ALT4 INT_R_X25Y112/INT_R.SL1END1->>FAN_ALT6 INT_R_X25Y112/INT_R.SL1END1->>SE2BEG1 INT_R_X25Y112/INT_R.SL1END1->>SR1BEG2 INT_R_X25Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y113/INT_R.SW2END1->>FAN_ALT7 INT_R_X25Y113/INT_R.SW2END1->>NW2BEG2 INT_R_X25Y113/INT_R.SW2END1->>SL1BEG1 INT_R_X25Y113/INT_R.SW2END1->>SW2BEG1 INT_R_X25Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y114/INT_R.WW2END1->>FAN_ALT7 INT_R_X25Y114/INT_R.WW2END1->>NW2BEG2 INT_R_X27Y113/INT_R.SL1END1->>SW2BEG1 INT_R_X27Y114/INT_R.SL1END1->>SL1BEG1 INT_R_X27Y114/INT_R.SL1END1->>WW2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS13->>SL1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS13->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

mcreg[33] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX18 CLBLL_R_X23Y117/CLBLL_LL_B2 CLBLL_R_X23Y117/CLBLL_NW2A1 CLBLM_L_X24Y116/CLBLM_LOGIC_OUTS23 CLBLM_L_X24Y116/CLBLM_M_DMUX CLBLM_L_X24Y117/CLBLM_NW2A1 INT_L_X24Y116/LOGIC_OUTS_L23 INT_L_X24Y116/NW2BEG1 INT_L_X24Y117/NW2A1 INT_R_X23Y117/IMUX18 INT_R_X23Y117/NW2END1 VBRK_X60Y122/VBRK_NW2A1 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X24Y116/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X24Y116/INT_L.LOGIC_OUTS_L23->>NW2BEG1 INT_R_X23Y117/INT_R.NW2END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry_n_0 - 
wires: CLBLM_L_X22Y109/CLBLM_L_COUT CLBLM_L_X22Y109/CLBLM_L_COUT_N CLBLM_L_X22Y110/CLBLM_L_CIN 
pips: CLBLM_L_X22Y109/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__0_n_0 - 
wires: CLBLM_L_X22Y110/CLBLM_L_COUT CLBLM_L_X22Y110/CLBLM_L_COUT_N CLBLM_L_X22Y111/CLBLM_L_CIN 
pips: CLBLM_L_X22Y110/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__1_n_0 - 
wires: CLBLM_L_X22Y111/CLBLM_L_COUT CLBLM_L_X22Y111/CLBLM_L_COUT_N CLBLM_L_X22Y112/CLBLM_L_CIN 
pips: CLBLM_L_X22Y111/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__2_n_0 - 
wires: CLBLM_L_X22Y112/CLBLM_L_COUT CLBLM_L_X22Y112/CLBLM_L_COUT_N CLBLM_L_X22Y113/CLBLM_L_CIN 
pips: CLBLM_L_X22Y112/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__3_n_0 - 
wires: CLBLM_L_X22Y113/CLBLM_L_COUT CLBLM_L_X22Y113/CLBLM_L_COUT_N CLBLM_L_X22Y114/CLBLM_L_CIN 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__4_n_0 - 
wires: CLBLM_L_X22Y114/CLBLM_L_COUT CLBLM_L_X22Y114/CLBLM_L_COUT_N CLBLM_L_X22Y115/CLBLM_L_CIN 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__5_n_0 - 
wires: CLBLM_L_X22Y115/CLBLM_L_COUT CLBLM_L_X22Y115/CLBLM_L_COUT_N CLBLM_L_X22Y116/CLBLM_L_CIN 
pips: CLBLM_L_X22Y115/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__6_n_0 - 
wires: CLBLM_L_X22Y116/CLBLM_L_COUT CLBLM_L_X22Y116/CLBLM_L_COUT_N CLBLM_L_X22Y117/CLBLM_L_CIN 
pips: CLBLM_L_X22Y116/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__0_carry__7_n_7 - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX3 CLBLL_R_X23Y117/CLBLL_L_A2 CLBLM_L_X22Y117/CLBLM_LOGIC_OUTS16 CLBLM_L_X22Y117/CLBLM_L_AMUX INT_L_X22Y117/EL1BEG1 INT_L_X22Y117/LOGIC_OUTS_L16 INT_R_X23Y117/EL1END1 INT_R_X23Y117/IMUX3 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X22Y117/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X22Y117/INT_L.LOGIC_OUTS_L16->>EL1BEG1 INT_R_X23Y117/INT_R.EL1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry_n_0 - 
wires: CLBLM_L_X22Y109/CLBLM_M_COUT CLBLM_L_X22Y109/CLBLM_M_COUT_N CLBLM_L_X22Y110/CLBLM_M_CIN 
pips: CLBLM_L_X22Y109/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__0_n_0 - 
wires: CLBLM_L_X22Y110/CLBLM_M_COUT CLBLM_L_X22Y110/CLBLM_M_COUT_N CLBLM_L_X22Y111/CLBLM_M_CIN 
pips: CLBLM_L_X22Y110/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__1_n_0 - 
wires: CLBLM_L_X22Y111/CLBLM_M_COUT CLBLM_L_X22Y111/CLBLM_M_COUT_N CLBLM_L_X22Y112/CLBLM_M_CIN 
pips: CLBLM_L_X22Y111/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__2_n_0 - 
wires: CLBLM_L_X22Y112/CLBLM_M_COUT CLBLM_L_X22Y112/CLBLM_M_COUT_N CLBLM_L_X22Y113/CLBLM_M_CIN 
pips: CLBLM_L_X22Y112/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__3_n_0 - 
wires: CLBLM_L_X22Y113/CLBLM_M_COUT CLBLM_L_X22Y113/CLBLM_M_COUT_N CLBLM_L_X22Y114/CLBLM_M_CIN 
pips: CLBLM_L_X22Y113/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__4_n_0 - 
wires: CLBLM_L_X22Y114/CLBLM_M_COUT CLBLM_L_X22Y114/CLBLM_M_COUT_N CLBLM_L_X22Y115/CLBLM_M_CIN 
pips: CLBLM_L_X22Y114/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__5_n_0 - 
wires: CLBLM_L_X22Y115/CLBLM_M_COUT CLBLM_L_X22Y115/CLBLM_M_COUT_N CLBLM_L_X22Y116/CLBLM_M_CIN 
pips: CLBLM_L_X22Y115/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/minusOp_inferred__1_carry__6_n_0 - 
wires: CLBLM_L_X22Y116/CLBLM_M_COUT CLBLM_L_X22Y116/CLBLM_M_COUT_N CLBLM_L_X22Y117/CLBLM_M_CIN 
pips: CLBLM_L_X22Y116/CLBLM_L.CLBLM_M_COUT->CLBLM_M_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

minusOp0_in[32] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX10 CLBLL_R_X23Y117/CLBLL_L_A4 CLBLM_L_X22Y117/CLBLM_LOGIC_OUTS20 CLBLM_L_X22Y117/CLBLM_M_AMUX INT_L_X22Y116/ER1BEG_S0 INT_L_X22Y116/SR1END3 INT_L_X22Y117/ER1BEG0 INT_L_X22Y117/LOGIC_OUTS_L20 INT_L_X22Y117/SR1BEG3 INT_L_X22Y117/SR1END_N3_3 INT_R_X23Y117/ER1END0 INT_R_X23Y117/IMUX10 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X22Y117/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X22Y116/INT_L.SR1END3->>ER1BEG_S0 INT_L_X22Y117/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_R_X23Y117/INT_R.ER1END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[33]_i_1_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_CTRL0 CLBLL_R_X23Y109/CLBLL_L_SR CLBLL_R_X23Y109/CLBLL_WW4END2 CLBLL_R_X23Y110/CLBLL_CTRL0 CLBLL_R_X23Y110/CLBLL_L_SR CLBLL_R_X23Y111/CLBLL_CTRL0 CLBLL_R_X23Y111/CLBLL_ER1BEG3 CLBLL_R_X23Y111/CLBLL_L_SR CLBLL_R_X23Y112/CLBLL_CTRL0 CLBLL_R_X23Y112/CLBLL_CTRL1 CLBLL_R_X23Y112/CLBLL_LL_SR CLBLL_R_X23Y112/CLBLL_L_SR CLBLL_R_X23Y112/CLBLL_SW2A1 CLBLL_R_X23Y113/CLBLL_CTRL1 CLBLL_R_X23Y113/CLBLL_LL_SR CLBLL_R_X23Y114/CLBLL_CTRL0 CLBLL_R_X23Y114/CLBLL_CTRL1 CLBLL_R_X23Y114/CLBLL_LL_SR CLBLL_R_X23Y114/CLBLL_L_SR CLBLL_R_X23Y114/CLBLL_WR1END2 CLBLL_R_X23Y115/CLBLL_CTRL1 CLBLL_R_X23Y115/CLBLL_LL_SR CLBLL_R_X23Y115/CLBLL_WR1END2 CLBLL_R_X23Y116/CLBLL_CTRL0 CLBLL_R_X23Y116/CLBLL_L_SR CLBLL_R_X23Y117/CLBLL_CTRL0 CLBLL_R_X23Y117/CLBLL_L_SR CLBLL_R_X23Y118/CLBLL_NW2A2 CLBLL_R_X25Y109/CLBLL_FAN7 CLBLL_R_X25Y109/CLBLL_LL_CE CLBLL_R_X25Y109/CLBLL_WW4B2 CLBLL_R_X25Y110/CLBLL_FAN7 CLBLL_R_X25Y110/CLBLL_LL_CE CLBLL_R_X25Y111/CLBLL_FAN7 CLBLL_R_X25Y111/CLBLL_LL_CE CLBLL_R_X25Y114/CLBLL_WL1END3 CLBLL_R_X25Y117/CLBLL_WW2A1 CLBLL_R_X27Y109/CLBLL_SW2A1 CLBLL_R_X27Y111/CLBLL_SE2A1 CLBLL_R_X27Y112/CLBLL_FAN6 CLBLL_R_X27Y112/CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_LL_D CLBLL_R_X27Y115/CLBLL_LL_DMUX CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS23 CLBLL_R_X27Y116/CLBLL_FAN7 CLBLL_R_X27Y116/CLBLL_LL_CE CLBLM_L_X24Y109/CLBLM_WW4END2 CLBLM_L_X24Y111/CLBLM_ER1BEG3 CLBLM_L_X24Y112/CLBLM_SW2A1 CLBLM_L_X24Y113/CLBLM_FAN6 CLBLM_L_X24Y113/CLBLM_L_CE CLBLM_L_X24Y114/CLBLM_FAN6 CLBLM_L_X24Y114/CLBLM_L_CE CLBLM_L_X24Y114/CLBLM_WR1END2 CLBLM_L_X24Y115/CLBLM_FAN6 CLBLM_L_X24Y115/CLBLM_L_CE CLBLM_L_X24Y115/CLBLM_WR1END2 CLBLM_L_X24Y118/CLBLM_NW2A2 CLBLM_L_X26Y109/CLBLM_WW4B2 CLBLM_L_X26Y114/CLBLM_WL1END3 CLBLM_L_X26Y115/CLBLM_FAN7 CLBLM_L_X26Y115/CLBLM_M_CE CLBLM_L_X26Y117/CLBLM_FAN7 CLBLM_L_X26Y117/CLBLM_M_CE CLBLM_L_X26Y117/CLBLM_WW2A1 CLBLM_L_X28Y109/CLBLM_SW2A1 CLBLM_L_X28Y110/CLBLM_FAN6 CLBLM_L_X28Y110/CLBLM_L_CE CLBLM_L_X28Y111/CLBLM_FAN6 CLBLM_L_X28Y111/CLBLM_L_CE CLBLM_L_X28Y111/CLBLM_SE2A1 INT_L_X24Y109/WW4C2 INT_L_X24Y111/EL1BEG2 INT_L_X24Y111/ER1END3 INT_L_X24Y112/ER1END_N3_3 INT_L_X24Y112/SW2A1 INT_L_X24Y113/FAN_ALT6 INT_L_X24Y113/FAN_L6 INT_L_X24Y113/NR1BEG1 INT_L_X24Y113/SL1END1 INT_L_X24Y113/SS2END1 INT_L_X24Y113/SW2BEG1 INT_L_X24Y114/FAN_ALT6 INT_L_X24Y114/FAN_L6 INT_L_X24Y114/NR1END1 INT_L_X24Y114/SL1BEG1 INT_L_X24Y114/SR1END1 INT_L_X24Y114/SS2A1 INT_L_X24Y114/WR1BEG2 INT_L_X24Y115/FAN_ALT6 INT_L_X24Y115/FAN_L6 INT_L_X24Y115/SR1BEG1 INT_L_X24Y115/SS2BEG1 INT_L_X24Y115/SS2END1 INT_L_X24Y115/WR1BEG2 INT_L_X24Y115/WR1END1 INT_L_X24Y116/SS2A1 INT_L_X24Y117/NW2BEG2 INT_L_X24Y117/SS2BEG1 INT_L_X24Y117/WW2END1 INT_L_X24Y118/NW2A2 INT_L_X26Y109/WW4A2 INT_L_X26Y114/WL1BEG3 INT_L_X26Y115/BYP_ALT0 INT_L_X26Y115/BYP_BOUNCE0 INT_L_X26Y115/FAN_ALT7 INT_L_X26Y115/FAN_L7 INT_L_X26Y115/WL1BEG_N3 INT_L_X26Y115/WL1END0 INT_L_X26Y117/FAN_ALT7 INT_L_X26Y117/FAN_L7 INT_L_X26Y117/WR1END2 INT_L_X26Y117/WW2BEG1 INT_L_X28Y109/SW2A1 INT_L_X28Y110/FAN_ALT6 INT_L_X28Y110/FAN_L6 INT_L_X28Y110/SL1END1 INT_L_X28Y110/SW2BEG1 INT_L_X28Y111/FAN_ALT6 INT_L_X28Y111/FAN_L6 INT_L_X28Y111/SE2END1 INT_L_X28Y111/SL1BEG1 INT_R_X23Y109/CTRL0 INT_R_X23Y109/NN2BEG2 INT_R_X23Y109/WW4END2 INT_R_X23Y110/CTRL0 INT_R_X23Y110/NN2A2 INT_R_X23Y110/SR1END2 INT_R_X23Y111/CTRL0 INT_R_X23Y111/ER1BEG3 INT_R_X23Y111/NN2BEG2 INT_R_X23Y111/NN2END2 INT_R_X23Y111/SR1BEG2 INT_R_X23Y111/SR1END2 INT_R_X23Y112/CTRL0 INT_R_X23Y112/CTRL1 INT_R_X23Y112/NN2A2 INT_R_X23Y112/SR1BEG2 INT_R_X23Y112/SR1END2 INT_R_X23Y112/SW2END1 INT_R_X23Y113/CTRL1 INT_R_X23Y113/NN2BEG2 INT_R_X23Y113/NN2END2 INT_R_X23Y113/SR1BEG2 INT_R_X23Y113/SR1END2 INT_R_X23Y114/CTRL0 INT_R_X23Y114/CTRL1 INT_R_X23Y114/NN2A2 INT_R_X23Y114/SR1BEG2 INT_R_X23Y114/WR1END2 INT_R_X23Y115/CTRL1 INT_R_X23Y115/NN2END2 INT_R_X23Y115/NR1BEG2 INT_R_X23Y115/WR1END2 INT_R_X23Y116/CTRL0 INT_R_X23Y116/NR1END2 INT_R_X23Y117/CTRL0 INT_R_X23Y117/SR1END2 INT_R_X23Y118/NW2END2 INT_R_X23Y118/SR1BEG2 INT_R_X25Y109/FAN7 INT_R_X25Y109/FAN_ALT7 INT_R_X25Y109/SL1END2 INT_R_X25Y109/WW4B2 INT_R_X25Y110/FAN7 INT_R_X25Y110/FAN_ALT7 INT_R_X25Y110/SL1BEG2 INT_R_X25Y110/SL1END2 INT_R_X25Y111/EL1END2 INT_R_X25Y111/FAN7 INT_R_X25Y111/FAN_ALT7 INT_R_X25Y111/SL1BEG2 INT_R_X25Y114/WL1END3 INT_R_X25Y115/WL1END_N1_3 INT_R_X25Y115/WR1BEG1 INT_R_X25Y117/WW2A1 INT_R_X27Y109/SW2END1 INT_R_X27Y109/WW4BEG2 INT_R_X27Y111/SE2A1 INT_R_X27Y112/FAN6 INT_R_X27Y112/FAN_ALT6 INT_R_X27Y112/SE2BEG1 INT_R_X27Y112/SL1END1 INT_R_X27Y113/SL1BEG1 INT_R_X27Y113/SS2END1 INT_R_X27Y114/SS2A1 INT_R_X27Y115/LOGIC_OUTS23 INT_R_X27Y115/NN2BEG1 INT_R_X27Y115/SS2BEG1 INT_R_X27Y115/WL1BEG0 INT_R_X27Y116/FAN7 INT_R_X27Y116/FAN_ALT7 INT_R_X27Y116/NN2A1 INT_R_X27Y116/SR1END1 INT_R_X27Y117/NN2END1 INT_R_X27Y117/SR1BEG1 INT_R_X27Y117/WR1BEG2 VBRK_X60Y114/VBRK_WW4END2 VBRK_X60Y116/VBRK_ER1BEG3 VBRK_X60Y117/VBRK_SW2A1 VBRK_X60Y119/VBRK_WR1END2 VBRK_X60Y120/VBRK_WR1END2 VBRK_X60Y123/VBRK_NW2A2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y110/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y111/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y112/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y112/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y113/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y114/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y114/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y115/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X23Y116/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X23Y117/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X25Y109/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y110/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X25Y111/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y112/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLL_R_X27Y116/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X24Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y114/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X24Y115/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y110/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y111/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X24Y111/INT_L.ER1END3->>EL1BEG2 INT_L_X24Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y113/INT_L.SL1END1->>FAN_ALT6 INT_L_X24Y113/INT_L.SL1END1->>SW2BEG1 INT_L_X24Y113/INT_L.SS2END1->>NR1BEG1 INT_L_X24Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y114/INT_L.NR1END1->>WR1BEG2 INT_L_X24Y114/INT_L.SR1END1->>FAN_ALT6 INT_L_X24Y114/INT_L.SR1END1->>SL1BEG1 INT_L_X24Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X24Y115/INT_L.SS2END1->>SS2BEG1 INT_L_X24Y115/INT_L.WR1END1->>FAN_ALT6 INT_L_X24Y115/INT_L.WR1END1->>SR1BEG1 INT_L_X24Y115/INT_L.WR1END1->>WR1BEG2 INT_L_X24Y117/INT_L.WW2END1->>NW2BEG2 INT_L_X24Y117/INT_L.WW2END1->>SS2BEG1 INT_L_X26Y115/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y115/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X26Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y115/INT_L.WL1END0->>BYP_ALT0 INT_L_X26Y115/INT_L.WL1END0->>WL1BEG_N3 INT_L_X26Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y117/INT_L.WR1END2->>FAN_ALT7 INT_L_X26Y117/INT_L.WR1END2->>WW2BEG1 INT_L_X28Y110/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y110/INT_L.SL1END1->>FAN_ALT6 INT_L_X28Y110/INT_L.SL1END1->>SW2BEG1 INT_L_X28Y111/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y111/INT_L.SE2END1->>FAN_ALT6 INT_L_X28Y111/INT_L.SE2END1->>SL1BEG1 INT_R_X23Y109/INT_R.WW4END2->>CTRL0 INT_R_X23Y109/INT_R.WW4END2->>NN2BEG2 INT_R_X23Y110/INT_R.SR1END2->>CTRL0 INT_R_X23Y111/INT_R.NN2END2->>NN2BEG2 INT_R_X23Y111/INT_R.NN2END2->>SR1BEG2 INT_R_X23Y111/INT_R.SR1END2->>CTRL0 INT_R_X23Y111/INT_R.SR1END2->>ER1BEG3 INT_R_X23Y112/INT_R.SR1END2->>CTRL0 INT_R_X23Y112/INT_R.SR1END2->>CTRL1 INT_R_X23Y112/INT_R.SW2END1->>SR1BEG2 INT_R_X23Y113/INT_R.NN2END2->>NN2BEG2 INT_R_X23Y113/INT_R.NN2END2->>SR1BEG2 INT_R_X23Y113/INT_R.SR1END2->>CTRL1 INT_R_X23Y114/INT_R.WR1END2->>CTRL0 INT_R_X23Y114/INT_R.WR1END2->>CTRL1 INT_R_X23Y114/INT_R.WR1END2->>SR1BEG2 INT_R_X23Y115/INT_R.NN2END2->>NR1BEG2 INT_R_X23Y115/INT_R.WR1END2->>CTRL1 INT_R_X23Y116/INT_R.NR1END2->>CTRL0 INT_R_X23Y117/INT_R.SR1END2->>CTRL0 INT_R_X23Y118/INT_R.NW2END2->>SR1BEG2 INT_R_X25Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y109/INT_R.SL1END2->>FAN_ALT7 INT_R_X25Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y110/INT_R.SL1END2->>FAN_ALT7 INT_R_X25Y110/INT_R.SL1END2->>SL1BEG2 INT_R_X25Y111/INT_R.EL1END2->>FAN_ALT7 INT_R_X25Y111/INT_R.EL1END2->>SL1BEG2 INT_R_X25Y111/INT_R.FAN_ALT7->>FAN7 INT_R_X25Y115/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X27Y109/INT_R.SW2END1->>WW4BEG2 INT_R_X27Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y112/INT_R.SL1END1->>FAN_ALT6 INT_R_X27Y112/INT_R.SL1END1->>SE2BEG1 INT_R_X27Y113/INT_R.SS2END1->>SL1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS23->>NN2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS23->>SS2BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS23->>WL1BEG0 INT_R_X27Y116/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y116/INT_R.SR1END1->>FAN_ALT7 INT_R_X27Y117/INT_R.NN2END1->>SR1BEG1 INT_R_X27Y117/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

modreg[10] - 
wires: CLBLL_R_X25Y110/CLBLL_BYP1 CLBLL_R_X25Y110/CLBLL_LL_AX CLBLL_R_X25Y110/CLBLL_WW2END0 CLBLL_R_X27Y110/CLBLL_WW2END0 CLBLL_R_X29Y108/CLBLL_IMUX2 CLBLL_R_X29Y108/CLBLL_LL_A2 CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y110/CLBLL_L_AQ CLBLM_L_X26Y110/CLBLM_WW2END0 CLBLM_L_X28Y110/CLBLM_WW2END0 INT_L_X26Y110/WW2A0 INT_L_X28Y110/WW2A0 INT_R_X25Y110/BYP1 INT_R_X25Y110/BYP_ALT1 INT_R_X25Y110/WW2END0 INT_R_X27Y110/WW2BEG0 INT_R_X27Y110/WW2END0 INT_R_X29Y108/IMUX2 INT_R_X29Y108/SS2END0 INT_R_X29Y109/SS2A0 INT_R_X29Y110/LOGIC_OUTS0 INT_R_X29Y110/SS2BEG0 INT_R_X29Y110/WW2BEG0 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y110/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y110/INT_R.WW2END0->>BYP_ALT1 INT_R_X27Y110/INT_R.WW2END0->>WW2BEG0 INT_R_X29Y108/INT_R.SS2END0->>IMUX2 INT_R_X29Y110/INT_R.LOGIC_OUTS0->>SS2BEG0 INT_R_X29Y110/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[11] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX9 CLBLL_R_X29Y111/CLBLL_LL_AQ CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS4 CLBLL_R_X29Y111/CLBLL_L_A5 CLBLM_L_X28Y111/CLBLM_IMUX10 CLBLM_L_X28Y111/CLBLM_L_A4 INT_L_X28Y111/IMUX_L10 INT_L_X28Y111/WR1END1 INT_R_X29Y111/IMUX9 INT_R_X29Y111/LOGIC_OUTS4 INT_R_X29Y111/WR1BEG1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X28Y111/INT_L.WR1END1->>IMUX_L10 INT_R_X29Y111/INT_R.LOGIC_OUTS4->>IMUX9 INT_R_X29Y111/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[12] - 
wires: CLBLL_R_X27Y111/CLBLL_ER1BEG2 CLBLL_R_X27Y111/CLBLL_WW2END1 CLBLL_R_X29Y111/CLBLL_IMUX26 CLBLL_R_X29Y111/CLBLL_LL_BQ CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS5 CLBLL_R_X29Y111/CLBLL_L_B4 CLBLM_L_X28Y111/CLBLM_ER1BEG2 CLBLM_L_X28Y111/CLBLM_IMUX14 CLBLM_L_X28Y111/CLBLM_L_B1 CLBLM_L_X28Y111/CLBLM_WW2END1 INT_L_X28Y111/ER1END2 INT_L_X28Y111/IMUX_L14 INT_L_X28Y111/WW2A1 INT_R_X27Y111/ER1BEG2 INT_R_X27Y111/WW2END1 INT_R_X29Y111/IMUX26 INT_R_X29Y111/LOGIC_OUTS5 INT_R_X29Y111/WW2BEG1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y111/INT_L.ER1END2->>IMUX_L14 INT_R_X27Y111/INT_R.WW2END1->>ER1BEG2 INT_R_X29Y111/INT_R.LOGIC_OUTS5->>IMUX26 INT_R_X29Y111/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[13] - 
wires: CLBLL_R_X29Y111/CLBLL_IMUX21 CLBLL_R_X29Y111/CLBLL_LL_CQ CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS6 CLBLL_R_X29Y111/CLBLL_L_C4 CLBLM_L_X28Y111/CLBLM_IMUX23 CLBLM_L_X28Y111/CLBLM_L_C3 INT_L_X28Y111/IMUX_L23 INT_L_X28Y111/WR1END3 INT_R_X29Y111/IMUX21 INT_R_X29Y111/LOGIC_OUTS6 INT_R_X29Y111/WR1BEG3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X28Y111/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 INT_L_X28Y111/INT_L.WR1END3->>IMUX_L23 INT_R_X29Y111/INT_R.LOGIC_OUTS6->>IMUX21 INT_R_X29Y111/INT_R.LOGIC_OUTS6->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[14] - 
wires: CLBLL_R_X27Y111/CLBLL_WW2END3 CLBLL_R_X27Y112/CLBLL_BYP0 CLBLL_R_X27Y112/CLBLL_L_AX CLBLL_R_X29Y111/CLBLL_LL_DQ CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y113/CLBLL_IMUX7 CLBLL_R_X29Y113/CLBLL_LL_A1 CLBLM_L_X28Y111/CLBLM_WW2END3 INT_L_X28Y111/WW2A3 INT_R_X27Y111/WW2END3 INT_R_X27Y112/BYP0 INT_R_X27Y112/BYP_ALT0 INT_R_X27Y112/WW2END_N0_3 INT_R_X29Y111/LOGIC_OUTS7 INT_R_X29Y111/NN2BEG3 INT_R_X29Y111/WW2BEG3 INT_R_X29Y112/NN2A3 INT_R_X29Y113/IMUX7 INT_R_X29Y113/NN2END3 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 INT_R_X27Y112/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y112/INT_R.WW2END_N0_3->>BYP_ALT0 INT_R_X29Y111/INT_R.LOGIC_OUTS7->>NN2BEG3 INT_R_X29Y111/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X29Y113/INT_R.NN2END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[15] - 
wires: CLBLL_R_X27Y112/CLBLL_BYP5 CLBLL_R_X27Y112/CLBLL_L_BX CLBLL_R_X27Y113/CLBLL_NW2A0 CLBLL_R_X29Y113/CLBLL_IMUX17 CLBLL_R_X29Y113/CLBLL_LL_B3 CLBLM_L_X28Y112/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y112/CLBLM_L_AQ CLBLM_L_X28Y113/CLBLM_NW2A0 INT_L_X28Y112/LOGIC_OUTS_L0 INT_L_X28Y112/NE2BEG0 INT_L_X28Y112/NW2BEG0 INT_L_X28Y113/NE2A0 INT_L_X28Y113/NW2A0 INT_R_X27Y112/BYP5 INT_R_X27Y112/BYP_ALT5 INT_R_X27Y112/FAN_ALT3 INT_R_X27Y112/FAN_BOUNCE3 INT_R_X27Y112/NW2END_S0_0 INT_R_X27Y113/NW2END0 INT_R_X29Y112/NE2END_S3_0 INT_R_X29Y113/IMUX17 INT_R_X29Y113/NE2END0 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y112/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X28Y112/INT_L.LOGIC_OUTS_L0->>NE2BEG0 INT_L_X28Y112/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_R_X27Y112/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y112/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y112/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X27Y112/INT_R.NW2END_S0_0->>FAN_ALT3 INT_R_X29Y113/INT_R.NE2END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[16] - 
wires: CLBLL_R_X25Y113/CLBLL_WW2A0 CLBLL_R_X27Y114/CLBLL_IMUX5 CLBLL_R_X27Y114/CLBLL_LL_AQ CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y114/CLBLL_L_A6 CLBLM_L_X24Y113/CLBLM_IMUX10 CLBLM_L_X24Y113/CLBLM_L_A4 CLBLM_L_X26Y113/CLBLM_WW2A0 INT_L_X24Y113/IMUX_L10 INT_L_X24Y113/WW2END0 INT_L_X26Y113/SW2END0 INT_L_X26Y113/WW2BEG0 INT_R_X25Y113/WW2A0 INT_R_X27Y113/SW2A0 INT_R_X27Y114/IMUX5 INT_R_X27Y114/LOGIC_OUTS4 INT_R_X27Y114/NL1BEG_N3 INT_R_X27Y114/SW2BEG0 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_R_X27Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X24Y113/INT_L.WW2END0->>IMUX_L10 INT_L_X26Y113/INT_L.SW2END0->>WW2BEG0 INT_R_X27Y114/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y114/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X27Y114/INT_R.NL1BEG_N3->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[17] - 
wires: CLBLL_R_X25Y114/CLBLL_EL1BEG3 CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y115/CLBLL_L_AQ CLBLL_R_X27Y114/CLBLL_IMUX13 CLBLL_R_X27Y114/CLBLL_L_B6 CLBLM_L_X24Y114/CLBLM_IMUX3 CLBLM_L_X24Y114/CLBLM_L_A2 CLBLM_L_X26Y114/CLBLM_EL1BEG3 INT_L_X24Y114/FAN_ALT3 INT_L_X24Y114/FAN_BOUNCE3 INT_L_X24Y114/IMUX_L3 INT_L_X24Y114/WL1END3 INT_L_X24Y115/WL1END_N1_3 INT_L_X26Y114/EL1BEG2 INT_L_X26Y114/EL1END3 INT_R_X25Y114/EL1BEG3 INT_R_X25Y114/WL1BEG3 INT_R_X25Y115/EL1BEG_N3 INT_R_X25Y115/LOGIC_OUTS0 INT_R_X25Y115/WL1BEG_N3 INT_R_X27Y114/EL1END2 INT_R_X27Y114/IMUX13 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y114/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X24Y114/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X24Y114/INT_L.FAN_BOUNCE3->>IMUX_L3 INT_L_X24Y114/INT_L.WL1END3->>FAN_ALT3 INT_L_X26Y114/INT_L.EL1END3->>EL1BEG2 INT_R_X25Y115/INT_R.LOGIC_OUTS0->>EL1BEG_N3 INT_R_X25Y115/INT_R.LOGIC_OUTS0->>WL1BEG_N3 INT_R_X27Y114/INT_R.EL1END2->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[18] - 
wires: CLBLL_R_X25Y113/CLBLL_WW2A1 CLBLL_R_X25Y114/CLBLL_EE2A1 CLBLL_R_X27Y114/CLBLL_BYP2 CLBLL_R_X27Y114/CLBLL_LL_BQ CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y114/CLBLL_L_CX CLBLM_L_X24Y113/CLBLM_IMUX19 CLBLM_L_X24Y113/CLBLM_L_B2 CLBLM_L_X26Y113/CLBLM_WW2A1 CLBLM_L_X26Y114/CLBLM_EE2A1 INT_L_X24Y113/IMUX_L19 INT_L_X24Y113/NL1BEG1 INT_L_X24Y113/WW2END1 INT_L_X24Y114/EE2BEG1 INT_L_X24Y114/NL1END1 INT_L_X26Y113/SW2END1 INT_L_X26Y113/WW2BEG1 INT_L_X26Y114/EE2END1 INT_L_X26Y114/ER1BEG2 INT_R_X25Y113/WW2A1 INT_R_X25Y114/EE2A1 INT_R_X27Y113/SW2A1 INT_R_X27Y114/BYP2 INT_R_X27Y114/BYP_ALT2 INT_R_X27Y114/ER1END2 INT_R_X27Y114/LOGIC_OUTS5 INT_R_X27Y114/SW2BEG1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_BYP2->CLBLL_L_CX CLBLL_R_X27Y114/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X24Y113/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X24Y113/INT_L.WW2END1->>IMUX_L19 INT_L_X24Y113/INT_L.WW2END1->>NL1BEG1 INT_L_X24Y114/INT_L.NL1END1->>EE2BEG1 INT_L_X26Y113/INT_L.SW2END1->>WW2BEG1 INT_L_X26Y114/INT_L.EE2END1->>ER1BEG2 INT_R_X27Y114/INT_R.BYP_ALT2->>BYP2 INT_R_X27Y114/INT_R.ER1END2->>BYP_ALT2 INT_R_X27Y114/INT_R.LOGIC_OUTS5->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[19] - 
wires: CLBLL_R_X25Y114/CLBLL_WW2A2 CLBLL_R_X27Y114/CLBLL_BYP7 CLBLL_R_X27Y114/CLBLL_LL_CQ CLBLL_R_X27Y114/CLBLL_LOGIC_OUTS6 CLBLL_R_X27Y114/CLBLL_L_DX CLBLM_L_X24Y114/CLBLM_IMUX14 CLBLM_L_X24Y114/CLBLM_L_B1 CLBLM_L_X26Y114/CLBLM_WW2A2 INT_L_X24Y114/IMUX_L14 INT_L_X24Y114/WW2END2 INT_L_X26Y113/ER1BEG3 INT_L_X26Y113/SW2END2 INT_L_X26Y114/WR1END3 INT_L_X26Y114/WW2BEG2 INT_R_X25Y114/WW2A2 INT_R_X27Y113/ER1END3 INT_R_X27Y113/NR1BEG3 INT_R_X27Y113/SW2A2 INT_R_X27Y114/BYP7 INT_R_X27Y114/BYP_ALT7 INT_R_X27Y114/ER1END_N3_3 INT_R_X27Y114/LOGIC_OUTS6 INT_R_X27Y114/NR1END3 INT_R_X27Y114/SW2BEG2 INT_R_X27Y114/WR1BEG3 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_BYP7->CLBLL_L_DX CLBLL_R_X27Y114/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X24Y114/INT_L.WW2END2->>IMUX_L14 INT_L_X26Y113/INT_L.SW2END2->>ER1BEG3 INT_L_X26Y114/INT_L.WR1END3->>WW2BEG2 INT_R_X27Y113/INT_R.ER1END3->>NR1BEG3 INT_R_X27Y114/INT_R.BYP_ALT7->>BYP7 INT_R_X27Y114/INT_R.LOGIC_OUTS6->>SW2BEG2 INT_R_X27Y114/INT_R.LOGIC_OUTS6->>WR1BEG3 INT_R_X27Y114/INT_R.NR1END3->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[1] - 
wires: CLBLM_L_X28Y108/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y108/CLBLM_L_AQ CLBLM_L_X28Y109/CLBLM_IMUX0 CLBLM_L_X28Y109/CLBLM_L_A3 CLBLM_L_X28Y110/CLBLM_IMUX9 CLBLM_L_X28Y110/CLBLM_L_A5 INT_L_X28Y108/LOGIC_OUTS_L0 INT_L_X28Y108/NR1BEG0 INT_L_X28Y109/IMUX_L0 INT_L_X28Y109/NR1BEG0 INT_L_X28Y109/NR1END0 INT_L_X28Y110/IMUX_L9 INT_L_X28Y110/NR1END0 
pips: CLBLM_L_X28Y108/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y109/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X28Y108/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X28Y109/INT_L.NR1END0->>IMUX_L0 INT_L_X28Y109/INT_L.NR1END0->>NR1BEG0 INT_L_X28Y110/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[20] - 
wires: CLBLL_R_X25Y115/CLBLL_EL1BEG0 CLBLL_R_X25Y115/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y115/CLBLL_L_BQ CLBLL_R_X27Y114/CLBLL_BYP0 CLBLL_R_X27Y114/CLBLL_L_AX CLBLM_L_X24Y114/CLBLM_IMUX20 CLBLM_L_X24Y114/CLBLM_L_C2 CLBLM_L_X26Y115/CLBLM_EL1BEG0 INT_L_X24Y114/IMUX_L20 INT_L_X24Y114/SW2END1 INT_L_X26Y114/EL1END_S3_0 INT_L_X26Y114/SE2A0 INT_L_X26Y115/EL1END0 INT_L_X26Y115/SE2BEG0 INT_R_X25Y114/SW2A1 INT_R_X25Y115/EL1BEG0 INT_R_X25Y115/LOGIC_OUTS1 INT_R_X25Y115/SW2BEG1 INT_R_X27Y114/BYP0 INT_R_X27Y114/BYP_ALT0 INT_R_X27Y114/SE2END0 
pips: CLBLL_R_X25Y115/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y114/CLBLL_R.CLBLL_BYP0->CLBLL_L_AX CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X24Y114/INT_L.SW2END1->>IMUX_L20 INT_L_X26Y115/INT_L.EL1END0->>SE2BEG0 INT_R_X25Y115/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X25Y115/INT_R.LOGIC_OUTS1->>SW2BEG1 INT_R_X27Y114/INT_R.BYP_ALT0->>BYP0 INT_R_X27Y114/INT_R.SE2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[21] - 
wires: CLBLL_R_X25Y115/CLBLL_WW4C0 CLBLL_R_X27Y115/CLBLL_WW4A0 CLBLL_R_X29Y114/CLBLL_IMUX7 CLBLL_R_X29Y114/CLBLL_LL_A1 CLBLM_L_X24Y114/CLBLM_IMUX39 CLBLM_L_X24Y114/CLBLM_L_D3 CLBLM_L_X26Y115/CLBLM_WW4C0 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS0 CLBLM_L_X28Y115/CLBLM_L_AQ CLBLM_L_X28Y115/CLBLM_WW4A0 INT_L_X24Y112/NR1BEG3 INT_L_X24Y112/SS2END3 INT_L_X24Y113/NR1BEG3 INT_L_X24Y113/NR1END3 INT_L_X24Y113/SS2A3 INT_L_X24Y113/SS2END_N0_3 INT_L_X24Y114/IMUX_L39 INT_L_X24Y114/NR1END3 INT_L_X24Y114/SS2BEG3 INT_L_X24Y114/WW4END_S0_0 INT_L_X24Y115/WW4END0 INT_L_X26Y115/WW4B0 INT_L_X28Y114/EL1BEG3 INT_L_X28Y115/EL1BEG_N3 INT_L_X28Y115/LOGIC_OUTS_L0 INT_L_X28Y115/WW4BEG0 INT_R_X25Y115/WW4C0 INT_R_X27Y115/WW4A0 INT_R_X29Y114/EL1END3 INT_R_X29Y114/IMUX7 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X24Y114/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X24Y112/INT_L.SS2END3->>NR1BEG3 INT_L_X24Y113/INT_L.NR1END3->>NR1BEG3 INT_L_X24Y114/INT_L.NR1END3->>IMUX_L39 INT_L_X24Y114/INT_L.WW4END_S0_0->>SS2BEG3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_R_X29Y114/INT_R.EL1END3->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[22] - 
wires: CLBLL_R_X25Y115/CLBLL_WW4C1 CLBLL_R_X27Y115/CLBLL_WW4A1 CLBLL_R_X29Y114/CLBLL_IMUX15 CLBLL_R_X29Y114/CLBLL_LL_B1 CLBLM_L_X24Y115/CLBLM_IMUX0 CLBLM_L_X24Y115/CLBLM_L_A3 CLBLM_L_X26Y115/CLBLM_WW4C1 CLBLM_L_X28Y115/CLBLM_LOGIC_OUTS1 CLBLM_L_X28Y115/CLBLM_L_BQ CLBLM_L_X28Y115/CLBLM_WW4A1 INT_L_X24Y115/GFAN0 INT_L_X24Y115/IMUX_L0 INT_L_X24Y115/WW4END1 INT_L_X26Y115/WW4B1 INT_L_X28Y114/ER1BEG3 INT_L_X28Y114/SR1END2 INT_L_X28Y115/LOGIC_OUTS_L1 INT_L_X28Y115/SR1BEG2 INT_L_X28Y115/WW4BEG1 INT_R_X25Y115/WW4C1 INT_R_X27Y115/WW4A1 INT_R_X29Y114/ER1END3 INT_R_X29Y114/IMUX15 INT_R_X29Y115/ER1END_N3_3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X24Y115/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X28Y115/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X24Y115/INT_L.GFAN0->>IMUX_L0 INT_L_X24Y115/INT_L.WW4END1->>GFAN0 INT_L_X28Y114/INT_L.SR1END2->>ER1BEG3 INT_L_X28Y115/INT_L.LOGIC_OUTS_L1->>SR1BEG2 INT_L_X28Y115/INT_L.LOGIC_OUTS_L1->>WW4BEG1 INT_R_X29Y114/INT_R.ER1END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[23] - 
wires: CLBLL_R_X27Y114/CLBLL_BYP5 CLBLL_R_X27Y114/CLBLL_L_BX CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y115/CLBLL_L_AQ CLBLM_L_X26Y115/CLBLM_BYP1 CLBLM_L_X26Y115/CLBLM_M_AX INT_L_X26Y115/BYP_ALT1 INT_L_X26Y115/BYP_L1 INT_L_X26Y115/WR1END1 INT_R_X27Y114/BYP5 INT_R_X27Y114/BYP_ALT5 INT_R_X27Y114/SR1END1 INT_R_X27Y115/LOGIC_OUTS0 INT_R_X27Y115/SR1BEG1 INT_R_X27Y115/WR1BEG1 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_BYP5->CLBLL_L_BX CLBLL_R_X27Y115/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y115/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X26Y115/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y115/INT_L.WR1END1->>BYP_ALT1 INT_R_X27Y114/INT_R.BYP_ALT5->>BYP5 INT_R_X27Y114/INT_R.SR1END1->>BYP_ALT5 INT_R_X27Y115/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X27Y115/INT_R.LOGIC_OUTS0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[24] - 
wires: CLBLL_R_X27Y115/CLBLL_WW2A0 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y115/CLBLL_L_AQ CLBLL_R_X29Y116/CLBLL_IMUX6 CLBLL_R_X29Y116/CLBLL_L_A1 CLBLM_L_X26Y115/CLBLM_BYP4 CLBLM_L_X26Y115/CLBLM_M_BX CLBLM_L_X28Y115/CLBLM_WW2A0 INT_L_X26Y115/BYP_ALT4 INT_L_X26Y115/BYP_L4 INT_L_X26Y115/WW2END0 INT_L_X28Y115/WR1END1 INT_L_X28Y115/WW2BEG0 INT_R_X27Y115/WW2A0 INT_R_X29Y115/LOGIC_OUTS0 INT_R_X29Y115/NR1BEG0 INT_R_X29Y115/WR1BEG1 INT_R_X29Y116/IMUX6 INT_R_X29Y116/NL1BEG_N3 INT_R_X29Y116/NR1END0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLM_L_X26Y115/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X26Y115/INT_L.BYP_ALT4->>BYP_L4 INT_L_X26Y115/INT_L.WW2END0->>BYP_ALT4 INT_L_X28Y115/INT_L.WR1END1->>WW2BEG0 INT_R_X29Y115/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X29Y115/INT_R.LOGIC_OUTS0->>WR1BEG1 INT_R_X29Y116/INT_R.NL1BEG_N3->>IMUX6 INT_R_X29Y116/INT_R.NR1END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[25] - 
wires: CLBLL_R_X27Y115/CLBLL_WL1END3 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y115/CLBLL_L_BQ CLBLL_R_X29Y116/CLBLL_IMUX16 CLBLL_R_X29Y116/CLBLL_L_B3 CLBLM_L_X26Y115/CLBLM_BYP3 CLBLM_L_X26Y115/CLBLM_M_CX CLBLM_L_X28Y115/CLBLM_WL1END3 INT_L_X26Y115/BYP_ALT3 INT_L_X26Y115/BYP_L3 INT_L_X26Y115/WL1END2 INT_L_X28Y115/WL1BEG3 INT_L_X28Y116/WL1BEG_N3 INT_L_X28Y116/WR1END1 INT_R_X27Y115/WL1BEG2 INT_R_X27Y115/WL1END3 INT_R_X27Y116/WL1END_N1_3 INT_R_X29Y115/LOGIC_OUTS1 INT_R_X29Y115/NL1BEG0 INT_R_X29Y115/NL1END_S3_0 INT_R_X29Y116/IMUX16 INT_R_X29Y116/NL1END0 INT_R_X29Y116/WR1BEG1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X26Y115/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X26Y115/INT_L.BYP_ALT3->>BYP_L3 INT_L_X26Y115/INT_L.WL1END2->>BYP_ALT3 INT_L_X28Y116/INT_L.WR1END1->>WL1BEG_N3 INT_R_X27Y115/INT_R.WL1END3->>WL1BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X29Y116/INT_R.NL1END0->>IMUX16 INT_R_X29Y116/INT_R.NL1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[26] - 
wires: CLBLL_R_X27Y115/CLBLL_WW2A2 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y115/CLBLL_L_CQ CLBLL_R_X29Y116/CLBLL_IMUX20 CLBLL_R_X29Y116/CLBLL_L_C2 CLBLM_L_X26Y115/CLBLM_BYP6 CLBLM_L_X26Y115/CLBLM_M_DX CLBLM_L_X28Y115/CLBLM_WW2A2 INT_L_X26Y115/BYP_ALT6 INT_L_X26Y115/BYP_L6 INT_L_X26Y115/WW2END2 INT_L_X28Y115/WR1END3 INT_L_X28Y115/WW2BEG2 INT_R_X27Y115/WW2A2 INT_R_X29Y115/LOGIC_OUTS2 INT_R_X29Y115/NR1BEG2 INT_R_X29Y115/WR1BEG3 INT_R_X29Y116/IMUX20 INT_R_X29Y116/NR1END2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X26Y115/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X26Y115/INT_L.BYP_ALT6->>BYP_L6 INT_L_X26Y115/INT_L.WW2END2->>BYP_ALT6 INT_L_X28Y115/INT_L.WR1END3->>WW2BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X29Y115/INT_R.LOGIC_OUTS2->>WR1BEG3 INT_R_X29Y116/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[27] - 
wires: CLBLL_R_X27Y116/CLBLL_BYP1 CLBLL_R_X27Y116/CLBLL_LL_AX CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y116/CLBLL_L_AQ CLBLL_R_X27Y117/CLBLL_NE2A0 CLBLM_L_X28Y117/CLBLM_IMUX0 CLBLM_L_X28Y117/CLBLM_L_A3 CLBLM_L_X28Y117/CLBLM_NE2A0 INT_L_X28Y116/NE2END_S3_0 INT_L_X28Y117/IMUX_L0 INT_L_X28Y117/NE2END0 INT_R_X27Y116/BYP1 INT_R_X27Y116/BYP_ALT1 INT_R_X27Y116/FAN_ALT5 INT_R_X27Y116/FAN_BOUNCE5 INT_R_X27Y116/LOGIC_OUTS0 INT_R_X27Y116/NE2BEG0 INT_R_X27Y116/NL1BEG_N3 INT_R_X27Y117/NE2A0 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X28Y117/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y117/INT_L.NE2END0->>IMUX_L0 INT_R_X27Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X27Y116/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y116/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X27Y116/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X27Y116/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y116/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[28] - 
wires: CLBLL_R_X25Y116/CLBLL_ER1BEG2 CLBLL_R_X25Y116/CLBLL_WW2END1 CLBLL_R_X27Y116/CLBLL_BYP4 CLBLL_R_X27Y116/CLBLL_LL_BX CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y116/CLBLL_L_BQ CLBLL_R_X27Y117/CLBLL_NE2A1 CLBLM_L_X26Y116/CLBLM_ER1BEG2 CLBLM_L_X26Y116/CLBLM_WW2END1 CLBLM_L_X28Y117/CLBLM_BYP1 CLBLM_L_X28Y117/CLBLM_M_AX CLBLM_L_X28Y117/CLBLM_NE2A1 INT_L_X26Y116/EL1BEG1 INT_L_X26Y116/ER1END2 INT_L_X26Y116/WW2A1 INT_L_X28Y117/BYP_ALT1 INT_L_X28Y117/BYP_L1 INT_L_X28Y117/NE2END1 INT_R_X25Y116/ER1BEG2 INT_R_X25Y116/WW2END1 INT_R_X27Y116/BYP4 INT_R_X27Y116/BYP_ALT4 INT_R_X27Y116/EL1END1 INT_R_X27Y116/LOGIC_OUTS1 INT_R_X27Y116/NE2BEG1 INT_R_X27Y116/WW2BEG1 INT_R_X27Y117/NE2A1 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y117/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX INT_L_X26Y116/INT_L.ER1END2->>EL1BEG1 INT_L_X28Y117/INT_L.BYP_ALT1->>BYP_L1 INT_L_X28Y117/INT_L.NE2END1->>BYP_ALT1 INT_R_X25Y116/INT_R.WW2END1->>ER1BEG2 INT_R_X27Y116/INT_R.BYP_ALT4->>BYP4 INT_R_X27Y116/INT_R.EL1END1->>BYP_ALT4 INT_R_X27Y116/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X27Y116/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[29] - 
wires: CLBLL_R_X27Y115/CLBLL_SE2A2 CLBLL_R_X27Y116/CLBLL_BYP3 CLBLL_R_X27Y116/CLBLL_LL_CX CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS2 CLBLL_R_X27Y116/CLBLL_L_CQ CLBLL_R_X27Y116/CLBLL_WR1END3 CLBLM_L_X28Y115/CLBLM_SE2A2 CLBLM_L_X28Y116/CLBLM_WR1END3 CLBLM_L_X28Y117/CLBLM_BYP4 CLBLM_L_X28Y117/CLBLM_M_BX INT_L_X28Y115/NR1BEG2 INT_L_X28Y115/SE2END2 INT_L_X28Y116/NL1BEG1 INT_L_X28Y116/NR1END2 INT_L_X28Y116/WR1BEG3 INT_L_X28Y117/BYP_ALT4 INT_L_X28Y117/BYP_L4 INT_L_X28Y117/NL1END1 INT_R_X27Y115/SE2A2 INT_R_X27Y116/BYP3 INT_R_X27Y116/BYP_ALT3 INT_R_X27Y116/LOGIC_OUTS2 INT_R_X27Y116/SE2BEG2 INT_R_X27Y116/WR1END3 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X28Y117/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX INT_L_X28Y115/INT_L.SE2END2->>NR1BEG2 INT_L_X28Y116/INT_L.NR1END2->>NL1BEG1 INT_L_X28Y116/INT_L.NR1END2->>WR1BEG3 INT_L_X28Y117/INT_L.BYP_ALT4->>BYP_L4 INT_L_X28Y117/INT_L.NL1END1->>BYP_ALT4 INT_R_X27Y116/INT_R.BYP_ALT3->>BYP3 INT_R_X27Y116/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X27Y116/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[2] - 
wires: CLBLL_R_X27Y110/CLBLL_ER1BEG2 CLBLL_R_X27Y110/CLBLL_WW2END1 CLBLL_R_X29Y108/CLBLL_IMUX15 CLBLL_R_X29Y108/CLBLL_LL_B1 CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y110/CLBLL_L_BQ CLBLM_L_X28Y110/CLBLM_ER1BEG2 CLBLM_L_X28Y110/CLBLM_IMUX14 CLBLM_L_X28Y110/CLBLM_L_B1 CLBLM_L_X28Y110/CLBLM_WW2END1 INT_L_X28Y108/ER1BEG3 INT_L_X28Y108/SS2END2 INT_L_X28Y109/SS2A2 INT_L_X28Y110/ER1END2 INT_L_X28Y110/IMUX_L14 INT_L_X28Y110/SS2BEG2 INT_L_X28Y110/WW2A1 INT_R_X27Y110/ER1BEG2 INT_R_X27Y110/WW2END1 INT_R_X29Y108/ER1END3 INT_R_X29Y108/IMUX15 INT_R_X29Y109/ER1END_N3_3 INT_R_X29Y110/LOGIC_OUTS1 INT_R_X29Y110/WW2BEG1 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X28Y108/INT_L.SS2END2->>ER1BEG3 INT_L_X28Y110/INT_L.ER1END2->>IMUX_L14 INT_L_X28Y110/INT_L.ER1END2->>SS2BEG2 INT_R_X27Y110/INT_R.WW2END1->>ER1BEG2 INT_R_X29Y108/INT_R.ER1END3->>IMUX15 INT_R_X29Y110/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[30] - 
wires: CLBLL_R_X27Y116/CLBLL_BYP6 CLBLL_R_X27Y116/CLBLL_LL_DX CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS3 CLBLL_R_X27Y116/CLBLL_L_DQ CLBLL_R_X27Y117/CLBLL_NE2A3 CLBLL_R_X27Y118/CLBLL_NW2A3 CLBLM_L_X28Y117/CLBLM_BYP3 CLBLM_L_X28Y117/CLBLM_M_CX CLBLM_L_X28Y117/CLBLM_NE2A3 CLBLM_L_X28Y118/CLBLM_NW2A3 INT_L_X28Y117/BYP_ALT3 INT_L_X28Y117/BYP_L3 INT_L_X28Y117/NE2END3 INT_L_X28Y117/NW2BEG3 INT_L_X28Y118/NW2A3 INT_R_X27Y116/BYP6 INT_R_X27Y116/BYP_ALT6 INT_R_X27Y116/LOGIC_OUTS3 INT_R_X27Y116/NE2BEG3 INT_R_X27Y116/SL1END3 INT_R_X27Y117/NE2A3 INT_R_X27Y117/SL1BEG3 INT_R_X27Y117/SR1END3 INT_R_X27Y118/NW2END3 INT_R_X27Y118/SR1BEG3 INT_R_X27Y118/SR1END_N3_3 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X28Y117/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX INT_L_X28Y117/INT_L.BYP_ALT3->>BYP_L3 INT_L_X28Y117/INT_L.NE2END3->>BYP_ALT3 INT_L_X28Y117/INT_L.NE2END3->>NW2BEG3 INT_R_X27Y116/INT_R.BYP_ALT6->>BYP6 INT_R_X27Y116/INT_R.LOGIC_OUTS3->>NE2BEG3 INT_R_X27Y116/INT_R.SL1END3->>BYP_ALT6 INT_R_X27Y117/INT_R.SR1END3->>SL1BEG3 INT_R_X27Y118/INT_R.NW2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[31] - 
wires: CLBLL_R_X27Y116/CLBLL_ER1BEG3 CLBLL_R_X27Y116/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y116/CLBLL_L_AMUX CLBLM_L_X26Y117/CLBLM_BYP1 CLBLM_L_X26Y117/CLBLM_M_AX CLBLM_L_X28Y116/CLBLM_ER1BEG3 CLBLM_L_X28Y117/CLBLM_BYP6 CLBLM_L_X28Y117/CLBLM_M_DX INT_L_X26Y116/FAN_BOUNCE_S3_6 INT_L_X26Y117/BYP_ALT1 INT_L_X26Y117/BYP_L1 INT_L_X26Y117/FAN_ALT6 INT_L_X26Y117/FAN_BOUNCE6 INT_L_X26Y117/NW2END2 INT_L_X28Y116/ER1END3 INT_L_X28Y116/NR1BEG3 INT_L_X28Y117/BYP_ALT6 INT_L_X28Y117/BYP_L6 INT_L_X28Y117/ER1END_N3_3 INT_L_X28Y117/NR1END3 INT_R_X27Y116/ER1BEG3 INT_R_X27Y116/LOGIC_OUTS16 INT_R_X27Y116/NW2BEG2 INT_R_X27Y117/NW2A2 
pips: CLBLL_R_X27Y116/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X26Y117/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X28Y117/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX INT_L_X26Y117/INT_L.BYP_ALT1->>BYP_L1 INT_L_X26Y117/INT_L.FAN_ALT6->>FAN_BOUNCE6 INT_L_X26Y117/INT_L.FAN_BOUNCE6->>BYP_ALT1 INT_L_X26Y117/INT_L.NW2END2->>FAN_ALT6 INT_L_X28Y116/INT_L.ER1END3->>NR1BEG3 INT_L_X28Y117/INT_L.BYP_ALT6->>BYP_L6 INT_L_X28Y117/INT_L.NR1END3->>BYP_ALT6 INT_R_X27Y116/INT_R.LOGIC_OUTS16->>ER1BEG3 INT_R_X27Y116/INT_R.LOGIC_OUTS16->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[3] - 
wires: CLBLL_L_X32Y109/CLBLL_LL_BQ CLBLL_L_X32Y109/CLBLL_LOGIC_OUTS5 CLBLL_L_X32Y109/CLBLL_WW2A1 CLBLL_R_X29Y109/CLBLL_WR1END3 CLBLM_L_X28Y110/CLBLM_IMUX21 CLBLM_L_X28Y110/CLBLM_L_C4 CLBLM_L_X30Y109/CLBLM_IMUX3 CLBLM_L_X30Y109/CLBLM_L_A2 CLBLM_L_X30Y109/CLBLM_WR1END3 CLK_FEED_X78Y114/CLK_FEED_WW2A1 INT_INTERFACE_R_X31Y109/INT_INTERFACE_WW2A1 INT_L_X28Y110/IMUX_L21 INT_L_X28Y110/NW2END3 INT_L_X30Y109/IMUX_L3 INT_L_X30Y109/WR1BEG3 INT_L_X30Y109/WW2END1 INT_L_X32Y109/LOGIC_OUTS_L5 INT_L_X32Y109/WW2BEG1 INT_R_X29Y109/NW2BEG3 INT_R_X29Y109/WR1END3 INT_R_X29Y110/NW2A3 INT_R_X31Y109/WW2A1 VBRK_X73Y114/VBRK_WR1END3 VBRK_X79Y114/VBRK_WW2A1 
pips: CLBLL_L_X32Y109/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X28Y110/INT_L.NW2END3->>IMUX_L21 INT_L_X30Y109/INT_L.WW2END1->>IMUX_L3 INT_L_X30Y109/INT_L.WW2END1->>WR1BEG3 INT_L_X32Y109/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_R_X29Y109/INT_R.WR1END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[4] - 
wires: CLBLL_R_X25Y110/CLBLL_BYP4 CLBLL_R_X25Y110/CLBLL_LL_BX CLBLL_R_X25Y110/CLBLL_WR1END1 CLBLL_R_X27Y110/CLBLL_WW4C0 CLBLL_R_X29Y110/CLBLL_WW4A0 CLBLM_L_X26Y110/CLBLM_WR1END1 CLBLM_L_X28Y110/CLBLM_WW4C0 CLBLM_L_X30Y110/CLBLM_BYP1 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS0 CLBLM_L_X30Y110/CLBLM_L_AQ CLBLM_L_X30Y110/CLBLM_M_AX CLBLM_L_X30Y110/CLBLM_WW4A0 INT_L_X26Y109/WW4END_S0_0 INT_L_X26Y110/WR1BEG1 INT_L_X26Y110/WW4END0 INT_L_X28Y110/WW4B0 INT_L_X30Y108/NR1BEG0 INT_L_X30Y108/SS2END0 INT_L_X30Y109/NR1BEG0 INT_L_X30Y109/NR1END0 INT_L_X30Y109/SS2A0 INT_L_X30Y110/BYP_ALT1 INT_L_X30Y110/BYP_L1 INT_L_X30Y110/LOGIC_OUTS_L0 INT_L_X30Y110/NR1END0 INT_L_X30Y110/SS2BEG0 INT_L_X30Y110/WW4BEG0 INT_R_X25Y110/BYP4 INT_R_X25Y110/BYP_ALT4 INT_R_X25Y110/WR1END1 INT_R_X27Y110/WW4C0 INT_R_X29Y110/WW4A0 VBRK_X73Y115/VBRK_WW4A0 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y110/INT_L.WW4END0->>WR1BEG1 INT_L_X30Y108/INT_L.SS2END0->>NR1BEG0 INT_L_X30Y109/INT_L.NR1END0->>NR1BEG0 INT_L_X30Y110/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y110/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X30Y110/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_L_X30Y110/INT_L.NR1END0->>BYP_ALT1 INT_R_X25Y110/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y110/INT_R.WR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[5] - 
wires: CLBLL_R_X25Y109/CLBLL_WL1END3 CLBLL_R_X25Y110/CLBLL_BYP3 CLBLL_R_X25Y110/CLBLL_LL_CX CLBLL_R_X27Y110/CLBLL_WW4C1 CLBLL_R_X27Y114/CLBLL_NE4C1 CLBLL_R_X29Y110/CLBLL_WW4A1 CLBLL_R_X29Y114/CLBLL_EE2A1 CLBLM_L_X26Y109/CLBLM_WL1END3 CLBLM_L_X28Y110/CLBLM_WW4C1 CLBLM_L_X28Y114/CLBLM_NE4C1 CLBLM_L_X30Y110/CLBLM_BYP4 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS1 CLBLM_L_X30Y110/CLBLM_L_BQ CLBLM_L_X30Y110/CLBLM_M_BX CLBLM_L_X30Y110/CLBLM_WW4A1 CLBLM_L_X30Y114/CLBLM_EE2A1 INT_L_X26Y109/WL1BEG3 INT_L_X26Y110/NE6BEG1 INT_L_X26Y110/WL1BEG_N3 INT_L_X26Y110/WW4END1 INT_L_X28Y110/WW4B1 INT_L_X28Y114/EE2BEG1 INT_L_X28Y114/NE6END1 INT_L_X30Y110/BYP_ALT4 INT_L_X30Y110/BYP_L4 INT_L_X30Y110/LOGIC_OUTS_L1 INT_L_X30Y110/SS2END1 INT_L_X30Y110/WW4BEG1 INT_L_X30Y111/SS2A1 INT_L_X30Y112/SS2BEG1 INT_L_X30Y112/SS2END1 INT_L_X30Y113/SS2A1 INT_L_X30Y114/EE2END1 INT_L_X30Y114/SS2BEG1 INT_R_X25Y109/WL1END3 INT_R_X25Y110/BYP3 INT_R_X25Y110/BYP_ALT3 INT_R_X25Y110/NL1BEG_N3 INT_R_X25Y110/WL1END_N1_3 INT_R_X27Y110/NE6A1 INT_R_X27Y110/WW4C1 INT_R_X27Y111/NE6B1 INT_R_X27Y112/NE6C1 INT_R_X27Y113/NE6D1 INT_R_X27Y114/NE6E1 INT_R_X29Y110/WW4A1 INT_R_X29Y114/EE2A1 VBRK_X73Y115/VBRK_WW4A1 VBRK_X73Y119/VBRK_EE2A1 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y110/INT_L.WW4END1->>NE6BEG1 INT_L_X26Y110/INT_L.WW4END1->>WL1BEG_N3 INT_L_X28Y114/INT_L.NE6END1->>EE2BEG1 INT_L_X30Y110/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y110/INT_L.LOGIC_OUTS_L1->>WW4BEG1 INT_L_X30Y110/INT_L.SS2END1->>BYP_ALT4 INT_L_X30Y112/INT_L.SS2END1->>SS2BEG1 INT_L_X30Y114/INT_L.EE2END1->>SS2BEG1 INT_R_X25Y110/INT_R.BYP_ALT3->>BYP3 INT_R_X25Y110/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X25Y110/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[6] - 
wires: CLBLL_R_X25Y108/CLBLL_WW4END0 CLBLL_R_X25Y109/CLBLL_BYP1 CLBLL_R_X25Y109/CLBLL_LL_AX CLBLL_R_X27Y108/CLBLL_WW4B0 CLBLL_R_X29Y108/CLBLL_IMUX32 CLBLL_R_X29Y108/CLBLL_LL_C1 CLBLL_R_X29Y108/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y108/CLBLL_L_AQ CLBLM_L_X26Y108/CLBLM_WW4END0 CLBLM_L_X28Y108/CLBLM_WW4B0 INT_L_X26Y108/WW4C0 INT_L_X28Y108/WW4A0 INT_R_X25Y107/WW4END_S0_0 INT_R_X25Y108/NN2BEG0 INT_R_X25Y108/WW4END0 INT_R_X25Y109/BYP1 INT_R_X25Y109/BYP_ALT1 INT_R_X25Y109/NN2A0 INT_R_X25Y109/NN2END_S2_0 INT_R_X25Y109/SR1BEG_S0 INT_R_X25Y110/NN2END0 INT_R_X27Y108/WW4B0 INT_R_X29Y108/IMUX32 INT_R_X29Y108/LOGIC_OUTS0 INT_R_X29Y108/WW4BEG0 
pips: CLBLL_R_X25Y109/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y108/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X25Y108/INT_R.WW4END0->>NN2BEG0 INT_R_X25Y109/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y109/INT_R.NN2END_S2_0->>SR1BEG_S0 INT_R_X25Y109/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X29Y108/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X29Y108/INT_R.LOGIC_OUTS0->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[7] - 
wires: CLBLL_L_X32Y110/CLBLL_LL_AQ CLBLL_L_X32Y110/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y110/CLBLL_WW2A0 CLBLL_R_X29Y111/CLBLL_NW2A1 CLBLM_L_X28Y110/CLBLM_IMUX41 CLBLM_L_X28Y110/CLBLM_L_D1 CLBLM_L_X30Y111/CLBLM_IMUX0 CLBLM_L_X30Y111/CLBLM_L_A3 CLBLM_L_X30Y111/CLBLM_NW2A1 CLK_FEED_X78Y115/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y110/INT_INTERFACE_WW2A0 INT_L_X28Y110/IMUX_L41 INT_L_X28Y110/SW2END0 INT_L_X30Y110/NL1BEG0 INT_L_X30Y110/NL1END_S3_0 INT_L_X30Y110/NW2BEG1 INT_L_X30Y110/WW2END0 INT_L_X30Y111/IMUX_L0 INT_L_X30Y111/NL1END0 INT_L_X30Y111/NW2A1 INT_L_X32Y110/LOGIC_OUTS_L4 INT_L_X32Y110/WW2BEG0 INT_R_X29Y110/SW2A0 INT_R_X29Y111/NW2END1 INT_R_X29Y111/SW2BEG0 INT_R_X31Y110/WW2A0 VBRK_X73Y116/VBRK_NW2A1 VBRK_X79Y115/VBRK_WW2A0 
pips: CLBLL_L_X32Y110/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X28Y110/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X28Y110/INT_L.SW2END0->>IMUX_L41 INT_L_X30Y110/INT_L.WW2END0->>NL1BEG0 INT_L_X30Y110/INT_L.WW2END0->>NW2BEG1 INT_L_X30Y111/INT_L.NL1END0->>IMUX_L0 INT_L_X32Y110/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X29Y111/INT_R.NW2END1->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[8] - 
wires: CLBLL_R_X25Y111/CLBLL_BYP1 CLBLL_R_X25Y111/CLBLL_LL_AX CLBLL_R_X25Y111/CLBLL_WL1END0 CLBLL_R_X27Y111/CLBLL_NW2A3 CLBLL_R_X29Y110/CLBLL_WW2A2 CLBLM_L_X26Y111/CLBLM_WL1END0 CLBLM_L_X28Y111/CLBLM_NW2A3 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y110/CLBLM_L_CQ CLBLM_L_X30Y110/CLBLM_WW2A2 CLBLM_L_X30Y111/CLBLM_IMUX14 CLBLM_L_X30Y111/CLBLM_L_B1 INT_L_X26Y111/WL1BEG0 INT_L_X26Y111/WL1END1 INT_L_X28Y110/NW2BEG3 INT_L_X28Y110/WW2END2 INT_L_X28Y111/NW2A3 INT_L_X30Y110/LOGIC_OUTS_L2 INT_L_X30Y110/NN2BEG2 INT_L_X30Y110/WW2BEG2 INT_L_X30Y111/IMUX_L14 INT_L_X30Y111/NN2A2 INT_L_X30Y111/SR1END2 INT_L_X30Y112/NN2END2 INT_L_X30Y112/SR1BEG2 INT_R_X25Y111/BYP1 INT_R_X25Y111/BYP_ALT1 INT_R_X25Y111/WL1END0 INT_R_X27Y111/NW2END3 INT_R_X27Y111/WL1BEG1 INT_R_X29Y110/WW2A2 VBRK_X73Y115/VBRK_WW2A2 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X26Y111/INT_L.WL1END1->>WL1BEG0 INT_L_X28Y110/INT_L.WW2END2->>NW2BEG3 INT_L_X30Y110/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X30Y110/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X30Y111/INT_L.SR1END2->>IMUX_L14 INT_L_X30Y112/INT_L.NN2END2->>SR1BEG2 INT_R_X25Y111/INT_R.BYP_ALT1->>BYP1 INT_R_X25Y111/INT_R.WL1END0->>BYP_ALT1 INT_R_X27Y111/INT_R.NW2END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[9] - 
wires: CLBLL_R_X25Y110/CLBLL_BYP6 CLBLL_R_X25Y110/CLBLL_LL_DX CLBLL_R_X25Y110/CLBLL_WW2END2 CLBLL_R_X27Y110/CLBLL_WL1END2 CLBLL_R_X29Y110/CLBLL_WW2A3 CLBLM_L_X26Y110/CLBLM_WW2END2 CLBLM_L_X28Y110/CLBLM_WL1END2 CLBLM_L_X30Y110/CLBLM_BYP3 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS3 CLBLM_L_X30Y110/CLBLM_L_DQ CLBLM_L_X30Y110/CLBLM_M_CX CLBLM_L_X30Y110/CLBLM_WW2A3 INT_L_X26Y110/WW2A2 INT_L_X28Y110/WL1BEG2 INT_L_X28Y110/WW2END3 INT_L_X28Y111/WW2END_N0_3 INT_L_X30Y110/BYP_ALT3 INT_L_X30Y110/BYP_L3 INT_L_X30Y110/FAN_ALT3 INT_L_X30Y110/FAN_BOUNCE3 INT_L_X30Y110/LOGIC_OUTS_L3 INT_L_X30Y110/WW2BEG3 INT_R_X25Y110/BYP6 INT_R_X25Y110/BYP_ALT6 INT_R_X25Y110/WW2END2 INT_R_X27Y110/WL1END2 INT_R_X27Y110/WW2BEG2 INT_R_X29Y110/WW2A3 VBRK_X73Y115/VBRK_WW2A3 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLM_L_X30Y110/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X28Y110/INT_L.WW2END3->>WL1BEG2 INT_L_X30Y110/INT_L.BYP_ALT3->>BYP_L3 INT_L_X30Y110/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y110/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X30Y110/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 INT_L_X30Y110/INT_L.LOGIC_OUTS_L3->>WW2BEG3 INT_R_X25Y110/INT_R.BYP_ALT6->>BYP6 INT_R_X25Y110/INT_R.WW2END2->>BYP_ALT6 INT_R_X27Y110/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modreg[0] - 
wires: CLBLL_L_X32Y109/CLBLL_LL_AQ CLBLL_L_X32Y109/CLBLL_LOGIC_OUTS4 CLBLL_L_X32Y109/CLBLL_WW2A0 CLBLL_R_X25Y109/CLBLL_BYP4 CLBLL_R_X25Y109/CLBLL_LL_BX CLBLL_R_X25Y109/CLBLL_WW2A0 CLBLL_R_X27Y109/CLBLL_WW4C1 CLBLL_R_X29Y108/CLBLL_IMUX38 CLBLL_R_X29Y108/CLBLL_LL_D3 CLBLL_R_X29Y108/CLBLL_WL1END3 CLBLL_R_X29Y109/CLBLL_WW4A1 CLBLM_L_X26Y109/CLBLM_WW2A0 CLBLM_L_X28Y109/CLBLM_WW4C1 CLBLM_L_X30Y108/CLBLM_WL1END3 CLBLM_L_X30Y109/CLBLM_WW4A1 CLK_FEED_X78Y114/CLK_FEED_WW2A0 INT_INTERFACE_R_X31Y109/INT_INTERFACE_WW2A0 INT_L_X24Y109/ER1BEG1 INT_L_X24Y109/WW2END0 INT_L_X26Y109/WW2BEG0 INT_L_X26Y109/WW4END1 INT_L_X28Y109/WW4B1 INT_L_X30Y108/WL1BEG3 INT_L_X30Y109/WL1BEG_N3 INT_L_X30Y109/WW2END0 INT_L_X30Y109/WW4BEG1 INT_L_X32Y109/LOGIC_OUTS_L4 INT_L_X32Y109/WW2BEG0 INT_R_X25Y109/BYP4 INT_R_X25Y109/BYP_ALT4 INT_R_X25Y109/ER1END1 INT_R_X25Y109/WW2A0 INT_R_X27Y109/WW4C1 INT_R_X29Y108/IMUX38 INT_R_X29Y108/WL1END3 INT_R_X29Y109/WL1END_N1_3 INT_R_X29Y109/WW4A1 INT_R_X31Y109/WW2A0 VBRK_X73Y113/VBRK_WL1END3 VBRK_X73Y114/VBRK_WW4A1 VBRK_X79Y114/VBRK_WW2A0 
pips: CLBLL_L_X32Y109/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X25Y109/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_L_X24Y109/INT_L.WW2END0->>ER1BEG1 INT_L_X26Y109/INT_L.WW4END1->>WW2BEG0 INT_L_X30Y109/INT_L.WW2END0->>WL1BEG_N3 INT_L_X30Y109/INT_L.WW2END0->>WW4BEG1 INT_L_X32Y109/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X25Y109/INT_R.BYP_ALT4->>BYP4 INT_R_X25Y109/INT_R.ER1END1->>BYP_ALT4 INT_R_X29Y108/INT_R.WL1END3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modmultiply/mpreg_reg_n_0_[0] - 
wires: CLBLL_R_X23Y109/CLBLL_IMUX11 CLBLL_R_X23Y109/CLBLL_IMUX22 CLBLL_R_X23Y109/CLBLL_IMUX27 CLBLL_R_X23Y109/CLBLL_IMUX43 CLBLL_R_X23Y109/CLBLL_LL_A4 CLBLL_R_X23Y109/CLBLL_LL_B4 CLBLL_R_X23Y109/CLBLL_LL_C3 CLBLL_R_X23Y109/CLBLL_LL_D6 CLBLL_R_X23Y110/CLBLL_IMUX11 CLBLL_R_X23Y110/CLBLL_IMUX18 CLBLL_R_X23Y110/CLBLL_IMUX35 CLBLL_R_X23Y110/CLBLL_IMUX43 CLBLL_R_X23Y110/CLBLL_LL_A4 CLBLL_R_X23Y110/CLBLL_LL_B2 CLBLL_R_X23Y110/CLBLL_LL_C6 CLBLL_R_X23Y110/CLBLL_LL_D6 CLBLL_R_X23Y111/CLBLL_IMUX11 CLBLL_R_X23Y111/CLBLL_IMUX27 CLBLL_R_X23Y111/CLBLL_IMUX31 CLBLL_R_X23Y111/CLBLL_IMUX44 CLBLL_R_X23Y111/CLBLL_LL_A4 CLBLL_R_X23Y111/CLBLL_LL_B4 CLBLL_R_X23Y111/CLBLL_LL_C5 CLBLL_R_X23Y111/CLBLL_LL_D4 CLBLL_R_X23Y112/CLBLL_IMUX17 CLBLL_R_X23Y112/CLBLL_IMUX2 CLBLL_R_X23Y112/CLBLL_IMUX35 CLBLL_R_X23Y112/CLBLL_IMUX43 CLBLL_R_X23Y112/CLBLL_LL_A2 CLBLL_R_X23Y112/CLBLL_LL_B3 CLBLL_R_X23Y112/CLBLL_LL_C6 CLBLL_R_X23Y112/CLBLL_LL_D6 CLBLL_R_X23Y112/CLBLL_WW2END0 CLBLL_R_X23Y113/CLBLL_IMUX11 CLBLL_R_X23Y113/CLBLL_IMUX27 CLBLL_R_X23Y113/CLBLL_IMUX28 CLBLL_R_X23Y113/CLBLL_IMUX43 CLBLL_R_X23Y113/CLBLL_LL_A4 CLBLL_R_X23Y113/CLBLL_LL_B4 CLBLL_R_X23Y113/CLBLL_LL_C4 CLBLL_R_X23Y113/CLBLL_LL_D6 CLBLL_R_X23Y114/CLBLL_IMUX11 CLBLL_R_X23Y114/CLBLL_IMUX24 CLBLL_R_X23Y114/CLBLL_IMUX32 CLBLL_R_X23Y114/CLBLL_IMUX40 CLBLL_R_X23Y114/CLBLL_LL_A4 CLBLL_R_X23Y114/CLBLL_LL_B5 CLBLL_R_X23Y114/CLBLL_LL_C1 CLBLL_R_X23Y114/CLBLL_LL_D1 CLBLL_R_X23Y114/CLBLL_NW2A0 CLBLL_R_X23Y115/CLBLL_IMUX24 CLBLL_R_X23Y115/CLBLL_IMUX32 CLBLL_R_X23Y115/CLBLL_IMUX40 CLBLL_R_X23Y115/CLBLL_IMUX8 CLBLL_R_X23Y115/CLBLL_LL_A5 CLBLL_R_X23Y115/CLBLL_LL_B5 CLBLL_R_X23Y115/CLBLL_LL_C1 CLBLL_R_X23Y115/CLBLL_LL_D1 CLBLL_R_X23Y116/CLBLL_IMUX1 CLBLL_R_X23Y116/CLBLL_IMUX17 CLBLL_R_X23Y116/CLBLL_IMUX32 CLBLL_R_X23Y116/CLBLL_IMUX40 CLBLL_R_X23Y116/CLBLL_LL_A3 CLBLL_R_X23Y116/CLBLL_LL_B3 CLBLL_R_X23Y116/CLBLL_LL_C1 CLBLL_R_X23Y116/CLBLL_LL_D1 CLBLL_R_X23Y117/CLBLL_IMUX1 CLBLL_R_X23Y117/CLBLL_IMUX17 CLBLL_R_X23Y117/CLBLL_LL_A3 CLBLL_R_X23Y117/CLBLL_LL_B3 CLBLL_R_X25Y112/CLBLL_IMUX45 CLBLL_R_X25Y112/CLBLL_LL_AQ CLBLL_R_X25Y112/CLBLL_LL_D2 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS4 CLBLM_L_X24Y112/CLBLM_WW2END0 CLBLM_L_X24Y114/CLBLM_NW2A0 INT_L_X24Y112/NW2END_S0_0 INT_L_X24Y112/WW2A0 INT_L_X24Y113/NW2BEG0 INT_L_X24Y113/NW2END0 INT_L_X24Y114/NW2A0 INT_R_X23Y109/IMUX11 INT_R_X23Y109/IMUX22 INT_R_X23Y109/IMUX27 INT_R_X23Y109/IMUX43 INT_R_X23Y109/SR1END2 INT_R_X23Y109/SS2END1 INT_R_X23Y110/IMUX11 INT_R_X23Y110/IMUX18 INT_R_X23Y110/IMUX35 INT_R_X23Y110/IMUX43 INT_R_X23Y110/SL1END1 INT_R_X23Y110/SR1BEG2 INT_R_X23Y110/SS2A1 INT_R_X23Y111/FAN_BOUNCE_S3_4 INT_R_X23Y111/IMUX11 INT_R_X23Y111/IMUX27 INT_R_X23Y111/IMUX31 INT_R_X23Y111/IMUX44 INT_R_X23Y111/SL1BEG1 INT_R_X23Y111/SR1END1 INT_R_X23Y111/SS2BEG1 INT_R_X23Y112/FAN_ALT4 INT_R_X23Y112/FAN_BOUNCE4 INT_R_X23Y112/IMUX17 INT_R_X23Y112/IMUX2 INT_R_X23Y112/IMUX35 INT_R_X23Y112/IMUX43 INT_R_X23Y112/NN2BEG1 INT_R_X23Y112/SL1END1 INT_R_X23Y112/SR1BEG1 INT_R_X23Y112/WW2END0 INT_R_X23Y113/IMUX11 INT_R_X23Y113/IMUX27 INT_R_X23Y113/IMUX28 INT_R_X23Y113/IMUX43 INT_R_X23Y113/NN2A1 INT_R_X23Y113/NW2END_S0_0 INT_R_X23Y113/SL1BEG1 INT_R_X23Y113/SR1END1 INT_R_X23Y114/IMUX11 INT_R_X23Y114/IMUX24 INT_R_X23Y114/IMUX32 INT_R_X23Y114/IMUX40 INT_R_X23Y114/NL1BEG0 INT_R_X23Y114/NL1END_S3_0 INT_R_X23Y114/NN2END1 INT_R_X23Y114/NW2END0 INT_R_X23Y114/SR1BEG1 INT_R_X23Y115/IMUX24 INT_R_X23Y115/IMUX32 INT_R_X23Y115/IMUX40 INT_R_X23Y115/IMUX8 INT_R_X23Y115/NL1END0 INT_R_X23Y115/NR1BEG0 INT_R_X23Y116/IMUX1 INT_R_X23Y116/IMUX17 INT_R_X23Y116/IMUX32 INT_R_X23Y116/IMUX40 INT_R_X23Y116/NR1BEG0 INT_R_X23Y116/NR1END0 INT_R_X23Y117/IMUX1 INT_R_X23Y117/IMUX17 INT_R_X23Y117/NR1END0 INT_R_X25Y112/IMUX45 INT_R_X25Y112/LOGIC_OUTS4 INT_R_X25Y112/NL1BEG_N3 INT_R_X25Y112/NW2BEG0 INT_R_X25Y112/WW2BEG0 INT_R_X25Y113/NW2A0 VBRK_X60Y117/VBRK_WW2END0 VBRK_X60Y119/VBRK_NW2A0 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X24Y113/INT_L.NW2END0->>NW2BEG0 INT_R_X23Y109/INT_R.SR1END2->>IMUX22 INT_R_X23Y109/INT_R.SS2END1->>IMUX11 INT_R_X23Y109/INT_R.SS2END1->>IMUX27 INT_R_X23Y109/INT_R.SS2END1->>IMUX43 INT_R_X23Y110/INT_R.SL1END1->>IMUX11 INT_R_X23Y110/INT_R.SL1END1->>IMUX18 INT_R_X23Y110/INT_R.SL1END1->>IMUX35 INT_R_X23Y110/INT_R.SL1END1->>IMUX43 INT_R_X23Y110/INT_R.SL1END1->>SR1BEG2 INT_R_X23Y111/INT_R.FAN_BOUNCE_S3_4->>IMUX31 INT_R_X23Y111/INT_R.SR1END1->>IMUX11 INT_R_X23Y111/INT_R.SR1END1->>IMUX27 INT_R_X23Y111/INT_R.SR1END1->>IMUX44 INT_R_X23Y111/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y111/INT_R.SR1END1->>SS2BEG1 INT_R_X23Y112/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X23Y112/INT_R.SL1END1->>IMUX35 INT_R_X23Y112/INT_R.SL1END1->>IMUX43 INT_R_X23Y112/INT_R.WW2END0->>FAN_ALT4 INT_R_X23Y112/INT_R.WW2END0->>IMUX17 INT_R_X23Y112/INT_R.WW2END0->>IMUX2 INT_R_X23Y112/INT_R.WW2END0->>NN2BEG1 INT_R_X23Y112/INT_R.WW2END0->>SR1BEG1 INT_R_X23Y113/INT_R.SR1END1->>IMUX11 INT_R_X23Y113/INT_R.SR1END1->>IMUX27 INT_R_X23Y113/INT_R.SR1END1->>IMUX28 INT_R_X23Y113/INT_R.SR1END1->>IMUX43 INT_R_X23Y113/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y114/INT_R.NN2END1->>IMUX11 INT_R_X23Y114/INT_R.NN2END1->>NL1BEG0 INT_R_X23Y114/INT_R.NN2END1->>SR1BEG1 INT_R_X23Y114/INT_R.NW2END0->>IMUX24 INT_R_X23Y114/INT_R.NW2END0->>IMUX32 INT_R_X23Y114/INT_R.NW2END0->>IMUX40 INT_R_X23Y115/INT_R.NL1END0->>IMUX24 INT_R_X23Y115/INT_R.NL1END0->>IMUX32 INT_R_X23Y115/INT_R.NL1END0->>IMUX40 INT_R_X23Y115/INT_R.NL1END0->>IMUX8 INT_R_X23Y115/INT_R.NL1END0->>NR1BEG0 INT_R_X23Y116/INT_R.NR1END0->>IMUX1 INT_R_X23Y116/INT_R.NR1END0->>IMUX17 INT_R_X23Y116/INT_R.NR1END0->>IMUX32 INT_R_X23Y116/INT_R.NR1END0->>IMUX40 INT_R_X23Y116/INT_R.NR1END0->>NR1BEG0 INT_R_X23Y117/INT_R.NR1END0->>IMUX1 INT_R_X23Y117/INT_R.NR1END0->>IMUX17 INT_R_X25Y112/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X25Y112/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X25Y112/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X25Y112/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

mpreg[0]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[10] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX20 CLBLM_L_X26Y111/CLBLM_IMUX44 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y111/CLBLM_L_AQ CLBLM_L_X26Y111/CLBLM_L_C2 CLBLM_L_X26Y111/CLBLM_M_D4 INT_L_X26Y111/BYP_ALT0 INT_L_X26Y111/BYP_BOUNCE0 INT_L_X26Y111/IMUX_L20 INT_L_X26Y111/IMUX_L44 INT_L_X26Y111/LOGIC_OUTS_L0 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y111/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X26Y111/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X26Y111/INT_L.BYP_BOUNCE0->>IMUX_L44 INT_L_X26Y111/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[10]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[11] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX45 CLBLM_L_X26Y111/CLBLM_IMUX9 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y111/CLBLM_L_A5 CLBLM_L_X26Y111/CLBLM_M_AQ CLBLM_L_X26Y111/CLBLM_M_D2 INT_L_X26Y111/IMUX_L45 INT_L_X26Y111/IMUX_L9 INT_L_X26Y111/LOGIC_OUTS_L4 INT_L_X26Y111/NL1BEG_N3 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y111/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X26Y111/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y111/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[11]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[12] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX39 CLBLL_R_X25Y112/CLBLL_L_D3 CLBLL_R_X25Y113/CLBLL_NW2A0 CLBLM_L_X26Y111/CLBLM_IMUX2 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y111/CLBLM_M_A2 CLBLM_L_X26Y111/CLBLM_M_BQ CLBLM_L_X26Y113/CLBLM_NW2A0 INT_L_X26Y111/IMUX_L2 INT_L_X26Y111/LOGIC_OUTS_L5 INT_L_X26Y111/NL1BEG0 INT_L_X26Y111/NL1END_S3_0 INT_L_X26Y112/NL1END0 INT_L_X26Y112/NW2BEG0 INT_L_X26Y113/NW2A0 INT_R_X25Y112/IMUX39 INT_R_X25Y112/NW2END_S0_0 INT_R_X25Y113/NW2END0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y111/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y111/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X26Y112/INT_L.NL1END0->>NW2BEG0 INT_R_X25Y112/INT_R.NW2END_S0_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[12]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[13] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX42 CLBLL_R_X25Y112/CLBLL_L_D6 CLBLL_R_X25Y112/CLBLL_NW2A1 CLBLM_L_X26Y111/CLBLM_IMUX27 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y111/CLBLM_L_BQ CLBLM_L_X26Y111/CLBLM_M_B4 CLBLM_L_X26Y112/CLBLM_NW2A1 INT_L_X26Y111/IMUX_L27 INT_L_X26Y111/LOGIC_OUTS_L1 INT_L_X26Y111/NW2BEG1 INT_L_X26Y112/NW2A1 INT_R_X25Y112/IMUX42 INT_R_X25Y112/NW2END1 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y111/INT_L.LOGIC_OUTS_L1->>IMUX_L27 INT_L_X26Y111/INT_L.LOGIC_OUTS_L1->>NW2BEG1 INT_R_X25Y112/INT_R.NW2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[13]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[14] - 
wires: CLBLL_R_X25Y111/CLBLL_SE2A0 CLBLL_R_X25Y112/CLBLL_IMUX36 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS0 CLBLL_R_X25Y112/CLBLL_L_AQ CLBLL_R_X25Y112/CLBLL_L_D2 CLBLM_L_X26Y111/CLBLM_IMUX16 CLBLM_L_X26Y111/CLBLM_L_B3 CLBLM_L_X26Y111/CLBLM_SE2A0 INT_L_X26Y111/IMUX_L16 INT_L_X26Y111/SE2END0 INT_R_X25Y111/SE2A0 INT_R_X25Y112/BYP_ALT0 INT_R_X25Y112/BYP_BOUNCE0 INT_R_X25Y112/IMUX36 INT_R_X25Y112/LOGIC_OUTS0 INT_R_X25Y112/SE2BEG0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X26Y111/INT_L.SE2END0->>IMUX_L16 INT_R_X25Y112/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X25Y112/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X25Y112/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X25Y112/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[14]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[15] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX37 CLBLL_R_X25Y112/CLBLL_IMUX9 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS16 CLBLL_R_X25Y112/CLBLL_L_A5 CLBLL_R_X25Y112/CLBLL_L_AMUX CLBLL_R_X25Y112/CLBLL_L_D4 INT_R_X25Y112/FAN_ALT5 INT_R_X25Y112/FAN_BOUNCE5 INT_R_X25Y112/IMUX37 INT_R_X25Y112/IMUX9 INT_R_X25Y112/LOGIC_OUTS16 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X25Y112/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X25Y112/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X25Y112/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X25Y112/INT_R.LOGIC_OUTS16->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[15]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[16] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX10 CLBLL_R_X25Y112/CLBLL_IMUX32 CLBLL_R_X25Y112/CLBLL_LL_BQ CLBLL_R_X25Y112/CLBLL_LL_C1 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS5 CLBLL_R_X25Y112/CLBLL_L_A4 INT_R_X25Y111/FAN_BOUNCE_S3_2 INT_R_X25Y112/FAN_ALT2 INT_R_X25Y112/FAN_BOUNCE2 INT_R_X25Y112/IMUX10 INT_R_X25Y112/IMUX32 INT_R_X25Y112/LOGIC_OUTS5 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X25Y112/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X25Y112/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X25Y112/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X25Y112/INT_R.LOGIC_OUTS5->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[16]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[17] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX18 CLBLL_R_X25Y112/CLBLL_IMUX31 CLBLL_R_X25Y112/CLBLL_LL_B2 CLBLL_R_X25Y112/CLBLL_LL_BMUX CLBLL_R_X25Y112/CLBLL_LL_C5 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS21 INT_R_X25Y112/IMUX18 INT_R_X25Y112/IMUX31 INT_R_X25Y112/LOGIC_OUTS21 INT_R_X25Y112/SR1BEG_S0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X25Y112/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X25Y112/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X25Y112/INT_R.SR1BEG_S0->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[17]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[18] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX24 CLBLL_R_X25Y112/CLBLL_IMUX28 CLBLL_R_X25Y112/CLBLL_LL_AMUX CLBLL_R_X25Y112/CLBLL_LL_B5 CLBLL_R_X25Y112/CLBLL_LL_C4 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS20 INT_R_X25Y111/SR1END3 INT_R_X25Y112/IMUX24 INT_R_X25Y112/IMUX28 INT_R_X25Y112/LOGIC_OUTS20 INT_R_X25Y112/SR1BEG3 INT_R_X25Y112/SR1END_N3_3 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X25Y112/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X25Y112/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X25Y112/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[18]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[19] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX11 CLBLL_R_X25Y112/CLBLL_IMUX35 CLBLL_R_X25Y112/CLBLL_LL_A4 CLBLL_R_X25Y112/CLBLL_LL_C6 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y112/CLBLL_L_BQ INT_R_X25Y112/IMUX11 INT_R_X25Y112/IMUX35 INT_R_X25Y112/LOGIC_OUTS1 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X25Y112/INT_R.LOGIC_OUTS1->>IMUX11 INT_R_X25Y112/INT_R.LOGIC_OUTS1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[19]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[1] - 
wires: CLBLL_R_X25Y111/CLBLL_SW2A3 CLBLL_R_X25Y112/CLBLL_IMUX38 CLBLL_R_X25Y112/CLBLL_IMUX8 CLBLL_R_X25Y112/CLBLL_LL_A5 CLBLL_R_X25Y112/CLBLL_LL_D3 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y112/CLBLL_L_BMUX CLBLL_R_X25Y113/CLBLL_NE2A3 CLBLM_L_X26Y111/CLBLM_SW2A3 CLBLM_L_X26Y113/CLBLM_NE2A3 INT_L_X26Y111/SW2A3 INT_L_X26Y112/SL1END3 INT_L_X26Y112/SW2BEG3 INT_L_X26Y113/NE2END3 INT_L_X26Y113/SL1BEG3 INT_R_X25Y111/SW2END3 INT_R_X25Y112/IMUX38 INT_R_X25Y112/IMUX8 INT_R_X25Y112/LOGIC_OUTS17 INT_R_X25Y112/NE2BEG3 INT_R_X25Y112/SW2END_N0_3 INT_R_X25Y113/NE2A3 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X26Y112/INT_L.SL1END3->>SW2BEG3 INT_L_X26Y113/INT_L.NE2END3->>SL1BEG3 INT_R_X25Y112/INT_R.LOGIC_OUTS17->>IMUX38 INT_R_X25Y112/INT_R.LOGIC_OUTS17->>NE2BEG3 INT_R_X25Y112/INT_R.SW2END_N0_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[1]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[20] - 
wires: CLBLL_R_X25Y111/CLBLL_SW2A0 CLBLL_R_X25Y112/CLBLL_IMUX16 CLBLL_R_X25Y112/CLBLL_L_B3 CLBLM_L_X26Y111/CLBLM_SW2A0 CLBLM_L_X26Y112/CLBLM_IMUX45 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y112/CLBLM_M_AQ CLBLM_L_X26Y112/CLBLM_M_D2 INT_L_X26Y111/SW2A0 INT_L_X26Y112/IMUX_L45 INT_L_X26Y112/LOGIC_OUTS_L4 INT_L_X26Y112/NL1BEG_N3 INT_L_X26Y112/SW2BEG0 INT_R_X25Y111/NL1BEG0 INT_R_X25Y111/NL1END_S3_0 INT_R_X25Y111/SW2END0 INT_R_X25Y112/IMUX16 INT_R_X25Y112/NL1END0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y112/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X26Y112/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_L_X26Y112/INT_L.NL1BEG_N3->>IMUX_L45 INT_R_X25Y111/INT_R.SW2END0->>NL1BEG0 INT_R_X25Y112/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[20]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[21] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX2 CLBLM_L_X26Y112/CLBLM_IMUX47 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y112/CLBLM_M_A2 CLBLM_L_X26Y112/CLBLM_M_BQ CLBLM_L_X26Y112/CLBLM_M_D5 INT_L_X26Y112/IMUX_L2 INT_L_X26Y112/IMUX_L47 INT_L_X26Y112/LOGIC_OUTS_L5 INT_L_X26Y112/NL1BEG0 INT_L_X26Y112/NL1END_S3_0 INT_L_X26Y113/NL1END0 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y112/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y112/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X26Y112/INT_L.NL1END_S3_0->>IMUX_L47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[21]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[22] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX17 CLBLM_L_X26Y112/CLBLM_IMUX40 CLBLM_L_X26Y112/CLBLM_M_B3 CLBLM_L_X26Y112/CLBLM_M_D1 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS4 CLBLM_L_X26Y114/CLBLM_M_AQ INT_L_X26Y112/IMUX_L17 INT_L_X26Y112/IMUX_L40 INT_L_X26Y112/SS2END0 INT_L_X26Y113/SS2A0 INT_L_X26Y114/LOGIC_OUTS_L4 INT_L_X26Y114/SS2BEG0 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X26Y112/INT_L.SS2END0->>IMUX_L17 INT_L_X26Y112/INT_L.SS2END0->>IMUX_L40 INT_L_X26Y114/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[22]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[23] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX43 CLBLM_L_X26Y112/CLBLM_M_D6 CLBLM_L_X26Y114/CLBLM_IMUX2 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y114/CLBLM_M_A2 CLBLM_L_X26Y114/CLBLM_M_BQ INT_L_X26Y112/IMUX_L43 INT_L_X26Y112/SS2END1 INT_L_X26Y113/SS2A1 INT_L_X26Y114/IMUX_L2 INT_L_X26Y114/LOGIC_OUTS_L5 INT_L_X26Y114/SS2BEG1 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y112/INT_L.SS2END1->>IMUX_L43 INT_L_X26Y114/INT_L.LOGIC_OUTS_L5->>IMUX_L2 INT_L_X26Y114/INT_L.LOGIC_OUTS_L5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[23]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[24] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX20 CLBLL_R_X25Y112/CLBLL_L_C2 CLBLL_R_X25Y113/CLBLL_SW2A2 CLBLM_L_X26Y113/CLBLM_SW2A2 CLBLM_L_X26Y114/CLBLM_IMUX17 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y114/CLBLM_M_B3 CLBLM_L_X26Y114/CLBLM_M_CQ INT_L_X26Y113/SW2A2 INT_L_X26Y114/FAN_ALT5 INT_L_X26Y114/FAN_BOUNCE5 INT_L_X26Y114/IMUX_L17 INT_L_X26Y114/LOGIC_OUTS_L6 INT_L_X26Y114/SW2BEG2 INT_R_X25Y112/IMUX20 INT_R_X25Y112/SL1END2 INT_R_X25Y113/SL1BEG2 INT_R_X25Y113/SW2END2 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X26Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y114/INT_L.FAN_BOUNCE5->>IMUX_L17 INT_L_X26Y114/INT_L.LOGIC_OUTS_L6->>FAN_ALT5 INT_L_X26Y114/INT_L.LOGIC_OUTS_L6->>SW2BEG2 INT_R_X25Y112/INT_R.SL1END2->>IMUX20 INT_R_X25Y113/INT_R.SW2END2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[24]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[25] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX34 CLBLL_R_X25Y112/CLBLL_L_C6 CLBLL_R_X25Y112/CLBLL_WL1END1 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y112/CLBLM_M_CQ CLBLM_L_X26Y112/CLBLM_WL1END1 CLBLM_L_X26Y114/CLBLM_IMUX28 CLBLM_L_X26Y114/CLBLM_M_C4 INT_L_X26Y112/LOGIC_OUTS_L6 INT_L_X26Y112/NN2BEG2 INT_L_X26Y112/WL1BEG1 INT_L_X26Y113/NN2A2 INT_L_X26Y114/IMUX_L28 INT_L_X26Y114/NN2END2 INT_R_X25Y112/IMUX34 INT_R_X25Y112/WL1END1 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y112/INT_L.LOGIC_OUTS_L6->>NN2BEG2 INT_L_X26Y112/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X26Y114/INT_L.NN2END2->>IMUX_L28 INT_R_X25Y112/INT_R.WL1END1->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[25]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[26] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX21 CLBLL_R_X25Y112/CLBLL_L_C4 CLBLL_R_X25Y112/CLBLL_WR1END2 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y111/CLBLM_M_CQ CLBLM_L_X26Y112/CLBLM_IMUX29 CLBLM_L_X26Y112/CLBLM_M_C2 CLBLM_L_X26Y112/CLBLM_WR1END2 INT_L_X26Y111/LOGIC_OUTS_L6 INT_L_X26Y111/NL1BEG1 INT_L_X26Y111/NR1BEG2 INT_L_X26Y112/IMUX_L29 INT_L_X26Y112/NL1END1 INT_L_X26Y112/NR1END2 INT_L_X26Y112/WR1BEG2 INT_R_X25Y112/IMUX21 INT_R_X25Y112/WR1END2 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y111/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X26Y111/INT_L.LOGIC_OUTS_L6->>NR1BEG2 INT_L_X26Y112/INT_L.NL1END1->>WR1BEG2 INT_L_X26Y112/INT_L.NR1END2->>IMUX_L29 INT_R_X25Y112/INT_R.WR1END2->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[26]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[27] - 
wires: CLBLL_R_X25Y111/CLBLL_WW2A2 CLBLL_R_X25Y112/CLBLL_IMUX33 CLBLL_R_X25Y112/CLBLL_L_C1 CLBLM_L_X26Y111/CLBLM_IMUX32 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y111/CLBLM_L_CQ CLBLM_L_X26Y111/CLBLM_M_C1 CLBLM_L_X26Y111/CLBLM_WW2A2 INT_L_X24Y111/NL1BEG2 INT_L_X24Y111/WW2END2 INT_L_X24Y112/EL1BEG1 INT_L_X24Y112/NL1END2 INT_L_X26Y110/SR1END3 INT_L_X26Y111/IMUX_L32 INT_L_X26Y111/LOGIC_OUTS_L2 INT_L_X26Y111/SR1BEG3 INT_L_X26Y111/SR1END_N3_3 INT_L_X26Y111/WW2BEG2 INT_R_X25Y111/WW2A2 INT_R_X25Y112/EL1END1 INT_R_X25Y112/IMUX33 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X24Y111/INT_L.WW2END2->>NL1BEG2 INT_L_X24Y112/INT_L.NL1END2->>EL1BEG1 INT_L_X26Y111/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X26Y111/INT_L.LOGIC_OUTS_L2->>WW2BEG2 INT_L_X26Y111/INT_L.SR1END_N3_3->>IMUX_L32 INT_R_X25Y112/INT_R.EL1END1->>IMUX33 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[27]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[28] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX21 CLBLM_L_X26Y111/CLBLM_IMUX37 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y111/CLBLM_L_AMUX CLBLM_L_X26Y111/CLBLM_L_C4 CLBLM_L_X26Y111/CLBLM_L_D4 INT_L_X26Y111/IMUX_L21 INT_L_X26Y111/IMUX_L37 INT_L_X26Y111/LOGIC_OUTS_L16 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y111/INT_L.LOGIC_OUTS_L16->>IMUX_L21 INT_L_X26Y111/INT_L.LOGIC_OUTS_L16->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[28]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[29] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX36 CLBLM_L_X26Y111/CLBLM_IMUX6 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y111/CLBLM_L_A1 CLBLM_L_X26Y111/CLBLM_L_D2 CLBLM_L_X26Y111/CLBLM_M_AMUX INT_L_X26Y111/BYP_ALT2 INT_L_X26Y111/BYP_BOUNCE2 INT_L_X26Y111/IMUX_L36 INT_L_X26Y111/IMUX_L6 INT_L_X26Y111/LOGIC_OUTS_L20 INT_L_X26Y112/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y111/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y111/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X26Y111/INT_L.LOGIC_OUTS_L20->>BYP_ALT2 INT_L_X26Y111/INT_L.LOGIC_OUTS_L20->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[29]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[2] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX19 CLBLL_R_X25Y112/CLBLL_IMUX47 CLBLL_R_X25Y112/CLBLL_LL_D5 CLBLL_R_X25Y112/CLBLL_L_B2 CLBLL_R_X25Y112/CLBLL_WW2A2 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y112/CLBLM_M_AMUX CLBLM_L_X26Y112/CLBLM_WW2A2 INT_L_X24Y112/ER1BEG3 INT_L_X24Y112/WW2END2 INT_L_X26Y112/LOGIC_OUTS_L20 INT_L_X26Y112/WW2BEG2 INT_R_X25Y112/ER1END3 INT_R_X25Y112/FAN_ALT3 INT_R_X25Y112/FAN_BOUNCE3 INT_R_X25Y112/IMUX19 INT_R_X25Y112/IMUX47 INT_R_X25Y112/WW2A2 INT_R_X25Y113/ER1END_N3_3 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X24Y112/INT_L.WW2END2->>ER1BEG3 INT_L_X26Y112/INT_L.LOGIC_OUTS_L20->>WW2BEG2 INT_R_X25Y112/INT_R.ER1END3->>FAN_ALT3 INT_R_X25Y112/INT_R.ER1END3->>IMUX47 INT_R_X25Y112/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X25Y112/INT_R.FAN_BOUNCE3->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[2]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[30] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX39 CLBLM_L_X26Y111/CLBLM_IMUX7 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y111/CLBLM_L_D3 CLBLM_L_X26Y111/CLBLM_M_A1 CLBLM_L_X26Y111/CLBLM_M_BMUX INT_L_X26Y111/IMUX_L39 INT_L_X26Y111/IMUX_L7 INT_L_X26Y111/LOGIC_OUTS_L21 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y111/INT_L.LOGIC_OUTS_L21->>IMUX_L39 INT_L_X26Y111/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[30]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[31] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX18 CLBLM_L_X26Y111/CLBLM_IMUX46 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y111/CLBLM_L_BMUX CLBLM_L_X26Y111/CLBLM_L_D5 CLBLM_L_X26Y111/CLBLM_M_B2 INT_L_X26Y111/IMUX_L18 INT_L_X26Y111/IMUX_L46 INT_L_X26Y111/LOGIC_OUTS_L17 INT_L_X26Y111/SR1BEG_S0 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y111/INT_L.LOGIC_OUTS_L17->>IMUX_L46 INT_L_X26Y111/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X26Y111/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[31]_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[3] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX44 CLBLL_R_X25Y112/CLBLL_LL_D4 CLBLL_R_X25Y112/CLBLL_WL1END2 CLBLM_L_X26Y112/CLBLM_IMUX7 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y112/CLBLM_M_A1 CLBLM_L_X26Y112/CLBLM_M_BMUX CLBLM_L_X26Y112/CLBLM_WL1END2 INT_L_X26Y112/IMUX_L7 INT_L_X26Y112/LOGIC_OUTS_L21 INT_L_X26Y112/WL1BEG2 INT_R_X25Y112/IMUX44 INT_R_X25Y112/WL1END2 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y112/INT_L.LOGIC_OUTS_L21->>IMUX_L7 INT_L_X26Y112/INT_L.LOGIC_OUTS_L21->>WL1BEG2 INT_R_X25Y112/INT_R.WL1END2->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[3]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[4] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX15 CLBLM_L_X26Y112/CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_IMUX44 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS20 CLBLM_L_X26Y114/CLBLM_M_AMUX CLBLM_L_X26Y114/CLBLM_M_D4 INT_L_X26Y112/BYP_ALT3 INT_L_X26Y112/BYP_BOUNCE3 INT_L_X26Y112/IMUX_L15 INT_L_X26Y112/SS2END2 INT_L_X26Y113/BYP_BOUNCE_N3_3 INT_L_X26Y113/SS2A2 INT_L_X26Y114/IMUX_L44 INT_L_X26Y114/LOGIC_OUTS_L20 INT_L_X26Y114/SS2BEG2 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X26Y112/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X26Y112/INT_L.BYP_BOUNCE3->>IMUX_L15 INT_L_X26Y112/INT_L.SS2END2->>BYP_ALT3 INT_L_X26Y114/INT_L.LOGIC_OUTS_L20->>IMUX_L44 INT_L_X26Y114/INT_L.LOGIC_OUTS_L20->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[4]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[5] - 
wires: CLBLM_L_X26Y114/CLBLM_IMUX47 CLBLM_L_X26Y114/CLBLM_IMUX7 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y114/CLBLM_M_A1 CLBLM_L_X26Y114/CLBLM_M_BMUX CLBLM_L_X26Y114/CLBLM_M_D5 INT_L_X26Y114/IMUX_L47 INT_L_X26Y114/IMUX_L7 INT_L_X26Y114/LOGIC_OUTS_L21 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y114/INT_L.LOGIC_OUTS_L21->>IMUX_L47 INT_L_X26Y114/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[5]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[6] - 
wires: CLBLM_L_X26Y114/CLBLM_IMUX24 CLBLM_L_X26Y114/CLBLM_IMUX45 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y114/CLBLM_M_B5 CLBLM_L_X26Y114/CLBLM_M_CMUX CLBLM_L_X26Y114/CLBLM_M_D2 INT_L_X26Y114/IMUX_L24 INT_L_X26Y114/IMUX_L45 INT_L_X26Y114/LOGIC_OUTS_L22 INT_L_X26Y114/NL1BEG_N3 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y114/INT_L.LOGIC_OUTS_L22->>IMUX_L24 INT_L_X26Y114/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X26Y114/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[6]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[7] - 
wires: CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y112/CLBLM_M_CMUX CLBLM_L_X26Y114/CLBLM_IMUX32 CLBLM_L_X26Y114/CLBLM_IMUX40 CLBLM_L_X26Y114/CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_M_D1 INT_L_X26Y112/LOGIC_OUTS_L22 INT_L_X26Y112/NN2BEG0 INT_L_X26Y113/NN2A0 INT_L_X26Y113/NN2END_S2_0 INT_L_X26Y114/IMUX_L32 INT_L_X26Y114/IMUX_L40 INT_L_X26Y114/NN2END0 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X26Y112/INT_L.LOGIC_OUTS_L22->>NN2BEG0 INT_L_X26Y114/INT_L.NN2END0->>IMUX_L32 INT_L_X26Y114/INT_L.NN2END0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[7]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[8] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX40 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y111/CLBLM_M_CMUX CLBLM_L_X26Y111/CLBLM_M_D1 CLBLM_L_X26Y112/CLBLM_IMUX32 CLBLM_L_X26Y112/CLBLM_M_C1 INT_L_X26Y111/IMUX_L40 INT_L_X26Y111/LOGIC_OUTS_L22 INT_L_X26Y111/NR1BEG0 INT_L_X26Y112/IMUX_L32 INT_L_X26Y112/NR1END0 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X26Y111/INT_L.LOGIC_OUTS_L22->>IMUX_L40 INT_L_X26Y111/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X26Y112/INT_L.NR1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[8]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/mpreg_reg_n_0_[9] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX29 CLBLM_L_X26Y111/CLBLM_IMUX43 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y111/CLBLM_L_CMUX CLBLM_L_X26Y111/CLBLM_M_C2 CLBLM_L_X26Y111/CLBLM_M_D6 INT_L_X26Y111/BYP_ALT1 INT_L_X26Y111/BYP_BOUNCE1 INT_L_X26Y111/IMUX_L29 INT_L_X26Y111/IMUX_L43 INT_L_X26Y111/LOGIC_OUTS_L18 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y111/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X26Y111/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X26Y111/INT_L.BYP_BOUNCE1->>IMUX_L43 INT_L_X26Y111/INT_L.LOGIC_OUTS_L18->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[9]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry_n_0 - 
wires: CLBLL_R_X23Y109/CLBLL_LL_COUT CLBLL_R_X23Y109/CLBLL_LL_COUT_N CLBLL_R_X23Y110/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[3] - 
wires: CLBLL_R_X21Y109/CLBLL_WW2END3 CLBLL_R_X21Y110/CLBLL_ER1BEG0 CLBLL_R_X23Y109/CLBLL_BYP6 CLBLL_R_X23Y109/CLBLL_IMUX47 CLBLL_R_X23Y109/CLBLL_LL_D5 CLBLL_R_X23Y109/CLBLL_LL_DX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y109/CLBLL_L_DQ CLBLM_L_X22Y109/CLBLM_WW2END3 CLBLM_L_X22Y110/CLBLM_ER1BEG0 INT_L_X22Y109/EL1BEG3 INT_L_X22Y109/WW2A3 INT_L_X22Y110/EL1BEG_N3 INT_L_X22Y110/ER1END0 INT_R_X21Y109/ER1BEG_S0 INT_R_X21Y109/WW2END3 INT_R_X21Y110/ER1BEG0 INT_R_X21Y110/WW2END_N0_3 INT_R_X23Y109/BYP6 INT_R_X23Y109/BYP_ALT6 INT_R_X23Y109/EL1END3 INT_R_X23Y109/IMUX47 INT_R_X23Y109/LOGIC_OUTS3 INT_R_X23Y109/WW2BEG3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_L_X22Y110/INT_L.ER1END0->>EL1BEG_N3 INT_R_X21Y109/INT_R.WW2END3->>ER1BEG_S0 INT_R_X23Y109/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y109/INT_R.EL1END3->>BYP_ALT6 INT_R_X23Y109/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X23Y109/INT_R.LOGIC_OUTS3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[2] - 
wires: CLBLL_R_X23Y108/CLBLL_SE2A2 CLBLL_R_X23Y109/CLBLL_BYP3 CLBLL_R_X23Y109/CLBLL_IMUX31 CLBLL_R_X23Y109/CLBLL_LL_C5 CLBLL_R_X23Y109/CLBLL_LL_CX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y109/CLBLL_L_CQ CLBLL_R_X23Y109/CLBLL_WR1END3 CLBLM_L_X24Y108/CLBLM_SE2A2 CLBLM_L_X24Y109/CLBLM_WR1END3 INT_L_X24Y108/NR1BEG2 INT_L_X24Y108/SE2END2 INT_L_X24Y109/NR1END2 INT_L_X24Y109/WR1BEG3 INT_R_X23Y108/SE2A2 INT_R_X23Y109/BYP3 INT_R_X23Y109/BYP_ALT3 INT_R_X23Y109/BYP_BOUNCE3 INT_R_X23Y109/IMUX31 INT_R_X23Y109/LOGIC_OUTS2 INT_R_X23Y109/SE2BEG2 INT_R_X23Y109/WR1END3 INT_R_X23Y110/BYP_BOUNCE_N3_3 VBRK_X60Y113/VBRK_SE2A2 VBRK_X60Y114/VBRK_WR1END3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X24Y108/INT_L.SE2END2->>NR1BEG2 INT_L_X24Y109/INT_L.NR1END2->>WR1BEG3 INT_R_X23Y109/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y109/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X23Y109/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X23Y109/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X23Y109/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[1] - 
wires: CLBLL_R_X23Y108/CLBLL_WL1END1 CLBLL_R_X23Y109/CLBLL_BYP4 CLBLL_R_X23Y109/CLBLL_ER1BEG2 CLBLL_R_X23Y109/CLBLL_IMUX17 CLBLL_R_X23Y109/CLBLL_LL_B3 CLBLL_R_X23Y109/CLBLL_LL_BX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y109/CLBLL_L_BQ CLBLM_L_X24Y108/CLBLM_WL1END1 CLBLM_L_X24Y109/CLBLM_ER1BEG2 INT_L_X24Y108/SL1END2 INT_L_X24Y108/WL1BEG1 INT_L_X24Y109/ER1END2 INT_L_X24Y109/SL1BEG2 INT_R_X23Y108/NL1BEG1 INT_R_X23Y108/WL1END1 INT_R_X23Y109/BYP4 INT_R_X23Y109/BYP_ALT4 INT_R_X23Y109/ER1BEG2 INT_R_X23Y109/IMUX17 INT_R_X23Y109/LOGIC_OUTS1 INT_R_X23Y109/NL1END1 VBRK_X60Y113/VBRK_WL1END1 VBRK_X60Y114/VBRK_ER1BEG2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X24Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X24Y109/INT_L.ER1END2->>SL1BEG2 INT_R_X23Y108/INT_R.WL1END1->>NL1BEG1 INT_R_X23Y109/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y109/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X23Y109/INT_R.NL1END1->>BYP_ALT4 INT_R_X23Y109/INT_R.NL1END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[0] - 
wires: CLBLL_R_X23Y109/CLBLL_BYP1 CLBLL_R_X23Y109/CLBLL_IMUX1 CLBLL_R_X23Y109/CLBLL_LL_A3 CLBLL_R_X23Y109/CLBLL_LL_AX CLBLL_R_X23Y109/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y109/CLBLL_L_AQ INT_R_X23Y109/BYP1 INT_R_X23Y109/BYP_ALT1 INT_R_X23Y109/FAN_ALT5 INT_R_X23Y109/FAN_BOUNCE5 INT_R_X23Y109/IMUX1 INT_R_X23Y109/LOGIC_OUTS0 INT_R_X23Y109/NL1BEG_N3 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y109/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y109/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y109/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X23Y109/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X23Y109/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X23Y109/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y109/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__0_n_0 - 
wires: CLBLL_R_X23Y110/CLBLL_LL_COUT CLBLL_R_X23Y110/CLBLL_LL_COUT_N CLBLL_R_X23Y111/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[7] - 
wires: CLBLL_R_X23Y110/CLBLL_BYP6 CLBLL_R_X23Y110/CLBLL_IMUX47 CLBLL_R_X23Y110/CLBLL_LL_D5 CLBLL_R_X23Y110/CLBLL_LL_DX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y110/CLBLL_L_DQ INT_R_X23Y110/BYP6 INT_R_X23Y110/BYP_ALT5 INT_R_X23Y110/BYP_ALT6 INT_R_X23Y110/BYP_BOUNCE5 INT_R_X23Y110/FAN_ALT3 INT_R_X23Y110/FAN_BOUNCE3 INT_R_X23Y110/IMUX47 INT_R_X23Y110/LOGIC_OUTS3 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X23Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X23Y110/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y110/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X23Y110/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y110/INT_R.FAN_BOUNCE3->>BYP_ALT5 INT_R_X23Y110/INT_R.LOGIC_OUTS3->>FAN_ALT3 INT_R_X23Y110/INT_R.LOGIC_OUTS3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[6] - 
wires: CLBLL_R_X23Y110/CLBLL_BYP3 CLBLL_R_X23Y110/CLBLL_IMUX28 CLBLL_R_X23Y110/CLBLL_LL_C4 CLBLL_R_X23Y110/CLBLL_LL_CX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y110/CLBLL_L_CQ INT_R_X23Y110/BYP3 INT_R_X23Y110/BYP_ALT2 INT_R_X23Y110/BYP_ALT3 INT_R_X23Y110/BYP_BOUNCE2 INT_R_X23Y110/IMUX28 INT_R_X23Y110/LOGIC_OUTS2 INT_R_X23Y111/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X23Y110/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y110/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y110/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X23Y110/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X23Y110/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[5] - 
wires: CLBLL_R_X21Y108/CLBLL_EE2BEG1 CLBLL_R_X21Y110/CLBLL_WW2END1 CLBLL_R_X23Y110/CLBLL_BYP4 CLBLL_R_X23Y110/CLBLL_IMUX27 CLBLL_R_X23Y110/CLBLL_LL_B4 CLBLL_R_X23Y110/CLBLL_LL_BX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y110/CLBLL_L_BQ CLBLM_L_X22Y108/CLBLM_EE2BEG1 CLBLM_L_X22Y110/CLBLM_WW2END1 INT_L_X22Y108/EE2A1 INT_L_X22Y110/WW2A1 INT_R_X21Y108/EE2BEG1 INT_R_X21Y108/SS2END1 INT_R_X21Y109/SS2A1 INT_R_X21Y110/SS2BEG1 INT_R_X21Y110/WW2END1 INT_R_X23Y108/EE2END1 INT_R_X23Y108/NN2BEG1 INT_R_X23Y109/NN2A1 INT_R_X23Y110/BYP4 INT_R_X23Y110/BYP_ALT4 INT_R_X23Y110/IMUX27 INT_R_X23Y110/LOGIC_OUTS1 INT_R_X23Y110/NN2END1 INT_R_X23Y110/WW2BEG1 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X21Y108/INT_R.SS2END1->>EE2BEG1 INT_R_X21Y110/INT_R.WW2END1->>SS2BEG1 INT_R_X23Y108/INT_R.EE2END1->>NN2BEG1 INT_R_X23Y110/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y110/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X23Y110/INT_R.LOGIC_OUTS1->>WW2BEG1 INT_R_X23Y110/INT_R.NN2END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[4] - 
wires: CLBLL_R_X23Y110/CLBLL_BYP1 CLBLL_R_X23Y110/CLBLL_IMUX2 CLBLL_R_X23Y110/CLBLL_LL_A2 CLBLL_R_X23Y110/CLBLL_LL_AX CLBLL_R_X23Y110/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y110/CLBLL_L_AQ INT_R_X23Y110/BYP1 INT_R_X23Y110/BYP_ALT0 INT_R_X23Y110/BYP_ALT1 INT_R_X23Y110/BYP_BOUNCE0 INT_R_X23Y110/IMUX2 INT_R_X23Y110/LOGIC_OUTS0 
pips: CLBLL_R_X23Y110/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y110/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y110/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y110/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y110/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y110/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X23Y110/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X23Y110/INT_R.LOGIC_OUTS0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__0_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__1_n_0 - 
wires: CLBLL_R_X23Y111/CLBLL_LL_COUT CLBLL_R_X23Y111/CLBLL_LL_COUT_N CLBLL_R_X23Y112/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[11] - 
wires: CLBLL_R_X23Y111/CLBLL_BYP6 CLBLL_R_X23Y111/CLBLL_IMUX43 CLBLL_R_X23Y111/CLBLL_LL_D6 CLBLL_R_X23Y111/CLBLL_LL_DX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y111/CLBLL_L_BQ INT_R_X23Y111/BYP6 INT_R_X23Y111/BYP_ALT6 INT_R_X23Y111/FAN_BOUNCE_S3_0 INT_R_X23Y111/IMUX43 INT_R_X23Y111/LOGIC_OUTS1 INT_R_X23Y111/NL1BEG0 INT_R_X23Y111/NL1END_S3_0 INT_R_X23Y112/FAN_ALT0 INT_R_X23Y112/FAN_BOUNCE0 INT_R_X23Y112/NL1END0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X23Y111/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y111/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X23Y111/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X23Y111/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X23Y112/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X23Y112/INT_R.NL1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[10] - 
wires: CLBLL_R_X23Y111/CLBLL_BYP3 CLBLL_R_X23Y111/CLBLL_IMUX32 CLBLL_R_X23Y111/CLBLL_LL_C1 CLBLL_R_X23Y111/CLBLL_LL_CX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y111/CLBLL_L_AQ INT_R_X23Y111/BYP3 INT_R_X23Y111/BYP_ALT3 INT_R_X23Y111/IMUX32 INT_R_X23Y111/LOGIC_OUTS0 INT_R_X23Y111/NL1BEG_N3 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y111/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y111/INT_R.LOGIC_OUTS0->>IMUX32 INT_R_X23Y111/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y111/INT_R.NL1BEG_N3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[9] - 
wires: CLBLL_R_X23Y111/CLBLL_BYP4 CLBLL_R_X23Y111/CLBLL_IMUX15 CLBLL_R_X23Y111/CLBLL_LL_B1 CLBLL_R_X23Y111/CLBLL_LL_BX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y111/CLBLL_L_DQ INT_R_X23Y111/BYP4 INT_R_X23Y111/BYP_ALT4 INT_R_X23Y111/IMUX15 INT_R_X23Y111/LOGIC_OUTS3 INT_R_X23Y111/SR1BEG_S0 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X23Y111/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y111/INT_R.LOGIC_OUTS3->>IMUX15 INT_R_X23Y111/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X23Y111/INT_R.SR1BEG_S0->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[8] - 
wires: CLBLL_R_X23Y111/CLBLL_BYP1 CLBLL_R_X23Y111/CLBLL_IMUX8 CLBLL_R_X23Y111/CLBLL_LL_A5 CLBLL_R_X23Y111/CLBLL_LL_AX CLBLL_R_X23Y111/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y111/CLBLL_L_CQ INT_R_X23Y110/SR1END3 INT_R_X23Y111/BYP1 INT_R_X23Y111/BYP_ALT0 INT_R_X23Y111/BYP_ALT1 INT_R_X23Y111/BYP_BOUNCE0 INT_R_X23Y111/IMUX8 INT_R_X23Y111/LOGIC_OUTS2 INT_R_X23Y111/SR1BEG3 INT_R_X23Y111/SR1END_N3_3 
pips: CLBLL_R_X23Y111/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y111/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y111/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X23Y111/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y111/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y111/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X23Y111/INT_R.LOGIC_OUTS2->>SR1BEG3 INT_R_X23Y111/INT_R.SR1END_N3_3->>BYP_ALT0 INT_R_X23Y111/INT_R.SR1END_N3_3->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__1_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__2_n_0 - 
wires: CLBLL_R_X23Y112/CLBLL_LL_COUT CLBLL_R_X23Y112/CLBLL_LL_COUT_N CLBLL_R_X23Y113/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[15] - 
wires: CLBLL_R_X23Y112/CLBLL_BYP6 CLBLL_R_X23Y112/CLBLL_IMUX44 CLBLL_R_X23Y112/CLBLL_LL_D4 CLBLL_R_X23Y112/CLBLL_LL_DX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y112/CLBLL_L_CQ CLBLL_R_X23Y112/CLBLL_NW2A3 CLBLL_R_X23Y113/CLBLL_NE2A2 CLBLM_L_X24Y112/CLBLM_NW2A3 CLBLM_L_X24Y113/CLBLM_NE2A2 INT_L_X24Y111/NW2BEG3 INT_L_X24Y111/SW2END2 INT_L_X24Y112/NW2A3 INT_L_X24Y112/SE2A2 INT_L_X24Y113/NE2END2 INT_L_X24Y113/SE2BEG2 INT_R_X23Y112/BYP6 INT_R_X23Y112/BYP_ALT6 INT_R_X23Y112/IMUX44 INT_R_X23Y112/LOGIC_OUTS2 INT_R_X23Y112/NE2BEG2 INT_R_X23Y112/NW2END3 INT_R_X23Y113/NE2A2 INT_R_X25Y111/SW2A2 INT_R_X25Y112/SE2END2 INT_R_X25Y112/SW2BEG2 VBRK_X60Y117/VBRK_NW2A3 VBRK_X60Y118/VBRK_NE2A2 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X24Y111/INT_L.SW2END2->>NW2BEG3 INT_L_X24Y113/INT_L.NE2END2->>SE2BEG2 INT_R_X23Y112/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y112/INT_R.LOGIC_OUTS2->>IMUX44 INT_R_X23Y112/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X23Y112/INT_R.NW2END3->>BYP_ALT6 INT_R_X25Y112/INT_R.SE2END2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[14] - 
wires: CLBLL_R_X23Y112/CLBLL_BYP3 CLBLL_R_X23Y112/CLBLL_IMUX31 CLBLL_R_X23Y112/CLBLL_LL_C5 CLBLL_R_X23Y112/CLBLL_LL_CX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y112/CLBLL_L_BQ INT_R_X23Y112/BYP3 INT_R_X23Y112/BYP_ALT3 INT_R_X23Y112/FAN_ALT3 INT_R_X23Y112/FAN_BOUNCE3 INT_R_X23Y112/IMUX31 INT_R_X23Y112/LOGIC_OUTS1 INT_R_X23Y112/NL1BEG0 INT_R_X23Y112/NL1END_S3_0 INT_R_X23Y113/NL1END0 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X23Y112/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y112/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y112/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X23Y112/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X23Y112/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X23Y112/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[13] - 
wires: CLBLL_R_X23Y112/CLBLL_BYP4 CLBLL_R_X23Y112/CLBLL_IMUX12 CLBLL_R_X23Y112/CLBLL_LL_B6 CLBLL_R_X23Y112/CLBLL_LL_BX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y112/CLBLL_L_AQ INT_R_X23Y112/BYP4 INT_R_X23Y112/BYP_ALT4 INT_R_X23Y112/FAN_ALT1 INT_R_X23Y112/FAN_BOUNCE1 INT_R_X23Y112/IMUX12 INT_R_X23Y112/LOGIC_OUTS0 INT_R_X23Y112/NL1BEG_N3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y112/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y112/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y112/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X23Y112/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X23Y112/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y112/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[12] - 
wires: CLBLL_R_X23Y112/CLBLL_BYP1 CLBLL_R_X23Y112/CLBLL_IMUX11 CLBLL_R_X23Y112/CLBLL_LL_A4 CLBLL_R_X23Y112/CLBLL_LL_AQ CLBLL_R_X23Y112/CLBLL_LL_AX CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS4 INT_R_X23Y112/BYP1 INT_R_X23Y112/BYP_ALT1 INT_R_X23Y112/BYP_BOUNCE1 INT_R_X23Y112/IMUX11 INT_R_X23Y112/LOGIC_OUTS4 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y112/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y112/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y112/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y112/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y112/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X23Y112/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__2_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__3_n_0 - 
wires: CLBLL_R_X23Y113/CLBLL_LL_COUT CLBLL_R_X23Y113/CLBLL_LL_COUT_N CLBLL_R_X23Y114/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[19] - 
wires: CLBLL_R_X23Y113/CLBLL_BYP6 CLBLL_R_X23Y113/CLBLL_IMUX45 CLBLL_R_X23Y113/CLBLL_LL_CQ CLBLL_R_X23Y113/CLBLL_LL_D2 CLBLL_R_X23Y113/CLBLL_LL_DX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS6 INT_L_X22Y112/ER1BEG3 INT_L_X22Y112/SW2END2 INT_R_X23Y112/ER1END3 INT_R_X23Y112/NR1BEG3 INT_R_X23Y112/SW2A2 INT_R_X23Y113/BYP6 INT_R_X23Y113/BYP_ALT6 INT_R_X23Y113/ER1END_N3_3 INT_R_X23Y113/IMUX45 INT_R_X23Y113/LOGIC_OUTS6 INT_R_X23Y113/NR1END3 INT_R_X23Y113/SW2BEG2 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_L_X22Y112/INT_L.SW2END2->>ER1BEG3 INT_R_X23Y112/INT_R.ER1END3->>NR1BEG3 INT_R_X23Y113/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y113/INT_R.LOGIC_OUTS6->>IMUX45 INT_R_X23Y113/INT_R.LOGIC_OUTS6->>SW2BEG2 INT_R_X23Y113/INT_R.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[18] - 
wires: CLBLL_R_X23Y113/CLBLL_BYP3 CLBLL_R_X23Y113/CLBLL_IMUX31 CLBLL_R_X23Y113/CLBLL_LL_BQ CLBLL_R_X23Y113/CLBLL_LL_C5 CLBLL_R_X23Y113/CLBLL_LL_CX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS5 INT_R_X23Y113/BYP3 INT_R_X23Y113/BYP_ALT3 INT_R_X23Y113/FAN_ALT3 INT_R_X23Y113/FAN_BOUNCE3 INT_R_X23Y113/IMUX31 INT_R_X23Y113/LOGIC_OUTS5 INT_R_X23Y113/NL1BEG0 INT_R_X23Y113/NL1END_S3_0 INT_R_X23Y114/NL1END0 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X23Y113/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y113/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y113/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X23Y113/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X23Y113/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X23Y113/INT_R.NL1END_S3_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[17] - 
wires: CLBLL_R_X23Y113/CLBLL_BYP4 CLBLL_R_X23Y113/CLBLL_IMUX17 CLBLL_R_X23Y113/CLBLL_LL_AQ CLBLL_R_X23Y113/CLBLL_LL_B3 CLBLL_R_X23Y113/CLBLL_LL_BX CLBLL_R_X23Y113/CLBLL_LOGIC_OUTS4 INT_R_X23Y113/BYP4 INT_R_X23Y113/BYP_ALT4 INT_R_X23Y113/FAN_ALT1 INT_R_X23Y113/FAN_BOUNCE1 INT_R_X23Y113/IMUX17 INT_R_X23Y113/LOGIC_OUTS4 INT_R_X23Y113/NL1BEG_N3 
pips: CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X23Y113/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y113/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y113/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X23Y113/INT_R.FAN_BOUNCE1->>BYP_ALT4 INT_R_X23Y113/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X23Y113/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X23Y113/INT_R.NL1BEG_N3->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[16] - 
wires: CLBLL_R_X23Y112/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y112/CLBLL_L_DQ CLBLL_R_X23Y113/CLBLL_BYP1 CLBLL_R_X23Y113/CLBLL_IMUX1 CLBLL_R_X23Y113/CLBLL_LL_A3 CLBLL_R_X23Y113/CLBLL_LL_AX INT_R_X23Y112/LOGIC_OUTS3 INT_R_X23Y112/NN2BEG3 INT_R_X23Y113/BYP1 INT_R_X23Y113/BYP_ALT1 INT_R_X23Y113/IMUX1 INT_R_X23Y113/NN2A3 INT_R_X23Y113/SR1BEG_S0 INT_R_X23Y113/SR1END3 INT_R_X23Y114/NN2END3 INT_R_X23Y114/SR1BEG3 INT_R_X23Y114/SR1END_N3_3 
pips: CLBLL_R_X23Y112/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y113/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y113/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 INT_R_X23Y112/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X23Y113/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y113/INT_R.SR1BEG_S0->>BYP_ALT1 INT_R_X23Y113/INT_R.SR1BEG_S0->>IMUX1 INT_R_X23Y113/INT_R.SR1END3->>SR1BEG_S0 INT_R_X23Y114/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__3_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__4_n_0 - 
wires: CLBLL_R_X23Y114/CLBLL_LL_COUT CLBLL_R_X23Y114/CLBLL_LL_COUT_N CLBLL_R_X23Y115/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[23] - 
wires: CLBLL_R_X21Y114/CLBLL_ER1BEG2 CLBLL_R_X21Y114/CLBLL_WW2END1 CLBLL_R_X23Y114/CLBLL_BYP6 CLBLL_R_X23Y114/CLBLL_IMUX43 CLBLL_R_X23Y114/CLBLL_LL_D6 CLBLL_R_X23Y114/CLBLL_LL_DX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y114/CLBLL_L_BQ CLBLM_L_X22Y114/CLBLM_ER1BEG2 CLBLM_L_X22Y114/CLBLM_WW2END1 INT_L_X22Y114/ER1BEG3 INT_L_X22Y114/ER1END2 INT_L_X22Y114/WW2A1 INT_R_X21Y114/ER1BEG2 INT_R_X21Y114/WW2END1 INT_R_X23Y114/BYP6 INT_R_X23Y114/BYP_ALT6 INT_R_X23Y114/ER1END3 INT_R_X23Y114/IMUX43 INT_R_X23Y114/LOGIC_OUTS1 INT_R_X23Y114/WW2BEG1 INT_R_X23Y115/ER1END_N3_3 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X22Y114/INT_L.ER1END2->>ER1BEG3 INT_R_X21Y114/INT_R.WW2END1->>ER1BEG2 INT_R_X23Y114/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y114/INT_R.ER1END3->>BYP_ALT6 INT_R_X23Y114/INT_R.LOGIC_OUTS1->>IMUX43 INT_R_X23Y114/INT_R.LOGIC_OUTS1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[22] - 
wires: CLBLL_R_X23Y114/CLBLL_BYP3 CLBLL_R_X23Y114/CLBLL_IMUX29 CLBLL_R_X23Y114/CLBLL_LL_C2 CLBLL_R_X23Y114/CLBLL_LL_CX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y114/CLBLL_L_AQ INT_R_X23Y114/BYP3 INT_R_X23Y114/BYP_ALT3 INT_R_X23Y114/IMUX29 INT_R_X23Y114/LOGIC_OUTS0 INT_R_X23Y114/NL1BEG_N3 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y114/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y114/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X23Y114/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X23Y114/INT_R.NL1BEG_N3->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[21] - 
wires: CLBLL_R_X23Y114/CLBLL_BYP4 CLBLL_R_X23Y114/CLBLL_IMUX18 CLBLL_R_X23Y114/CLBLL_LL_B2 CLBLL_R_X23Y114/CLBLL_LL_BQ CLBLL_R_X23Y114/CLBLL_LL_BX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS5 INT_R_X23Y114/BYP4 INT_R_X23Y114/BYP_ALT4 INT_R_X23Y114/IMUX18 INT_R_X23Y114/LOGIC_OUTS5 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X23Y114/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y114/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X23Y114/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[20] - 
wires: CLBLL_R_X23Y114/CLBLL_BYP1 CLBLL_R_X23Y114/CLBLL_IMUX1 CLBLL_R_X23Y114/CLBLL_LL_A3 CLBLL_R_X23Y114/CLBLL_LL_AQ CLBLL_R_X23Y114/CLBLL_LL_AX CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS4 INT_R_X23Y114/BYP1 INT_R_X23Y114/BYP_ALT1 INT_R_X23Y114/IMUX1 INT_R_X23Y114/LOGIC_OUTS4 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y114/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X23Y114/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y114/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y114/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X23Y114/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__4_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__5_n_0 - 
wires: CLBLL_R_X23Y115/CLBLL_LL_COUT CLBLL_R_X23Y115/CLBLL_LL_COUT_N CLBLL_R_X23Y116/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[27] - 
wires: CLBLL_R_X21Y115/CLBLL_ER1BEG2 CLBLL_R_X21Y115/CLBLL_WW2END1 CLBLL_R_X23Y115/CLBLL_BYP6 CLBLL_R_X23Y115/CLBLL_IMUX38 CLBLL_R_X23Y115/CLBLL_LL_BQ CLBLL_R_X23Y115/CLBLL_LL_D3 CLBLL_R_X23Y115/CLBLL_LL_DX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS5 CLBLM_L_X22Y115/CLBLM_ER1BEG2 CLBLM_L_X22Y115/CLBLM_WW2END1 INT_L_X22Y115/ER1BEG3 INT_L_X22Y115/ER1END2 INT_L_X22Y115/WW2A1 INT_R_X21Y115/ER1BEG2 INT_R_X21Y115/WW2END1 INT_R_X23Y115/BYP6 INT_R_X23Y115/BYP_ALT6 INT_R_X23Y115/ER1END3 INT_R_X23Y115/IMUX38 INT_R_X23Y115/LOGIC_OUTS5 INT_R_X23Y115/WW2BEG1 INT_R_X23Y116/ER1END_N3_3 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_L_X22Y115/INT_L.ER1END2->>ER1BEG3 INT_R_X21Y115/INT_R.WW2END1->>ER1BEG2 INT_R_X23Y115/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y115/INT_R.ER1END3->>BYP_ALT6 INT_R_X23Y115/INT_R.ER1END3->>IMUX38 INT_R_X23Y115/INT_R.LOGIC_OUTS5->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[26] - 
wires: CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y114/CLBLL_L_DQ CLBLL_R_X23Y115/CLBLL_BYP3 CLBLL_R_X23Y115/CLBLL_IMUX28 CLBLL_R_X23Y115/CLBLL_LL_C4 CLBLL_R_X23Y115/CLBLL_LL_CX INT_R_X23Y114/LOGIC_OUTS3 INT_R_X23Y114/NL1BEG2 INT_R_X23Y114/NR1BEG3 INT_R_X23Y115/BYP3 INT_R_X23Y115/BYP_ALT3 INT_R_X23Y115/FAN_ALT3 INT_R_X23Y115/FAN_BOUNCE3 INT_R_X23Y115/IMUX28 INT_R_X23Y115/NL1END2 INT_R_X23Y115/NR1END3 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y115/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 INT_R_X23Y114/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X23Y114/INT_R.LOGIC_OUTS3->>NR1BEG3 INT_R_X23Y115/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y115/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X23Y115/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X23Y115/INT_R.NL1END2->>IMUX28 INT_R_X23Y115/INT_R.NR1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[25] - 
wires: CLBLL_R_X23Y114/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y114/CLBLL_L_CQ CLBLL_R_X23Y115/CLBLL_BYP4 CLBLL_R_X23Y115/CLBLL_IMUX17 CLBLL_R_X23Y115/CLBLL_LL_B3 CLBLL_R_X23Y115/CLBLL_LL_BX INT_R_X23Y114/LOGIC_OUTS2 INT_R_X23Y114/NL1BEG1 INT_R_X23Y115/BYP4 INT_R_X23Y115/BYP_ALT4 INT_R_X23Y115/IMUX17 INT_R_X23Y115/NL1END1 
pips: CLBLL_R_X23Y114/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y115/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X23Y114/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X23Y115/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y115/INT_R.NL1END1->>BYP_ALT4 INT_R_X23Y115/INT_R.NL1END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[24] - 
wires: CLBLL_R_X23Y115/CLBLL_BYP1 CLBLL_R_X23Y115/CLBLL_IMUX11 CLBLL_R_X23Y115/CLBLL_LL_A4 CLBLL_R_X23Y115/CLBLL_LL_AQ CLBLL_R_X23Y115/CLBLL_LL_AX CLBLL_R_X23Y115/CLBLL_LOGIC_OUTS4 INT_R_X23Y115/BYP1 INT_R_X23Y115/BYP_ALT1 INT_R_X23Y115/BYP_BOUNCE1 INT_R_X23Y115/IMUX11 INT_R_X23Y115/LOGIC_OUTS4 
pips: CLBLL_R_X23Y115/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y115/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X23Y115/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X23Y115/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y115/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X23Y115/INT_R.BYP_BOUNCE1->>IMUX11 INT_R_X23Y115/INT_R.LOGIC_OUTS4->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__5_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/plusOp_carry__6_n_0 - 
wires: CLBLL_R_X23Y116/CLBLL_LL_COUT CLBLL_R_X23Y116/CLBLL_LL_COUT_N CLBLL_R_X23Y117/CLBLL_LL_CIN 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[31] - 
wires: CLBLL_R_X23Y116/CLBLL_BYP6 CLBLL_R_X23Y116/CLBLL_IMUX47 CLBLL_R_X23Y116/CLBLL_LL_D5 CLBLL_R_X23Y116/CLBLL_LL_DX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS3 CLBLL_R_X23Y116/CLBLL_L_DQ INT_R_X23Y116/BYP6 INT_R_X23Y116/BYP_ALT6 INT_R_X23Y116/IMUX47 INT_R_X23Y116/LOGIC_OUTS3 INT_R_X23Y116/NN2BEG3 INT_R_X23Y116/SL1END3 INT_R_X23Y117/NN2A3 INT_R_X23Y117/SL1BEG3 INT_R_X23Y117/SR1END3 INT_R_X23Y118/NN2END3 INT_R_X23Y118/SR1BEG3 INT_R_X23Y118/SR1END_N3_3 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X23Y116/INT_R.BYP_ALT6->>BYP6 INT_R_X23Y116/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X23Y116/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X23Y116/INT_R.SL1END3->>BYP_ALT6 INT_R_X23Y117/INT_R.SR1END3->>SL1BEG3 INT_R_X23Y118/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[30] - 
wires: CLBLL_R_X23Y116/CLBLL_BYP3 CLBLL_R_X23Y116/CLBLL_IMUX28 CLBLL_R_X23Y116/CLBLL_LL_C4 CLBLL_R_X23Y116/CLBLL_LL_CX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS2 CLBLL_R_X23Y116/CLBLL_L_CQ INT_R_X23Y116/BYP3 INT_R_X23Y116/BYP_ALT2 INT_R_X23Y116/BYP_ALT3 INT_R_X23Y116/BYP_BOUNCE2 INT_R_X23Y116/IMUX28 INT_R_X23Y116/LOGIC_OUTS2 INT_R_X23Y117/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X23Y116/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X23Y116/INT_R.BYP_ALT3->>BYP3 INT_R_X23Y116/INT_R.BYP_BOUNCE2->>BYP_ALT3 INT_R_X23Y116/INT_R.LOGIC_OUTS2->>BYP_ALT2 INT_R_X23Y116/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[29] - 
wires: CLBLL_R_X23Y116/CLBLL_BYP4 CLBLL_R_X23Y116/CLBLL_IMUX27 CLBLL_R_X23Y116/CLBLL_LL_B4 CLBLL_R_X23Y116/CLBLL_LL_BX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y116/CLBLL_L_BQ INT_R_X23Y116/BYP4 INT_R_X23Y116/BYP_ALT4 INT_R_X23Y116/IMUX27 INT_R_X23Y116/LOGIC_OUTS1 INT_R_X23Y116/NN2BEG1 INT_R_X23Y116/SL1END1 INT_R_X23Y117/NN2A1 INT_R_X23Y117/SL1BEG1 INT_R_X23Y117/SR1END1 INT_R_X23Y118/NN2END1 INT_R_X23Y118/SR1BEG1 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X23Y116/INT_R.BYP_ALT4->>BYP4 INT_R_X23Y116/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X23Y116/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X23Y116/INT_R.SL1END1->>BYP_ALT4 INT_R_X23Y117/INT_R.SR1END1->>SL1BEG1 INT_R_X23Y118/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

prodreg[28] - 
wires: CLBLL_R_X23Y116/CLBLL_BYP1 CLBLL_R_X23Y116/CLBLL_IMUX8 CLBLL_R_X23Y116/CLBLL_LL_A5 CLBLL_R_X23Y116/CLBLL_LL_AX CLBLL_R_X23Y116/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y116/CLBLL_L_AQ INT_R_X23Y116/BYP1 INT_R_X23Y116/BYP_ALT0 INT_R_X23Y116/BYP_ALT1 INT_R_X23Y116/BYP_BOUNCE0 INT_R_X23Y116/IMUX8 INT_R_X23Y116/LOGIC_OUTS0 
pips: CLBLL_R_X23Y116/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y116/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X23Y116/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y116/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y116/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X23Y116/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X23Y116/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__6_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_4__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[32] - 
wires: CLBLL_R_X23Y117/CLBLL_BYP1 CLBLL_R_X23Y117/CLBLL_IMUX2 CLBLL_R_X23Y117/CLBLL_LL_A2 CLBLL_R_X23Y117/CLBLL_LL_AX CLBLL_R_X23Y117/CLBLL_LOGIC_OUTS0 CLBLL_R_X23Y117/CLBLL_L_AQ INT_R_X23Y117/BYP1 INT_R_X23Y117/BYP_ALT0 INT_R_X23Y117/BYP_ALT1 INT_R_X23Y117/BYP_BOUNCE0 INT_R_X23Y117/IMUX2 INT_R_X23Y117/LOGIC_OUTS0 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X23Y117/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X23Y117/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X23Y117/INT_R.BYP_ALT1->>BYP1 INT_R_X23Y117/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X23Y117/INT_R.BYP_BOUNCE0->>IMUX2 INT_R_X23Y117/INT_R.LOGIC_OUTS0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__7_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__7_i_2__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modmultiply/prodreg0 - 
wires: CLBLL_R_X23Y109/CLBLL_FAN6 CLBLL_R_X23Y109/CLBLL_L_CE CLBLL_R_X23Y110/CLBLL_FAN6 CLBLL_R_X23Y110/CLBLL_L_CE CLBLL_R_X23Y111/CLBLL_FAN6 CLBLL_R_X23Y111/CLBLL_L_CE CLBLL_R_X23Y112/CLBLL_FAN6 CLBLL_R_X23Y112/CLBLL_FAN7 CLBLL_R_X23Y112/CLBLL_LL_CE CLBLL_R_X23Y112/CLBLL_L_CE CLBLL_R_X23Y113/CLBLL_FAN7 CLBLL_R_X23Y113/CLBLL_LL_CE CLBLL_R_X23Y114/CLBLL_FAN6 CLBLL_R_X23Y114/CLBLL_FAN7 CLBLL_R_X23Y114/CLBLL_LL_CE CLBLL_R_X23Y114/CLBLL_L_CE CLBLL_R_X23Y114/CLBLL_WL1END0 CLBLL_R_X23Y114/CLBLL_WW2END1 CLBLL_R_X23Y115/CLBLL_FAN7 CLBLL_R_X23Y115/CLBLL_LL_CE CLBLL_R_X23Y115/CLBLL_NW2A2 CLBLL_R_X23Y116/CLBLL_FAN6 CLBLL_R_X23Y116/CLBLL_L_CE CLBLL_R_X23Y116/CLBLL_NE2A2 CLBLL_R_X23Y117/CLBLL_FAN6 CLBLL_R_X23Y117/CLBLL_L_CE CLBLL_R_X23Y117/CLBLL_NW2A2 CLBLL_R_X25Y114/CLBLL_LL_B CLBLL_R_X25Y114/CLBLL_LOGIC_OUTS13 CLBLM_L_X24Y114/CLBLM_WL1END0 CLBLM_L_X24Y114/CLBLM_WW2END1 CLBLM_L_X24Y115/CLBLM_NW2A2 CLBLM_L_X24Y116/CLBLM_NE2A2 CLBLM_L_X24Y117/CLBLM_NW2A2 INT_L_X22Y110/SE2A1 INT_L_X22Y111/ER1BEG2 INT_L_X22Y111/SE2BEG1 INT_L_X22Y111/SW2END1 INT_L_X24Y114/NW2BEG2 INT_L_X24Y114/WL1BEG0 INT_L_X24Y114/WR1END2 INT_L_X24Y114/WW2A1 INT_L_X24Y115/NW2A2 INT_L_X24Y116/NE2END2 INT_L_X24Y116/NW2BEG2 INT_L_X24Y117/NW2A2 INT_R_X23Y109/FAN6 INT_R_X23Y109/FAN_ALT6 INT_R_X23Y109/SL1END1 INT_R_X23Y110/FAN6 INT_R_X23Y110/FAN_ALT6 INT_R_X23Y110/NR1BEG1 INT_R_X23Y110/SE2END1 INT_R_X23Y110/SL1BEG1 INT_R_X23Y111/ER1END2 INT_R_X23Y111/FAN6 INT_R_X23Y111/FAN_ALT6 INT_R_X23Y111/NR1BEG2 INT_R_X23Y111/NR1END1 INT_R_X23Y111/SW2A1 INT_R_X23Y112/FAN6 INT_R_X23Y112/FAN7 INT_R_X23Y112/FAN_ALT6 INT_R_X23Y112/FAN_ALT7 INT_R_X23Y112/NR1BEG2 INT_R_X23Y112/NR1END2 INT_R_X23Y112/SS2END1 INT_R_X23Y112/SW2BEG1 INT_R_X23Y113/FAN7 INT_R_X23Y113/FAN_ALT7 INT_R_X23Y113/NR1END2 INT_R_X23Y113/SS2A1 INT_R_X23Y114/FAN6 INT_R_X23Y114/FAN7 INT_R_X23Y114/FAN_ALT6 INT_R_X23Y114/FAN_ALT7 INT_R_X23Y114/NN2BEG1 INT_R_X23Y114/SS2BEG1 INT_R_X23Y114/WL1END0 INT_R_X23Y114/WW2END1 INT_R_X23Y115/FAN7 INT_R_X23Y115/FAN_ALT7 INT_R_X23Y115/NE2BEG2 INT_R_X23Y115/NN2A1 INT_R_X23Y115/NW2END2 INT_R_X23Y116/FAN6 INT_R_X23Y116/FAN_ALT6 INT_R_X23Y116/NE2A2 INT_R_X23Y116/NN2END1 INT_R_X23Y117/FAN6 INT_R_X23Y117/FAN_ALT6 INT_R_X23Y117/NW2END2 INT_R_X25Y114/LOGIC_OUTS13 INT_R_X25Y114/WR1BEG2 INT_R_X25Y114/WW2BEG1 VBRK_X60Y119/VBRK_WL1END0 VBRK_X60Y119/VBRK_WW2END1 VBRK_X60Y120/VBRK_NW2A2 VBRK_X60Y121/VBRK_NE2A2 VBRK_X60Y122/VBRK_NW2A2 
pips: CLBLL_R_X23Y109/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y110/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y111/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y112/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y112/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y113/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y114/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y115/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X23Y116/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X23Y117/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y114/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X22Y111/INT_L.SW2END1->>ER1BEG2 INT_L_X22Y111/INT_L.SW2END1->>SE2BEG1 INT_L_X24Y114/INT_L.WR1END2->>NW2BEG2 INT_L_X24Y114/INT_L.WR1END2->>WL1BEG0 INT_L_X24Y116/INT_L.NE2END2->>NW2BEG2 INT_R_X23Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y109/INT_R.SL1END1->>FAN_ALT6 INT_R_X23Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y110/INT_R.SE2END1->>FAN_ALT6 INT_R_X23Y110/INT_R.SE2END1->>NR1BEG1 INT_R_X23Y110/INT_R.SE2END1->>SL1BEG1 INT_R_X23Y111/INT_R.ER1END2->>NR1BEG2 INT_R_X23Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y111/INT_R.NR1END1->>FAN_ALT6 INT_R_X23Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y112/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y112/INT_R.NR1END2->>NR1BEG2 INT_R_X23Y112/INT_R.SS2END1->>FAN_ALT6 INT_R_X23Y112/INT_R.SS2END1->>FAN_ALT7 INT_R_X23Y112/INT_R.SS2END1->>SW2BEG1 INT_R_X23Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y113/INT_R.NR1END2->>FAN_ALT7 INT_R_X23Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y114/INT_R.WL1END0->>NN2BEG1 INT_R_X23Y114/INT_R.WW2END1->>FAN_ALT6 INT_R_X23Y114/INT_R.WW2END1->>FAN_ALT7 INT_R_X23Y114/INT_R.WW2END1->>SS2BEG1 INT_R_X23Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X23Y115/INT_R.NW2END2->>FAN_ALT7 INT_R_X23Y115/INT_R.NW2END2->>NE2BEG2 INT_R_X23Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y116/INT_R.NN2END1->>FAN_ALT6 INT_R_X23Y117/INT_R.FAN_ALT6->>FAN6 INT_R_X23Y117/INT_R.NW2END2->>FAN_ALT6 INT_R_X25Y114/INT_R.LOGIC_OUTS13->>WR1BEG2 INT_R_X25Y114/INT_R.LOGIC_OUTS13->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

prodreg[32]_i_1__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[33] - 
wires: CLBLL_R_X23Y117/CLBLL_IMUX27 CLBLL_R_X23Y117/CLBLL_LL_B4 CLBLL_R_X23Y117/CLBLL_LOGIC_OUTS1 CLBLL_R_X23Y117/CLBLL_L_BQ INT_R_X23Y117/IMUX27 INT_R_X23Y117/LOGIC_OUTS1 
pips: CLBLL_R_X23Y117/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X23Y117/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X23Y117/INT_R.LOGIC_OUTS1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[33]_i_3__0_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modreg[31]_i_1_n_0 - 
wires: CLBLL_L_X32Y109/CLBLL_FAN7 CLBLL_L_X32Y109/CLBLL_LL_CE CLBLL_L_X32Y109/CLBLL_WW2A2 CLBLL_L_X32Y110/CLBLL_FAN7 CLBLL_L_X32Y110/CLBLL_LL_CE CLBLL_L_X32Y115/CLBLL_LL_C CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS14 CLBLL_L_X32Y115/CLBLL_WW2A2 CLBLL_R_X25Y115/CLBLL_FAN6 CLBLL_R_X25Y115/CLBLL_L_CE CLBLL_R_X25Y115/CLBLL_WW2END1 CLBLL_R_X27Y114/CLBLL_FAN7 CLBLL_R_X27Y114/CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_FAN6 CLBLL_R_X27Y115/CLBLL_L_CE CLBLL_R_X27Y115/CLBLL_WW2END1 CLBLL_R_X27Y116/CLBLL_FAN6 CLBLL_R_X27Y116/CLBLL_L_CE CLBLL_R_X27Y116/CLBLL_WR1END1 CLBLL_R_X29Y108/CLBLL_FAN6 CLBLL_R_X29Y108/CLBLL_L_CE CLBLL_R_X29Y108/CLBLL_SW2A2 CLBLL_R_X29Y110/CLBLL_FAN6 CLBLL_R_X29Y110/CLBLL_L_CE CLBLL_R_X29Y110/CLBLL_WR1END3 CLBLL_R_X29Y111/CLBLL_FAN7 CLBLL_R_X29Y111/CLBLL_LL_CE CLBLL_R_X29Y111/CLBLL_NW2A2 CLBLL_R_X29Y115/CLBLL_FAN6 CLBLL_R_X29Y115/CLBLL_L_CE CLBLL_R_X29Y115/CLBLL_WL1END1 CLBLM_L_X26Y115/CLBLM_WW2END1 CLBLM_L_X28Y108/CLBLM_FAN6 CLBLM_L_X28Y108/CLBLM_L_CE CLBLM_L_X28Y112/CLBLM_FAN6 CLBLM_L_X28Y112/CLBLM_L_CE CLBLM_L_X28Y115/CLBLM_FAN6 CLBLM_L_X28Y115/CLBLM_L_CE CLBLM_L_X28Y115/CLBLM_WW2END1 CLBLM_L_X28Y116/CLBLM_WR1END1 CLBLM_L_X30Y108/CLBLM_SW2A2 CLBLM_L_X30Y110/CLBLM_FAN6 CLBLM_L_X30Y110/CLBLM_L_CE CLBLM_L_X30Y110/CLBLM_WR1END3 CLBLM_L_X30Y111/CLBLM_NW2A2 CLBLM_L_X30Y115/CLBLM_WL1END1 CLK_FEED_X78Y114/CLK_FEED_WW2A2 CLK_FEED_X78Y120/CLK_FEED_WW2A2 INT_INTERFACE_R_X31Y109/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW2A2 INT_L_X26Y115/WW2A1 INT_L_X28Y108/FAN_ALT6 INT_L_X28Y108/FAN_L6 INT_L_X28Y108/WL1END1 INT_L_X28Y112/FAN_ALT6 INT_L_X28Y112/FAN_L6 INT_L_X28Y112/NW2END2 INT_L_X28Y115/BYP_ALT1 INT_L_X28Y115/BYP_BOUNCE1 INT_L_X28Y115/FAN_ALT6 INT_L_X28Y115/FAN_L6 INT_L_X28Y115/NL1BEG0 INT_L_X28Y115/NL1END_S3_0 INT_L_X28Y115/WL1END0 INT_L_X28Y115/WW2A1 INT_L_X28Y116/NL1END0 INT_L_X28Y116/WR1BEG1 INT_L_X30Y108/SW2A2 INT_L_X30Y109/NL1BEG2 INT_L_X30Y109/SW2BEG2 INT_L_X30Y109/WW2END2 INT_L_X30Y110/FAN_ALT6 INT_L_X30Y110/FAN_L6 INT_L_X30Y110/NL1END2 INT_L_X30Y110/NW2BEG2 INT_L_X30Y110/WR1BEG3 INT_L_X30Y111/NW2A2 INT_L_X30Y115/WL1BEG1 INT_L_X30Y115/WW2END2 INT_L_X32Y108/SR1END3 INT_L_X32Y109/BYP_ALT0 INT_L_X32Y109/BYP_BOUNCE0 INT_L_X32Y109/FAN_ALT7 INT_L_X32Y109/FAN_L7 INT_L_X32Y109/NR1BEG2 INT_L_X32Y109/SR1BEG3 INT_L_X32Y109/SR1END_N3_3 INT_L_X32Y109/SS6END2 INT_L_X32Y109/WW2BEG2 INT_L_X32Y110/FAN_ALT7 INT_L_X32Y110/FAN_L7 INT_L_X32Y110/NR1END2 INT_L_X32Y110/SS6E2 INT_L_X32Y111/SS6D2 INT_L_X32Y112/SS6C2 INT_L_X32Y113/SS6B2 INT_L_X32Y114/SS6A2 INT_L_X32Y115/LOGIC_OUTS_L14 INT_L_X32Y115/SS6BEG2 INT_L_X32Y115/WW2BEG2 INT_R_X25Y115/FAN6 INT_R_X25Y115/FAN_ALT6 INT_R_X25Y115/WW2END1 INT_R_X27Y114/FAN7 INT_R_X27Y114/FAN_ALT5 INT_R_X27Y114/FAN_ALT7 INT_R_X27Y114/FAN_BOUNCE5 INT_R_X27Y114/SR1END2 INT_R_X27Y115/FAN6 INT_R_X27Y115/FAN_ALT6 INT_R_X27Y115/SR1BEG2 INT_R_X27Y115/WW2BEG1 INT_R_X27Y115/WW2END1 INT_R_X27Y116/FAN6 INT_R_X27Y116/FAN_ALT6 INT_R_X27Y116/WR1END1 INT_R_X29Y108/FAN6 INT_R_X29Y108/FAN_ALT1 INT_R_X29Y108/FAN_ALT6 INT_R_X29Y108/FAN_BOUNCE1 INT_R_X29Y108/SW2END2 INT_R_X29Y108/WL1BEG1 INT_R_X29Y110/FAN6 INT_R_X29Y110/FAN_ALT1 INT_R_X29Y110/FAN_ALT6 INT_R_X29Y110/FAN_BOUNCE1 INT_R_X29Y110/WR1END3 INT_R_X29Y111/FAN7 INT_R_X29Y111/FAN_ALT7 INT_R_X29Y111/NW2BEG2 INT_R_X29Y111/NW2END2 INT_R_X29Y112/NW2A2 INT_R_X29Y115/FAN6 INT_R_X29Y115/FAN_ALT6 INT_R_X29Y115/WL1BEG0 INT_R_X29Y115/WL1END1 INT_R_X29Y115/WW2BEG1 INT_R_X31Y109/WW2A2 INT_R_X31Y115/WW2A2 VBRK_X73Y113/VBRK_SW2A2 VBRK_X73Y115/VBRK_WR1END3 VBRK_X73Y116/VBRK_NW2A2 VBRK_X73Y120/VBRK_WL1END1 VBRK_X79Y114/VBRK_WW2A2 VBRK_X79Y120/VBRK_WW2A2 
pips: CLBLL_L_X32Y109/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y110/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X25Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y114/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y116/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y108/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y110/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y111/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y115/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X28Y108/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y112/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y115/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y110/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X28Y108/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y108/INT_L.WL1END1->>FAN_ALT6 INT_L_X28Y112/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y112/INT_L.NW2END2->>FAN_ALT6 INT_L_X28Y115/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X28Y115/INT_L.BYP_BOUNCE1->>FAN_ALT6 INT_L_X28Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y115/INT_L.WL1END0->>BYP_ALT1 INT_L_X28Y115/INT_L.WL1END0->>NL1BEG0 INT_L_X28Y116/INT_L.NL1END0->>WR1BEG1 INT_L_X30Y109/INT_L.WW2END2->>NL1BEG2 INT_L_X30Y109/INT_L.WW2END2->>SW2BEG2 INT_L_X30Y110/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y110/INT_L.NL1END2->>FAN_ALT6 INT_L_X30Y110/INT_L.NL1END2->>NW2BEG2 INT_L_X30Y110/INT_L.NL1END2->>WR1BEG3 INT_L_X30Y115/INT_L.WW2END2->>WL1BEG1 INT_L_X32Y109/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X32Y109/INT_L.BYP_BOUNCE0->>FAN_ALT7 INT_L_X32Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y109/INT_L.SR1END_N3_3->>BYP_ALT0 INT_L_X32Y109/INT_L.SS6END2->>NR1BEG2 INT_L_X32Y109/INT_L.SS6END2->>SR1BEG3 INT_L_X32Y109/INT_L.SS6END2->>WW2BEG2 INT_L_X32Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X32Y110/INT_L.NR1END2->>FAN_ALT7 INT_L_X32Y115/INT_L.LOGIC_OUTS_L14->>SS6BEG2 INT_L_X32Y115/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_R_X25Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y115/INT_R.WW2END1->>FAN_ALT6 INT_R_X27Y114/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y114/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X27Y114/INT_R.SR1END2->>FAN_ALT5 INT_R_X27Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y115/INT_R.WW2END1->>FAN_ALT6 INT_R_X27Y115/INT_R.WW2END1->>SR1BEG2 INT_R_X27Y115/INT_R.WW2END1->>WW2BEG1 INT_R_X27Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y116/INT_R.WR1END1->>FAN_ALT6 INT_R_X29Y108/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y108/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y108/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X29Y108/INT_R.SW2END2->>FAN_ALT1 INT_R_X29Y108/INT_R.SW2END2->>WL1BEG1 INT_R_X29Y110/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y110/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X29Y110/INT_R.WR1END3->>FAN_ALT1 INT_R_X29Y111/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y111/INT_R.NW2END2->>FAN_ALT7 INT_R_X29Y111/INT_R.NW2END2->>NW2BEG2 INT_R_X29Y115/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y115/INT_R.WL1END1->>FAN_ALT6 INT_R_X29Y115/INT_R.WL1END1->>WL1BEG0 INT_R_X29Y115/INT_R.WL1END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

modsqr/mpreg0 - 
wires: CLBLL_R_X27Y108/CLBLL_FAN7 CLBLL_R_X27Y108/CLBLL_LL_CE CLBLL_R_X27Y108/CLBLL_WL1END1 CLBLL_R_X27Y109/CLBLL_FAN6 CLBLL_R_X27Y109/CLBLL_FAN7 CLBLL_R_X27Y109/CLBLL_LL_CE CLBLL_R_X27Y109/CLBLL_L_CE CLBLL_R_X27Y109/CLBLL_WL1END1 CLBLL_R_X27Y110/CLBLL_FAN6 CLBLL_R_X27Y110/CLBLL_FAN7 CLBLL_R_X27Y110/CLBLL_LL_CE CLBLL_R_X27Y110/CLBLL_L_CE CLBLL_R_X27Y110/CLBLL_WL1END1 CLBLL_R_X27Y111/CLBLL_FAN6 CLBLL_R_X27Y111/CLBLL_FAN7 CLBLL_R_X27Y111/CLBLL_LL_CE CLBLL_R_X27Y111/CLBLL_L_CE CLBLL_R_X27Y111/CLBLL_WL1END1 CLBLL_R_X27Y113/CLBLL_FAN6 CLBLL_R_X27Y113/CLBLL_FAN7 CLBLL_R_X27Y113/CLBLL_LL_CE CLBLL_R_X27Y113/CLBLL_L_CE CLBLL_R_X27Y113/CLBLL_WL1END1 CLBLL_R_X27Y114/CLBLL_SE2A2 CLBLL_R_X27Y115/CLBLL_ER1BEG1 CLBLL_R_X27Y115/CLBLL_LL_C CLBLL_R_X27Y115/CLBLL_LL_CMUX CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y115/CLBLL_LOGIC_OUTS22 CLBLL_R_X27Y116/CLBLL_NE2A2 CLBLM_L_X28Y108/CLBLM_FAN7 CLBLM_L_X28Y108/CLBLM_M_CE CLBLM_L_X28Y108/CLBLM_WL1END1 CLBLM_L_X28Y109/CLBLM_FAN7 CLBLM_L_X28Y109/CLBLM_M_CE CLBLM_L_X28Y109/CLBLM_WL1END1 CLBLM_L_X28Y110/CLBLM_FAN7 CLBLM_L_X28Y110/CLBLM_M_CE CLBLM_L_X28Y110/CLBLM_WL1END1 CLBLM_L_X28Y111/CLBLM_FAN7 CLBLM_L_X28Y111/CLBLM_M_CE CLBLM_L_X28Y111/CLBLM_WL1END1 CLBLM_L_X28Y112/CLBLM_FAN7 CLBLM_L_X28Y112/CLBLM_M_CE CLBLM_L_X28Y113/CLBLM_FAN7 CLBLM_L_X28Y113/CLBLM_M_CE CLBLM_L_X28Y113/CLBLM_WL1END1 CLBLM_L_X28Y114/CLBLM_FAN7 CLBLM_L_X28Y114/CLBLM_M_CE CLBLM_L_X28Y114/CLBLM_SE2A2 CLBLM_L_X28Y115/CLBLM_ER1BEG1 CLBLM_L_X28Y115/CLBLM_FAN7 CLBLM_L_X28Y115/CLBLM_M_CE CLBLM_L_X28Y116/CLBLM_FAN7 CLBLM_L_X28Y116/CLBLM_M_CE CLBLM_L_X28Y116/CLBLM_NE2A2 INT_L_X28Y108/FAN_ALT7 INT_L_X28Y108/FAN_L7 INT_L_X28Y108/SL1END2 INT_L_X28Y108/WL1BEG1 INT_L_X28Y109/FAN_ALT7 INT_L_X28Y109/FAN_L7 INT_L_X28Y109/SL1BEG2 INT_L_X28Y109/SL1END2 INT_L_X28Y109/WL1BEG1 INT_L_X28Y110/FAN_ALT7 INT_L_X28Y110/FAN_L7 INT_L_X28Y110/SL1BEG2 INT_L_X28Y110/SL1END2 INT_L_X28Y110/WL1BEG1 INT_L_X28Y111/FAN_ALT7 INT_L_X28Y111/FAN_L7 INT_L_X28Y111/SL1BEG2 INT_L_X28Y111/SL1END2 INT_L_X28Y111/WL1BEG1 INT_L_X28Y112/FAN_ALT7 INT_L_X28Y112/FAN_L7 INT_L_X28Y112/SL1BEG2 INT_L_X28Y112/SL1END2 INT_L_X28Y113/FAN_ALT7 INT_L_X28Y113/FAN_L7 INT_L_X28Y113/SL1BEG2 INT_L_X28Y113/SL1END2 INT_L_X28Y113/WL1BEG1 INT_L_X28Y114/FAN_ALT7 INT_L_X28Y114/FAN_L7 INT_L_X28Y114/SE2END2 INT_L_X28Y114/SL1BEG2 INT_L_X28Y115/ER1END1 INT_L_X28Y115/FAN_ALT7 INT_L_X28Y115/FAN_L7 INT_L_X28Y116/FAN_ALT7 INT_L_X28Y116/FAN_L7 INT_L_X28Y116/NE2END2 INT_R_X27Y108/FAN7 INT_R_X27Y108/FAN_ALT7 INT_R_X27Y108/WL1END1 INT_R_X27Y109/FAN6 INT_R_X27Y109/FAN7 INT_R_X27Y109/FAN_ALT6 INT_R_X27Y109/FAN_ALT7 INT_R_X27Y109/WL1END1 INT_R_X27Y110/FAN6 INT_R_X27Y110/FAN7 INT_R_X27Y110/FAN_ALT6 INT_R_X27Y110/FAN_ALT7 INT_R_X27Y110/WL1END1 INT_R_X27Y111/FAN6 INT_R_X27Y111/FAN7 INT_R_X27Y111/FAN_ALT6 INT_R_X27Y111/FAN_ALT7 INT_R_X27Y111/WL1END1 INT_R_X27Y113/FAN6 INT_R_X27Y113/FAN7 INT_R_X27Y113/FAN_ALT6 INT_R_X27Y113/FAN_ALT7 INT_R_X27Y113/WL1END1 INT_R_X27Y114/SE2A2 INT_R_X27Y115/ER1BEG1 INT_R_X27Y115/LOGIC_OUTS14 INT_R_X27Y115/LOGIC_OUTS22 INT_R_X27Y115/NE2BEG2 INT_R_X27Y115/SE2BEG2 INT_R_X27Y116/NE2A2 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y109/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y109/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y110/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y110/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y111/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y111/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y113/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y113/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y115/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_L_X28Y108/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y112/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y113/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y115/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X28Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y108/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y108/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y108/INT_L.SL1END2->>WL1BEG1 INT_L_X28Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y109/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y109/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y109/INT_L.SL1END2->>WL1BEG1 INT_L_X28Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y110/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y110/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y110/INT_L.SL1END2->>WL1BEG1 INT_L_X28Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y111/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y111/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y111/INT_L.SL1END2->>WL1BEG1 INT_L_X28Y112/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y112/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y112/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y113/INT_L.SL1END2->>FAN_ALT7 INT_L_X28Y113/INT_L.SL1END2->>SL1BEG2 INT_L_X28Y113/INT_L.SL1END2->>WL1BEG1 INT_L_X28Y114/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y114/INT_L.SE2END2->>FAN_ALT7 INT_L_X28Y114/INT_L.SE2END2->>SL1BEG2 INT_L_X28Y115/INT_L.ER1END1->>FAN_ALT7 INT_L_X28Y115/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y116/INT_L.NE2END2->>FAN_ALT7 INT_R_X27Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X27Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y109/INT_R.WL1END1->>FAN_ALT6 INT_R_X27Y109/INT_R.WL1END1->>FAN_ALT7 INT_R_X27Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y110/INT_R.WL1END1->>FAN_ALT6 INT_R_X27Y110/INT_R.WL1END1->>FAN_ALT7 INT_R_X27Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y111/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y111/INT_R.WL1END1->>FAN_ALT6 INT_R_X27Y111/INT_R.WL1END1->>FAN_ALT7 INT_R_X27Y113/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y113/INT_R.WL1END1->>FAN_ALT6 INT_R_X27Y113/INT_R.WL1END1->>FAN_ALT7 INT_R_X27Y115/INT_R.LOGIC_OUTS14->>NE2BEG2 INT_R_X27Y115/INT_R.LOGIC_OUTS14->>SE2BEG2 INT_R_X27Y115/INT_R.LOGIC_OUTS22->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

modsqr/mcreg_reg_n_0_[33] - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX17 CLBLL_R_X29Y116/CLBLL_LL_B3 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS23 CLBLM_L_X28Y116/CLBLM_M_DMUX INT_L_X28Y116/EL1BEG0 INT_L_X28Y116/LOGIC_OUTS_L23 INT_R_X29Y115/EL1END_S3_0 INT_R_X29Y116/EL1END0 INT_R_X29Y116/IMUX17 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X28Y116/INT_L.LOGIC_OUTS_L23->>EL1BEG0 INT_R_X29Y116/INT_R.EL1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry_n_0 - 
wires: CLBLM_L_X30Y109/CLBLM_L_COUT CLBLM_L_X30Y109/CLBLM_L_COUT_N CLBLM_L_X30Y110/CLBLM_L_CIN 
pips: CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry_n_4 - 
wires: CLBLM_L_X30Y109/CLBLM_IMUX40 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y109/CLBLM_L_DMUX CLBLM_L_X30Y109/CLBLM_M_D1 INT_L_X30Y108/BYP_ALT6 INT_L_X30Y108/BYP_BOUNCE6 INT_L_X30Y108/SR1END2 INT_L_X30Y109/BYP_BOUNCE_N3_6 INT_L_X30Y109/IMUX_L40 INT_L_X30Y109/LOGIC_OUTS_L19 INT_L_X30Y109/SR1BEG2 
pips: CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y108/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X30Y108/INT_L.SR1END2->>BYP_ALT6 INT_L_X30Y109/INT_L.BYP_BOUNCE_N3_6->>IMUX_L40 INT_L_X30Y109/INT_L.LOGIC_OUTS_L19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry_n_5 - 
wires: CLBLM_L_X30Y109/CLBLM_IMUX29 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y109/CLBLM_L_CMUX CLBLM_L_X30Y109/CLBLM_M_C2 INT_L_X30Y109/IMUX_L29 INT_L_X30Y109/LOGIC_OUTS_L18 INT_L_X30Y109/NL1BEG_N3 
pips: CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y109/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y109/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry_n_6 - 
wires: CLBLM_L_X30Y109/CLBLM_IMUX18 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y109/CLBLM_L_BMUX CLBLM_L_X30Y109/CLBLM_M_B2 INT_L_X30Y109/IMUX_L18 INT_L_X30Y109/LOGIC_OUTS_L17 INT_L_X30Y109/SR1BEG_S0 
pips: CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y109/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y109/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry_n_7 - 
wires: CLBLM_L_X30Y109/CLBLM_IMUX8 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y109/CLBLM_L_AMUX CLBLM_L_X30Y109/CLBLM_M_A5 INT_L_X30Y108/SR1END3 INT_L_X30Y109/IMUX_L8 INT_L_X30Y109/LOGIC_OUTS_L16 INT_L_X30Y109/SR1BEG3 INT_L_X30Y109/SR1END_N3_3 
pips: CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y109/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_L_X30Y109/INT_L.SR1END_N3_3->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__0_n_0 - 
wires: CLBLM_L_X30Y110/CLBLM_L_COUT CLBLM_L_X30Y110/CLBLM_L_COUT_N CLBLM_L_X30Y111/CLBLM_L_CIN 
pips: CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__0_n_4 - 
wires: CLBLM_L_X30Y110/CLBLM_IMUX40 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y110/CLBLM_L_DMUX CLBLM_L_X30Y110/CLBLM_M_D1 INT_L_X30Y109/FAN_BOUNCE_S3_2 INT_L_X30Y110/FAN_ALT2 INT_L_X30Y110/FAN_BOUNCE2 INT_L_X30Y110/IMUX_L40 INT_L_X30Y110/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y110/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y110/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y110/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__0_n_5 - 
wires: CLBLM_L_X30Y110/CLBLM_IMUX29 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y110/CLBLM_L_CMUX CLBLM_L_X30Y110/CLBLM_M_C2 INT_L_X30Y110/IMUX_L29 INT_L_X30Y110/LOGIC_OUTS_L18 INT_L_X30Y110/NL1BEG_N3 
pips: CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y110/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y110/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__0_n_6 - 
wires: CLBLM_L_X30Y110/CLBLM_IMUX18 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y110/CLBLM_L_BMUX CLBLM_L_X30Y110/CLBLM_M_B2 INT_L_X30Y110/IMUX_L18 INT_L_X30Y110/LOGIC_OUTS_L17 INT_L_X30Y110/SR1BEG_S0 
pips: CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y110/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y110/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__0_n_7 - 
wires: CLBLM_L_X30Y110/CLBLM_IMUX11 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y110/CLBLM_L_AMUX CLBLM_L_X30Y110/CLBLM_M_A4 INT_L_X30Y110/FAN_ALT5 INT_L_X30Y110/FAN_BOUNCE5 INT_L_X30Y110/IMUX_L11 INT_L_X30Y110/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y110/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y110/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y110/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y110/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__1_n_0 - 
wires: CLBLM_L_X30Y111/CLBLM_L_COUT CLBLM_L_X30Y111/CLBLM_L_COUT_N CLBLM_L_X30Y112/CLBLM_L_CIN 
pips: CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__1_n_4 - 
wires: CLBLM_L_X30Y111/CLBLM_IMUX24 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y111/CLBLM_L_DMUX CLBLM_L_X30Y111/CLBLM_M_B5 INT_L_X30Y110/FAN_BOUNCE_S3_2 INT_L_X30Y111/FAN_ALT2 INT_L_X30Y111/FAN_BOUNCE2 INT_L_X30Y111/IMUX_L24 INT_L_X30Y111/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y111/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y111/INT_L.FAN_BOUNCE2->>IMUX_L24 INT_L_X30Y111/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__1_n_5 - 
wires: CLBLM_L_X30Y111/CLBLM_IMUX1 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y111/CLBLM_L_CMUX CLBLM_L_X30Y111/CLBLM_M_A3 INT_L_X30Y111/IMUX_L1 INT_L_X30Y111/LOGIC_OUTS_L18 
pips: CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y111/INT_L.LOGIC_OUTS_L18->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__1_n_6 - 
wires: CLBLM_L_X30Y111/CLBLM_IMUX44 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y111/CLBLM_L_BMUX CLBLM_L_X30Y111/CLBLM_M_D4 INT_L_X30Y111/FAN_ALT1 INT_L_X30Y111/FAN_BOUNCE1 INT_L_X30Y111/IMUX_L44 INT_L_X30Y111/LOGIC_OUTS_L17 
pips: CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y111/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y111/INT_L.FAN_BOUNCE1->>IMUX_L44 INT_L_X30Y111/INT_L.LOGIC_OUTS_L17->>FAN_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__1_n_7 - 
wires: CLBLM_L_X30Y111/CLBLM_IMUX29 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y111/CLBLM_L_AMUX CLBLM_L_X30Y111/CLBLM_M_C2 INT_L_X30Y111/IMUX_L29 INT_L_X30Y111/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y111/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__2_n_0 - 
wires: CLBLM_L_X30Y112/CLBLM_L_COUT CLBLM_L_X30Y112/CLBLM_L_COUT_N CLBLM_L_X30Y113/CLBLM_L_CIN 
pips: CLBLM_L_X30Y112/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__2_n_4 - 
wires: CLBLM_L_X30Y112/CLBLM_IMUX44 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y112/CLBLM_L_DMUX CLBLM_L_X30Y112/CLBLM_M_D4 INT_L_X30Y112/BYP_ALT4 INT_L_X30Y112/BYP_BOUNCE4 INT_L_X30Y112/IMUX_L44 INT_L_X30Y112/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y112/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y112/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y112/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X30Y112/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__2_n_5 - 
wires: CLBLM_L_X30Y112/CLBLM_IMUX29 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y112/CLBLM_L_CMUX CLBLM_L_X30Y112/CLBLM_M_C2 INT_L_X30Y112/IMUX_L29 INT_L_X30Y112/LOGIC_OUTS_L18 INT_L_X30Y112/NL1BEG_N3 
pips: CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y112/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y112/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y112/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__2_n_6 - 
wires: CLBLM_L_X30Y112/CLBLM_IMUX18 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y112/CLBLM_L_BMUX CLBLM_L_X30Y112/CLBLM_M_B2 INT_L_X30Y112/IMUX_L18 INT_L_X30Y112/LOGIC_OUTS_L17 INT_L_X30Y112/SR1BEG_S0 
pips: CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y112/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y112/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y112/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__2_n_7 - 
wires: CLBLM_L_X30Y112/CLBLM_IMUX11 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y112/CLBLM_L_AMUX CLBLM_L_X30Y112/CLBLM_M_A4 INT_L_X30Y112/FAN_ALT5 INT_L_X30Y112/FAN_BOUNCE5 INT_L_X30Y112/IMUX_L11 INT_L_X30Y112/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y112/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y112/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y112/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y112/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__3_n_0 - 
wires: CLBLM_L_X30Y113/CLBLM_L_COUT CLBLM_L_X30Y113/CLBLM_L_COUT_N CLBLM_L_X30Y114/CLBLM_L_CIN 
pips: CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__3_n_4 - 
wires: CLBLM_L_X30Y113/CLBLM_IMUX40 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y113/CLBLM_L_DMUX CLBLM_L_X30Y113/CLBLM_M_D1 INT_L_X30Y112/FAN_BOUNCE_S3_2 INT_L_X30Y113/FAN_ALT2 INT_L_X30Y113/FAN_BOUNCE2 INT_L_X30Y113/IMUX_L40 INT_L_X30Y113/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y113/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y113/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y113/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__3_n_5 - 
wires: CLBLM_L_X30Y113/CLBLM_IMUX29 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y113/CLBLM_L_CMUX CLBLM_L_X30Y113/CLBLM_M_C2 INT_L_X30Y113/IMUX_L29 INT_L_X30Y113/LOGIC_OUTS_L18 INT_L_X30Y113/NL1BEG_N3 
pips: CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y113/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y113/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__3_n_6 - 
wires: CLBLM_L_X30Y113/CLBLM_IMUX18 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y113/CLBLM_L_BMUX CLBLM_L_X30Y113/CLBLM_M_B2 INT_L_X30Y113/IMUX_L18 INT_L_X30Y113/LOGIC_OUTS_L17 INT_L_X30Y113/SR1BEG_S0 
pips: CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y113/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y113/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__3_n_7 - 
wires: CLBLM_L_X30Y113/CLBLM_IMUX11 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y113/CLBLM_L_AMUX CLBLM_L_X30Y113/CLBLM_M_A4 INT_L_X30Y113/FAN_ALT5 INT_L_X30Y113/FAN_BOUNCE5 INT_L_X30Y113/IMUX_L11 INT_L_X30Y113/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y113/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y113/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y113/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y113/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__4_n_0 - 
wires: CLBLM_L_X30Y114/CLBLM_L_COUT CLBLM_L_X30Y114/CLBLM_L_COUT_N CLBLM_L_X30Y115/CLBLM_L_CIN 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__4_n_4 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX40 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y114/CLBLM_L_DMUX CLBLM_L_X30Y114/CLBLM_M_D1 INT_L_X30Y113/FAN_BOUNCE_S3_2 INT_L_X30Y114/FAN_ALT2 INT_L_X30Y114/FAN_BOUNCE2 INT_L_X30Y114/IMUX_L40 INT_L_X30Y114/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y114/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X30Y114/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X30Y114/INT_L.LOGIC_OUTS_L19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__4_n_5 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX29 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y114/CLBLM_L_CMUX CLBLM_L_X30Y114/CLBLM_M_C2 INT_L_X30Y114/IMUX_L29 INT_L_X30Y114/LOGIC_OUTS_L18 INT_L_X30Y114/NL1BEG_N3 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y114/INT_L.LOGIC_OUTS_L18->>NL1BEG_N3 INT_L_X30Y114/INT_L.NL1BEG_N3->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__4_n_6 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX18 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y114/CLBLM_L_BMUX CLBLM_L_X30Y114/CLBLM_M_B2 INT_L_X30Y114/IMUX_L18 INT_L_X30Y114/LOGIC_OUTS_L17 INT_L_X30Y114/SR1BEG_S0 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y114/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y114/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__4_n_7 - 
wires: CLBLM_L_X30Y114/CLBLM_IMUX11 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y114/CLBLM_L_AMUX CLBLM_L_X30Y114/CLBLM_M_A4 INT_L_X30Y114/FAN_ALT5 INT_L_X30Y114/FAN_BOUNCE5 INT_L_X30Y114/IMUX_L11 INT_L_X30Y114/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y114/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y114/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X30Y114/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__5_n_0 - 
wires: CLBLM_L_X30Y115/CLBLM_L_COUT CLBLM_L_X30Y115/CLBLM_L_COUT_N CLBLM_L_X30Y116/CLBLM_L_CIN 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__5_n_4 - 
wires: CLBLM_L_X30Y115/CLBLM_IMUX44 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y115/CLBLM_L_DMUX CLBLM_L_X30Y115/CLBLM_M_D4 INT_L_X30Y115/BYP_ALT4 INT_L_X30Y115/BYP_BOUNCE4 INT_L_X30Y115/IMUX_L44 INT_L_X30Y115/LOGIC_OUTS_L19 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y115/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X30Y115/INT_L.BYP_BOUNCE4->>IMUX_L44 INT_L_X30Y115/INT_L.LOGIC_OUTS_L19->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__5_n_5 - 
wires: CLBLM_L_X30Y115/CLBLM_IMUX29 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y115/CLBLM_L_CMUX CLBLM_L_X30Y115/CLBLM_M_C2 INT_L_X30Y115/FAN_BOUNCE_S3_4 INT_L_X30Y115/IMUX_L29 INT_L_X30Y115/LOGIC_OUTS_L18 INT_L_X30Y115/NR1BEG0 INT_L_X30Y116/FAN_ALT4 INT_L_X30Y116/FAN_BOUNCE4 INT_L_X30Y116/NR1END0 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y115/INT_L.FAN_BOUNCE_S3_4->>IMUX_L29 INT_L_X30Y115/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X30Y116/INT_L.FAN_ALT4->>FAN_BOUNCE4 INT_L_X30Y116/INT_L.NR1END0->>FAN_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__5_n_6 - 
wires: CLBLM_L_X30Y115/CLBLM_IMUX18 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y115/CLBLM_L_BMUX CLBLM_L_X30Y115/CLBLM_M_B2 INT_L_X30Y115/IMUX_L18 INT_L_X30Y115/LOGIC_OUTS_L17 INT_L_X30Y115/SR1BEG_S0 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y115/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y115/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__5_n_7 - 
wires: CLBLM_L_X30Y115/CLBLM_IMUX1 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y115/CLBLM_L_AMUX CLBLM_L_X30Y115/CLBLM_M_A3 INT_L_X30Y115/FAN_ALT5 INT_L_X30Y115/FAN_BOUNCE5 INT_L_X30Y115/IMUX_L1 INT_L_X30Y115/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y115/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y115/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y115/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__6_n_0 - 
wires: CLBLM_L_X30Y116/CLBLM_L_COUT CLBLM_L_X30Y116/CLBLM_L_COUT_N CLBLM_L_X30Y117/CLBLM_L_CIN 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_COUT->CLBLM_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__6_n_4 - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX28 CLBLL_R_X29Y117/CLBLL_LL_C4 CLBLL_R_X29Y117/CLBLL_WR1END2 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS19 CLBLM_L_X30Y116/CLBLM_L_DMUX CLBLM_L_X30Y117/CLBLM_WR1END2 INT_L_X30Y116/LOGIC_OUTS_L19 INT_L_X30Y116/NR1BEG1 INT_L_X30Y117/NR1END1 INT_L_X30Y117/WR1BEG2 INT_R_X29Y117/IMUX28 INT_R_X29Y117/WR1END2 VBRK_X73Y122/VBRK_WR1END2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X30Y116/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X30Y117/INT_L.NR1END1->>WR1BEG2 INT_R_X29Y117/INT_R.WR1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__6_n_5 - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX18 CLBLL_R_X29Y117/CLBLL_LL_B2 CLBLL_R_X29Y117/CLBLL_WR1END1 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS18 CLBLM_L_X30Y116/CLBLM_L_CMUX CLBLM_L_X30Y117/CLBLM_WR1END1 INT_L_X30Y116/LOGIC_OUTS_L18 INT_L_X30Y116/NR1BEG0 INT_L_X30Y117/NR1END0 INT_L_X30Y117/WR1BEG1 INT_R_X29Y117/IMUX18 INT_R_X29Y117/WR1END1 VBRK_X73Y122/VBRK_WR1END1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X30Y116/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X30Y117/INT_L.NR1END0->>WR1BEG1 INT_R_X29Y117/INT_R.WR1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__6_n_6 - 
wires: CLBLM_L_X30Y116/CLBLM_IMUX22 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y116/CLBLM_L_BMUX CLBLM_L_X30Y116/CLBLM_M_C3 INT_L_X30Y116/IMUX_L22 INT_L_X30Y116/LOGIC_OUTS_L17 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y116/INT_L.LOGIC_OUTS_L17->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__6_n_7 - 
wires: CLBLM_L_X30Y116/CLBLM_IMUX27 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y116/CLBLM_L_AMUX CLBLM_L_X30Y116/CLBLM_M_B4 INT_L_X30Y116/FAN_ALT5 INT_L_X30Y116/FAN_BOUNCE5 INT_L_X30Y116/IMUX_L27 INT_L_X30Y116/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y116/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y116/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y116/INT_L.FAN_BOUNCE5->>IMUX_L27 INT_L_X30Y116/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__0_carry__7_n_6 - 
wires: CLBLL_R_X29Y117/CLBLL_IMUX12 CLBLL_R_X29Y117/CLBLL_IMUX2 CLBLL_R_X29Y117/CLBLL_IMUX29 CLBLL_R_X29Y117/CLBLL_LL_A2 CLBLL_R_X29Y117/CLBLL_LL_B6 CLBLL_R_X29Y117/CLBLL_LL_C2 CLBLL_R_X29Y117/CLBLL_WL1END2 CLBLM_L_X30Y109/CLBLM_IMUX11 CLBLM_L_X30Y109/CLBLM_IMUX27 CLBLM_L_X30Y109/CLBLM_IMUX31 CLBLM_L_X30Y109/CLBLM_IMUX43 CLBLM_L_X30Y109/CLBLM_M_A4 CLBLM_L_X30Y109/CLBLM_M_B4 CLBLM_L_X30Y109/CLBLM_M_C5 CLBLM_L_X30Y109/CLBLM_M_D6 CLBLM_L_X30Y110/CLBLM_IMUX17 CLBLM_L_X30Y110/CLBLM_IMUX22 CLBLM_L_X30Y110/CLBLM_IMUX47 CLBLM_L_X30Y110/CLBLM_IMUX8 CLBLM_L_X30Y110/CLBLM_M_A5 CLBLM_L_X30Y110/CLBLM_M_B3 CLBLM_L_X30Y110/CLBLM_M_C3 CLBLM_L_X30Y110/CLBLM_M_D5 CLBLM_L_X30Y111/CLBLM_IMUX11 CLBLM_L_X30Y111/CLBLM_IMUX12 CLBLM_L_X30Y111/CLBLM_IMUX35 CLBLM_L_X30Y111/CLBLM_IMUX43 CLBLM_L_X30Y111/CLBLM_M_A4 CLBLM_L_X30Y111/CLBLM_M_B6 CLBLM_L_X30Y111/CLBLM_M_C6 CLBLM_L_X30Y111/CLBLM_M_D6 CLBLM_L_X30Y112/CLBLM_IMUX22 CLBLM_L_X30Y112/CLBLM_IMUX24 CLBLM_L_X30Y112/CLBLM_IMUX38 CLBLM_L_X30Y112/CLBLM_IMUX8 CLBLM_L_X30Y112/CLBLM_M_A5 CLBLM_L_X30Y112/CLBLM_M_B5 CLBLM_L_X30Y112/CLBLM_M_C3 CLBLM_L_X30Y112/CLBLM_M_D3 CLBLM_L_X30Y113/CLBLM_IMUX1 CLBLM_L_X30Y113/CLBLM_IMUX12 CLBLM_L_X30Y113/CLBLM_IMUX28 CLBLM_L_X30Y113/CLBLM_IMUX43 CLBLM_L_X30Y113/CLBLM_M_A3 CLBLM_L_X30Y113/CLBLM_M_B6 CLBLM_L_X30Y113/CLBLM_M_C4 CLBLM_L_X30Y113/CLBLM_M_D6 CLBLM_L_X30Y114/CLBLM_IMUX1 CLBLM_L_X30Y114/CLBLM_IMUX27 CLBLM_L_X30Y114/CLBLM_IMUX28 CLBLM_L_X30Y114/CLBLM_IMUX43 CLBLM_L_X30Y114/CLBLM_M_A3 CLBLM_L_X30Y114/CLBLM_M_B4 CLBLM_L_X30Y114/CLBLM_M_C4 CLBLM_L_X30Y114/CLBLM_M_D6 CLBLM_L_X30Y115/CLBLM_IMUX11 CLBLM_L_X30Y115/CLBLM_IMUX17 CLBLM_L_X30Y115/CLBLM_IMUX35 CLBLM_L_X30Y115/CLBLM_IMUX43 CLBLM_L_X30Y115/CLBLM_M_A4 CLBLM_L_X30Y115/CLBLM_M_B3 CLBLM_L_X30Y115/CLBLM_M_C6 CLBLM_L_X30Y115/CLBLM_M_D6 CLBLM_L_X30Y116/CLBLM_IMUX24 CLBLM_L_X30Y116/CLBLM_IMUX31 CLBLM_L_X30Y116/CLBLM_M_B5 CLBLM_L_X30Y116/CLBLM_M_C5 CLBLM_L_X30Y117/CLBLM_IMUX2 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS17 CLBLM_L_X30Y117/CLBLM_L_BMUX CLBLM_L_X30Y117/CLBLM_M_A2 CLBLM_L_X30Y117/CLBLM_WL1END2 INT_L_X30Y109/FAN_ALT3 INT_L_X30Y109/FAN_BOUNCE3 INT_L_X30Y109/IMUX_L11 INT_L_X30Y109/IMUX_L27 INT_L_X30Y109/IMUX_L31 INT_L_X30Y109/IMUX_L43 INT_L_X30Y109/SS2END3 INT_L_X30Y110/IMUX_L17 INT_L_X30Y110/IMUX_L22 INT_L_X30Y110/IMUX_L47 INT_L_X30Y110/IMUX_L8 INT_L_X30Y110/SL1END3 INT_L_X30Y110/SS2A3 INT_L_X30Y110/SS2END0 INT_L_X30Y110/SS2END_N0_3 INT_L_X30Y111/IMUX_L11 INT_L_X30Y111/IMUX_L12 INT_L_X30Y111/IMUX_L35 INT_L_X30Y111/IMUX_L43 INT_L_X30Y111/NR1BEG3 INT_L_X30Y111/SL1BEG3 INT_L_X30Y111/SR1END1 INT_L_X30Y111/SS2A0 INT_L_X30Y111/SS2BEG3 INT_L_X30Y111/SS6END3 INT_L_X30Y112/IMUX_L22 INT_L_X30Y112/IMUX_L24 INT_L_X30Y112/IMUX_L38 INT_L_X30Y112/IMUX_L8 INT_L_X30Y112/NR1END3 INT_L_X30Y112/SL1END0 INT_L_X30Y112/SR1BEG1 INT_L_X30Y112/SS2BEG0 INT_L_X30Y112/SS6E3 INT_L_X30Y112/SS6END_N0_3 INT_L_X30Y113/IMUX_L1 INT_L_X30Y113/IMUX_L12 INT_L_X30Y113/IMUX_L28 INT_L_X30Y113/IMUX_L43 INT_L_X30Y113/SL1BEG0 INT_L_X30Y113/SL1END0 INT_L_X30Y113/SR1END1 INT_L_X30Y113/SS6D3 INT_L_X30Y114/IMUX_L1 INT_L_X30Y114/IMUX_L27 INT_L_X30Y114/IMUX_L28 INT_L_X30Y114/IMUX_L43 INT_L_X30Y114/SL1BEG0 INT_L_X30Y114/SR1BEG1 INT_L_X30Y114/SR1END1 INT_L_X30Y114/SS2END0 INT_L_X30Y114/SS6C3 INT_L_X30Y115/IMUX_L11 INT_L_X30Y115/IMUX_L17 INT_L_X30Y115/IMUX_L35 INT_L_X30Y115/IMUX_L43 INT_L_X30Y115/SL1END0 INT_L_X30Y115/SR1BEG1 INT_L_X30Y115/SR1END1 INT_L_X30Y115/SS2A0 INT_L_X30Y115/SS6B3 INT_L_X30Y116/IMUX_L24 INT_L_X30Y116/IMUX_L31 INT_L_X30Y116/SL1BEG0 INT_L_X30Y116/SL1END0 INT_L_X30Y116/SL1END3 INT_L_X30Y116/SR1BEG1 INT_L_X30Y116/SS2BEG0 INT_L_X30Y116/SS6A3 INT_L_X30Y117/IMUX_L2 INT_L_X30Y117/LOGIC_OUTS_L17 INT_L_X30Y117/SL1BEG0 INT_L_X30Y117/SL1BEG3 INT_L_X30Y117/SR1BEG_S0 INT_L_X30Y117/SS6BEG3 INT_L_X30Y117/WL1BEG2 INT_R_X29Y117/FAN_ALT1 INT_R_X29Y117/FAN_BOUNCE1 INT_R_X29Y117/IMUX12 INT_R_X29Y117/IMUX2 INT_R_X29Y117/IMUX29 INT_R_X29Y117/WL1END2 VBRK_X73Y122/VBRK_WL1END2 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X30Y109/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X30Y109/INT_L.FAN_BOUNCE3->>IMUX_L11 INT_L_X30Y109/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X30Y109/INT_L.FAN_BOUNCE3->>IMUX_L43 INT_L_X30Y109/INT_L.SS2END3->>FAN_ALT3 INT_L_X30Y109/INT_L.SS2END3->>IMUX_L31 INT_L_X30Y110/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y110/INT_L.SL1END3->>IMUX_L47 INT_L_X30Y110/INT_L.SS2END0->>IMUX_L17 INT_L_X30Y110/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X30Y111/INT_L.SR1END1->>IMUX_L11 INT_L_X30Y111/INT_L.SR1END1->>IMUX_L12 INT_L_X30Y111/INT_L.SR1END1->>IMUX_L35 INT_L_X30Y111/INT_L.SR1END1->>IMUX_L43 INT_L_X30Y111/INT_L.SS6END3->>NR1BEG3 INT_L_X30Y111/INT_L.SS6END3->>SL1BEG3 INT_L_X30Y111/INT_L.SS6END3->>SS2BEG3 INT_L_X30Y112/INT_L.NR1END3->>IMUX_L22 INT_L_X30Y112/INT_L.NR1END3->>IMUX_L38 INT_L_X30Y112/INT_L.SL1END0->>IMUX_L24 INT_L_X30Y112/INT_L.SL1END0->>IMUX_L8 INT_L_X30Y112/INT_L.SL1END0->>SR1BEG1 INT_L_X30Y112/INT_L.SL1END0->>SS2BEG0 INT_L_X30Y113/INT_L.SL1END0->>IMUX_L1 INT_L_X30Y113/INT_L.SL1END0->>SL1BEG0 INT_L_X30Y113/INT_L.SR1END1->>IMUX_L12 INT_L_X30Y113/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y113/INT_L.SR1END1->>IMUX_L43 INT_L_X30Y114/INT_L.SR1END1->>IMUX_L27 INT_L_X30Y114/INT_L.SR1END1->>IMUX_L28 INT_L_X30Y114/INT_L.SR1END1->>IMUX_L43 INT_L_X30Y114/INT_L.SS2END0->>IMUX_L1 INT_L_X30Y114/INT_L.SS2END0->>SL1BEG0 INT_L_X30Y114/INT_L.SS2END0->>SR1BEG1 INT_L_X30Y115/INT_L.SL1END0->>IMUX_L17 INT_L_X30Y115/INT_L.SL1END0->>SR1BEG1 INT_L_X30Y115/INT_L.SR1END1->>IMUX_L11 INT_L_X30Y115/INT_L.SR1END1->>IMUX_L35 INT_L_X30Y115/INT_L.SR1END1->>IMUX_L43 INT_L_X30Y116/INT_L.SL1END0->>IMUX_L24 INT_L_X30Y116/INT_L.SL1END0->>SL1BEG0 INT_L_X30Y116/INT_L.SL1END0->>SR1BEG1 INT_L_X30Y116/INT_L.SL1END0->>SS2BEG0 INT_L_X30Y116/INT_L.SL1END3->>IMUX_L31 INT_L_X30Y117/INT_L.LOGIC_OUTS_L17->>SL1BEG3 INT_L_X30Y117/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X30Y117/INT_L.LOGIC_OUTS_L17->>SS6BEG3 INT_L_X30Y117/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X30Y117/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X30Y117/INT_L.SR1BEG_S0->>SL1BEG0 INT_R_X29Y117/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y117/INT_R.FAN_BOUNCE1->>IMUX12 INT_R_X29Y117/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X29Y117/INT_R.WL1END2->>FAN_ALT1 INT_R_X29Y117/INT_R.WL1END2->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

modsqr/minusOp_inferred__0_carry__7_n_7 - 
wires: CLBLM_L_X30Y117/CLBLM_IMUX1 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS16 CLBLM_L_X30Y117/CLBLM_L_AMUX CLBLM_L_X30Y117/CLBLM_M_A3 INT_L_X30Y117/FAN_ALT5 INT_L_X30Y117/FAN_BOUNCE5 INT_L_X30Y117/IMUX_L1 INT_L_X30Y117/LOGIC_OUTS_L16 
pips: CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X30Y117/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X30Y117/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X30Y117/INT_L.FAN_BOUNCE5->>IMUX_L1 INT_L_X30Y117/INT_L.LOGIC_OUTS_L16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry_n_0 - 
wires: CLBLL_R_X29Y109/CLBLL_L_COUT CLBLL_R_X29Y109/CLBLL_L_COUT_N CLBLL_R_X29Y110/CLBLL_L_CIN 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry_n_4 - 
wires: CLBLL_R_X29Y109/CLBLL_ER1BEG2 CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y109/CLBLL_L_DMUX CLBLM_L_X30Y109/CLBLM_ER1BEG2 CLBLM_L_X30Y109/CLBLM_IMUX44 CLBLM_L_X30Y109/CLBLM_M_D4 INT_L_X30Y109/ER1END2 INT_L_X30Y109/IMUX_L44 INT_R_X29Y109/ER1BEG2 INT_R_X29Y109/LOGIC_OUTS19 VBRK_X73Y114/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y109/INT_L.ER1END2->>IMUX_L44 INT_R_X29Y109/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry_n_5 - 
wires: CLBLL_R_X29Y109/CLBLL_ER1BEG1 CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y109/CLBLL_L_CMUX CLBLM_L_X30Y109/CLBLM_ER1BEG1 CLBLM_L_X30Y109/CLBLM_IMUX35 CLBLM_L_X30Y109/CLBLM_M_C6 INT_L_X30Y109/ER1END1 INT_L_X30Y109/IMUX_L35 INT_R_X29Y109/ER1BEG1 INT_R_X29Y109/LOGIC_OUTS18 VBRK_X73Y114/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y109/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y109/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry_n_6 - 
wires: CLBLL_R_X29Y109/CLBLL_EL1BEG2 CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y109/CLBLL_L_BMUX CLBLM_L_X30Y109/CLBLM_EL1BEG2 CLBLM_L_X30Y109/CLBLM_IMUX12 CLBLM_L_X30Y109/CLBLM_M_B6 INT_L_X30Y109/EL1END2 INT_L_X30Y109/IMUX_L12 INT_R_X29Y109/EL1BEG2 INT_R_X29Y109/LOGIC_OUTS17 VBRK_X73Y114/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y109/INT_L.EL1END2->>IMUX_L12 INT_R_X29Y109/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry_n_7 - 
wires: CLBLL_R_X29Y109/CLBLL_EL1BEG1 CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y109/CLBLL_L_AMUX CLBLM_L_X30Y109/CLBLM_EL1BEG1 CLBLM_L_X30Y109/CLBLM_IMUX2 CLBLM_L_X30Y109/CLBLM_M_A2 INT_L_X30Y109/EL1END1 INT_L_X30Y109/IMUX_L2 INT_R_X29Y109/EL1BEG1 INT_R_X29Y109/LOGIC_OUTS16 VBRK_X73Y114/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y109/INT_L.EL1END1->>IMUX_L2 INT_R_X29Y109/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__0_n_0 - 
wires: CLBLL_R_X29Y110/CLBLL_L_COUT CLBLL_R_X29Y110/CLBLL_L_COUT_N CLBLL_R_X29Y111/CLBLL_L_CIN 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__0_n_4 - 
wires: CLBLL_R_X29Y110/CLBLL_ER1BEG2 CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y110/CLBLL_L_DMUX CLBLM_L_X30Y110/CLBLM_ER1BEG2 CLBLM_L_X30Y110/CLBLM_IMUX44 CLBLM_L_X30Y110/CLBLM_M_D4 INT_L_X30Y110/ER1END2 INT_L_X30Y110/IMUX_L44 INT_R_X29Y110/ER1BEG2 INT_R_X29Y110/LOGIC_OUTS19 VBRK_X73Y115/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y110/INT_L.ER1END2->>IMUX_L44 INT_R_X29Y110/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__0_n_5 - 
wires: CLBLL_R_X29Y110/CLBLL_ER1BEG1 CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y110/CLBLL_L_CMUX CLBLM_L_X30Y110/CLBLM_ER1BEG1 CLBLM_L_X30Y110/CLBLM_IMUX35 CLBLM_L_X30Y110/CLBLM_M_C6 INT_L_X30Y110/ER1END1 INT_L_X30Y110/IMUX_L35 INT_R_X29Y110/ER1BEG1 INT_R_X29Y110/LOGIC_OUTS18 VBRK_X73Y115/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y110/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y110/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__0_n_6 - 
wires: CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y110/CLBLL_L_BMUX CLBLL_R_X29Y110/CLBLL_SE2A2 CLBLM_L_X30Y110/CLBLM_IMUX12 CLBLM_L_X30Y110/CLBLM_M_B6 CLBLM_L_X30Y110/CLBLM_SE2A2 INT_L_X28Y111/EL1BEG2 INT_L_X28Y111/NW2END3 INT_L_X30Y110/IMUX_L12 INT_L_X30Y110/SE2END2 INT_R_X29Y110/LOGIC_OUTS17 INT_R_X29Y110/NW2BEG3 INT_R_X29Y110/SE2A2 INT_R_X29Y111/EL1END2 INT_R_X29Y111/NW2A3 INT_R_X29Y111/SE2BEG2 VBRK_X73Y115/VBRK_SE2A2 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X28Y111/INT_L.NW2END3->>EL1BEG2 INT_L_X30Y110/INT_L.SE2END2->>IMUX_L12 INT_R_X29Y110/INT_R.LOGIC_OUTS17->>NW2BEG3 INT_R_X29Y111/INT_R.EL1END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__0_n_7 - 
wires: CLBLL_R_X29Y110/CLBLL_ER1BEG3 CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y110/CLBLL_L_AMUX CLBLM_L_X30Y110/CLBLM_ER1BEG3 CLBLM_L_X30Y110/CLBLM_IMUX4 CLBLM_L_X30Y110/CLBLM_M_A6 INT_L_X30Y110/ER1END3 INT_L_X30Y110/FAN_BOUNCE_S3_0 INT_L_X30Y110/IMUX_L4 INT_L_X30Y111/ER1END_N3_3 INT_L_X30Y111/FAN_ALT0 INT_L_X30Y111/FAN_BOUNCE0 INT_R_X29Y110/ER1BEG3 INT_R_X29Y110/LOGIC_OUTS16 VBRK_X73Y115/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X30Y110/INT_L.FAN_BOUNCE_S3_0->>IMUX_L4 INT_L_X30Y111/INT_L.ER1END_N3_3->>FAN_ALT0 INT_L_X30Y111/INT_L.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y110/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__1_n_0 - 
wires: CLBLL_R_X29Y111/CLBLL_L_COUT CLBLL_R_X29Y111/CLBLL_L_COUT_N CLBLL_R_X29Y112/CLBLL_L_CIN 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__1_n_4 - 
wires: CLBLL_R_X29Y110/CLBLL_SE2A1 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y111/CLBLL_L_DMUX CLBLM_L_X30Y110/CLBLM_SE2A1 CLBLM_L_X30Y111/CLBLM_IMUX27 CLBLM_L_X30Y111/CLBLM_M_B4 INT_L_X30Y110/NR1BEG1 INT_L_X30Y110/SE2END1 INT_L_X30Y111/IMUX_L27 INT_L_X30Y111/NR1END1 INT_R_X29Y110/SE2A1 INT_R_X29Y111/LOGIC_OUTS19 INT_R_X29Y111/SE2BEG1 VBRK_X73Y115/VBRK_SE2A1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y110/INT_L.SE2END1->>NR1BEG1 INT_L_X30Y111/INT_L.NR1END1->>IMUX_L27 INT_R_X29Y111/INT_R.LOGIC_OUTS19->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__1_n_5 - 
wires: CLBLL_R_X29Y110/CLBLL_SE2A0 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y111/CLBLL_L_CMUX CLBLM_L_X30Y110/CLBLM_SE2A0 CLBLM_L_X30Y111/CLBLM_IMUX8 CLBLM_L_X30Y111/CLBLM_M_A5 INT_L_X30Y110/NR1BEG0 INT_L_X30Y110/SE2END0 INT_L_X30Y111/IMUX_L8 INT_L_X30Y111/NR1END0 INT_R_X29Y110/SE2A0 INT_R_X29Y111/LOGIC_OUTS18 INT_R_X29Y111/SE2BEG0 VBRK_X73Y115/VBRK_SE2A0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X30Y110/INT_L.SE2END0->>NR1BEG0 INT_L_X30Y111/INT_L.NR1END0->>IMUX_L8 INT_R_X29Y111/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__1_n_6 - 
wires: CLBLL_R_X29Y110/CLBLL_SE2A3 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y111/CLBLL_L_BMUX CLBLM_L_X30Y110/CLBLM_SE2A3 CLBLM_L_X30Y111/CLBLM_IMUX38 CLBLM_L_X30Y111/CLBLM_M_D3 INT_L_X30Y110/NR1BEG3 INT_L_X30Y110/SE2END3 INT_L_X30Y111/IMUX_L38 INT_L_X30Y111/NR1END3 INT_R_X29Y110/SE2A3 INT_R_X29Y111/LOGIC_OUTS17 INT_R_X29Y111/SE2BEG3 VBRK_X73Y115/VBRK_SE2A3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X30Y110/INT_L.SE2END3->>NR1BEG3 INT_L_X30Y111/INT_L.NR1END3->>IMUX_L38 INT_R_X29Y111/INT_R.LOGIC_OUTS17->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__1_n_7 - 
wires: CLBLL_R_X29Y111/CLBLL_ER1BEG3 CLBLL_R_X29Y111/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y111/CLBLL_L_AMUX CLBLM_L_X30Y111/CLBLM_ER1BEG3 CLBLM_L_X30Y111/CLBLM_IMUX31 CLBLM_L_X30Y111/CLBLM_M_C5 INT_L_X30Y111/ER1END3 INT_L_X30Y111/IMUX_L31 INT_L_X30Y112/ER1END_N3_3 INT_R_X29Y111/ER1BEG3 INT_R_X29Y111/LOGIC_OUTS16 VBRK_X73Y116/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X30Y111/INT_L.ER1END3->>IMUX_L31 INT_R_X29Y111/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__2_n_0 - 
wires: CLBLL_R_X29Y112/CLBLL_L_COUT CLBLL_R_X29Y112/CLBLL_L_COUT_N CLBLL_R_X29Y113/CLBLL_L_CIN 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__2_n_4 - 
wires: CLBLL_R_X29Y112/CLBLL_ER1BEG2 CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y112/CLBLL_L_DMUX CLBLM_L_X30Y112/CLBLM_ER1BEG2 CLBLM_L_X30Y112/CLBLM_IMUX45 CLBLM_L_X30Y112/CLBLM_M_D2 INT_L_X30Y112/ER1END2 INT_L_X30Y112/IMUX_L45 INT_R_X29Y112/ER1BEG2 INT_R_X29Y112/LOGIC_OUTS19 VBRK_X73Y117/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X30Y112/INT_L.ER1END2->>IMUX_L45 INT_R_X29Y112/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__2_n_5 - 
wires: CLBLL_R_X29Y112/CLBLL_ER1BEG1 CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y112/CLBLL_L_CMUX CLBLM_L_X30Y112/CLBLM_ER1BEG1 CLBLM_L_X30Y112/CLBLM_IMUX35 CLBLM_L_X30Y112/CLBLM_M_C6 INT_L_X30Y112/ER1END1 INT_L_X30Y112/IMUX_L35 INT_R_X29Y112/ER1BEG1 INT_R_X29Y112/LOGIC_OUTS18 VBRK_X73Y117/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y112/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y112/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__2_n_6 - 
wires: CLBLL_R_X29Y112/CLBLL_EL1BEG2 CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y112/CLBLL_L_BMUX CLBLM_L_X30Y112/CLBLM_EL1BEG2 CLBLM_L_X30Y112/CLBLM_IMUX12 CLBLM_L_X30Y112/CLBLM_M_B6 INT_L_X30Y112/EL1END2 INT_L_X30Y112/IMUX_L12 INT_R_X29Y112/EL1BEG2 INT_R_X29Y112/LOGIC_OUTS17 VBRK_X73Y117/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y112/INT_L.EL1END2->>IMUX_L12 INT_R_X29Y112/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__2_n_7 - 
wires: CLBLL_R_X29Y112/CLBLL_EL1BEG1 CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y112/CLBLL_L_AMUX CLBLM_L_X30Y112/CLBLM_EL1BEG1 CLBLM_L_X30Y112/CLBLM_IMUX2 CLBLM_L_X30Y112/CLBLM_M_A2 INT_L_X30Y112/EL1END1 INT_L_X30Y112/IMUX_L2 INT_R_X29Y112/EL1BEG1 INT_R_X29Y112/LOGIC_OUTS16 VBRK_X73Y117/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y112/INT_L.EL1END1->>IMUX_L2 INT_R_X29Y112/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__3_n_0 - 
wires: CLBLL_R_X29Y113/CLBLL_L_COUT CLBLL_R_X29Y113/CLBLL_L_COUT_N CLBLL_R_X29Y114/CLBLL_L_CIN 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__3_n_4 - 
wires: CLBLL_R_X29Y113/CLBLL_ER1BEG2 CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y113/CLBLL_L_DMUX CLBLM_L_X30Y113/CLBLM_ER1BEG2 CLBLM_L_X30Y113/CLBLM_IMUX44 CLBLM_L_X30Y113/CLBLM_M_D4 INT_L_X30Y113/ER1END2 INT_L_X30Y113/IMUX_L44 INT_R_X29Y113/ER1BEG2 INT_R_X29Y113/LOGIC_OUTS19 VBRK_X73Y118/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y113/INT_L.ER1END2->>IMUX_L44 INT_R_X29Y113/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__3_n_5 - 
wires: CLBLL_R_X29Y113/CLBLL_ER1BEG1 CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y113/CLBLL_L_CMUX CLBLM_L_X30Y113/CLBLM_ER1BEG1 CLBLM_L_X30Y113/CLBLM_IMUX35 CLBLM_L_X30Y113/CLBLM_M_C6 INT_L_X30Y113/ER1END1 INT_L_X30Y113/IMUX_L35 INT_R_X29Y113/ER1BEG1 INT_R_X29Y113/LOGIC_OUTS18 VBRK_X73Y118/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y113/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y113/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__3_n_6 - 
wires: CLBLL_R_X29Y113/CLBLL_EL1BEG2 CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y113/CLBLL_L_BMUX CLBLM_L_X30Y113/CLBLM_EL1BEG2 CLBLM_L_X30Y113/CLBLM_IMUX27 CLBLM_L_X30Y113/CLBLM_M_B4 INT_L_X30Y113/EL1END2 INT_L_X30Y113/IMUX_L27 INT_R_X29Y113/EL1BEG2 INT_R_X29Y113/LOGIC_OUTS17 VBRK_X73Y118/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X30Y113/INT_L.EL1END2->>IMUX_L27 INT_R_X29Y113/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__3_n_7 - 
wires: CLBLL_R_X29Y113/CLBLL_ER1BEG3 CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y113/CLBLL_L_AMUX CLBLM_L_X30Y113/CLBLM_ER1BEG3 CLBLM_L_X30Y113/CLBLM_IMUX7 CLBLM_L_X30Y113/CLBLM_M_A1 INT_L_X30Y113/ER1END3 INT_L_X30Y113/IMUX_L7 INT_L_X30Y114/ER1END_N3_3 INT_R_X29Y113/ER1BEG3 INT_R_X29Y113/LOGIC_OUTS16 VBRK_X73Y118/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y113/INT_L.ER1END3->>IMUX_L7 INT_R_X29Y113/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__4_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_L_COUT CLBLL_R_X29Y114/CLBLL_L_COUT_N CLBLL_R_X29Y115/CLBLL_L_CIN 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__4_n_4 - 
wires: CLBLL_R_X29Y114/CLBLL_ER1BEG2 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y114/CLBLL_L_DMUX CLBLM_L_X30Y114/CLBLM_ER1BEG2 CLBLM_L_X30Y114/CLBLM_IMUX44 CLBLM_L_X30Y114/CLBLM_M_D4 INT_L_X30Y114/ER1END2 INT_L_X30Y114/IMUX_L44 INT_R_X29Y114/ER1BEG2 INT_R_X29Y114/LOGIC_OUTS19 VBRK_X73Y119/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 INT_L_X30Y114/INT_L.ER1END2->>IMUX_L44 INT_R_X29Y114/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__4_n_5 - 
wires: CLBLL_R_X29Y114/CLBLL_ER1BEG1 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y114/CLBLL_L_CMUX CLBLM_L_X30Y114/CLBLM_ER1BEG1 CLBLM_L_X30Y114/CLBLM_IMUX35 CLBLM_L_X30Y114/CLBLM_M_C6 INT_L_X30Y114/ER1END1 INT_L_X30Y114/IMUX_L35 INT_R_X29Y114/ER1BEG1 INT_R_X29Y114/LOGIC_OUTS18 VBRK_X73Y119/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y114/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y114/INT_R.LOGIC_OUTS18->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__4_n_6 - 
wires: CLBLL_R_X29Y114/CLBLL_EL1BEG2 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y114/CLBLL_L_BMUX CLBLM_L_X30Y114/CLBLM_EL1BEG2 CLBLM_L_X30Y114/CLBLM_IMUX12 CLBLM_L_X30Y114/CLBLM_M_B6 INT_L_X30Y114/EL1END2 INT_L_X30Y114/IMUX_L12 INT_R_X29Y114/EL1BEG2 INT_R_X29Y114/LOGIC_OUTS17 VBRK_X73Y119/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y114/INT_L.EL1END2->>IMUX_L12 INT_R_X29Y114/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__4_n_7 - 
wires: CLBLL_R_X29Y114/CLBLL_EL1BEG1 CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y114/CLBLL_L_AMUX CLBLM_L_X30Y114/CLBLM_EL1BEG1 CLBLM_L_X30Y114/CLBLM_IMUX2 CLBLM_L_X30Y114/CLBLM_M_A2 INT_L_X30Y114/EL1END1 INT_L_X30Y114/IMUX_L2 INT_R_X29Y114/EL1BEG1 INT_R_X29Y114/LOGIC_OUTS16 VBRK_X73Y119/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y114/INT_L.EL1END1->>IMUX_L2 INT_R_X29Y114/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__5_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_L_COUT CLBLL_R_X29Y115/CLBLL_L_COUT_N CLBLL_R_X29Y116/CLBLL_L_CIN 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__5_n_4 - 
wires: CLBLL_R_X29Y115/CLBLL_ER1BEG2 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y115/CLBLL_L_DMUX CLBLM_L_X30Y115/CLBLM_ER1BEG2 CLBLM_L_X30Y115/CLBLM_IMUX45 CLBLM_L_X30Y115/CLBLM_M_D2 INT_L_X30Y115/ER1END2 INT_L_X30Y115/IMUX_L45 INT_R_X29Y115/ER1BEG2 INT_R_X29Y115/LOGIC_OUTS19 VBRK_X73Y120/VBRK_ER1BEG2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 INT_L_X30Y115/INT_L.ER1END2->>IMUX_L45 INT_R_X29Y115/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__5_n_5 - 
wires: CLBLL_R_X29Y114/CLBLL_SE2A0 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y115/CLBLL_L_CMUX CLBLM_L_X30Y114/CLBLM_SE2A0 CLBLM_L_X30Y115/CLBLM_IMUX32 CLBLM_L_X30Y115/CLBLM_M_C1 INT_L_X30Y114/NR1BEG0 INT_L_X30Y114/SE2END0 INT_L_X30Y115/IMUX_L32 INT_L_X30Y115/NR1END0 INT_R_X29Y114/SE2A0 INT_R_X29Y115/LOGIC_OUTS18 INT_R_X29Y115/SE2BEG0 VBRK_X73Y119/VBRK_SE2A0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X30Y114/INT_L.SE2END0->>NR1BEG0 INT_L_X30Y115/INT_L.NR1END0->>IMUX_L32 INT_R_X29Y115/INT_R.LOGIC_OUTS18->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__5_n_6 - 
wires: CLBLL_R_X29Y115/CLBLL_EL1BEG2 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y115/CLBLL_L_BMUX CLBLM_L_X30Y115/CLBLM_EL1BEG2 CLBLM_L_X30Y115/CLBLM_IMUX12 CLBLM_L_X30Y115/CLBLM_M_B6 INT_L_X30Y115/EL1END2 INT_L_X30Y115/IMUX_L12 INT_R_X29Y115/EL1BEG2 INT_R_X29Y115/LOGIC_OUTS17 VBRK_X73Y120/VBRK_EL1BEG2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X30Y115/INT_L.EL1END2->>IMUX_L12 INT_R_X29Y115/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__5_n_7 - 
wires: CLBLL_R_X29Y115/CLBLL_EL1BEG1 CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y115/CLBLL_L_AMUX CLBLM_L_X30Y115/CLBLM_EL1BEG1 CLBLM_L_X30Y115/CLBLM_IMUX2 CLBLM_L_X30Y115/CLBLM_M_A2 INT_L_X30Y115/EL1END1 INT_L_X30Y115/IMUX_L2 INT_R_X29Y115/EL1BEG1 INT_R_X29Y115/LOGIC_OUTS16 VBRK_X73Y120/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X30Y115/INT_L.EL1END1->>IMUX_L2 INT_R_X29Y115/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__6_n_0 - 
wires: CLBLL_R_X29Y116/CLBLL_L_COUT CLBLL_R_X29Y116/CLBLL_L_COUT_N CLBLL_R_X29Y117/CLBLL_L_CIN 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_COUT->CLBLL_L_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__6_n_4 - 
wires: CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y116/CLBLL_L_DMUX CLBLL_R_X29Y117/CLBLL_IMUX35 CLBLL_R_X29Y117/CLBLL_LL_C6 INT_R_X29Y116/LOGIC_OUTS19 INT_R_X29Y116/NR1BEG1 INT_R_X29Y117/IMUX35 INT_R_X29Y117/NR1END1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX35->CLBLL_LL_C6 INT_R_X29Y116/INT_R.LOGIC_OUTS19->>NR1BEG1 INT_R_X29Y117/INT_R.NR1END1->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__6_n_5 - 
wires: CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y116/CLBLL_L_CMUX CLBLL_R_X29Y117/CLBLL_IMUX27 CLBLL_R_X29Y117/CLBLL_LL_B4 INT_R_X29Y116/LOGIC_OUTS18 INT_R_X29Y116/NR1BEG0 INT_R_X29Y117/BYP_ALT1 INT_R_X29Y117/BYP_BOUNCE1 INT_R_X29Y117/IMUX27 INT_R_X29Y117/NR1END0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 INT_R_X29Y116/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X29Y117/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X29Y117/INT_R.BYP_BOUNCE1->>IMUX27 INT_R_X29Y117/INT_R.NR1END0->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__6_n_6 - 
wires: CLBLL_R_X29Y116/CLBLL_ER1BEG1 CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y116/CLBLL_L_BMUX CLBLM_L_X30Y116/CLBLM_ER1BEG1 CLBLM_L_X30Y116/CLBLM_IMUX35 CLBLM_L_X30Y116/CLBLM_M_C6 INT_L_X30Y116/ER1END1 INT_L_X30Y116/IMUX_L35 INT_R_X29Y116/ER1BEG1 INT_R_X29Y116/LOGIC_OUTS17 INT_R_X29Y116/SR1BEG_S0 VBRK_X73Y121/VBRK_ER1BEG1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X30Y116/INT_L.ER1END1->>IMUX_L35 INT_R_X29Y116/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X29Y116/INT_R.SR1BEG_S0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__6_n_7 - 
wires: CLBLL_R_X29Y116/CLBLL_ER1BEG3 CLBLL_R_X29Y116/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y116/CLBLL_L_AMUX CLBLM_L_X30Y116/CLBLM_ER1BEG3 CLBLM_L_X30Y116/CLBLM_IMUX15 CLBLM_L_X30Y116/CLBLM_M_B1 INT_L_X30Y116/ER1END3 INT_L_X30Y116/IMUX_L15 INT_L_X30Y117/ER1END_N3_3 INT_R_X29Y116/ER1BEG3 INT_R_X29Y116/LOGIC_OUTS16 VBRK_X73Y121/VBRK_ER1BEG3 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 INT_L_X30Y116/INT_L.ER1END3->>IMUX_L15 INT_R_X29Y116/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/minusOp_inferred__1_carry__7_n_6 - 
wires: CLBLL_R_X29Y116/CLBLL_SE2A3 CLBLL_R_X29Y117/CLBLL_IMUX1 CLBLL_R_X29Y117/CLBLL_IMUX17 CLBLL_R_X29Y117/CLBLL_IMUX22 CLBLL_R_X29Y117/CLBLL_LL_A3 CLBLL_R_X29Y117/CLBLL_LL_B3 CLBLL_R_X29Y117/CLBLL_LL_C3 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS17 CLBLL_R_X29Y117/CLBLL_L_BMUX CLBLM_L_X30Y109/CLBLM_IMUX15 CLBLM_L_X30Y109/CLBLM_IMUX22 CLBLM_L_X30Y109/CLBLM_IMUX38 CLBLM_L_X30Y109/CLBLM_IMUX7 CLBLM_L_X30Y109/CLBLM_M_A1 CLBLM_L_X30Y109/CLBLM_M_B1 CLBLM_L_X30Y109/CLBLM_M_C3 CLBLM_L_X30Y109/CLBLM_M_D3 CLBLM_L_X30Y110/CLBLM_IMUX24 CLBLM_L_X30Y110/CLBLM_IMUX31 CLBLM_L_X30Y110/CLBLM_IMUX38 CLBLM_L_X30Y110/CLBLM_IMUX7 CLBLM_L_X30Y110/CLBLM_M_A1 CLBLM_L_X30Y110/CLBLM_M_B5 CLBLM_L_X30Y110/CLBLM_M_C5 CLBLM_L_X30Y110/CLBLM_M_D3 CLBLM_L_X30Y111/CLBLM_IMUX15 CLBLM_L_X30Y111/CLBLM_IMUX22 CLBLM_L_X30Y111/CLBLM_IMUX47 CLBLM_L_X30Y111/CLBLM_IMUX7 CLBLM_L_X30Y111/CLBLM_M_A1 CLBLM_L_X30Y111/CLBLM_M_B1 CLBLM_L_X30Y111/CLBLM_M_C3 CLBLM_L_X30Y111/CLBLM_M_D5 CLBLM_L_X30Y112/CLBLM_IMUX15 CLBLM_L_X30Y112/CLBLM_IMUX31 CLBLM_L_X30Y112/CLBLM_IMUX47 CLBLM_L_X30Y112/CLBLM_IMUX7 CLBLM_L_X30Y112/CLBLM_M_A1 CLBLM_L_X30Y112/CLBLM_M_B1 CLBLM_L_X30Y112/CLBLM_M_C5 CLBLM_L_X30Y112/CLBLM_M_D5 CLBLM_L_X30Y113/CLBLM_IMUX15 CLBLM_L_X30Y113/CLBLM_IMUX22 CLBLM_L_X30Y113/CLBLM_IMUX38 CLBLM_L_X30Y113/CLBLM_IMUX8 CLBLM_L_X30Y113/CLBLM_M_A5 CLBLM_L_X30Y113/CLBLM_M_B1 CLBLM_L_X30Y113/CLBLM_M_C3 CLBLM_L_X30Y113/CLBLM_M_D3 CLBLM_L_X30Y114/CLBLM_IMUX15 CLBLM_L_X30Y114/CLBLM_IMUX31 CLBLM_L_X30Y114/CLBLM_IMUX38 CLBLM_L_X30Y114/CLBLM_IMUX7 CLBLM_L_X30Y114/CLBLM_M_A1 CLBLM_L_X30Y114/CLBLM_M_B1 CLBLM_L_X30Y114/CLBLM_M_C5 CLBLM_L_X30Y114/CLBLM_M_D3 CLBLM_L_X30Y115/CLBLM_IMUX15 CLBLM_L_X30Y115/CLBLM_IMUX22 CLBLM_L_X30Y115/CLBLM_IMUX38 CLBLM_L_X30Y115/CLBLM_IMUX8 CLBLM_L_X30Y115/CLBLM_M_A5 CLBLM_L_X30Y115/CLBLM_M_B1 CLBLM_L_X30Y115/CLBLM_M_C3 CLBLM_L_X30Y115/CLBLM_M_D3 CLBLM_L_X30Y116/CLBLM_IMUX12 CLBLM_L_X30Y116/CLBLM_IMUX28 CLBLM_L_X30Y116/CLBLM_M_B6 CLBLM_L_X30Y116/CLBLM_M_C4 CLBLM_L_X30Y116/CLBLM_SE2A3 CLBLM_L_X30Y117/CLBLM_IMUX7 CLBLM_L_X30Y117/CLBLM_M_A1 INT_L_X30Y109/BYP_ALT6 INT_L_X30Y109/BYP_BOUNCE6 INT_L_X30Y109/IMUX_L15 INT_L_X30Y109/IMUX_L22 INT_L_X30Y109/IMUX_L38 INT_L_X30Y109/IMUX_L7 INT_L_X30Y109/SL1END3 INT_L_X30Y110/BYP_BOUNCE_N3_6 INT_L_X30Y110/IMUX_L24 INT_L_X30Y110/IMUX_L31 INT_L_X30Y110/IMUX_L38 INT_L_X30Y110/IMUX_L7 INT_L_X30Y110/SL1BEG3 INT_L_X30Y110/SS2END3 INT_L_X30Y110/SS6END3 INT_L_X30Y111/IMUX_L15 INT_L_X30Y111/IMUX_L22 INT_L_X30Y111/IMUX_L47 INT_L_X30Y111/IMUX_L7 INT_L_X30Y111/SL1END3 INT_L_X30Y111/SS2A3 INT_L_X30Y111/SS2END_N0_3 INT_L_X30Y111/SS6E3 INT_L_X30Y111/SS6END_N0_3 INT_L_X30Y112/IMUX_L15 INT_L_X30Y112/IMUX_L31 INT_L_X30Y112/IMUX_L47 INT_L_X30Y112/IMUX_L7 INT_L_X30Y112/SL1BEG3 INT_L_X30Y112/SS2BEG3 INT_L_X30Y112/SS2END3 INT_L_X30Y112/SS6D3 INT_L_X30Y113/IMUX_L15 INT_L_X30Y113/IMUX_L22 INT_L_X30Y113/IMUX_L38 INT_L_X30Y113/IMUX_L8 INT_L_X30Y113/SL1END3 INT_L_X30Y113/SS2A3 INT_L_X30Y113/SS2END_N0_3 INT_L_X30Y113/SS6C3 INT_L_X30Y114/IMUX_L15 INT_L_X30Y114/IMUX_L31 INT_L_X30Y114/IMUX_L38 INT_L_X30Y114/IMUX_L7 INT_L_X30Y114/SL1BEG3 INT_L_X30Y114/SS2BEG3 INT_L_X30Y114/SS2END3 INT_L_X30Y114/SS6B3 INT_L_X30Y115/IMUX_L15 INT_L_X30Y115/IMUX_L22 INT_L_X30Y115/IMUX_L38 INT_L_X30Y115/IMUX_L8 INT_L_X30Y115/SL1END3 INT_L_X30Y115/SS2A3 INT_L_X30Y115/SS2END_N0_3 INT_L_X30Y115/SS6A3 INT_L_X30Y116/FAN_ALT1 INT_L_X30Y116/FAN_BOUNCE1 INT_L_X30Y116/IMUX_L12 INT_L_X30Y116/IMUX_L28 INT_L_X30Y116/NR1BEG3 INT_L_X30Y116/SE2END3 INT_L_X30Y116/SL1BEG3 INT_L_X30Y116/SS2BEG3 INT_L_X30Y116/SS6BEG3 INT_L_X30Y117/IMUX_L7 INT_L_X30Y117/NR1END3 INT_R_X29Y116/SE2A3 INT_R_X29Y117/IMUX1 INT_R_X29Y117/IMUX17 INT_R_X29Y117/IMUX22 INT_R_X29Y117/LOGIC_OUTS17 INT_R_X29Y117/SE2BEG3 INT_R_X29Y117/SR1BEG_S0 VBRK_X73Y121/VBRK_SE2A3 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y110/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y111/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X30Y112/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y114/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X30Y115/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X30Y116/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X30Y109/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X30Y109/INT_L.SL1END3->>BYP_ALT6 INT_L_X30Y109/INT_L.SL1END3->>IMUX_L15 INT_L_X30Y109/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y109/INT_L.SL1END3->>IMUX_L38 INT_L_X30Y109/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y110/INT_L.BYP_BOUNCE_N3_6->>IMUX_L24 INT_L_X30Y110/INT_L.SS2END3->>IMUX_L31 INT_L_X30Y110/INT_L.SS2END3->>IMUX_L38 INT_L_X30Y110/INT_L.SS2END3->>IMUX_L7 INT_L_X30Y110/INT_L.SS6END3->>SL1BEG3 INT_L_X30Y111/INT_L.SL1END3->>IMUX_L15 INT_L_X30Y111/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y111/INT_L.SL1END3->>IMUX_L47 INT_L_X30Y111/INT_L.SL1END3->>IMUX_L7 INT_L_X30Y112/INT_L.SS2END3->>IMUX_L15 INT_L_X30Y112/INT_L.SS2END3->>IMUX_L31 INT_L_X30Y112/INT_L.SS2END3->>IMUX_L47 INT_L_X30Y112/INT_L.SS2END3->>IMUX_L7 INT_L_X30Y112/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y112/INT_L.SS2END3->>SS2BEG3 INT_L_X30Y113/INT_L.SL1END3->>IMUX_L15 INT_L_X30Y113/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y113/INT_L.SL1END3->>IMUX_L38 INT_L_X30Y113/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X30Y114/INT_L.SS2END3->>IMUX_L15 INT_L_X30Y114/INT_L.SS2END3->>IMUX_L31 INT_L_X30Y114/INT_L.SS2END3->>IMUX_L38 INT_L_X30Y114/INT_L.SS2END3->>IMUX_L7 INT_L_X30Y114/INT_L.SS2END3->>SL1BEG3 INT_L_X30Y114/INT_L.SS2END3->>SS2BEG3 INT_L_X30Y115/INT_L.SL1END3->>IMUX_L15 INT_L_X30Y115/INT_L.SL1END3->>IMUX_L22 INT_L_X30Y115/INT_L.SL1END3->>IMUX_L38 INT_L_X30Y115/INT_L.SS2END_N0_3->>IMUX_L8 INT_L_X30Y116/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X30Y116/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X30Y116/INT_L.FAN_BOUNCE1->>IMUX_L28 INT_L_X30Y116/INT_L.SE2END3->>FAN_ALT1 INT_L_X30Y116/INT_L.SE2END3->>NR1BEG3 INT_L_X30Y116/INT_L.SE2END3->>SL1BEG3 INT_L_X30Y116/INT_L.SE2END3->>SS2BEG3 INT_L_X30Y116/INT_L.SE2END3->>SS6BEG3 INT_L_X30Y117/INT_L.NR1END3->>IMUX_L7 INT_R_X29Y117/INT_R.LOGIC_OUTS17->>IMUX22 INT_R_X29Y117/INT_R.LOGIC_OUTS17->>SE2BEG3 INT_R_X29Y117/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X29Y117/INT_R.SR1BEG_S0->>IMUX1 INT_R_X29Y117/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

modsqr/minusOp_inferred__1_carry__7_n_7 - 
wires: CLBLL_R_X29Y117/CLBLL_EL1BEG1 CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS16 CLBLL_R_X29Y117/CLBLL_L_AMUX CLBLM_L_X30Y117/CLBLM_EL1BEG1 CLBLM_L_X30Y117/CLBLM_IMUX11 CLBLM_L_X30Y117/CLBLM_M_A4 INT_L_X30Y117/EL1END1 INT_L_X30Y117/IMUX_L11 INT_R_X29Y117/EL1BEG1 INT_R_X29Y117/LOGIC_OUTS16 VBRK_X73Y122/VBRK_EL1BEG1 
pips: CLBLL_R_X29Y117/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLM_L_X30Y117/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X30Y117/INT_L.EL1END1->>IMUX_L11 INT_R_X29Y117/INT_R.LOGIC_OUTS16->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[33]_i_1__0_n_0 - 
wires: CLBLL_R_X27Y113/CLBLL_SW2A2 CLBLL_R_X27Y114/CLBLL_FAN6 CLBLL_R_X27Y114/CLBLL_L_CE CLBLL_R_X27Y116/CLBLL_EL1BEG2 CLBLL_R_X27Y116/CLBLL_NW2A3 CLBLL_R_X29Y108/CLBLL_FAN7 CLBLL_R_X29Y108/CLBLL_LL_CE CLBLL_R_X29Y108/CLBLL_WL1END1 CLBLL_R_X29Y109/CLBLL_CTRL0 CLBLL_R_X29Y109/CLBLL_CTRL1 CLBLL_R_X29Y109/CLBLL_LL_SR CLBLL_R_X29Y109/CLBLL_L_SR CLBLL_R_X29Y110/CLBLL_CTRL1 CLBLL_R_X29Y110/CLBLL_LL_SR CLBLL_R_X29Y111/CLBLL_FAN6 CLBLL_R_X29Y111/CLBLL_L_CE CLBLL_R_X29Y111/CLBLL_SE4C2 CLBLL_R_X29Y111/CLBLL_WL1END1 CLBLL_R_X29Y112/CLBLL_CTRL0 CLBLL_R_X29Y112/CLBLL_CTRL1 CLBLL_R_X29Y112/CLBLL_LL_SR CLBLL_R_X29Y112/CLBLL_L_SR CLBLL_R_X29Y113/CLBLL_CTRL0 CLBLL_R_X29Y113/CLBLL_EL1BEG1 CLBLL_R_X29Y113/CLBLL_FAN7 CLBLL_R_X29Y113/CLBLL_LL_CE CLBLL_R_X29Y113/CLBLL_L_SR CLBLL_R_X29Y113/CLBLL_WR1END2 CLBLL_R_X29Y114/CLBLL_CTRL0 CLBLL_R_X29Y114/CLBLL_FAN7 CLBLL_R_X29Y114/CLBLL_LL_CE CLBLL_R_X29Y114/CLBLL_L_SR CLBLL_R_X29Y115/CLBLL_CTRL1 CLBLL_R_X29Y115/CLBLL_LL_SR CLBLL_R_X29Y116/CLBLL_FAN6 CLBLL_R_X29Y116/CLBLL_L_CE CLBLL_R_X29Y116/CLBLL_WL1END2 CLBLL_R_X29Y117/CLBLL_CTRL1 CLBLL_R_X29Y117/CLBLL_ER1BEG2 CLBLL_R_X29Y117/CLBLL_LL_SR CLBLM_L_X28Y109/CLBLM_FAN6 CLBLM_L_X28Y109/CLBLM_L_CE CLBLM_L_X28Y113/CLBLM_SW2A2 CLBLM_L_X28Y116/CLBLM_EL1BEG2 CLBLM_L_X28Y116/CLBLM_NW2A3 CLBLM_L_X28Y117/CLBLM_FAN6 CLBLM_L_X28Y117/CLBLM_FAN7 CLBLM_L_X28Y117/CLBLM_L_CE CLBLM_L_X28Y117/CLBLM_M_CE CLBLM_L_X30Y108/CLBLM_WL1END1 CLBLM_L_X30Y109/CLBLM_CTRL1 CLBLM_L_X30Y109/CLBLM_FAN6 CLBLM_L_X30Y109/CLBLM_L_CE CLBLM_L_X30Y109/CLBLM_M_SR CLBLM_L_X30Y110/CLBLM_FAN7 CLBLM_L_X30Y110/CLBLM_M_CE CLBLM_L_X30Y111/CLBLM_CTRL1 CLBLM_L_X30Y111/CLBLM_FAN6 CLBLM_L_X30Y111/CLBLM_L_CE CLBLM_L_X30Y111/CLBLM_M_SR CLBLM_L_X30Y111/CLBLM_SE4C2 CLBLM_L_X30Y111/CLBLM_WL1END1 CLBLM_L_X30Y113/CLBLM_EL1BEG1 CLBLM_L_X30Y113/CLBLM_WR1END2 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y116/CLBLM_M_D CLBLM_L_X30Y116/CLBLM_WL1END2 CLBLM_L_X30Y117/CLBLM_CTRL1 CLBLM_L_X30Y117/CLBLM_ER1BEG2 CLBLM_L_X30Y117/CLBLM_M_SR INT_L_X28Y109/FAN_ALT6 INT_L_X28Y109/FAN_L6 INT_L_X28Y109/NW2END2 INT_L_X28Y113/SE2A2 INT_L_X28Y113/SW2A2 INT_L_X28Y114/SE2BEG2 INT_L_X28Y114/SL1END2 INT_L_X28Y114/SW2BEG2 INT_L_X28Y115/NW2BEG3 INT_L_X28Y115/SE6BEG2 INT_L_X28Y115/SL1BEG2 INT_L_X28Y115/SW2END2 INT_L_X28Y116/EL1END2 INT_L_X28Y116/NR1BEG2 INT_L_X28Y116/NW2A3 INT_L_X28Y117/EL1BEG1 INT_L_X28Y117/FAN_ALT6 INT_L_X28Y117/FAN_ALT7 INT_L_X28Y117/FAN_BOUNCE7 INT_L_X28Y117/FAN_L6 INT_L_X28Y117/FAN_L7 INT_L_X28Y117/NR1END2 INT_L_X30Y108/SS2END2 INT_L_X30Y108/WL1BEG1 INT_L_X30Y109/CTRL_L1 INT_L_X30Y109/FAN_ALT6 INT_L_X30Y109/FAN_L6 INT_L_X30Y109/SR1END2 INT_L_X30Y109/SS2A2 INT_L_X30Y109/SS2END1 INT_L_X30Y110/FAN_ALT7 INT_L_X30Y110/FAN_L7 INT_L_X30Y110/SL1END1 INT_L_X30Y110/SL1END2 INT_L_X30Y110/SR1BEG2 INT_L_X30Y110/SS2A1 INT_L_X30Y110/SS2BEG2 INT_L_X30Y111/CTRL_L1 INT_L_X30Y111/FAN_ALT6 INT_L_X30Y111/FAN_L6 INT_L_X30Y111/NR1BEG2 INT_L_X30Y111/SE6END2 INT_L_X30Y111/SL1BEG1 INT_L_X30Y111/SL1BEG2 INT_L_X30Y111/SS2BEG1 INT_L_X30Y111/SS2END1 INT_L_X30Y111/WL1BEG1 INT_L_X30Y112/NL1BEG1 INT_L_X30Y112/NR1END2 INT_L_X30Y112/SS2A1 INT_L_X30Y113/EL1END1 INT_L_X30Y113/NL1END1 INT_L_X30Y113/SS2BEG1 INT_L_X30Y113/WR1BEG2 INT_L_X30Y116/LOGIC_OUTS_L15 INT_L_X30Y116/WL1BEG2 INT_L_X30Y117/CTRL_L1 INT_L_X30Y117/ER1END2 INT_R_X27Y113/NL1BEG2 INT_R_X27Y113/SW2END2 INT_R_X27Y114/FAN6 INT_R_X27Y114/FAN_ALT6 INT_R_X27Y114/NL1END2 INT_R_X27Y116/EL1BEG2 INT_R_X27Y116/NW2END3 INT_R_X29Y108/FAN7 INT_R_X29Y108/FAN_ALT7 INT_R_X29Y108/NR1BEG2 INT_R_X29Y108/NW2BEG2 INT_R_X29Y108/SS2END2 INT_R_X29Y108/WL1END1 INT_R_X29Y109/CTRL0 INT_R_X29Y109/CTRL1 INT_R_X29Y109/NR1END2 INT_R_X29Y109/NW2A2 INT_R_X29Y109/SS2A2 INT_R_X29Y110/CTRL1 INT_R_X29Y110/SR1END2 INT_R_X29Y110/SS2BEG2 INT_R_X29Y111/FAN6 INT_R_X29Y111/FAN_ALT6 INT_R_X29Y111/SE6E2 INT_R_X29Y111/SR1BEG2 INT_R_X29Y111/WL1END1 INT_R_X29Y112/CTRL0 INT_R_X29Y112/CTRL1 INT_R_X29Y112/SE6D2 INT_R_X29Y112/SR1END2 INT_R_X29Y113/CTRL0 INT_R_X29Y113/EL1BEG1 INT_R_X29Y113/FAN7 INT_R_X29Y113/FAN_ALT7 INT_R_X29Y113/NR1BEG2 INT_R_X29Y113/SE2END2 INT_R_X29Y113/SE6C2 INT_R_X29Y113/SR1BEG2 INT_R_X29Y113/WR1END2 INT_R_X29Y114/CTRL0 INT_R_X29Y114/FAN7 INT_R_X29Y114/FAN_ALT7 INT_R_X29Y114/NR1BEG2 INT_R_X29Y114/NR1END2 INT_R_X29Y114/SE6B2 INT_R_X29Y115/CTRL1 INT_R_X29Y115/NR1END2 INT_R_X29Y115/SE6A2 INT_R_X29Y115/SW2A2 INT_R_X29Y116/FAN6 INT_R_X29Y116/FAN_ALT1 INT_R_X29Y116/FAN_ALT6 INT_R_X29Y116/FAN_BOUNCE1 INT_R_X29Y116/SW2BEG2 INT_R_X29Y116/WL1END2 INT_R_X29Y117/BYP_ALT4 INT_R_X29Y117/BYP_BOUNCE4 INT_R_X29Y117/CTRL1 INT_R_X29Y117/EL1END1 INT_R_X29Y117/ER1BEG2 VBRK_X73Y113/VBRK_WL1END1 VBRK_X73Y116/VBRK_SE4C2 VBRK_X73Y116/VBRK_WL1END1 VBRK_X73Y118/VBRK_EL1BEG1 VBRK_X73Y118/VBRK_WR1END2 VBRK_X73Y121/VBRK_WL1END2 VBRK_X73Y122/VBRK_ER1BEG2 
pips: CLBLL_R_X27Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y108/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y109/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X29Y109/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y110/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y111/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y112/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X29Y112/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y113/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X29Y113/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_CTRL0->CLBLL_L_SR CLBLL_R_X29Y114/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y115/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLL_R_X29Y116/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y117/CLBLL_R.CLBLL_CTRL1->CLBLL_LL_SR CLBLM_L_X28Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y117/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X28Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y109/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X30Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y111/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR CLBLM_L_X30Y111/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y117/CLBLM_L.CLBLM_CTRL1->CLBLM_M_SR INT_L_X28Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y109/INT_L.NW2END2->>FAN_ALT6 INT_L_X28Y114/INT_L.SL1END2->>SE2BEG2 INT_L_X28Y114/INT_L.SL1END2->>SW2BEG2 INT_L_X28Y115/INT_L.SW2END2->>NW2BEG3 INT_L_X28Y115/INT_L.SW2END2->>SE6BEG2 INT_L_X28Y115/INT_L.SW2END2->>SL1BEG2 INT_L_X28Y116/INT_L.EL1END2->>NR1BEG2 INT_L_X28Y117/INT_L.FAN_ALT6->>FAN_L6 INT_L_X28Y117/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X28Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X28Y117/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X28Y117/INT_L.NR1END2->>EL1BEG1 INT_L_X28Y117/INT_L.NR1END2->>FAN_ALT7 INT_L_X30Y108/INT_L.SS2END2->>WL1BEG1 INT_L_X30Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y109/INT_L.SR1END2->>CTRL_L1 INT_L_X30Y109/INT_L.SS2END1->>FAN_ALT6 INT_L_X30Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y110/INT_L.SL1END1->>SR1BEG2 INT_L_X30Y110/INT_L.SL1END2->>FAN_ALT7 INT_L_X30Y110/INT_L.SL1END2->>SS2BEG2 INT_L_X30Y111/INT_L.FAN_ALT6->>FAN_L6 INT_L_X30Y111/INT_L.SE6END2->>CTRL_L1 INT_L_X30Y111/INT_L.SE6END2->>NR1BEG2 INT_L_X30Y111/INT_L.SE6END2->>SL1BEG2 INT_L_X30Y111/INT_L.SE6END2->>WL1BEG1 INT_L_X30Y111/INT_L.SS2END1->>FAN_ALT6 INT_L_X30Y111/INT_L.SS2END1->>SL1BEG1 INT_L_X30Y111/INT_L.SS2END1->>SS2BEG1 INT_L_X30Y112/INT_L.NR1END2->>NL1BEG1 INT_L_X30Y113/INT_L.EL1END1->>SS2BEG1 INT_L_X30Y113/INT_L.NL1END1->>WR1BEG2 INT_L_X30Y116/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X30Y117/INT_L.ER1END2->>CTRL_L1 INT_R_X27Y113/INT_R.SW2END2->>NL1BEG2 INT_R_X27Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X27Y114/INT_R.NL1END2->>FAN_ALT6 INT_R_X27Y116/INT_R.NW2END3->>EL1BEG2 INT_R_X29Y108/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y108/INT_R.SS2END2->>NR1BEG2 INT_R_X29Y108/INT_R.WL1END1->>FAN_ALT7 INT_R_X29Y108/INT_R.WL1END1->>NW2BEG2 INT_R_X29Y109/INT_R.NR1END2->>CTRL0 INT_R_X29Y109/INT_R.NR1END2->>CTRL1 INT_R_X29Y110/INT_R.SR1END2->>CTRL1 INT_R_X29Y110/INT_R.SR1END2->>SS2BEG2 INT_R_X29Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y111/INT_R.WL1END1->>FAN_ALT6 INT_R_X29Y111/INT_R.WL1END1->>SR1BEG2 INT_R_X29Y112/INT_R.SR1END2->>CTRL0 INT_R_X29Y112/INT_R.SR1END2->>CTRL1 INT_R_X29Y113/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y113/INT_R.SE2END2->>EL1BEG1 INT_R_X29Y113/INT_R.SE2END2->>FAN_ALT7 INT_R_X29Y113/INT_R.SE2END2->>NR1BEG2 INT_R_X29Y113/INT_R.WR1END2->>CTRL0 INT_R_X29Y113/INT_R.WR1END2->>SR1BEG2 INT_R_X29Y114/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y114/INT_R.NR1END2->>CTRL0 INT_R_X29Y114/INT_R.NR1END2->>FAN_ALT7 INT_R_X29Y114/INT_R.NR1END2->>NR1BEG2 INT_R_X29Y115/INT_R.NR1END2->>CTRL1 INT_R_X29Y116/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y116/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y116/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X29Y116/INT_R.WL1END2->>FAN_ALT1 INT_R_X29Y116/INT_R.WL1END2->>SW2BEG2 INT_R_X29Y117/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X29Y117/INT_R.BYP_BOUNCE4->>CTRL1 INT_R_X29Y117/INT_R.EL1END1->>BYP_ALT4 INT_R_X29Y117/INT_R.EL1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 67, 

modsqr/mpreg_reg_n_0_[0] - 
wires: CLBLL_R_X27Y108/CLBLL_EE2BEG2 CLBLL_R_X27Y108/CLBLL_LL_AMUX CLBLL_R_X27Y108/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y108/CLBLL_NE4BEG2 CLBLL_R_X27Y110/CLBLL_EE2BEG2 CLBLL_R_X27Y110/CLBLL_IMUX43 CLBLL_R_X27Y110/CLBLL_LL_D6 CLBLL_R_X27Y111/CLBLL_EE2BEG1 CLBLL_R_X27Y112/CLBLL_EE2BEG0 CLBLL_R_X29Y108/CLBLL_IMUX11 CLBLL_R_X29Y108/CLBLL_IMUX17 CLBLL_R_X29Y108/CLBLL_IMUX28 CLBLL_R_X29Y108/CLBLL_IMUX44 CLBLL_R_X29Y108/CLBLL_LL_A4 CLBLL_R_X29Y108/CLBLL_LL_B3 CLBLL_R_X29Y108/CLBLL_LL_C4 CLBLL_R_X29Y108/CLBLL_LL_D4 CLBLL_R_X29Y109/CLBLL_IMUX24 CLBLL_R_X29Y109/CLBLL_IMUX29 CLBLL_R_X29Y109/CLBLL_IMUX45 CLBLL_R_X29Y109/CLBLL_IMUX8 CLBLL_R_X29Y109/CLBLL_LL_A5 CLBLL_R_X29Y109/CLBLL_LL_B5 CLBLL_R_X29Y109/CLBLL_LL_C2 CLBLL_R_X29Y109/CLBLL_LL_D2 CLBLL_R_X29Y110/CLBLL_IMUX11 CLBLL_R_X29Y110/CLBLL_IMUX27 CLBLL_R_X29Y110/CLBLL_IMUX29 CLBLL_R_X29Y110/CLBLL_IMUX45 CLBLL_R_X29Y110/CLBLL_LL_A4 CLBLL_R_X29Y110/CLBLL_LL_B4 CLBLL_R_X29Y110/CLBLL_LL_C2 CLBLL_R_X29Y110/CLBLL_LL_D2 CLBLL_R_X29Y111/CLBLL_IMUX11 CLBLL_R_X29Y111/CLBLL_IMUX18 CLBLL_R_X29Y111/CLBLL_IMUX29 CLBLL_R_X29Y111/CLBLL_IMUX45 CLBLL_R_X29Y111/CLBLL_LL_A4 CLBLL_R_X29Y111/CLBLL_LL_B2 CLBLL_R_X29Y111/CLBLL_LL_C2 CLBLL_R_X29Y111/CLBLL_LL_D2 CLBLL_R_X29Y112/CLBLL_IMUX11 CLBLL_R_X29Y112/CLBLL_IMUX17 CLBLL_R_X29Y112/CLBLL_IMUX28 CLBLL_R_X29Y112/CLBLL_IMUX43 CLBLL_R_X29Y112/CLBLL_LL_A4 CLBLL_R_X29Y112/CLBLL_LL_B3 CLBLL_R_X29Y112/CLBLL_LL_C4 CLBLL_R_X29Y112/CLBLL_LL_D6 CLBLL_R_X29Y113/CLBLL_IMUX11 CLBLL_R_X29Y113/CLBLL_IMUX18 CLBLL_R_X29Y113/CLBLL_IMUX29 CLBLL_R_X29Y113/CLBLL_IMUX44 CLBLL_R_X29Y113/CLBLL_LL_A4 CLBLL_R_X29Y113/CLBLL_LL_B2 CLBLL_R_X29Y113/CLBLL_LL_C2 CLBLL_R_X29Y113/CLBLL_LL_D4 CLBLL_R_X29Y114/CLBLL_IMUX24 CLBLL_R_X29Y114/CLBLL_IMUX32 CLBLL_R_X29Y114/CLBLL_IMUX40 CLBLL_R_X29Y114/CLBLL_IMUX8 CLBLL_R_X29Y114/CLBLL_LL_A5 CLBLL_R_X29Y114/CLBLL_LL_B5 CLBLL_R_X29Y114/CLBLL_LL_C1 CLBLL_R_X29Y114/CLBLL_LL_D1 CLBLL_R_X29Y115/CLBLL_IMUX2 CLBLL_R_X29Y115/CLBLL_IMUX27 CLBLL_R_X29Y115/CLBLL_IMUX28 CLBLL_R_X29Y115/CLBLL_IMUX44 CLBLL_R_X29Y115/CLBLL_LL_A2 CLBLL_R_X29Y115/CLBLL_LL_B4 CLBLL_R_X29Y115/CLBLL_LL_C4 CLBLL_R_X29Y115/CLBLL_LL_D4 CLBLL_R_X29Y116/CLBLL_IMUX11 CLBLL_R_X29Y116/CLBLL_IMUX18 CLBLL_R_X29Y116/CLBLL_LL_A4 CLBLL_R_X29Y116/CLBLL_LL_B2 CLBLM_L_X28Y108/CLBLM_EE2BEG2 CLBLM_L_X28Y108/CLBLM_NE4BEG2 CLBLM_L_X28Y110/CLBLM_EE2BEG2 CLBLM_L_X28Y111/CLBLM_EE2BEG1 CLBLM_L_X28Y112/CLBLM_EE2BEG0 INT_L_X28Y108/EE2A2 INT_L_X28Y108/NE6A2 INT_L_X28Y109/NE6B2 INT_L_X28Y110/EE2A2 INT_L_X28Y110/NE6C2 INT_L_X28Y111/EE2A1 INT_L_X28Y111/NE6D2 INT_L_X28Y112/EE2A0 INT_L_X28Y112/NE6E2 INT_L_X28Y116/EL1BEG1 INT_L_X28Y116/NW2END2 INT_R_X27Y108/EE2BEG2 INT_R_X27Y108/LOGIC_OUTS20 INT_R_X27Y108/NE6BEG2 INT_R_X27Y108/NN2BEG2 INT_R_X27Y109/NN2A2 INT_R_X27Y110/EE2BEG2 INT_R_X27Y110/IMUX43 INT_R_X27Y110/NL1BEG1 INT_R_X27Y110/NN2END2 INT_R_X27Y111/EE2BEG1 INT_R_X27Y111/NL1BEG0 INT_R_X27Y111/NL1END1 INT_R_X27Y111/NL1END_S3_0 INT_R_X27Y112/EE2BEG0 INT_R_X27Y112/NL1END0 INT_R_X29Y108/BYP_ALT2 INT_R_X29Y108/BYP_BOUNCE2 INT_R_X29Y108/EE2END2 INT_R_X29Y108/FAN_ALT5 INT_R_X29Y108/FAN_BOUNCE5 INT_R_X29Y108/IMUX11 INT_R_X29Y108/IMUX17 INT_R_X29Y108/IMUX28 INT_R_X29Y108/IMUX44 INT_R_X29Y109/BYP_BOUNCE_N3_2 INT_R_X29Y109/IMUX24 INT_R_X29Y109/IMUX29 INT_R_X29Y109/IMUX45 INT_R_X29Y109/IMUX8 INT_R_X29Y109/SL1END2 INT_R_X29Y110/EE2END2 INT_R_X29Y110/FAN_ALT5 INT_R_X29Y110/FAN_BOUNCE5 INT_R_X29Y110/IMUX11 INT_R_X29Y110/IMUX27 INT_R_X29Y110/IMUX29 INT_R_X29Y110/IMUX45 INT_R_X29Y110/NN2BEG2 INT_R_X29Y110/SL1BEG2 INT_R_X29Y111/EE2END1 INT_R_X29Y111/IMUX11 INT_R_X29Y111/IMUX18 INT_R_X29Y111/IMUX29 INT_R_X29Y111/IMUX45 INT_R_X29Y111/NN2A2 INT_R_X29Y111/NN2BEG1 INT_R_X29Y111/SL1END2 INT_R_X29Y112/EE2END0 INT_R_X29Y112/IMUX11 INT_R_X29Y112/IMUX17 INT_R_X29Y112/IMUX28 INT_R_X29Y112/IMUX43 INT_R_X29Y112/NE6END2 INT_R_X29Y112/NN2A1 INT_R_X29Y112/NN2END2 INT_R_X29Y112/NR1BEG2 INT_R_X29Y112/SL1BEG2 INT_R_X29Y112/SR1END1 INT_R_X29Y113/IMUX11 INT_R_X29Y113/IMUX18 INT_R_X29Y113/IMUX29 INT_R_X29Y113/IMUX44 INT_R_X29Y113/NL1BEG0 INT_R_X29Y113/NL1END_S3_0 INT_R_X29Y113/NN2BEG1 INT_R_X29Y113/NN2BEG2 INT_R_X29Y113/NN2END1 INT_R_X29Y113/NR1END2 INT_R_X29Y113/SR1BEG1 INT_R_X29Y114/IMUX24 INT_R_X29Y114/IMUX32 INT_R_X29Y114/IMUX40 INT_R_X29Y114/IMUX8 INT_R_X29Y114/NL1END0 INT_R_X29Y114/NN2A1 INT_R_X29Y114/NN2A2 INT_R_X29Y115/IMUX2 INT_R_X29Y115/IMUX27 INT_R_X29Y115/IMUX28 INT_R_X29Y115/IMUX44 INT_R_X29Y115/NN2END1 INT_R_X29Y115/NN2END2 INT_R_X29Y115/NW2BEG2 INT_R_X29Y116/EL1END1 INT_R_X29Y116/IMUX11 INT_R_X29Y116/IMUX18 INT_R_X29Y116/NW2A2 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX43->CLBLL_LL_D6 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X28Y116/INT_L.NW2END2->>EL1BEG1 INT_R_X27Y108/INT_R.LOGIC_OUTS20->>EE2BEG2 INT_R_X27Y108/INT_R.LOGIC_OUTS20->>NE6BEG2 INT_R_X27Y108/INT_R.LOGIC_OUTS20->>NN2BEG2 INT_R_X27Y110/INT_R.NN2END2->>EE2BEG2 INT_R_X27Y110/INT_R.NN2END2->>IMUX43 INT_R_X27Y110/INT_R.NN2END2->>NL1BEG1 INT_R_X27Y111/INT_R.NL1END1->>EE2BEG1 INT_R_X27Y111/INT_R.NL1END1->>NL1BEG0 INT_R_X27Y112/INT_R.NL1END0->>EE2BEG0 INT_R_X29Y108/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X29Y108/INT_R.EE2END2->>BYP_ALT2 INT_R_X29Y108/INT_R.EE2END2->>FAN_ALT5 INT_R_X29Y108/INT_R.EE2END2->>IMUX28 INT_R_X29Y108/INT_R.EE2END2->>IMUX44 INT_R_X29Y108/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y108/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X29Y108/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X29Y109/INT_R.BYP_BOUNCE_N3_2->>IMUX24 INT_R_X29Y109/INT_R.BYP_BOUNCE_N3_2->>IMUX8 INT_R_X29Y109/INT_R.SL1END2->>IMUX29 INT_R_X29Y109/INT_R.SL1END2->>IMUX45 INT_R_X29Y110/INT_R.EE2END2->>FAN_ALT5 INT_R_X29Y110/INT_R.EE2END2->>IMUX29 INT_R_X29Y110/INT_R.EE2END2->>IMUX45 INT_R_X29Y110/INT_R.EE2END2->>NN2BEG2 INT_R_X29Y110/INT_R.EE2END2->>SL1BEG2 INT_R_X29Y110/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y110/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X29Y110/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X29Y111/INT_R.EE2END1->>IMUX11 INT_R_X29Y111/INT_R.EE2END1->>IMUX18 INT_R_X29Y111/INT_R.EE2END1->>NN2BEG1 INT_R_X29Y111/INT_R.SL1END2->>IMUX29 INT_R_X29Y111/INT_R.SL1END2->>IMUX45 INT_R_X29Y112/INT_R.EE2END0->>IMUX17 INT_R_X29Y112/INT_R.NE6END2->>SL1BEG2 INT_R_X29Y112/INT_R.NN2END2->>IMUX28 INT_R_X29Y112/INT_R.NN2END2->>IMUX43 INT_R_X29Y112/INT_R.NN2END2->>NR1BEG2 INT_R_X29Y112/INT_R.SR1END1->>IMUX11 INT_R_X29Y113/INT_R.NN2END1->>IMUX11 INT_R_X29Y113/INT_R.NN2END1->>IMUX18 INT_R_X29Y113/INT_R.NN2END1->>NL1BEG0 INT_R_X29Y113/INT_R.NN2END1->>NN2BEG1 INT_R_X29Y113/INT_R.NN2END1->>SR1BEG1 INT_R_X29Y113/INT_R.NR1END2->>IMUX29 INT_R_X29Y113/INT_R.NR1END2->>IMUX44 INT_R_X29Y113/INT_R.NR1END2->>NN2BEG2 INT_R_X29Y114/INT_R.NL1END0->>IMUX24 INT_R_X29Y114/INT_R.NL1END0->>IMUX32 INT_R_X29Y114/INT_R.NL1END0->>IMUX40 INT_R_X29Y114/INT_R.NL1END0->>IMUX8 INT_R_X29Y115/INT_R.NN2END1->>IMUX2 INT_R_X29Y115/INT_R.NN2END2->>IMUX27 INT_R_X29Y115/INT_R.NN2END2->>IMUX28 INT_R_X29Y115/INT_R.NN2END2->>IMUX44 INT_R_X29Y115/INT_R.NN2END2->>NW2BEG2 INT_R_X29Y116/INT_R.EL1END1->>IMUX11 INT_R_X29Y116/INT_R.EL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 36, 

mpreg[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[10] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX25 CLBLL_R_X27Y113/CLBLL_IMUX9 CLBLL_R_X27Y113/CLBLL_LL_AQ CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y113/CLBLL_L_A5 CLBLL_R_X27Y113/CLBLL_L_B5 INT_R_X27Y113/IMUX25 INT_R_X27Y113/IMUX9 INT_R_X27Y113/LOGIC_OUTS4 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X27Y113/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X27Y113/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[11] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX2 CLBLL_R_X27Y113/CLBLL_IMUX26 CLBLL_R_X27Y113/CLBLL_LL_A2 CLBLL_R_X27Y113/CLBLL_LL_BQ CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS5 CLBLL_R_X27Y113/CLBLL_L_B4 INT_R_X27Y113/IMUX2 INT_R_X27Y113/IMUX26 INT_R_X27Y113/LOGIC_OUTS5 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X27Y113/INT_R.LOGIC_OUTS5->>IMUX2 INT_R_X27Y113/INT_R.LOGIC_OUTS5->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[12] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX31 CLBLL_R_X27Y111/CLBLL_LL_C5 CLBLL_R_X27Y113/CLBLL_IMUX27 CLBLL_R_X27Y113/CLBLL_LL_B4 CLBLL_R_X27Y113/CLBLL_LL_CQ CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS6 INT_R_X27Y111/IMUX31 INT_R_X27Y111/SL1END3 INT_R_X27Y112/SL1BEG3 INT_R_X27Y112/SR1END3 INT_R_X27Y113/FAN_ALT5 INT_R_X27Y113/FAN_BOUNCE5 INT_R_X27Y113/IMUX27 INT_R_X27Y113/LOGIC_OUTS6 INT_R_X27Y113/SR1BEG3 INT_R_X27Y113/SR1END_N3_3 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X27Y111/INT_R.SL1END3->>IMUX31 INT_R_X27Y112/INT_R.SR1END3->>SL1BEG3 INT_R_X27Y113/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y113/INT_R.FAN_BOUNCE5->>IMUX27 INT_R_X27Y113/INT_R.LOGIC_OUTS6->>FAN_ALT5 INT_R_X27Y113/INT_R.LOGIC_OUTS6->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[13] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX29 CLBLL_R_X27Y111/CLBLL_LL_AQ CLBLL_R_X27Y111/CLBLL_LL_C2 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y113/CLBLL_IMUX22 CLBLL_R_X27Y113/CLBLL_LL_C3 INT_R_X27Y111/IMUX29 INT_R_X27Y111/LOGIC_OUTS4 INT_R_X27Y111/NL1BEG_N3 INT_R_X27Y111/NR1BEG3 INT_R_X27Y112/NR1BEG3 INT_R_X27Y112/NR1END3 INT_R_X27Y113/IMUX22 INT_R_X27Y113/NR1END3 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X27Y111/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 INT_R_X27Y111/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X27Y111/INT_R.NL1BEG_N3->>IMUX29 INT_R_X27Y111/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X27Y112/INT_R.NR1END3->>NR1BEG3 INT_R_X27Y113/INT_R.NR1END3->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[14] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX2 CLBLL_R_X27Y111/CLBLL_IMUX28 CLBLL_R_X27Y111/CLBLL_LL_A2 CLBLL_R_X27Y111/CLBLL_LL_BQ CLBLL_R_X27Y111/CLBLL_LL_C4 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS5 INT_R_X27Y111/BYP_ALT4 INT_R_X27Y111/BYP_BOUNCE4 INT_R_X27Y111/IMUX2 INT_R_X27Y111/IMUX28 INT_R_X27Y111/LOGIC_OUTS5 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y111/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X27Y111/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y111/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X27Y111/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X27Y111/INT_R.LOGIC_OUTS5->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[15] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX24 CLBLL_R_X27Y111/CLBLL_IMUX32 CLBLL_R_X27Y111/CLBLL_LL_B5 CLBLL_R_X27Y111/CLBLL_LL_C1 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y111/CLBLL_L_AQ INT_R_X27Y111/IMUX24 INT_R_X27Y111/IMUX32 INT_R_X27Y111/LOGIC_OUTS0 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X27Y111/INT_R.LOGIC_OUTS0->>IMUX24 INT_R_X27Y111/INT_R.LOGIC_OUTS0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[16] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX23 CLBLL_R_X27Y111/CLBLL_IMUX3 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y111/CLBLL_L_A2 CLBLL_R_X27Y111/CLBLL_L_BQ CLBLL_R_X27Y111/CLBLL_L_C3 INT_R_X27Y111/BYP_ALT5 INT_R_X27Y111/BYP_BOUNCE5 INT_R_X27Y111/IMUX23 INT_R_X27Y111/IMUX3 INT_R_X27Y111/LOGIC_OUTS1 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X27Y111/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y111/INT_R.BYP_BOUNCE5->>IMUX23 INT_R_X27Y111/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X27Y111/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[17] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX14 CLBLL_R_X27Y111/CLBLL_IMUX30 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y111/CLBLL_L_B1 CLBLL_R_X27Y111/CLBLL_L_BMUX CLBLL_R_X27Y111/CLBLL_L_C5 INT_R_X27Y111/IMUX14 INT_R_X27Y111/IMUX30 INT_R_X27Y111/LOGIC_OUTS17 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_R_X27Y111/INT_R.LOGIC_OUTS17->>IMUX14 INT_R_X27Y111/INT_R.LOGIC_OUTS17->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[18] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX19 CLBLL_R_X27Y111/CLBLL_IMUX33 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y111/CLBLL_L_AMUX CLBLL_R_X27Y111/CLBLL_L_B2 CLBLL_R_X27Y111/CLBLL_L_C1 INT_R_X27Y111/FAN_ALT5 INT_R_X27Y111/FAN_BOUNCE5 INT_R_X27Y111/IMUX19 INT_R_X27Y111/IMUX33 INT_R_X27Y111/LOGIC_OUTS16 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y111/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y111/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X27Y111/INT_R.FAN_BOUNCE5->>IMUX33 INT_R_X27Y111/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[19] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX10 CLBLL_R_X27Y111/CLBLL_IMUX34 CLBLL_R_X27Y111/CLBLL_LL_BMUX CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS21 CLBLL_R_X27Y111/CLBLL_L_A4 CLBLL_R_X27Y111/CLBLL_L_C6 INT_R_X27Y111/IMUX10 INT_R_X27Y111/IMUX34 INT_R_X27Y111/LOGIC_OUTS21 INT_R_X27Y111/SR1BEG_S0 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 CLBLL_R_X27Y111/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y111/INT_R.LOGIC_OUTS21->>SR1BEG_S0 INT_R_X27Y111/INT_R.SR1BEG_S0->>IMUX10 INT_R_X27Y111/INT_R.SR1BEG_S0->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[1] - 
wires: CLBLL_R_X27Y108/CLBLL_IMUX1 CLBLL_R_X27Y108/CLBLL_LL_A3 CLBLL_R_X27Y110/CLBLL_IMUX45 CLBLL_R_X27Y110/CLBLL_LL_AQ CLBLL_R_X27Y110/CLBLL_LL_D2 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS4 INT_R_X27Y108/IMUX1 INT_R_X27Y108/SS2END0 INT_R_X27Y109/SS2A0 INT_R_X27Y110/BYP_ALT1 INT_R_X27Y110/BYP_BOUNCE1 INT_R_X27Y110/IMUX45 INT_R_X27Y110/LOGIC_OUTS4 INT_R_X27Y110/SS2BEG0 
pips: CLBLL_R_X27Y108/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X27Y108/INT_R.SS2END0->>IMUX1 INT_R_X27Y110/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X27Y110/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X27Y110/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X27Y110/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[20] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX17 CLBLL_R_X27Y111/CLBLL_LL_B3 CLBLL_R_X27Y113/CLBLL_IMUX45 CLBLL_R_X27Y113/CLBLL_LL_CMUX CLBLL_R_X27Y113/CLBLL_LL_D2 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS22 INT_R_X27Y111/IMUX17 INT_R_X27Y111/SS2END0 INT_R_X27Y112/SS2A0 INT_R_X27Y113/IMUX45 INT_R_X27Y113/LOGIC_OUTS22 INT_R_X27Y113/NL1BEG_N3 INT_R_X27Y113/SS2BEG0 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_R_X27Y111/INT_R.SS2END0->>IMUX17 INT_R_X27Y113/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X27Y113/INT_R.LOGIC_OUTS22->>SS2BEG0 INT_R_X27Y113/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[21] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX31 CLBLL_R_X27Y113/CLBLL_IMUX47 CLBLL_R_X27Y113/CLBLL_LL_BMUX CLBLL_R_X27Y113/CLBLL_LL_C5 CLBLL_R_X27Y113/CLBLL_LL_D5 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS21 INT_R_X27Y113/IMUX31 INT_R_X27Y113/IMUX47 INT_R_X27Y113/LOGIC_OUTS21 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y113/INT_R.LOGIC_OUTS21->>IMUX31 INT_R_X27Y113/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[22] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX18 CLBLL_R_X27Y113/CLBLL_IMUX44 CLBLL_R_X27Y113/CLBLL_LL_AMUX CLBLL_R_X27Y113/CLBLL_LL_B2 CLBLL_R_X27Y113/CLBLL_LL_D4 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS20 INT_R_X27Y113/BYP_ALT2 INT_R_X27Y113/BYP_BOUNCE2 INT_R_X27Y113/FAN_ALT1 INT_R_X27Y113/FAN_BOUNCE1 INT_R_X27Y113/IMUX18 INT_R_X27Y113/IMUX44 INT_R_X27Y113/LOGIC_OUTS20 INT_R_X27Y114/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X27Y113/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y113/INT_R.BYP_BOUNCE2->>FAN_ALT1 INT_R_X27Y113/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X27Y113/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X27Y113/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X27Y113/INT_R.LOGIC_OUTS20->>IMUX44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[23] - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX40 CLBLL_R_X27Y113/CLBLL_IMUX8 CLBLL_R_X27Y113/CLBLL_LL_A5 CLBLL_R_X27Y113/CLBLL_LL_D1 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y113/CLBLL_L_AQ INT_R_X27Y113/IMUX40 INT_R_X27Y113/IMUX8 INT_R_X27Y113/LOGIC_OUTS0 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X27Y113/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X27Y113/INT_R.LOGIC_OUTS0->>IMUX40 INT_R_X27Y113/INT_R.LOGIC_OUTS0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[24] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX46 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y110/CLBLL_L_AQ CLBLL_R_X27Y110/CLBLL_L_D5 CLBLL_R_X27Y113/CLBLL_IMUX3 CLBLL_R_X27Y113/CLBLL_L_A2 INT_R_X27Y110/IMUX46 INT_R_X27Y110/LOGIC_OUTS0 INT_R_X27Y110/NL1BEG_N3 INT_R_X27Y110/NN2BEG0 INT_R_X27Y111/NN2A0 INT_R_X27Y111/NN2END_S2_0 INT_R_X27Y112/NL1BEG2 INT_R_X27Y112/NL1BEG_N3 INT_R_X27Y112/NN2END0 INT_R_X27Y113/IMUX3 INT_R_X27Y113/NL1END2 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 INT_R_X27Y110/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X27Y110/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X27Y110/INT_R.NL1BEG_N3->>IMUX46 INT_R_X27Y112/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X27Y112/INT_R.NN2END0->>NL1BEG_N3 INT_R_X27Y113/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[25] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX3 CLBLL_R_X27Y110/CLBLL_IMUX37 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y110/CLBLL_L_A2 CLBLL_R_X27Y110/CLBLL_L_BQ CLBLL_R_X27Y110/CLBLL_L_D4 INT_R_X27Y110/BYP_ALT5 INT_R_X27Y110/BYP_BOUNCE5 INT_R_X27Y110/IMUX3 INT_R_X27Y110/IMUX37 INT_R_X27Y110/LOGIC_OUTS1 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X27Y110/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X27Y110/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X27Y110/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X27Y110/INT_R.LOGIC_OUTS1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[26] - 
wires: CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y109/CLBLL_L_AQ CLBLL_R_X27Y110/CLBLL_IMUX16 CLBLL_R_X27Y110/CLBLL_IMUX41 CLBLL_R_X27Y110/CLBLL_L_B3 CLBLL_R_X27Y110/CLBLL_L_D1 INT_R_X27Y109/LOGIC_OUTS0 INT_R_X27Y109/NR1BEG0 INT_R_X27Y110/IMUX16 INT_R_X27Y110/IMUX41 INT_R_X27Y110/NR1END0 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX41->CLBLL_L_D1 INT_R_X27Y109/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X27Y110/INT_R.NR1END0->>IMUX16 INT_R_X27Y110/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[27] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX3 CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y109/CLBLL_L_A2 CLBLL_R_X27Y109/CLBLL_L_BQ CLBLL_R_X27Y110/CLBLL_IMUX42 CLBLL_R_X27Y110/CLBLL_L_D6 INT_R_X27Y109/IMUX3 INT_R_X27Y109/LOGIC_OUTS1 INT_R_X27Y109/NR1BEG1 INT_R_X27Y110/IMUX42 INT_R_X27Y110/NR1END1 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X27Y109/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 INT_R_X27Y109/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X27Y109/INT_R.LOGIC_OUTS1->>NR1BEG1 INT_R_X27Y110/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[28] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX25 CLBLL_R_X27Y109/CLBLL_LL_AQ CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y109/CLBLL_L_B5 CLBLL_R_X27Y110/CLBLL_IMUX31 CLBLL_R_X27Y110/CLBLL_LL_C5 INT_R_X27Y109/IMUX25 INT_R_X27Y109/LOGIC_OUTS4 INT_R_X27Y109/NN2BEG0 INT_R_X27Y110/IMUX31 INT_R_X27Y110/NN2A0 INT_R_X27Y110/NN2END_S2_0 INT_R_X27Y111/NN2END0 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X27Y109/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 INT_R_X27Y109/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X27Y109/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X27Y110/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[29] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX11 CLBLL_R_X27Y109/CLBLL_LL_A4 CLBLL_R_X27Y110/CLBLL_IMUX32 CLBLL_R_X27Y110/CLBLL_LL_BQ CLBLL_R_X27Y110/CLBLL_LL_C1 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS5 INT_R_X27Y109/FAN_BOUNCE_S3_2 INT_R_X27Y109/IMUX11 INT_R_X27Y109/SL1END1 INT_R_X27Y110/FAN_ALT2 INT_R_X27Y110/FAN_BOUNCE2 INT_R_X27Y110/IMUX32 INT_R_X27Y110/LOGIC_OUTS5 INT_R_X27Y110/SL1BEG1 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X27Y109/INT_R.SL1END1->>IMUX11 INT_R_X27Y110/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X27Y110/INT_R.FAN_BOUNCE2->>IMUX32 INT_R_X27Y110/INT_R.LOGIC_OUTS5->>FAN_ALT2 INT_R_X27Y110/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[2] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX11 CLBLL_R_X27Y110/CLBLL_IMUX47 CLBLL_R_X27Y110/CLBLL_LL_A4 CLBLL_R_X27Y110/CLBLL_LL_BMUX CLBLL_R_X27Y110/CLBLL_LL_D5 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS21 INT_R_X27Y110/FAN_ALT3 INT_R_X27Y110/FAN_BOUNCE3 INT_R_X27Y110/IMUX11 INT_R_X27Y110/IMUX47 INT_R_X27Y110/LOGIC_OUTS21 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_R_X27Y110/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X27Y110/INT_R.FAN_BOUNCE3->>IMUX11 INT_R_X27Y110/INT_R.LOGIC_OUTS21->>FAN_ALT3 INT_R_X27Y110/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[30] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX24 CLBLL_R_X27Y110/CLBLL_IMUX28 CLBLL_R_X27Y110/CLBLL_LL_AMUX CLBLL_R_X27Y110/CLBLL_LL_B5 CLBLL_R_X27Y110/CLBLL_LL_C4 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS20 INT_R_X27Y109/SR1END3 INT_R_X27Y110/IMUX24 INT_R_X27Y110/IMUX28 INT_R_X27Y110/LOGIC_OUTS20 INT_R_X27Y110/SR1BEG3 INT_R_X27Y110/SR1END_N3_3 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_R_X27Y110/INT_R.LOGIC_OUTS20->>IMUX28 INT_R_X27Y110/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X27Y110/INT_R.SR1END_N3_3->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[31] - 
wires: CLBLL_R_X27Y109/CLBLL_WL1END3 CLBLL_R_X27Y110/CLBLL_IMUX22 CLBLL_R_X27Y110/CLBLL_IMUX8 CLBLL_R_X27Y110/CLBLL_LL_A5 CLBLL_R_X27Y110/CLBLL_LL_C3 CLBLM_L_X28Y109/CLBLM_WL1END3 CLBLM_L_X28Y116/CLBLM_LOGIC_OUTS22 CLBLM_L_X28Y116/CLBLM_M_CMUX INT_L_X26Y110/EL1BEG3 INT_L_X26Y110/NW2END_S0_0 INT_L_X26Y111/EL1BEG_N3 INT_L_X26Y111/NW2END0 INT_L_X28Y109/WL1BEG3 INT_L_X28Y110/SS6END0 INT_L_X28Y110/WL1BEG_N3 INT_L_X28Y111/SS6E0 INT_L_X28Y112/SS6D0 INT_L_X28Y113/SS6C0 INT_L_X28Y114/SS6B0 INT_L_X28Y115/SS6A0 INT_L_X28Y116/LOGIC_OUTS_L22 INT_L_X28Y116/SS6BEG0 INT_R_X27Y109/WL1END3 INT_R_X27Y110/EL1END3 INT_R_X27Y110/IMUX22 INT_R_X27Y110/IMUX8 INT_R_X27Y110/NW2BEG0 INT_R_X27Y110/WL1END_N1_3 INT_R_X27Y111/NW2A0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X28Y116/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y111/INT_L.NW2END0->>EL1BEG_N3 INT_L_X28Y110/INT_L.SS6END0->>WL1BEG_N3 INT_L_X28Y116/INT_L.LOGIC_OUTS_L22->>SS6BEG0 INT_R_X27Y110/INT_R.EL1END3->>IMUX22 INT_R_X27Y110/INT_R.WL1END_N1_3->>IMUX8 INT_R_X27Y110/INT_R.WL1END_N1_3->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[3] - 
wires: CLBLL_R_X27Y109/CLBLL_LL_AMUX CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y110/CLBLL_IMUX17 CLBLL_R_X27Y110/CLBLL_IMUX38 CLBLL_R_X27Y110/CLBLL_LL_B3 CLBLL_R_X27Y110/CLBLL_LL_D3 INT_R_X27Y109/LOGIC_OUTS20 INT_R_X27Y109/NL1BEG1 INT_R_X27Y110/BYP_ALT4 INT_R_X27Y110/BYP_BOUNCE4 INT_R_X27Y110/IMUX17 INT_R_X27Y110/IMUX38 INT_R_X27Y110/NL1END1 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 INT_R_X27Y109/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X27Y110/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X27Y110/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X27Y110/INT_R.NL1END1->>BYP_ALT4 INT_R_X27Y110/INT_R.NL1END1->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[4] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX2 CLBLL_R_X27Y109/CLBLL_LL_A2 CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y109/CLBLL_L_BMUX CLBLL_R_X27Y110/CLBLL_IMUX34 CLBLL_R_X27Y110/CLBLL_L_C6 INT_R_X27Y109/BYP_ALT6 INT_R_X27Y109/BYP_BOUNCE6 INT_R_X27Y109/IMUX2 INT_R_X27Y109/LOGIC_OUTS17 INT_R_X27Y109/SR1BEG_S0 INT_R_X27Y110/BYP_BOUNCE_N3_6 INT_R_X27Y110/IMUX34 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_R_X27Y109/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX34->CLBLL_L_C6 INT_R_X27Y109/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X27Y109/INT_R.LOGIC_OUTS17->>BYP_ALT6 INT_R_X27Y109/INT_R.LOGIC_OUTS17->>SR1BEG_S0 INT_R_X27Y109/INT_R.SR1BEG_S0->>IMUX2 INT_R_X27Y110/INT_R.BYP_BOUNCE_N3_6->>IMUX34 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[5] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX19 CLBLL_R_X27Y109/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y109/CLBLL_L_AMUX CLBLL_R_X27Y109/CLBLL_L_B2 CLBLL_R_X27Y110/CLBLL_IMUX20 CLBLL_R_X27Y110/CLBLL_L_C2 INT_R_X27Y109/FAN_ALT5 INT_R_X27Y109/FAN_BOUNCE5 INT_R_X27Y109/IMUX19 INT_R_X27Y109/LOGIC_OUTS16 INT_R_X27Y109/NR1BEG2 INT_R_X27Y110/IMUX20 INT_R_X27Y110/NR1END2 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y109/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 INT_R_X27Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y109/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X27Y109/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X27Y109/INT_R.LOGIC_OUTS16->>NR1BEG2 INT_R_X27Y110/INT_R.NR1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[6] - 
wires: CLBLL_R_X27Y109/CLBLL_IMUX9 CLBLL_R_X27Y109/CLBLL_L_A5 CLBLL_R_X27Y110/CLBLL_IMUX33 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS17 CLBLL_R_X27Y110/CLBLL_L_BMUX CLBLL_R_X27Y110/CLBLL_L_C1 INT_L_X26Y109/ER1BEG_S0 INT_L_X26Y109/SW2END3 INT_L_X26Y110/ER1BEG0 INT_L_X26Y110/SW2END_N0_3 INT_R_X27Y109/IMUX9 INT_R_X27Y109/SL1END0 INT_R_X27Y109/SW2A3 INT_R_X27Y110/ER1END0 INT_R_X27Y110/IMUX33 INT_R_X27Y110/LOGIC_OUTS17 INT_R_X27Y110/SL1BEG0 INT_R_X27Y110/SW2BEG3 
pips: CLBLL_R_X27Y109/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX33->CLBLL_L_C1 CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 INT_L_X26Y109/INT_L.SW2END3->>ER1BEG_S0 INT_R_X27Y109/INT_R.SL1END0->>IMUX9 INT_R_X27Y110/INT_R.ER1END0->>IMUX33 INT_R_X27Y110/INT_R.ER1END0->>SL1BEG0 INT_R_X27Y110/INT_R.LOGIC_OUTS17->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[7] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX19 CLBLL_R_X27Y110/CLBLL_IMUX21 CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y110/CLBLL_L_AMUX CLBLL_R_X27Y110/CLBLL_L_B2 CLBLL_R_X27Y110/CLBLL_L_C4 INT_R_X27Y110/FAN_ALT5 INT_R_X27Y110/FAN_BOUNCE5 INT_R_X27Y110/IMUX19 INT_R_X27Y110/IMUX21 INT_R_X27Y110/LOGIC_OUTS16 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_R_X27Y110/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X27Y110/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X27Y110/INT_R.LOGIC_OUTS16->>FAN_ALT5 INT_R_X27Y110/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[8] - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX9 CLBLL_R_X27Y110/CLBLL_L_A5 CLBLL_R_X27Y111/CLBLL_LL_AMUX CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y113/CLBLL_IMUX16 CLBLL_R_X27Y113/CLBLL_L_B3 INT_R_X27Y110/IMUX9 INT_R_X27Y110/SR1BEG_S0 INT_R_X27Y110/SR1END3 INT_R_X27Y111/LOGIC_OUTS20 INT_R_X27Y111/NL1BEG1 INT_R_X27Y111/SR1BEG3 INT_R_X27Y111/SR1END_N3_3 INT_R_X27Y112/NL1BEG0 INT_R_X27Y112/NL1END1 INT_R_X27Y112/NL1END_S3_0 INT_R_X27Y113/IMUX16 INT_R_X27Y113/NL1END0 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_R_X27Y111/CLBLL_R.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX16->CLBLL_L_B3 INT_R_X27Y110/INT_R.SR1BEG_S0->>IMUX9 INT_R_X27Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X27Y111/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X27Y111/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X27Y112/INT_R.NL1END1->>NL1BEG0 INT_R_X27Y113/INT_R.NL1END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/mpreg_reg_n_0_[9] - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX1 CLBLL_R_X27Y111/CLBLL_LL_A3 CLBLL_R_X27Y111/CLBLL_WL1END0 CLBLL_R_X27Y113/CLBLL_EL1BEG1 CLBLL_R_X27Y113/CLBLL_IMUX13 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS16 CLBLL_R_X27Y113/CLBLL_L_AMUX CLBLL_R_X27Y113/CLBLL_L_B6 CLBLM_L_X28Y111/CLBLM_WL1END0 CLBLM_L_X28Y113/CLBLM_EL1BEG1 INT_L_X28Y111/SS2END1 INT_L_X28Y111/WL1BEG0 INT_L_X28Y112/SS2A1 INT_L_X28Y113/EL1END1 INT_L_X28Y113/SS2BEG1 INT_R_X27Y111/IMUX1 INT_R_X27Y111/WL1END0 INT_R_X27Y113/EL1BEG1 INT_R_X27Y113/IMUX13 INT_R_X27Y113/LOGIC_OUTS16 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX13->CLBLL_L_B6 CLBLL_R_X27Y113/CLBLL_R.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 INT_L_X28Y111/INT_L.SS2END1->>WL1BEG0 INT_L_X28Y113/INT_L.EL1END1->>SS2BEG1 INT_R_X27Y111/INT_R.WL1END0->>IMUX1 INT_R_X27Y113/INT_R.LOGIC_OUTS16->>EL1BEG1 INT_R_X27Y113/INT_R.LOGIC_OUTS16->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

mpreg[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry_n_0 - 
wires: CLBLL_R_X29Y108/CLBLL_LL_COUT CLBLL_R_X29Y108/CLBLL_LL_COUT_N CLBLL_R_X29Y109/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[3] - 
wires: CLBLL_R_X29Y108/CLBLL_BYP6 CLBLL_R_X29Y108/CLBLL_IMUX47 CLBLL_R_X29Y108/CLBLL_LL_D5 CLBLL_R_X29Y108/CLBLL_LL_DX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y109/CLBLL_L_DQ INT_R_X29Y108/BYP6 INT_R_X29Y108/BYP_ALT6 INT_R_X29Y108/IMUX47 INT_R_X29Y108/SL1END3 INT_R_X29Y109/LOGIC_OUTS3 INT_R_X29Y109/SL1BEG3 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y108/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y108/INT_R.SL1END3->>BYP_ALT6 INT_R_X29Y108/INT_R.SL1END3->>IMUX47 INT_R_X29Y109/INT_R.LOGIC_OUTS3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[2] - 
wires: CLBLL_R_X29Y108/CLBLL_BYP3 CLBLL_R_X29Y108/CLBLL_IMUX29 CLBLL_R_X29Y108/CLBLL_LL_C2 CLBLL_R_X29Y108/CLBLL_LL_CX CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y109/CLBLL_L_CQ INT_R_X29Y108/BYP3 INT_R_X29Y108/BYP_ALT3 INT_R_X29Y108/IMUX29 INT_R_X29Y108/SL1END2 INT_R_X29Y109/LOGIC_OUTS2 INT_R_X29Y109/SL1BEG2 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y108/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y108/INT_R.SL1END2->>BYP_ALT3 INT_R_X29Y108/INT_R.SL1END2->>IMUX29 INT_R_X29Y109/INT_R.LOGIC_OUTS2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[1] - 
wires: CLBLL_R_X29Y108/CLBLL_BYP4 CLBLL_R_X29Y108/CLBLL_IMUX18 CLBLL_R_X29Y108/CLBLL_LL_B2 CLBLL_R_X29Y108/CLBLL_LL_BX CLBLL_R_X29Y109/CLBLL_LL_BQ CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS5 INT_R_X29Y108/BYP4 INT_R_X29Y108/BYP_ALT4 INT_R_X29Y108/IMUX18 INT_R_X29Y108/SL1END1 INT_R_X29Y109/LOGIC_OUTS5 INT_R_X29Y109/SL1BEG1 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X29Y108/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y108/INT_R.SL1END1->>BYP_ALT4 INT_R_X29Y108/INT_R.SL1END1->>IMUX18 INT_R_X29Y109/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[0] - 
wires: CLBLL_R_X29Y108/CLBLL_BYP1 CLBLL_R_X29Y108/CLBLL_IMUX1 CLBLL_R_X29Y108/CLBLL_LL_A3 CLBLL_R_X29Y108/CLBLL_LL_AX CLBLL_R_X29Y109/CLBLL_LL_AQ CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS4 INT_R_X29Y108/BYP1 INT_R_X29Y108/BYP_ALT1 INT_R_X29Y108/IMUX1 INT_R_X29Y108/SL1END0 INT_R_X29Y109/LOGIC_OUTS4 INT_R_X29Y109/SL1BEG0 
pips: CLBLL_R_X29Y108/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y108/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y108/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y108/INT_R.SL1END0->>BYP_ALT1 INT_R_X29Y108/INT_R.SL1END0->>IMUX1 INT_R_X29Y109/INT_R.LOGIC_OUTS4->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__0_n_0 - 
wires: CLBLL_R_X29Y109/CLBLL_LL_COUT CLBLL_R_X29Y109/CLBLL_LL_COUT_N CLBLL_R_X29Y110/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[7] - 
wires: CLBLL_R_X29Y109/CLBLL_BYP6 CLBLL_R_X29Y109/CLBLL_IMUX44 CLBLL_R_X29Y109/CLBLL_LL_D4 CLBLL_R_X29Y109/CLBLL_LL_DX CLBLL_R_X29Y109/CLBLL_WR1END2 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS5 CLBLM_L_X30Y109/CLBLM_M_BQ CLBLM_L_X30Y109/CLBLM_WR1END2 INT_L_X28Y109/ER1BEG3 INT_L_X28Y109/SR1END2 INT_L_X28Y110/NW2END2 INT_L_X28Y110/SR1BEG2 INT_L_X30Y109/LOGIC_OUTS_L5 INT_L_X30Y109/WR1BEG2 INT_R_X29Y109/BYP6 INT_R_X29Y109/BYP_ALT6 INT_R_X29Y109/ER1END3 INT_R_X29Y109/IMUX44 INT_R_X29Y109/NW2BEG2 INT_R_X29Y109/WR1END2 INT_R_X29Y110/ER1END_N3_3 INT_R_X29Y110/NW2A2 VBRK_X73Y114/VBRK_WR1END2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X28Y109/INT_L.SR1END2->>ER1BEG3 INT_L_X28Y110/INT_L.NW2END2->>SR1BEG2 INT_L_X30Y109/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X29Y109/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y109/INT_R.ER1END3->>BYP_ALT6 INT_R_X29Y109/INT_R.WR1END2->>IMUX44 INT_R_X29Y109/INT_R.WR1END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[6] - 
wires: CLBLL_R_X29Y109/CLBLL_BYP3 CLBLL_R_X29Y109/CLBLL_IMUX31 CLBLL_R_X29Y109/CLBLL_LL_C5 CLBLL_R_X29Y109/CLBLL_LL_CX CLBLL_R_X29Y110/CLBLL_NW2A0 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y109/CLBLM_M_AQ CLBLM_L_X30Y110/CLBLM_NW2A0 INT_L_X30Y109/LOGIC_OUTS_L4 INT_L_X30Y109/NW2BEG0 INT_L_X30Y110/NW2A0 INT_R_X29Y109/BYP3 INT_R_X29Y109/BYP_ALT3 INT_R_X29Y109/FAN_ALT3 INT_R_X29Y109/FAN_BOUNCE3 INT_R_X29Y109/IMUX31 INT_R_X29Y109/NW2END_S0_0 INT_R_X29Y110/NW2END0 VBRK_X73Y115/VBRK_NW2A0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y109/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X29Y109/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y109/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y109/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X29Y109/INT_R.NW2END_S0_0->>FAN_ALT3 INT_R_X29Y109/INT_R.NW2END_S0_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[5] - 
wires: CLBLL_R_X29Y109/CLBLL_BYP4 CLBLL_R_X29Y109/CLBLL_IMUX17 CLBLL_R_X29Y109/CLBLL_LL_B3 CLBLL_R_X29Y109/CLBLL_LL_BX CLBLL_R_X29Y109/CLBLL_LL_DQ CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS7 INT_R_X29Y109/BYP4 INT_R_X29Y109/BYP_ALT4 INT_R_X29Y109/IMUX17 INT_R_X29Y109/LOGIC_OUTS7 INT_R_X29Y109/SR1BEG_S0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X29Y109/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y109/INT_R.LOGIC_OUTS7->>SR1BEG_S0 INT_R_X29Y109/INT_R.SR1BEG_S0->>BYP_ALT4 INT_R_X29Y109/INT_R.SR1BEG_S0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[4] - 
wires: CLBLL_R_X29Y109/CLBLL_BYP1 CLBLL_R_X29Y109/CLBLL_IMUX11 CLBLL_R_X29Y109/CLBLL_LL_A4 CLBLL_R_X29Y109/CLBLL_LL_AX CLBLL_R_X29Y109/CLBLL_LL_CQ CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS6 INT_R_X29Y109/BYP1 INT_R_X29Y109/BYP_ALT1 INT_R_X29Y109/FAN_ALT5 INT_R_X29Y109/FAN_BOUNCE5 INT_R_X29Y109/IMUX11 INT_R_X29Y109/LOGIC_OUTS6 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y109/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X29Y109/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y109/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y109/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X29Y109/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X29Y109/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__0_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__0_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__1_n_0 - 
wires: CLBLL_R_X29Y110/CLBLL_LL_COUT CLBLL_R_X29Y110/CLBLL_LL_COUT_N CLBLL_R_X29Y111/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[11] - 
wires: CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y109/CLBLL_L_BQ CLBLL_R_X29Y110/CLBLL_BYP6 CLBLL_R_X29Y110/CLBLL_IMUX44 CLBLL_R_X29Y110/CLBLL_LL_D4 CLBLL_R_X29Y110/CLBLL_LL_DX INT_L_X28Y110/ER1BEG3 INT_L_X28Y110/SR1END2 INT_L_X28Y111/SR1BEG2 INT_L_X28Y111/WR1END2 INT_R_X29Y109/LOGIC_OUTS1 INT_R_X29Y109/NN2BEG1 INT_R_X29Y110/BYP6 INT_R_X29Y110/BYP_ALT6 INT_R_X29Y110/ER1END3 INT_R_X29Y110/IMUX44 INT_R_X29Y110/NN2A1 INT_R_X29Y110/SR1END1 INT_R_X29Y111/ER1END_N3_3 INT_R_X29Y111/NN2END1 INT_R_X29Y111/SR1BEG1 INT_R_X29Y111/WR1BEG2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX44->CLBLL_LL_D4 INT_L_X28Y110/INT_L.SR1END2->>ER1BEG3 INT_L_X28Y111/INT_L.WR1END2->>SR1BEG2 INT_R_X29Y109/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X29Y110/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y110/INT_R.ER1END3->>BYP_ALT6 INT_R_X29Y110/INT_R.SR1END1->>IMUX44 INT_R_X29Y111/INT_R.NN2END1->>SR1BEG1 INT_R_X29Y111/INT_R.NN2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[10] - 
wires: CLBLL_R_X29Y109/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y109/CLBLL_L_AQ CLBLL_R_X29Y110/CLBLL_BYP3 CLBLL_R_X29Y110/CLBLL_IMUX32 CLBLL_R_X29Y110/CLBLL_LL_C1 CLBLL_R_X29Y110/CLBLL_LL_CX INT_L_X28Y110/EL1BEG3 INT_L_X28Y110/NW2END_S0_0 INT_L_X28Y111/EL1BEG_N3 INT_L_X28Y111/NW2END0 INT_R_X29Y109/LOGIC_OUTS0 INT_R_X29Y109/NR1BEG0 INT_R_X29Y110/BYP3 INT_R_X29Y110/BYP_ALT3 INT_R_X29Y110/EL1END3 INT_R_X29Y110/IMUX32 INT_R_X29Y110/NR1END0 INT_R_X29Y110/NW2BEG0 INT_R_X29Y111/NW2A0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X28Y111/INT_L.NW2END0->>EL1BEG_N3 INT_R_X29Y109/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X29Y110/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y110/INT_R.EL1END3->>BYP_ALT3 INT_R_X29Y110/INT_R.NR1END0->>IMUX32 INT_R_X29Y110/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[9] - 
wires: CLBLL_R_X29Y110/CLBLL_BYP4 CLBLL_R_X29Y110/CLBLL_IMUX18 CLBLL_R_X29Y110/CLBLL_LL_B2 CLBLL_R_X29Y110/CLBLL_LL_BQ CLBLL_R_X29Y110/CLBLL_LL_BX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS5 INT_R_X29Y110/BYP4 INT_R_X29Y110/BYP_ALT4 INT_R_X29Y110/IMUX18 INT_R_X29Y110/LOGIC_OUTS5 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X29Y110/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y110/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X29Y110/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[8] - 
wires: CLBLL_R_X29Y110/CLBLL_BYP1 CLBLL_R_X29Y110/CLBLL_IMUX1 CLBLL_R_X29Y110/CLBLL_LL_A3 CLBLL_R_X29Y110/CLBLL_LL_AQ CLBLL_R_X29Y110/CLBLL_LL_AX CLBLL_R_X29Y110/CLBLL_LOGIC_OUTS4 INT_R_X29Y110/BYP1 INT_R_X29Y110/BYP_ALT1 INT_R_X29Y110/IMUX1 INT_R_X29Y110/LOGIC_OUTS4 
pips: CLBLL_R_X29Y110/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y110/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y110/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y110/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X29Y110/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__1_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__1_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__2_n_0 - 
wires: CLBLL_R_X29Y111/CLBLL_LL_COUT CLBLL_R_X29Y111/CLBLL_LL_COUT_N CLBLL_R_X29Y112/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[15] - 
wires: CLBLL_R_X29Y111/CLBLL_BYP6 CLBLL_R_X29Y111/CLBLL_IMUX47 CLBLL_R_X29Y111/CLBLL_LL_D5 CLBLL_R_X29Y111/CLBLL_LL_DX CLBLL_R_X29Y112/CLBLL_LL_CQ CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS6 INT_R_X29Y111/BYP6 INT_R_X29Y111/BYP_ALT6 INT_R_X29Y111/FAN_BOUNCE_S3_0 INT_R_X29Y111/IMUX47 INT_R_X29Y111/SR1END3 INT_R_X29Y112/FAN_ALT0 INT_R_X29Y112/FAN_BOUNCE0 INT_R_X29Y112/LOGIC_OUTS6 INT_R_X29Y112/SR1BEG3 INT_R_X29Y112/SR1END_N3_3 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X29Y111/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y111/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X29Y111/INT_R.SR1END3->>IMUX47 INT_R_X29Y112/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X29Y112/INT_R.LOGIC_OUTS6->>SR1BEG3 INT_R_X29Y112/INT_R.SR1END_N3_3->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[14] - 
wires: CLBLL_R_X29Y111/CLBLL_BYP3 CLBLL_R_X29Y111/CLBLL_IMUX22 CLBLL_R_X29Y111/CLBLL_LL_C3 CLBLL_R_X29Y111/CLBLL_LL_CX CLBLL_R_X29Y112/CLBLL_LL_BQ CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS5 INT_R_X29Y111/BYP3 INT_R_X29Y111/BYP_ALT3 INT_R_X29Y111/IMUX22 INT_R_X29Y111/SR1END2 INT_R_X29Y112/LOGIC_OUTS5 INT_R_X29Y112/SR1BEG2 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X29Y111/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y111/INT_R.SR1END2->>BYP_ALT3 INT_R_X29Y111/INT_R.SR1END2->>IMUX22 INT_R_X29Y112/INT_R.LOGIC_OUTS5->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[13] - 
wires: CLBLL_R_X29Y111/CLBLL_BYP4 CLBLL_R_X29Y111/CLBLL_IMUX27 CLBLL_R_X29Y111/CLBLL_LL_B4 CLBLL_R_X29Y111/CLBLL_LL_BX CLBLL_R_X29Y112/CLBLL_LL_AQ CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS4 INT_L_X28Y111/ER1BEG1 INT_L_X28Y111/SW2END0 INT_R_X29Y111/BYP4 INT_R_X29Y111/BYP_ALT4 INT_R_X29Y111/ER1END1 INT_R_X29Y111/IMUX27 INT_R_X29Y111/SW2A0 INT_R_X29Y112/LOGIC_OUTS4 INT_R_X29Y112/SW2BEG0 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X28Y111/INT_L.SW2END0->>ER1BEG1 INT_R_X29Y111/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y111/INT_R.ER1END1->>BYP_ALT4 INT_R_X29Y111/INT_R.ER1END1->>IMUX27 INT_R_X29Y112/INT_R.LOGIC_OUTS4->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[12] - 
wires: CLBLL_R_X29Y111/CLBLL_BYP1 CLBLL_R_X29Y111/CLBLL_IMUX2 CLBLL_R_X29Y111/CLBLL_LL_A2 CLBLL_R_X29Y111/CLBLL_LL_AX CLBLL_R_X29Y111/CLBLL_WR1END1 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y111/CLBLM_M_AQ CLBLM_L_X30Y111/CLBLM_WR1END1 INT_L_X30Y111/LOGIC_OUTS_L4 INT_L_X30Y111/WR1BEG1 INT_R_X29Y111/BYP1 INT_R_X29Y111/BYP_ALT1 INT_R_X29Y111/IMUX2 INT_R_X29Y111/WR1END1 VBRK_X73Y116/VBRK_WR1END1 
pips: CLBLL_R_X29Y111/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y111/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y111/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X29Y111/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y111/INT_R.WR1END1->>BYP_ALT1 INT_R_X29Y111/INT_R.WR1END1->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__2_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__2_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__3_n_0 - 
wires: CLBLL_R_X29Y112/CLBLL_LL_COUT CLBLL_R_X29Y112/CLBLL_LL_COUT_N CLBLL_R_X29Y113/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[19] - 
wires: CLBLL_R_X29Y112/CLBLL_BYP6 CLBLL_R_X29Y112/CLBLL_IMUX47 CLBLL_R_X29Y112/CLBLL_LL_D5 CLBLL_R_X29Y112/CLBLL_LL_DX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y112/CLBLL_L_DQ INT_R_X29Y112/BYP6 INT_R_X29Y112/BYP_ALT6 INT_R_X29Y112/IMUX47 INT_R_X29Y112/LOGIC_OUTS3 INT_R_X29Y112/NN2BEG3 INT_R_X29Y112/SL1END3 INT_R_X29Y113/NN2A3 INT_R_X29Y113/SL1BEG3 INT_R_X29Y113/SR1END3 INT_R_X29Y114/NN2END3 INT_R_X29Y114/SR1BEG3 INT_R_X29Y114/SR1END_N3_3 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y112/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y112/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X29Y112/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X29Y112/INT_R.SL1END3->>BYP_ALT6 INT_R_X29Y113/INT_R.SR1END3->>SL1BEG3 INT_R_X29Y114/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[18] - 
wires: CLBLL_R_X29Y112/CLBLL_BYP3 CLBLL_R_X29Y112/CLBLL_IMUX29 CLBLL_R_X29Y112/CLBLL_LL_C2 CLBLL_R_X29Y112/CLBLL_LL_CX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y112/CLBLL_L_CQ INT_R_X29Y112/BYP3 INT_R_X29Y112/BYP_ALT3 INT_R_X29Y112/IMUX29 INT_R_X29Y112/LOGIC_OUTS2 INT_R_X29Y112/NN2BEG2 INT_R_X29Y112/SL1END2 INT_R_X29Y113/NN2A2 INT_R_X29Y113/SL1BEG2 INT_R_X29Y113/SR1END2 INT_R_X29Y114/NN2END2 INT_R_X29Y114/SR1BEG2 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X29Y112/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y112/INT_R.LOGIC_OUTS2->>NN2BEG2 INT_R_X29Y112/INT_R.SL1END2->>BYP_ALT3 INT_R_X29Y112/INT_R.SL1END2->>IMUX29 INT_R_X29Y113/INT_R.SR1END2->>SL1BEG2 INT_R_X29Y114/INT_R.NN2END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[17] - 
wires: CLBLL_R_X29Y112/CLBLL_BYP4 CLBLL_R_X29Y112/CLBLL_IMUX27 CLBLL_R_X29Y112/CLBLL_LL_B4 CLBLL_R_X29Y112/CLBLL_LL_BX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y112/CLBLL_L_BQ INT_R_X29Y112/BYP4 INT_R_X29Y112/BYP_ALT4 INT_R_X29Y112/IMUX27 INT_R_X29Y112/LOGIC_OUTS1 INT_R_X29Y112/NN2BEG1 INT_R_X29Y112/SL1END1 INT_R_X29Y113/NN2A1 INT_R_X29Y113/SL1BEG1 INT_R_X29Y113/SR1END1 INT_R_X29Y114/NN2END1 INT_R_X29Y114/SR1BEG1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y112/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y112/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X29Y112/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X29Y112/INT_R.SL1END1->>BYP_ALT4 INT_R_X29Y113/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y114/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[16] - 
wires: CLBLL_R_X29Y112/CLBLL_BYP1 CLBLL_R_X29Y112/CLBLL_IMUX8 CLBLL_R_X29Y112/CLBLL_LL_A5 CLBLL_R_X29Y112/CLBLL_LL_AX CLBLL_R_X29Y112/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y112/CLBLL_L_AQ INT_R_X29Y112/BYP1 INT_R_X29Y112/BYP_ALT1 INT_R_X29Y112/FAN_ALT5 INT_R_X29Y112/FAN_BOUNCE5 INT_R_X29Y112/IMUX8 INT_R_X29Y112/LOGIC_OUTS0 INT_R_X29Y112/NL1BEG_N3 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y112/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y112/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y112/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y112/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X29Y112/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X29Y112/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X29Y112/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__3_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__3_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__4_n_0 - 
wires: CLBLL_R_X29Y113/CLBLL_LL_COUT CLBLL_R_X29Y113/CLBLL_LL_COUT_N CLBLL_R_X29Y114/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[23] - 
wires: CLBLL_R_X29Y113/CLBLL_BYP6 CLBLL_R_X29Y113/CLBLL_IMUX47 CLBLL_R_X29Y113/CLBLL_LL_D5 CLBLL_R_X29Y113/CLBLL_LL_DX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y113/CLBLL_L_DQ INT_R_X29Y113/BYP6 INT_R_X29Y113/BYP_ALT6 INT_R_X29Y113/IMUX47 INT_R_X29Y113/LOGIC_OUTS3 INT_R_X29Y113/NN2BEG3 INT_R_X29Y113/SL1END3 INT_R_X29Y114/NN2A3 INT_R_X29Y114/SL1BEG3 INT_R_X29Y114/SR1END3 INT_R_X29Y115/NN2END3 INT_R_X29Y115/SR1BEG3 INT_R_X29Y115/SR1END_N3_3 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y113/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y113/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X29Y113/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X29Y113/INT_R.SL1END3->>BYP_ALT6 INT_R_X29Y114/INT_R.SR1END3->>SL1BEG3 INT_R_X29Y115/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[22] - 
wires: CLBLL_R_X29Y112/CLBLL_SE2A2 CLBLL_R_X29Y113/CLBLL_BYP3 CLBLL_R_X29Y113/CLBLL_IMUX28 CLBLL_R_X29Y113/CLBLL_LL_C4 CLBLL_R_X29Y113/CLBLL_LL_CX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y113/CLBLL_L_CQ CLBLL_R_X29Y113/CLBLL_WR1END3 CLBLM_L_X30Y112/CLBLM_SE2A2 CLBLM_L_X30Y113/CLBLM_WR1END3 INT_L_X30Y112/NR1BEG2 INT_L_X30Y112/SE2END2 INT_L_X30Y113/NR1END2 INT_L_X30Y113/WR1BEG3 INT_R_X29Y112/SE2A2 INT_R_X29Y113/BYP3 INT_R_X29Y113/BYP_ALT3 INT_R_X29Y113/IMUX28 INT_R_X29Y113/LOGIC_OUTS2 INT_R_X29Y113/SE2BEG2 INT_R_X29Y113/WR1END3 VBRK_X73Y117/VBRK_SE2A2 VBRK_X73Y118/VBRK_WR1END3 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X30Y112/INT_L.SE2END2->>NR1BEG2 INT_L_X30Y113/INT_L.NR1END2->>WR1BEG3 INT_R_X29Y113/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y113/INT_R.LOGIC_OUTS2->>IMUX28 INT_R_X29Y113/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X29Y113/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[21] - 
wires: CLBLL_R_X27Y112/CLBLL_SW2A1 CLBLL_R_X27Y113/CLBLL_EE2BEG1 CLBLL_R_X29Y113/CLBLL_BYP4 CLBLL_R_X29Y113/CLBLL_IMUX27 CLBLL_R_X29Y113/CLBLL_LL_B4 CLBLL_R_X29Y113/CLBLL_LL_BX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y113/CLBLL_L_BQ CLBLM_L_X28Y112/CLBLM_SW2A1 CLBLM_L_X28Y113/CLBLM_EE2BEG1 INT_L_X28Y112/SW2A1 INT_L_X28Y113/EE2A1 INT_L_X28Y113/SW2BEG1 INT_L_X28Y113/WR1END2 INT_R_X27Y112/NL1BEG1 INT_R_X27Y112/SW2END1 INT_R_X27Y113/EE2BEG1 INT_R_X27Y113/NL1END1 INT_R_X29Y113/BYP4 INT_R_X29Y113/BYP_ALT4 INT_R_X29Y113/EE2END1 INT_R_X29Y113/IMUX27 INT_R_X29Y113/LOGIC_OUTS1 INT_R_X29Y113/WR1BEG2 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_L_X28Y113/INT_L.WR1END2->>SW2BEG1 INT_R_X27Y112/INT_R.SW2END1->>NL1BEG1 INT_R_X27Y113/INT_R.NL1END1->>EE2BEG1 INT_R_X29Y113/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y113/INT_R.EE2END1->>BYP_ALT4 INT_R_X29Y113/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X29Y113/INT_R.LOGIC_OUTS1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[20] - 
wires: CLBLL_R_X29Y112/CLBLL_SE2A0 CLBLL_R_X29Y113/CLBLL_BYP1 CLBLL_R_X29Y113/CLBLL_IMUX8 CLBLL_R_X29Y113/CLBLL_LL_A5 CLBLL_R_X29Y113/CLBLL_LL_AX CLBLL_R_X29Y113/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y113/CLBLL_L_AQ CLBLL_R_X29Y113/CLBLL_WR1END1 CLBLM_L_X30Y112/CLBLM_SE2A0 CLBLM_L_X30Y113/CLBLM_WR1END1 INT_L_X30Y112/NR1BEG0 INT_L_X30Y112/SE2END0 INT_L_X30Y113/NR1END0 INT_L_X30Y113/WR1BEG1 INT_R_X29Y112/SE2A0 INT_R_X29Y113/BYP1 INT_R_X29Y113/BYP_ALT1 INT_R_X29Y113/IMUX8 INT_R_X29Y113/LOGIC_OUTS0 INT_R_X29Y113/SE2BEG0 INT_R_X29Y113/WR1END1 VBRK_X73Y117/VBRK_SE2A0 VBRK_X73Y118/VBRK_WR1END1 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_R_X29Y113/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X30Y112/INT_L.SE2END0->>NR1BEG0 INT_L_X30Y113/INT_L.NR1END0->>WR1BEG1 INT_R_X29Y113/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y113/INT_R.LOGIC_OUTS0->>IMUX8 INT_R_X29Y113/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X29Y113/INT_R.WR1END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__4_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__4_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__5_n_0 - 
wires: CLBLL_R_X29Y114/CLBLL_LL_COUT CLBLL_R_X29Y114/CLBLL_LL_COUT_N CLBLL_R_X29Y115/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[27] - 
wires: CLBLL_R_X29Y114/CLBLL_BYP6 CLBLL_R_X29Y114/CLBLL_IMUX47 CLBLL_R_X29Y114/CLBLL_LL_D5 CLBLL_R_X29Y114/CLBLL_LL_DX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS3 CLBLL_R_X29Y114/CLBLL_L_DQ INT_R_X29Y114/BYP6 INT_R_X29Y114/BYP_ALT6 INT_R_X29Y114/IMUX47 INT_R_X29Y114/LOGIC_OUTS3 INT_R_X29Y114/NN2BEG3 INT_R_X29Y114/SL1END3 INT_R_X29Y115/NN2A3 INT_R_X29Y115/SL1BEG3 INT_R_X29Y115/SR1END3 INT_R_X29Y116/NN2END3 INT_R_X29Y116/SR1BEG3 INT_R_X29Y116/SR1END_N3_3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX47->CLBLL_LL_D5 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 INT_R_X29Y114/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y114/INT_R.LOGIC_OUTS3->>IMUX47 INT_R_X29Y114/INT_R.LOGIC_OUTS3->>NN2BEG3 INT_R_X29Y114/INT_R.SL1END3->>BYP_ALT6 INT_R_X29Y115/INT_R.SR1END3->>SL1BEG3 INT_R_X29Y116/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[26] - 
wires: CLBLL_R_X29Y113/CLBLL_SE2A2 CLBLL_R_X29Y114/CLBLL_BYP3 CLBLL_R_X29Y114/CLBLL_IMUX28 CLBLL_R_X29Y114/CLBLL_LL_C4 CLBLL_R_X29Y114/CLBLL_LL_CX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS2 CLBLL_R_X29Y114/CLBLL_L_CQ CLBLL_R_X29Y114/CLBLL_WR1END3 CLBLM_L_X30Y113/CLBLM_SE2A2 CLBLM_L_X30Y114/CLBLM_WR1END3 INT_L_X30Y113/NR1BEG2 INT_L_X30Y113/SE2END2 INT_L_X30Y114/NR1END2 INT_L_X30Y114/WR1BEG3 INT_R_X29Y113/SE2A2 INT_R_X29Y114/BYP3 INT_R_X29Y114/BYP_ALT3 INT_R_X29Y114/IMUX28 INT_R_X29Y114/LOGIC_OUTS2 INT_R_X29Y114/SE2BEG2 INT_R_X29Y114/WR1END3 VBRK_X73Y118/VBRK_SE2A2 VBRK_X73Y119/VBRK_WR1END3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_L_X30Y113/INT_L.SE2END2->>NR1BEG2 INT_L_X30Y114/INT_L.NR1END2->>WR1BEG3 INT_R_X29Y114/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y114/INT_R.LOGIC_OUTS2->>IMUX28 INT_R_X29Y114/INT_R.LOGIC_OUTS2->>SE2BEG2 INT_R_X29Y114/INT_R.WR1END3->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[25] - 
wires: CLBLL_R_X29Y114/CLBLL_BYP4 CLBLL_R_X29Y114/CLBLL_IMUX27 CLBLL_R_X29Y114/CLBLL_LL_B4 CLBLL_R_X29Y114/CLBLL_LL_BX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS1 CLBLL_R_X29Y114/CLBLL_L_BQ INT_R_X29Y114/BYP4 INT_R_X29Y114/BYP_ALT4 INT_R_X29Y114/IMUX27 INT_R_X29Y114/LOGIC_OUTS1 INT_R_X29Y114/NN2BEG1 INT_R_X29Y114/SL1END1 INT_R_X29Y115/NN2A1 INT_R_X29Y115/SL1BEG1 INT_R_X29Y115/SR1END1 INT_R_X29Y116/NN2END1 INT_R_X29Y116/SR1BEG1 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 INT_R_X29Y114/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y114/INT_R.LOGIC_OUTS1->>IMUX27 INT_R_X29Y114/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X29Y114/INT_R.SL1END1->>BYP_ALT4 INT_R_X29Y115/INT_R.SR1END1->>SL1BEG1 INT_R_X29Y116/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[24] - 
wires: CLBLL_R_X29Y114/CLBLL_BYP1 CLBLL_R_X29Y114/CLBLL_IMUX11 CLBLL_R_X29Y114/CLBLL_LL_A4 CLBLL_R_X29Y114/CLBLL_LL_AX CLBLL_R_X29Y114/CLBLL_LOGIC_OUTS0 CLBLL_R_X29Y114/CLBLL_L_AQ INT_R_X29Y114/BYP1 INT_R_X29Y114/BYP_ALT1 INT_R_X29Y114/FAN_ALT5 INT_R_X29Y114/FAN_BOUNCE5 INT_R_X29Y114/IMUX11 INT_R_X29Y114/LOGIC_OUTS0 INT_R_X29Y114/NL1BEG_N3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_R_X29Y114/CLBLL_R.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_R_X29Y114/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y114/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X29Y114/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X29Y114/INT_R.FAN_BOUNCE5->>IMUX11 INT_R_X29Y114/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X29Y114/INT_R.NL1BEG_N3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__5_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__5_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/plusOp_carry__6_n_0 - 
wires: CLBLL_R_X29Y115/CLBLL_LL_COUT CLBLL_R_X29Y115/CLBLL_LL_COUT_N CLBLL_R_X29Y116/CLBLL_LL_CIN 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_COUT->CLBLL_LL_COUT_N 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[31] - 
wires: CLBLL_R_X29Y115/CLBLL_BYP6 CLBLL_R_X29Y115/CLBLL_IMUX38 CLBLL_R_X29Y115/CLBLL_LL_D3 CLBLL_R_X29Y115/CLBLL_LL_DQ CLBLL_R_X29Y115/CLBLL_LL_DX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS7 INT_R_X29Y115/BYP6 INT_R_X29Y115/BYP_ALT6 INT_R_X29Y115/IMUX38 INT_R_X29Y115/LOGIC_OUTS7 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP6->CLBLL_LL_DX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_R_X29Y115/INT_R.BYP_ALT6->>BYP6 INT_R_X29Y115/INT_R.LOGIC_OUTS7->>BYP_ALT6 INT_R_X29Y115/INT_R.LOGIC_OUTS7->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[30] - 
wires: CLBLL_R_X29Y115/CLBLL_BYP3 CLBLL_R_X29Y115/CLBLL_IMUX29 CLBLL_R_X29Y115/CLBLL_LL_C2 CLBLL_R_X29Y115/CLBLL_LL_CQ CLBLL_R_X29Y115/CLBLL_LL_CX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS6 INT_R_X29Y115/BYP3 INT_R_X29Y115/BYP_ALT3 INT_R_X29Y115/IMUX29 INT_R_X29Y115/LOGIC_OUTS6 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP3->CLBLL_LL_CX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 INT_R_X29Y115/INT_R.BYP_ALT3->>BYP3 INT_R_X29Y115/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X29Y115/INT_R.LOGIC_OUTS6->>IMUX29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[29] - 
wires: CLBLL_R_X29Y115/CLBLL_BYP4 CLBLL_R_X29Y115/CLBLL_IMUX18 CLBLL_R_X29Y115/CLBLL_LL_B2 CLBLL_R_X29Y115/CLBLL_LL_BQ CLBLL_R_X29Y115/CLBLL_LL_BX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS5 INT_R_X29Y115/BYP4 INT_R_X29Y115/BYP_ALT4 INT_R_X29Y115/IMUX18 INT_R_X29Y115/LOGIC_OUTS5 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP4->CLBLL_LL_BX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 INT_R_X29Y115/INT_R.BYP_ALT4->>BYP4 INT_R_X29Y115/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X29Y115/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

modsqr/prodreg_reg_n_0_[28] - 
wires: CLBLL_R_X29Y115/CLBLL_BYP1 CLBLL_R_X29Y115/CLBLL_IMUX1 CLBLL_R_X29Y115/CLBLL_LL_A3 CLBLL_R_X29Y115/CLBLL_LL_AQ CLBLL_R_X29Y115/CLBLL_LL_AX CLBLL_R_X29Y115/CLBLL_LOGIC_OUTS4 INT_R_X29Y115/BYP1 INT_R_X29Y115/BYP_ALT1 INT_R_X29Y115/IMUX1 INT_R_X29Y115/LOGIC_OUTS4 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_R_X29Y115/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y115/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y115/INT_R.LOGIC_OUTS4->>BYP_ALT1 INT_R_X29Y115/INT_R.LOGIC_OUTS4->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__6_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__6_i_4_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[32] - 
wires: CLBLL_R_X29Y116/CLBLL_BYP1 CLBLL_R_X29Y116/CLBLL_IMUX2 CLBLL_R_X29Y116/CLBLL_LL_A2 CLBLL_R_X29Y116/CLBLL_LL_AX CLBLL_R_X29Y116/CLBLL_SW2A0 CLBLM_L_X30Y116/CLBLM_SW2A0 CLBLM_L_X30Y117/CLBLM_LOGIC_OUTS4 CLBLM_L_X30Y117/CLBLM_M_AQ INT_L_X30Y116/SW2A0 INT_L_X30Y117/LOGIC_OUTS_L4 INT_L_X30Y117/SW2BEG0 INT_R_X29Y116/BYP1 INT_R_X29Y116/BYP_ALT1 INT_R_X29Y116/IMUX2 INT_R_X29Y116/SW2END0 VBRK_X73Y121/VBRK_SW2A0 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_BYP1->CLBLL_LL_AX CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y117/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X30Y117/INT_L.LOGIC_OUTS_L4->>SW2BEG0 INT_R_X29Y116/INT_R.BYP_ALT1->>BYP1 INT_R_X29Y116/INT_R.SW2END0->>BYP_ALT1 INT_R_X29Y116/INT_R.SW2END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

plusOp_carry__7_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

plusOp_carry__7_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg0 - 
wires: CLBLL_R_X29Y109/CLBLL_FAN6 CLBLL_R_X29Y109/CLBLL_FAN7 CLBLL_R_X29Y109/CLBLL_LL_CE CLBLL_R_X29Y109/CLBLL_L_CE CLBLL_R_X29Y109/CLBLL_WL1END1 CLBLL_R_X29Y110/CLBLL_FAN7 CLBLL_R_X29Y110/CLBLL_LL_CE CLBLL_R_X29Y110/CLBLL_SE4C2 CLBLL_R_X29Y112/CLBLL_FAN6 CLBLL_R_X29Y112/CLBLL_FAN7 CLBLL_R_X29Y112/CLBLL_LL_CE CLBLL_R_X29Y112/CLBLL_L_CE CLBLL_R_X29Y113/CLBLL_FAN6 CLBLL_R_X29Y113/CLBLL_L_CE CLBLL_R_X29Y114/CLBLL_FAN6 CLBLL_R_X29Y114/CLBLL_L_CE CLBLL_R_X29Y115/CLBLL_FAN7 CLBLL_R_X29Y115/CLBLL_LL_CE CLBLL_R_X29Y117/CLBLL_FAN7 CLBLL_R_X29Y117/CLBLL_LL_CE CLBLL_R_X29Y118/CLBLL_NE2A2 CLBLM_L_X28Y114/CLBLM_LOGIC_OUTS14 CLBLM_L_X28Y114/CLBLM_M_C CLBLM_L_X30Y109/CLBLM_FAN7 CLBLM_L_X30Y109/CLBLM_M_CE CLBLM_L_X30Y109/CLBLM_WL1END1 CLBLM_L_X30Y110/CLBLM_SE4C2 CLBLM_L_X30Y111/CLBLM_FAN7 CLBLM_L_X30Y111/CLBLM_M_CE CLBLM_L_X30Y117/CLBLM_FAN7 CLBLM_L_X30Y117/CLBLM_M_CE CLBLM_L_X30Y118/CLBLM_NE2A2 INT_L_X28Y114/EL1BEG1 INT_L_X28Y114/LOGIC_OUTS_L14 INT_L_X28Y114/NE2BEG2 INT_L_X28Y114/SE6BEG2 INT_L_X28Y115/NE2A2 INT_L_X30Y109/FAN_ALT7 INT_L_X30Y109/FAN_L7 INT_L_X30Y109/SL1END2 INT_L_X30Y109/WL1BEG1 INT_L_X30Y110/NR1BEG2 INT_L_X30Y110/SE6END2 INT_L_X30Y110/SL1BEG2 INT_L_X30Y111/FAN_ALT7 INT_L_X30Y111/FAN_L7 INT_L_X30Y111/NR1END2 INT_L_X30Y117/FAN_ALT7 INT_L_X30Y117/FAN_L7 INT_L_X30Y117/SL1END2 INT_L_X30Y118/NE2END2 INT_L_X30Y118/SL1BEG2 INT_R_X29Y109/FAN6 INT_R_X29Y109/FAN7 INT_R_X29Y109/FAN_ALT6 INT_R_X29Y109/FAN_ALT7 INT_R_X29Y109/SL1END1 INT_R_X29Y109/WL1END1 INT_R_X29Y110/FAN7 INT_R_X29Y110/FAN_ALT7 INT_R_X29Y110/SE6E2 INT_R_X29Y110/SL1BEG1 INT_R_X29Y110/SS2END1 INT_R_X29Y111/SE6D2 INT_R_X29Y111/SS2A1 INT_R_X29Y112/FAN6 INT_R_X29Y112/FAN7 INT_R_X29Y112/FAN_ALT6 INT_R_X29Y112/FAN_ALT7 INT_R_X29Y112/SE6C2 INT_R_X29Y112/SS2BEG1 INT_R_X29Y112/SS2END1 INT_R_X29Y113/FAN6 INT_R_X29Y113/FAN_ALT6 INT_R_X29Y113/SE6B2 INT_R_X29Y113/SL1END1 INT_R_X29Y113/SS2A1 INT_R_X29Y114/EL1END1 INT_R_X29Y114/FAN6 INT_R_X29Y114/FAN_ALT6 INT_R_X29Y114/SE6A2 INT_R_X29Y114/SL1BEG1 INT_R_X29Y114/SS2BEG1 INT_R_X29Y115/FAN7 INT_R_X29Y115/FAN_ALT7 INT_R_X29Y115/NE2END2 INT_R_X29Y115/NN2BEG2 INT_R_X29Y116/NN2A2 INT_R_X29Y117/FAN7 INT_R_X29Y117/FAN_ALT7 INT_R_X29Y117/NE2BEG2 INT_R_X29Y117/NN2END2 INT_R_X29Y118/NE2A2 VBRK_X73Y114/VBRK_WL1END1 VBRK_X73Y115/VBRK_SE4C2 VBRK_X73Y123/VBRK_NE2A2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y109/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y110/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y112/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y112/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y113/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X29Y115/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLL_R_X29Y117/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X28Y114/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y111/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X30Y117/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>EL1BEG1 INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>NE2BEG2 INT_L_X28Y114/INT_L.LOGIC_OUTS_L14->>SE6BEG2 INT_L_X30Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y109/INT_L.SL1END2->>FAN_ALT7 INT_L_X30Y109/INT_L.SL1END2->>WL1BEG1 INT_L_X30Y110/INT_L.SE6END2->>NR1BEG2 INT_L_X30Y110/INT_L.SE6END2->>SL1BEG2 INT_L_X30Y111/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y111/INT_L.NR1END2->>FAN_ALT7 INT_L_X30Y117/INT_L.FAN_ALT7->>FAN_L7 INT_L_X30Y117/INT_L.SL1END2->>FAN_ALT7 INT_L_X30Y118/INT_L.NE2END2->>SL1BEG2 INT_R_X29Y109/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y109/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y109/INT_R.SL1END1->>FAN_ALT6 INT_R_X29Y109/INT_R.WL1END1->>FAN_ALT7 INT_R_X29Y110/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y110/INT_R.SS2END1->>FAN_ALT7 INT_R_X29Y110/INT_R.SS2END1->>SL1BEG1 INT_R_X29Y112/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y112/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y112/INT_R.SS2END1->>FAN_ALT6 INT_R_X29Y112/INT_R.SS2END1->>FAN_ALT7 INT_R_X29Y112/INT_R.SS2END1->>SS2BEG1 INT_R_X29Y113/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y113/INT_R.SL1END1->>FAN_ALT6 INT_R_X29Y114/INT_R.EL1END1->>FAN_ALT6 INT_R_X29Y114/INT_R.EL1END1->>SL1BEG1 INT_R_X29Y114/INT_R.EL1END1->>SS2BEG1 INT_R_X29Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X29Y115/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y115/INT_R.NE2END2->>FAN_ALT7 INT_R_X29Y115/INT_R.NE2END2->>NN2BEG2 INT_R_X29Y117/INT_R.FAN_ALT7->>FAN7 INT_R_X29Y117/INT_R.NN2END2->>FAN_ALT7 INT_R_X29Y117/INT_R.NN2END2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

prodreg[0]_i_1_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_EL1BEG0 CLBLL_R_X25Y113/CLBLL_NW4END1 CLBLL_R_X27Y109/CLBLL_WW2END0 CLBLL_R_X29Y109/CLBLL_IMUX2 CLBLL_R_X29Y109/CLBLL_LL_A2 CLBLL_R_X29Y109/CLBLL_WR1END1 CLBLM_L_X26Y108/CLBLM_IMUX2 CLBLM_L_X26Y108/CLBLM_M_A2 CLBLM_L_X26Y113/CLBLM_EL1BEG0 CLBLM_L_X26Y113/CLBLM_IMUX17 CLBLM_L_X26Y113/CLBLM_M_B3 CLBLM_L_X26Y113/CLBLM_NW4END1 CLBLM_L_X28Y109/CLBLM_WW2END0 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y109/CLBLM_M_A CLBLM_L_X30Y109/CLBLM_WR1END1 INT_L_X26Y108/IMUX_L2 INT_L_X26Y108/SW2END0 INT_L_X26Y109/NW6A1 INT_L_X26Y110/NW6B1 INT_L_X26Y111/NW6C1 INT_L_X26Y112/EL1END_S3_0 INT_L_X26Y112/NW6D1 INT_L_X26Y113/EL1END0 INT_L_X26Y113/IMUX_L17 INT_L_X26Y113/NW6E1 INT_L_X28Y109/WW2A0 INT_L_X30Y109/LOGIC_OUTS_L12 INT_L_X30Y109/WR1BEG1 INT_R_X25Y113/EL1BEG0 INT_R_X25Y113/NW6END1 INT_R_X27Y108/SW2A0 INT_R_X27Y109/NW6BEG1 INT_R_X27Y109/SW2BEG0 INT_R_X27Y109/WW2END0 INT_R_X29Y109/IMUX2 INT_R_X29Y109/WR1END1 INT_R_X29Y109/WW2BEG0 VBRK_X73Y114/VBRK_WR1END1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y108/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y108/INT_L.SW2END0->>IMUX_L2 INT_L_X26Y113/INT_L.EL1END0->>IMUX_L17 INT_L_X30Y109/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X25Y113/INT_R.NW6END1->>EL1BEG0 INT_R_X27Y109/INT_R.WW2END0->>NW6BEG1 INT_R_X27Y109/INT_R.WW2END0->>SW2BEG0 INT_R_X29Y109/INT_R.WR1END1->>IMUX2 INT_R_X29Y109/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[10]_i_1_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_WW2A0 CLBLL_R_X29Y109/CLBLL_IMUX10 CLBLL_R_X29Y109/CLBLL_L_A4 CLBLL_R_X29Y109/CLBLL_SW2A0 CLBLM_L_X26Y110/CLBLM_IMUX10 CLBLM_L_X26Y110/CLBLM_L_A4 CLBLM_L_X26Y112/CLBLM_IMUX19 CLBLM_L_X26Y112/CLBLM_L_B2 CLBLM_L_X28Y110/CLBLM_WW2A0 CLBLM_L_X30Y109/CLBLM_SW2A0 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y111/CLBLM_M_A INT_L_X26Y110/IMUX_L10 INT_L_X26Y110/NN2BEG1 INT_L_X26Y110/WW2END0 INT_L_X26Y111/NN2A1 INT_L_X26Y112/IMUX_L19 INT_L_X26Y112/NN2END1 INT_L_X28Y110/NW2END1 INT_L_X28Y110/WW2BEG0 INT_L_X30Y109/SW2A0 INT_L_X30Y110/SL1END0 INT_L_X30Y110/SW2BEG0 INT_L_X30Y111/LOGIC_OUTS_L12 INT_L_X30Y111/SL1BEG0 INT_R_X27Y110/WW2A0 INT_R_X29Y109/IMUX10 INT_R_X29Y109/NW2BEG1 INT_R_X29Y109/SW2END0 INT_R_X29Y110/NW2A1 VBRK_X73Y114/VBRK_SW2A0 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y110/INT_L.WW2END0->>IMUX_L10 INT_L_X26Y110/INT_L.WW2END0->>NN2BEG1 INT_L_X26Y112/INT_L.NN2END1->>IMUX_L19 INT_L_X28Y110/INT_L.NW2END1->>WW2BEG0 INT_L_X30Y110/INT_L.SL1END0->>SW2BEG0 INT_L_X30Y111/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_R_X29Y109/INT_R.SW2END0->>IMUX10 INT_R_X29Y109/INT_R.SW2END0->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[11]_i_1_n_0 - 
wires: CLBLL_R_X27Y109/CLBLL_EE2BEG1 CLBLL_R_X27Y111/CLBLL_WW4C1 CLBLL_R_X29Y109/CLBLL_IMUX19 CLBLL_R_X29Y109/CLBLL_L_B2 CLBLL_R_X29Y111/CLBLL_WW4A1 CLBLM_L_X26Y110/CLBLM_IMUX11 CLBLM_L_X26Y110/CLBLM_IMUX27 CLBLM_L_X26Y110/CLBLM_M_A4 CLBLM_L_X26Y110/CLBLM_M_B4 CLBLM_L_X28Y109/CLBLM_EE2BEG1 CLBLM_L_X28Y111/CLBLM_WW4C1 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y111/CLBLM_M_B CLBLM_L_X30Y111/CLBLM_WW4A1 INT_L_X26Y109/SE2A1 INT_L_X26Y110/IMUX_L11 INT_L_X26Y110/IMUX_L27 INT_L_X26Y110/SE2BEG1 INT_L_X26Y110/SR1END1 INT_L_X26Y111/SR1BEG1 INT_L_X26Y111/WW4END1 INT_L_X28Y109/EE2A1 INT_L_X28Y111/WW4B1 INT_L_X30Y111/LOGIC_OUTS_L13 INT_L_X30Y111/WW4BEG1 INT_R_X27Y109/EE2BEG1 INT_R_X27Y109/SE2END1 INT_R_X27Y111/WW4C1 INT_R_X29Y109/EE2END1 INT_R_X29Y109/IMUX19 INT_R_X29Y111/WW4A1 VBRK_X73Y116/VBRK_WW4A1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X30Y111/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y110/INT_L.SR1END1->>IMUX_L11 INT_L_X26Y110/INT_L.SR1END1->>IMUX_L27 INT_L_X26Y110/INT_L.SR1END1->>SE2BEG1 INT_L_X26Y111/INT_L.WW4END1->>SR1BEG1 INT_L_X30Y111/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X27Y109/INT_R.SE2END1->>EE2BEG1 INT_R_X29Y109/INT_R.EE2END1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[12]_i_1_n_0 - 
wires: CLBLL_R_X25Y111/CLBLL_IMUX19 CLBLL_R_X25Y111/CLBLL_L_B2 CLBLL_R_X25Y111/CLBLL_WW2END1 CLBLL_R_X27Y112/CLBLL_IMUX2 CLBLL_R_X27Y112/CLBLL_LL_A2 CLBLL_R_X27Y112/CLBLL_WW2END0 CLBLL_R_X29Y112/CLBLL_WR1END1 CLBLM_L_X26Y111/CLBLM_WW2END1 CLBLM_L_X28Y112/CLBLM_WW2END0 CLBLM_L_X30Y111/CLBLM_BYP1 CLBLM_L_X30Y111/CLBLM_M_AX CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y112/CLBLM_M_A CLBLM_L_X30Y112/CLBLM_WR1END1 INT_L_X26Y111/WW2A1 INT_L_X28Y112/WW2A0 INT_L_X30Y111/BYP_ALT1 INT_L_X30Y111/BYP_L1 INT_L_X30Y111/SL1END0 INT_L_X30Y112/LOGIC_OUTS_L12 INT_L_X30Y112/SL1BEG0 INT_L_X30Y112/WR1BEG1 INT_R_X25Y111/IMUX19 INT_R_X25Y111/WW2END1 INT_R_X27Y111/SR1END1 INT_R_X27Y111/WW2BEG1 INT_R_X27Y112/IMUX2 INT_R_X27Y112/SR1BEG1 INT_R_X27Y112/WW2END0 INT_R_X29Y112/WR1END1 INT_R_X29Y112/WW2BEG0 VBRK_X73Y117/VBRK_WR1END1 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X30Y111/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y112/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X30Y111/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y111/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y112/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X30Y112/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X25Y111/INT_R.WW2END1->>IMUX19 INT_R_X27Y111/INT_R.SR1END1->>WW2BEG1 INT_R_X27Y112/INT_R.WW2END0->>IMUX2 INT_R_X27Y112/INT_R.WW2END0->>SR1BEG1 INT_R_X29Y112/INT_R.WR1END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[13]_i_1_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_WW4C1 CLBLL_R_X29Y112/CLBLL_IMUX2 CLBLL_R_X29Y112/CLBLL_LL_A2 CLBLL_R_X29Y112/CLBLL_WL1END0 CLBLL_R_X29Y112/CLBLL_WW4A1 CLBLM_L_X26Y110/CLBLM_IMUX25 CLBLM_L_X26Y110/CLBLM_L_B5 CLBLM_L_X26Y112/CLBLM_IMUX23 CLBLM_L_X26Y112/CLBLM_L_C3 CLBLM_L_X28Y112/CLBLM_WW4C1 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y112/CLBLM_M_B CLBLM_L_X30Y112/CLBLM_WL1END0 CLBLM_L_X30Y112/CLBLM_WW4A1 INT_L_X26Y110/IMUX_L25 INT_L_X26Y110/SS2END0 INT_L_X26Y111/SS2A0 INT_L_X26Y112/GFAN1 INT_L_X26Y112/IMUX_L23 INT_L_X26Y112/SS2BEG0 INT_L_X26Y112/WW4END1 INT_L_X28Y112/WW4B1 INT_L_X30Y112/LOGIC_OUTS_L13 INT_L_X30Y112/WL1BEG0 INT_L_X30Y112/WW4BEG1 INT_R_X27Y112/WW4C1 INT_R_X29Y112/IMUX2 INT_R_X29Y112/WL1END0 INT_R_X29Y112/WW4A1 VBRK_X73Y117/VBRK_WL1END0 VBRK_X73Y117/VBRK_WW4A1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y110/INT_L.SS2END0->>IMUX_L25 INT_L_X26Y112/INT_L.GFAN1->>IMUX_L23 INT_L_X26Y112/INT_L.WW4END1->>GFAN1 INT_L_X26Y112/INT_L.WW4END1->>SS2BEG0 INT_L_X30Y112/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_L_X30Y112/INT_L.LOGIC_OUTS_L13->>WW4BEG1 INT_R_X29Y112/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[14]_i_1_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_IMUX24 CLBLL_R_X27Y112/CLBLL_LL_B5 CLBLL_R_X27Y112/CLBLL_WL1END0 CLBLL_R_X27Y112/CLBLL_WW2A1 CLBLL_R_X29Y112/CLBLL_IMUX18 CLBLL_R_X29Y112/CLBLL_LL_B2 CLBLL_R_X29Y112/CLBLL_WR1END3 CLBLM_L_X26Y112/CLBLM_IMUX20 CLBLM_L_X26Y112/CLBLM_L_C2 CLBLM_L_X28Y112/CLBLM_WL1END0 CLBLM_L_X28Y112/CLBLM_WW2A1 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y112/CLBLM_M_C CLBLM_L_X30Y112/CLBLM_WR1END3 INT_L_X26Y112/IMUX_L20 INT_L_X26Y112/WW2END1 INT_L_X28Y112/WL1BEG0 INT_L_X28Y112/WL1END1 INT_L_X28Y112/WW2BEG1 INT_L_X30Y112/LOGIC_OUTS_L14 INT_L_X30Y112/WR1BEG3 INT_R_X27Y112/IMUX24 INT_R_X27Y112/WL1END0 INT_R_X27Y112/WW2A1 INT_R_X29Y112/FAN_ALT1 INT_R_X29Y112/FAN_BOUNCE1 INT_R_X29Y112/IMUX18 INT_R_X29Y112/WL1BEG1 INT_R_X29Y112/WR1END3 VBRK_X73Y117/VBRK_WR1END3 
pips: CLBLL_R_X27Y112/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X30Y112/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y112/INT_L.WW2END1->>IMUX_L20 INT_L_X28Y112/INT_L.WL1END1->>WL1BEG0 INT_L_X28Y112/INT_L.WL1END1->>WW2BEG1 INT_L_X30Y112/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X27Y112/INT_R.WL1END0->>IMUX24 INT_R_X29Y112/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y112/INT_R.FAN_BOUNCE1->>IMUX18 INT_R_X29Y112/INT_R.WR1END3->>FAN_ALT1 INT_R_X29Y112/INT_R.WR1END3->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[15]_i_1_n_0 - 
wires: CLBLL_R_X25Y111/CLBLL_IMUX14 CLBLL_R_X25Y111/CLBLL_IMUX6 CLBLL_R_X25Y111/CLBLL_L_A1 CLBLL_R_X25Y111/CLBLL_L_B1 CLBLL_R_X25Y111/CLBLL_SW2A2 CLBLL_R_X27Y112/CLBLL_WW4C3 CLBLL_R_X29Y112/CLBLL_IMUX22 CLBLL_R_X29Y112/CLBLL_LL_C3 CLBLL_R_X29Y112/CLBLL_WL1END2 CLBLL_R_X29Y112/CLBLL_WW4A3 CLBLM_L_X26Y111/CLBLM_SW2A2 CLBLM_L_X28Y112/CLBLM_WW4C3 CLBLM_L_X30Y112/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y112/CLBLM_M_D CLBLM_L_X30Y112/CLBLM_WL1END2 CLBLM_L_X30Y112/CLBLM_WW4A3 INT_L_X26Y111/SW2A2 INT_L_X26Y112/SW2BEG2 INT_L_X26Y112/WW4END3 INT_L_X28Y112/WW4B3 INT_L_X30Y112/LOGIC_OUTS_L15 INT_L_X30Y112/WL1BEG2 INT_L_X30Y112/WW4BEG3 INT_R_X25Y111/IMUX14 INT_R_X25Y111/IMUX6 INT_R_X25Y111/SW2END2 INT_R_X27Y112/WW4C3 INT_R_X29Y112/IMUX22 INT_R_X29Y112/WL1END2 INT_R_X29Y112/WW4A3 VBRK_X73Y117/VBRK_WL1END2 VBRK_X73Y117/VBRK_WW4A3 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLM_L_X30Y112/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y112/INT_L.WW4END3->>SW2BEG2 INT_L_X30Y112/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X30Y112/INT_L.LOGIC_OUTS_L15->>WW4BEG3 INT_R_X25Y111/INT_R.SW2END2->>IMUX14 INT_R_X25Y111/INT_R.SW2END2->>IMUX6 INT_R_X29Y112/INT_R.WL1END2->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[16]_i_1_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_WL1END3 CLBLL_R_X29Y112/CLBLL_IMUX10 CLBLL_R_X29Y112/CLBLL_L_A4 CLBLL_R_X29Y112/CLBLL_SW2A0 CLBLL_R_X29Y113/CLBLL_WW2A0 CLBLM_L_X26Y110/CLBLM_IMUX15 CLBLM_L_X26Y110/CLBLM_M_B1 CLBLM_L_X26Y113/CLBLM_IMUX3 CLBLM_L_X26Y113/CLBLM_L_A2 CLBLM_L_X28Y112/CLBLM_WL1END3 CLBLM_L_X30Y112/CLBLM_SW2A0 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y113/CLBLM_M_A CLBLM_L_X30Y113/CLBLM_WW2A0 INT_L_X26Y110/IMUX_L15 INT_L_X26Y110/SL1END3 INT_L_X26Y111/SL1BEG3 INT_L_X26Y111/SW2END3 INT_L_X26Y112/SW2END_N0_3 INT_L_X26Y113/IMUX_L3 INT_L_X26Y113/WR1END1 INT_L_X28Y112/WL1BEG3 INT_L_X28Y113/WL1BEG_N3 INT_L_X28Y113/WW2END0 INT_L_X30Y112/SW2A0 INT_L_X30Y113/LOGIC_OUTS_L12 INT_L_X30Y113/SW2BEG0 INT_L_X30Y113/WW2BEG0 INT_R_X27Y111/SW2A3 INT_R_X27Y112/SW2BEG3 INT_R_X27Y112/WL1END3 INT_R_X27Y113/WL1END_N1_3 INT_R_X27Y113/WR1BEG1 INT_R_X29Y112/IMUX10 INT_R_X29Y112/SW2END0 INT_R_X29Y113/WW2A0 VBRK_X73Y117/VBRK_SW2A0 VBRK_X73Y118/VBRK_WW2A0 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X30Y113/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y110/INT_L.SL1END3->>IMUX_L15 INT_L_X26Y111/INT_L.SW2END3->>SL1BEG3 INT_L_X26Y113/INT_L.WR1END1->>IMUX_L3 INT_L_X28Y113/INT_L.WW2END0->>WL1BEG_N3 INT_L_X30Y113/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_L_X30Y113/INT_L.LOGIC_OUTS_L12->>WW2BEG0 INT_R_X27Y112/INT_R.WL1END3->>SW2BEG3 INT_R_X27Y113/INT_R.WL1END_N1_3->>WR1BEG1 INT_R_X29Y112/INT_R.SW2END0->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[17]_i_1_n_0 - 
wires: CLBLL_R_X27Y112/CLBLL_WW2END1 CLBLL_R_X29Y112/CLBLL_IMUX26 CLBLL_R_X29Y112/CLBLL_L_B4 CLBLL_R_X29Y112/CLBLL_SW2A1 CLBLM_L_X26Y112/CLBLM_IMUX41 CLBLM_L_X26Y112/CLBLM_IMUX9 CLBLM_L_X26Y112/CLBLM_L_A5 CLBLM_L_X26Y112/CLBLM_L_D1 CLBLM_L_X28Y112/CLBLM_WW2END1 CLBLM_L_X30Y112/CLBLM_SW2A1 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y113/CLBLM_M_B INT_L_X26Y112/IMUX_L41 INT_L_X26Y112/IMUX_L9 INT_L_X26Y112/WL1END0 INT_L_X28Y112/WW2A1 INT_L_X30Y112/SW2A1 INT_L_X30Y113/LOGIC_OUTS_L13 INT_L_X30Y113/SW2BEG1 INT_R_X27Y112/WL1BEG0 INT_R_X27Y112/WW2END1 INT_R_X29Y112/IMUX26 INT_R_X29Y112/SW2END1 INT_R_X29Y112/WW2BEG1 VBRK_X73Y117/VBRK_SW2A1 
pips: CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y112/INT_L.WL1END0->>IMUX_L41 INT_L_X26Y112/INT_L.WL1END0->>IMUX_L9 INT_L_X30Y113/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X27Y112/INT_R.WW2END1->>WL1BEG0 INT_R_X29Y112/INT_R.SW2END1->>IMUX26 INT_R_X29Y112/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[18]_i_1_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX23 CLBLL_R_X25Y113/CLBLL_L_C3 CLBLL_R_X25Y114/CLBLL_NW2A0 CLBLL_R_X27Y112/CLBLL_WW2END2 CLBLL_R_X29Y112/CLBLL_IMUX21 CLBLL_R_X29Y112/CLBLL_L_C4 CLBLL_R_X29Y112/CLBLL_SW2A2 CLBLM_L_X26Y113/CLBLM_IMUX8 CLBLM_L_X26Y113/CLBLM_M_A5 CLBLM_L_X26Y114/CLBLM_NW2A0 CLBLM_L_X28Y112/CLBLM_WW2END2 CLBLM_L_X30Y112/CLBLM_SW2A2 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y113/CLBLM_M_C INT_L_X26Y112/WR1END_S1_0 INT_L_X26Y113/IMUX_L8 INT_L_X26Y113/NW2BEG0 INT_L_X26Y113/WR1END0 INT_L_X26Y114/NW2A0 INT_L_X28Y112/WW2A2 INT_L_X30Y112/SW2A2 INT_L_X30Y113/LOGIC_OUTS_L14 INT_L_X30Y113/SW2BEG2 INT_R_X25Y113/IMUX23 INT_R_X25Y113/NW2END_S0_0 INT_R_X25Y114/NW2END0 INT_R_X27Y112/WR1BEG_S0 INT_R_X27Y112/WW2END2 INT_R_X27Y113/WR1BEG0 INT_R_X29Y112/IMUX21 INT_R_X29Y112/SW2END2 INT_R_X29Y112/WW2BEG2 VBRK_X73Y117/VBRK_SW2A2 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X30Y113/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y113/INT_L.WR1END0->>IMUX_L8 INT_L_X26Y113/INT_L.WR1END0->>NW2BEG0 INT_L_X30Y113/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X25Y113/INT_R.NW2END_S0_0->>IMUX23 INT_R_X27Y112/INT_R.WW2END2->>WR1BEG_S0 INT_R_X29Y112/INT_R.SW2END2->>IMUX21 INT_R_X29Y112/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[19]_i_1_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX30 CLBLL_R_X25Y113/CLBLL_IMUX6 CLBLL_R_X25Y113/CLBLL_L_A1 CLBLL_R_X25Y113/CLBLL_L_C5 CLBLL_R_X25Y113/CLBLL_WW4END0 CLBLL_R_X27Y113/CLBLL_WW4B0 CLBLL_R_X29Y112/CLBLL_IMUX39 CLBLL_R_X29Y112/CLBLL_L_D3 CLBLL_R_X29Y112/CLBLL_SW2A3 CLBLM_L_X26Y113/CLBLM_WW4END0 CLBLM_L_X28Y113/CLBLM_WW4B0 CLBLM_L_X30Y112/CLBLM_SW2A3 CLBLM_L_X30Y113/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y113/CLBLM_M_D INT_L_X26Y113/WW4C0 INT_L_X28Y113/WW4A0 INT_L_X30Y112/SW2A3 INT_L_X30Y113/LOGIC_OUTS_L15 INT_L_X30Y113/SW2BEG3 INT_R_X25Y112/WW4END_S0_0 INT_R_X25Y113/IMUX30 INT_R_X25Y113/IMUX6 INT_R_X25Y113/NL1BEG_N3 INT_R_X25Y113/WW4END0 INT_R_X27Y113/WW4B0 INT_R_X29Y112/IMUX39 INT_R_X29Y112/SW2END3 INT_R_X29Y113/SW2END_N0_3 INT_R_X29Y113/WW4BEG0 VBRK_X73Y117/VBRK_SW2A3 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX6->CLBLL_L_A1 CLBLL_R_X29Y112/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X30Y113/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X30Y113/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X25Y113/INT_R.NL1BEG_N3->>IMUX30 INT_R_X25Y113/INT_R.NL1BEG_N3->>IMUX6 INT_R_X25Y113/INT_R.WW4END0->>NL1BEG_N3 INT_R_X29Y112/INT_R.SW2END3->>IMUX39 INT_R_X29Y113/INT_R.SW2END_N0_3->>WW4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[1]_i_1_n_0 - 
wires: CLBLL_R_X27Y109/CLBLL_WW2A1 CLBLL_R_X27Y110/CLBLL_EL1BEG1 CLBLL_R_X27Y110/CLBLL_NW2A2 CLBLL_R_X29Y109/CLBLL_IMUX27 CLBLL_R_X29Y109/CLBLL_LL_B4 CLBLL_R_X29Y109/CLBLL_WW2A1 CLBLM_L_X26Y109/CLBLM_IMUX3 CLBLM_L_X26Y109/CLBLM_L_A2 CLBLM_L_X26Y110/CLBLM_IMUX23 CLBLM_L_X26Y110/CLBLM_L_C3 CLBLM_L_X28Y109/CLBLM_WW2A1 CLBLM_L_X28Y110/CLBLM_EL1BEG1 CLBLM_L_X28Y110/CLBLM_NW2A2 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y109/CLBLM_M_B CLBLM_L_X30Y109/CLBLM_WW2A1 INT_L_X26Y109/IMUX_L3 INT_L_X26Y109/WW2END1 INT_L_X26Y110/IMUX_L23 INT_L_X26Y110/WR1END3 INT_L_X28Y109/NW2BEG2 INT_L_X28Y109/SE2A1 INT_L_X28Y109/WW2BEG1 INT_L_X28Y109/WW2END1 INT_L_X28Y110/EL1END1 INT_L_X28Y110/NW2A2 INT_L_X28Y110/SE2BEG1 INT_L_X30Y109/LOGIC_OUTS_L13 INT_L_X30Y109/WW2BEG1 INT_R_X27Y109/WW2A1 INT_R_X27Y110/EL1BEG1 INT_R_X27Y110/NW2END2 INT_R_X27Y110/WR1BEG3 INT_R_X29Y109/IMUX27 INT_R_X29Y109/SE2END1 INT_R_X29Y109/WW2A1 VBRK_X73Y114/VBRK_WW2A1 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y109/INT_L.WW2END1->>IMUX_L3 INT_L_X26Y110/INT_L.WR1END3->>IMUX_L23 INT_L_X28Y109/INT_L.WW2END1->>NW2BEG2 INT_L_X28Y109/INT_L.WW2END1->>WW2BEG1 INT_L_X28Y110/INT_L.EL1END1->>SE2BEG1 INT_L_X30Y109/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_R_X27Y110/INT_R.NW2END2->>EL1BEG1 INT_R_X27Y110/INT_R.NW2END2->>WR1BEG3 INT_R_X29Y109/INT_R.SE2END1->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[20]_i_1_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX26 CLBLL_R_X25Y113/CLBLL_L_B4 CLBLL_R_X25Y113/CLBLL_WW2END0 CLBLL_R_X27Y113/CLBLL_WW2END0 CLBLL_R_X29Y113/CLBLL_IMUX3 CLBLL_R_X29Y113/CLBLL_L_A2 CLBLL_R_X29Y113/CLBLL_SW2A0 CLBLL_R_X29Y113/CLBLL_WL1END3 CLBLM_L_X26Y112/CLBLM_IMUX25 CLBLM_L_X26Y112/CLBLM_L_B5 CLBLM_L_X26Y113/CLBLM_WW2END0 CLBLM_L_X28Y113/CLBLM_WW2END0 CLBLM_L_X30Y113/CLBLM_SW2A0 CLBLM_L_X30Y113/CLBLM_WL1END3 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y114/CLBLM_M_A INT_L_X26Y112/IMUX_L25 INT_L_X26Y112/SW2END0 INT_L_X26Y113/WW2A0 INT_L_X28Y113/WW2A0 INT_L_X30Y113/SW2A0 INT_L_X30Y113/WL1BEG3 INT_L_X30Y114/LOGIC_OUTS_L12 INT_L_X30Y114/SW2BEG0 INT_L_X30Y114/WL1BEG_N3 INT_R_X25Y113/IMUX26 INT_R_X25Y113/WW2END0 INT_R_X27Y112/SW2A0 INT_R_X27Y113/SW2BEG0 INT_R_X27Y113/WW2BEG0 INT_R_X27Y113/WW2END0 INT_R_X29Y113/FAN_ALT3 INT_R_X29Y113/FAN_BOUNCE3 INT_R_X29Y113/IMUX3 INT_R_X29Y113/SW2END0 INT_R_X29Y113/WL1END3 INT_R_X29Y113/WW2BEG0 INT_R_X29Y114/WL1END_N1_3 VBRK_X73Y118/VBRK_SW2A0 VBRK_X73Y118/VBRK_WL1END3 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y112/INT_L.SW2END0->>IMUX_L25 INT_L_X30Y114/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X25Y113/INT_R.WW2END0->>IMUX26 INT_R_X27Y113/INT_R.WW2END0->>SW2BEG0 INT_R_X27Y113/INT_R.WW2END0->>WW2BEG0 INT_R_X29Y113/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X29Y113/INT_R.FAN_BOUNCE3->>IMUX3 INT_R_X29Y113/INT_R.SW2END0->>WW2BEG0 INT_R_X29Y113/INT_R.WL1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[21]_i_1_n_0 - 
wires: CLBLL_R_X27Y113/CLBLL_WW2END1 CLBLL_R_X29Y113/CLBLL_IMUX26 CLBLL_R_X29Y113/CLBLL_L_B4 CLBLL_R_X29Y113/CLBLL_SW2A1 CLBLM_L_X26Y112/CLBLM_IMUX36 CLBLM_L_X26Y112/CLBLM_L_D2 CLBLM_L_X26Y113/CLBLM_IMUX25 CLBLM_L_X26Y113/CLBLM_L_B5 CLBLM_L_X28Y113/CLBLM_WW2END1 CLBLM_L_X30Y113/CLBLM_SW2A1 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y114/CLBLM_M_B INT_L_X26Y112/IMUX_L36 INT_L_X26Y112/SR1END1 INT_L_X26Y113/IMUX_L25 INT_L_X26Y113/SR1BEG1 INT_L_X26Y113/WL1END0 INT_L_X28Y113/WW2A1 INT_L_X30Y113/SW2A1 INT_L_X30Y114/LOGIC_OUTS_L13 INT_L_X30Y114/SW2BEG1 INT_R_X27Y113/WL1BEG0 INT_R_X27Y113/WW2END1 INT_R_X29Y113/IMUX26 INT_R_X29Y113/SW2END1 INT_R_X29Y113/WW2BEG1 VBRK_X73Y118/VBRK_SW2A1 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y112/INT_L.SR1END1->>IMUX_L36 INT_L_X26Y113/INT_L.WL1END0->>IMUX_L25 INT_L_X26Y113/INT_L.WL1END0->>SR1BEG1 INT_L_X30Y114/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X27Y113/INT_R.WW2END1->>WL1BEG0 INT_R_X29Y113/INT_R.SW2END1->>IMUX26 INT_R_X29Y113/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[22]_i_1_n_0 - 
wires: CLBLL_R_X27Y113/CLBLL_WW2A1 CLBLL_R_X29Y113/CLBLL_IMUX20 CLBLL_R_X29Y113/CLBLL_L_C2 CLBLL_R_X29Y113/CLBLL_SW2A2 CLBLM_L_X26Y113/CLBLM_IMUX20 CLBLM_L_X26Y113/CLBLM_L_C2 CLBLM_L_X26Y114/CLBLM_IMUX10 CLBLM_L_X26Y114/CLBLM_L_A4 CLBLM_L_X28Y113/CLBLM_WW2A1 CLBLM_L_X30Y113/CLBLM_SW2A2 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y114/CLBLM_M_C INT_L_X26Y113/IMUX_L20 INT_L_X26Y113/NL1BEG1 INT_L_X26Y113/WW2END1 INT_L_X26Y114/IMUX_L10 INT_L_X26Y114/NL1END1 INT_L_X28Y113/WL1END1 INT_L_X28Y113/WW2BEG1 INT_L_X30Y113/SW2A2 INT_L_X30Y114/LOGIC_OUTS_L14 INT_L_X30Y114/SW2BEG2 INT_R_X27Y113/WW2A1 INT_R_X29Y113/FAN_ALT1 INT_R_X29Y113/FAN_BOUNCE1 INT_R_X29Y113/IMUX20 INT_R_X29Y113/SW2END2 INT_R_X29Y113/WL1BEG1 VBRK_X73Y118/VBRK_SW2A2 
pips: CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X30Y114/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y113/INT_L.WW2END1->>IMUX_L20 INT_L_X26Y113/INT_L.WW2END1->>NL1BEG1 INT_L_X26Y114/INT_L.NL1END1->>IMUX_L10 INT_L_X28Y113/INT_L.WL1END1->>WW2BEG1 INT_L_X30Y114/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X29Y113/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X29Y113/INT_R.FAN_BOUNCE1->>IMUX20 INT_R_X29Y113/INT_R.SW2END2->>FAN_ALT1 INT_R_X29Y113/INT_R.SW2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[23]_i_1_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_WW2END3 CLBLL_R_X25Y114/CLBLL_ER1BEG0 CLBLL_R_X25Y114/CLBLL_IMUX0 CLBLL_R_X25Y114/CLBLL_L_A3 CLBLL_R_X27Y113/CLBLL_WW2END3 CLBLL_R_X29Y113/CLBLL_IMUX39 CLBLL_R_X29Y113/CLBLL_L_D3 CLBLL_R_X29Y113/CLBLL_SW2A3 CLBLM_L_X26Y113/CLBLM_IMUX24 CLBLM_L_X26Y113/CLBLM_M_B5 CLBLM_L_X26Y113/CLBLM_WW2END3 CLBLM_L_X26Y114/CLBLM_ER1BEG0 CLBLM_L_X28Y113/CLBLM_WW2END3 CLBLM_L_X30Y113/CLBLM_SW2A3 CLBLM_L_X30Y114/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y114/CLBLM_M_D INT_L_X26Y113/IMUX_L24 INT_L_X26Y113/SL1END0 INT_L_X26Y113/WW2A3 INT_L_X26Y114/ER1END0 INT_L_X26Y114/SL1BEG0 INT_L_X28Y113/WW2A3 INT_L_X30Y113/SW2A3 INT_L_X30Y114/LOGIC_OUTS_L15 INT_L_X30Y114/SW2BEG3 INT_R_X25Y113/ER1BEG_S0 INT_R_X25Y113/WW2END3 INT_R_X25Y114/ER1BEG0 INT_R_X25Y114/IMUX0 INT_R_X25Y114/WW2END_N0_3 INT_R_X27Y113/WW2BEG3 INT_R_X27Y113/WW2END3 INT_R_X27Y114/WW2END_N0_3 INT_R_X29Y113/IMUX39 INT_R_X29Y113/SW2END3 INT_R_X29Y113/WW2BEG3 INT_R_X29Y114/SW2END_N0_3 VBRK_X73Y118/VBRK_SW2A3 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_R_X29Y113/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X30Y114/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y113/INT_L.SL1END0->>IMUX_L24 INT_L_X26Y114/INT_L.ER1END0->>SL1BEG0 INT_L_X30Y114/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X25Y113/INT_R.WW2END3->>ER1BEG_S0 INT_R_X25Y114/INT_R.WW2END_N0_3->>IMUX0 INT_R_X27Y113/INT_R.WW2END3->>WW2BEG3 INT_R_X29Y113/INT_R.SW2END3->>IMUX39 INT_R_X29Y113/INT_R.SW2END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[24]_i_1_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_ER1BEG1 CLBLL_R_X25Y114/CLBLL_IMUX19 CLBLL_R_X25Y114/CLBLL_L_B2 CLBLL_R_X25Y114/CLBLL_WW4END1 CLBLL_R_X27Y114/CLBLL_WW4B1 CLBLL_R_X29Y114/CLBLL_IMUX10 CLBLL_R_X29Y114/CLBLL_L_A4 CLBLL_R_X29Y114/CLBLL_SW2A0 CLBLM_L_X26Y114/CLBLM_ER1BEG1 CLBLM_L_X26Y114/CLBLM_IMUX26 CLBLM_L_X26Y114/CLBLM_L_B4 CLBLM_L_X26Y114/CLBLM_WW4END1 CLBLM_L_X28Y114/CLBLM_WW4B1 CLBLM_L_X30Y114/CLBLM_SW2A0 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y115/CLBLM_M_A INT_L_X26Y114/ER1END1 INT_L_X26Y114/IMUX_L26 INT_L_X26Y114/WW4C1 INT_L_X28Y114/WW4A1 INT_L_X30Y114/SW2A0 INT_L_X30Y115/LOGIC_OUTS_L12 INT_L_X30Y115/SW2BEG0 INT_R_X25Y114/ER1BEG1 INT_R_X25Y114/GFAN0 INT_R_X25Y114/IMUX19 INT_R_X25Y114/WW4END1 INT_R_X27Y114/WW4B1 INT_R_X29Y114/IMUX10 INT_R_X29Y114/SW2END0 INT_R_X29Y114/WW4BEG1 VBRK_X73Y119/VBRK_SW2A0 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX10->CLBLL_L_A4 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y114/INT_L.ER1END1->>IMUX_L26 INT_L_X30Y115/INT_L.LOGIC_OUTS_L12->>SW2BEG0 INT_R_X25Y114/INT_R.GFAN0->>IMUX19 INT_R_X25Y114/INT_R.WW4END1->>ER1BEG1 INT_R_X25Y114/INT_R.WW4END1->>GFAN0 INT_R_X29Y114/INT_R.SW2END0->>IMUX10 INT_R_X29Y114/INT_R.SW2END0->>WW4BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[25]_i_1_n_0 - 
wires: CLBLL_R_X25Y111/CLBLL_IMUX23 CLBLL_R_X25Y111/CLBLL_L_C3 CLBLL_R_X25Y113/CLBLL_WL1END3 CLBLL_R_X25Y114/CLBLL_IMUX20 CLBLL_R_X25Y114/CLBLL_L_C2 CLBLL_R_X25Y114/CLBLL_WR1END2 CLBLL_R_X27Y114/CLBLL_WW2END1 CLBLL_R_X29Y114/CLBLL_IMUX26 CLBLL_R_X29Y114/CLBLL_L_B4 CLBLL_R_X29Y114/CLBLL_SW2A1 CLBLM_L_X26Y113/CLBLM_WL1END3 CLBLM_L_X26Y114/CLBLM_WR1END2 CLBLM_L_X28Y114/CLBLM_WW2END1 CLBLM_L_X30Y114/CLBLM_SW2A1 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y115/CLBLM_M_B INT_L_X24Y111/SE2A3 INT_L_X24Y112/SE2BEG3 INT_L_X24Y112/SW2END3 INT_L_X24Y113/SW2END_N0_3 INT_L_X26Y113/WL1BEG3 INT_L_X26Y114/WL1BEG_N3 INT_L_X26Y114/WL1END0 INT_L_X26Y114/WR1BEG2 INT_L_X28Y114/WW2A1 INT_L_X30Y114/SW2A1 INT_L_X30Y115/LOGIC_OUTS_L13 INT_L_X30Y115/SW2BEG1 INT_R_X25Y111/IMUX23 INT_R_X25Y111/SE2END3 INT_R_X25Y112/SW2A3 INT_R_X25Y113/SW2BEG3 INT_R_X25Y113/WL1END3 INT_R_X25Y114/IMUX20 INT_R_X25Y114/WL1END_N1_3 INT_R_X25Y114/WR1END2 INT_R_X27Y114/WL1BEG0 INT_R_X27Y114/WW2END1 INT_R_X29Y114/IMUX26 INT_R_X29Y114/SW2END1 INT_R_X29Y114/WW2BEG1 VBRK_X73Y119/VBRK_SW2A1 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLM_L_X30Y115/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X24Y112/INT_L.SW2END3->>SE2BEG3 INT_L_X26Y114/INT_L.WL1END0->>WL1BEG_N3 INT_L_X26Y114/INT_L.WL1END0->>WR1BEG2 INT_L_X30Y115/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X25Y111/INT_R.SE2END3->>IMUX23 INT_R_X25Y113/INT_R.WL1END3->>SW2BEG3 INT_R_X25Y114/INT_R.WR1END2->>IMUX20 INT_R_X27Y114/INT_R.WW2END1->>WL1BEG0 INT_R_X29Y114/INT_R.SW2END1->>IMUX26 INT_R_X29Y114/INT_R.SW2END1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[26]_i_1_n_0 - 
wires: CLBLL_R_X25Y111/CLBLL_IMUX39 CLBLL_R_X25Y111/CLBLL_L_D3 CLBLL_R_X25Y111/CLBLL_WW2END3 CLBLL_R_X27Y114/CLBLL_WW2END2 CLBLL_R_X29Y114/CLBLL_IMUX21 CLBLL_R_X29Y114/CLBLL_L_C4 CLBLL_R_X29Y114/CLBLL_SW2A2 CLBLM_L_X26Y111/CLBLM_WW2END3 CLBLM_L_X26Y115/CLBLM_IMUX9 CLBLM_L_X26Y115/CLBLM_L_A5 CLBLM_L_X28Y114/CLBLM_WW2END2 CLBLM_L_X30Y114/CLBLM_SW2A2 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y115/CLBLM_M_C INT_L_X26Y111/WW2A3 INT_L_X26Y114/WR1END_S1_0 INT_L_X26Y115/IMUX_L9 INT_L_X26Y115/WR1END0 INT_L_X28Y114/WW2A2 INT_L_X30Y114/SW2A2 INT_L_X30Y115/LOGIC_OUTS_L14 INT_L_X30Y115/SW2BEG2 INT_R_X25Y111/IMUX39 INT_R_X25Y111/WW2END3 INT_R_X25Y112/WW2END_N0_3 INT_R_X27Y111/SS2END3 INT_R_X27Y111/WW2BEG3 INT_R_X27Y112/SS2A3 INT_R_X27Y112/SS2END_N0_3 INT_R_X27Y113/SR1END3 INT_R_X27Y113/SS2BEG3 INT_R_X27Y114/SR1BEG3 INT_R_X27Y114/SR1END_N3_3 INT_R_X27Y114/WR1BEG_S0 INT_R_X27Y114/WW2END2 INT_R_X27Y115/WR1BEG0 INT_R_X29Y114/IMUX21 INT_R_X29Y114/SW2END2 INT_R_X29Y114/WW2BEG2 VBRK_X73Y119/VBRK_SW2A2 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X30Y115/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y115/INT_L.WR1END0->>IMUX_L9 INT_L_X30Y115/INT_L.LOGIC_OUTS_L14->>SW2BEG2 INT_R_X25Y111/INT_R.WW2END3->>IMUX39 INT_R_X27Y111/INT_R.SS2END3->>WW2BEG3 INT_R_X27Y113/INT_R.SR1END3->>SS2BEG3 INT_R_X27Y114/INT_R.WW2END2->>SR1BEG3 INT_R_X27Y114/INT_R.WW2END2->>WR1BEG_S0 INT_R_X29Y114/INT_R.SW2END2->>IMUX21 INT_R_X29Y114/INT_R.SW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[27]_i_1_n_0 - 
wires: CLBLL_R_X27Y114/CLBLL_WW2END3 CLBLL_R_X29Y114/CLBLL_IMUX46 CLBLL_R_X29Y114/CLBLL_L_D5 CLBLL_R_X29Y114/CLBLL_SW2A3 CLBLM_L_X26Y113/CLBLM_IMUX46 CLBLM_L_X26Y113/CLBLM_L_D5 CLBLM_L_X26Y115/CLBLM_IMUX19 CLBLM_L_X26Y115/CLBLM_L_B2 CLBLM_L_X28Y114/CLBLM_WW2END3 CLBLM_L_X30Y114/CLBLM_SW2A3 CLBLM_L_X30Y115/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y115/CLBLM_M_D INT_L_X26Y113/IMUX_L46 INT_L_X26Y113/SW2END3 INT_L_X26Y114/SW2END_N0_3 INT_L_X26Y115/FAN_ALT3 INT_L_X26Y115/FAN_BOUNCE3 INT_L_X26Y115/IMUX_L19 INT_L_X26Y115/NW2END_S0_0 INT_L_X26Y116/NW2END0 INT_L_X28Y114/WW2A3 INT_L_X30Y114/SW2A3 INT_L_X30Y115/LOGIC_OUTS_L15 INT_L_X30Y115/SW2BEG3 INT_R_X27Y113/SW2A3 INT_R_X27Y114/SW2BEG3 INT_R_X27Y114/WW2END3 INT_R_X27Y115/NW2BEG0 INT_R_X27Y115/WW2END_N0_3 INT_R_X27Y116/NW2A0 INT_R_X29Y114/IMUX46 INT_R_X29Y114/SW2END3 INT_R_X29Y114/WW2BEG3 INT_R_X29Y115/SW2END_N0_3 VBRK_X73Y119/VBRK_SW2A3 
pips: CLBLL_R_X29Y114/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X30Y115/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y113/INT_L.SW2END3->>IMUX_L46 INT_L_X26Y115/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X26Y115/INT_L.FAN_BOUNCE3->>IMUX_L19 INT_L_X26Y115/INT_L.NW2END_S0_0->>FAN_ALT3 INT_L_X30Y115/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X27Y114/INT_R.WW2END3->>SW2BEG3 INT_R_X27Y115/INT_R.WW2END_N0_3->>NW2BEG0 INT_R_X29Y114/INT_R.SW2END3->>IMUX46 INT_R_X29Y114/INT_R.SW2END3->>WW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[28]_i_1_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_SW4END1 CLBLL_R_X27Y114/CLBLL_WW2A1 CLBLL_R_X29Y115/CLBLL_IMUX11 CLBLL_R_X29Y115/CLBLL_LL_A4 CLBLL_R_X29Y115/CLBLL_SW2A1 CLBLM_L_X26Y110/CLBLM_IMUX20 CLBLM_L_X26Y110/CLBLM_L_C2 CLBLM_L_X26Y115/CLBLM_IMUX33 CLBLM_L_X26Y115/CLBLM_L_C1 CLBLM_L_X28Y111/CLBLM_SW4END1 CLBLM_L_X28Y114/CLBLM_WW2A1 CLBLM_L_X30Y115/CLBLM_SW2A1 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y116/CLBLM_M_B INT_L_X26Y110/IMUX_L20 INT_L_X26Y110/SW2END1 INT_L_X26Y114/NL1BEG1 INT_L_X26Y114/WW2END1 INT_L_X26Y115/IMUX_L33 INT_L_X26Y115/NL1END1 INT_L_X28Y111/SW6E1 INT_L_X28Y112/SW6D1 INT_L_X28Y113/SW6C1 INT_L_X28Y114/SW2END1 INT_L_X28Y114/SW6B1 INT_L_X28Y114/WW2BEG1 INT_L_X28Y115/SW6A1 INT_L_X30Y115/SW2A1 INT_L_X30Y116/LOGIC_OUTS_L13 INT_L_X30Y116/SW2BEG1 INT_R_X27Y110/SW2A1 INT_R_X27Y111/SW2BEG1 INT_R_X27Y111/SW6END1 INT_R_X27Y114/WW2A1 INT_R_X29Y114/SW2A1 INT_R_X29Y115/IMUX11 INT_R_X29Y115/SW2BEG1 INT_R_X29Y115/SW2END1 INT_R_X29Y115/SW6BEG1 VBRK_X73Y120/VBRK_SW2A1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X26Y115/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X26Y110/INT_L.SW2END1->>IMUX_L20 INT_L_X26Y114/INT_L.WW2END1->>NL1BEG1 INT_L_X26Y115/INT_L.NL1END1->>IMUX_L33 INT_L_X28Y114/INT_L.SW2END1->>WW2BEG1 INT_L_X30Y116/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_R_X27Y111/INT_R.SW6END1->>SW2BEG1 INT_R_X29Y115/INT_R.SW2END1->>IMUX11 INT_R_X29Y115/INT_R.SW2END1->>SW2BEG1 INT_R_X29Y115/INT_R.SW2END1->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[29]_i_1_n_0 - 
wires: CLBLL_R_X27Y115/CLBLL_WW2END0 CLBLL_R_X29Y115/CLBLL_IMUX24 CLBLL_R_X29Y115/CLBLL_LL_B5 CLBLL_R_X29Y115/CLBLL_SW2A0 CLBLM_L_X26Y113/CLBLM_IMUX28 CLBLM_L_X26Y113/CLBLM_M_C4 CLBLM_L_X26Y116/CLBLM_IMUX2 CLBLM_L_X26Y116/CLBLM_M_A2 CLBLM_L_X28Y115/CLBLM_WW2END0 CLBLM_L_X30Y115/CLBLM_SW2A0 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS22 CLBLM_L_X30Y116/CLBLM_M_C CLBLM_L_X30Y116/CLBLM_M_CMUX INT_L_X26Y113/IMUX_L28 INT_L_X26Y113/SR1END1 INT_L_X26Y114/SR1BEG1 INT_L_X26Y114/SW2END0 INT_L_X26Y116/IMUX_L2 INT_L_X26Y116/WR1END1 INT_L_X28Y115/WW2A0 INT_L_X30Y115/SW2A0 INT_L_X30Y116/LOGIC_OUTS_L22 INT_L_X30Y116/SW2BEG0 INT_R_X27Y114/SW2A0 INT_R_X27Y115/NL1BEG0 INT_R_X27Y115/NL1END_S3_0 INT_R_X27Y115/SW2BEG0 INT_R_X27Y115/WW2END0 INT_R_X27Y116/NL1END0 INT_R_X27Y116/WR1BEG1 INT_R_X29Y115/IMUX24 INT_R_X29Y115/SW2END0 INT_R_X29Y115/WW2BEG0 VBRK_X73Y120/VBRK_SW2A0 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y113/INT_L.SR1END1->>IMUX_L28 INT_L_X26Y114/INT_L.SW2END0->>SR1BEG1 INT_L_X26Y116/INT_L.WR1END1->>IMUX_L2 INT_L_X30Y116/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_R_X27Y115/INT_R.WW2END0->>NL1BEG0 INT_R_X27Y115/INT_R.WW2END0->>SW2BEG0 INT_R_X27Y116/INT_R.NL1END0->>WR1BEG1 INT_R_X29Y115/INT_R.SW2END0->>IMUX24 INT_R_X29Y115/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[2]_i_1_n_0 - 
wires: CLBLL_R_X25Y109/CLBLL_ER1BEG3 CLBLL_R_X25Y110/CLBLL_ER1BEG2 CLBLL_R_X25Y110/CLBLL_WW4END2 CLBLL_R_X27Y110/CLBLL_WW4B2 CLBLL_R_X29Y109/CLBLL_IMUX21 CLBLL_R_X29Y109/CLBLL_L_C4 CLBLL_R_X29Y110/CLBLL_NW2A2 CLBLM_L_X26Y109/CLBLM_ER1BEG3 CLBLM_L_X26Y109/CLBLM_IMUX7 CLBLM_L_X26Y109/CLBLM_M_A1 CLBLM_L_X26Y110/CLBLM_ER1BEG2 CLBLM_L_X26Y110/CLBLM_IMUX22 CLBLM_L_X26Y110/CLBLM_M_C3 CLBLM_L_X26Y110/CLBLM_WW4END2 CLBLM_L_X28Y110/CLBLM_WW4B2 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y109/CLBLM_M_C CLBLM_L_X30Y110/CLBLM_NW2A2 INT_L_X26Y109/ER1END3 INT_L_X26Y109/IMUX_L7 INT_L_X26Y110/ER1END2 INT_L_X26Y110/ER1END_N3_3 INT_L_X26Y110/IMUX_L22 INT_L_X26Y110/WW4C2 INT_L_X28Y110/WW4A2 INT_L_X30Y109/LOGIC_OUTS_L14 INT_L_X30Y109/NW2BEG2 INT_L_X30Y110/NW2A2 INT_R_X25Y109/ER1BEG3 INT_R_X25Y109/SR1END2 INT_R_X25Y110/ER1BEG2 INT_R_X25Y110/SR1BEG2 INT_R_X25Y110/WW4END2 INT_R_X27Y110/WW4B2 INT_R_X29Y109/IMUX21 INT_R_X29Y109/SR1END2 INT_R_X29Y110/NW2END2 INT_R_X29Y110/SR1BEG2 INT_R_X29Y110/WW4BEG2 VBRK_X73Y115/VBRK_NW2A2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X26Y109/INT_L.ER1END3->>IMUX_L7 INT_L_X26Y110/INT_L.ER1END2->>IMUX_L22 INT_L_X30Y109/INT_L.LOGIC_OUTS_L14->>NW2BEG2 INT_R_X25Y109/INT_R.SR1END2->>ER1BEG3 INT_R_X25Y110/INT_R.WW4END2->>ER1BEG2 INT_R_X25Y110/INT_R.WW4END2->>SR1BEG2 INT_R_X29Y109/INT_R.SR1END2->>IMUX21 INT_R_X29Y110/INT_R.NW2END2->>SR1BEG2 INT_R_X29Y110/INT_R.NW2END2->>WW4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[30]_i_1_n_0 - 
wires: CLBLL_R_X25Y115/CLBLL_SE4BEG0 CLBLL_R_X25Y115/CLBLL_SW2A0 CLBLL_R_X27Y116/CLBLL_WW2A0 CLBLL_R_X29Y115/CLBLL_IMUX22 CLBLL_R_X29Y115/CLBLL_LL_C3 CLBLL_R_X29Y117/CLBLL_LL_B CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y110/CLBLM_IMUX31 CLBLM_L_X26Y110/CLBLM_M_C5 CLBLM_L_X26Y115/CLBLM_SE4BEG0 CLBLM_L_X26Y115/CLBLM_SW2A0 CLBLM_L_X26Y116/CLBLM_IMUX17 CLBLM_L_X26Y116/CLBLM_M_B3 CLBLM_L_X28Y116/CLBLM_WW2A0 INT_L_X26Y110/IMUX_L31 INT_L_X26Y110/WL1END3 INT_L_X26Y111/SE6E0 INT_L_X26Y111/WL1END_N1_3 INT_L_X26Y112/SE6D0 INT_L_X26Y113/SE6C0 INT_L_X26Y114/SE6B0 INT_L_X26Y115/SE6A0 INT_L_X26Y115/SW2A0 INT_L_X26Y116/IMUX_L17 INT_L_X26Y116/SW2BEG0 INT_L_X26Y116/WW2END0 INT_L_X28Y116/WL1END0 INT_L_X28Y116/WW2BEG0 INT_R_X25Y115/SE6BEG0 INT_R_X25Y115/SW2END0 INT_R_X27Y110/WL1BEG3 INT_R_X27Y111/SE6END0 INT_R_X27Y111/WL1BEG_N3 INT_R_X27Y116/WW2A0 INT_R_X29Y115/IMUX22 INT_R_X29Y115/SR1END2 INT_R_X29Y116/SL1END1 INT_R_X29Y116/SR1BEG2 INT_R_X29Y116/WL1BEG0 INT_R_X29Y117/LOGIC_OUTS13 INT_R_X29Y117/SL1BEG1 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y110/INT_L.WL1END3->>IMUX_L31 INT_L_X26Y116/INT_L.WW2END0->>IMUX_L17 INT_L_X26Y116/INT_L.WW2END0->>SW2BEG0 INT_L_X28Y116/INT_L.WL1END0->>WW2BEG0 INT_R_X25Y115/INT_R.SW2END0->>SE6BEG0 INT_R_X27Y111/INT_R.SE6END0->>WL1BEG_N3 INT_R_X29Y115/INT_R.SR1END2->>IMUX22 INT_R_X29Y116/INT_R.SL1END1->>SR1BEG2 INT_R_X29Y116/INT_R.SL1END1->>WL1BEG0 INT_R_X29Y117/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[31]_i_1_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_SW4END2 CLBLL_R_X27Y115/CLBLL_WW2END2 CLBLL_R_X29Y115/CLBLL_IMUX45 CLBLL_R_X29Y115/CLBLL_LL_D2 CLBLL_R_X29Y117/CLBLL_LL_C CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y110/CLBLM_IMUX36 CLBLM_L_X26Y110/CLBLM_L_D2 CLBLM_L_X26Y116/CLBLM_IMUX29 CLBLM_L_X26Y116/CLBLM_M_C2 CLBLM_L_X28Y111/CLBLM_SW4END2 CLBLM_L_X28Y115/CLBLM_WW2END2 INT_L_X26Y110/IMUX_L36 INT_L_X26Y110/SW2END2 INT_L_X26Y116/IMUX_L29 INT_L_X26Y116/NW2END3 INT_L_X28Y111/SW6E2 INT_L_X28Y112/SW6D2 INT_L_X28Y113/SW6C2 INT_L_X28Y114/SW6B2 INT_L_X28Y115/SW6A2 INT_L_X28Y115/WW2A2 INT_R_X27Y110/SW2A2 INT_R_X27Y111/SW2BEG2 INT_R_X27Y111/SW6END2 INT_R_X27Y115/NW2BEG3 INT_R_X27Y115/WW2END2 INT_R_X27Y116/NW2A3 INT_R_X29Y115/IMUX45 INT_R_X29Y115/SS2END2 INT_R_X29Y115/SW6BEG2 INT_R_X29Y115/WW2BEG2 INT_R_X29Y116/SS2A2 INT_R_X29Y117/LOGIC_OUTS14 INT_R_X29Y117/SS2BEG2 
pips: CLBLL_R_X29Y115/CLBLL_R.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X26Y116/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X26Y110/INT_L.SW2END2->>IMUX_L36 INT_L_X26Y116/INT_L.NW2END3->>IMUX_L29 INT_R_X27Y111/INT_R.SW6END2->>SW2BEG2 INT_R_X27Y115/INT_R.WW2END2->>NW2BEG3 INT_R_X29Y115/INT_R.SS2END2->>IMUX45 INT_R_X29Y115/INT_R.SS2END2->>SW6BEG2 INT_R_X29Y115/INT_R.SS2END2->>WW2BEG2 INT_R_X29Y117/INT_R.LOGIC_OUTS14->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[32]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

modsqr/prodreg_reg_n_0_[33] - 
wires: CLBLL_R_X29Y116/CLBLL_IMUX12 CLBLL_R_X29Y116/CLBLL_LL_B6 CLBLL_R_X29Y117/CLBLL_LL_AQ CLBLL_R_X29Y117/CLBLL_LOGIC_OUTS4 INT_R_X29Y116/IMUX12 INT_R_X29Y116/SR1END1 INT_R_X29Y117/LOGIC_OUTS4 INT_R_X29Y117/SR1BEG1 
pips: CLBLL_R_X29Y116/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_R_X29Y117/CLBLL_R.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_R_X29Y116/INT_R.SR1END1->>IMUX12 INT_R_X29Y117/INT_R.LOGIC_OUTS4->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[33]_i_3_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

prodreg[3]_i_1_n_0 - 
wires: CLBLL_R_X27Y109/CLBLL_WW2END2 CLBLL_R_X29Y109/CLBLL_IMUX36 CLBLL_R_X29Y109/CLBLL_L_D2 CLBLL_R_X29Y109/CLBLL_WL1END2 CLBLM_L_X26Y109/CLBLM_IMUX26 CLBLM_L_X26Y109/CLBLM_L_B4 CLBLM_L_X26Y110/CLBLM_IMUX46 CLBLM_L_X26Y110/CLBLM_L_D5 CLBLM_L_X28Y109/CLBLM_WW2END2 CLBLM_L_X30Y109/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y109/CLBLM_M_D CLBLM_L_X30Y109/CLBLM_WL1END2 INT_L_X26Y109/IMUX_L26 INT_L_X26Y109/SR1BEG_S0 INT_L_X26Y109/SR1END3 INT_L_X26Y110/IMUX_L46 INT_L_X26Y110/NW2END3 INT_L_X26Y110/SR1BEG3 INT_L_X26Y110/SR1END_N3_3 INT_L_X28Y109/WW2A2 INT_L_X30Y109/LOGIC_OUTS_L15 INT_L_X30Y109/WL1BEG2 INT_R_X27Y109/NW2BEG3 INT_R_X27Y109/WW2END2 INT_R_X27Y110/NW2A3 INT_R_X29Y109/IMUX36 INT_R_X29Y109/WL1END2 INT_R_X29Y109/WW2BEG2 VBRK_X73Y114/VBRK_WL1END2 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X30Y109/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y109/INT_L.SR1BEG_S0->>IMUX_L26 INT_L_X26Y109/INT_L.SR1END3->>SR1BEG_S0 INT_L_X26Y110/INT_L.NW2END3->>IMUX_L46 INT_L_X26Y110/INT_L.NW2END3->>SR1BEG3 INT_L_X30Y109/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X27Y109/INT_R.WW2END2->>NW2BEG3 INT_R_X29Y109/INT_R.WL1END2->>IMUX36 INT_R_X29Y109/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[4]_i_1_n_0 - 
wires: CLBLL_R_X27Y108/CLBLL_WL1END2 CLBLL_R_X29Y109/CLBLL_IMUX32 CLBLL_R_X29Y109/CLBLL_LL_C1 CLBLL_R_X29Y109/CLBLL_WL1END3 CLBLM_L_X26Y109/CLBLM_IMUX24 CLBLM_L_X26Y109/CLBLM_M_B5 CLBLM_L_X26Y113/CLBLM_IMUX32 CLBLM_L_X26Y113/CLBLM_M_C1 CLBLM_L_X28Y108/CLBLM_WL1END2 CLBLM_L_X30Y109/CLBLM_WL1END3 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS12 CLBLM_L_X30Y110/CLBLM_M_A INT_L_X26Y108/WR1END_S1_0 INT_L_X26Y109/IMUX_L24 INT_L_X26Y109/NN2BEG0 INT_L_X26Y109/WR1END0 INT_L_X26Y110/NN2A0 INT_L_X26Y110/NN2END_S2_0 INT_L_X26Y111/NN2BEG0 INT_L_X26Y111/NN2END0 INT_L_X26Y112/NN2A0 INT_L_X26Y112/NN2END_S2_0 INT_L_X26Y113/IMUX_L32 INT_L_X26Y113/NN2END0 INT_L_X28Y108/ER1BEG_S0 INT_L_X28Y108/SW2END3 INT_L_X28Y108/WL1BEG2 INT_L_X28Y109/ER1BEG0 INT_L_X28Y109/SW2END_N0_3 INT_L_X30Y109/WL1BEG3 INT_L_X30Y110/LOGIC_OUTS_L12 INT_L_X30Y110/WL1BEG_N3 INT_R_X27Y108/WL1END2 INT_R_X27Y108/WR1BEG_S0 INT_R_X27Y109/WR1BEG0 INT_R_X29Y108/SW2A3 INT_R_X29Y109/ER1END0 INT_R_X29Y109/IMUX32 INT_R_X29Y109/SW2BEG3 INT_R_X29Y109/WL1END3 INT_R_X29Y110/WL1END_N1_3 VBRK_X73Y114/VBRK_WL1END3 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX32->CLBLL_LL_C1 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 INT_L_X26Y109/INT_L.WR1END0->>IMUX_L24 INT_L_X26Y109/INT_L.WR1END0->>NN2BEG0 INT_L_X26Y111/INT_L.NN2END0->>NN2BEG0 INT_L_X26Y113/INT_L.NN2END0->>IMUX_L32 INT_L_X28Y108/INT_L.SW2END3->>ER1BEG_S0 INT_L_X28Y108/INT_L.SW2END3->>WL1BEG2 INT_L_X30Y110/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X27Y108/INT_R.WL1END2->>WR1BEG_S0 INT_R_X29Y109/INT_R.ER1END0->>IMUX32 INT_R_X29Y109/INT_R.WL1END3->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[5]_i_1_n_0 - 
wires: CLBLL_R_X27Y109/CLBLL_WW2END1 CLBLL_R_X27Y114/CLBLL_NW4END0 CLBLL_R_X29Y109/CLBLL_IMUX38 CLBLL_R_X29Y109/CLBLL_LL_D3 CLBLL_R_X29Y109/CLBLL_SW2A1 CLBLL_R_X29Y109/CLBLL_SW2A3 CLBLM_L_X26Y109/CLBLM_IMUX32 CLBLM_L_X26Y109/CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_IMUX25 CLBLM_L_X26Y114/CLBLM_L_B5 CLBLM_L_X28Y109/CLBLM_WW2END1 CLBLM_L_X28Y114/CLBLM_NW4END0 CLBLM_L_X30Y109/CLBLM_SW2A1 CLBLM_L_X30Y109/CLBLM_SW2A3 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS21 CLBLM_L_X30Y110/CLBLM_M_B CLBLM_L_X30Y110/CLBLM_M_BMUX INT_L_X26Y109/IMUX_L32 INT_L_X26Y109/WL1END0 INT_L_X26Y114/IMUX_L25 INT_L_X26Y114/WR1END1 INT_L_X28Y109/WW2A1 INT_L_X28Y110/NW6A0 INT_L_X28Y111/NW6B0 INT_L_X28Y112/NW6C0 INT_L_X28Y113/NW6D0 INT_L_X28Y114/NW6E0 INT_L_X30Y109/SW2A1 INT_L_X30Y109/SW2A3 INT_L_X30Y110/LOGIC_OUTS_L13 INT_L_X30Y110/LOGIC_OUTS_L21 INT_L_X30Y110/SW2BEG1 INT_L_X30Y110/SW2BEG3 INT_R_X27Y109/WL1BEG0 INT_R_X27Y109/WW2END1 INT_R_X27Y113/NW6END_S0_0 INT_R_X27Y114/NW6END0 INT_R_X27Y114/WR1BEG1 INT_R_X29Y109/IMUX38 INT_R_X29Y109/SW2END1 INT_R_X29Y109/SW2END3 INT_R_X29Y109/WW2BEG1 INT_R_X29Y110/NW6BEG0 INT_R_X29Y110/SW2END_N0_3 VBRK_X73Y114/VBRK_SW2A1 VBRK_X73Y114/VBRK_SW2A3 
pips: CLBLL_R_X29Y109/CLBLL_R.CLBLL_IMUX38->CLBLL_LL_D3 CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y109/INT_L.WL1END0->>IMUX_L32 INT_L_X26Y114/INT_L.WR1END1->>IMUX_L25 INT_L_X30Y110/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X30Y110/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X27Y109/INT_R.WW2END1->>WL1BEG0 INT_R_X27Y114/INT_R.NW6END0->>WR1BEG1 INT_R_X29Y109/INT_R.SW2END1->>WW2BEG1 INT_R_X29Y109/INT_R.SW2END3->>IMUX38 INT_R_X29Y110/INT_R.SW2END_N0_3->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[6]_i_1_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_NW2A1 CLBLL_R_X29Y109/CLBLL_WW2A0 CLBLM_L_X26Y109/CLBLM_IMUX23 CLBLM_L_X26Y109/CLBLM_L_C3 CLBLM_L_X26Y113/CLBLM_IMUX41 CLBLM_L_X26Y113/CLBLM_L_D1 CLBLM_L_X28Y110/CLBLM_NW2A1 CLBLM_L_X30Y109/CLBLM_BYP1 CLBLM_L_X30Y109/CLBLM_M_AX CLBLM_L_X30Y109/CLBLM_WW2A0 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS22 CLBLM_L_X30Y110/CLBLM_M_C CLBLM_L_X30Y110/CLBLM_M_CMUX INT_L_X26Y109/IMUX_L23 INT_L_X26Y109/WL1END3 INT_L_X26Y110/WL1END_N1_3 INT_L_X26Y111/NN2BEG1 INT_L_X26Y111/NW2END1 INT_L_X26Y112/NN2A1 INT_L_X26Y113/IMUX_L41 INT_L_X26Y113/NN2END1 INT_L_X28Y109/NW2BEG1 INT_L_X28Y109/WW2END0 INT_L_X28Y110/NW2A1 INT_L_X30Y109/BYP_ALT1 INT_L_X30Y109/BYP_L1 INT_L_X30Y109/SL1END0 INT_L_X30Y109/WW2BEG0 INT_L_X30Y110/LOGIC_OUTS_L22 INT_L_X30Y110/SL1BEG0 INT_R_X27Y109/WL1BEG3 INT_R_X27Y110/NW2BEG1 INT_R_X27Y110/NW2END1 INT_R_X27Y110/WL1BEG_N3 INT_R_X27Y111/NW2A1 INT_R_X29Y109/WW2A0 VBRK_X73Y114/VBRK_WW2A0 
pips: CLBLM_L_X26Y109/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X26Y109/INT_L.WL1END3->>IMUX_L23 INT_L_X26Y111/INT_L.NW2END1->>NN2BEG1 INT_L_X26Y113/INT_L.NN2END1->>IMUX_L41 INT_L_X28Y109/INT_L.WW2END0->>NW2BEG1 INT_L_X30Y109/INT_L.BYP_ALT1->>BYP_L1 INT_L_X30Y109/INT_L.SL1END0->>BYP_ALT1 INT_L_X30Y109/INT_L.SL1END0->>WW2BEG0 INT_L_X30Y110/INT_L.LOGIC_OUTS_L22->>SL1BEG0 INT_R_X27Y110/INT_R.NW2END1->>NW2BEG1 INT_R_X27Y110/INT_R.NW2END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[7]_i_1_n_0 - 
wires: CLBLL_R_X25Y109/CLBLL_SW2A2 CLBLL_R_X25Y110/CLBLL_IMUX3 CLBLL_R_X25Y110/CLBLL_L_A2 CLBLL_R_X25Y111/CLBLL_IMUX36 CLBLL_R_X25Y111/CLBLL_L_D2 CLBLL_R_X27Y110/CLBLL_WW4C3 CLBLL_R_X29Y110/CLBLL_WW4A3 CLBLM_L_X26Y109/CLBLM_SW2A2 CLBLM_L_X28Y110/CLBLM_WW4C3 CLBLM_L_X30Y109/CLBLM_BYP4 CLBLM_L_X30Y109/CLBLM_M_BX CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y110/CLBLM_LOGIC_OUTS23 CLBLM_L_X30Y110/CLBLM_M_D CLBLM_L_X30Y110/CLBLM_M_DMUX CLBLM_L_X30Y110/CLBLM_WW4A3 INT_L_X26Y109/SW2A2 INT_L_X26Y110/SW2BEG2 INT_L_X26Y110/WW4END3 INT_L_X28Y110/WW4B3 INT_L_X30Y109/BYP_ALT4 INT_L_X30Y109/BYP_L4 INT_L_X30Y109/SL1END1 INT_L_X30Y110/LOGIC_OUTS_L15 INT_L_X30Y110/LOGIC_OUTS_L23 INT_L_X30Y110/SL1BEG1 INT_L_X30Y110/WW4BEG3 INT_R_X25Y109/NL1BEG2 INT_R_X25Y109/SW2END2 INT_R_X25Y110/IMUX3 INT_R_X25Y110/NL1END2 INT_R_X25Y110/NR1BEG2 INT_R_X25Y111/IMUX36 INT_R_X25Y111/NR1END2 INT_R_X27Y110/WW4C3 INT_R_X29Y110/WW4A3 VBRK_X73Y115/VBRK_WW4A3 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 CLBLM_L_X30Y109/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y110/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X26Y110/INT_L.WW4END3->>SW2BEG2 INT_L_X30Y109/INT_L.BYP_ALT4->>BYP_L4 INT_L_X30Y109/INT_L.SL1END1->>BYP_ALT4 INT_L_X30Y110/INT_L.LOGIC_OUTS_L15->>WW4BEG3 INT_L_X30Y110/INT_L.LOGIC_OUTS_L23->>SL1BEG1 INT_R_X25Y109/INT_R.SW2END2->>NL1BEG2 INT_R_X25Y110/INT_R.NL1END2->>IMUX3 INT_R_X25Y110/INT_R.NL1END2->>NR1BEG2 INT_R_X25Y111/INT_R.NR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[8]_i_1_n_0 - 
wires: CLBLL_R_X25Y110/CLBLL_IMUX26 CLBLL_R_X25Y110/CLBLL_L_B4 CLBLL_R_X25Y111/CLBLL_IMUX21 CLBLL_R_X25Y111/CLBLL_L_C4 CLBLL_R_X25Y111/CLBLL_WW2END2 CLBLL_R_X27Y111/CLBLL_WW2END2 CLBLL_R_X29Y110/CLBLL_IMUX7 CLBLL_R_X29Y110/CLBLL_LL_A1 CLBLL_R_X29Y111/CLBLL_WR1END3 CLBLM_L_X26Y111/CLBLM_WW2END2 CLBLM_L_X28Y111/CLBLM_WW2END2 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS14 CLBLM_L_X30Y111/CLBLM_M_C CLBLM_L_X30Y111/CLBLM_WR1END3 INT_L_X26Y111/WW2A2 INT_L_X28Y111/WW2A2 INT_L_X30Y111/LOGIC_OUTS_L14 INT_L_X30Y111/WR1BEG3 INT_R_X25Y110/IMUX26 INT_R_X25Y110/SR1BEG_S0 INT_R_X25Y110/SR1END3 INT_R_X25Y111/IMUX21 INT_R_X25Y111/SR1BEG3 INT_R_X25Y111/SR1END_N3_3 INT_R_X25Y111/WW2END2 INT_R_X27Y111/WW2BEG2 INT_R_X27Y111/WW2END2 INT_R_X29Y110/IMUX7 INT_R_X29Y110/SR1END3 INT_R_X29Y111/SR1BEG3 INT_R_X29Y111/SR1END_N3_3 INT_R_X29Y111/WR1END3 INT_R_X29Y111/WW2BEG2 VBRK_X73Y116/VBRK_WR1END3 
pips: CLBLL_R_X25Y110/CLBLL_R.CLBLL_IMUX26->CLBLL_L_B4 CLBLL_R_X25Y111/CLBLL_R.CLBLL_IMUX21->CLBLL_L_C4 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X30Y111/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X25Y110/INT_R.SR1BEG_S0->>IMUX26 INT_R_X25Y110/INT_R.SR1END3->>SR1BEG_S0 INT_R_X25Y111/INT_R.WW2END2->>IMUX21 INT_R_X25Y111/INT_R.WW2END2->>SR1BEG3 INT_R_X27Y111/INT_R.WW2END2->>WW2BEG2 INT_R_X29Y110/INT_R.SR1END3->>IMUX7 INT_R_X29Y111/INT_R.WR1END3->>SR1BEG3 INT_R_X29Y111/INT_R.WR1END3->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

prodreg[9]_i_1_n_0 - 
wires: CLBLL_R_X25Y114/CLBLL_IMUX39 CLBLL_R_X25Y114/CLBLL_L_D3 CLBLL_R_X25Y114/CLBLL_WW2END3 CLBLL_R_X27Y115/CLBLL_NW4END0 CLBLL_R_X29Y110/CLBLL_IMUX15 CLBLL_R_X29Y110/CLBLL_LL_B1 CLBLL_R_X29Y110/CLBLL_SW2A3 CLBLM_L_X26Y114/CLBLM_IMUX6 CLBLM_L_X26Y114/CLBLM_L_A1 CLBLM_L_X26Y114/CLBLM_WW2END3 CLBLM_L_X28Y115/CLBLM_NW4END0 CLBLM_L_X30Y110/CLBLM_SW2A3 CLBLM_L_X30Y111/CLBLM_LOGIC_OUTS15 CLBLM_L_X30Y111/CLBLM_M_D INT_L_X26Y114/IMUX_L6 INT_L_X26Y114/WL1END2 INT_L_X26Y114/WW2A3 INT_L_X28Y111/NW6A0 INT_L_X28Y112/NW6B0 INT_L_X28Y113/NW6C0 INT_L_X28Y114/NW6D0 INT_L_X28Y115/NW6E0 INT_L_X30Y110/SW2A3 INT_L_X30Y111/LOGIC_OUTS_L15 INT_L_X30Y111/SW2BEG3 INT_R_X25Y114/IMUX39 INT_R_X25Y114/WW2END3 INT_R_X25Y115/WW2END_N0_3 INT_R_X27Y114/NW6END_S0_0 INT_R_X27Y114/WL1BEG2 INT_R_X27Y114/WW2BEG3 INT_R_X27Y115/NW6END0 INT_R_X29Y110/IMUX15 INT_R_X29Y110/SW2END3 INT_R_X29Y111/NW6BEG0 INT_R_X29Y111/SW2END_N0_3 VBRK_X73Y115/VBRK_SW2A3 
pips: CLBLL_R_X25Y114/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X29Y110/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X30Y111/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y114/INT_L.WL1END2->>IMUX_L6 INT_L_X30Y111/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X25Y114/INT_R.WW2END3->>IMUX39 INT_R_X27Y114/INT_R.NW6END_S0_0->>WL1BEG2 INT_R_X27Y114/INT_R.NW6END_S0_0->>WW2BEG3 INT_R_X29Y110/INT_R.SW2END3->>IMUX15 INT_R_X29Y111/INT_R.SW2END_N0_3->>NW6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

sqrin_reg_n_0_[0] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX1 CLBLL_R_X25Y112/CLBLL_LL_A3 CLBLL_R_X25Y112/CLBLL_WL1END0 CLBLM_L_X26Y112/CLBLM_WL1END0 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y113/CLBLM_M_BQ INT_L_X26Y112/SL1END1 INT_L_X26Y112/WL1BEG0 INT_L_X26Y113/LOGIC_OUTS_L5 INT_L_X26Y113/SL1BEG1 INT_R_X25Y112/IMUX1 INT_R_X25Y112/WL1END0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X26Y112/INT_L.SL1END1->>WL1BEG0 INT_L_X26Y113/INT_L.LOGIC_OUTS_L5->>SL1BEG1 INT_R_X25Y112/INT_R.WL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[10] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX3 CLBLM_L_X26Y111/CLBLM_L_A2 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y112/CLBLM_L_BQ INT_L_X26Y111/IMUX_L3 INT_L_X26Y111/SL1END1 INT_L_X26Y112/LOGIC_OUTS_L1 INT_L_X26Y112/SL1BEG1 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y111/INT_L.SL1END1->>IMUX_L3 INT_L_X26Y112/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[11] - 
wires: CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y110/CLBLM_M_BQ CLBLM_L_X26Y111/CLBLM_IMUX8 CLBLM_L_X26Y111/CLBLM_M_A5 INT_L_X26Y110/LOGIC_OUTS_L5 INT_L_X26Y110/NL1BEG0 INT_L_X26Y110/NL1END_S3_0 INT_L_X26Y111/IMUX_L8 INT_L_X26Y111/NL1END0 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X26Y110/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X26Y111/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[12] - 
wires: CLBLL_R_X25Y111/CLBLL_EL1BEG0 CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS1 CLBLL_R_X25Y111/CLBLL_L_BQ CLBLM_L_X26Y111/CLBLM_EL1BEG0 CLBLM_L_X26Y111/CLBLM_IMUX24 CLBLM_L_X26Y111/CLBLM_M_B5 INT_L_X26Y110/EL1END_S3_0 INT_L_X26Y111/EL1END0 INT_L_X26Y111/IMUX_L24 INT_R_X25Y111/EL1BEG0 INT_R_X25Y111/LOGIC_OUTS1 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y111/INT_L.EL1END0->>IMUX_L24 INT_R_X25Y111/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[13] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX19 CLBLM_L_X26Y111/CLBLM_L_B2 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y112/CLBLM_L_CQ INT_L_X26Y111/FAN_ALT5 INT_L_X26Y111/FAN_BOUNCE5 INT_L_X26Y111/IMUX_L19 INT_L_X26Y111/SL1END2 INT_L_X26Y112/LOGIC_OUTS_L2 INT_L_X26Y112/SL1BEG2 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y111/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X26Y111/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X26Y111/INT_L.SL1END2->>FAN_ALT5 INT_L_X26Y112/INT_L.LOGIC_OUTS_L2->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[14] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX3 CLBLL_R_X25Y112/CLBLL_L_A2 CLBLL_R_X25Y112/CLBLL_WR1END1 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y112/CLBLM_L_CMUX CLBLM_L_X26Y112/CLBLM_WR1END1 INT_L_X26Y112/LOGIC_OUTS_L18 INT_L_X26Y112/WR1BEG1 INT_R_X25Y112/IMUX3 INT_R_X25Y112/WR1END1 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X26Y112/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X25Y112/INT_R.WR1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[15] - 
wires: CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y111/CLBLL_L_BMUX CLBLL_R_X25Y112/CLBLL_IMUX0 CLBLL_R_X25Y112/CLBLL_L_A3 INT_R_X25Y111/BYP_ALT6 INT_R_X25Y111/BYP_BOUNCE6 INT_R_X25Y111/LOGIC_OUTS17 INT_R_X25Y112/BYP_BOUNCE_N3_6 INT_R_X25Y112/IMUX0 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX0->CLBLL_L_A3 INT_R_X25Y111/INT_R.BYP_ALT6->>BYP_BOUNCE6 INT_R_X25Y111/INT_R.LOGIC_OUTS17->>BYP_ALT6 INT_R_X25Y112/INT_R.BYP_BOUNCE_N3_6->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[16] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX27 CLBLL_R_X25Y112/CLBLL_LL_B4 CLBLL_R_X25Y112/CLBLL_NW2A2 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y110/CLBLM_M_BMUX CLBLM_L_X26Y112/CLBLM_NW2A2 INT_L_X26Y110/LOGIC_OUTS_L21 INT_L_X26Y110/NL1BEG2 INT_L_X26Y111/NL1END2 INT_L_X26Y111/NW2BEG2 INT_L_X26Y112/NW2A2 INT_R_X25Y112/IMUX27 INT_R_X25Y112/NW2END2 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X26Y110/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X26Y111/INT_L.NL1END2->>NW2BEG2 INT_R_X25Y112/INT_R.NW2END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[17] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX17 CLBLL_R_X25Y112/CLBLL_LL_B3 CLBLL_R_X25Y112/CLBLL_WW2END0 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y112/CLBLM_L_DQ CLBLM_L_X26Y112/CLBLM_WW2END0 INT_L_X26Y112/ER1BEG_S0 INT_L_X26Y112/LOGIC_OUTS_L3 INT_L_X26Y112/WW2A0 INT_L_X26Y113/ER1BEG0 INT_R_X25Y112/IMUX17 INT_R_X25Y112/WW2END0 INT_R_X27Y112/SL1END0 INT_R_X27Y112/WW2BEG0 INT_R_X27Y113/ER1END0 INT_R_X27Y113/SL1BEG0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y112/INT_L.LOGIC_OUTS_L3->>ER1BEG_S0 INT_R_X25Y112/INT_R.WW2END0->>IMUX17 INT_R_X27Y112/INT_R.SL1END0->>WW2BEG0 INT_R_X27Y113/INT_R.ER1END0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[18] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX7 CLBLL_R_X25Y112/CLBLL_LL_A1 CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y113/CLBLL_L_CQ INT_R_X25Y112/IMUX7 INT_R_X25Y112/SR1END3 INT_R_X25Y113/LOGIC_OUTS2 INT_R_X25Y113/SR1BEG3 INT_R_X25Y113/SR1END_N3_3 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 INT_R_X25Y112/INT_R.SR1END3->>IMUX7 INT_R_X25Y113/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[19] - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX25 CLBLL_R_X25Y112/CLBLL_L_B5 CLBLL_R_X25Y113/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y113/CLBLL_L_CMUX INT_R_X25Y112/IMUX25 INT_R_X25Y112/SL1END0 INT_R_X25Y113/LOGIC_OUTS18 INT_R_X25Y113/SL1BEG0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_R_X25Y113/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 INT_R_X25Y112/INT_R.SL1END0->>IMUX25 INT_R_X25Y113/INT_R.LOGIC_OUTS18->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[1] - 
wires: CLBLL_R_X25Y110/CLBLL_WR1END3 CLBLL_R_X25Y112/CLBLL_IMUX14 CLBLL_R_X25Y112/CLBLL_L_B1 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS2 CLBLM_L_X26Y110/CLBLM_L_CQ CLBLM_L_X26Y110/CLBLM_WR1END3 INT_L_X26Y110/LOGIC_OUTS_L2 INT_L_X26Y110/WR1BEG3 INT_R_X25Y110/NN2BEG3 INT_R_X25Y110/WR1END3 INT_R_X25Y111/NN2A3 INT_R_X25Y112/IMUX14 INT_R_X25Y112/NN2END3 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X26Y110/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_R_X25Y110/INT_R.WR1END3->>NN2BEG3 INT_R_X25Y112/INT_R.NN2END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[20] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX1 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y112/CLBLM_L_BMUX CLBLM_L_X26Y112/CLBLM_M_A3 INT_L_X26Y112/IMUX_L1 INT_L_X26Y112/LOGIC_OUTS_L17 INT_L_X26Y112/SR1BEG_S0 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y112/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X26Y112/INT_L.SR1BEG_S0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[21] - 
wires: CLBLM_L_X26Y112/CLBLM_IMUX18 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y112/CLBLM_L_DMUX CLBLM_L_X26Y112/CLBLM_M_B2 INT_L_X26Y112/IMUX_L18 INT_L_X26Y112/LOGIC_OUTS_L19 
pips: CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X26Y112/INT_L.LOGIC_OUTS_L19->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[22] - 
wires: CLBLM_L_X26Y114/CLBLM_IMUX8 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS0 CLBLM_L_X26Y114/CLBLM_L_AQ CLBLM_L_X26Y114/CLBLM_M_A5 INT_L_X26Y114/IMUX_L8 INT_L_X26Y114/LOGIC_OUTS_L0 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X26Y114/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[23] - 
wires: CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y113/CLBLM_M_BMUX CLBLM_L_X26Y114/CLBLM_IMUX27 CLBLM_L_X26Y114/CLBLM_M_B4 INT_L_X26Y113/LOGIC_OUTS_L21 INT_L_X26Y113/NL1BEG2 INT_L_X26Y114/IMUX_L27 INT_L_X26Y114/NL1END2 
pips: CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X26Y113/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X26Y114/INT_L.NL1END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[24] - 
wires: CLBLM_L_X26Y114/CLBLM_IMUX29 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS1 CLBLM_L_X26Y114/CLBLM_L_BQ CLBLM_L_X26Y114/CLBLM_M_C2 INT_L_X26Y114/BYP_ALT5 INT_L_X26Y114/BYP_BOUNCE5 INT_L_X26Y114/IMUX_L29 INT_L_X26Y114/LOGIC_OUTS_L1 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X26Y114/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X26Y114/INT_L.BYP_BOUNCE5->>IMUX_L29 INT_L_X26Y114/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[25] - 
wires: CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS2 CLBLL_R_X25Y111/CLBLL_L_CQ CLBLL_R_X25Y112/CLBLL_NE2A2 CLBLM_L_X26Y112/CLBLM_IMUX22 CLBLM_L_X26Y112/CLBLM_M_C3 CLBLM_L_X26Y112/CLBLM_NE2A2 INT_L_X26Y112/BYP_ALT2 INT_L_X26Y112/BYP_BOUNCE2 INT_L_X26Y112/IMUX_L22 INT_L_X26Y112/NE2END2 INT_L_X26Y113/BYP_BOUNCE_N3_2 INT_R_X25Y111/LOGIC_OUTS2 INT_R_X25Y111/NE2BEG2 INT_R_X25Y112/NE2A2 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y112/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X26Y112/INT_L.BYP_BOUNCE2->>IMUX_L22 INT_L_X26Y112/INT_L.NE2END2->>BYP_ALT2 INT_R_X25Y111/INT_R.LOGIC_OUTS2->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[26] - 
wires: CLBLL_R_X25Y111/CLBLL_EL1BEG2 CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS3 CLBLL_R_X25Y111/CLBLL_L_DQ CLBLM_L_X26Y111/CLBLM_EL1BEG2 CLBLM_L_X26Y111/CLBLM_IMUX28 CLBLM_L_X26Y111/CLBLM_M_C4 INT_L_X26Y111/EL1END2 INT_L_X26Y111/IMUX_L28 INT_R_X25Y111/EL1BEG2 INT_R_X25Y111/LOGIC_OUTS3 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y111/INT_L.EL1END2->>IMUX_L28 INT_R_X25Y111/INT_R.LOGIC_OUTS3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[27] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX23 CLBLM_L_X26Y111/CLBLM_L_C3 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y113/CLBLM_L_DQ INT_L_X26Y111/IMUX_L23 INT_L_X26Y111/SS2END3 INT_L_X26Y112/SS2A3 INT_L_X26Y112/SS2END_N0_3 INT_L_X26Y113/LOGIC_OUTS_L3 INT_L_X26Y113/SS2BEG3 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X26Y111/INT_L.SS2END3->>IMUX_L23 INT_L_X26Y113/INT_L.LOGIC_OUTS_L3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[28] - 
wires: CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y110/CLBLM_L_CMUX CLBLM_L_X26Y111/CLBLM_IMUX0 CLBLM_L_X26Y111/CLBLM_L_A3 INT_L_X26Y110/LOGIC_OUTS_L18 INT_L_X26Y110/NR1BEG0 INT_L_X26Y111/IMUX_L0 INT_L_X26Y111/NR1END0 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X26Y110/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X26Y111/INT_L.NR1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[29] - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX1 CLBLM_L_X26Y111/CLBLM_M_A3 CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y113/CLBLM_M_CQ INT_L_X26Y110/NL1BEG1 INT_L_X26Y110/SE2A2 INT_L_X26Y110/WL1END1 INT_L_X26Y111/IMUX_L1 INT_L_X26Y111/NL1END1 INT_L_X26Y111/SE2BEG2 INT_L_X26Y111/SS2END2 INT_L_X26Y112/SS2A2 INT_L_X26Y113/LOGIC_OUTS_L6 INT_L_X26Y113/SS2BEG2 INT_R_X27Y110/SE2END2 INT_R_X27Y110/WL1BEG1 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X26Y110/INT_L.WL1END1->>NL1BEG1 INT_L_X26Y111/INT_L.NL1END1->>IMUX_L1 INT_L_X26Y111/INT_L.SS2END2->>SE2BEG2 INT_L_X26Y113/INT_L.LOGIC_OUTS_L6->>SS2BEG2 INT_R_X27Y110/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[2] - 
wires: CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y110/CLBLM_M_CQ CLBLM_L_X26Y112/CLBLM_IMUX11 CLBLM_L_X26Y112/CLBLM_M_A4 INT_L_X26Y110/LOGIC_OUTS_L6 INT_L_X26Y110/NE2BEG2 INT_L_X26Y111/NE2A2 INT_L_X26Y112/IMUX_L11 INT_L_X26Y112/NW2END2 INT_R_X27Y111/NE2END2 INT_R_X27Y111/NW2BEG2 INT_R_X27Y112/NW2A2 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X26Y110/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_L_X26Y112/INT_L.NW2END2->>IMUX_L11 INT_R_X27Y111/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[30] - 
wires: CLBLL_R_X25Y109/CLBLL_SW2A0 CLBLL_R_X25Y111/CLBLL_NE2A0 CLBLM_L_X26Y109/CLBLM_SW2A0 CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y110/CLBLM_M_CMUX CLBLM_L_X26Y111/CLBLM_IMUX17 CLBLM_L_X26Y111/CLBLM_M_B3 CLBLM_L_X26Y111/CLBLM_NE2A0 INT_L_X26Y109/SW2A0 INT_L_X26Y110/LOGIC_OUTS_L22 INT_L_X26Y110/NE2END_S3_0 INT_L_X26Y110/SW2BEG0 INT_L_X26Y111/IMUX_L17 INT_L_X26Y111/NE2END0 INT_R_X25Y109/NL1BEG0 INT_R_X25Y109/NL1END_S3_0 INT_R_X25Y109/SW2END0 INT_R_X25Y110/NE2BEG0 INT_R_X25Y110/NL1END0 INT_R_X25Y111/NE2A0 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X26Y110/INT_L.LOGIC_OUTS_L22->>SW2BEG0 INT_L_X26Y111/INT_L.NE2END0->>IMUX_L17 INT_R_X25Y109/INT_R.SW2END0->>NL1BEG0 INT_R_X25Y110/INT_R.NL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_10_n_0 - 
wires: CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y111/CLBLM_L_D CLBLM_L_X26Y114/CLBLM_IMUX38 CLBLM_L_X26Y114/CLBLM_M_D3 INT_L_X26Y111/LOGIC_OUTS_L11 INT_L_X26Y111/NR1BEG3 INT_L_X26Y112/NN2BEG3 INT_L_X26Y112/NR1END3 INT_L_X26Y113/NN2A3 INT_L_X26Y114/IMUX_L38 INT_L_X26Y114/NN2END3 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 INT_L_X26Y111/INT_L.LOGIC_OUTS_L11->>NR1BEG3 INT_L_X26Y112/INT_L.NR1END3->>NN2BEG3 INT_L_X26Y114/INT_L.NN2END3->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_10__0_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX30 CLBLL_R_X27Y110/CLBLL_LL_C CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y110/CLBLL_L_C5 INT_R_X27Y110/BYP_ALT2 INT_R_X27Y110/BYP_BOUNCE2 INT_R_X27Y110/IMUX30 INT_R_X27Y110/LOGIC_OUTS14 INT_R_X27Y111/BYP_BOUNCE_N3_2 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX30->CLBLL_L_C5 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y110/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X27Y110/INT_R.BYP_BOUNCE2->>IMUX30 INT_R_X27Y110/INT_R.LOGIC_OUTS14->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_11_n_0 - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX23 CLBLL_R_X25Y112/CLBLL_LL_D CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y112/CLBLL_L_C3 INT_R_X25Y112/IMUX23 INT_R_X25Y112/LOGIC_OUTS15 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX23->CLBLL_L_C3 CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X25Y112/INT_R.LOGIC_OUTS15->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_11__0_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_IMUX39 CLBLL_R_X27Y110/CLBLL_LL_D CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS15 CLBLL_R_X27Y110/CLBLL_L_D3 INT_R_X27Y110/IMUX39 INT_R_X27Y110/LOGIC_OUTS15 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_IMUX39->CLBLL_L_D3 CLBLL_R_X27Y110/CLBLL_R.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 INT_R_X27Y110/INT_R.LOGIC_OUTS15->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[31] - 
wires: CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y110/CLBLM_L_DQ CLBLM_L_X26Y111/CLBLM_IMUX14 CLBLM_L_X26Y111/CLBLM_L_B1 INT_L_X26Y110/LOGIC_OUTS_L3 INT_L_X26Y110/NR1BEG3 INT_L_X26Y111/IMUX_L14 INT_L_X26Y111/NR1END3 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X26Y110/INT_L.LOGIC_OUTS_L3->>NR1BEG3 INT_L_X26Y111/INT_L.NR1END3->>IMUX_L14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_4_n_0 - 
wires: CLBLL_R_X25Y112/CLBLL_LL_C CLBLL_R_X25Y112/CLBLL_LL_CMUX CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y113/CLBLL_IMUX17 CLBLL_R_X25Y113/CLBLL_LL_B3 INT_R_X25Y112/LOGIC_OUTS22 INT_R_X25Y112/NR1BEG0 INT_R_X25Y113/IMUX17 INT_R_X25Y113/NR1END0 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_R_X25Y112/CLBLL_R.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX17->CLBLL_LL_B3 INT_R_X25Y112/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X25Y113/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_5_n_0 - 
wires: CLBLL_R_X25Y111/CLBLL_WL1END2 CLBLL_R_X25Y113/CLBLL_IMUX18 CLBLL_R_X25Y113/CLBLL_LL_B2 CLBLM_L_X26Y111/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y111/CLBLM_M_D CLBLM_L_X26Y111/CLBLM_WL1END2 INT_L_X26Y111/LOGIC_OUTS_L15 INT_L_X26Y111/WL1BEG2 INT_R_X25Y111/NL1BEG2 INT_R_X25Y111/WL1END2 INT_R_X25Y112/NL1BEG1 INT_R_X25Y112/NL1END2 INT_R_X25Y113/IMUX18 INT_R_X25Y113/NL1END1 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X26Y111/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y111/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_R_X25Y111/INT_R.WL1END2->>NL1BEG2 INT_R_X25Y112/INT_R.NL1END2->>NL1BEG1 INT_R_X25Y113/INT_R.NL1END1->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_6_n_0 - 
wires: CLBLL_R_X25Y113/CLBLL_IMUX15 CLBLL_R_X25Y113/CLBLL_LL_B1 CLBLL_R_X25Y113/CLBLL_SW2A3 CLBLM_L_X26Y113/CLBLM_SW2A3 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y114/CLBLM_M_D INT_L_X26Y113/SW2A3 INT_L_X26Y114/LOGIC_OUTS_L15 INT_L_X26Y114/SW2BEG3 INT_R_X25Y113/IMUX15 INT_R_X25Y113/SW2END3 INT_R_X25Y114/SW2END_N0_3 
pips: CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X26Y114/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y114/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X25Y113/INT_R.SW2END3->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_7_n_0 - 
wires: CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y112/CLBLL_L_C CLBLL_R_X25Y113/CLBLL_IMUX12 CLBLL_R_X25Y113/CLBLL_LL_B6 INT_R_X25Y112/LOGIC_OUTS10 INT_R_X25Y112/NR1BEG2 INT_R_X25Y113/IMUX12 INT_R_X25Y113/NR1END2 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X25Y113/CLBLL_R.CLBLL_IMUX12->CLBLL_LL_B6 INT_R_X25Y112/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X25Y113/INT_R.NR1END2->>IMUX12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_4__0_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX37 CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y111/CLBLL_L_C CLBLL_R_X27Y111/CLBLL_L_D4 INT_R_X27Y111/IMUX37 INT_R_X27Y111/LOGIC_OUTS10 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX37->CLBLL_L_D4 CLBLL_R_X27Y111/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 INT_R_X27Y111/INT_R.LOGIC_OUTS10->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_5__0_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX42 CLBLL_R_X27Y111/CLBLL_L_D6 CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS9 CLBLL_R_X27Y113/CLBLL_L_B INT_R_X27Y111/IMUX42 INT_R_X27Y111/SS2END1 INT_R_X27Y112/SS2A1 INT_R_X27Y113/LOGIC_OUTS9 INT_R_X27Y113/SS2BEG1 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX42->CLBLL_L_D6 CLBLL_R_X27Y113/CLBLL_R.CLBLL_L_B->CLBLL_LOGIC_OUTS9 INT_R_X27Y111/INT_R.SS2END1->>IMUX42 INT_R_X27Y113/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_6__0_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y110/CLBLL_L_C CLBLL_R_X27Y111/CLBLL_IMUX36 CLBLL_R_X27Y111/CLBLL_L_D2 INT_R_X27Y110/LOGIC_OUTS10 INT_R_X27Y110/NR1BEG2 INT_R_X27Y111/IMUX36 INT_R_X27Y111/NR1END2 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX36->CLBLL_L_D2 INT_R_X27Y110/INT_R.LOGIC_OUTS10->>NR1BEG2 INT_R_X27Y111/INT_R.NR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_7__0_n_0 - 
wires: CLBLL_R_X27Y110/CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y110/CLBLL_L_D CLBLL_R_X27Y111/CLBLL_IMUX46 CLBLL_R_X27Y111/CLBLL_L_D5 INT_R_X27Y110/LOGIC_OUTS11 INT_R_X27Y110/NR1BEG3 INT_R_X27Y111/IMUX46 INT_R_X27Y111/NR1END3 
pips: CLBLL_R_X27Y110/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX46->CLBLL_L_D5 INT_R_X27Y110/INT_R.LOGIC_OUTS11->>NR1BEG3 INT_R_X27Y111/INT_R.NR1END3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_8_n_0 - 
wires: CLBLL_R_X25Y112/CLBLL_IMUX22 CLBLL_R_X25Y112/CLBLL_LL_C3 CLBLL_R_X25Y112/CLBLL_LOGIC_OUTS11 CLBLL_R_X25Y112/CLBLL_L_D INT_R_X25Y112/IMUX22 INT_R_X25Y112/LOGIC_OUTS11 
pips: CLBLL_R_X25Y112/CLBLL_R.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_R_X25Y112/CLBLL_R.CLBLL_L_D->CLBLL_LOGIC_OUTS11 INT_R_X25Y112/INT_R.LOGIC_OUTS11->>IMUX22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_8__0_n_0 - 
wires: CLBLL_R_X27Y111/CLBLL_IMUX20 CLBLL_R_X27Y111/CLBLL_LL_C CLBLL_R_X27Y111/CLBLL_LOGIC_OUTS14 CLBLL_R_X27Y111/CLBLL_L_C2 INT_R_X27Y111/IMUX20 INT_R_X27Y111/LOGIC_OUTS14 
pips: CLBLL_R_X27Y111/CLBLL_R.CLBLL_IMUX20->CLBLL_L_C2 CLBLL_R_X27Y111/CLBLL_R.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 INT_R_X27Y111/INT_R.LOGIC_OUTS14->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_9_n_0 - 
wires: CLBLM_L_X26Y111/CLBLM_IMUX38 CLBLM_L_X26Y111/CLBLM_M_D3 CLBLM_L_X26Y112/CLBLM_LOGIC_OUTS15 CLBLM_L_X26Y112/CLBLM_M_D INT_L_X26Y111/IMUX_L38 INT_L_X26Y111/SL1END3 INT_L_X26Y112/LOGIC_OUTS_L15 INT_L_X26Y112/SL1BEG3 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X26Y112/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X26Y111/INT_L.SL1END3->>IMUX_L38 INT_L_X26Y112/INT_L.LOGIC_OUTS_L15->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

mpreg[31]_i_9__0_n_0 - 
wires: CLBLL_R_X27Y113/CLBLL_IMUX19 CLBLL_R_X27Y113/CLBLL_LL_D CLBLL_R_X27Y113/CLBLL_LL_DMUX CLBLL_R_X27Y113/CLBLL_LOGIC_OUTS23 CLBLL_R_X27Y113/CLBLL_L_B2 INT_R_X27Y113/IMUX19 INT_R_X27Y113/LOGIC_OUTS23 
pips: CLBLL_R_X27Y113/CLBLL_R.CLBLL_IMUX19->CLBLL_L_B2 CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_D->>CLBLL_LL_DMUX CLBLL_R_X27Y113/CLBLL_R.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 INT_R_X27Y113/INT_R.LOGIC_OUTS23->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[3] - 
wires: CLBLM_L_X26Y110/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y110/CLBLM_L_DMUX CLBLM_L_X26Y112/CLBLM_IMUX24 CLBLM_L_X26Y112/CLBLM_M_B5 INT_L_X26Y110/EL1BEG0 INT_L_X26Y110/LOGIC_OUTS_L19 INT_L_X26Y111/NW2END_S0_0 INT_L_X26Y112/IMUX_L24 INT_L_X26Y112/NW2END0 INT_R_X27Y109/EL1END_S3_0 INT_R_X27Y110/EL1END0 INT_R_X27Y110/NR1BEG0 INT_R_X27Y111/NR1END0 INT_R_X27Y111/NW2BEG0 INT_R_X27Y112/NW2A0 
pips: CLBLM_L_X26Y110/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X26Y110/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_L_X26Y112/INT_L.NW2END0->>IMUX_L24 INT_R_X27Y110/INT_R.EL1END0->>NR1BEG0 INT_R_X27Y111/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[4] - 
wires: CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y113/CLBLM_M_CMUX CLBLM_L_X26Y114/CLBLM_IMUX1 CLBLM_L_X26Y114/CLBLM_M_A3 INT_L_X26Y113/LOGIC_OUTS_L22 INT_L_X26Y113/NR1BEG0 INT_L_X26Y114/IMUX_L1 INT_L_X26Y114/NR1END0 
pips: CLBLM_L_X26Y113/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X26Y113/INT_L.LOGIC_OUTS_L22->>NR1BEG0 INT_L_X26Y114/INT_L.NR1END0->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[5] - 
wires: CLBLM_L_X26Y114/CLBLM_IMUX18 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS17 CLBLM_L_X26Y114/CLBLM_L_BMUX CLBLM_L_X26Y114/CLBLM_M_B2 INT_L_X26Y114/IMUX_L18 INT_L_X26Y114/LOGIC_OUTS_L17 INT_L_X26Y114/SR1BEG_S0 
pips: CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X26Y114/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X26Y114/INT_L.LOGIC_OUTS_L17->>SR1BEG_S0 INT_L_X26Y114/INT_L.SR1BEG_S0->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[6] - 
wires: CLBLM_L_X26Y113/CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y113/CLBLM_L_DMUX CLBLM_L_X26Y114/CLBLM_IMUX22 CLBLM_L_X26Y114/CLBLM_M_C3 INT_L_X26Y113/LOGIC_OUTS_L19 INT_L_X26Y113/NR1BEG1 INT_L_X26Y114/GFAN1 INT_L_X26Y114/IMUX_L22 INT_L_X26Y114/NR1END1 
pips: CLBLM_L_X26Y113/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X26Y114/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y113/INT_L.LOGIC_OUTS_L19->>NR1BEG1 INT_L_X26Y114/INT_L.GFAN1->>IMUX_L22 INT_L_X26Y114/INT_L.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[7] - 
wires: CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS19 CLBLL_R_X25Y111/CLBLL_L_DMUX CLBLL_R_X25Y112/CLBLL_ER1BEG2 CLBLM_L_X26Y112/CLBLM_ER1BEG2 CLBLM_L_X26Y112/CLBLM_IMUX28 CLBLM_L_X26Y112/CLBLM_M_C4 INT_L_X26Y112/ER1END2 INT_L_X26Y112/IMUX_L28 INT_R_X25Y111/LOGIC_OUTS19 INT_R_X25Y111/NN2BEG1 INT_R_X25Y112/ER1BEG2 INT_R_X25Y112/NN2A1 INT_R_X25Y112/SR1END1 INT_R_X25Y113/NN2END1 INT_R_X25Y113/SR1BEG1 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_DMUX->CLBLL_LOGIC_OUTS19 CLBLM_L_X26Y112/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X26Y112/INT_L.ER1END2->>IMUX_L28 INT_R_X25Y111/INT_R.LOGIC_OUTS19->>NN2BEG1 INT_R_X25Y112/INT_R.SR1END1->>ER1BEG2 INT_R_X25Y113/INT_R.NN2END1->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[8] - 
wires: CLBLL_R_X25Y111/CLBLL_EL1BEG3 CLBLL_R_X25Y111/CLBLL_LOGIC_OUTS18 CLBLL_R_X25Y111/CLBLL_L_CMUX CLBLM_L_X26Y111/CLBLM_EL1BEG3 CLBLM_L_X26Y111/CLBLM_IMUX22 CLBLM_L_X26Y111/CLBLM_M_C3 INT_L_X26Y111/EL1END3 INT_L_X26Y111/IMUX_L22 INT_R_X25Y111/EL1BEG3 INT_R_X25Y111/LOGIC_OUTS18 INT_R_X25Y111/NR1BEG0 INT_R_X25Y112/EL1BEG_N3 INT_R_X25Y112/NR1END0 
pips: CLBLL_R_X25Y111/CLBLL_R.CLBLL_L_CMUX->CLBLL_LOGIC_OUTS18 CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X26Y111/INT_L.EL1END3->>IMUX_L22 INT_R_X25Y111/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X25Y112/INT_R.NR1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin_reg_n_0_[9] - 
wires: CLBLL_R_X25Y111/CLBLL_SE2A3 CLBLL_R_X25Y112/CLBLL_SW2A3 CLBLM_L_X26Y111/CLBLM_IMUX30 CLBLM_L_X26Y111/CLBLM_L_C5 CLBLM_L_X26Y111/CLBLM_SE2A3 CLBLM_L_X26Y112/CLBLM_SW2A3 CLBLM_L_X26Y114/CLBLM_LOGIC_OUTS16 CLBLM_L_X26Y114/CLBLM_L_AMUX INT_L_X26Y111/IMUX_L30 INT_L_X26Y111/SE2END3 INT_L_X26Y112/SW2A3 INT_L_X26Y113/SR1END3 INT_L_X26Y113/SW2BEG3 INT_L_X26Y114/LOGIC_OUTS_L16 INT_L_X26Y114/SR1BEG3 INT_L_X26Y114/SR1END_N3_3 INT_R_X25Y111/SE2A3 INT_R_X25Y112/SE2BEG3 INT_R_X25Y112/SW2END3 INT_R_X25Y113/SW2END_N0_3 
pips: CLBLM_L_X26Y111/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X26Y114/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X26Y111/INT_L.SE2END3->>IMUX_L30 INT_L_X26Y113/INT_L.SR1END3->>SW2BEG3 INT_L_X26Y114/INT_L.LOGIC_OUTS_L16->>SR1BEG3 INT_R_X25Y112/INT_R.SW2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multgo_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multgo_i_2_n_0 - 
wires: CLBLL_L_X32Y114/CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y114/CLBLL_L_C CLBLL_L_X32Y115/CLBLL_IMUX10 CLBLL_L_X32Y115/CLBLL_L_A4 INT_L_X32Y114/LOGIC_OUTS_L10 INT_L_X32Y114/NL1BEG1 INT_L_X32Y115/IMUX_L10 INT_L_X32Y115/NL1END1 
pips: CLBLL_L_X32Y114/CLBLL_L.CLBLL_L_C->CLBLL_LOGIC_OUTS10 CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 INT_L_X32Y114/INT_L.LOGIC_OUTS_L10->>NL1BEG1 INT_L_X32Y115/INT_L.NL1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

multgo_i_3_n_0 - 
wires: CLBLL_L_X32Y115/CLBLL_IMUX3 CLBLL_L_X32Y115/CLBLL_L_A2 CLBLL_L_X32Y117/CLBLL_EE2A1 CLBLM_L_X30Y116/CLBLM_LOGIC_OUTS20 CLBLM_L_X30Y116/CLBLM_M_AMUX CLK_FEED_X78Y122/CLK_FEED_EE2A1 INT_INTERFACE_R_X31Y117/INT_INTERFACE_EE2A1 INT_L_X30Y116/LOGIC_OUTS_L20 INT_L_X30Y116/NL1BEG1 INT_L_X30Y117/EE2BEG1 INT_L_X30Y117/NL1END1 INT_L_X32Y115/IMUX_L3 INT_L_X32Y115/SS2END1 INT_L_X32Y116/SS2A1 INT_L_X32Y117/EE2END1 INT_L_X32Y117/SS2BEG1 INT_R_X31Y117/EE2A1 VBRK_X79Y122/VBRK_EE2A1 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_L_X30Y116/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X30Y116/INT_L.LOGIC_OUTS_L20->>NL1BEG1 INT_L_X30Y117/INT_L.NL1END1->>EE2BEG1 INT_L_X32Y115/INT_L.SS2END1->>IMUX_L3 INT_L_X32Y117/INT_L.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin - 
wires: CLBLL_L_X32Y115/CLBLL_LL_D CLBLL_L_X32Y115/CLBLL_LOGIC_OUTS15 CLBLL_L_X32Y115/CLBLL_WW2A3 CLBLL_R_X25Y110/CLBLL_FAN6 CLBLL_R_X25Y110/CLBLL_L_CE CLBLL_R_X25Y111/CLBLL_ER1BEG2 CLBLL_R_X25Y111/CLBLL_FAN6 CLBLL_R_X25Y111/CLBLL_L_CE CLBLL_R_X25Y113/CLBLL_FAN6 CLBLL_R_X25Y113/CLBLL_L_CE CLBLL_R_X25Y113/CLBLL_SE2A1 CLBLL_R_X25Y114/CLBLL_ER1BEG2 CLBLL_R_X25Y114/CLBLL_FAN6 CLBLL_R_X25Y114/CLBLL_L_CE CLBLL_R_X25Y114/CLBLL_SW2A1 CLBLL_R_X27Y112/CLBLL_FAN7 CLBLL_R_X27Y112/CLBLL_LL_CE CLBLL_R_X27Y115/CLBLL_WL1END2 CLBLL_R_X29Y115/CLBLL_WW2A3 CLBLM_L_X26Y108/CLBLM_FAN7 CLBLM_L_X26Y108/CLBLM_M_CE CLBLM_L_X26Y109/CLBLM_FAN6 CLBLM_L_X26Y109/CLBLM_FAN7 CLBLM_L_X26Y109/CLBLM_L_CE CLBLM_L_X26Y109/CLBLM_M_CE CLBLM_L_X26Y110/CLBLM_FAN6 CLBLM_L_X26Y110/CLBLM_FAN7 CLBLM_L_X26Y110/CLBLM_L_CE CLBLM_L_X26Y110/CLBLM_M_CE CLBLM_L_X26Y111/CLBLM_ER1BEG2 CLBLM_L_X26Y112/CLBLM_FAN6 CLBLM_L_X26Y112/CLBLM_L_CE CLBLM_L_X26Y113/CLBLM_FAN6 CLBLM_L_X26Y113/CLBLM_FAN7 CLBLM_L_X26Y113/CLBLM_L_CE CLBLM_L_X26Y113/CLBLM_M_CE CLBLM_L_X26Y113/CLBLM_SE2A1 CLBLM_L_X26Y114/CLBLM_ER1BEG2 CLBLM_L_X26Y114/CLBLM_FAN6 CLBLM_L_X26Y114/CLBLM_L_CE CLBLM_L_X26Y114/CLBLM_SW2A1 CLBLM_L_X26Y115/CLBLM_FAN6 CLBLM_L_X26Y115/CLBLM_L_CE CLBLM_L_X26Y116/CLBLM_FAN7 CLBLM_L_X26Y116/CLBLM_M_CE CLBLM_L_X28Y115/CLBLM_WL1END2 CLBLM_L_X30Y115/CLBLM_WW2A3 CLK_FEED_X78Y120/CLK_FEED_WW2A3 INT_INTERFACE_R_X31Y115/INT_INTERFACE_WW2A3 INT_L_X26Y108/FAN_ALT7 INT_L_X26Y108/FAN_L7 INT_L_X26Y108/SL1END2 INT_L_X26Y109/FAN_ALT6 INT_L_X26Y109/FAN_ALT7 INT_L_X26Y109/FAN_BOUNCE7 INT_L_X26Y109/FAN_L6 INT_L_X26Y109/FAN_L7 INT_L_X26Y109/SL1BEG2 INT_L_X26Y109/SL1END2 INT_L_X26Y110/FAN_ALT6 INT_L_X26Y110/FAN_ALT7 INT_L_X26Y110/FAN_BOUNCE7 INT_L_X26Y110/FAN_L6 INT_L_X26Y110/FAN_L7 INT_L_X26Y110/SL1BEG2 INT_L_X26Y110/SL1END2 INT_L_X26Y111/ER1END2 INT_L_X26Y111/NE2BEG2 INT_L_X26Y111/SL1BEG2 INT_L_X26Y112/FAN_ALT1 INT_L_X26Y112/FAN_ALT6 INT_L_X26Y112/FAN_BOUNCE1 INT_L_X26Y112/FAN_L6 INT_L_X26Y112/NE2A2 INT_L_X26Y112/WR1END3 INT_L_X26Y113/BYP_ALT4 INT_L_X26Y113/BYP_BOUNCE4 INT_L_X26Y113/FAN_ALT6 INT_L_X26Y113/FAN_ALT7 INT_L_X26Y113/FAN_L6 INT_L_X26Y113/FAN_L7 INT_L_X26Y113/SE2END1 INT_L_X26Y114/ER1END2 INT_L_X26Y114/FAN_ALT1 INT_L_X26Y114/FAN_ALT6 INT_L_X26Y114/FAN_BOUNCE1 INT_L_X26Y114/FAN_L6 INT_L_X26Y114/NE2BEG2 INT_L_X26Y114/SW2A1 INT_L_X26Y115/FAN_ALT6 INT_L_X26Y115/FAN_L6 INT_L_X26Y115/NE2A2 INT_L_X26Y115/SW2BEG1 INT_L_X26Y115/WL1END1 INT_L_X26Y116/FAN_ALT7 INT_L_X26Y116/FAN_L7 INT_L_X26Y116/WR1END2 INT_L_X28Y115/WL1BEG2 INT_L_X28Y115/WW2END3 INT_L_X28Y116/WW2END_N0_3 INT_L_X30Y115/WW2BEG3 INT_L_X30Y115/WW2END3 INT_L_X30Y116/WW2END_N0_3 INT_L_X32Y115/LOGIC_OUTS_L15 INT_L_X32Y115/WW2BEG3 INT_R_X25Y110/FAN6 INT_R_X25Y110/FAN_ALT6 INT_R_X25Y110/SL1END1 INT_R_X25Y111/ER1BEG2 INT_R_X25Y111/FAN6 INT_R_X25Y111/FAN_ALT6 INT_R_X25Y111/SL1BEG1 INT_R_X25Y111/SS2END1 INT_R_X25Y112/SS2A1 INT_R_X25Y113/FAN6 INT_R_X25Y113/FAN_ALT6 INT_R_X25Y113/SE2A1 INT_R_X25Y113/SL1END1 INT_R_X25Y113/SS2BEG1 INT_R_X25Y114/ER1BEG2 INT_R_X25Y114/FAN6 INT_R_X25Y114/FAN_ALT6 INT_R_X25Y114/SE2BEG1 INT_R_X25Y114/SL1BEG1 INT_R_X25Y114/SW2END1 INT_R_X27Y112/FAN7 INT_R_X27Y112/FAN_ALT7 INT_R_X27Y112/NE2END2 INT_R_X27Y112/WR1BEG3 INT_R_X27Y115/NE2END2 INT_R_X27Y115/NL1BEG1 INT_R_X27Y115/WL1BEG1 INT_R_X27Y115/WL1END2 INT_R_X27Y116/NL1END1 INT_R_X27Y116/WR1BEG2 INT_R_X29Y115/WW2A3 INT_R_X31Y115/WW2A3 VBRK_X73Y120/VBRK_WW2A3 VBRK_X79Y120/VBRK_WW2A3 
pips: CLBLL_L_X32Y115/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLL_R_X25Y110/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y111/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y113/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X25Y114/CLBLL_R.CLBLL_FAN6->CLBLL_L_CE CLBLL_R_X27Y112/CLBLL_R.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X26Y108/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y109/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y109/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y110/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y110/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y112/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y113/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y113/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X26Y114/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y115/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X26Y116/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE INT_L_X26Y108/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y108/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y109/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y109/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y109/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y109/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X26Y109/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y109/INT_L.SL1END2->>SL1BEG2 INT_L_X26Y110/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y110/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X26Y110/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y110/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X26Y110/INT_L.SL1END2->>FAN_ALT7 INT_L_X26Y110/INT_L.SL1END2->>SL1BEG2 INT_L_X26Y111/INT_L.ER1END2->>NE2BEG2 INT_L_X26Y111/INT_L.ER1END2->>SL1BEG2 INT_L_X26Y112/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y112/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y112/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X26Y112/INT_L.WR1END3->>FAN_ALT1 INT_L_X26Y113/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X26Y113/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X26Y113/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y113/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y113/INT_L.SE2END1->>BYP_ALT4 INT_L_X26Y113/INT_L.SE2END1->>FAN_ALT6 INT_L_X26Y114/INT_L.ER1END2->>FAN_ALT1 INT_L_X26Y114/INT_L.ER1END2->>NE2BEG2 INT_L_X26Y114/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X26Y114/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y114/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X26Y115/INT_L.FAN_ALT6->>FAN_L6 INT_L_X26Y115/INT_L.WL1END1->>FAN_ALT6 INT_L_X26Y115/INT_L.WL1END1->>SW2BEG1 INT_L_X26Y116/INT_L.FAN_ALT7->>FAN_L7 INT_L_X26Y116/INT_L.WR1END2->>FAN_ALT7 INT_L_X28Y115/INT_L.WW2END3->>WL1BEG2 INT_L_X30Y115/INT_L.WW2END3->>WW2BEG3 INT_L_X32Y115/INT_L.LOGIC_OUTS_L15->>WW2BEG3 INT_R_X25Y110/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y110/INT_R.SL1END1->>FAN_ALT6 INT_R_X25Y111/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y111/INT_R.SS2END1->>ER1BEG2 INT_R_X25Y111/INT_R.SS2END1->>FAN_ALT6 INT_R_X25Y111/INT_R.SS2END1->>SL1BEG1 INT_R_X25Y113/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y113/INT_R.SL1END1->>FAN_ALT6 INT_R_X25Y113/INT_R.SL1END1->>SS2BEG1 INT_R_X25Y114/INT_R.FAN_ALT6->>FAN6 INT_R_X25Y114/INT_R.SW2END1->>ER1BEG2 INT_R_X25Y114/INT_R.SW2END1->>FAN_ALT6 INT_R_X25Y114/INT_R.SW2END1->>SE2BEG1 INT_R_X25Y114/INT_R.SW2END1->>SL1BEG1 INT_R_X27Y112/INT_R.FAN_ALT7->>FAN7 INT_R_X27Y112/INT_R.NE2END2->>FAN_ALT7 INT_R_X27Y112/INT_R.NE2END2->>WR1BEG3 INT_R_X27Y115/INT_R.NE2END2->>NL1BEG1 INT_R_X27Y115/INT_R.WL1END2->>WL1BEG1 INT_R_X27Y116/INT_R.NL1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 97, 

root[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

root[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[31]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

sqrin[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[31]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

tempin[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X53Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X53Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X54Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X54Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X54Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5)) , 
NAME: SLICE_X53Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A3)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X52Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X52Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+(A1*(~A6)*A2)+((~A1)*(~A6)*A2) , 
NAME: SLICE_X53Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2)+(A4*(~A2)*A1)+((~A4)*(~A2)*A1) , 
NAME: SLICE_X52Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1) , 
NAME: SLICE_X52Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X53Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X53Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X54Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5) , 
NAME: SLICE_X54Y113/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X53Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X53Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X54Y113/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X54Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5)) , 
NAME: SLICE_X54Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X53Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X53Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X53Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X52Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A2)+((~A1)*(~A3)*A2)) , 
NAME: SLICE_X52Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+(A4*(~A2)*A5)+((~A4)*(~A2)*A5)) , 
NAME: SLICE_X52Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A3)+((~A4)*(~A5)*A3)) , 
NAME: SLICE_X52Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A5)+((~A1)*(~A4)*A5) , 
NAME: SLICE_X53Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X52Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X52Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X53Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A6*A2*A1)+(A3*(~A5)*A6*(~A2)*A4*A1)+(A3*(~A5)*(~A6)*A1)+((~A3)*A6*A2*A1)+((~A3)*A6*(~A2)*A4*A1)+((~A3)*(~A6)*A1) , 
NAME: SLICE_X53Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X53Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X53Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X52Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2)+(A3*(~A2)*A1)+((~A3)*(~A2)*A1) , 
NAME: SLICE_X52Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X52Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X52Y114/B5LUT, 
TYPE: LUT5, 

SLICE_X52Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5)+(A1*(~A5)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X52Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X53Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X53Y114/B5LUT, 
TYPE: LUT5, 

SLICE_X53Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X53Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X53Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X53Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X54Y113/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X54Y113/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X53Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X53Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X52Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X52Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X52Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X52Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X54Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X54Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X53Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X54Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X54Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X54Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X54Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X53Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X53Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X53Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X52Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X53Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X53Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X52Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X52Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X53Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X52Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X52Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X52Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X52Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X52Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X52Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X53Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X53Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X53Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X53Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X53Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X54Y113/C5FF - 
CLASS: bel, 
NAME: SLICE_X54Y113/C5FF, 
TYPE: FF_INIT, 

SLICE_X35Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A2)+(A1*(~A6)*A4*A5)+(A1*(~A6)*A4*(~A5)*A2)+(A1*(~A6)*(~A4)*(~A5)*A2)+((~A1)*A6*(~A5)*A2)+((~A1)*(~A6)*A4*A5)+((~A1)*(~A6)*A4*(~A5)*A2)+((~A1)*(~A6)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X35Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X37Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A4)+(A2*(~A6)*A5*A1)+(A2*(~A6)*A5*(~A1)*A4)+(A2*(~A6)*(~A5)*(~A1)*A4)+((~A2)*A6*(~A1)*A4)+((~A2)*(~A6)*A5*A1)+((~A2)*(~A6)*A5*(~A1)*A4)+((~A2)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X33Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A4)+(A1*(~A6)*A2*A3)+(A1*(~A6)*A2*(~A3)*A4)+(A1*(~A6)*(~A2)*(~A3)*A4)+((~A1)*A6*(~A3)*A4)+((~A1)*(~A6)*A2*A3)+((~A1)*(~A6)*A2*(~A3)*A4)+((~A1)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X37Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1)+(A4*(~A6)*A2*A5)+(A4*(~A6)*A2*(~A5)*A1)+(A4*(~A6)*(~A2)*(~A5)*A1)+((~A4)*A6*(~A5)*A1)+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*A2*(~A5)*A1)+((~A4)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A3)+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A3)+(A2*(~A6)*(~A1)*(~A5)*A3)+((~A2)*A6*(~A5)*A3)+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A3)+((~A2)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X33Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A6)+(A3*(~A2)*A4*A1)+(A3*(~A2)*A4*(~A1)*A6)+(A3*(~A2)*(~A4)*(~A1)*A6)+((~A3)*A2*(~A1)*A6)+((~A3)*(~A2)*A4*A1)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X37Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A4)+(A1*(~A6)*A2*A5)+(A1*(~A6)*A2*(~A5)*A4)+(A1*(~A6)*(~A2)*(~A5)*A4)+((~A1)*A6*(~A5)*A4)+((~A1)*(~A6)*A2*A5)+((~A1)*(~A6)*A2*(~A5)*A4)+((~A1)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X37Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A3)+(A4*(~A6)*A1*A5)+(A4*(~A6)*A1*(~A5)*A3)+(A4*(~A6)*(~A1)*(~A5)*A3)+((~A4)*A6*(~A5)*A3)+((~A4)*(~A6)*A1*A5)+((~A4)*(~A6)*A1*(~A5)*A3)+((~A4)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X37Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X33Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A3)+(A2*(~A6)*A1*A5)+(A2*(~A6)*A1*(~A5)*A3)+(A2*(~A6)*(~A1)*(~A5)*A3)+((~A2)*A6*(~A5)*A3)+((~A2)*(~A6)*A1*A5)+((~A2)*(~A6)*A1*(~A5)*A3)+((~A2)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X33Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A6)+(A3*(~A2)*A4*A1)+(A3*(~A2)*A4*(~A1)*A6)+(A3*(~A2)*(~A4)*(~A1)*A6)+((~A3)*A2*(~A1)*A6)+((~A3)*(~A2)*A4*A1)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X37Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A5)+(A2*A6*(~A5)*A1)+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A1)+(A2*(~A6)*(~A4)*(~A5)*A1)+((~A2)*A6*(~A5)*A1)+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*A4*(~A5)*A1)+((~A2)*(~A6)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X37Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X33Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A2)+(A4*(~A6)*A1*A5)+(A4*(~A6)*A1*(~A5)*A2)+(A4*(~A6)*(~A1)*(~A5)*A2)+((~A4)*A6*(~A5)*A2)+((~A4)*(~A6)*A1*A5)+((~A4)*(~A6)*A1*(~A5)*A2)+((~A4)*(~A6)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X33Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A3)+(A4*(~A6)*A1*A5)+(A4*(~A6)*A1*(~A5)*A3)+(A4*(~A6)*(~A1)*(~A5)*A3)+((~A4)*A6*(~A5)*A3)+((~A4)*(~A6)*A1*A5)+((~A4)*(~A6)*A1*(~A5)*A3)+((~A4)*(~A6)*(~A1)*(~A5)*A3) , 
NAME: SLICE_X37Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A1)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A1)+(A3*(~A6)*(~A2)*(~A5)*A1)+((~A3)*A6*(~A5)*A1)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A1)+((~A3)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A6)+(A5*(~A4)*A2*A1)+(A5*(~A4)*A2*(~A1)*A6)+(A5*(~A4)*(~A2)*(~A1)*A6)+((~A5)*A4*(~A1)*A6)+((~A5)*(~A4)*A2*A1)+((~A5)*(~A4)*A2*(~A1)*A6)+((~A5)*(~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X37Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A6)+(A1*(~A5)*A2*A4)+(A1*(~A5)*A2*(~A4)*A6)+(A1*(~A5)*(~A2)*(~A4)*A6)+((~A1)*A5*(~A4)*A6)+((~A1)*(~A5)*A2*A4)+((~A1)*(~A5)*A2*(~A4)*A6)+((~A1)*(~A5)*(~A2)*(~A4)*A6) , 
NAME: SLICE_X37Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5)+(A3*A2*(~A5)*A6)+(A3*(~A2)*A1*A5)+(A3*(~A2)*A1*(~A5)*A6)+(A3*(~A2)*(~A1)*(~A5)*A6)+((~A3)*A2*(~A5)*A6)+((~A3)*(~A2)*A1*A5)+((~A3)*(~A2)*A1*(~A5)*A6)+((~A3)*(~A2)*(~A1)*(~A5)*A6) , 
NAME: SLICE_X37Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A3)+(A5*(~A2)*A6*A1)+(A5*(~A2)*A6*(~A1)*A3)+(A5*(~A2)*(~A6)*(~A1)*A3)+((~A5)*A2*(~A1)*A3)+((~A5)*(~A2)*A6*A1)+((~A5)*(~A2)*A6*(~A1)*A3)+((~A5)*(~A2)*(~A6)*(~A1)*A3) , 
NAME: SLICE_X37Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A6)+(A3*(~A2)*A4*A1)+(A3*(~A2)*A4*(~A1)*A6)+(A3*(~A2)*(~A4)*(~A1)*A6)+((~A3)*A2*(~A1)*A6)+((~A3)*(~A2)*A4*A1)+((~A3)*(~A2)*A4*(~A1)*A6)+((~A3)*(~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X37Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X37Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1)+(A4*(~A6)*A2*A5)+(A4*(~A6)*A2*(~A5)*A1)+(A4*(~A6)*(~A2)*(~A5)*A1)+((~A4)*A6*(~A5)*A1)+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*A2*(~A5)*A1)+((~A4)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A1)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A1)+(A3*(~A6)*(~A2)*(~A5)*A1)+((~A3)*A6*(~A5)*A1)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A1)+((~A3)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3)+(A5*A2*(~A3)*A1)+(A5*(~A2)*A6*A3)+(A5*(~A2)*A6*(~A3)*A1)+(A5*(~A2)*(~A6)*(~A3)*A1)+((~A5)*A2*(~A3)*A1)+((~A5)*(~A2)*A6*A3)+((~A5)*(~A2)*A6*(~A3)*A1)+((~A5)*(~A2)*(~A6)*(~A3)*A1) , 
NAME: SLICE_X37Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*(~A6)*(~A1)*A3) , 
NAME: SLICE_X52Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X52Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A4)+((~A3)*(~A4)*A2)+((~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X52Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X52Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A3)+(A5*(~A4)*A2*A1)+(A5*(~A4)*A2*(~A1)*A3)+(A5*(~A4)*(~A2)*(~A1)*A3)+((~A5)*A4*(~A1)*A3)+((~A5)*(~A4)*A2*A1)+((~A5)*(~A4)*A2*(~A1)*A3)+((~A5)*(~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X37Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A2*(~A5)*(~A1)*(~A4)*(~A6)) , 
NAME: SLICE_X53Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X54Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2)+((~A4)*(~A2)*A1)+((~A4)*(~A2)*(~A1)*A6)+((~A4)*(~A2)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X54Y113/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X53Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A3)+((~A6)*(~A5)*(~A3)*A4)+((~A6)*(~A5)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X53Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A3*A1*(~A4))) , 
NAME: SLICE_X50Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A1)+((~A6)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X52Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A5)*(~A3)) , 
NAME: SLICE_X53Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X53Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A6)+((~A1)*(~A6)*A2)+((~A1)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X53Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X37Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*A4*(~A5)*A2)+(A3*(~A4)*A6*A5)+(A3*(~A4)*A6*(~A5)*A2)+(A3*(~A4)*(~A6)*(~A5)*A2)+((~A3)*A4*(~A5)*A2)+((~A3)*(~A4)*A6*A5)+((~A3)*(~A4)*A6*(~A5)*A2)+((~A3)*(~A4)*(~A6)*(~A5)*A2) , 
NAME: SLICE_X37Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X37Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A5)+(A4*A6*(~A5)*A1)+(A4*(~A6)*A2*A5)+(A4*(~A6)*A2*(~A5)*A1)+(A4*(~A6)*(~A2)*(~A5)*A1)+((~A4)*A6*(~A5)*A1)+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*A2*(~A5)*A1)+((~A4)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A1)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A1)+(A3*(~A6)*(~A2)*(~A5)*A1)+((~A3)*A6*(~A5)*A1)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A1)+((~A3)*(~A6)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X37Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1)+(A5*A4*(~A1)*A6)+(A5*(~A4)*A2*A1)+(A5*(~A4)*A2*(~A1)*A6)+(A5*(~A4)*(~A2)*(~A1)*A6)+((~A5)*A4*(~A1)*A6)+((~A5)*(~A4)*A2*A1)+((~A5)*(~A4)*A2*(~A1)*A6)+((~A5)*(~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X37Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X35Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A5)+(A3*A6*(~A5)*A4)+(A3*(~A6)*A2*A5)+(A3*(~A6)*A2*(~A5)*A4)+(A3*(~A6)*(~A2)*(~A5)*A4)+((~A3)*A6*(~A5)*A4)+((~A3)*(~A6)*A2*A5)+((~A3)*(~A6)*A2*(~A5)*A4)+((~A3)*(~A6)*(~A2)*(~A5)*A4) , 
NAME: SLICE_X37Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X37Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A5)+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A5)+(A3*(~A4)*(~A2)*(~A1)*A5)+((~A3)*A4*(~A1)*A5)+((~A3)*(~A4)*A2*A1)+((~A3)*(~A4)*A2*(~A1)*A5)+((~A3)*(~A4)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X37Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X34Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X34Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X34Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X35Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X36Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X35Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X35Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X35Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X35Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X36Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X35Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X35Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*(~A3)*A6*(~A4)*(~A2)*A1)+((~A5)*A3)+((~A5)*(~A3)*A6*(~A4)*(~A2)*A1) , 
NAME: SLICE_X52Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X52Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2)*A4)+((~A3)*A2*(~A4))+((~A3)*(~A2))) , 
NAME: SLICE_X44Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A2))+((~A1)*A5*(~A2))+((~A1)*(~A5)) , 
NAME: SLICE_X44Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)) , 
NAME: SLICE_X44Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6) , 
NAME: SLICE_X39Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A1*A6)+(A4*(~A5)*A1*(~A6)*A3)+(A4*(~A5)*(~A1)*(~A6)*A3)+((~A4)*(~A5)*A1*A6)+((~A4)*(~A5)*A1*(~A6)*A3)+((~A4)*(~A5)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X46Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A5*A2)+(A4*(~A6)*A5*(~A2)*A3)+(A4*(~A6)*(~A5)*(~A2)*A3)+((~A4)*(~A6)*A5*A2)+((~A4)*(~A6)*A5*(~A2)*A3)+((~A4)*(~A6)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X38Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*A1)+(A2*(~A5)*A3*(~A1)*A4)+(A2*(~A5)*(~A3)*(~A1)*A4)+((~A2)*(~A5)*A3*A1)+((~A2)*(~A5)*A3*(~A1)*A4)+((~A2)*(~A5)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X46Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2*A6)+(A1*(~A4)*A2*(~A6)*A3)+(A1*(~A4)*(~A2)*(~A6)*A3)+((~A1)*(~A4)*A2*A6)+((~A1)*(~A4)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X38Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A6)+(A5*(~A1)*A3*(~A6)*A2)+(A5*(~A1)*(~A3)*(~A6)*A2)+((~A5)*(~A1)*A3*A6)+((~A5)*(~A1)*A3*(~A6)*A2)+((~A5)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X46Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+(A6*(~A2)*A3*A1)+(A6*(~A2)*A3*(~A1)*A4)+(A6*(~A2)*(~A3)*(~A1)*A4)+((~A6)*(~A2)*A3*A1)+((~A6)*(~A2)*A3*(~A1)*A4)+((~A6)*(~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X38Y112/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X47Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X39Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*(~A4))) , 
NAME: SLICE_X47Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X39Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X47Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*(~A6)) , 
NAME: SLICE_X39Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*(~A2))) , 
NAME: SLICE_X47Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*(~A4))) , 
NAME: SLICE_X39Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3*A6)+(A5*(~A2)*A3*(~A6)*A1)+(A5*(~A2)*(~A3)*(~A6)*A1)+((~A5)*(~A2)*A3*A6)+((~A5)*(~A2)*A3*(~A6)*A1)+((~A5)*(~A2)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X46Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A3*A6)+(A5*(~A4)*A3*(~A6)*A1)+(A5*(~A4)*(~A3)*(~A6)*A1)+((~A5)*(~A4)*A3*A6)+((~A5)*(~A4)*A3*(~A6)*A1)+((~A5)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X38Y112/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A1)+(A3*(~A5)*A4*(~A1)*A2)+(A3*(~A5)*(~A4)*(~A1)*A2)+((~A3)*(~A5)*A4*A1)+((~A3)*(~A5)*A4*(~A1)*A2)+((~A3)*(~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X46Y112/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A3)+(A2*(~A6)*(~A4)*(~A5)*A3)+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*A4*(~A5)*A3)+((~A2)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X38Y112/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A1*A2)+(A6*(~A5)*A1*(~A2)*A4)+(A6*(~A5)*(~A1)*(~A2)*A4)+((~A6)*(~A5)*A1*A2)+((~A6)*(~A5)*A1*(~A2)*A4)+((~A6)*(~A5)*(~A1)*(~A2)*A4) , 
NAME: SLICE_X46Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A2*A5)+(A4*(~A6)*A2*(~A5)*A3)+(A4*(~A6)*(~A2)*(~A5)*A3)+((~A4)*(~A6)*A2*A5)+((~A4)*(~A6)*A2*(~A5)*A3)+((~A4)*(~A6)*(~A2)*(~A5)*A3) , 
NAME: SLICE_X38Y112/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3*A1)+(A6*(~A5)*A3*(~A1)*A2)+(A6*(~A5)*(~A3)*(~A1)*A2)+((~A6)*(~A5)*A3*A1)+((~A6)*(~A5)*A3*(~A1)*A2)+((~A6)*(~A5)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X46Y112/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4)+(A1*(~A4)*A2*A6)+(A1*(~A4)*A2*(~A6)*A5)+(A1*(~A4)*(~A2)*(~A6)*A5)+((~A1)*(~A4)*A2*A6)+((~A1)*(~A4)*A2*(~A6)*A5)+((~A1)*(~A4)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X38Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X47Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X39Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X47Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*(~A1)) , 
NAME: SLICE_X39Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X47Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*(~A5)) , 
NAME: SLICE_X39Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*(~A2))) , 
NAME: SLICE_X47Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X39Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1*A6)+(A2*(~A3)*A1*(~A6)*A5)+(A2*(~A3)*(~A1)*(~A6)*A5)+((~A2)*(~A3)*A1*A6)+((~A2)*(~A3)*A1*(~A6)*A5)+((~A2)*(~A3)*(~A1)*(~A6)*A5) , 
NAME: SLICE_X46Y112/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A3*A6)+(A2*(~A4)*A3*(~A6)*A1)+(A2*(~A4)*(~A3)*(~A6)*A1)+((~A2)*(~A4)*A3*A6)+((~A2)*(~A4)*A3*(~A6)*A1)+((~A2)*(~A4)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X38Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A2*A5)+(A6*(~A3)*A2*(~A5)*A1)+(A6*(~A3)*(~A2)*(~A5)*A1)+((~A6)*(~A3)*A2*A5)+((~A6)*(~A3)*A2*(~A5)*A1)+((~A6)*(~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X46Y112/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+(A4*(~A6)*A5*A1)+(A4*(~A6)*A5*(~A1)*A3)+(A4*(~A6)*(~A5)*(~A1)*A3)+((~A4)*(~A6)*A5*A1)+((~A4)*(~A6)*A5*(~A1)*A3)+((~A4)*(~A6)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X38Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A4*A6)+(A2*(~A1)*A4*(~A6)*A3)+(A2*(~A1)*(~A4)*(~A6)*A3)+((~A2)*(~A1)*A4*A6)+((~A2)*(~A1)*A4*(~A6)*A3)+((~A2)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X46Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*A1)+(A6*(~A4)*A2*(~A1)*A3)+(A6*(~A4)*(~A2)*(~A1)*A3)+((~A6)*(~A4)*A2*A1)+((~A6)*(~A4)*A2*(~A1)*A3)+((~A6)*(~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X38Y113/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+(A5*(~A6)*A4*A2)+(A5*(~A6)*A4*(~A2)*A1)+(A5*(~A6)*(~A4)*(~A2)*A1)+((~A5)*(~A6)*A4*A2)+((~A5)*(~A6)*A4*(~A2)*A1)+((~A5)*(~A6)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X46Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A3*A6)+(A2*(~A1)*A3*(~A6)*A5)+(A2*(~A1)*(~A3)*(~A6)*A5)+((~A2)*(~A1)*A3*A6)+((~A2)*(~A1)*A3*(~A6)*A5)+((~A2)*(~A1)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X38Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A3*A6)+(A5*(~A1)*A3*(~A6)*A2)+(A5*(~A1)*(~A3)*(~A6)*A2)+((~A5)*(~A1)*A3*A6)+((~A5)*(~A1)*A3*(~A6)*A2)+((~A5)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X46Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A6*A1)+(A2*(~A3)*A6*(~A1)*A5)+(A2*(~A3)*(~A6)*(~A1)*A5)+((~A2)*(~A3)*A6*A1)+((~A2)*(~A3)*A6*(~A1)*A5)+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X40Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3)+((~A1)*(~A3)) , 
NAME: SLICE_X47Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X39Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X47Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X39Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X47Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X39Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A1))) , 
NAME: SLICE_X47Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X39Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*A2)+(A3*(~A1)*A6*(~A2)*A5)+(A3*(~A1)*(~A6)*(~A2)*A5)+((~A3)*(~A1)*A6*A2)+((~A3)*(~A1)*A6*(~A2)*A5)+((~A3)*(~A1)*(~A6)*(~A2)*A5) , 
NAME: SLICE_X46Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A3*A1)+(A5*(~A4)*A3*(~A1)*A2)+(A5*(~A4)*(~A3)*(~A1)*A2)+((~A5)*(~A4)*A3*A1)+((~A5)*(~A4)*A3*(~A1)*A2)+((~A5)*(~A4)*(~A3)*(~A1)*A2) , 
NAME: SLICE_X40Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*A1)+(A4*(~A3)*A2*(~A1)*A5)+(A4*(~A3)*(~A2)*(~A1)*A5)+((~A4)*(~A3)*A2*A1)+((~A4)*(~A3)*A2*(~A1)*A5)+((~A4)*(~A3)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X46Y113/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A6)+(A3*(~A1)*A4*(~A6)*A2)+(A3*(~A1)*(~A4)*(~A6)*A2)+((~A3)*(~A1)*A4*A6)+((~A3)*(~A1)*A4*(~A6)*A2)+((~A3)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X38Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A4*A6)+(A5*(~A1)*A4*(~A6)*A3)+(A5*(~A1)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X46Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A3)+(A1*(~A2)*(~A4)*(~A6)*A3)+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X38Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A6)+(A4*(~A1)*A3*(~A6)*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A6)+((~A4)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X46Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A1)+(A4*(~A5)*(~A3)*(~A2)*A1)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A1)+((~A4)*(~A5)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X38Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+((~A1)*(~A2)) , 
NAME: SLICE_X47Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+((~A2)*(~A1))) , 
NAME: SLICE_X39Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+((~A2)*(~A1)) , 
NAME: SLICE_X47Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A1))) , 
NAME: SLICE_X39Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X47Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X39Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*(~A2))) , 
NAME: SLICE_X47Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+((~A1)*(~A3))) , 
NAME: SLICE_X39Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A4*A6)+(A5*(~A1)*A4*(~A6)*A3)+(A5*(~A1)*(~A4)*(~A6)*A3)+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*A4*(~A6)*A3)+((~A5)*(~A1)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X46Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A2*A6)+(A3*(~A1)*A2*(~A6)*A5)+(A3*(~A1)*(~A2)*(~A6)*A5)+((~A3)*(~A1)*A2*A6)+((~A3)*(~A1)*A2*(~A6)*A5)+((~A3)*(~A1)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X38Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+(A1*(~A5)*A3*A6)+(A1*(~A5)*A3*(~A6)*A2)+(A1*(~A5)*(~A3)*(~A6)*A2)+((~A1)*(~A5)*A3*A6)+((~A1)*(~A5)*A3*(~A6)*A2)+((~A1)*(~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X46Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A6)+(A4*(~A1)*A3*(~A6)*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A6)+((~A4)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X38Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A3*A4)+(A6*(~A5)*A3*(~A4)*A2)+(A6*(~A5)*(~A3)*(~A4)*A2)+((~A6)*(~A5)*A3*A4)+((~A6)*(~A5)*A3*(~A4)*A2)+((~A6)*(~A5)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X46Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*A4)+(A2*(~A5)*A3*(~A4)*A6)+(A2*(~A5)*(~A3)*(~A4)*A6)+((~A2)*(~A5)*A3*A4)+((~A2)*(~A5)*A3*(~A4)*A6)+((~A2)*(~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X38Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A5*A4)+(A2*(~A3)*A5*(~A4)*A1)+(A2*(~A3)*(~A5)*(~A4)*A1)+((~A2)*(~A3)*A5*A4)+((~A2)*(~A3)*A5*(~A4)*A1)+((~A2)*(~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X46Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5*A2)+(A4*(~A1)*A5*(~A2)*A6)+(A4*(~A1)*(~A5)*(~A2)*A6)+((~A4)*(~A1)*A5*A2)+((~A4)*(~A1)*A5*(~A2)*A6)+((~A4)*(~A1)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X38Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+((~A4)*(~A1)) , 
NAME: SLICE_X47Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X39Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X47Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X39Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X47Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*(~A6)) , 
NAME: SLICE_X39Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+((~A3)*(~A5))) , 
NAME: SLICE_X47Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X39Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+(A2*(~A5)*A3*A6)+(A2*(~A5)*A3*(~A6)*A1)+(A2*(~A5)*(~A3)*(~A6)*A1)+((~A2)*(~A5)*A3*A6)+((~A2)*(~A5)*A3*(~A6)*A1)+((~A2)*(~A5)*(~A3)*(~A6)*A1) , 
NAME: SLICE_X46Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A4*A6)+(A2*(~A3)*A4*(~A6)*A5)+(A2*(~A3)*(~A4)*(~A6)*A5)+((~A2)*(~A3)*A4*A6)+((~A2)*(~A3)*A4*(~A6)*A5)+((~A2)*(~A3)*(~A4)*(~A6)*A5) , 
NAME: SLICE_X38Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+(A5*(~A1)*A4*A6)+(A5*(~A1)*A4*(~A6)*A2)+(A5*(~A1)*(~A4)*(~A6)*A2)+((~A5)*(~A1)*A4*A6)+((~A5)*(~A1)*A4*(~A6)*A2)+((~A5)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X46Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A6)+(A4*(~A1)*A3*(~A6)*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A6)+((~A4)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X38Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A3*A6)+(A4*(~A1)*A3*(~A6)*A2)+(A4*(~A1)*(~A3)*(~A6)*A2)+((~A4)*(~A1)*A3*A6)+((~A4)*(~A1)*A3*(~A6)*A2)+((~A4)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X46Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2)+(A1*(~A2)*A4*A6)+(A1*(~A2)*A4*(~A6)*A3)+(A1*(~A2)*(~A4)*(~A6)*A3)+((~A1)*(~A2)*A4*A6)+((~A1)*(~A2)*A4*(~A6)*A3)+((~A1)*(~A2)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X38Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A2)+(A1*(~A5)*(~A3)*(~A4)*A2)+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*A3*(~A4)*A2)+((~A1)*(~A5)*(~A3)*(~A4)*A2)) , 
NAME: SLICE_X46Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+(A4*(~A5)*A3*A2)+(A4*(~A5)*A3*(~A2)*A6)+(A4*(~A5)*(~A3)*(~A2)*A6)+((~A4)*(~A5)*A3*A2)+((~A4)*(~A5)*A3*(~A2)*A6)+((~A4)*(~A5)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X38Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A2*(~A5))+(A1*(~A4)*(~A5))+((~A1)*A4*A2*(~A5))) , 
NAME: SLICE_X46Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A2*(~A5))+(A1*(~A4)*(~A5))+((~A1)*A4*A2*(~A5))) , 
NAME: SLICE_X38Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X47Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2)+((~A4)*(~A2)) , 
NAME: SLICE_X39Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X47Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X39Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X47Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X39Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X47Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X39Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A4*A3) , 
NAME: SLICE_X46Y116/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X38Y116/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A4*A3) , 
NAME: SLICE_X38Y116/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X39Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X39Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X47Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2))) , 
NAME: SLICE_X47Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A5*A2)+(A3*(~A1)*A5*(~A2)*A6)+(A3*(~A1)*(~A5)*(~A2)*A6)+((~A3)*(~A1)*A5*A2)+((~A3)*(~A1)*A5*(~A2)*A6)+((~A3)*(~A1)*(~A5)*(~A2)*A6) , 
NAME: SLICE_X46Y108/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A3*A4)+(A5*(~A2)*A3*(~A4)*A6)+(A5*(~A2)*(~A3)*(~A4)*A6)+((~A5)*(~A2)*A3*A4)+((~A5)*(~A2)*A3*(~A4)*A6)+((~A5)*(~A2)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X38Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1)+(A4*(~A1)*A5*A6)+(A4*(~A1)*A5*(~A6)*A2)+(A4*(~A1)*(~A5)*(~A6)*A2)+((~A4)*(~A1)*A5*A6)+((~A4)*(~A1)*A5*(~A6)*A2)+((~A4)*(~A1)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X46Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+(A6*(~A5)*A2*A4)+(A6*(~A5)*A2*(~A4)*A1)+(A6*(~A5)*(~A2)*(~A4)*A1)+((~A6)*(~A5)*A2*A4)+((~A6)*(~A5)*A2*(~A4)*A1)+((~A6)*(~A5)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X38Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X47Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*(~A5)) , 
NAME: SLICE_X39Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6)+((~A1)*(~A6)) , 
NAME: SLICE_X47Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X39Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+((~A2)*(~A3)) , 
NAME: SLICE_X47Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5)+((~A2)*(~A5)) , 
NAME: SLICE_X39Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X47Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+((~A3)*(~A4))) , 
NAME: SLICE_X39Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A2)+(A3*(~A1)*A4*(~A2)*A5)+(A3*(~A1)*(~A4)*(~A2)*A5)+((~A3)*(~A1)*A4*A2)+((~A3)*(~A1)*A4*(~A2)*A5)+((~A3)*(~A1)*(~A4)*(~A2)*A5) , 
NAME: SLICE_X46Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+(A3*(~A5)*A4*A6)+(A3*(~A5)*A4*(~A6)*A1)+(A3*(~A5)*(~A4)*(~A6)*A1)+((~A3)*(~A5)*A4*A6)+((~A3)*(~A5)*A4*(~A6)*A1)+((~A3)*(~A5)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X38Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+(A6*(~A3)*A2*A4)+(A6*(~A3)*A2*(~A4)*A5)+(A6*(~A3)*(~A2)*(~A4)*A5)+((~A6)*(~A3)*A2*A4)+((~A6)*(~A3)*A2*(~A4)*A5)+((~A6)*(~A3)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X46Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+(A2*(~A4)*A5*A6)+(A2*(~A4)*A5*(~A6)*A3)+(A2*(~A4)*(~A5)*(~A6)*A3)+((~A2)*(~A4)*A5*A6)+((~A2)*(~A4)*A5*(~A6)*A3)+((~A2)*(~A4)*(~A5)*(~A6)*A3) , 
NAME: SLICE_X38Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1)+(A2*(~A1)*A6*A4)+(A2*(~A1)*A6*(~A4)*A3)+(A2*(~A1)*(~A6)*(~A4)*A3)+((~A2)*(~A1)*A6*A4)+((~A2)*(~A1)*A6*(~A4)*A3)+((~A2)*(~A1)*(~A6)*(~A4)*A3) , 
NAME: SLICE_X46Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6)+(A2*(~A6)*A4*A5)+(A2*(~A6)*A4*(~A5)*A3)+(A2*(~A6)*(~A4)*(~A5)*A3)+((~A2)*(~A6)*A4*A5)+((~A2)*(~A6)*A4*(~A5)*A3)+((~A2)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X38Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X46Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3)+(A2*(~A3)*A1*A5)+(A2*(~A3)*A1*(~A5)*A4)+(A2*(~A3)*(~A1)*(~A5)*A4)+((~A2)*(~A3)*A1*A5)+((~A2)*(~A3)*A1*(~A5)*A4)+((~A2)*(~A3)*(~A1)*(~A5)*A4) , 
NAME: SLICE_X46Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A5*A2)+(A4*(~A3)*A5*(~A2)*A1)+(A4*(~A3)*(~A5)*(~A2)*A1)+((~A4)*(~A3)*A5*A2)+((~A4)*(~A3)*A5*(~A2)*A1)+((~A4)*(~A3)*(~A5)*(~A2)*A1) , 
NAME: SLICE_X38Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*(~A2))) , 
NAME: SLICE_X47Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X39Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X39Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X47Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+((~A2)*(~A5))) , 
NAME: SLICE_X47Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X39Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X39Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X47Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+((~A4)*(~A2))) , 
NAME: SLICE_X47Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X39Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X39Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X47Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+((~A3)*(~A4))) , 
NAME: SLICE_X47Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X39Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X39Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X46Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+(A5*(~A3)*A1*A4)+(A5*(~A3)*A1*(~A4)*A2)+(A5*(~A3)*(~A1)*(~A4)*A2)+((~A5)*(~A3)*A1*A4)+((~A5)*(~A3)*A1*(~A4)*A2)+((~A5)*(~A3)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X46Y111/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X38Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A2*A1)+(A6*(~A4)*A2*(~A1)*A3)+(A6*(~A4)*(~A2)*(~A1)*A3)+((~A6)*(~A4)*A2*A1)+((~A6)*(~A4)*A2*(~A1)*A3)+((~A6)*(~A4)*(~A2)*(~A1)*A3) , 
NAME: SLICE_X38Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X47Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X47Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X47Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X39Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X39Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X51Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X35Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+((~A3)*(~A1))) , 
NAME: SLICE_X51Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+((~A5)*(~A4))) , 
NAME: SLICE_X51Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X35Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+((~A3)*(~A5))) , 
NAME: SLICE_X51Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*(~A4))) , 
NAME: SLICE_X35Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X51Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5)+((~A4)*(~A5)) , 
NAME: SLICE_X51Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+((~A5)*(~A4))) , 
NAME: SLICE_X51Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X51Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4)+((~A2)*(~A4)) , 
NAME: SLICE_X35Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X51Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4)+((~A3)*(~A4)) , 
NAME: SLICE_X35Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*(~A1)) , 
NAME: SLICE_X51Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X51Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X51Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X35Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X51Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X35Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X51Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X35Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X51Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X35Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X51Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+((~A2)*(~A5))) , 
NAME: SLICE_X35Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X51Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*(~A6)) , 
NAME: SLICE_X51Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X35Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X51Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X35Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X51Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+((~A1)*(~A5))) , 
NAME: SLICE_X35Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X51Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6)+((~A3)*(~A6)) , 
NAME: SLICE_X35Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X51Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X35Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+((~A5)*(~A2)) , 
NAME: SLICE_X51Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X35Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X51Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X35Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X51Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X35Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X51Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X35Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X51Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X35Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X51Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X35Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X51Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X35Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)) , 
NAME: SLICE_X51Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X35Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X51Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X51Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X35Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+((~A2)*(~A4))) , 
NAME: SLICE_X35Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X51Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+((~A4)*(~A3)) , 
NAME: SLICE_X51Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X35Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X35Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X51Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X51Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X35Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+((~A4)*(~A2))) , 
NAME: SLICE_X35Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X51Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*(~A1))) , 
NAME: SLICE_X51Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X35Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X35Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X49Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X49Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X34Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X49Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+((~A2)*(~A5))) , 
NAME: SLICE_X49Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X49Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X49Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X34Y111/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X49Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+((~A2)*(~A5))) , 
NAME: SLICE_X49Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+((~A4)*(~A3))) , 
NAME: SLICE_X49Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+((~A4)*(~A5))) , 
NAME: SLICE_X34Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*(~A1))) , 
NAME: SLICE_X49Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1)+((~A5)*(~A1)) , 
NAME: SLICE_X34Y112/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+((~A5)*(~A2))) , 
NAME: SLICE_X49Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y112/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*(~A3))) , 
NAME: SLICE_X49Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y112/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X49Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X34Y112/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*(~A1))) , 
NAME: SLICE_X49Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X34Y113/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+((~A3)*(~A4))) , 
NAME: SLICE_X49Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1)+((~A6)*(~A1)) , 
NAME: SLICE_X34Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+((~A2)*(~A3))) , 
NAME: SLICE_X49Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+((~A3)*(~A2))) , 
NAME: SLICE_X34Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+((~A5)*(~A4))) , 
NAME: SLICE_X49Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+((~A1)*(~A3))) , 
NAME: SLICE_X34Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+((~A4)*(~A2))) , 
NAME: SLICE_X49Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X34Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+((~A3)*(~A1))) , 
NAME: SLICE_X49Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5)+((~A3)*(~A5)) , 
NAME: SLICE_X34Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+((~A2)*(~A1))) , 
NAME: SLICE_X49Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3)+((~A5)*(~A3)) , 
NAME: SLICE_X34Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X49Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X49Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6)+((~A5)*(~A6)) , 
NAME: SLICE_X34Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+((~A3)*(~A1))) , 
NAME: SLICE_X49Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X49Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)+((~A4)*(~A2))) , 
NAME: SLICE_X49Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X34Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2)+((~A6)*(~A2)) , 
NAME: SLICE_X49Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X34Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A1))) , 
NAME: SLICE_X49Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+((~A4)*(~A1))) , 
NAME: SLICE_X49Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3)+((~A5)*(~A3))) , 
NAME: SLICE_X49Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X34Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X34Y117/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X49Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X49Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+((~A5)*(~A4)) , 
NAME: SLICE_X49Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+((~A5)*(~A4))) , 
NAME: SLICE_X49Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X34Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+((~A6)*(~A4)) , 
NAME: SLICE_X34Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+((~A1)*(~A2))) , 
NAME: SLICE_X49Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X34Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*(~A5)) , 
NAME: SLICE_X34Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+((~A5)*(~A1))) , 
NAME: SLICE_X49Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X34Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3)+((~A6)*(~A3)) , 
NAME: SLICE_X34Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X49Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X49Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X34Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X34Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y112/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y112/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y113/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y113/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y116/D5FF - 
CLASS: bel, 
NAME: SLICE_X38Y116/D5FF, 
TYPE: FF_INIT, 

SLICE_X38Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X38Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X38Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X38Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X38Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X38Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X38Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X38Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X38Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X35Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X35Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X35Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X34Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X34Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X40Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X39Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X39Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X39Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X39Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X39Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X39Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X39Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X39Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X42Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X44Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X42Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X47Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X40Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X40Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X47Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X40Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X40Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X40Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X40Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X40Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X40Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X40Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X40Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X40Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X40Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y111/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y111/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y111/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y111/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y114/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y114/C5FF, 
TYPE: FF_INIT, 

SLICE_X42Y112/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y112/C5FF, 
TYPE: FF_INIT, 

SLICE_X42Y111/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y111/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y111/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y111/C5FF, 
TYPE: FF_INIT, 

SLICE_X36Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X36Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X36Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X37Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y112/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y112/DFF, 
TYPE: REG_INIT, 

SLICE_X36Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X36Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X36Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X36Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X36Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X36Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X36Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X37Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X37Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X37Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X37Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X37Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X37Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X37Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X37Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X37Y111/DFF - 
CLASS: bel, 
NAME: SLICE_X37Y111/DFF, 
TYPE: REG_INIT, 

SLICE_X52Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X52Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X52Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y111/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y111/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X47Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X47Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X45Y116/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y116/A5FF, 
TYPE: FF_INIT, 

SLICE_X52Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X52Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X51Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X52Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X52Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X51Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X51Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y112/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y112/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y113/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y113/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y116/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y116/D5FF - 
CLASS: bel, 
NAME: SLICE_X46Y116/D5FF, 
TYPE: FF_INIT, 

SLICE_X46Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X46Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y111/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y111/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X51Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X51Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X49Y117/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X49Y117/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X45Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X45Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X47Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X49Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X47Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X47Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X46Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X46Y117/BFF - 
CLASS: bel, 
NAME: SLICE_X46Y117/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y108/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y108/BFF, 
TYPE: REG_INIT, 

SLICE_X46Y117/CFF - 
CLASS: bel, 
NAME: SLICE_X46Y117/CFF, 
TYPE: REG_INIT, 

SLICE_X46Y117/DFF - 
CLASS: bel, 
NAME: SLICE_X46Y117/DFF, 
TYPE: REG_INIT, 

SLICE_X51Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y108/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y108/CFF, 
TYPE: REG_INIT, 

SLICE_X51Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X51Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X51Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X51Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X50Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y108/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y108/DFF, 
TYPE: REG_INIT, 

SLICE_X44Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X44Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X44Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y111/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y111/B5FF, 
TYPE: FF_INIT, 

SLICE_X45Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y111/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y111/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y113/C5FF - 
CLASS: bel, 
NAME: SLICE_X44Y113/C5FF, 
TYPE: FF_INIT, 

SLICE_X44Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X45Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X45Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X45Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X45Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X46Y116/C5FF - 
CLASS: bel, 
NAME: SLICE_X46Y116/C5FF, 
TYPE: FF_INIT, 

SLICE_X44Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X45Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X45Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X45Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X45Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X45Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X48Y108/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y108/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y109/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y109/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y110/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y110/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y111/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y111/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y112/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y112/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y113/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y113/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y114/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y114/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y115/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y115/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y116/CARRY4 - 
CLASS: bel, 
NAME: SLICE_X48Y116/CARRY4, 
TYPE: CARRY4, 

SLICE_X48Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X50Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y112/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y112/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y113/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y113/DFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X49Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X49Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X49Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y115/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y115/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y117/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y117/AFF, 
TYPE: REG_INIT, 

SLICE_X49Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X49Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X48Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X48Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X48Y109/DFF - 
CLASS: bel, 
NAME: SLICE_X48Y109/DFF, 
TYPE: REG_INIT, 

SLICE_X50Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X50Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X50Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X50Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X48Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X48Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X48Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X44Y108/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X40Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X44Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5)) , 
NAME: SLICE_X43Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4)) , 
NAME: SLICE_X44Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X42Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A3)+((~A1)*(~A4)*A3)) , 
NAME: SLICE_X44Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A4)+((~A5)*(~A1)*A4)) , 
NAME: SLICE_X42Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X44Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3)) , 
NAME: SLICE_X43Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5)) , 
NAME: SLICE_X44Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5)) , 
NAME: SLICE_X41Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X45Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X45Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X41Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X45Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X45Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X40Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X40Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y111/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3)+(A5*(~A3)*A2)+((~A5)*(~A3)*A2) , 
NAME: SLICE_X45Y111/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X40Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X45Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X45Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X40Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2)+(A1*(~A2)*A4)+((~A1)*(~A2)*A4) , 
NAME: SLICE_X40Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y111/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X44Y111/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A3)+((~A5)*(~A4)*A3)) , 
NAME: SLICE_X41Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4)) , 
NAME: SLICE_X44Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2) , 
NAME: SLICE_X41Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X44Y113/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4)+(A2*(~A4)*A5)+((~A2)*(~A4)*A5) , 
NAME: SLICE_X44Y113/C5LUT, 
TYPE: LUT5, 

SLICE_X42Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2)) , 
NAME: SLICE_X42Y112/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X44Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A3)+((~A2)*(~A4)*A3)) , 
NAME: SLICE_X42Y112/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X44Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X42Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X45Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X42Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2)) , 
NAME: SLICE_X45Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4)) , 
NAME: SLICE_X42Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3)) , 
NAME: SLICE_X45Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2)) , 
NAME: SLICE_X42Y112/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X45Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1)) , 
NAME: SLICE_X42Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5)) , 
NAME: SLICE_X45Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4)) , 
NAME: SLICE_X43Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X44Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A4)+((~A1)*(~A5)*A4)) , 
NAME: SLICE_X44Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X43Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X44Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X44Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X42Y111/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A3)+((~A2)*(~A1)*A3) , 
NAME: SLICE_X44Y110/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X42Y112/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X44Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y111/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2) , 
NAME: SLICE_X42Y111/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1*(~A6))+(A5*(~A3)*(~A6))+((~A5)*A3*A1*(~A6)) , 
NAME: SLICE_X44Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A3)+((~A5)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X43Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X44Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X40Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A3)+((~A5)*(~A3)*A2)+((~A5)*(~A3)*(~A2)*A4) , 
NAME: SLICE_X40Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2)+((~A5)*(~A2)*A6)+((~A5)*(~A2)*(~A6)*A3) , 
NAME: SLICE_X44Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2))+(A3*(~A5)*(~A4)*(~A2))+((~A3)*A5*A4*(~A2)) , 
NAME: SLICE_X44Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X46Y116/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1) , 
NAME: SLICE_X46Y116/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y111/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X43Y111/B5LUT, 
TYPE: LUT5, 

SLICE_X40Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A2)+((~A3)*(~A2)*A1)+((~A3)*(~A2)*(~A1)*(~A6)) , 
NAME: SLICE_X40Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X45Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6)+((~A4)*(~A6)*A2)+((~A4)*(~A6)*(~A2)*(~A5)) , 
NAME: SLICE_X45Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X40Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A4)+((~A5)*(~A4)*A1)+((~A5)*(~A4)*(~A1)*A6)+((~A5)*(~A4)*(~A1)*(~A6)*A3) , 
NAME: SLICE_X40Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A1)+((~A5)*(~A1)*A3)+((~A5)*(~A1)*(~A3)*A6)+((~A5)*(~A1)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X45Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A1)+((~A6)*(~A4)*(~A1)*A2)+((~A6)*(~A4)*(~A1)*(~A2)*A3) , 
NAME: SLICE_X42Y111/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A5)+((~A6)*(~A5)*A3)+((~A6)*(~A5)*(~A3)*A4)+((~A6)*(~A5)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X45Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5)+((~A5)*A2)+((~A5)*(~A2)*A4)+((~A5)*(~A2)*(~A4)*A1)+((~A5)*(~A2)*(~A4)*(~A1)*A3) , 
NAME: SLICE_X42Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X45Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A6)+((~A2)*(~A1)*(~A6)*A4)+((~A2)*(~A1)*(~A6)*(~A4)*A5) , 
NAME: SLICE_X45Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A4)*(~A2)*(~A1)*(~A3)) , 
NAME: SLICE_X41Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X45Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A5)*(~A6)*(~A3)) , 
NAME: SLICE_X45Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A3)+((~A4)*(~A3)*A2)+((~A4)*(~A3)*(~A2)*A6) , 
NAME: SLICE_X41Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A5)+((~A1)*(~A5)*A4)+((~A1)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X44Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A2)+((~A6)*(~A2)*A1)+((~A6)*(~A2)*(~A1)*A5) , 
NAME: SLICE_X42Y112/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*A2)+((~A1)*(~A2)*A4)+((~A1)*(~A2)*(~A4)*A5) , 
NAME: SLICE_X44Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X44Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X44Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1) , 
NAME: SLICE_X42Y112/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X45Y109/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X42Y114/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5) , 
NAME: SLICE_X45Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1)+(A2*(~A1)*A5)+((~A2)*(~A1)*A5) , 
NAME: SLICE_X42Y114/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1)+(A4*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X45Y110/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y114/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A1)+((~A3)*(~A5)*A1) , 
NAME: SLICE_X42Y114/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X45Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y112/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A1)+((~A4)*(~A5)*A1) , 
NAME: SLICE_X42Y112/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X44Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y111/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5)+(A3*(~A5)*A2)+((~A3)*(~A5)*A2) , 
NAME: SLICE_X42Y111/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X45Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1)+(A3*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X45Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y111/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2) , 
NAME: SLICE_X43Y111/C5LUT, 
TYPE: LUT5, 

SLICE_X53Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A1*A5*(~A3))+(A6*A4*(~A2)*(~A3))+(A6*(~A4)*A1*A5*(~A3))+((~A6)*A2*A1*A5*(~A3))+((~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X53Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X53Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2)+((~A2)*A1)+((~A2)*(~A1)*A3)+((~A2)*(~A1)*(~A3)*A5)+((~A2)*(~A1)*(~A3)*(~A5)*A6)+((~A2)*(~A1)*(~A3)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X53Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1*(~A3))+((~A4)*(~A1)) , 
NAME: SLICE_X50Y116/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X53Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X53Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X48Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A5))+(A4*(~A2))+((~A4)*A2*A5)) , 
NAME: SLICE_X48Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A6))+(A5*(~A4))+((~A5)*A4*A6) , 
NAME: SLICE_X36Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A3))+(A5*(~A2))+((~A5)*A2*A3)) , 
NAME: SLICE_X48Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A6))+(A4*(~A1))+((~A4)*A1*A6) , 
NAME: SLICE_X36Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A2))+(A3*(~A5))+((~A3)*A5*A2)) , 
NAME: SLICE_X48Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A2))+(A4*(~A1))+((~A4)*A1*A2) , 
NAME: SLICE_X36Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A3))+(A4*(~A5))+((~A4)*A5*A3)) , 
NAME: SLICE_X48Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A4))+(A2*(~A3))+((~A2)*A3*A4)) , 
NAME: SLICE_X36Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A6))+(A4*(~A2))+((~A4)*A2*A6) , 
NAME: SLICE_X48Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A4))+(A6*(~A5))+((~A6)*A5*A4) , 
NAME: SLICE_X36Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A6))+(A1*(~A2))+((~A1)*A2*A6) , 
NAME: SLICE_X48Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A5))+(A1*(~A6))+((~A1)*A6*A5) , 
NAME: SLICE_X36Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A3))+(A2*(~A4))+((~A2)*A4*A3)) , 
NAME: SLICE_X48Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A4))+(A1*(~A2))+((~A1)*A2*A4)) , 
NAME: SLICE_X36Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A2))+(A3*(~A4))+((~A3)*A4*A2)) , 
NAME: SLICE_X48Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4))+(A5*(~A1))+((~A5)*A1*A4)) , 
NAME: SLICE_X36Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*(~A3))+(A5*(~A2))+((~A5)*A2*A3)) , 
NAME: SLICE_X48Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A6))+(A4*(~A5))+((~A4)*A5*A6) , 
NAME: SLICE_X36Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A1))+(A3*(~A2))+((~A3)*A2*A1)) , 
NAME: SLICE_X48Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6))+(A5*(~A3))+((~A5)*A3*A6) , 
NAME: SLICE_X36Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A3))+(A4*(~A2))+((~A4)*A2*A3)) , 
NAME: SLICE_X48Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*(~A3))+(A6*(~A5))+((~A6)*A5*A3) , 
NAME: SLICE_X36Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A1))+(A2*(~A4))+((~A2)*A4*A1)) , 
NAME: SLICE_X48Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A2))+(A4*(~A5))+((~A4)*A5*A2)) , 
NAME: SLICE_X36Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A3))+(A5*(~A6))+((~A5)*A6*A3) , 
NAME: SLICE_X48Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A6))+(A2*(~A4))+((~A2)*A4*A6) , 
NAME: SLICE_X36Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A1))+(A2*(~A4))+((~A2)*A4*A1)) , 
NAME: SLICE_X48Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*(~A4))+(A5*(~A3))+((~A5)*A3*A4)) , 
NAME: SLICE_X36Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A1))+(A4*(~A3))+((~A4)*A3*A1)) , 
NAME: SLICE_X48Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A4))+(A3*(~A2))+((~A3)*A2*A4)) , 
NAME: SLICE_X36Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))+(A5*(~A4))+((~A5)*A4*A3)) , 
NAME: SLICE_X48Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A4))+(A3*(~A2))+((~A3)*A2*A4)) , 
NAME: SLICE_X36Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A3))+(A5*(~A4))+((~A5)*A4*A3) , 
NAME: SLICE_X48Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A1))+(A6*(~A4))+((~A6)*A4*A1) , 
NAME: SLICE_X36Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A6))+(A4*(~A2))+((~A4)*A2*A6) , 
NAME: SLICE_X48Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*(~A1))+(A2*(~A5))+((~A2)*A5*A1) , 
NAME: SLICE_X36Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A1))+(A4*(~A2))+((~A4)*A2*A1)) , 
NAME: SLICE_X48Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A5))+(A2*(~A4))+((~A2)*A4*A5)) , 
NAME: SLICE_X36Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))+(A5*(~A4))+((~A5)*A4*A3)) , 
NAME: SLICE_X48Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A4))+(A3*(~A2))+((~A3)*A2*A4)) , 
NAME: SLICE_X36Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4))+(A5*(~A1))+((~A5)*A1*A4) , 
NAME: SLICE_X48Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A1))+(A3*(~A6))+((~A3)*A6*A1) , 
NAME: SLICE_X36Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A6))+(A4*(~A1))+((~A4)*A1*A6) , 
NAME: SLICE_X48Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*(~A1))+(A4*(~A5))+((~A4)*A5*A1) , 
NAME: SLICE_X36Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A3))+(A4*(~A5))+((~A4)*A5*A3)) , 
NAME: SLICE_X48Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1*(~A5))+(A3*(~A1))+((~A3)*A1*A5)) , 
NAME: SLICE_X36Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A3))+(A4*(~A5))+((~A4)*A5*A3)) , 
NAME: SLICE_X48Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1*(~A5))+(A4*(~A1))+((~A4)*A1*A5)) , 
NAME: SLICE_X36Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A5))+(A3*(~A4))+((~A3)*A4*A5)) , 
NAME: SLICE_X48Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A1))+(A5*(~A6))+((~A5)*A6*A1) , 
NAME: SLICE_X36Y116/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A5))+(A2*(~A4))+((~A2)*A4*A5)) , 
NAME: SLICE_X48Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1))+(A4*(~A6))+((~A4)*A6*A1) , 
NAME: SLICE_X36Y116/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A1))+(A2*(~A4))+((~A2)*A4*A1)) , 
NAME: SLICE_X48Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A3))+(A4*(~A2))+((~A4)*A2*A3) , 
NAME: SLICE_X36Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A1))+(A3*(~A2))+((~A3)*A2*A1)) , 
NAME: SLICE_X48Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A3))+(A5*(~A1))+((~A5)*A1*A3) , 
NAME: SLICE_X36Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A2))+(A6*(~A3))+((~A6)*A3*A2) , 
NAME: SLICE_X48Y116/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A3))+(A4*(~A2))+((~A4)*A2*A3) , 
NAME: SLICE_X36Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*(~A6))+(A2*(~A4))+((~A2)*A4*A6) , 
NAME: SLICE_X48Y116/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5))+(A2*(~A3))+((~A2)*A3*A5) , 
NAME: SLICE_X36Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X48Y108/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A1))+(A5*(~A4))+((~A5)*A4*A1)) , 
NAME: SLICE_X48Y108/D6LUT, 
TYPE: LUT6, 

SLICE_X36Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*(~A6))+(A5*(~A4))+((~A5)*A4*A6) , 
NAME: SLICE_X36Y109/D6LUT, 
TYPE: LUT6, 

SLICE_X48Y108/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4*(~A3))+(A2*(~A4))+((~A2)*A4*A3)) , 
NAME: SLICE_X48Y108/C6LUT, 
TYPE: LUT6, 

SLICE_X36Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))+(A5*(~A4))+((~A5)*A4*A3)) , 
NAME: SLICE_X36Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X48Y108/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3*(~A4))+(A2*(~A3))+((~A2)*A3*A4)) , 
NAME: SLICE_X48Y108/B6LUT, 
TYPE: LUT6, 

SLICE_X36Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A4))+(A3*(~A2))+((~A3)*A2*A4)) , 
NAME: SLICE_X36Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A5))+(A3*(~A4))+((~A3)*A4*A5)) , 
NAME: SLICE_X48Y108/A6LUT, 
TYPE: LUT6, 

SLICE_X36Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A4))+(A3*(~A5))+((~A3)*A5*A4)) , 
NAME: SLICE_X36Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X50Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A2)+(A6*(~A4)*A5*A1)+(A6*(~A4)*A5*(~A1)*A2)+(A6*(~A4)*(~A5)*(~A1)*A2)+((~A6)*A4*(~A1)*A2)+((~A6)*(~A4)*A5*A1)+((~A6)*(~A4)*A5*(~A1)*A2)+((~A6)*(~A4)*(~A5)*(~A1)*A2) , 
NAME: SLICE_X50Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A5)+(A6*(~A4)*A3*A1)+(A6*(~A4)*A3*(~A1)*A5)+(A6*(~A4)*(~A3)*(~A1)*A5)+((~A6)*A4*(~A1)*A5)+((~A6)*(~A4)*A3*A1)+((~A6)*(~A4)*A3*(~A1)*A5)+((~A6)*(~A4)*(~A3)*(~A1)*A5) , 
NAME: SLICE_X50Y111/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1)+(A2*A6*(~A1)*A4)+(A2*(~A6)*A5*A1)+(A2*(~A6)*A5*(~A1)*A4)+(A2*(~A6)*(~A5)*(~A1)*A4)+((~A2)*A6*(~A1)*A4)+((~A2)*(~A6)*A5*A1)+((~A2)*(~A6)*A5*(~A1)*A4)+((~A2)*(~A6)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X50Y111/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A2)+(A6*(~A5)*A4*A1)+(A6*(~A5)*A4*(~A1)*A2)+(A6*(~A5)*(~A4)*(~A1)*A2)+((~A6)*A5*(~A1)*A2)+((~A6)*(~A5)*A4*A1)+((~A6)*(~A5)*A4*(~A1)*A2)+((~A6)*(~A5)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X50Y112/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A6)+(A3*(~A5)*A2*A1)+(A3*(~A5)*A2*(~A1)*A6)+(A3*(~A5)*(~A2)*(~A1)*A6)+((~A3)*A5*(~A1)*A6)+((~A3)*(~A5)*A2*A1)+((~A3)*(~A5)*A2*(~A1)*A6)+((~A3)*(~A5)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X50Y112/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6)+(A1*(~A3)*A2*A5)+(A1*(~A3)*A2*(~A5)*A6)+(A1*(~A3)*(~A2)*(~A5)*A6)+((~A1)*A3*(~A5)*A6)+((~A1)*(~A3)*A2*A5)+((~A1)*(~A3)*A2*(~A5)*A6)+((~A1)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X50Y112/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A2)+(A1*(~A3)*A4*A5)+(A1*(~A3)*A4*(~A5)*A2)+(A1*(~A3)*(~A4)*(~A5)*A2)+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*A4*A5)+((~A1)*(~A3)*A4*(~A5)*A2)+((~A1)*(~A3)*(~A4)*(~A5)*A2) , 
NAME: SLICE_X50Y112/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A5)+(A6*A3*(~A5)*A1)+(A6*(~A3)*A4*A5)+(A6*(~A3)*A4*(~A5)*A1)+(A6*(~A3)*(~A4)*(~A5)*A1)+((~A6)*A3*(~A5)*A1)+((~A6)*(~A3)*A4*A5)+((~A6)*(~A3)*A4*(~A5)*A1)+((~A6)*(~A3)*(~A4)*(~A5)*A1) , 
NAME: SLICE_X50Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A1)+(A3*A6*(~A1)*A4)+(A3*(~A6)*A2*A1)+(A3*(~A6)*A2*(~A1)*A4)+(A3*(~A6)*(~A2)*(~A1)*A4)+((~A3)*A6*(~A1)*A4)+((~A3)*(~A6)*A2*A1)+((~A3)*(~A6)*A2*(~A1)*A4)+((~A3)*(~A6)*(~A2)*(~A1)*A4) , 
NAME: SLICE_X50Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3)+(A1*A4*(~A3)*A6)+(A1*(~A4)*A2*A3)+(A1*(~A4)*A2*(~A3)*A6)+(A1*(~A4)*(~A2)*(~A3)*A6)+((~A1)*A4*(~A3)*A6)+((~A1)*(~A4)*A2*A3)+((~A1)*(~A4)*A2*(~A3)*A6)+((~A1)*(~A4)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X50Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A4)+(A5*(~A6)*A1*A3)+(A5*(~A6)*A1*(~A3)*A4)+(A5*(~A6)*(~A1)*(~A3)*A4)+((~A5)*A6*(~A3)*A4)+((~A5)*(~A6)*A1*A3)+((~A5)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X50Y113/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A6)+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A6)+(A3*(~A4)*(~A2)*(~A1)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A2*A1)+((~A3)*(~A4)*A2*(~A1)*A6)+((~A3)*(~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X50Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A2)+(A6*(~A3)*A4*A1)+(A6*(~A3)*A4*(~A1)*A2)+(A6*(~A3)*(~A4)*(~A1)*A2)+((~A6)*A3*(~A1)*A2)+((~A6)*(~A3)*A4*A1)+((~A6)*(~A3)*A4*(~A1)*A2)+((~A6)*(~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X50Y114/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A1)+(A3*A4*(~A1)*A6)+(A3*(~A4)*A2*A1)+(A3*(~A4)*A2*(~A1)*A6)+(A3*(~A4)*(~A2)*(~A1)*A6)+((~A3)*A4*(~A1)*A6)+((~A3)*(~A4)*A2*A1)+((~A3)*(~A4)*A2*(~A1)*A6)+((~A3)*(~A4)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X50Y114/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5)+(A1*A4*(~A5)*A6)+(A1*(~A4)*A2*A5)+(A1*(~A4)*A2*(~A5)*A6)+(A1*(~A4)*(~A2)*(~A5)*A6)+((~A1)*A4*(~A5)*A6)+((~A1)*(~A4)*A2*A5)+((~A1)*(~A4)*A2*(~A5)*A6)+((~A1)*(~A4)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X50Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A4)+(A5*(~A6)*A1*A3)+(A5*(~A6)*A1*(~A3)*A4)+(A5*(~A6)*(~A1)*(~A3)*A4)+((~A5)*A6*(~A3)*A4)+((~A5)*(~A6)*A1*A3)+((~A5)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X50Y114/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A2)+(A6*(~A4)*A3*A5)+(A6*(~A4)*A3*(~A5)*A2)+(A6*(~A4)*(~A3)*(~A5)*A2)+((~A6)*A4*(~A5)*A2)+((~A6)*(~A4)*A3*A5)+((~A6)*(~A4)*A3*(~A5)*A2)+((~A6)*(~A4)*(~A3)*(~A5)*A2) , 
NAME: SLICE_X50Y115/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A6)+(A5*(~A3)*A2*A1)+(A5*(~A3)*A2*(~A1)*A6)+(A5*(~A3)*(~A2)*(~A1)*A6)+((~A5)*A3*(~A1)*A6)+((~A5)*(~A3)*A2*A1)+((~A5)*(~A3)*A2*(~A1)*A6)+((~A5)*(~A3)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X50Y115/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3)+(A4*A6*(~A3)*A1)+(A4*(~A6)*A2*A3)+(A4*(~A6)*A2*(~A3)*A1)+(A4*(~A6)*(~A2)*(~A3)*A1)+((~A4)*A6*(~A3)*A1)+((~A4)*(~A6)*A2*A3)+((~A4)*(~A6)*A2*(~A3)*A1)+((~A4)*(~A6)*(~A2)*(~A3)*A1) , 
NAME: SLICE_X50Y115/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A2)+(A1*(~A6)*A4*A3)+(A1*(~A6)*A4*(~A3)*A2)+(A1*(~A6)*(~A4)*(~A3)*A2)+((~A1)*A6*(~A3)*A2)+((~A1)*(~A6)*A4*A3)+((~A1)*(~A6)*A4*(~A3)*A2)+((~A1)*(~A6)*(~A4)*(~A3)*A2) , 
NAME: SLICE_X50Y115/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A1)+(A3*(~A5)*A4*A6)+(A3*(~A5)*A4*(~A6)*A1)+(A3*(~A5)*(~A4)*(~A6)*A1)+((~A3)*A5*(~A6)*A1)+((~A3)*(~A5)*A4*A6)+((~A3)*(~A5)*A4*(~A6)*A1)+((~A3)*(~A5)*(~A4)*(~A6)*A1) , 
NAME: SLICE_X50Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A4)+(A1*A5*(~A4)*A6)+(A1*(~A5)*A3*A4)+(A1*(~A5)*A3*(~A4)*A6)+(A1*(~A5)*(~A3)*(~A4)*A6)+((~A1)*A5*(~A4)*A6)+((~A1)*(~A5)*A3*A4)+((~A1)*(~A5)*A3*(~A4)*A6)+((~A1)*(~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X50Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5*A3)+(A1*A5*(~A3)*A6)+(A1*(~A5)*A2*A3)+(A1*(~A5)*A2*(~A3)*A6)+(A1*(~A5)*(~A2)*(~A3)*A6)+((~A1)*A5*(~A3)*A6)+((~A1)*(~A5)*A2*A3)+((~A1)*(~A5)*A2*(~A3)*A6)+((~A1)*(~A5)*(~A2)*(~A3)*A6) , 
NAME: SLICE_X50Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A4)+(A5*(~A6)*A2*A3)+(A5*(~A6)*A2*(~A3)*A4)+(A5*(~A6)*(~A2)*(~A3)*A4)+((~A5)*A6*(~A3)*A4)+((~A5)*(~A6)*A2*A3)+((~A5)*(~A6)*A2*(~A3)*A4)+((~A5)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X48Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X48Y117/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A6)+(A1*(~A2)*A4*A3)+(A1*(~A2)*A4*(~A3)*A6)+(A1*(~A2)*(~A4)*(~A3)*A6)+((~A1)*A2*(~A3)*A6)+((~A1)*(~A2)*A4*A3)+((~A1)*(~A2)*A4*(~A3)*A6)+((~A1)*(~A2)*(~A4)*(~A3)*A6) , 
NAME: SLICE_X48Y117/C6LUT, 
TYPE: LUT6, 

SLICE_X50Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A4)+(A5*(~A2)*A3*A1)+(A5*(~A2)*A3*(~A1)*A4)+(A5*(~A2)*(~A3)*(~A1)*A4)+((~A5)*A2*(~A1)*A4)+((~A5)*(~A2)*A3*A1)+((~A5)*(~A2)*A3*(~A1)*A4)+((~A5)*(~A2)*(~A3)*(~A1)*A4) , 
NAME: SLICE_X50Y117/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X37Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A4)+(A1*(~A6)*A2*A3)+(A1*(~A6)*A2*(~A3)*A4)+(A1*(~A6)*(~A2)*(~A3)*A4)+((~A1)*A6*(~A3)*A4)+((~A1)*(~A6)*A2*A3)+((~A1)*(~A6)*A2*(~A3)*A4)+((~A1)*(~A6)*(~A2)*(~A3)*A4) , 
NAME: SLICE_X37Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X44Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A2) , 
NAME: SLICE_X44Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X50Y116/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A5*A4) , 
NAME: SLICE_X50Y116/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X40Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A4)*(~A6)) , 
NAME: SLICE_X40Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X46Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A4)*(~A3)) , 
NAME: SLICE_X46Y114/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X48Y117/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3) , 
NAME: SLICE_X48Y117/A6LUT, 
TYPE: LUT6, 

SLICE_X37Y117/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3) , 
NAME: SLICE_X37Y117/B6LUT, 
TYPE: LUT6, 

SLICE_X50Y109/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3)+(A5*A6*(~A3)*A4)+(A5*(~A6)*A1*A3)+(A5*(~A6)*A1*(~A3)*A4)+(A5*(~A6)*(~A1)*(~A3)*A4)+((~A5)*A6*(~A3)*A4)+((~A5)*(~A6)*A1*A3)+((~A5)*(~A6)*A1*(~A3)*A4)+((~A5)*(~A6)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X50Y109/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1)+(A3*A5*(~A1)*A6)+(A3*(~A5)*A4*A1)+(A3*(~A5)*A4*(~A1)*A6)+(A3*(~A5)*(~A4)*(~A1)*A6)+((~A3)*A5*(~A1)*A6)+((~A3)*(~A5)*A4*A1)+((~A3)*(~A5)*A4*(~A1)*A6)+((~A3)*(~A5)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X50Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5)+(A4*A3*(~A5)*A6)+(A4*(~A3)*A2*A5)+(A4*(~A3)*A2*(~A5)*A6)+(A4*(~A3)*(~A2)*(~A5)*A6)+((~A4)*A3*(~A5)*A6)+((~A4)*(~A3)*A2*A5)+((~A4)*(~A3)*A2*(~A5)*A6)+((~A4)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X50Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5)+(A1*A3*(~A5)*A6)+(A1*(~A3)*A2*A5)+(A1*(~A3)*A2*(~A5)*A6)+(A1*(~A3)*(~A2)*(~A5)*A6)+((~A1)*A3*(~A5)*A6)+((~A1)*(~A3)*A2*A5)+((~A1)*(~A3)*A2*(~A5)*A6)+((~A1)*(~A3)*(~A2)*(~A5)*A6) , 
NAME: SLICE_X50Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A5*A3)+(A2*A5*(~A3)*A4)+(A2*(~A5)*A1*A3)+(A2*(~A5)*A1*(~A3)*A4)+(A2*(~A5)*(~A1)*(~A3)*A4)+((~A2)*A5*(~A3)*A4)+((~A2)*(~A5)*A1*A3)+((~A2)*(~A5)*A1*(~A3)*A4)+((~A2)*(~A5)*(~A1)*(~A3)*A4) , 
NAME: SLICE_X50Y110/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3)+(A1*A6*(~A3)*A5)+(A1*(~A6)*A2*A3)+(A1*(~A6)*A2*(~A3)*A5)+(A1*(~A6)*(~A2)*(~A3)*A5)+((~A1)*A6*(~A3)*A5)+((~A1)*(~A6)*A2*A3)+((~A1)*(~A6)*A2*(~A3)*A5)+((~A1)*(~A6)*(~A2)*(~A3)*A5) , 
NAME: SLICE_X50Y111/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X50Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A5)+(A1*A6*(~A5)*A3)+(A1*(~A6)*A4*A5)+(A1*(~A6)*A4*(~A5)*A3)+(A1*(~A6)*(~A4)*(~A5)*A3)+((~A1)*A6*(~A5)*A3)+((~A1)*(~A6)*A4*A5)+((~A1)*(~A6)*A4*(~A5)*A3)+((~A1)*(~A6)*(~A4)*(~A5)*A3) , 
NAME: SLICE_X50Y111/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y108/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X42Y108/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A4)+((~A3)*(~A1)*A4)) , 
NAME: SLICE_X43Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A4)+((~A2)*(~A3)*A4)) , 
NAME: SLICE_X42Y110/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X44Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)+(A1*(~A4)*A2)+((~A1)*(~A4)*A2)) , 
NAME: SLICE_X44Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*(~A2)*A5)) , 
NAME: SLICE_X43Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X44Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)+(A1*(~A2)*A5)+((~A1)*(~A2)*A5)) , 
NAME: SLICE_X44Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y111/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A1)+((~A4)*(~A3)*A1)) , 
NAME: SLICE_X41Y111/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)+(A4*(~A5)*A2)+((~A4)*(~A5)*A2)) , 
NAME: SLICE_X43Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y112/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A5)+((~A4)*(~A1)*A5)) , 
NAME: SLICE_X43Y112/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X42Y113/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y113/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A1)+((~A2)*(~A5)*A1)) , 
NAME: SLICE_X41Y113/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2)) , 
NAME: SLICE_X43Y109/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4)) , 
NAME: SLICE_X41Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)+(A3*(~A2)*A5)+((~A3)*(~A2)*A5)) , 
NAME: SLICE_X43Y113/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4)+(A3*(~A4)*A2)+((~A3)*(~A4)*A2)) , 
NAME: SLICE_X43Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A3)+((~A1)*(~A5)*A3)) , 
NAME: SLICE_X41Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2)) , 
NAME: SLICE_X41Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y114/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X41Y114/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y115/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)+(A1*(~A3)*A5)+((~A1)*(~A3)*A5)) , 
NAME: SLICE_X43Y115/A6LUT, 
TYPE: LUT6, 

SLICE_X43Y115/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1)+(A5*(~A1)*A2)+((~A5)*(~A1)*A2)) , 
NAME: SLICE_X43Y115/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y115/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)+(A2*(~A3)*A1)+((~A2)*(~A3)*A1)) , 
NAME: SLICE_X43Y115/C6LUT, 
TYPE: LUT6, 

SLICE_X42Y116/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5)+(A1*(~A5)*A2)+((~A1)*(~A5)*A2)) , 
NAME: SLICE_X42Y116/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y109/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A1)+((~A5)*(~A4)*A1)) , 
NAME: SLICE_X42Y109/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y116/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A3)+((~A2)*(~A5)*A3)) , 
NAME: SLICE_X42Y116/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X52Y115/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1)+((~A1)*(~A2)) , 
NAME: SLICE_X52Y115/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y116/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A1)+(A3*(~A1)*A2)+((~A3)*(~A1)*A2)) , 
NAME: SLICE_X42Y116/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)+(A2*(~A5)*A4)+((~A2)*(~A5)*A4)) , 
NAME: SLICE_X43Y109/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y109/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3)+(A4*(~A3)*A5)+((~A4)*(~A3)*A5)) , 
NAME: SLICE_X42Y109/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)+(A2*(~A4)*A1)+((~A2)*(~A4)*A1)) , 
NAME: SLICE_X42Y109/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y109/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X43Y109/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y110/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)+(A5*(~A4)*A2)+((~A5)*(~A4)*A2)) , 
NAME: SLICE_X41Y110/A6LUT, 
TYPE: LUT6, 

SLICE_X41Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)+(A5*(~A2)*A4)+((~A5)*(~A2)*A4)) , 
NAME: SLICE_X41Y110/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y114/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A1)+(A4*(~A1)*A3)+((~A4)*(~A1)*A3)) , 
NAME: SLICE_X41Y114/D6LUT, 
TYPE: LUT6, 

SLICE_X42Y108/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y108/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X44Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X44Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X44Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X44Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y111/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y111/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y112/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y112/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y113/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y113/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y114/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y114/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y115/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y115/AFF, 
TYPE: REG_INIT, 

SLICE_X43Y115/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y115/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y115/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y115/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y116/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y116/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y109/AFF - 
CLASS: bel, 
NAME: SLICE_X42Y109/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y116/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y116/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y116/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y116/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y109/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y109/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y109/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y109/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y110/AFF - 
CLASS: bel, 
NAME: SLICE_X41Y110/AFF, 
TYPE: REG_INIT, 

SLICE_X41Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y114/DFF - 
CLASS: bel, 
NAME: SLICE_X41Y114/DFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3)+((~A3)*A1*A4)+((~A3)*(~A1))) , 
NAME: SLICE_X42Y113/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X43Y112/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2*(~A1))) , 
NAME: SLICE_X43Y112/B6LUT, 
TYPE: LUT6, 

SLICE_X42Y110/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))) , 
NAME: SLICE_X42Y110/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X41Y111/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2*(~A3))) , 
NAME: SLICE_X41Y111/B6LUT, 
TYPE: LUT6, 

SLICE_X43Y112/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A4))) , 
NAME: SLICE_X43Y112/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y112/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A4)) , 
NAME: SLICE_X43Y112/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y111/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*(~A3)) , 
NAME: SLICE_X41Y111/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A3)) , 
NAME: SLICE_X42Y110/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y112/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A4))) , 
NAME: SLICE_X43Y112/D6LUT, 
TYPE: LUT6, 

SLICE_X41Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*(~A1))) , 
NAME: SLICE_X41Y113/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y113/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*(~A1)) , 
NAME: SLICE_X41Y113/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A4))) , 
NAME: SLICE_X43Y110/C6LUT, 
TYPE: LUT6, 

SLICE_X43Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A1)) , 
NAME: SLICE_X43Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y112/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A4)) , 
NAME: SLICE_X43Y112/D5LUT, 
TYPE: LUT5, 

SLICE_X43Y114/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A2))) , 
NAME: SLICE_X43Y114/A6LUT, 
TYPE: LUT6, 

SLICE_X42Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A4)) , 
NAME: SLICE_X42Y113/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y114/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A4*(~A2))) , 
NAME: SLICE_X43Y114/B6LUT, 
TYPE: LUT6, 

SLICE_X41Y111/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*(~A1))) , 
NAME: SLICE_X41Y111/C6LUT, 
TYPE: LUT6, 

SLICE_X41Y111/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*(~A1))) , 
NAME: SLICE_X41Y111/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y113/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*(~A4))) , 
NAME: SLICE_X43Y113/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y110/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*(~A4)) , 
NAME: SLICE_X43Y110/C5LUT, 
TYPE: LUT5, 

SLICE_X42Y113/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4*(~A3))) , 
NAME: SLICE_X42Y113/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y110/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*(~A4))) , 
NAME: SLICE_X42Y110/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X42Y110/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A4)) , 
NAME: SLICE_X42Y110/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y110/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2*(~A4))) , 
NAME: SLICE_X43Y110/D6LUT, 
TYPE: LUT6, 

SLICE_X43Y110/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A5*(~A4)) , 
NAME: SLICE_X43Y110/D5LUT, 
TYPE: LUT5, 

SLICE_X42Y113/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*(~A3)) , 
NAME: SLICE_X42Y113/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A2)) , 
NAME: SLICE_X43Y114/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y113/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A4)) , 
NAME: SLICE_X43Y113/D5LUT, 
TYPE: LUT5, 

SLICE_X41Y111/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2*(~A1)) , 
NAME: SLICE_X41Y111/D5LUT, 
TYPE: LUT5, 

SLICE_X41Y111/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*(~A1)) , 
NAME: SLICE_X41Y111/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A2)) , 
NAME: SLICE_X43Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y113/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y113/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y112/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y112/BFF, 
TYPE: REG_INIT, 

SLICE_X42Y110/BFF - 
CLASS: bel, 
NAME: SLICE_X42Y110/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y111/BFF - 
CLASS: bel, 
NAME: SLICE_X41Y111/BFF, 
TYPE: REG_INIT, 

SLICE_X43Y112/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y112/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y112/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y112/C5FF, 
TYPE: FF_INIT, 

SLICE_X41Y111/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y111/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y112/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y112/DFF, 
TYPE: REG_INIT, 

SLICE_X41Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y113/C5FF - 
CLASS: bel, 
NAME: SLICE_X41Y113/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X43Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X43Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y112/D5FF - 
CLASS: bel, 
NAME: SLICE_X43Y112/D5FF, 
TYPE: FF_INIT, 

SLICE_X43Y114/AFF - 
CLASS: bel, 
NAME: SLICE_X43Y114/AFF, 
TYPE: REG_INIT, 

SLICE_X42Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y114/BFF - 
CLASS: bel, 
NAME: SLICE_X43Y114/BFF, 
TYPE: REG_INIT, 

SLICE_X41Y111/CFF - 
CLASS: bel, 
NAME: SLICE_X41Y111/CFF, 
TYPE: REG_INIT, 

SLICE_X41Y111/DFF - 
CLASS: bel, 
NAME: SLICE_X41Y111/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y113/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y113/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y110/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y110/C5FF, 
TYPE: FF_INIT, 

SLICE_X42Y113/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y113/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y110/CFF - 
CLASS: bel, 
NAME: SLICE_X42Y110/CFF, 
TYPE: REG_INIT, 

SLICE_X42Y110/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y110/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y110/DFF - 
CLASS: bel, 
NAME: SLICE_X43Y110/DFF, 
TYPE: REG_INIT, 

SLICE_X43Y110/D5FF - 
CLASS: bel, 
NAME: SLICE_X43Y110/D5FF, 
TYPE: FF_INIT, 

SLICE_X42Y113/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y113/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y113/D5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/D5FF, 
TYPE: FF_INIT, 

SLICE_X41Y111/D5FF - 
CLASS: bel, 
NAME: SLICE_X41Y111/D5FF, 
TYPE: FF_INIT, 

SLICE_X41Y111/C5FF - 
CLASS: bel, 
NAME: SLICE_X41Y111/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y108/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4)+(A3*(~A4)*A1)+((~A3)*A5*(~A4)*A1)+((~A3)*(~A5)*A4)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X42Y108/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2*A1)+(A3*A2*(~A1)*A5)+(A3*(~A2)*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X43Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A3)+(A2*A1*(~A3)*A5)+(A2*(~A1)*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X42Y110/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X44Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A4)+(A1*A3*(~A4)*A5)+(A1*(~A3)*(~A4)*A5)+((~A1)*(~A4)*A5) , 
NAME: SLICE_X44Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A2)+(A1*A4*(~A2)*A3)+(A1*(~A4)*(~A2)*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X43Y110/B5LUT, 
TYPE: LUT5, 

SLICE_X44Y112/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A2)+(A1*A4*(~A2)*A3)+(A1*(~A4)*(~A2)*A3)+((~A1)*(~A2)*A3) , 
NAME: SLICE_X44Y112/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y111/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A3)+(A4*A2*(~A3)*A5)+(A4*(~A2)*(~A3)*A5)+((~A4)*(~A3)*A5) , 
NAME: SLICE_X41Y111/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A5)+(A4*A1*(~A5)*A3)+(A4*(~A1)*(~A5)*A3)+((~A4)*(~A5)*A3) , 
NAME: SLICE_X43Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y112/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A2*A1)+(A4*A2*(~A1)*A3)+(A4*(~A2)*(~A1)*A3)+((~A4)*(~A1)*A3) , 
NAME: SLICE_X43Y112/A5LUT, 
TYPE: LUT5, 

SLICE_X42Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3)+(A4*A1*(~A3)*A2)+(A4*(~A1)*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X42Y113/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X41Y113/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A5)+(A2*A4*(~A5)*A3)+(A2*(~A4)*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X41Y113/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A5)+(A1*A3*(~A5)*A4)+(A1*(~A3)*(~A5)*A4)+((~A1)*(~A5)*A4) , 
NAME: SLICE_X43Y109/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5)+(A2*A1*(~A5)*A3)+(A2*(~A1)*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X41Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y113/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A2)+(A3*A1*(~A2)*A4)+(A3*(~A1)*(~A2)*A4)+((~A3)*(~A2)*A4) , 
NAME: SLICE_X43Y113/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y113/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*A5*(~A4)*A1)+(A3*(~A5)*(~A4)*A1)+((~A3)*(~A4)*A1) , 
NAME: SLICE_X43Y113/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y114/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A5)+(A1*A4*(~A5)*A2)+(A1*(~A4)*(~A5)*A2)+((~A1)*(~A5)*A2) , 
NAME: SLICE_X41Y114/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y114/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3*A5)+(A1*A3*(~A5)*A4)+(A1*(~A3)*(~A5)*A4)+((~A1)*(~A5)*A4) , 
NAME: SLICE_X41Y114/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y114/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A1)+(A3*A5*(~A1)*A4)+(A3*(~A5)*(~A1)*A4)+((~A3)*(~A1)*A4) , 
NAME: SLICE_X41Y114/C5LUT, 
TYPE: LUT5, 

SLICE_X43Y115/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A3)+(A1*A2*(~A3)*A4)+(A1*(~A2)*(~A3)*A4)+((~A1)*(~A3)*A4) , 
NAME: SLICE_X43Y115/A5LUT, 
TYPE: LUT5, 

SLICE_X43Y115/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A4*A1)+(A5*A4*(~A1)*A3)+(A5*(~A4)*(~A1)*A3)+((~A5)*(~A1)*A3) , 
NAME: SLICE_X43Y115/B5LUT, 
TYPE: LUT5, 

SLICE_X43Y115/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A3)+(A2*A4*(~A3)*A5)+(A2*(~A4)*(~A3)*A5)+((~A2)*(~A3)*A5) , 
NAME: SLICE_X43Y115/C5LUT, 
TYPE: LUT5, 

SLICE_X42Y116/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4*A5)+(A1*A4*(~A5)*A3)+(A1*(~A4)*(~A5)*A3)+((~A1)*(~A5)*A3) , 
NAME: SLICE_X42Y116/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y109/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A4)+(A5*A3*(~A4)*A2)+(A5*(~A3)*(~A4)*A2)+((~A5)*(~A4)*A2) , 
NAME: SLICE_X42Y109/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y116/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4*A5)+(A2*A4*(~A5)*A1)+(A2*(~A4)*(~A5)*A1)+((~A2)*(~A5)*A1) , 
NAME: SLICE_X42Y116/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y116/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A1)+(A3*A4*(~A1)*A5)+(A3*(~A4)*(~A1)*A5)+((~A3)*(~A1)*A5) , 
NAME: SLICE_X42Y116/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5)+(A2*A1*(~A5)*A3)+(A2*(~A1)*(~A5)*A3)+((~A2)*(~A5)*A3) , 
NAME: SLICE_X43Y109/B5LUT, 
TYPE: LUT5, 

SLICE_X42Y109/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3)+(A4*A1*(~A3)*A2)+(A4*(~A1)*(~A3)*A2)+((~A4)*(~A3)*A2) , 
NAME: SLICE_X42Y109/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X42Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A4)+(A2*A5*(~A4)*A3)+(A2*(~A5)*(~A4)*A3)+((~A2)*(~A4)*A3) , 
NAME: SLICE_X42Y109/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X43Y109/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1)+(A4*A5*(~A1)*A2)+(A4*(~A5)*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X43Y109/C5LUT, 
TYPE: LUT5, 

SLICE_X41Y110/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A4)+(A5*A1*(~A4)*A3)+(A5*(~A1)*(~A4)*A3)+((~A5)*(~A4)*A3) , 
NAME: SLICE_X41Y110/A5LUT, 
TYPE: LUT5, 

SLICE_X41Y110/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1*A2)+(A5*A1*(~A2)*A3)+(A5*(~A1)*(~A2)*A3)+((~A5)*(~A2)*A3) , 
NAME: SLICE_X41Y110/B5LUT, 
TYPE: LUT5, 

SLICE_X41Y114/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5*A1)+(A4*A5*(~A1)*A2)+(A4*(~A5)*(~A1)*A2)+((~A4)*(~A1)*A2) , 
NAME: SLICE_X41Y114/D5LUT, 
TYPE: LUT5, 

SLICE_X42Y108/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y108/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X44Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X44Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X44Y112/B5FF - 
CLASS: bel, 
NAME: SLICE_X44Y112/B5FF, 
TYPE: FF_INIT, 

SLICE_X41Y111/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y111/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y112/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y112/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y113/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y113/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y113/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y113/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y113/C5FF, 
TYPE: FF_INIT, 

SLICE_X41Y114/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y114/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y114/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y114/B5FF, 
TYPE: FF_INIT, 

SLICE_X41Y114/C5FF - 
CLASS: bel, 
NAME: SLICE_X41Y114/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y115/A5FF - 
CLASS: bel, 
NAME: SLICE_X43Y115/A5FF, 
TYPE: FF_INIT, 

SLICE_X43Y115/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y115/B5FF, 
TYPE: FF_INIT, 

SLICE_X43Y115/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y115/C5FF, 
TYPE: FF_INIT, 

SLICE_X42Y116/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y116/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y109/A5FF - 
CLASS: bel, 
NAME: SLICE_X42Y109/A5FF, 
TYPE: FF_INIT, 

SLICE_X42Y116/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y116/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y116/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y116/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X43Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y109/B5FF - 
CLASS: bel, 
NAME: SLICE_X42Y109/B5FF, 
TYPE: FF_INIT, 

SLICE_X42Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X42Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X43Y109/C5FF - 
CLASS: bel, 
NAME: SLICE_X43Y109/C5FF, 
TYPE: FF_INIT, 

SLICE_X41Y110/A5FF - 
CLASS: bel, 
NAME: SLICE_X41Y110/A5FF, 
TYPE: FF_INIT, 

SLICE_X41Y110/B5FF - 
CLASS: bel, 
NAME: SLICE_X41Y110/B5FF, 
TYPE: FF_INIT, 

SLICE_X41Y114/D5FF - 
CLASS: bel, 
NAME: SLICE_X41Y114/D5FF, 
TYPE: FF_INIT, 

