// Seed: 3387215047
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  logic id_4 = (1);
  assign id_0 = id_3;
  type_9(
      id_3, 1, (1), 1
  );
  assign id_0 = 1'b0;
  logic id_5;
endmodule
