// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 (
        data_V_dout,
        data_V_empty_n,
        data_V_read,
        res_0_V,
        res_1_V,
        res_2_V,
        res_3_V,
        res_4_V,
        res_5_V,
        res_6_V,
        res_7_V,
        res_8_V,
        res_9_V,
        res_10_V,
        res_11_V,
        res_12_V,
        res_13_V,
        res_14_V,
        res_15_V,
        res_16_V,
        res_17_V,
        res_18_V,
        res_19_V,
        res_20_V,
        res_21_V,
        res_22_V,
        res_23_V,
        res_24_V,
        res_25_V,
        res_26_V,
        res_27_V,
        res_28_V,
        res_29_V,
        res_30_V,
        res_31_V,
        res_32_V,
        res_33_V,
        res_34_V,
        res_35_V,
        res_36_V,
        res_37_V,
        res_38_V,
        res_39_V,
        res_40_V,
        res_41_V,
        res_42_V,
        res_43_V,
        res_44_V,
        res_45_V,
        res_46_V,
        res_47_V,
        res_48_V,
        res_49_V,
        res_50_V,
        res_51_V,
        res_52_V,
        res_53_V,
        res_54_V,
        res_55_V,
        res_56_V,
        res_57_V,
        res_58_V,
        res_59_V,
        res_60_V,
        res_61_V,
        res_62_V,
        res_63_V,
        res_64_V,
        res_65_V,
        res_66_V,
        res_67_V,
        res_68_V,
        res_69_V,
        res_70_V,
        res_71_V,
        res_72_V,
        res_73_V,
        res_74_V,
        res_75_V,
        res_76_V,
        res_77_V,
        res_78_V,
        res_79_V,
        res_80_V,
        res_81_V,
        res_82_V,
        res_83_V,
        res_84_V,
        res_85_V,
        res_86_V,
        res_87_V,
        res_88_V,
        res_89_V,
        res_90_V,
        res_91_V,
        res_92_V,
        res_93_V,
        res_94_V,
        res_95_V,
        res_96_V,
        res_97_V,
        res_98_V,
        res_99_V,
        res_100_V,
        res_101_V,
        res_102_V,
        res_103_V,
        res_104_V,
        res_105_V,
        res_106_V,
        res_107_V,
        res_108_V,
        res_109_V,
        res_110_V,
        res_111_V,
        res_112_V,
        res_113_V,
        res_114_V,
        res_115_V,
        res_116_V,
        res_117_V,
        res_118_V,
        res_119_V,
        res_120_V,
        res_121_V,
        res_122_V,
        res_123_V,
        res_124_V,
        res_125_V,
        res_126_V,
        res_127_V,
        res_128_V,
        res_129_V,
        res_130_V,
        res_131_V,
        res_132_V,
        res_133_V,
        res_134_V,
        res_135_V,
        res_136_V,
        res_137_V,
        res_138_V,
        res_139_V,
        res_140_V,
        res_141_V,
        res_142_V,
        res_143_V,
        res_144_V,
        res_145_V,
        res_146_V,
        res_147_V,
        res_148_V,
        res_149_V,
        res_150_V,
        res_151_V,
        res_152_V,
        res_153_V,
        res_154_V,
        res_155_V,
        res_156_V,
        res_157_V,
        res_158_V,
        res_159_V,
        res_160_V,
        res_161_V,
        res_162_V,
        res_163_V,
        res_164_V,
        res_165_V,
        res_166_V,
        res_167_V,
        res_168_V,
        res_169_V,
        res_170_V,
        res_171_V,
        res_172_V,
        res_173_V,
        res_174_V,
        res_175_V,
        res_176_V,
        res_177_V,
        res_178_V,
        res_179_V,
        res_180_V,
        res_181_V,
        res_182_V,
        res_183_V,
        res_184_V,
        res_185_V,
        res_186_V,
        res_187_V,
        res_188_V,
        res_189_V,
        res_190_V,
        res_191_V,
        res_192_V,
        res_193_V,
        res_194_V,
        res_195_V,
        res_196_V,
        res_197_V,
        res_198_V,
        res_199_V,
        ap_clk,
        ap_rst,
        ap_start,
        res_184_V_ap_vld,
        res_164_V_ap_vld,
        res_144_V_ap_vld,
        res_124_V_ap_vld,
        res_104_V_ap_vld,
        res_84_V_ap_vld,
        res_64_V_ap_vld,
        res_44_V_ap_vld,
        res_24_V_ap_vld,
        res_4_V_ap_vld,
        res_0_V_ap_vld,
        res_1_V_ap_vld,
        res_2_V_ap_vld,
        res_3_V_ap_vld,
        res_5_V_ap_vld,
        res_6_V_ap_vld,
        res_7_V_ap_vld,
        res_8_V_ap_vld,
        res_9_V_ap_vld,
        res_10_V_ap_vld,
        res_11_V_ap_vld,
        res_12_V_ap_vld,
        res_13_V_ap_vld,
        res_14_V_ap_vld,
        res_15_V_ap_vld,
        res_16_V_ap_vld,
        res_17_V_ap_vld,
        res_18_V_ap_vld,
        res_19_V_ap_vld,
        res_20_V_ap_vld,
        res_21_V_ap_vld,
        res_22_V_ap_vld,
        res_23_V_ap_vld,
        res_25_V_ap_vld,
        res_26_V_ap_vld,
        res_27_V_ap_vld,
        res_28_V_ap_vld,
        res_29_V_ap_vld,
        res_30_V_ap_vld,
        res_31_V_ap_vld,
        res_32_V_ap_vld,
        res_33_V_ap_vld,
        res_34_V_ap_vld,
        res_35_V_ap_vld,
        res_36_V_ap_vld,
        res_37_V_ap_vld,
        res_38_V_ap_vld,
        res_39_V_ap_vld,
        res_40_V_ap_vld,
        res_41_V_ap_vld,
        res_42_V_ap_vld,
        res_43_V_ap_vld,
        res_45_V_ap_vld,
        res_46_V_ap_vld,
        res_47_V_ap_vld,
        res_48_V_ap_vld,
        res_49_V_ap_vld,
        res_50_V_ap_vld,
        res_51_V_ap_vld,
        res_52_V_ap_vld,
        res_53_V_ap_vld,
        res_54_V_ap_vld,
        res_55_V_ap_vld,
        res_56_V_ap_vld,
        res_57_V_ap_vld,
        res_58_V_ap_vld,
        res_59_V_ap_vld,
        res_60_V_ap_vld,
        res_61_V_ap_vld,
        res_62_V_ap_vld,
        res_63_V_ap_vld,
        res_65_V_ap_vld,
        res_66_V_ap_vld,
        res_67_V_ap_vld,
        res_68_V_ap_vld,
        res_69_V_ap_vld,
        res_70_V_ap_vld,
        res_71_V_ap_vld,
        res_72_V_ap_vld,
        res_73_V_ap_vld,
        res_74_V_ap_vld,
        res_75_V_ap_vld,
        res_76_V_ap_vld,
        res_77_V_ap_vld,
        res_78_V_ap_vld,
        res_79_V_ap_vld,
        res_80_V_ap_vld,
        res_81_V_ap_vld,
        res_82_V_ap_vld,
        res_83_V_ap_vld,
        res_85_V_ap_vld,
        res_86_V_ap_vld,
        res_87_V_ap_vld,
        res_88_V_ap_vld,
        res_89_V_ap_vld,
        res_90_V_ap_vld,
        res_91_V_ap_vld,
        res_92_V_ap_vld,
        res_93_V_ap_vld,
        res_94_V_ap_vld,
        res_95_V_ap_vld,
        res_96_V_ap_vld,
        res_97_V_ap_vld,
        res_98_V_ap_vld,
        res_99_V_ap_vld,
        res_100_V_ap_vld,
        res_101_V_ap_vld,
        res_102_V_ap_vld,
        res_103_V_ap_vld,
        res_105_V_ap_vld,
        res_106_V_ap_vld,
        res_107_V_ap_vld,
        res_108_V_ap_vld,
        res_109_V_ap_vld,
        res_110_V_ap_vld,
        res_111_V_ap_vld,
        res_112_V_ap_vld,
        res_113_V_ap_vld,
        res_114_V_ap_vld,
        res_115_V_ap_vld,
        res_116_V_ap_vld,
        res_117_V_ap_vld,
        res_118_V_ap_vld,
        res_119_V_ap_vld,
        res_120_V_ap_vld,
        res_121_V_ap_vld,
        res_122_V_ap_vld,
        res_123_V_ap_vld,
        res_125_V_ap_vld,
        res_126_V_ap_vld,
        res_127_V_ap_vld,
        res_128_V_ap_vld,
        res_129_V_ap_vld,
        res_130_V_ap_vld,
        res_131_V_ap_vld,
        res_132_V_ap_vld,
        res_133_V_ap_vld,
        res_134_V_ap_vld,
        res_135_V_ap_vld,
        res_136_V_ap_vld,
        res_137_V_ap_vld,
        res_138_V_ap_vld,
        res_139_V_ap_vld,
        res_140_V_ap_vld,
        res_141_V_ap_vld,
        res_142_V_ap_vld,
        res_143_V_ap_vld,
        res_145_V_ap_vld,
        res_146_V_ap_vld,
        res_147_V_ap_vld,
        res_148_V_ap_vld,
        res_149_V_ap_vld,
        res_150_V_ap_vld,
        res_151_V_ap_vld,
        res_152_V_ap_vld,
        res_153_V_ap_vld,
        res_154_V_ap_vld,
        res_155_V_ap_vld,
        res_156_V_ap_vld,
        res_157_V_ap_vld,
        res_158_V_ap_vld,
        res_159_V_ap_vld,
        res_160_V_ap_vld,
        res_161_V_ap_vld,
        res_162_V_ap_vld,
        res_163_V_ap_vld,
        res_165_V_ap_vld,
        res_166_V_ap_vld,
        res_167_V_ap_vld,
        res_168_V_ap_vld,
        res_169_V_ap_vld,
        res_170_V_ap_vld,
        res_171_V_ap_vld,
        res_172_V_ap_vld,
        res_173_V_ap_vld,
        res_174_V_ap_vld,
        res_175_V_ap_vld,
        res_176_V_ap_vld,
        res_177_V_ap_vld,
        res_178_V_ap_vld,
        res_179_V_ap_vld,
        res_180_V_ap_vld,
        res_181_V_ap_vld,
        res_182_V_ap_vld,
        res_183_V_ap_vld,
        res_185_V_ap_vld,
        res_186_V_ap_vld,
        res_187_V_ap_vld,
        res_188_V_ap_vld,
        res_189_V_ap_vld,
        res_190_V_ap_vld,
        res_191_V_ap_vld,
        res_192_V_ap_vld,
        res_193_V_ap_vld,
        res_194_V_ap_vld,
        res_195_V_ap_vld,
        res_196_V_ap_vld,
        res_197_V_ap_vld,
        res_198_V_ap_vld,
        res_199_V_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [1499:0] data_V_dout;
input   data_V_empty_n;
output   data_V_read;
output  [15:0] res_0_V;
output  [15:0] res_1_V;
output  [15:0] res_2_V;
output  [15:0] res_3_V;
output  [15:0] res_4_V;
output  [15:0] res_5_V;
output  [15:0] res_6_V;
output  [15:0] res_7_V;
output  [15:0] res_8_V;
output  [15:0] res_9_V;
output  [15:0] res_10_V;
output  [15:0] res_11_V;
output  [15:0] res_12_V;
output  [15:0] res_13_V;
output  [15:0] res_14_V;
output  [15:0] res_15_V;
output  [15:0] res_16_V;
output  [15:0] res_17_V;
output  [15:0] res_18_V;
output  [15:0] res_19_V;
output  [15:0] res_20_V;
output  [15:0] res_21_V;
output  [15:0] res_22_V;
output  [15:0] res_23_V;
output  [15:0] res_24_V;
output  [15:0] res_25_V;
output  [15:0] res_26_V;
output  [15:0] res_27_V;
output  [15:0] res_28_V;
output  [15:0] res_29_V;
output  [15:0] res_30_V;
output  [15:0] res_31_V;
output  [15:0] res_32_V;
output  [15:0] res_33_V;
output  [15:0] res_34_V;
output  [15:0] res_35_V;
output  [15:0] res_36_V;
output  [15:0] res_37_V;
output  [15:0] res_38_V;
output  [15:0] res_39_V;
output  [15:0] res_40_V;
output  [15:0] res_41_V;
output  [15:0] res_42_V;
output  [15:0] res_43_V;
output  [15:0] res_44_V;
output  [15:0] res_45_V;
output  [15:0] res_46_V;
output  [15:0] res_47_V;
output  [15:0] res_48_V;
output  [15:0] res_49_V;
output  [15:0] res_50_V;
output  [15:0] res_51_V;
output  [15:0] res_52_V;
output  [15:0] res_53_V;
output  [15:0] res_54_V;
output  [15:0] res_55_V;
output  [15:0] res_56_V;
output  [15:0] res_57_V;
output  [15:0] res_58_V;
output  [15:0] res_59_V;
output  [15:0] res_60_V;
output  [15:0] res_61_V;
output  [15:0] res_62_V;
output  [15:0] res_63_V;
output  [15:0] res_64_V;
output  [15:0] res_65_V;
output  [15:0] res_66_V;
output  [15:0] res_67_V;
output  [15:0] res_68_V;
output  [15:0] res_69_V;
output  [15:0] res_70_V;
output  [15:0] res_71_V;
output  [15:0] res_72_V;
output  [15:0] res_73_V;
output  [15:0] res_74_V;
output  [15:0] res_75_V;
output  [15:0] res_76_V;
output  [15:0] res_77_V;
output  [15:0] res_78_V;
output  [15:0] res_79_V;
output  [15:0] res_80_V;
output  [15:0] res_81_V;
output  [15:0] res_82_V;
output  [15:0] res_83_V;
output  [15:0] res_84_V;
output  [15:0] res_85_V;
output  [15:0] res_86_V;
output  [15:0] res_87_V;
output  [15:0] res_88_V;
output  [15:0] res_89_V;
output  [15:0] res_90_V;
output  [15:0] res_91_V;
output  [15:0] res_92_V;
output  [15:0] res_93_V;
output  [15:0] res_94_V;
output  [15:0] res_95_V;
output  [15:0] res_96_V;
output  [15:0] res_97_V;
output  [15:0] res_98_V;
output  [15:0] res_99_V;
output  [15:0] res_100_V;
output  [15:0] res_101_V;
output  [15:0] res_102_V;
output  [15:0] res_103_V;
output  [15:0] res_104_V;
output  [15:0] res_105_V;
output  [15:0] res_106_V;
output  [15:0] res_107_V;
output  [15:0] res_108_V;
output  [15:0] res_109_V;
output  [15:0] res_110_V;
output  [15:0] res_111_V;
output  [15:0] res_112_V;
output  [15:0] res_113_V;
output  [15:0] res_114_V;
output  [15:0] res_115_V;
output  [15:0] res_116_V;
output  [15:0] res_117_V;
output  [15:0] res_118_V;
output  [15:0] res_119_V;
output  [15:0] res_120_V;
output  [15:0] res_121_V;
output  [15:0] res_122_V;
output  [15:0] res_123_V;
output  [15:0] res_124_V;
output  [15:0] res_125_V;
output  [15:0] res_126_V;
output  [15:0] res_127_V;
output  [15:0] res_128_V;
output  [15:0] res_129_V;
output  [15:0] res_130_V;
output  [15:0] res_131_V;
output  [15:0] res_132_V;
output  [15:0] res_133_V;
output  [15:0] res_134_V;
output  [15:0] res_135_V;
output  [15:0] res_136_V;
output  [15:0] res_137_V;
output  [15:0] res_138_V;
output  [15:0] res_139_V;
output  [15:0] res_140_V;
output  [15:0] res_141_V;
output  [15:0] res_142_V;
output  [15:0] res_143_V;
output  [15:0] res_144_V;
output  [15:0] res_145_V;
output  [15:0] res_146_V;
output  [15:0] res_147_V;
output  [15:0] res_148_V;
output  [15:0] res_149_V;
output  [15:0] res_150_V;
output  [15:0] res_151_V;
output  [15:0] res_152_V;
output  [15:0] res_153_V;
output  [15:0] res_154_V;
output  [15:0] res_155_V;
output  [15:0] res_156_V;
output  [15:0] res_157_V;
output  [15:0] res_158_V;
output  [15:0] res_159_V;
output  [15:0] res_160_V;
output  [15:0] res_161_V;
output  [15:0] res_162_V;
output  [15:0] res_163_V;
output  [15:0] res_164_V;
output  [15:0] res_165_V;
output  [15:0] res_166_V;
output  [15:0] res_167_V;
output  [15:0] res_168_V;
output  [15:0] res_169_V;
output  [15:0] res_170_V;
output  [15:0] res_171_V;
output  [15:0] res_172_V;
output  [15:0] res_173_V;
output  [15:0] res_174_V;
output  [15:0] res_175_V;
output  [15:0] res_176_V;
output  [15:0] res_177_V;
output  [15:0] res_178_V;
output  [15:0] res_179_V;
output  [15:0] res_180_V;
output  [15:0] res_181_V;
output  [15:0] res_182_V;
output  [15:0] res_183_V;
output  [15:0] res_184_V;
output  [15:0] res_185_V;
output  [15:0] res_186_V;
output  [15:0] res_187_V;
output  [15:0] res_188_V;
output  [15:0] res_189_V;
output  [15:0] res_190_V;
output  [15:0] res_191_V;
output  [15:0] res_192_V;
output  [15:0] res_193_V;
output  [15:0] res_194_V;
output  [15:0] res_195_V;
output  [15:0] res_196_V;
output  [15:0] res_197_V;
output  [15:0] res_198_V;
output  [15:0] res_199_V;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   res_184_V_ap_vld;
output   res_164_V_ap_vld;
output   res_144_V_ap_vld;
output   res_124_V_ap_vld;
output   res_104_V_ap_vld;
output   res_84_V_ap_vld;
output   res_64_V_ap_vld;
output   res_44_V_ap_vld;
output   res_24_V_ap_vld;
output   res_4_V_ap_vld;
output   res_0_V_ap_vld;
output   res_1_V_ap_vld;
output   res_2_V_ap_vld;
output   res_3_V_ap_vld;
output   res_5_V_ap_vld;
output   res_6_V_ap_vld;
output   res_7_V_ap_vld;
output   res_8_V_ap_vld;
output   res_9_V_ap_vld;
output   res_10_V_ap_vld;
output   res_11_V_ap_vld;
output   res_12_V_ap_vld;
output   res_13_V_ap_vld;
output   res_14_V_ap_vld;
output   res_15_V_ap_vld;
output   res_16_V_ap_vld;
output   res_17_V_ap_vld;
output   res_18_V_ap_vld;
output   res_19_V_ap_vld;
output   res_20_V_ap_vld;
output   res_21_V_ap_vld;
output   res_22_V_ap_vld;
output   res_23_V_ap_vld;
output   res_25_V_ap_vld;
output   res_26_V_ap_vld;
output   res_27_V_ap_vld;
output   res_28_V_ap_vld;
output   res_29_V_ap_vld;
output   res_30_V_ap_vld;
output   res_31_V_ap_vld;
output   res_32_V_ap_vld;
output   res_33_V_ap_vld;
output   res_34_V_ap_vld;
output   res_35_V_ap_vld;
output   res_36_V_ap_vld;
output   res_37_V_ap_vld;
output   res_38_V_ap_vld;
output   res_39_V_ap_vld;
output   res_40_V_ap_vld;
output   res_41_V_ap_vld;
output   res_42_V_ap_vld;
output   res_43_V_ap_vld;
output   res_45_V_ap_vld;
output   res_46_V_ap_vld;
output   res_47_V_ap_vld;
output   res_48_V_ap_vld;
output   res_49_V_ap_vld;
output   res_50_V_ap_vld;
output   res_51_V_ap_vld;
output   res_52_V_ap_vld;
output   res_53_V_ap_vld;
output   res_54_V_ap_vld;
output   res_55_V_ap_vld;
output   res_56_V_ap_vld;
output   res_57_V_ap_vld;
output   res_58_V_ap_vld;
output   res_59_V_ap_vld;
output   res_60_V_ap_vld;
output   res_61_V_ap_vld;
output   res_62_V_ap_vld;
output   res_63_V_ap_vld;
output   res_65_V_ap_vld;
output   res_66_V_ap_vld;
output   res_67_V_ap_vld;
output   res_68_V_ap_vld;
output   res_69_V_ap_vld;
output   res_70_V_ap_vld;
output   res_71_V_ap_vld;
output   res_72_V_ap_vld;
output   res_73_V_ap_vld;
output   res_74_V_ap_vld;
output   res_75_V_ap_vld;
output   res_76_V_ap_vld;
output   res_77_V_ap_vld;
output   res_78_V_ap_vld;
output   res_79_V_ap_vld;
output   res_80_V_ap_vld;
output   res_81_V_ap_vld;
output   res_82_V_ap_vld;
output   res_83_V_ap_vld;
output   res_85_V_ap_vld;
output   res_86_V_ap_vld;
output   res_87_V_ap_vld;
output   res_88_V_ap_vld;
output   res_89_V_ap_vld;
output   res_90_V_ap_vld;
output   res_91_V_ap_vld;
output   res_92_V_ap_vld;
output   res_93_V_ap_vld;
output   res_94_V_ap_vld;
output   res_95_V_ap_vld;
output   res_96_V_ap_vld;
output   res_97_V_ap_vld;
output   res_98_V_ap_vld;
output   res_99_V_ap_vld;
output   res_100_V_ap_vld;
output   res_101_V_ap_vld;
output   res_102_V_ap_vld;
output   res_103_V_ap_vld;
output   res_105_V_ap_vld;
output   res_106_V_ap_vld;
output   res_107_V_ap_vld;
output   res_108_V_ap_vld;
output   res_109_V_ap_vld;
output   res_110_V_ap_vld;
output   res_111_V_ap_vld;
output   res_112_V_ap_vld;
output   res_113_V_ap_vld;
output   res_114_V_ap_vld;
output   res_115_V_ap_vld;
output   res_116_V_ap_vld;
output   res_117_V_ap_vld;
output   res_118_V_ap_vld;
output   res_119_V_ap_vld;
output   res_120_V_ap_vld;
output   res_121_V_ap_vld;
output   res_122_V_ap_vld;
output   res_123_V_ap_vld;
output   res_125_V_ap_vld;
output   res_126_V_ap_vld;
output   res_127_V_ap_vld;
output   res_128_V_ap_vld;
output   res_129_V_ap_vld;
output   res_130_V_ap_vld;
output   res_131_V_ap_vld;
output   res_132_V_ap_vld;
output   res_133_V_ap_vld;
output   res_134_V_ap_vld;
output   res_135_V_ap_vld;
output   res_136_V_ap_vld;
output   res_137_V_ap_vld;
output   res_138_V_ap_vld;
output   res_139_V_ap_vld;
output   res_140_V_ap_vld;
output   res_141_V_ap_vld;
output   res_142_V_ap_vld;
output   res_143_V_ap_vld;
output   res_145_V_ap_vld;
output   res_146_V_ap_vld;
output   res_147_V_ap_vld;
output   res_148_V_ap_vld;
output   res_149_V_ap_vld;
output   res_150_V_ap_vld;
output   res_151_V_ap_vld;
output   res_152_V_ap_vld;
output   res_153_V_ap_vld;
output   res_154_V_ap_vld;
output   res_155_V_ap_vld;
output   res_156_V_ap_vld;
output   res_157_V_ap_vld;
output   res_158_V_ap_vld;
output   res_159_V_ap_vld;
output   res_160_V_ap_vld;
output   res_161_V_ap_vld;
output   res_162_V_ap_vld;
output   res_163_V_ap_vld;
output   res_165_V_ap_vld;
output   res_166_V_ap_vld;
output   res_167_V_ap_vld;
output   res_168_V_ap_vld;
output   res_169_V_ap_vld;
output   res_170_V_ap_vld;
output   res_171_V_ap_vld;
output   res_172_V_ap_vld;
output   res_173_V_ap_vld;
output   res_174_V_ap_vld;
output   res_175_V_ap_vld;
output   res_176_V_ap_vld;
output   res_177_V_ap_vld;
output   res_178_V_ap_vld;
output   res_179_V_ap_vld;
output   res_180_V_ap_vld;
output   res_181_V_ap_vld;
output   res_182_V_ap_vld;
output   res_183_V_ap_vld;
output   res_185_V_ap_vld;
output   res_186_V_ap_vld;
output   res_187_V_ap_vld;
output   res_188_V_ap_vld;
output   res_189_V_ap_vld;
output   res_190_V_ap_vld;
output   res_191_V_ap_vld;
output   res_192_V_ap_vld;
output   res_193_V_ap_vld;
output   res_194_V_ap_vld;
output   res_195_V_ap_vld;
output   res_196_V_ap_vld;
output   res_197_V_ap_vld;
output   res_198_V_ap_vld;
output   res_199_V_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V_ap_vld;
wire   [9:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V_ap_vld;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read;
wire    ap_channel_done_dense_data_10_14_V_i_channel;
wire    dense_data_10_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_14_V_i_channel;
wire    ap_channel_done_dense_data_10_13_V_i_channel;
wire    dense_data_10_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_13_V_i_channel;
wire    ap_channel_done_dense_data_10_12_V_i_channel;
wire    dense_data_10_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_12_V_i_channel;
wire    ap_channel_done_dense_data_10_11_V_i_channel;
wire    dense_data_10_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_11_V_i_channel;
wire    ap_channel_done_dense_data_10_10_V_i_channel;
wire    dense_data_10_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_10_V_i_channel;
wire    ap_channel_done_dense_data_10_9_V_i_channel;
wire    dense_data_10_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_9_V_i_channel;
wire    ap_channel_done_dense_data_10_8_V_i_channel;
wire    dense_data_10_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_8_V_i_channel;
wire    ap_channel_done_dense_data_10_7_V_i_channel;
wire    dense_data_10_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_7_V_i_channel;
wire    ap_channel_done_dense_data_10_6_V_i_channel;
wire    dense_data_10_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_6_V_i_channel;
wire    ap_channel_done_dense_data_10_5_V_i_channel;
wire    dense_data_10_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_5_V_i_channel;
wire    ap_channel_done_dense_data_10_4_V_i_channel;
wire    dense_data_10_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_4_V_i_channel;
wire    ap_channel_done_dense_data_10_3_V_i_channel;
wire    dense_data_10_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_3_V_i_channel;
wire    ap_channel_done_dense_data_10_2_V_i_channel;
wire    dense_data_10_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_2_V_i_channel;
wire    ap_channel_done_dense_data_10_1_V_i_channel;
wire    dense_data_10_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_1_V_i_channel;
wire    ap_channel_done_dense_data_10_0_V_i_channel;
wire    dense_data_10_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_10_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_10_0_V_i_channel;
wire    ap_channel_done_dense_data_9_14_V_i_channel;
wire    dense_data_9_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_14_V_i_channel;
wire    ap_channel_done_dense_data_9_13_V_i_channel;
wire    dense_data_9_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_13_V_i_channel;
wire    ap_channel_done_dense_data_9_12_V_i_channel;
wire    dense_data_9_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_12_V_i_channel;
wire    ap_channel_done_dense_data_9_11_V_i_channel;
wire    dense_data_9_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_11_V_i_channel;
wire    ap_channel_done_dense_data_9_10_V_i_channel;
wire    dense_data_9_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_10_V_i_channel;
wire    ap_channel_done_dense_data_9_9_V_i_channel;
wire    dense_data_9_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_9_V_i_channel;
wire    ap_channel_done_dense_data_9_8_V_i_channel;
wire    dense_data_9_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_8_V_i_channel;
wire    ap_channel_done_dense_data_9_7_V_i_channel;
wire    dense_data_9_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_7_V_i_channel;
wire    ap_channel_done_dense_data_9_6_V_i_channel;
wire    dense_data_9_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_6_V_i_channel;
wire    ap_channel_done_dense_data_9_5_V_i_channel;
wire    dense_data_9_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_5_V_i_channel;
wire    ap_channel_done_dense_data_9_4_V_i_channel;
wire    dense_data_9_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_4_V_i_channel;
wire    ap_channel_done_dense_data_9_3_V_i_channel;
wire    dense_data_9_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_3_V_i_channel;
wire    ap_channel_done_dense_data_9_2_V_i_channel;
wire    dense_data_9_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_2_V_i_channel;
wire    ap_channel_done_dense_data_9_1_V_i_channel;
wire    dense_data_9_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_1_V_i_channel;
wire    ap_channel_done_dense_data_9_0_V_i_channel;
wire    dense_data_9_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_9_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_9_0_V_i_channel;
wire    ap_channel_done_dense_data_8_14_V_i_channel;
wire    dense_data_8_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_14_V_i_channel;
wire    ap_channel_done_dense_data_8_13_V_i_channel;
wire    dense_data_8_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_13_V_i_channel;
wire    ap_channel_done_dense_data_8_12_V_i_channel;
wire    dense_data_8_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_12_V_i_channel;
wire    ap_channel_done_dense_data_8_11_V_i_channel;
wire    dense_data_8_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_11_V_i_channel;
wire    ap_channel_done_dense_data_8_10_V_i_channel;
wire    dense_data_8_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_10_V_i_channel;
wire    ap_channel_done_dense_data_8_9_V_i_channel;
wire    dense_data_8_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_9_V_i_channel;
wire    ap_channel_done_dense_data_8_8_V_i_channel;
wire    dense_data_8_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_8_V_i_channel;
wire    ap_channel_done_dense_data_8_7_V_i_channel;
wire    dense_data_8_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_7_V_i_channel;
wire    ap_channel_done_dense_data_8_6_V_i_channel;
wire    dense_data_8_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_6_V_i_channel;
wire    ap_channel_done_dense_data_8_5_V_i_channel;
wire    dense_data_8_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_5_V_i_channel;
wire    ap_channel_done_dense_data_8_4_V_i_channel;
wire    dense_data_8_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_4_V_i_channel;
wire    ap_channel_done_dense_data_8_3_V_i_channel;
wire    dense_data_8_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_3_V_i_channel;
wire    ap_channel_done_dense_data_8_2_V_i_channel;
wire    dense_data_8_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_2_V_i_channel;
wire    ap_channel_done_dense_data_8_1_V_i_channel;
wire    dense_data_8_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_1_V_i_channel;
wire    ap_channel_done_dense_data_8_0_V_i_channel;
wire    dense_data_8_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_8_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_8_0_V_i_channel;
wire    ap_channel_done_dense_data_7_14_V_i_channel;
wire    dense_data_7_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_14_V_i_channel;
wire    ap_channel_done_dense_data_7_13_V_i_channel;
wire    dense_data_7_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_13_V_i_channel;
wire    ap_channel_done_dense_data_7_12_V_i_channel;
wire    dense_data_7_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_12_V_i_channel;
wire    ap_channel_done_dense_data_7_11_V_i_channel;
wire    dense_data_7_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_11_V_i_channel;
wire    ap_channel_done_dense_data_7_10_V_i_channel;
wire    dense_data_7_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_10_V_i_channel;
wire    ap_channel_done_dense_data_7_9_V_i_channel;
wire    dense_data_7_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_9_V_i_channel;
wire    ap_channel_done_dense_data_7_8_V_i_channel;
wire    dense_data_7_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_8_V_i_channel;
wire    ap_channel_done_dense_data_7_7_V_i_channel;
wire    dense_data_7_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_7_V_i_channel;
wire    ap_channel_done_dense_data_7_6_V_i_channel;
wire    dense_data_7_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_6_V_i_channel;
wire    ap_channel_done_dense_data_7_5_V_i_channel;
wire    dense_data_7_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_5_V_i_channel;
wire    ap_channel_done_dense_data_7_4_V_i_channel;
wire    dense_data_7_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_4_V_i_channel;
wire    ap_channel_done_dense_data_7_3_V_i_channel;
wire    dense_data_7_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_3_V_i_channel;
wire    ap_channel_done_dense_data_7_2_V_i_channel;
wire    dense_data_7_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_2_V_i_channel;
wire    ap_channel_done_dense_data_7_1_V_i_channel;
wire    dense_data_7_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_1_V_i_channel;
wire    ap_channel_done_dense_data_7_0_V_i_channel;
wire    dense_data_7_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_7_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_7_0_V_i_channel;
wire    ap_channel_done_dense_data_6_14_V_i_channel;
wire    dense_data_6_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_14_V_i_channel;
wire    ap_channel_done_dense_data_6_13_V_i_channel;
wire    dense_data_6_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_13_V_i_channel;
wire    ap_channel_done_dense_data_6_12_V_i_channel;
wire    dense_data_6_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_12_V_i_channel;
wire    ap_channel_done_dense_data_6_11_V_i_channel;
wire    dense_data_6_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_11_V_i_channel;
wire    ap_channel_done_dense_data_6_10_V_i_channel;
wire    dense_data_6_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_10_V_i_channel;
wire    ap_channel_done_dense_data_6_9_V_i_channel;
wire    dense_data_6_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_9_V_i_channel;
wire    ap_channel_done_dense_data_6_8_V_i_channel;
wire    dense_data_6_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_8_V_i_channel;
wire    ap_channel_done_dense_data_6_7_V_i_channel;
wire    dense_data_6_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_7_V_i_channel;
wire    ap_channel_done_dense_data_6_6_V_i_channel;
wire    dense_data_6_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_6_V_i_channel;
wire    ap_channel_done_dense_data_6_5_V_i_channel;
wire    dense_data_6_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_5_V_i_channel;
wire    ap_channel_done_dense_data_6_4_V_i_channel;
wire    dense_data_6_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_4_V_i_channel;
wire    ap_channel_done_dense_data_6_3_V_i_channel;
wire    dense_data_6_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_3_V_i_channel;
wire    ap_channel_done_dense_data_6_2_V_i_channel;
wire    dense_data_6_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_2_V_i_channel;
wire    ap_channel_done_dense_data_6_1_V_i_channel;
wire    dense_data_6_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_1_V_i_channel;
wire    ap_channel_done_dense_data_6_0_V_i_channel;
wire    dense_data_6_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_6_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_6_0_V_i_channel;
wire    ap_channel_done_dense_data_5_14_V_i_channel;
wire    dense_data_5_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_14_V_i_channel;
wire    ap_channel_done_dense_data_5_13_V_i_channel;
wire    dense_data_5_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_13_V_i_channel;
wire    ap_channel_done_dense_data_5_12_V_i_channel;
wire    dense_data_5_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_12_V_i_channel;
wire    ap_channel_done_dense_data_5_11_V_i_channel;
wire    dense_data_5_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_11_V_i_channel;
wire    ap_channel_done_dense_data_5_10_V_i_channel;
wire    dense_data_5_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_10_V_i_channel;
wire    ap_channel_done_dense_data_5_9_V_i_channel;
wire    dense_data_5_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_9_V_i_channel;
wire    ap_channel_done_dense_data_5_8_V_i_channel;
wire    dense_data_5_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_8_V_i_channel;
wire    ap_channel_done_dense_data_5_7_V_i_channel;
wire    dense_data_5_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_7_V_i_channel;
wire    ap_channel_done_dense_data_5_6_V_i_channel;
wire    dense_data_5_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_6_V_i_channel;
wire    ap_channel_done_dense_data_5_5_V_i_channel;
wire    dense_data_5_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_5_V_i_channel;
wire    ap_channel_done_dense_data_5_4_V_i_channel;
wire    dense_data_5_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_4_V_i_channel;
wire    ap_channel_done_dense_data_5_3_V_i_channel;
wire    dense_data_5_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_3_V_i_channel;
wire    ap_channel_done_dense_data_5_2_V_i_channel;
wire    dense_data_5_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_2_V_i_channel;
wire    ap_channel_done_dense_data_5_1_V_i_channel;
wire    dense_data_5_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_1_V_i_channel;
wire    ap_channel_done_dense_data_5_0_V_i_channel;
wire    dense_data_5_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_5_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_5_0_V_i_channel;
wire    ap_channel_done_dense_data_4_14_V_i_channel;
wire    dense_data_4_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_14_V_i_channel;
wire    ap_channel_done_dense_data_4_13_V_i_channel;
wire    dense_data_4_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_13_V_i_channel;
wire    ap_channel_done_dense_data_4_12_V_i_channel;
wire    dense_data_4_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_12_V_i_channel;
wire    ap_channel_done_dense_data_4_11_V_i_channel;
wire    dense_data_4_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_11_V_i_channel;
wire    ap_channel_done_dense_data_4_10_V_i_channel;
wire    dense_data_4_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_10_V_i_channel;
wire    ap_channel_done_dense_data_4_9_V_i_channel;
wire    dense_data_4_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_9_V_i_channel;
wire    ap_channel_done_dense_data_4_8_V_i_channel;
wire    dense_data_4_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_8_V_i_channel;
wire    ap_channel_done_dense_data_4_7_V_i_channel;
wire    dense_data_4_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_7_V_i_channel;
wire    ap_channel_done_dense_data_4_6_V_i_channel;
wire    dense_data_4_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_6_V_i_channel;
wire    ap_channel_done_dense_data_4_5_V_i_channel;
wire    dense_data_4_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_5_V_i_channel;
wire    ap_channel_done_dense_data_4_4_V_i_channel;
wire    dense_data_4_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_4_V_i_channel;
wire    ap_channel_done_dense_data_4_3_V_i_channel;
wire    dense_data_4_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_3_V_i_channel;
wire    ap_channel_done_dense_data_4_2_V_i_channel;
wire    dense_data_4_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_2_V_i_channel;
wire    ap_channel_done_dense_data_4_1_V_i_channel;
wire    dense_data_4_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_1_V_i_channel;
wire    ap_channel_done_dense_data_4_0_V_i_channel;
wire    dense_data_4_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_4_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_4_0_V_i_channel;
wire    ap_channel_done_dense_data_3_14_V_i_channel;
wire    dense_data_3_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_14_V_i_channel;
wire    ap_channel_done_dense_data_3_13_V_i_channel;
wire    dense_data_3_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_13_V_i_channel;
wire    ap_channel_done_dense_data_3_12_V_i_channel;
wire    dense_data_3_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_12_V_i_channel;
wire    ap_channel_done_dense_data_3_11_V_i_channel;
wire    dense_data_3_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_11_V_i_channel;
wire    ap_channel_done_dense_data_3_10_V_i_channel;
wire    dense_data_3_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_10_V_i_channel;
wire    ap_channel_done_dense_data_3_9_V_i_channel;
wire    dense_data_3_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_9_V_i_channel;
wire    ap_channel_done_dense_data_3_8_V_i_channel;
wire    dense_data_3_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_8_V_i_channel;
wire    ap_channel_done_dense_data_3_7_V_i_channel;
wire    dense_data_3_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_7_V_i_channel;
wire    ap_channel_done_dense_data_3_6_V_i_channel;
wire    dense_data_3_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_6_V_i_channel;
wire    ap_channel_done_dense_data_3_5_V_i_channel;
wire    dense_data_3_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_5_V_i_channel;
wire    ap_channel_done_dense_data_3_4_V_i_channel;
wire    dense_data_3_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_4_V_i_channel;
wire    ap_channel_done_dense_data_3_3_V_i_channel;
wire    dense_data_3_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_3_V_i_channel;
wire    ap_channel_done_dense_data_3_2_V_i_channel;
wire    dense_data_3_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_2_V_i_channel;
wire    ap_channel_done_dense_data_3_1_V_i_channel;
wire    dense_data_3_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_1_V_i_channel;
wire    ap_channel_done_dense_data_3_0_V_i_channel;
wire    dense_data_3_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_3_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_3_0_V_i_channel;
wire    ap_channel_done_dense_data_2_14_V_i_channel;
wire    dense_data_2_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_14_V_i_channel;
wire    ap_channel_done_dense_data_2_13_V_i_channel;
wire    dense_data_2_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_13_V_i_channel;
wire    ap_channel_done_dense_data_2_12_V_i_channel;
wire    dense_data_2_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_12_V_i_channel;
wire    ap_channel_done_dense_data_2_11_V_i_channel;
wire    dense_data_2_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_11_V_i_channel;
wire    ap_channel_done_dense_data_2_10_V_i_channel;
wire    dense_data_2_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_10_V_i_channel;
wire    ap_channel_done_dense_data_2_9_V_i_channel;
wire    dense_data_2_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_9_V_i_channel;
wire    ap_channel_done_dense_data_2_8_V_i_channel;
wire    dense_data_2_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_8_V_i_channel;
wire    ap_channel_done_dense_data_2_7_V_i_channel;
wire    dense_data_2_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_7_V_i_channel;
wire    ap_channel_done_dense_data_2_6_V_i_channel;
wire    dense_data_2_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_6_V_i_channel;
wire    ap_channel_done_dense_data_2_5_V_i_channel;
wire    dense_data_2_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_5_V_i_channel;
wire    ap_channel_done_dense_data_2_4_V_i_channel;
wire    dense_data_2_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_4_V_i_channel;
wire    ap_channel_done_dense_data_2_3_V_i_channel;
wire    dense_data_2_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_3_V_i_channel;
wire    ap_channel_done_dense_data_2_2_V_i_channel;
wire    dense_data_2_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_2_V_i_channel;
wire    ap_channel_done_dense_data_2_1_V_i_channel;
wire    dense_data_2_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_1_V_i_channel;
wire    ap_channel_done_dense_data_2_0_V_i_channel;
wire    dense_data_2_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_2_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_2_0_V_i_channel;
wire    ap_channel_done_dense_data_1_14_V_i_channel;
wire    dense_data_1_14_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_14_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_14_V_i_channel;
wire    ap_channel_done_dense_data_1_13_V_i_channel;
wire    dense_data_1_13_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_13_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_13_V_i_channel;
wire    ap_channel_done_dense_data_1_12_V_i_channel;
wire    dense_data_1_12_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_12_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_12_V_i_channel;
wire    ap_channel_done_dense_data_1_11_V_i_channel;
wire    dense_data_1_11_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_11_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_11_V_i_channel;
wire    ap_channel_done_dense_data_1_10_V_i_channel;
wire    dense_data_1_10_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_10_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_10_V_i_channel;
wire    ap_channel_done_dense_data_1_9_V_i_channel;
wire    dense_data_1_9_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_9_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_9_V_i_channel;
wire    ap_channel_done_dense_data_1_8_V_i_channel;
wire    dense_data_1_8_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_8_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_8_V_i_channel;
wire    ap_channel_done_dense_data_1_7_V_i_channel;
wire    dense_data_1_7_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_7_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_7_V_i_channel;
wire    ap_channel_done_dense_data_1_6_V_i_channel;
wire    dense_data_1_6_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_6_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_6_V_i_channel;
wire    ap_channel_done_dense_data_1_5_V_i_channel;
wire    dense_data_1_5_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_5_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_5_V_i_channel;
wire    ap_channel_done_dense_data_1_4_V_i_channel;
wire    dense_data_1_4_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_4_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_4_V_i_channel;
wire    ap_channel_done_dense_data_1_3_V_i_channel;
wire    dense_data_1_3_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_3_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_3_V_i_channel;
wire    ap_channel_done_dense_data_1_2_V_i_channel;
wire    dense_data_1_2_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_2_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_2_V_i_channel;
wire    ap_channel_done_dense_data_1_1_V_i_channel;
wire    dense_data_1_1_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_1_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_1_V_i_channel;
wire    ap_channel_done_dense_data_1_0_V_i_channel;
wire    dense_data_1_0_V_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_data_1_0_V_i_channel;
wire    ap_sync_channel_write_dense_data_1_0_V_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19;
wire    ap_channel_done_dense_res_1_19_i_channel;
wire    dense_res_1_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_19_i_channel;
wire    ap_sync_channel_write_dense_res_1_19_i_channel;
wire    ap_channel_done_dense_res_1_18_i_channel;
wire    dense_res_1_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_18_i_channel;
wire    ap_sync_channel_write_dense_res_1_18_i_channel;
wire    ap_channel_done_dense_res_1_17_i_channel;
wire    dense_res_1_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_17_i_channel;
wire    ap_sync_channel_write_dense_res_1_17_i_channel;
wire    ap_channel_done_dense_res_1_16_i_channel;
wire    dense_res_1_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_16_i_channel;
wire    ap_sync_channel_write_dense_res_1_16_i_channel;
wire    ap_channel_done_dense_res_1_15_i_channel;
wire    dense_res_1_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_15_i_channel;
wire    ap_sync_channel_write_dense_res_1_15_i_channel;
wire    ap_channel_done_dense_res_1_14_i_channel;
wire    dense_res_1_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_14_i_channel;
wire    ap_sync_channel_write_dense_res_1_14_i_channel;
wire    ap_channel_done_dense_res_1_13_i_channel;
wire    dense_res_1_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_13_i_channel;
wire    ap_sync_channel_write_dense_res_1_13_i_channel;
wire    ap_channel_done_dense_res_1_12_i_channel;
wire    dense_res_1_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_12_i_channel;
wire    ap_sync_channel_write_dense_res_1_12_i_channel;
wire    ap_channel_done_dense_res_1_11_i_channel;
wire    dense_res_1_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_11_i_channel;
wire    ap_sync_channel_write_dense_res_1_11_i_channel;
wire    ap_channel_done_dense_res_1_10_i_channel;
wire    dense_res_1_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_10_i_channel;
wire    ap_sync_channel_write_dense_res_1_10_i_channel;
wire    ap_channel_done_dense_res_1_9_i_channel;
wire    dense_res_1_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_9_i_channel;
wire    ap_sync_channel_write_dense_res_1_9_i_channel;
wire    ap_channel_done_dense_res_1_8_i_channel;
wire    dense_res_1_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_8_i_channel;
wire    ap_sync_channel_write_dense_res_1_8_i_channel;
wire    ap_channel_done_dense_res_1_7_i_channel;
wire    dense_res_1_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_7_i_channel;
wire    ap_sync_channel_write_dense_res_1_7_i_channel;
wire    ap_channel_done_dense_res_1_6_i_channel;
wire    dense_res_1_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_6_i_channel;
wire    ap_sync_channel_write_dense_res_1_6_i_channel;
wire    ap_channel_done_dense_res_1_5_i_channel;
wire    dense_res_1_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_5_i_channel;
wire    ap_sync_channel_write_dense_res_1_5_i_channel;
wire    ap_channel_done_dense_res_1_4_i_channel;
wire    dense_res_1_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_4_i_channel;
wire    ap_sync_channel_write_dense_res_1_4_i_channel;
wire    ap_channel_done_dense_res_1_3_i_channel;
wire    dense_res_1_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_3_i_channel;
wire    ap_sync_channel_write_dense_res_1_3_i_channel;
wire    ap_channel_done_dense_res_1_2_i_channel;
wire    dense_res_1_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_2_i_channel;
wire    ap_sync_channel_write_dense_res_1_2_i_channel;
wire    ap_channel_done_dense_res_1_1_i_channel;
wire    dense_res_1_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_1_i_channel;
wire    ap_sync_channel_write_dense_res_1_1_i_channel;
wire    ap_channel_done_dense_res_1_0_i_channel;
wire    dense_res_1_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_1_0_i_channel;
wire    ap_sync_channel_write_dense_res_1_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19;
wire    ap_channel_done_dense_res_2_19_i_channel;
wire    dense_res_2_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_19_i_channel;
wire    ap_sync_channel_write_dense_res_2_19_i_channel;
wire    ap_channel_done_dense_res_2_18_i_channel;
wire    dense_res_2_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_18_i_channel;
wire    ap_sync_channel_write_dense_res_2_18_i_channel;
wire    ap_channel_done_dense_res_2_17_i_channel;
wire    dense_res_2_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_17_i_channel;
wire    ap_sync_channel_write_dense_res_2_17_i_channel;
wire    ap_channel_done_dense_res_2_16_i_channel;
wire    dense_res_2_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_16_i_channel;
wire    ap_sync_channel_write_dense_res_2_16_i_channel;
wire    ap_channel_done_dense_res_2_15_i_channel;
wire    dense_res_2_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_15_i_channel;
wire    ap_sync_channel_write_dense_res_2_15_i_channel;
wire    ap_channel_done_dense_res_2_14_i_channel;
wire    dense_res_2_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_14_i_channel;
wire    ap_sync_channel_write_dense_res_2_14_i_channel;
wire    ap_channel_done_dense_res_2_13_i_channel;
wire    dense_res_2_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_13_i_channel;
wire    ap_sync_channel_write_dense_res_2_13_i_channel;
wire    ap_channel_done_dense_res_2_12_i_channel;
wire    dense_res_2_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_12_i_channel;
wire    ap_sync_channel_write_dense_res_2_12_i_channel;
wire    ap_channel_done_dense_res_2_11_i_channel;
wire    dense_res_2_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_11_i_channel;
wire    ap_sync_channel_write_dense_res_2_11_i_channel;
wire    ap_channel_done_dense_res_2_10_i_channel;
wire    dense_res_2_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_10_i_channel;
wire    ap_sync_channel_write_dense_res_2_10_i_channel;
wire    ap_channel_done_dense_res_2_9_i_channel;
wire    dense_res_2_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_9_i_channel;
wire    ap_sync_channel_write_dense_res_2_9_i_channel;
wire    ap_channel_done_dense_res_2_8_i_channel;
wire    dense_res_2_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_8_i_channel;
wire    ap_sync_channel_write_dense_res_2_8_i_channel;
wire    ap_channel_done_dense_res_2_7_i_channel;
wire    dense_res_2_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_7_i_channel;
wire    ap_sync_channel_write_dense_res_2_7_i_channel;
wire    ap_channel_done_dense_res_2_6_i_channel;
wire    dense_res_2_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_6_i_channel;
wire    ap_sync_channel_write_dense_res_2_6_i_channel;
wire    ap_channel_done_dense_res_2_5_i_channel;
wire    dense_res_2_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_5_i_channel;
wire    ap_sync_channel_write_dense_res_2_5_i_channel;
wire    ap_channel_done_dense_res_2_4_i_channel;
wire    dense_res_2_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_4_i_channel;
wire    ap_sync_channel_write_dense_res_2_4_i_channel;
wire    ap_channel_done_dense_res_2_3_i_channel;
wire    dense_res_2_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_3_i_channel;
wire    ap_sync_channel_write_dense_res_2_3_i_channel;
wire    ap_channel_done_dense_res_2_2_i_channel;
wire    dense_res_2_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_2_i_channel;
wire    ap_sync_channel_write_dense_res_2_2_i_channel;
wire    ap_channel_done_dense_res_2_1_i_channel;
wire    dense_res_2_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_1_i_channel;
wire    ap_sync_channel_write_dense_res_2_1_i_channel;
wire    ap_channel_done_dense_res_2_0_i_channel;
wire    dense_res_2_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_2_0_i_channel;
wire    ap_sync_channel_write_dense_res_2_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19;
wire    ap_channel_done_dense_res_3_19_i_channel;
wire    dense_res_3_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_19_i_channel;
wire    ap_sync_channel_write_dense_res_3_19_i_channel;
wire    ap_channel_done_dense_res_3_18_i_channel;
wire    dense_res_3_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_18_i_channel;
wire    ap_sync_channel_write_dense_res_3_18_i_channel;
wire    ap_channel_done_dense_res_3_17_i_channel;
wire    dense_res_3_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_17_i_channel;
wire    ap_sync_channel_write_dense_res_3_17_i_channel;
wire    ap_channel_done_dense_res_3_16_i_channel;
wire    dense_res_3_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_16_i_channel;
wire    ap_sync_channel_write_dense_res_3_16_i_channel;
wire    ap_channel_done_dense_res_3_15_i_channel;
wire    dense_res_3_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_15_i_channel;
wire    ap_sync_channel_write_dense_res_3_15_i_channel;
wire    ap_channel_done_dense_res_3_14_i_channel;
wire    dense_res_3_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_14_i_channel;
wire    ap_sync_channel_write_dense_res_3_14_i_channel;
wire    ap_channel_done_dense_res_3_13_i_channel;
wire    dense_res_3_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_13_i_channel;
wire    ap_sync_channel_write_dense_res_3_13_i_channel;
wire    ap_channel_done_dense_res_3_12_i_channel;
wire    dense_res_3_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_12_i_channel;
wire    ap_sync_channel_write_dense_res_3_12_i_channel;
wire    ap_channel_done_dense_res_3_11_i_channel;
wire    dense_res_3_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_11_i_channel;
wire    ap_sync_channel_write_dense_res_3_11_i_channel;
wire    ap_channel_done_dense_res_3_10_i_channel;
wire    dense_res_3_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_10_i_channel;
wire    ap_sync_channel_write_dense_res_3_10_i_channel;
wire    ap_channel_done_dense_res_3_9_i_channel;
wire    dense_res_3_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_9_i_channel;
wire    ap_sync_channel_write_dense_res_3_9_i_channel;
wire    ap_channel_done_dense_res_3_8_i_channel;
wire    dense_res_3_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_8_i_channel;
wire    ap_sync_channel_write_dense_res_3_8_i_channel;
wire    ap_channel_done_dense_res_3_7_i_channel;
wire    dense_res_3_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_7_i_channel;
wire    ap_sync_channel_write_dense_res_3_7_i_channel;
wire    ap_channel_done_dense_res_3_6_i_channel;
wire    dense_res_3_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_6_i_channel;
wire    ap_sync_channel_write_dense_res_3_6_i_channel;
wire    ap_channel_done_dense_res_3_5_i_channel;
wire    dense_res_3_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_5_i_channel;
wire    ap_sync_channel_write_dense_res_3_5_i_channel;
wire    ap_channel_done_dense_res_3_4_i_channel;
wire    dense_res_3_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_4_i_channel;
wire    ap_sync_channel_write_dense_res_3_4_i_channel;
wire    ap_channel_done_dense_res_3_3_i_channel;
wire    dense_res_3_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_3_i_channel;
wire    ap_sync_channel_write_dense_res_3_3_i_channel;
wire    ap_channel_done_dense_res_3_2_i_channel;
wire    dense_res_3_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_2_i_channel;
wire    ap_sync_channel_write_dense_res_3_2_i_channel;
wire    ap_channel_done_dense_res_3_1_i_channel;
wire    dense_res_3_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_1_i_channel;
wire    ap_sync_channel_write_dense_res_3_1_i_channel;
wire    ap_channel_done_dense_res_3_0_i_channel;
wire    dense_res_3_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_3_0_i_channel;
wire    ap_sync_channel_write_dense_res_3_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19;
wire    ap_channel_done_dense_res_4_19_i_channel;
wire    dense_res_4_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_19_i_channel;
wire    ap_sync_channel_write_dense_res_4_19_i_channel;
wire    ap_channel_done_dense_res_4_18_i_channel;
wire    dense_res_4_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_18_i_channel;
wire    ap_sync_channel_write_dense_res_4_18_i_channel;
wire    ap_channel_done_dense_res_4_17_i_channel;
wire    dense_res_4_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_17_i_channel;
wire    ap_sync_channel_write_dense_res_4_17_i_channel;
wire    ap_channel_done_dense_res_4_16_i_channel;
wire    dense_res_4_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_16_i_channel;
wire    ap_sync_channel_write_dense_res_4_16_i_channel;
wire    ap_channel_done_dense_res_4_15_i_channel;
wire    dense_res_4_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_15_i_channel;
wire    ap_sync_channel_write_dense_res_4_15_i_channel;
wire    ap_channel_done_dense_res_4_14_i_channel;
wire    dense_res_4_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_14_i_channel;
wire    ap_sync_channel_write_dense_res_4_14_i_channel;
wire    ap_channel_done_dense_res_4_13_i_channel;
wire    dense_res_4_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_13_i_channel;
wire    ap_sync_channel_write_dense_res_4_13_i_channel;
wire    ap_channel_done_dense_res_4_12_i_channel;
wire    dense_res_4_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_12_i_channel;
wire    ap_sync_channel_write_dense_res_4_12_i_channel;
wire    ap_channel_done_dense_res_4_11_i_channel;
wire    dense_res_4_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_11_i_channel;
wire    ap_sync_channel_write_dense_res_4_11_i_channel;
wire    ap_channel_done_dense_res_4_10_i_channel;
wire    dense_res_4_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_10_i_channel;
wire    ap_sync_channel_write_dense_res_4_10_i_channel;
wire    ap_channel_done_dense_res_4_9_i_channel;
wire    dense_res_4_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_9_i_channel;
wire    ap_sync_channel_write_dense_res_4_9_i_channel;
wire    ap_channel_done_dense_res_4_8_i_channel;
wire    dense_res_4_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_8_i_channel;
wire    ap_sync_channel_write_dense_res_4_8_i_channel;
wire    ap_channel_done_dense_res_4_7_i_channel;
wire    dense_res_4_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_7_i_channel;
wire    ap_sync_channel_write_dense_res_4_7_i_channel;
wire    ap_channel_done_dense_res_4_6_i_channel;
wire    dense_res_4_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_6_i_channel;
wire    ap_sync_channel_write_dense_res_4_6_i_channel;
wire    ap_channel_done_dense_res_4_5_i_channel;
wire    dense_res_4_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_5_i_channel;
wire    ap_sync_channel_write_dense_res_4_5_i_channel;
wire    ap_channel_done_dense_res_4_4_i_channel;
wire    dense_res_4_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_4_i_channel;
wire    ap_sync_channel_write_dense_res_4_4_i_channel;
wire    ap_channel_done_dense_res_4_3_i_channel;
wire    dense_res_4_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_3_i_channel;
wire    ap_sync_channel_write_dense_res_4_3_i_channel;
wire    ap_channel_done_dense_res_4_2_i_channel;
wire    dense_res_4_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_2_i_channel;
wire    ap_sync_channel_write_dense_res_4_2_i_channel;
wire    ap_channel_done_dense_res_4_1_i_channel;
wire    dense_res_4_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_1_i_channel;
wire    ap_sync_channel_write_dense_res_4_1_i_channel;
wire    ap_channel_done_dense_res_4_0_i_channel;
wire    dense_res_4_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_4_0_i_channel;
wire    ap_sync_channel_write_dense_res_4_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19;
wire    ap_channel_done_dense_res_5_19_i_channel;
wire    dense_res_5_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_19_i_channel;
wire    ap_sync_channel_write_dense_res_5_19_i_channel;
wire    ap_channel_done_dense_res_5_18_i_channel;
wire    dense_res_5_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_18_i_channel;
wire    ap_sync_channel_write_dense_res_5_18_i_channel;
wire    ap_channel_done_dense_res_5_17_i_channel;
wire    dense_res_5_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_17_i_channel;
wire    ap_sync_channel_write_dense_res_5_17_i_channel;
wire    ap_channel_done_dense_res_5_16_i_channel;
wire    dense_res_5_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_16_i_channel;
wire    ap_sync_channel_write_dense_res_5_16_i_channel;
wire    ap_channel_done_dense_res_5_15_i_channel;
wire    dense_res_5_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_15_i_channel;
wire    ap_sync_channel_write_dense_res_5_15_i_channel;
wire    ap_channel_done_dense_res_5_14_i_channel;
wire    dense_res_5_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_14_i_channel;
wire    ap_sync_channel_write_dense_res_5_14_i_channel;
wire    ap_channel_done_dense_res_5_13_i_channel;
wire    dense_res_5_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_13_i_channel;
wire    ap_sync_channel_write_dense_res_5_13_i_channel;
wire    ap_channel_done_dense_res_5_12_i_channel;
wire    dense_res_5_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_12_i_channel;
wire    ap_sync_channel_write_dense_res_5_12_i_channel;
wire    ap_channel_done_dense_res_5_11_i_channel;
wire    dense_res_5_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_11_i_channel;
wire    ap_sync_channel_write_dense_res_5_11_i_channel;
wire    ap_channel_done_dense_res_5_10_i_channel;
wire    dense_res_5_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_10_i_channel;
wire    ap_sync_channel_write_dense_res_5_10_i_channel;
wire    ap_channel_done_dense_res_5_9_i_channel;
wire    dense_res_5_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_9_i_channel;
wire    ap_sync_channel_write_dense_res_5_9_i_channel;
wire    ap_channel_done_dense_res_5_8_i_channel;
wire    dense_res_5_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_8_i_channel;
wire    ap_sync_channel_write_dense_res_5_8_i_channel;
wire    ap_channel_done_dense_res_5_7_i_channel;
wire    dense_res_5_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_7_i_channel;
wire    ap_sync_channel_write_dense_res_5_7_i_channel;
wire    ap_channel_done_dense_res_5_6_i_channel;
wire    dense_res_5_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_6_i_channel;
wire    ap_sync_channel_write_dense_res_5_6_i_channel;
wire    ap_channel_done_dense_res_5_5_i_channel;
wire    dense_res_5_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_5_i_channel;
wire    ap_sync_channel_write_dense_res_5_5_i_channel;
wire    ap_channel_done_dense_res_5_4_i_channel;
wire    dense_res_5_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_4_i_channel;
wire    ap_sync_channel_write_dense_res_5_4_i_channel;
wire    ap_channel_done_dense_res_5_3_i_channel;
wire    dense_res_5_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_3_i_channel;
wire    ap_sync_channel_write_dense_res_5_3_i_channel;
wire    ap_channel_done_dense_res_5_2_i_channel;
wire    dense_res_5_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_2_i_channel;
wire    ap_sync_channel_write_dense_res_5_2_i_channel;
wire    ap_channel_done_dense_res_5_1_i_channel;
wire    dense_res_5_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_1_i_channel;
wire    ap_sync_channel_write_dense_res_5_1_i_channel;
wire    ap_channel_done_dense_res_5_0_i_channel;
wire    dense_res_5_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_5_0_i_channel;
wire    ap_sync_channel_write_dense_res_5_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19;
wire    ap_channel_done_dense_res_6_19_i_channel;
wire    dense_res_6_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_19_i_channel;
wire    ap_sync_channel_write_dense_res_6_19_i_channel;
wire    ap_channel_done_dense_res_6_18_i_channel;
wire    dense_res_6_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_18_i_channel;
wire    ap_sync_channel_write_dense_res_6_18_i_channel;
wire    ap_channel_done_dense_res_6_17_i_channel;
wire    dense_res_6_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_17_i_channel;
wire    ap_sync_channel_write_dense_res_6_17_i_channel;
wire    ap_channel_done_dense_res_6_16_i_channel;
wire    dense_res_6_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_16_i_channel;
wire    ap_sync_channel_write_dense_res_6_16_i_channel;
wire    ap_channel_done_dense_res_6_15_i_channel;
wire    dense_res_6_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_15_i_channel;
wire    ap_sync_channel_write_dense_res_6_15_i_channel;
wire    ap_channel_done_dense_res_6_14_i_channel;
wire    dense_res_6_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_14_i_channel;
wire    ap_sync_channel_write_dense_res_6_14_i_channel;
wire    ap_channel_done_dense_res_6_13_i_channel;
wire    dense_res_6_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_13_i_channel;
wire    ap_sync_channel_write_dense_res_6_13_i_channel;
wire    ap_channel_done_dense_res_6_12_i_channel;
wire    dense_res_6_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_12_i_channel;
wire    ap_sync_channel_write_dense_res_6_12_i_channel;
wire    ap_channel_done_dense_res_6_11_i_channel;
wire    dense_res_6_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_11_i_channel;
wire    ap_sync_channel_write_dense_res_6_11_i_channel;
wire    ap_channel_done_dense_res_6_10_i_channel;
wire    dense_res_6_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_10_i_channel;
wire    ap_sync_channel_write_dense_res_6_10_i_channel;
wire    ap_channel_done_dense_res_6_9_i_channel;
wire    dense_res_6_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_9_i_channel;
wire    ap_sync_channel_write_dense_res_6_9_i_channel;
wire    ap_channel_done_dense_res_6_8_i_channel;
wire    dense_res_6_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_8_i_channel;
wire    ap_sync_channel_write_dense_res_6_8_i_channel;
wire    ap_channel_done_dense_res_6_7_i_channel;
wire    dense_res_6_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_7_i_channel;
wire    ap_sync_channel_write_dense_res_6_7_i_channel;
wire    ap_channel_done_dense_res_6_6_i_channel;
wire    dense_res_6_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_6_i_channel;
wire    ap_sync_channel_write_dense_res_6_6_i_channel;
wire    ap_channel_done_dense_res_6_5_i_channel;
wire    dense_res_6_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_5_i_channel;
wire    ap_sync_channel_write_dense_res_6_5_i_channel;
wire    ap_channel_done_dense_res_6_4_i_channel;
wire    dense_res_6_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_4_i_channel;
wire    ap_sync_channel_write_dense_res_6_4_i_channel;
wire    ap_channel_done_dense_res_6_3_i_channel;
wire    dense_res_6_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_3_i_channel;
wire    ap_sync_channel_write_dense_res_6_3_i_channel;
wire    ap_channel_done_dense_res_6_2_i_channel;
wire    dense_res_6_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_2_i_channel;
wire    ap_sync_channel_write_dense_res_6_2_i_channel;
wire    ap_channel_done_dense_res_6_1_i_channel;
wire    dense_res_6_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_1_i_channel;
wire    ap_sync_channel_write_dense_res_6_1_i_channel;
wire    ap_channel_done_dense_res_6_0_i_channel;
wire    dense_res_6_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_6_0_i_channel;
wire    ap_sync_channel_write_dense_res_6_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19;
wire    ap_channel_done_dense_res_7_19_i_channel;
wire    dense_res_7_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_19_i_channel;
wire    ap_sync_channel_write_dense_res_7_19_i_channel;
wire    ap_channel_done_dense_res_7_18_i_channel;
wire    dense_res_7_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_18_i_channel;
wire    ap_sync_channel_write_dense_res_7_18_i_channel;
wire    ap_channel_done_dense_res_7_17_i_channel;
wire    dense_res_7_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_17_i_channel;
wire    ap_sync_channel_write_dense_res_7_17_i_channel;
wire    ap_channel_done_dense_res_7_16_i_channel;
wire    dense_res_7_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_16_i_channel;
wire    ap_sync_channel_write_dense_res_7_16_i_channel;
wire    ap_channel_done_dense_res_7_15_i_channel;
wire    dense_res_7_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_15_i_channel;
wire    ap_sync_channel_write_dense_res_7_15_i_channel;
wire    ap_channel_done_dense_res_7_14_i_channel;
wire    dense_res_7_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_14_i_channel;
wire    ap_sync_channel_write_dense_res_7_14_i_channel;
wire    ap_channel_done_dense_res_7_13_i_channel;
wire    dense_res_7_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_13_i_channel;
wire    ap_sync_channel_write_dense_res_7_13_i_channel;
wire    ap_channel_done_dense_res_7_12_i_channel;
wire    dense_res_7_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_12_i_channel;
wire    ap_sync_channel_write_dense_res_7_12_i_channel;
wire    ap_channel_done_dense_res_7_11_i_channel;
wire    dense_res_7_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_11_i_channel;
wire    ap_sync_channel_write_dense_res_7_11_i_channel;
wire    ap_channel_done_dense_res_7_10_i_channel;
wire    dense_res_7_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_10_i_channel;
wire    ap_sync_channel_write_dense_res_7_10_i_channel;
wire    ap_channel_done_dense_res_7_9_i_channel;
wire    dense_res_7_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_9_i_channel;
wire    ap_sync_channel_write_dense_res_7_9_i_channel;
wire    ap_channel_done_dense_res_7_8_i_channel;
wire    dense_res_7_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_8_i_channel;
wire    ap_sync_channel_write_dense_res_7_8_i_channel;
wire    ap_channel_done_dense_res_7_7_i_channel;
wire    dense_res_7_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_7_i_channel;
wire    ap_sync_channel_write_dense_res_7_7_i_channel;
wire    ap_channel_done_dense_res_7_6_i_channel;
wire    dense_res_7_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_6_i_channel;
wire    ap_sync_channel_write_dense_res_7_6_i_channel;
wire    ap_channel_done_dense_res_7_5_i_channel;
wire    dense_res_7_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_5_i_channel;
wire    ap_sync_channel_write_dense_res_7_5_i_channel;
wire    ap_channel_done_dense_res_7_4_i_channel;
wire    dense_res_7_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_4_i_channel;
wire    ap_sync_channel_write_dense_res_7_4_i_channel;
wire    ap_channel_done_dense_res_7_3_i_channel;
wire    dense_res_7_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_3_i_channel;
wire    ap_sync_channel_write_dense_res_7_3_i_channel;
wire    ap_channel_done_dense_res_7_2_i_channel;
wire    dense_res_7_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_2_i_channel;
wire    ap_sync_channel_write_dense_res_7_2_i_channel;
wire    ap_channel_done_dense_res_7_1_i_channel;
wire    dense_res_7_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_1_i_channel;
wire    ap_sync_channel_write_dense_res_7_1_i_channel;
wire    ap_channel_done_dense_res_7_0_i_channel;
wire    dense_res_7_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_7_0_i_channel;
wire    ap_sync_channel_write_dense_res_7_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19;
wire    ap_channel_done_dense_res_8_19_i_channel;
wire    dense_res_8_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_19_i_channel;
wire    ap_sync_channel_write_dense_res_8_19_i_channel;
wire    ap_channel_done_dense_res_8_18_i_channel;
wire    dense_res_8_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_18_i_channel;
wire    ap_sync_channel_write_dense_res_8_18_i_channel;
wire    ap_channel_done_dense_res_8_17_i_channel;
wire    dense_res_8_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_17_i_channel;
wire    ap_sync_channel_write_dense_res_8_17_i_channel;
wire    ap_channel_done_dense_res_8_16_i_channel;
wire    dense_res_8_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_16_i_channel;
wire    ap_sync_channel_write_dense_res_8_16_i_channel;
wire    ap_channel_done_dense_res_8_15_i_channel;
wire    dense_res_8_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_15_i_channel;
wire    ap_sync_channel_write_dense_res_8_15_i_channel;
wire    ap_channel_done_dense_res_8_14_i_channel;
wire    dense_res_8_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_14_i_channel;
wire    ap_sync_channel_write_dense_res_8_14_i_channel;
wire    ap_channel_done_dense_res_8_13_i_channel;
wire    dense_res_8_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_13_i_channel;
wire    ap_sync_channel_write_dense_res_8_13_i_channel;
wire    ap_channel_done_dense_res_8_12_i_channel;
wire    dense_res_8_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_12_i_channel;
wire    ap_sync_channel_write_dense_res_8_12_i_channel;
wire    ap_channel_done_dense_res_8_11_i_channel;
wire    dense_res_8_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_11_i_channel;
wire    ap_sync_channel_write_dense_res_8_11_i_channel;
wire    ap_channel_done_dense_res_8_10_i_channel;
wire    dense_res_8_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_10_i_channel;
wire    ap_sync_channel_write_dense_res_8_10_i_channel;
wire    ap_channel_done_dense_res_8_9_i_channel;
wire    dense_res_8_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_9_i_channel;
wire    ap_sync_channel_write_dense_res_8_9_i_channel;
wire    ap_channel_done_dense_res_8_8_i_channel;
wire    dense_res_8_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_8_i_channel;
wire    ap_sync_channel_write_dense_res_8_8_i_channel;
wire    ap_channel_done_dense_res_8_7_i_channel;
wire    dense_res_8_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_7_i_channel;
wire    ap_sync_channel_write_dense_res_8_7_i_channel;
wire    ap_channel_done_dense_res_8_6_i_channel;
wire    dense_res_8_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_6_i_channel;
wire    ap_sync_channel_write_dense_res_8_6_i_channel;
wire    ap_channel_done_dense_res_8_5_i_channel;
wire    dense_res_8_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_5_i_channel;
wire    ap_sync_channel_write_dense_res_8_5_i_channel;
wire    ap_channel_done_dense_res_8_4_i_channel;
wire    dense_res_8_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_4_i_channel;
wire    ap_sync_channel_write_dense_res_8_4_i_channel;
wire    ap_channel_done_dense_res_8_3_i_channel;
wire    dense_res_8_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_3_i_channel;
wire    ap_sync_channel_write_dense_res_8_3_i_channel;
wire    ap_channel_done_dense_res_8_2_i_channel;
wire    dense_res_8_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_2_i_channel;
wire    ap_sync_channel_write_dense_res_8_2_i_channel;
wire    ap_channel_done_dense_res_8_1_i_channel;
wire    dense_res_8_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_1_i_channel;
wire    ap_sync_channel_write_dense_res_8_1_i_channel;
wire    ap_channel_done_dense_res_8_0_i_channel;
wire    dense_res_8_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_8_0_i_channel;
wire    ap_sync_channel_write_dense_res_8_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19;
wire    ap_channel_done_dense_res_9_19_i_channel;
wire    dense_res_9_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_19_i_channel;
wire    ap_sync_channel_write_dense_res_9_19_i_channel;
wire    ap_channel_done_dense_res_9_18_i_channel;
wire    dense_res_9_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_18_i_channel;
wire    ap_sync_channel_write_dense_res_9_18_i_channel;
wire    ap_channel_done_dense_res_9_17_i_channel;
wire    dense_res_9_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_17_i_channel;
wire    ap_sync_channel_write_dense_res_9_17_i_channel;
wire    ap_channel_done_dense_res_9_16_i_channel;
wire    dense_res_9_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_16_i_channel;
wire    ap_sync_channel_write_dense_res_9_16_i_channel;
wire    ap_channel_done_dense_res_9_15_i_channel;
wire    dense_res_9_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_15_i_channel;
wire    ap_sync_channel_write_dense_res_9_15_i_channel;
wire    ap_channel_done_dense_res_9_14_i_channel;
wire    dense_res_9_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_14_i_channel;
wire    ap_sync_channel_write_dense_res_9_14_i_channel;
wire    ap_channel_done_dense_res_9_13_i_channel;
wire    dense_res_9_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_13_i_channel;
wire    ap_sync_channel_write_dense_res_9_13_i_channel;
wire    ap_channel_done_dense_res_9_12_i_channel;
wire    dense_res_9_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_12_i_channel;
wire    ap_sync_channel_write_dense_res_9_12_i_channel;
wire    ap_channel_done_dense_res_9_11_i_channel;
wire    dense_res_9_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_11_i_channel;
wire    ap_sync_channel_write_dense_res_9_11_i_channel;
wire    ap_channel_done_dense_res_9_10_i_channel;
wire    dense_res_9_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_10_i_channel;
wire    ap_sync_channel_write_dense_res_9_10_i_channel;
wire    ap_channel_done_dense_res_9_9_i_channel;
wire    dense_res_9_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_9_i_channel;
wire    ap_sync_channel_write_dense_res_9_9_i_channel;
wire    ap_channel_done_dense_res_9_8_i_channel;
wire    dense_res_9_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_8_i_channel;
wire    ap_sync_channel_write_dense_res_9_8_i_channel;
wire    ap_channel_done_dense_res_9_7_i_channel;
wire    dense_res_9_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_7_i_channel;
wire    ap_sync_channel_write_dense_res_9_7_i_channel;
wire    ap_channel_done_dense_res_9_6_i_channel;
wire    dense_res_9_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_6_i_channel;
wire    ap_sync_channel_write_dense_res_9_6_i_channel;
wire    ap_channel_done_dense_res_9_5_i_channel;
wire    dense_res_9_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_5_i_channel;
wire    ap_sync_channel_write_dense_res_9_5_i_channel;
wire    ap_channel_done_dense_res_9_4_i_channel;
wire    dense_res_9_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_4_i_channel;
wire    ap_sync_channel_write_dense_res_9_4_i_channel;
wire    ap_channel_done_dense_res_9_3_i_channel;
wire    dense_res_9_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_3_i_channel;
wire    ap_sync_channel_write_dense_res_9_3_i_channel;
wire    ap_channel_done_dense_res_9_2_i_channel;
wire    dense_res_9_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_2_i_channel;
wire    ap_sync_channel_write_dense_res_9_2_i_channel;
wire    ap_channel_done_dense_res_9_1_i_channel;
wire    dense_res_9_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_1_i_channel;
wire    ap_sync_channel_write_dense_res_9_1_i_channel;
wire    ap_channel_done_dense_res_9_0_i_channel;
wire    dense_res_9_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_9_0_i_channel;
wire    ap_sync_channel_write_dense_res_9_0_i_channel;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18;
wire   [15:0] dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19;
wire    ap_channel_done_dense_res_10_19_i_channel;
wire    dense_res_10_19_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_19_i_channel;
wire    ap_sync_channel_write_dense_res_10_19_i_channel;
wire    ap_channel_done_dense_res_10_18_i_channel;
wire    dense_res_10_18_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_18_i_channel;
wire    ap_sync_channel_write_dense_res_10_18_i_channel;
wire    ap_channel_done_dense_res_10_17_i_channel;
wire    dense_res_10_17_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_17_i_channel;
wire    ap_sync_channel_write_dense_res_10_17_i_channel;
wire    ap_channel_done_dense_res_10_16_i_channel;
wire    dense_res_10_16_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_16_i_channel;
wire    ap_sync_channel_write_dense_res_10_16_i_channel;
wire    ap_channel_done_dense_res_10_15_i_channel;
wire    dense_res_10_15_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_15_i_channel;
wire    ap_sync_channel_write_dense_res_10_15_i_channel;
wire    ap_channel_done_dense_res_10_14_i_channel;
wire    dense_res_10_14_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_14_i_channel;
wire    ap_sync_channel_write_dense_res_10_14_i_channel;
wire    ap_channel_done_dense_res_10_13_i_channel;
wire    dense_res_10_13_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_13_i_channel;
wire    ap_sync_channel_write_dense_res_10_13_i_channel;
wire    ap_channel_done_dense_res_10_12_i_channel;
wire    dense_res_10_12_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_12_i_channel;
wire    ap_sync_channel_write_dense_res_10_12_i_channel;
wire    ap_channel_done_dense_res_10_11_i_channel;
wire    dense_res_10_11_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_11_i_channel;
wire    ap_sync_channel_write_dense_res_10_11_i_channel;
wire    ap_channel_done_dense_res_10_10_i_channel;
wire    dense_res_10_10_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_10_i_channel;
wire    ap_sync_channel_write_dense_res_10_10_i_channel;
wire    ap_channel_done_dense_res_10_9_i_channel;
wire    dense_res_10_9_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_9_i_channel;
wire    ap_sync_channel_write_dense_res_10_9_i_channel;
wire    ap_channel_done_dense_res_10_8_i_channel;
wire    dense_res_10_8_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_8_i_channel;
wire    ap_sync_channel_write_dense_res_10_8_i_channel;
wire    ap_channel_done_dense_res_10_7_i_channel;
wire    dense_res_10_7_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_7_i_channel;
wire    ap_sync_channel_write_dense_res_10_7_i_channel;
wire    ap_channel_done_dense_res_10_6_i_channel;
wire    dense_res_10_6_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_6_i_channel;
wire    ap_sync_channel_write_dense_res_10_6_i_channel;
wire    ap_channel_done_dense_res_10_5_i_channel;
wire    dense_res_10_5_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_5_i_channel;
wire    ap_sync_channel_write_dense_res_10_5_i_channel;
wire    ap_channel_done_dense_res_10_4_i_channel;
wire    dense_res_10_4_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_4_i_channel;
wire    ap_sync_channel_write_dense_res_10_4_i_channel;
wire    ap_channel_done_dense_res_10_3_i_channel;
wire    dense_res_10_3_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_3_i_channel;
wire    ap_sync_channel_write_dense_res_10_3_i_channel;
wire    ap_channel_done_dense_res_10_2_i_channel;
wire    dense_res_10_2_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_2_i_channel;
wire    ap_sync_channel_write_dense_res_10_2_i_channel;
wire    ap_channel_done_dense_res_10_1_i_channel;
wire    dense_res_10_1_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_1_i_channel;
wire    ap_sync_channel_write_dense_res_10_1_i_channel;
wire    ap_channel_done_dense_res_10_0_i_channel;
wire    dense_res_10_0_i_channel_full_n;
reg    ap_sync_reg_channel_write_dense_res_10_0_i_channel;
wire    ap_sync_channel_write_dense_res_10_0_i_channel;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld;
wire   [15:0] conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld;
wire    ap_sync_continue;
wire   [9:0] dense_data_1_0_V_i_channel_dout;
wire    dense_data_1_0_V_i_channel_empty_n;
wire   [9:0] dense_data_1_1_V_i_channel_dout;
wire    dense_data_1_1_V_i_channel_empty_n;
wire   [9:0] dense_data_1_2_V_i_channel_dout;
wire    dense_data_1_2_V_i_channel_empty_n;
wire   [9:0] dense_data_1_3_V_i_channel_dout;
wire    dense_data_1_3_V_i_channel_empty_n;
wire   [9:0] dense_data_1_4_V_i_channel_dout;
wire    dense_data_1_4_V_i_channel_empty_n;
wire   [9:0] dense_data_1_5_V_i_channel_dout;
wire    dense_data_1_5_V_i_channel_empty_n;
wire   [9:0] dense_data_1_6_V_i_channel_dout;
wire    dense_data_1_6_V_i_channel_empty_n;
wire   [9:0] dense_data_1_7_V_i_channel_dout;
wire    dense_data_1_7_V_i_channel_empty_n;
wire   [9:0] dense_data_1_8_V_i_channel_dout;
wire    dense_data_1_8_V_i_channel_empty_n;
wire   [9:0] dense_data_1_9_V_i_channel_dout;
wire    dense_data_1_9_V_i_channel_empty_n;
wire   [9:0] dense_data_1_10_V_i_channel_dout;
wire    dense_data_1_10_V_i_channel_empty_n;
wire   [9:0] dense_data_1_11_V_i_channel_dout;
wire    dense_data_1_11_V_i_channel_empty_n;
wire   [9:0] dense_data_1_12_V_i_channel_dout;
wire    dense_data_1_12_V_i_channel_empty_n;
wire   [9:0] dense_data_1_13_V_i_channel_dout;
wire    dense_data_1_13_V_i_channel_empty_n;
wire   [9:0] dense_data_1_14_V_i_channel_dout;
wire    dense_data_1_14_V_i_channel_empty_n;
wire   [9:0] dense_data_2_0_V_i_channel_dout;
wire    dense_data_2_0_V_i_channel_empty_n;
wire   [9:0] dense_data_2_1_V_i_channel_dout;
wire    dense_data_2_1_V_i_channel_empty_n;
wire   [9:0] dense_data_2_2_V_i_channel_dout;
wire    dense_data_2_2_V_i_channel_empty_n;
wire   [9:0] dense_data_2_3_V_i_channel_dout;
wire    dense_data_2_3_V_i_channel_empty_n;
wire   [9:0] dense_data_2_4_V_i_channel_dout;
wire    dense_data_2_4_V_i_channel_empty_n;
wire   [9:0] dense_data_2_5_V_i_channel_dout;
wire    dense_data_2_5_V_i_channel_empty_n;
wire   [9:0] dense_data_2_6_V_i_channel_dout;
wire    dense_data_2_6_V_i_channel_empty_n;
wire   [9:0] dense_data_2_7_V_i_channel_dout;
wire    dense_data_2_7_V_i_channel_empty_n;
wire   [9:0] dense_data_2_8_V_i_channel_dout;
wire    dense_data_2_8_V_i_channel_empty_n;
wire   [9:0] dense_data_2_9_V_i_channel_dout;
wire    dense_data_2_9_V_i_channel_empty_n;
wire   [9:0] dense_data_2_10_V_i_channel_dout;
wire    dense_data_2_10_V_i_channel_empty_n;
wire   [9:0] dense_data_2_11_V_i_channel_dout;
wire    dense_data_2_11_V_i_channel_empty_n;
wire   [9:0] dense_data_2_12_V_i_channel_dout;
wire    dense_data_2_12_V_i_channel_empty_n;
wire   [9:0] dense_data_2_13_V_i_channel_dout;
wire    dense_data_2_13_V_i_channel_empty_n;
wire   [9:0] dense_data_2_14_V_i_channel_dout;
wire    dense_data_2_14_V_i_channel_empty_n;
wire   [9:0] dense_data_3_0_V_i_channel_dout;
wire    dense_data_3_0_V_i_channel_empty_n;
wire   [9:0] dense_data_3_1_V_i_channel_dout;
wire    dense_data_3_1_V_i_channel_empty_n;
wire   [9:0] dense_data_3_2_V_i_channel_dout;
wire    dense_data_3_2_V_i_channel_empty_n;
wire   [9:0] dense_data_3_3_V_i_channel_dout;
wire    dense_data_3_3_V_i_channel_empty_n;
wire   [9:0] dense_data_3_4_V_i_channel_dout;
wire    dense_data_3_4_V_i_channel_empty_n;
wire   [9:0] dense_data_3_5_V_i_channel_dout;
wire    dense_data_3_5_V_i_channel_empty_n;
wire   [9:0] dense_data_3_6_V_i_channel_dout;
wire    dense_data_3_6_V_i_channel_empty_n;
wire   [9:0] dense_data_3_7_V_i_channel_dout;
wire    dense_data_3_7_V_i_channel_empty_n;
wire   [9:0] dense_data_3_8_V_i_channel_dout;
wire    dense_data_3_8_V_i_channel_empty_n;
wire   [9:0] dense_data_3_9_V_i_channel_dout;
wire    dense_data_3_9_V_i_channel_empty_n;
wire   [9:0] dense_data_3_10_V_i_channel_dout;
wire    dense_data_3_10_V_i_channel_empty_n;
wire   [9:0] dense_data_3_11_V_i_channel_dout;
wire    dense_data_3_11_V_i_channel_empty_n;
wire   [9:0] dense_data_3_12_V_i_channel_dout;
wire    dense_data_3_12_V_i_channel_empty_n;
wire   [9:0] dense_data_3_13_V_i_channel_dout;
wire    dense_data_3_13_V_i_channel_empty_n;
wire   [9:0] dense_data_3_14_V_i_channel_dout;
wire    dense_data_3_14_V_i_channel_empty_n;
wire   [9:0] dense_data_4_0_V_i_channel_dout;
wire    dense_data_4_0_V_i_channel_empty_n;
wire   [9:0] dense_data_4_1_V_i_channel_dout;
wire    dense_data_4_1_V_i_channel_empty_n;
wire   [9:0] dense_data_4_2_V_i_channel_dout;
wire    dense_data_4_2_V_i_channel_empty_n;
wire   [9:0] dense_data_4_3_V_i_channel_dout;
wire    dense_data_4_3_V_i_channel_empty_n;
wire   [9:0] dense_data_4_4_V_i_channel_dout;
wire    dense_data_4_4_V_i_channel_empty_n;
wire   [9:0] dense_data_4_5_V_i_channel_dout;
wire    dense_data_4_5_V_i_channel_empty_n;
wire   [9:0] dense_data_4_6_V_i_channel_dout;
wire    dense_data_4_6_V_i_channel_empty_n;
wire   [9:0] dense_data_4_7_V_i_channel_dout;
wire    dense_data_4_7_V_i_channel_empty_n;
wire   [9:0] dense_data_4_8_V_i_channel_dout;
wire    dense_data_4_8_V_i_channel_empty_n;
wire   [9:0] dense_data_4_9_V_i_channel_dout;
wire    dense_data_4_9_V_i_channel_empty_n;
wire   [9:0] dense_data_4_10_V_i_channel_dout;
wire    dense_data_4_10_V_i_channel_empty_n;
wire   [9:0] dense_data_4_11_V_i_channel_dout;
wire    dense_data_4_11_V_i_channel_empty_n;
wire   [9:0] dense_data_4_12_V_i_channel_dout;
wire    dense_data_4_12_V_i_channel_empty_n;
wire   [9:0] dense_data_4_13_V_i_channel_dout;
wire    dense_data_4_13_V_i_channel_empty_n;
wire   [9:0] dense_data_4_14_V_i_channel_dout;
wire    dense_data_4_14_V_i_channel_empty_n;
wire   [9:0] dense_data_5_0_V_i_channel_dout;
wire    dense_data_5_0_V_i_channel_empty_n;
wire   [9:0] dense_data_5_1_V_i_channel_dout;
wire    dense_data_5_1_V_i_channel_empty_n;
wire   [9:0] dense_data_5_2_V_i_channel_dout;
wire    dense_data_5_2_V_i_channel_empty_n;
wire   [9:0] dense_data_5_3_V_i_channel_dout;
wire    dense_data_5_3_V_i_channel_empty_n;
wire   [9:0] dense_data_5_4_V_i_channel_dout;
wire    dense_data_5_4_V_i_channel_empty_n;
wire   [9:0] dense_data_5_5_V_i_channel_dout;
wire    dense_data_5_5_V_i_channel_empty_n;
wire   [9:0] dense_data_5_6_V_i_channel_dout;
wire    dense_data_5_6_V_i_channel_empty_n;
wire   [9:0] dense_data_5_7_V_i_channel_dout;
wire    dense_data_5_7_V_i_channel_empty_n;
wire   [9:0] dense_data_5_8_V_i_channel_dout;
wire    dense_data_5_8_V_i_channel_empty_n;
wire   [9:0] dense_data_5_9_V_i_channel_dout;
wire    dense_data_5_9_V_i_channel_empty_n;
wire   [9:0] dense_data_5_10_V_i_channel_dout;
wire    dense_data_5_10_V_i_channel_empty_n;
wire   [9:0] dense_data_5_11_V_i_channel_dout;
wire    dense_data_5_11_V_i_channel_empty_n;
wire   [9:0] dense_data_5_12_V_i_channel_dout;
wire    dense_data_5_12_V_i_channel_empty_n;
wire   [9:0] dense_data_5_13_V_i_channel_dout;
wire    dense_data_5_13_V_i_channel_empty_n;
wire   [9:0] dense_data_5_14_V_i_channel_dout;
wire    dense_data_5_14_V_i_channel_empty_n;
wire   [9:0] dense_data_6_0_V_i_channel_dout;
wire    dense_data_6_0_V_i_channel_empty_n;
wire   [9:0] dense_data_6_1_V_i_channel_dout;
wire    dense_data_6_1_V_i_channel_empty_n;
wire   [9:0] dense_data_6_2_V_i_channel_dout;
wire    dense_data_6_2_V_i_channel_empty_n;
wire   [9:0] dense_data_6_3_V_i_channel_dout;
wire    dense_data_6_3_V_i_channel_empty_n;
wire   [9:0] dense_data_6_4_V_i_channel_dout;
wire    dense_data_6_4_V_i_channel_empty_n;
wire   [9:0] dense_data_6_5_V_i_channel_dout;
wire    dense_data_6_5_V_i_channel_empty_n;
wire   [9:0] dense_data_6_6_V_i_channel_dout;
wire    dense_data_6_6_V_i_channel_empty_n;
wire   [9:0] dense_data_6_7_V_i_channel_dout;
wire    dense_data_6_7_V_i_channel_empty_n;
wire   [9:0] dense_data_6_8_V_i_channel_dout;
wire    dense_data_6_8_V_i_channel_empty_n;
wire   [9:0] dense_data_6_9_V_i_channel_dout;
wire    dense_data_6_9_V_i_channel_empty_n;
wire   [9:0] dense_data_6_10_V_i_channel_dout;
wire    dense_data_6_10_V_i_channel_empty_n;
wire   [9:0] dense_data_6_11_V_i_channel_dout;
wire    dense_data_6_11_V_i_channel_empty_n;
wire   [9:0] dense_data_6_12_V_i_channel_dout;
wire    dense_data_6_12_V_i_channel_empty_n;
wire   [9:0] dense_data_6_13_V_i_channel_dout;
wire    dense_data_6_13_V_i_channel_empty_n;
wire   [9:0] dense_data_6_14_V_i_channel_dout;
wire    dense_data_6_14_V_i_channel_empty_n;
wire   [9:0] dense_data_7_0_V_i_channel_dout;
wire    dense_data_7_0_V_i_channel_empty_n;
wire   [9:0] dense_data_7_1_V_i_channel_dout;
wire    dense_data_7_1_V_i_channel_empty_n;
wire   [9:0] dense_data_7_2_V_i_channel_dout;
wire    dense_data_7_2_V_i_channel_empty_n;
wire   [9:0] dense_data_7_3_V_i_channel_dout;
wire    dense_data_7_3_V_i_channel_empty_n;
wire   [9:0] dense_data_7_4_V_i_channel_dout;
wire    dense_data_7_4_V_i_channel_empty_n;
wire   [9:0] dense_data_7_5_V_i_channel_dout;
wire    dense_data_7_5_V_i_channel_empty_n;
wire   [9:0] dense_data_7_6_V_i_channel_dout;
wire    dense_data_7_6_V_i_channel_empty_n;
wire   [9:0] dense_data_7_7_V_i_channel_dout;
wire    dense_data_7_7_V_i_channel_empty_n;
wire   [9:0] dense_data_7_8_V_i_channel_dout;
wire    dense_data_7_8_V_i_channel_empty_n;
wire   [9:0] dense_data_7_9_V_i_channel_dout;
wire    dense_data_7_9_V_i_channel_empty_n;
wire   [9:0] dense_data_7_10_V_i_channel_dout;
wire    dense_data_7_10_V_i_channel_empty_n;
wire   [9:0] dense_data_7_11_V_i_channel_dout;
wire    dense_data_7_11_V_i_channel_empty_n;
wire   [9:0] dense_data_7_12_V_i_channel_dout;
wire    dense_data_7_12_V_i_channel_empty_n;
wire   [9:0] dense_data_7_13_V_i_channel_dout;
wire    dense_data_7_13_V_i_channel_empty_n;
wire   [9:0] dense_data_7_14_V_i_channel_dout;
wire    dense_data_7_14_V_i_channel_empty_n;
wire   [9:0] dense_data_8_0_V_i_channel_dout;
wire    dense_data_8_0_V_i_channel_empty_n;
wire   [9:0] dense_data_8_1_V_i_channel_dout;
wire    dense_data_8_1_V_i_channel_empty_n;
wire   [9:0] dense_data_8_2_V_i_channel_dout;
wire    dense_data_8_2_V_i_channel_empty_n;
wire   [9:0] dense_data_8_3_V_i_channel_dout;
wire    dense_data_8_3_V_i_channel_empty_n;
wire   [9:0] dense_data_8_4_V_i_channel_dout;
wire    dense_data_8_4_V_i_channel_empty_n;
wire   [9:0] dense_data_8_5_V_i_channel_dout;
wire    dense_data_8_5_V_i_channel_empty_n;
wire   [9:0] dense_data_8_6_V_i_channel_dout;
wire    dense_data_8_6_V_i_channel_empty_n;
wire   [9:0] dense_data_8_7_V_i_channel_dout;
wire    dense_data_8_7_V_i_channel_empty_n;
wire   [9:0] dense_data_8_8_V_i_channel_dout;
wire    dense_data_8_8_V_i_channel_empty_n;
wire   [9:0] dense_data_8_9_V_i_channel_dout;
wire    dense_data_8_9_V_i_channel_empty_n;
wire   [9:0] dense_data_8_10_V_i_channel_dout;
wire    dense_data_8_10_V_i_channel_empty_n;
wire   [9:0] dense_data_8_11_V_i_channel_dout;
wire    dense_data_8_11_V_i_channel_empty_n;
wire   [9:0] dense_data_8_12_V_i_channel_dout;
wire    dense_data_8_12_V_i_channel_empty_n;
wire   [9:0] dense_data_8_13_V_i_channel_dout;
wire    dense_data_8_13_V_i_channel_empty_n;
wire   [9:0] dense_data_8_14_V_i_channel_dout;
wire    dense_data_8_14_V_i_channel_empty_n;
wire   [9:0] dense_data_9_0_V_i_channel_dout;
wire    dense_data_9_0_V_i_channel_empty_n;
wire   [9:0] dense_data_9_1_V_i_channel_dout;
wire    dense_data_9_1_V_i_channel_empty_n;
wire   [9:0] dense_data_9_2_V_i_channel_dout;
wire    dense_data_9_2_V_i_channel_empty_n;
wire   [9:0] dense_data_9_3_V_i_channel_dout;
wire    dense_data_9_3_V_i_channel_empty_n;
wire   [9:0] dense_data_9_4_V_i_channel_dout;
wire    dense_data_9_4_V_i_channel_empty_n;
wire   [9:0] dense_data_9_5_V_i_channel_dout;
wire    dense_data_9_5_V_i_channel_empty_n;
wire   [9:0] dense_data_9_6_V_i_channel_dout;
wire    dense_data_9_6_V_i_channel_empty_n;
wire   [9:0] dense_data_9_7_V_i_channel_dout;
wire    dense_data_9_7_V_i_channel_empty_n;
wire   [9:0] dense_data_9_8_V_i_channel_dout;
wire    dense_data_9_8_V_i_channel_empty_n;
wire   [9:0] dense_data_9_9_V_i_channel_dout;
wire    dense_data_9_9_V_i_channel_empty_n;
wire   [9:0] dense_data_9_10_V_i_channel_dout;
wire    dense_data_9_10_V_i_channel_empty_n;
wire   [9:0] dense_data_9_11_V_i_channel_dout;
wire    dense_data_9_11_V_i_channel_empty_n;
wire   [9:0] dense_data_9_12_V_i_channel_dout;
wire    dense_data_9_12_V_i_channel_empty_n;
wire   [9:0] dense_data_9_13_V_i_channel_dout;
wire    dense_data_9_13_V_i_channel_empty_n;
wire   [9:0] dense_data_9_14_V_i_channel_dout;
wire    dense_data_9_14_V_i_channel_empty_n;
wire   [9:0] dense_data_10_0_V_i_channel_dout;
wire    dense_data_10_0_V_i_channel_empty_n;
wire   [9:0] dense_data_10_1_V_i_channel_dout;
wire    dense_data_10_1_V_i_channel_empty_n;
wire   [9:0] dense_data_10_2_V_i_channel_dout;
wire    dense_data_10_2_V_i_channel_empty_n;
wire   [9:0] dense_data_10_3_V_i_channel_dout;
wire    dense_data_10_3_V_i_channel_empty_n;
wire   [9:0] dense_data_10_4_V_i_channel_dout;
wire    dense_data_10_4_V_i_channel_empty_n;
wire   [9:0] dense_data_10_5_V_i_channel_dout;
wire    dense_data_10_5_V_i_channel_empty_n;
wire   [9:0] dense_data_10_6_V_i_channel_dout;
wire    dense_data_10_6_V_i_channel_empty_n;
wire   [9:0] dense_data_10_7_V_i_channel_dout;
wire    dense_data_10_7_V_i_channel_empty_n;
wire   [9:0] dense_data_10_8_V_i_channel_dout;
wire    dense_data_10_8_V_i_channel_empty_n;
wire   [9:0] dense_data_10_9_V_i_channel_dout;
wire    dense_data_10_9_V_i_channel_empty_n;
wire   [9:0] dense_data_10_10_V_i_channel_dout;
wire    dense_data_10_10_V_i_channel_empty_n;
wire   [9:0] dense_data_10_11_V_i_channel_dout;
wire    dense_data_10_11_V_i_channel_empty_n;
wire   [9:0] dense_data_10_12_V_i_channel_dout;
wire    dense_data_10_12_V_i_channel_empty_n;
wire   [9:0] dense_data_10_13_V_i_channel_dout;
wire    dense_data_10_13_V_i_channel_empty_n;
wire   [9:0] dense_data_10_14_V_i_channel_dout;
wire    dense_data_10_14_V_i_channel_empty_n;
wire   [15:0] dense_res_1_0_i_channel_dout;
wire    dense_res_1_0_i_channel_empty_n;
wire   [15:0] dense_res_1_1_i_channel_dout;
wire    dense_res_1_1_i_channel_empty_n;
wire   [15:0] dense_res_1_2_i_channel_dout;
wire    dense_res_1_2_i_channel_empty_n;
wire   [15:0] dense_res_1_3_i_channel_dout;
wire    dense_res_1_3_i_channel_empty_n;
wire   [15:0] dense_res_1_4_i_channel_dout;
wire    dense_res_1_4_i_channel_empty_n;
wire   [15:0] dense_res_1_5_i_channel_dout;
wire    dense_res_1_5_i_channel_empty_n;
wire   [15:0] dense_res_1_6_i_channel_dout;
wire    dense_res_1_6_i_channel_empty_n;
wire   [15:0] dense_res_1_7_i_channel_dout;
wire    dense_res_1_7_i_channel_empty_n;
wire   [15:0] dense_res_1_8_i_channel_dout;
wire    dense_res_1_8_i_channel_empty_n;
wire   [15:0] dense_res_1_9_i_channel_dout;
wire    dense_res_1_9_i_channel_empty_n;
wire   [15:0] dense_res_1_10_i_channel_dout;
wire    dense_res_1_10_i_channel_empty_n;
wire   [15:0] dense_res_1_11_i_channel_dout;
wire    dense_res_1_11_i_channel_empty_n;
wire   [15:0] dense_res_1_12_i_channel_dout;
wire    dense_res_1_12_i_channel_empty_n;
wire   [15:0] dense_res_1_13_i_channel_dout;
wire    dense_res_1_13_i_channel_empty_n;
wire   [15:0] dense_res_1_14_i_channel_dout;
wire    dense_res_1_14_i_channel_empty_n;
wire   [15:0] dense_res_1_15_i_channel_dout;
wire    dense_res_1_15_i_channel_empty_n;
wire   [15:0] dense_res_1_16_i_channel_dout;
wire    dense_res_1_16_i_channel_empty_n;
wire   [15:0] dense_res_1_17_i_channel_dout;
wire    dense_res_1_17_i_channel_empty_n;
wire   [15:0] dense_res_1_18_i_channel_dout;
wire    dense_res_1_18_i_channel_empty_n;
wire   [15:0] dense_res_1_19_i_channel_dout;
wire    dense_res_1_19_i_channel_empty_n;
wire   [15:0] dense_res_2_0_i_channel_dout;
wire    dense_res_2_0_i_channel_empty_n;
wire   [15:0] dense_res_2_1_i_channel_dout;
wire    dense_res_2_1_i_channel_empty_n;
wire   [15:0] dense_res_2_2_i_channel_dout;
wire    dense_res_2_2_i_channel_empty_n;
wire   [15:0] dense_res_2_3_i_channel_dout;
wire    dense_res_2_3_i_channel_empty_n;
wire   [15:0] dense_res_2_4_i_channel_dout;
wire    dense_res_2_4_i_channel_empty_n;
wire   [15:0] dense_res_2_5_i_channel_dout;
wire    dense_res_2_5_i_channel_empty_n;
wire   [15:0] dense_res_2_6_i_channel_dout;
wire    dense_res_2_6_i_channel_empty_n;
wire   [15:0] dense_res_2_7_i_channel_dout;
wire    dense_res_2_7_i_channel_empty_n;
wire   [15:0] dense_res_2_8_i_channel_dout;
wire    dense_res_2_8_i_channel_empty_n;
wire   [15:0] dense_res_2_9_i_channel_dout;
wire    dense_res_2_9_i_channel_empty_n;
wire   [15:0] dense_res_2_10_i_channel_dout;
wire    dense_res_2_10_i_channel_empty_n;
wire   [15:0] dense_res_2_11_i_channel_dout;
wire    dense_res_2_11_i_channel_empty_n;
wire   [15:0] dense_res_2_12_i_channel_dout;
wire    dense_res_2_12_i_channel_empty_n;
wire   [15:0] dense_res_2_13_i_channel_dout;
wire    dense_res_2_13_i_channel_empty_n;
wire   [15:0] dense_res_2_14_i_channel_dout;
wire    dense_res_2_14_i_channel_empty_n;
wire   [15:0] dense_res_2_15_i_channel_dout;
wire    dense_res_2_15_i_channel_empty_n;
wire   [15:0] dense_res_2_16_i_channel_dout;
wire    dense_res_2_16_i_channel_empty_n;
wire   [15:0] dense_res_2_17_i_channel_dout;
wire    dense_res_2_17_i_channel_empty_n;
wire   [15:0] dense_res_2_18_i_channel_dout;
wire    dense_res_2_18_i_channel_empty_n;
wire   [15:0] dense_res_2_19_i_channel_dout;
wire    dense_res_2_19_i_channel_empty_n;
wire   [15:0] dense_res_3_0_i_channel_dout;
wire    dense_res_3_0_i_channel_empty_n;
wire   [15:0] dense_res_3_1_i_channel_dout;
wire    dense_res_3_1_i_channel_empty_n;
wire   [15:0] dense_res_3_2_i_channel_dout;
wire    dense_res_3_2_i_channel_empty_n;
wire   [15:0] dense_res_3_3_i_channel_dout;
wire    dense_res_3_3_i_channel_empty_n;
wire   [15:0] dense_res_3_4_i_channel_dout;
wire    dense_res_3_4_i_channel_empty_n;
wire   [15:0] dense_res_3_5_i_channel_dout;
wire    dense_res_3_5_i_channel_empty_n;
wire   [15:0] dense_res_3_6_i_channel_dout;
wire    dense_res_3_6_i_channel_empty_n;
wire   [15:0] dense_res_3_7_i_channel_dout;
wire    dense_res_3_7_i_channel_empty_n;
wire   [15:0] dense_res_3_8_i_channel_dout;
wire    dense_res_3_8_i_channel_empty_n;
wire   [15:0] dense_res_3_9_i_channel_dout;
wire    dense_res_3_9_i_channel_empty_n;
wire   [15:0] dense_res_3_10_i_channel_dout;
wire    dense_res_3_10_i_channel_empty_n;
wire   [15:0] dense_res_3_11_i_channel_dout;
wire    dense_res_3_11_i_channel_empty_n;
wire   [15:0] dense_res_3_12_i_channel_dout;
wire    dense_res_3_12_i_channel_empty_n;
wire   [15:0] dense_res_3_13_i_channel_dout;
wire    dense_res_3_13_i_channel_empty_n;
wire   [15:0] dense_res_3_14_i_channel_dout;
wire    dense_res_3_14_i_channel_empty_n;
wire   [15:0] dense_res_3_15_i_channel_dout;
wire    dense_res_3_15_i_channel_empty_n;
wire   [15:0] dense_res_3_16_i_channel_dout;
wire    dense_res_3_16_i_channel_empty_n;
wire   [15:0] dense_res_3_17_i_channel_dout;
wire    dense_res_3_17_i_channel_empty_n;
wire   [15:0] dense_res_3_18_i_channel_dout;
wire    dense_res_3_18_i_channel_empty_n;
wire   [15:0] dense_res_3_19_i_channel_dout;
wire    dense_res_3_19_i_channel_empty_n;
wire   [15:0] dense_res_4_0_i_channel_dout;
wire    dense_res_4_0_i_channel_empty_n;
wire   [15:0] dense_res_4_1_i_channel_dout;
wire    dense_res_4_1_i_channel_empty_n;
wire   [15:0] dense_res_4_2_i_channel_dout;
wire    dense_res_4_2_i_channel_empty_n;
wire   [15:0] dense_res_4_3_i_channel_dout;
wire    dense_res_4_3_i_channel_empty_n;
wire   [15:0] dense_res_4_4_i_channel_dout;
wire    dense_res_4_4_i_channel_empty_n;
wire   [15:0] dense_res_4_5_i_channel_dout;
wire    dense_res_4_5_i_channel_empty_n;
wire   [15:0] dense_res_4_6_i_channel_dout;
wire    dense_res_4_6_i_channel_empty_n;
wire   [15:0] dense_res_4_7_i_channel_dout;
wire    dense_res_4_7_i_channel_empty_n;
wire   [15:0] dense_res_4_8_i_channel_dout;
wire    dense_res_4_8_i_channel_empty_n;
wire   [15:0] dense_res_4_9_i_channel_dout;
wire    dense_res_4_9_i_channel_empty_n;
wire   [15:0] dense_res_4_10_i_channel_dout;
wire    dense_res_4_10_i_channel_empty_n;
wire   [15:0] dense_res_4_11_i_channel_dout;
wire    dense_res_4_11_i_channel_empty_n;
wire   [15:0] dense_res_4_12_i_channel_dout;
wire    dense_res_4_12_i_channel_empty_n;
wire   [15:0] dense_res_4_13_i_channel_dout;
wire    dense_res_4_13_i_channel_empty_n;
wire   [15:0] dense_res_4_14_i_channel_dout;
wire    dense_res_4_14_i_channel_empty_n;
wire   [15:0] dense_res_4_15_i_channel_dout;
wire    dense_res_4_15_i_channel_empty_n;
wire   [15:0] dense_res_4_16_i_channel_dout;
wire    dense_res_4_16_i_channel_empty_n;
wire   [15:0] dense_res_4_17_i_channel_dout;
wire    dense_res_4_17_i_channel_empty_n;
wire   [15:0] dense_res_4_18_i_channel_dout;
wire    dense_res_4_18_i_channel_empty_n;
wire   [15:0] dense_res_4_19_i_channel_dout;
wire    dense_res_4_19_i_channel_empty_n;
wire   [15:0] dense_res_5_0_i_channel_dout;
wire    dense_res_5_0_i_channel_empty_n;
wire   [15:0] dense_res_5_1_i_channel_dout;
wire    dense_res_5_1_i_channel_empty_n;
wire   [15:0] dense_res_5_2_i_channel_dout;
wire    dense_res_5_2_i_channel_empty_n;
wire   [15:0] dense_res_5_3_i_channel_dout;
wire    dense_res_5_3_i_channel_empty_n;
wire   [15:0] dense_res_5_4_i_channel_dout;
wire    dense_res_5_4_i_channel_empty_n;
wire   [15:0] dense_res_5_5_i_channel_dout;
wire    dense_res_5_5_i_channel_empty_n;
wire   [15:0] dense_res_5_6_i_channel_dout;
wire    dense_res_5_6_i_channel_empty_n;
wire   [15:0] dense_res_5_7_i_channel_dout;
wire    dense_res_5_7_i_channel_empty_n;
wire   [15:0] dense_res_5_8_i_channel_dout;
wire    dense_res_5_8_i_channel_empty_n;
wire   [15:0] dense_res_5_9_i_channel_dout;
wire    dense_res_5_9_i_channel_empty_n;
wire   [15:0] dense_res_5_10_i_channel_dout;
wire    dense_res_5_10_i_channel_empty_n;
wire   [15:0] dense_res_5_11_i_channel_dout;
wire    dense_res_5_11_i_channel_empty_n;
wire   [15:0] dense_res_5_12_i_channel_dout;
wire    dense_res_5_12_i_channel_empty_n;
wire   [15:0] dense_res_5_13_i_channel_dout;
wire    dense_res_5_13_i_channel_empty_n;
wire   [15:0] dense_res_5_14_i_channel_dout;
wire    dense_res_5_14_i_channel_empty_n;
wire   [15:0] dense_res_5_15_i_channel_dout;
wire    dense_res_5_15_i_channel_empty_n;
wire   [15:0] dense_res_5_16_i_channel_dout;
wire    dense_res_5_16_i_channel_empty_n;
wire   [15:0] dense_res_5_17_i_channel_dout;
wire    dense_res_5_17_i_channel_empty_n;
wire   [15:0] dense_res_5_18_i_channel_dout;
wire    dense_res_5_18_i_channel_empty_n;
wire   [15:0] dense_res_5_19_i_channel_dout;
wire    dense_res_5_19_i_channel_empty_n;
wire   [15:0] dense_res_6_0_i_channel_dout;
wire    dense_res_6_0_i_channel_empty_n;
wire   [15:0] dense_res_6_1_i_channel_dout;
wire    dense_res_6_1_i_channel_empty_n;
wire   [15:0] dense_res_6_2_i_channel_dout;
wire    dense_res_6_2_i_channel_empty_n;
wire   [15:0] dense_res_6_3_i_channel_dout;
wire    dense_res_6_3_i_channel_empty_n;
wire   [15:0] dense_res_6_4_i_channel_dout;
wire    dense_res_6_4_i_channel_empty_n;
wire   [15:0] dense_res_6_5_i_channel_dout;
wire    dense_res_6_5_i_channel_empty_n;
wire   [15:0] dense_res_6_6_i_channel_dout;
wire    dense_res_6_6_i_channel_empty_n;
wire   [15:0] dense_res_6_7_i_channel_dout;
wire    dense_res_6_7_i_channel_empty_n;
wire   [15:0] dense_res_6_8_i_channel_dout;
wire    dense_res_6_8_i_channel_empty_n;
wire   [15:0] dense_res_6_9_i_channel_dout;
wire    dense_res_6_9_i_channel_empty_n;
wire   [15:0] dense_res_6_10_i_channel_dout;
wire    dense_res_6_10_i_channel_empty_n;
wire   [15:0] dense_res_6_11_i_channel_dout;
wire    dense_res_6_11_i_channel_empty_n;
wire   [15:0] dense_res_6_12_i_channel_dout;
wire    dense_res_6_12_i_channel_empty_n;
wire   [15:0] dense_res_6_13_i_channel_dout;
wire    dense_res_6_13_i_channel_empty_n;
wire   [15:0] dense_res_6_14_i_channel_dout;
wire    dense_res_6_14_i_channel_empty_n;
wire   [15:0] dense_res_6_15_i_channel_dout;
wire    dense_res_6_15_i_channel_empty_n;
wire   [15:0] dense_res_6_16_i_channel_dout;
wire    dense_res_6_16_i_channel_empty_n;
wire   [15:0] dense_res_6_17_i_channel_dout;
wire    dense_res_6_17_i_channel_empty_n;
wire   [15:0] dense_res_6_18_i_channel_dout;
wire    dense_res_6_18_i_channel_empty_n;
wire   [15:0] dense_res_6_19_i_channel_dout;
wire    dense_res_6_19_i_channel_empty_n;
wire   [15:0] dense_res_7_0_i_channel_dout;
wire    dense_res_7_0_i_channel_empty_n;
wire   [15:0] dense_res_7_1_i_channel_dout;
wire    dense_res_7_1_i_channel_empty_n;
wire   [15:0] dense_res_7_2_i_channel_dout;
wire    dense_res_7_2_i_channel_empty_n;
wire   [15:0] dense_res_7_3_i_channel_dout;
wire    dense_res_7_3_i_channel_empty_n;
wire   [15:0] dense_res_7_4_i_channel_dout;
wire    dense_res_7_4_i_channel_empty_n;
wire   [15:0] dense_res_7_5_i_channel_dout;
wire    dense_res_7_5_i_channel_empty_n;
wire   [15:0] dense_res_7_6_i_channel_dout;
wire    dense_res_7_6_i_channel_empty_n;
wire   [15:0] dense_res_7_7_i_channel_dout;
wire    dense_res_7_7_i_channel_empty_n;
wire   [15:0] dense_res_7_8_i_channel_dout;
wire    dense_res_7_8_i_channel_empty_n;
wire   [15:0] dense_res_7_9_i_channel_dout;
wire    dense_res_7_9_i_channel_empty_n;
wire   [15:0] dense_res_7_10_i_channel_dout;
wire    dense_res_7_10_i_channel_empty_n;
wire   [15:0] dense_res_7_11_i_channel_dout;
wire    dense_res_7_11_i_channel_empty_n;
wire   [15:0] dense_res_7_12_i_channel_dout;
wire    dense_res_7_12_i_channel_empty_n;
wire   [15:0] dense_res_7_13_i_channel_dout;
wire    dense_res_7_13_i_channel_empty_n;
wire   [15:0] dense_res_7_14_i_channel_dout;
wire    dense_res_7_14_i_channel_empty_n;
wire   [15:0] dense_res_7_15_i_channel_dout;
wire    dense_res_7_15_i_channel_empty_n;
wire   [15:0] dense_res_7_16_i_channel_dout;
wire    dense_res_7_16_i_channel_empty_n;
wire   [15:0] dense_res_7_17_i_channel_dout;
wire    dense_res_7_17_i_channel_empty_n;
wire   [15:0] dense_res_7_18_i_channel_dout;
wire    dense_res_7_18_i_channel_empty_n;
wire   [15:0] dense_res_7_19_i_channel_dout;
wire    dense_res_7_19_i_channel_empty_n;
wire   [15:0] dense_res_8_0_i_channel_dout;
wire    dense_res_8_0_i_channel_empty_n;
wire   [15:0] dense_res_8_1_i_channel_dout;
wire    dense_res_8_1_i_channel_empty_n;
wire   [15:0] dense_res_8_2_i_channel_dout;
wire    dense_res_8_2_i_channel_empty_n;
wire   [15:0] dense_res_8_3_i_channel_dout;
wire    dense_res_8_3_i_channel_empty_n;
wire   [15:0] dense_res_8_4_i_channel_dout;
wire    dense_res_8_4_i_channel_empty_n;
wire   [15:0] dense_res_8_5_i_channel_dout;
wire    dense_res_8_5_i_channel_empty_n;
wire   [15:0] dense_res_8_6_i_channel_dout;
wire    dense_res_8_6_i_channel_empty_n;
wire   [15:0] dense_res_8_7_i_channel_dout;
wire    dense_res_8_7_i_channel_empty_n;
wire   [15:0] dense_res_8_8_i_channel_dout;
wire    dense_res_8_8_i_channel_empty_n;
wire   [15:0] dense_res_8_9_i_channel_dout;
wire    dense_res_8_9_i_channel_empty_n;
wire   [15:0] dense_res_8_10_i_channel_dout;
wire    dense_res_8_10_i_channel_empty_n;
wire   [15:0] dense_res_8_11_i_channel_dout;
wire    dense_res_8_11_i_channel_empty_n;
wire   [15:0] dense_res_8_12_i_channel_dout;
wire    dense_res_8_12_i_channel_empty_n;
wire   [15:0] dense_res_8_13_i_channel_dout;
wire    dense_res_8_13_i_channel_empty_n;
wire   [15:0] dense_res_8_14_i_channel_dout;
wire    dense_res_8_14_i_channel_empty_n;
wire   [15:0] dense_res_8_15_i_channel_dout;
wire    dense_res_8_15_i_channel_empty_n;
wire   [15:0] dense_res_8_16_i_channel_dout;
wire    dense_res_8_16_i_channel_empty_n;
wire   [15:0] dense_res_8_17_i_channel_dout;
wire    dense_res_8_17_i_channel_empty_n;
wire   [15:0] dense_res_8_18_i_channel_dout;
wire    dense_res_8_18_i_channel_empty_n;
wire   [15:0] dense_res_8_19_i_channel_dout;
wire    dense_res_8_19_i_channel_empty_n;
wire   [15:0] dense_res_9_0_i_channel_dout;
wire    dense_res_9_0_i_channel_empty_n;
wire   [15:0] dense_res_9_1_i_channel_dout;
wire    dense_res_9_1_i_channel_empty_n;
wire   [15:0] dense_res_9_2_i_channel_dout;
wire    dense_res_9_2_i_channel_empty_n;
wire   [15:0] dense_res_9_3_i_channel_dout;
wire    dense_res_9_3_i_channel_empty_n;
wire   [15:0] dense_res_9_4_i_channel_dout;
wire    dense_res_9_4_i_channel_empty_n;
wire   [15:0] dense_res_9_5_i_channel_dout;
wire    dense_res_9_5_i_channel_empty_n;
wire   [15:0] dense_res_9_6_i_channel_dout;
wire    dense_res_9_6_i_channel_empty_n;
wire   [15:0] dense_res_9_7_i_channel_dout;
wire    dense_res_9_7_i_channel_empty_n;
wire   [15:0] dense_res_9_8_i_channel_dout;
wire    dense_res_9_8_i_channel_empty_n;
wire   [15:0] dense_res_9_9_i_channel_dout;
wire    dense_res_9_9_i_channel_empty_n;
wire   [15:0] dense_res_9_10_i_channel_dout;
wire    dense_res_9_10_i_channel_empty_n;
wire   [15:0] dense_res_9_11_i_channel_dout;
wire    dense_res_9_11_i_channel_empty_n;
wire   [15:0] dense_res_9_12_i_channel_dout;
wire    dense_res_9_12_i_channel_empty_n;
wire   [15:0] dense_res_9_13_i_channel_dout;
wire    dense_res_9_13_i_channel_empty_n;
wire   [15:0] dense_res_9_14_i_channel_dout;
wire    dense_res_9_14_i_channel_empty_n;
wire   [15:0] dense_res_9_15_i_channel_dout;
wire    dense_res_9_15_i_channel_empty_n;
wire   [15:0] dense_res_9_16_i_channel_dout;
wire    dense_res_9_16_i_channel_empty_n;
wire   [15:0] dense_res_9_17_i_channel_dout;
wire    dense_res_9_17_i_channel_empty_n;
wire   [15:0] dense_res_9_18_i_channel_dout;
wire    dense_res_9_18_i_channel_empty_n;
wire   [15:0] dense_res_9_19_i_channel_dout;
wire    dense_res_9_19_i_channel_empty_n;
wire   [15:0] dense_res_10_0_i_channel_dout;
wire    dense_res_10_0_i_channel_empty_n;
wire   [15:0] dense_res_10_1_i_channel_dout;
wire    dense_res_10_1_i_channel_empty_n;
wire   [15:0] dense_res_10_2_i_channel_dout;
wire    dense_res_10_2_i_channel_empty_n;
wire   [15:0] dense_res_10_3_i_channel_dout;
wire    dense_res_10_3_i_channel_empty_n;
wire   [15:0] dense_res_10_4_i_channel_dout;
wire    dense_res_10_4_i_channel_empty_n;
wire   [15:0] dense_res_10_5_i_channel_dout;
wire    dense_res_10_5_i_channel_empty_n;
wire   [15:0] dense_res_10_6_i_channel_dout;
wire    dense_res_10_6_i_channel_empty_n;
wire   [15:0] dense_res_10_7_i_channel_dout;
wire    dense_res_10_7_i_channel_empty_n;
wire   [15:0] dense_res_10_8_i_channel_dout;
wire    dense_res_10_8_i_channel_empty_n;
wire   [15:0] dense_res_10_9_i_channel_dout;
wire    dense_res_10_9_i_channel_empty_n;
wire   [15:0] dense_res_10_10_i_channel_dout;
wire    dense_res_10_10_i_channel_empty_n;
wire   [15:0] dense_res_10_11_i_channel_dout;
wire    dense_res_10_11_i_channel_empty_n;
wire   [15:0] dense_res_10_12_i_channel_dout;
wire    dense_res_10_12_i_channel_empty_n;
wire   [15:0] dense_res_10_13_i_channel_dout;
wire    dense_res_10_13_i_channel_empty_n;
wire   [15:0] dense_res_10_14_i_channel_dout;
wire    dense_res_10_14_i_channel_empty_n;
wire   [15:0] dense_res_10_15_i_channel_dout;
wire    dense_res_10_15_i_channel_empty_n;
wire   [15:0] dense_res_10_16_i_channel_dout;
wire    dense_res_10_16_i_channel_empty_n;
wire   [15:0] dense_res_10_17_i_channel_dout;
wire    dense_res_10_17_i_channel_empty_n;
wire   [15:0] dense_res_10_18_i_channel_dout;
wire    dense_res_10_18_i_channel_empty_n;
wire   [15:0] dense_res_10_19_i_channel_dout;
wire    dense_res_10_19_i_channel_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n;
wire    dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n;
wire    conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_dense_data_10_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_10_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_9_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_8_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_7_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_6_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_5_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_4_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_3_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_2_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_14_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_13_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_12_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_11_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_10_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_9_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_8_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_7_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_6_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_5_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_4_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_3_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_2_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_1_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_data_1_0_V_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_1_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_2_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_3_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_4_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_5_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_6_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_7_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_8_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_9_0_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_19_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_18_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_17_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_16_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_15_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_14_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_13_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_12_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_11_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_10_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_9_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_8_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_7_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_6_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_5_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_4_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_3_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_2_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_1_i_channel = 1'b0;
#0 ap_sync_reg_channel_write_dense_res_10_0_i_channel = 1'b0;
end

conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1 conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start),
    .ap_done(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done),
    .ap_continue(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue),
    .ap_idle(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle),
    .ap_ready(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready),
    .dense_data_1_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V),
    .dense_data_1_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V_ap_vld),
    .dense_data_1_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V),
    .dense_data_1_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V_ap_vld),
    .dense_data_1_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V),
    .dense_data_1_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V_ap_vld),
    .dense_data_1_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V),
    .dense_data_1_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V_ap_vld),
    .dense_data_1_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V),
    .dense_data_1_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V_ap_vld),
    .dense_data_1_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V),
    .dense_data_1_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V_ap_vld),
    .dense_data_1_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V),
    .dense_data_1_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V_ap_vld),
    .dense_data_1_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V),
    .dense_data_1_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V_ap_vld),
    .dense_data_1_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V),
    .dense_data_1_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V_ap_vld),
    .dense_data_1_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V),
    .dense_data_1_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V_ap_vld),
    .dense_data_1_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V),
    .dense_data_1_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V_ap_vld),
    .dense_data_1_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V),
    .dense_data_1_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V_ap_vld),
    .dense_data_1_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V),
    .dense_data_1_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V_ap_vld),
    .dense_data_1_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V),
    .dense_data_1_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V_ap_vld),
    .dense_data_1_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V),
    .dense_data_1_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V_ap_vld),
    .dense_data_2_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V),
    .dense_data_2_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V_ap_vld),
    .dense_data_2_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V),
    .dense_data_2_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V_ap_vld),
    .dense_data_2_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V),
    .dense_data_2_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V_ap_vld),
    .dense_data_2_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V),
    .dense_data_2_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V_ap_vld),
    .dense_data_2_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V),
    .dense_data_2_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V_ap_vld),
    .dense_data_2_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V),
    .dense_data_2_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V_ap_vld),
    .dense_data_2_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V),
    .dense_data_2_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V_ap_vld),
    .dense_data_2_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V),
    .dense_data_2_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V_ap_vld),
    .dense_data_2_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V),
    .dense_data_2_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V_ap_vld),
    .dense_data_2_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V),
    .dense_data_2_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V_ap_vld),
    .dense_data_2_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V),
    .dense_data_2_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V_ap_vld),
    .dense_data_2_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V),
    .dense_data_2_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V_ap_vld),
    .dense_data_2_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V),
    .dense_data_2_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V_ap_vld),
    .dense_data_2_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V),
    .dense_data_2_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V_ap_vld),
    .dense_data_2_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V),
    .dense_data_2_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V_ap_vld),
    .dense_data_3_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V),
    .dense_data_3_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V_ap_vld),
    .dense_data_3_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V),
    .dense_data_3_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V_ap_vld),
    .dense_data_3_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V),
    .dense_data_3_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V_ap_vld),
    .dense_data_3_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V),
    .dense_data_3_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V_ap_vld),
    .dense_data_3_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V),
    .dense_data_3_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V_ap_vld),
    .dense_data_3_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V),
    .dense_data_3_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V_ap_vld),
    .dense_data_3_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V),
    .dense_data_3_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V_ap_vld),
    .dense_data_3_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V),
    .dense_data_3_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V_ap_vld),
    .dense_data_3_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V),
    .dense_data_3_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V_ap_vld),
    .dense_data_3_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V),
    .dense_data_3_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V_ap_vld),
    .dense_data_3_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V),
    .dense_data_3_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V_ap_vld),
    .dense_data_3_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V),
    .dense_data_3_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V_ap_vld),
    .dense_data_3_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V),
    .dense_data_3_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V_ap_vld),
    .dense_data_3_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V),
    .dense_data_3_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V_ap_vld),
    .dense_data_3_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V),
    .dense_data_3_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V_ap_vld),
    .dense_data_4_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V),
    .dense_data_4_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V_ap_vld),
    .dense_data_4_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V),
    .dense_data_4_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V_ap_vld),
    .dense_data_4_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V),
    .dense_data_4_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V_ap_vld),
    .dense_data_4_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V),
    .dense_data_4_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V_ap_vld),
    .dense_data_4_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V),
    .dense_data_4_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V_ap_vld),
    .dense_data_4_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V),
    .dense_data_4_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V_ap_vld),
    .dense_data_4_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V),
    .dense_data_4_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V_ap_vld),
    .dense_data_4_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V),
    .dense_data_4_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V_ap_vld),
    .dense_data_4_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V),
    .dense_data_4_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V_ap_vld),
    .dense_data_4_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V),
    .dense_data_4_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V_ap_vld),
    .dense_data_4_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V),
    .dense_data_4_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V_ap_vld),
    .dense_data_4_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V),
    .dense_data_4_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V_ap_vld),
    .dense_data_4_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V),
    .dense_data_4_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V_ap_vld),
    .dense_data_4_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V),
    .dense_data_4_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V_ap_vld),
    .dense_data_4_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V),
    .dense_data_4_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V_ap_vld),
    .dense_data_5_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V),
    .dense_data_5_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V_ap_vld),
    .dense_data_5_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V),
    .dense_data_5_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V_ap_vld),
    .dense_data_5_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V),
    .dense_data_5_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V_ap_vld),
    .dense_data_5_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V),
    .dense_data_5_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V_ap_vld),
    .dense_data_5_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V),
    .dense_data_5_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V_ap_vld),
    .dense_data_5_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V),
    .dense_data_5_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V_ap_vld),
    .dense_data_5_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V),
    .dense_data_5_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V_ap_vld),
    .dense_data_5_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V),
    .dense_data_5_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V_ap_vld),
    .dense_data_5_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V),
    .dense_data_5_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V_ap_vld),
    .dense_data_5_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V),
    .dense_data_5_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V_ap_vld),
    .dense_data_5_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V),
    .dense_data_5_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V_ap_vld),
    .dense_data_5_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V),
    .dense_data_5_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V_ap_vld),
    .dense_data_5_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V),
    .dense_data_5_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V_ap_vld),
    .dense_data_5_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V),
    .dense_data_5_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V_ap_vld),
    .dense_data_5_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V),
    .dense_data_5_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V_ap_vld),
    .dense_data_6_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V),
    .dense_data_6_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V_ap_vld),
    .dense_data_6_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V),
    .dense_data_6_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V_ap_vld),
    .dense_data_6_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V),
    .dense_data_6_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V_ap_vld),
    .dense_data_6_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V),
    .dense_data_6_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V_ap_vld),
    .dense_data_6_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V),
    .dense_data_6_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V_ap_vld),
    .dense_data_6_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V),
    .dense_data_6_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V_ap_vld),
    .dense_data_6_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V),
    .dense_data_6_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V_ap_vld),
    .dense_data_6_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V),
    .dense_data_6_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V_ap_vld),
    .dense_data_6_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V),
    .dense_data_6_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V_ap_vld),
    .dense_data_6_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V),
    .dense_data_6_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V_ap_vld),
    .dense_data_6_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V),
    .dense_data_6_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V_ap_vld),
    .dense_data_6_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V),
    .dense_data_6_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V_ap_vld),
    .dense_data_6_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V),
    .dense_data_6_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V_ap_vld),
    .dense_data_6_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V),
    .dense_data_6_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V_ap_vld),
    .dense_data_6_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V),
    .dense_data_6_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V_ap_vld),
    .dense_data_7_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V),
    .dense_data_7_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V_ap_vld),
    .dense_data_7_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V),
    .dense_data_7_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V_ap_vld),
    .dense_data_7_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V),
    .dense_data_7_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V_ap_vld),
    .dense_data_7_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V),
    .dense_data_7_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V_ap_vld),
    .dense_data_7_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V),
    .dense_data_7_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V_ap_vld),
    .dense_data_7_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V),
    .dense_data_7_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V_ap_vld),
    .dense_data_7_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V),
    .dense_data_7_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V_ap_vld),
    .dense_data_7_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V),
    .dense_data_7_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V_ap_vld),
    .dense_data_7_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V),
    .dense_data_7_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V_ap_vld),
    .dense_data_7_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V),
    .dense_data_7_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V_ap_vld),
    .dense_data_7_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V),
    .dense_data_7_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V_ap_vld),
    .dense_data_7_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V),
    .dense_data_7_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V_ap_vld),
    .dense_data_7_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V),
    .dense_data_7_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V_ap_vld),
    .dense_data_7_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V),
    .dense_data_7_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V_ap_vld),
    .dense_data_7_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V),
    .dense_data_7_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V_ap_vld),
    .dense_data_8_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V),
    .dense_data_8_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V_ap_vld),
    .dense_data_8_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V),
    .dense_data_8_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V_ap_vld),
    .dense_data_8_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V),
    .dense_data_8_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V_ap_vld),
    .dense_data_8_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V),
    .dense_data_8_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V_ap_vld),
    .dense_data_8_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V),
    .dense_data_8_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V_ap_vld),
    .dense_data_8_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V),
    .dense_data_8_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V_ap_vld),
    .dense_data_8_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V),
    .dense_data_8_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V_ap_vld),
    .dense_data_8_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V),
    .dense_data_8_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V_ap_vld),
    .dense_data_8_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V),
    .dense_data_8_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V_ap_vld),
    .dense_data_8_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V),
    .dense_data_8_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V_ap_vld),
    .dense_data_8_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V),
    .dense_data_8_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V_ap_vld),
    .dense_data_8_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V),
    .dense_data_8_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V_ap_vld),
    .dense_data_8_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V),
    .dense_data_8_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V_ap_vld),
    .dense_data_8_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V),
    .dense_data_8_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V_ap_vld),
    .dense_data_8_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V),
    .dense_data_8_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V_ap_vld),
    .dense_data_9_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V),
    .dense_data_9_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V_ap_vld),
    .dense_data_9_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V),
    .dense_data_9_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V_ap_vld),
    .dense_data_9_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V),
    .dense_data_9_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V_ap_vld),
    .dense_data_9_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V),
    .dense_data_9_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V_ap_vld),
    .dense_data_9_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V),
    .dense_data_9_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V_ap_vld),
    .dense_data_9_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V),
    .dense_data_9_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V_ap_vld),
    .dense_data_9_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V),
    .dense_data_9_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V_ap_vld),
    .dense_data_9_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V),
    .dense_data_9_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V_ap_vld),
    .dense_data_9_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V),
    .dense_data_9_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V_ap_vld),
    .dense_data_9_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V),
    .dense_data_9_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V_ap_vld),
    .dense_data_9_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V),
    .dense_data_9_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V_ap_vld),
    .dense_data_9_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V),
    .dense_data_9_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V_ap_vld),
    .dense_data_9_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V),
    .dense_data_9_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V_ap_vld),
    .dense_data_9_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V),
    .dense_data_9_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V_ap_vld),
    .dense_data_9_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V),
    .dense_data_9_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V_ap_vld),
    .dense_data_10_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V),
    .dense_data_10_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V_ap_vld),
    .dense_data_10_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V),
    .dense_data_10_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V_ap_vld),
    .dense_data_10_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V),
    .dense_data_10_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V_ap_vld),
    .dense_data_10_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V),
    .dense_data_10_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V_ap_vld),
    .dense_data_10_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V),
    .dense_data_10_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V_ap_vld),
    .dense_data_10_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V),
    .dense_data_10_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V_ap_vld),
    .dense_data_10_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V),
    .dense_data_10_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V_ap_vld),
    .dense_data_10_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V),
    .dense_data_10_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V_ap_vld),
    .dense_data_10_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V),
    .dense_data_10_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V_ap_vld),
    .dense_data_10_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V),
    .dense_data_10_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V_ap_vld),
    .dense_data_10_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V),
    .dense_data_10_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V_ap_vld),
    .dense_data_10_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V),
    .dense_data_10_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V_ap_vld),
    .dense_data_10_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V),
    .dense_data_10_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V_ap_vld),
    .dense_data_10_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V),
    .dense_data_10_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V_ap_vld),
    .dense_data_10_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V),
    .dense_data_10_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V_ap_vld),
    .data_V_dout(data_V_dout),
    .data_V_empty_n(data_V_empty_n),
    .data_V_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready),
    .data_0_V(dense_data_1_0_V_i_channel_dout),
    .data_1_V(dense_data_1_1_V_i_channel_dout),
    .data_2_V(dense_data_1_2_V_i_channel_dout),
    .data_3_V(dense_data_1_3_V_i_channel_dout),
    .data_4_V(dense_data_1_4_V_i_channel_dout),
    .data_5_V(dense_data_1_5_V_i_channel_dout),
    .data_6_V(dense_data_1_6_V_i_channel_dout),
    .data_7_V(dense_data_1_7_V_i_channel_dout),
    .data_8_V(dense_data_1_8_V_i_channel_dout),
    .data_9_V(dense_data_1_9_V_i_channel_dout),
    .data_10_V(dense_data_1_10_V_i_channel_dout),
    .data_11_V(dense_data_1_11_V_i_channel_dout),
    .data_12_V(dense_data_1_12_V_i_channel_dout),
    .data_13_V(dense_data_1_13_V_i_channel_dout),
    .data_14_V(dense_data_1_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready),
    .data_0_V(dense_data_2_0_V_i_channel_dout),
    .data_1_V(dense_data_2_1_V_i_channel_dout),
    .data_2_V(dense_data_2_2_V_i_channel_dout),
    .data_3_V(dense_data_2_3_V_i_channel_dout),
    .data_4_V(dense_data_2_4_V_i_channel_dout),
    .data_5_V(dense_data_2_5_V_i_channel_dout),
    .data_6_V(dense_data_2_6_V_i_channel_dout),
    .data_7_V(dense_data_2_7_V_i_channel_dout),
    .data_8_V(dense_data_2_8_V_i_channel_dout),
    .data_9_V(dense_data_2_9_V_i_channel_dout),
    .data_10_V(dense_data_2_10_V_i_channel_dout),
    .data_11_V(dense_data_2_11_V_i_channel_dout),
    .data_12_V(dense_data_2_12_V_i_channel_dout),
    .data_13_V(dense_data_2_13_V_i_channel_dout),
    .data_14_V(dense_data_2_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready),
    .data_0_V(dense_data_3_0_V_i_channel_dout),
    .data_1_V(dense_data_3_1_V_i_channel_dout),
    .data_2_V(dense_data_3_2_V_i_channel_dout),
    .data_3_V(dense_data_3_3_V_i_channel_dout),
    .data_4_V(dense_data_3_4_V_i_channel_dout),
    .data_5_V(dense_data_3_5_V_i_channel_dout),
    .data_6_V(dense_data_3_6_V_i_channel_dout),
    .data_7_V(dense_data_3_7_V_i_channel_dout),
    .data_8_V(dense_data_3_8_V_i_channel_dout),
    .data_9_V(dense_data_3_9_V_i_channel_dout),
    .data_10_V(dense_data_3_10_V_i_channel_dout),
    .data_11_V(dense_data_3_11_V_i_channel_dout),
    .data_12_V(dense_data_3_12_V_i_channel_dout),
    .data_13_V(dense_data_3_13_V_i_channel_dout),
    .data_14_V(dense_data_3_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready),
    .data_0_V(dense_data_4_0_V_i_channel_dout),
    .data_1_V(dense_data_4_1_V_i_channel_dout),
    .data_2_V(dense_data_4_2_V_i_channel_dout),
    .data_3_V(dense_data_4_3_V_i_channel_dout),
    .data_4_V(dense_data_4_4_V_i_channel_dout),
    .data_5_V(dense_data_4_5_V_i_channel_dout),
    .data_6_V(dense_data_4_6_V_i_channel_dout),
    .data_7_V(dense_data_4_7_V_i_channel_dout),
    .data_8_V(dense_data_4_8_V_i_channel_dout),
    .data_9_V(dense_data_4_9_V_i_channel_dout),
    .data_10_V(dense_data_4_10_V_i_channel_dout),
    .data_11_V(dense_data_4_11_V_i_channel_dout),
    .data_12_V(dense_data_4_12_V_i_channel_dout),
    .data_13_V(dense_data_4_13_V_i_channel_dout),
    .data_14_V(dense_data_4_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready),
    .data_0_V(dense_data_5_0_V_i_channel_dout),
    .data_1_V(dense_data_5_1_V_i_channel_dout),
    .data_2_V(dense_data_5_2_V_i_channel_dout),
    .data_3_V(dense_data_5_3_V_i_channel_dout),
    .data_4_V(dense_data_5_4_V_i_channel_dout),
    .data_5_V(dense_data_5_5_V_i_channel_dout),
    .data_6_V(dense_data_5_6_V_i_channel_dout),
    .data_7_V(dense_data_5_7_V_i_channel_dout),
    .data_8_V(dense_data_5_8_V_i_channel_dout),
    .data_9_V(dense_data_5_9_V_i_channel_dout),
    .data_10_V(dense_data_5_10_V_i_channel_dout),
    .data_11_V(dense_data_5_11_V_i_channel_dout),
    .data_12_V(dense_data_5_12_V_i_channel_dout),
    .data_13_V(dense_data_5_13_V_i_channel_dout),
    .data_14_V(dense_data_5_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready),
    .data_0_V(dense_data_6_0_V_i_channel_dout),
    .data_1_V(dense_data_6_1_V_i_channel_dout),
    .data_2_V(dense_data_6_2_V_i_channel_dout),
    .data_3_V(dense_data_6_3_V_i_channel_dout),
    .data_4_V(dense_data_6_4_V_i_channel_dout),
    .data_5_V(dense_data_6_5_V_i_channel_dout),
    .data_6_V(dense_data_6_6_V_i_channel_dout),
    .data_7_V(dense_data_6_7_V_i_channel_dout),
    .data_8_V(dense_data_6_8_V_i_channel_dout),
    .data_9_V(dense_data_6_9_V_i_channel_dout),
    .data_10_V(dense_data_6_10_V_i_channel_dout),
    .data_11_V(dense_data_6_11_V_i_channel_dout),
    .data_12_V(dense_data_6_12_V_i_channel_dout),
    .data_13_V(dense_data_6_13_V_i_channel_dout),
    .data_14_V(dense_data_6_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready),
    .data_0_V(dense_data_7_0_V_i_channel_dout),
    .data_1_V(dense_data_7_1_V_i_channel_dout),
    .data_2_V(dense_data_7_2_V_i_channel_dout),
    .data_3_V(dense_data_7_3_V_i_channel_dout),
    .data_4_V(dense_data_7_4_V_i_channel_dout),
    .data_5_V(dense_data_7_5_V_i_channel_dout),
    .data_6_V(dense_data_7_6_V_i_channel_dout),
    .data_7_V(dense_data_7_7_V_i_channel_dout),
    .data_8_V(dense_data_7_8_V_i_channel_dout),
    .data_9_V(dense_data_7_9_V_i_channel_dout),
    .data_10_V(dense_data_7_10_V_i_channel_dout),
    .data_11_V(dense_data_7_11_V_i_channel_dout),
    .data_12_V(dense_data_7_12_V_i_channel_dout),
    .data_13_V(dense_data_7_13_V_i_channel_dout),
    .data_14_V(dense_data_7_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready),
    .data_0_V(dense_data_8_0_V_i_channel_dout),
    .data_1_V(dense_data_8_1_V_i_channel_dout),
    .data_2_V(dense_data_8_2_V_i_channel_dout),
    .data_3_V(dense_data_8_3_V_i_channel_dout),
    .data_4_V(dense_data_8_4_V_i_channel_dout),
    .data_5_V(dense_data_8_5_V_i_channel_dout),
    .data_6_V(dense_data_8_6_V_i_channel_dout),
    .data_7_V(dense_data_8_7_V_i_channel_dout),
    .data_8_V(dense_data_8_8_V_i_channel_dout),
    .data_9_V(dense_data_8_9_V_i_channel_dout),
    .data_10_V(dense_data_8_10_V_i_channel_dout),
    .data_11_V(dense_data_8_11_V_i_channel_dout),
    .data_12_V(dense_data_8_12_V_i_channel_dout),
    .data_13_V(dense_data_8_13_V_i_channel_dout),
    .data_14_V(dense_data_8_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_s dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready),
    .data_0_V(dense_data_9_0_V_i_channel_dout),
    .data_1_V(dense_data_9_1_V_i_channel_dout),
    .data_2_V(dense_data_9_2_V_i_channel_dout),
    .data_3_V(dense_data_9_3_V_i_channel_dout),
    .data_4_V(dense_data_9_4_V_i_channel_dout),
    .data_5_V(dense_data_9_5_V_i_channel_dout),
    .data_6_V(dense_data_9_6_V_i_channel_dout),
    .data_7_V(dense_data_9_7_V_i_channel_dout),
    .data_8_V(dense_data_9_8_V_i_channel_dout),
    .data_9_V(dense_data_9_9_V_i_channel_dout),
    .data_10_V(dense_data_9_10_V_i_channel_dout),
    .data_11_V(dense_data_9_11_V_i_channel_dout),
    .data_12_V(dense_data_9_12_V_i_channel_dout),
    .data_13_V(dense_data_9_13_V_i_channel_dout),
    .data_14_V(dense_data_9_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19)
);

dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9 dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start),
    .ap_done(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done),
    .ap_continue(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue),
    .ap_idle(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle),
    .ap_ready(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready),
    .data_0_V(dense_data_10_0_V_i_channel_dout),
    .data_1_V(dense_data_10_1_V_i_channel_dout),
    .data_2_V(dense_data_10_2_V_i_channel_dout),
    .data_3_V(dense_data_10_3_V_i_channel_dout),
    .data_4_V(dense_data_10_4_V_i_channel_dout),
    .data_5_V(dense_data_10_5_V_i_channel_dout),
    .data_6_V(dense_data_10_6_V_i_channel_dout),
    .data_7_V(dense_data_10_7_V_i_channel_dout),
    .data_8_V(dense_data_10_8_V_i_channel_dout),
    .data_9_V(dense_data_10_9_V_i_channel_dout),
    .data_10_V(dense_data_10_10_V_i_channel_dout),
    .data_11_V(dense_data_10_11_V_i_channel_dout),
    .data_12_V(dense_data_10_12_V_i_channel_dout),
    .data_13_V(dense_data_10_13_V_i_channel_dout),
    .data_14_V(dense_data_10_14_V_i_channel_dout),
    .ap_return_0(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0),
    .ap_return_1(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1),
    .ap_return_2(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2),
    .ap_return_3(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3),
    .ap_return_4(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4),
    .ap_return_5(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5),
    .ap_return_6(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6),
    .ap_return_7(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7),
    .ap_return_8(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8),
    .ap_return_9(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9),
    .ap_return_10(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10),
    .ap_return_11(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11),
    .ap_return_12(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12),
    .ap_return_13(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13),
    .ap_return_14(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14),
    .ap_return_15(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15),
    .ap_return_16(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16),
    .ap_return_17(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17),
    .ap_return_18(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18),
    .ap_return_19(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19)
);

conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start),
    .ap_done(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done),
    .ap_continue(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue),
    .ap_idle(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle),
    .ap_ready(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready),
    .res_184_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V),
    .res_184_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld),
    .p_read(dense_res_10_4_i_channel_dout),
    .res_164_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V),
    .res_164_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld),
    .p_read1(dense_res_9_4_i_channel_dout),
    .res_144_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V),
    .res_144_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld),
    .p_read2(dense_res_8_4_i_channel_dout),
    .res_124_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V),
    .res_124_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld),
    .p_read3(dense_res_7_4_i_channel_dout),
    .res_104_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V),
    .res_104_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld),
    .p_read4(dense_res_6_4_i_channel_dout),
    .res_84_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V),
    .res_84_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld),
    .p_read5(dense_res_5_4_i_channel_dout),
    .res_64_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V),
    .res_64_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld),
    .p_read6(dense_res_4_4_i_channel_dout),
    .res_44_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V),
    .res_44_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld),
    .p_read7(dense_res_3_4_i_channel_dout),
    .res_24_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V),
    .res_24_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld),
    .p_read8(dense_res_2_4_i_channel_dout),
    .res_4_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V),
    .res_4_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld),
    .p_read9(dense_res_1_4_i_channel_dout),
    .res_0_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V),
    .res_0_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld),
    .res_1_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V),
    .res_1_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld),
    .res_2_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V),
    .res_2_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld),
    .res_3_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V),
    .res_3_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld),
    .res_5_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V),
    .res_5_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld),
    .res_6_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V),
    .res_6_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld),
    .res_7_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V),
    .res_7_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld),
    .res_8_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V),
    .res_8_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld),
    .res_9_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V),
    .res_9_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld),
    .res_10_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V),
    .res_10_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld),
    .res_11_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V),
    .res_11_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld),
    .res_12_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V),
    .res_12_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld),
    .res_13_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V),
    .res_13_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld),
    .res_14_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V),
    .res_14_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld),
    .res_15_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V),
    .res_15_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld),
    .res_16_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V),
    .res_16_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld),
    .res_17_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V),
    .res_17_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld),
    .res_18_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V),
    .res_18_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld),
    .res_19_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V),
    .res_19_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld),
    .res_20_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V),
    .res_20_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld),
    .res_21_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V),
    .res_21_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld),
    .res_22_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V),
    .res_22_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld),
    .res_23_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V),
    .res_23_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld),
    .res_25_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V),
    .res_25_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld),
    .res_26_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V),
    .res_26_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld),
    .res_27_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V),
    .res_27_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld),
    .res_28_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V),
    .res_28_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld),
    .res_29_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V),
    .res_29_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld),
    .res_30_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V),
    .res_30_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld),
    .res_31_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V),
    .res_31_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld),
    .res_32_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V),
    .res_32_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld),
    .res_33_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V),
    .res_33_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld),
    .res_34_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V),
    .res_34_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld),
    .res_35_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V),
    .res_35_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld),
    .res_36_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V),
    .res_36_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld),
    .res_37_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V),
    .res_37_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld),
    .res_38_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V),
    .res_38_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld),
    .res_39_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V),
    .res_39_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld),
    .res_40_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V),
    .res_40_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld),
    .res_41_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V),
    .res_41_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld),
    .res_42_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V),
    .res_42_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld),
    .res_43_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V),
    .res_43_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld),
    .res_45_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V),
    .res_45_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld),
    .res_46_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V),
    .res_46_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld),
    .res_47_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V),
    .res_47_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld),
    .res_48_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V),
    .res_48_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld),
    .res_49_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V),
    .res_49_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld),
    .res_50_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V),
    .res_50_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld),
    .res_51_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V),
    .res_51_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld),
    .res_52_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V),
    .res_52_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld),
    .res_53_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V),
    .res_53_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld),
    .res_54_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V),
    .res_54_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld),
    .res_55_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V),
    .res_55_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld),
    .res_56_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V),
    .res_56_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld),
    .res_57_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V),
    .res_57_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld),
    .res_58_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V),
    .res_58_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld),
    .res_59_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V),
    .res_59_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld),
    .res_60_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V),
    .res_60_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld),
    .res_61_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V),
    .res_61_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld),
    .res_62_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V),
    .res_62_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld),
    .res_63_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V),
    .res_63_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld),
    .res_65_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V),
    .res_65_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld),
    .res_66_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V),
    .res_66_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld),
    .res_67_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V),
    .res_67_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld),
    .res_68_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V),
    .res_68_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld),
    .res_69_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V),
    .res_69_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld),
    .res_70_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V),
    .res_70_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld),
    .res_71_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V),
    .res_71_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld),
    .res_72_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V),
    .res_72_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld),
    .res_73_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V),
    .res_73_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld),
    .res_74_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V),
    .res_74_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld),
    .res_75_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V),
    .res_75_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld),
    .res_76_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V),
    .res_76_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld),
    .res_77_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V),
    .res_77_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld),
    .res_78_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V),
    .res_78_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld),
    .res_79_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V),
    .res_79_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld),
    .res_80_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V),
    .res_80_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld),
    .res_81_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V),
    .res_81_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld),
    .res_82_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V),
    .res_82_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld),
    .res_83_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V),
    .res_83_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld),
    .res_85_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V),
    .res_85_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld),
    .res_86_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V),
    .res_86_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld),
    .res_87_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V),
    .res_87_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld),
    .res_88_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V),
    .res_88_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld),
    .res_89_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V),
    .res_89_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld),
    .res_90_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V),
    .res_90_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld),
    .res_91_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V),
    .res_91_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld),
    .res_92_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V),
    .res_92_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld),
    .res_93_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V),
    .res_93_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld),
    .res_94_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V),
    .res_94_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld),
    .res_95_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V),
    .res_95_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld),
    .res_96_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V),
    .res_96_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld),
    .res_97_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V),
    .res_97_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld),
    .res_98_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V),
    .res_98_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld),
    .res_99_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V),
    .res_99_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld),
    .res_100_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V),
    .res_100_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld),
    .res_101_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V),
    .res_101_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld),
    .res_102_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V),
    .res_102_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld),
    .res_103_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V),
    .res_103_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld),
    .res_105_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V),
    .res_105_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld),
    .res_106_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V),
    .res_106_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld),
    .res_107_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V),
    .res_107_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld),
    .res_108_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V),
    .res_108_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld),
    .res_109_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V),
    .res_109_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld),
    .res_110_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V),
    .res_110_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld),
    .res_111_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V),
    .res_111_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld),
    .res_112_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V),
    .res_112_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld),
    .res_113_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V),
    .res_113_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld),
    .res_114_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V),
    .res_114_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld),
    .res_115_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V),
    .res_115_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld),
    .res_116_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V),
    .res_116_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld),
    .res_117_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V),
    .res_117_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld),
    .res_118_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V),
    .res_118_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld),
    .res_119_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V),
    .res_119_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld),
    .res_120_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V),
    .res_120_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld),
    .res_121_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V),
    .res_121_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld),
    .res_122_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V),
    .res_122_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld),
    .res_123_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V),
    .res_123_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld),
    .res_125_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V),
    .res_125_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld),
    .res_126_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V),
    .res_126_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld),
    .res_127_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V),
    .res_127_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld),
    .res_128_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V),
    .res_128_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld),
    .res_129_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V),
    .res_129_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld),
    .res_130_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V),
    .res_130_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld),
    .res_131_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V),
    .res_131_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld),
    .res_132_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V),
    .res_132_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld),
    .res_133_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V),
    .res_133_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld),
    .res_134_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V),
    .res_134_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld),
    .res_135_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V),
    .res_135_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld),
    .res_136_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V),
    .res_136_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld),
    .res_137_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V),
    .res_137_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld),
    .res_138_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V),
    .res_138_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld),
    .res_139_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V),
    .res_139_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld),
    .res_140_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V),
    .res_140_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld),
    .res_141_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V),
    .res_141_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld),
    .res_142_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V),
    .res_142_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld),
    .res_143_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V),
    .res_143_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld),
    .res_145_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V),
    .res_145_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld),
    .res_146_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V),
    .res_146_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld),
    .res_147_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V),
    .res_147_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld),
    .res_148_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V),
    .res_148_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld),
    .res_149_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V),
    .res_149_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld),
    .res_150_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V),
    .res_150_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld),
    .res_151_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V),
    .res_151_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld),
    .res_152_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V),
    .res_152_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld),
    .res_153_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V),
    .res_153_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld),
    .res_154_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V),
    .res_154_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld),
    .res_155_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V),
    .res_155_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld),
    .res_156_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V),
    .res_156_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld),
    .res_157_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V),
    .res_157_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld),
    .res_158_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V),
    .res_158_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld),
    .res_159_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V),
    .res_159_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld),
    .res_160_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V),
    .res_160_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld),
    .res_161_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V),
    .res_161_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld),
    .res_162_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V),
    .res_162_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld),
    .res_163_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V),
    .res_163_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld),
    .res_165_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V),
    .res_165_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld),
    .res_166_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V),
    .res_166_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld),
    .res_167_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V),
    .res_167_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld),
    .res_168_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V),
    .res_168_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld),
    .res_169_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V),
    .res_169_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld),
    .res_170_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V),
    .res_170_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld),
    .res_171_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V),
    .res_171_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld),
    .res_172_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V),
    .res_172_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld),
    .res_173_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V),
    .res_173_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld),
    .res_174_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V),
    .res_174_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld),
    .res_175_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V),
    .res_175_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld),
    .res_176_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V),
    .res_176_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld),
    .res_177_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V),
    .res_177_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld),
    .res_178_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V),
    .res_178_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld),
    .res_179_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V),
    .res_179_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld),
    .res_180_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V),
    .res_180_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld),
    .res_181_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V),
    .res_181_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld),
    .res_182_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V),
    .res_182_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld),
    .res_183_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V),
    .res_183_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld),
    .res_185_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V),
    .res_185_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld),
    .res_186_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V),
    .res_186_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld),
    .res_187_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V),
    .res_187_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld),
    .res_188_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V),
    .res_188_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld),
    .res_189_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V),
    .res_189_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld),
    .res_190_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V),
    .res_190_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld),
    .res_191_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V),
    .res_191_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld),
    .res_192_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V),
    .res_192_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld),
    .res_193_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V),
    .res_193_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld),
    .res_194_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V),
    .res_194_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld),
    .res_195_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V),
    .res_195_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld),
    .res_196_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V),
    .res_196_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld),
    .res_197_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V),
    .res_197_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld),
    .res_198_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V),
    .res_198_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld),
    .res_199_V(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V),
    .res_199_V_ap_vld(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld),
    .p_read10(dense_res_10_3_i_channel_dout),
    .p_read11(dense_res_9_3_i_channel_dout),
    .p_read12(dense_res_8_3_i_channel_dout),
    .p_read13(dense_res_7_3_i_channel_dout),
    .p_read14(dense_res_6_3_i_channel_dout),
    .p_read15(dense_res_5_3_i_channel_dout),
    .p_read16(dense_res_4_3_i_channel_dout),
    .p_read17(dense_res_3_3_i_channel_dout),
    .p_read18(dense_res_2_3_i_channel_dout),
    .p_read19(dense_res_1_3_i_channel_dout),
    .p_read20(dense_res_10_2_i_channel_dout),
    .p_read21(dense_res_9_2_i_channel_dout),
    .p_read22(dense_res_8_2_i_channel_dout),
    .p_read23(dense_res_7_2_i_channel_dout),
    .p_read24(dense_res_6_2_i_channel_dout),
    .p_read25(dense_res_5_2_i_channel_dout),
    .p_read26(dense_res_4_2_i_channel_dout),
    .p_read27(dense_res_3_2_i_channel_dout),
    .p_read28(dense_res_2_2_i_channel_dout),
    .p_read29(dense_res_1_2_i_channel_dout),
    .p_read30(dense_res_10_1_i_channel_dout),
    .p_read31(dense_res_9_1_i_channel_dout),
    .p_read32(dense_res_8_1_i_channel_dout),
    .p_read33(dense_res_7_1_i_channel_dout),
    .p_read34(dense_res_6_1_i_channel_dout),
    .p_read35(dense_res_5_1_i_channel_dout),
    .p_read36(dense_res_4_1_i_channel_dout),
    .p_read37(dense_res_3_1_i_channel_dout),
    .p_read38(dense_res_2_1_i_channel_dout),
    .p_read39(dense_res_1_1_i_channel_dout),
    .p_read40(dense_res_10_0_i_channel_dout),
    .p_read41(dense_res_9_0_i_channel_dout),
    .p_read42(dense_res_8_0_i_channel_dout),
    .p_read43(dense_res_7_0_i_channel_dout),
    .p_read44(dense_res_6_0_i_channel_dout),
    .p_read45(dense_res_5_0_i_channel_dout),
    .p_read46(dense_res_4_0_i_channel_dout),
    .p_read47(dense_res_3_0_i_channel_dout),
    .p_read48(dense_res_2_0_i_channel_dout),
    .p_read49(dense_res_1_0_i_channel_dout),
    .p_read50(dense_res_1_5_i_channel_dout),
    .p_read51(dense_res_1_10_i_channel_dout),
    .p_read52(dense_res_1_15_i_channel_dout),
    .p_read53(dense_res_2_5_i_channel_dout),
    .p_read54(dense_res_2_10_i_channel_dout),
    .p_read55(dense_res_2_15_i_channel_dout),
    .p_read56(dense_res_3_5_i_channel_dout),
    .p_read57(dense_res_3_10_i_channel_dout),
    .p_read58(dense_res_3_15_i_channel_dout),
    .p_read59(dense_res_4_5_i_channel_dout),
    .p_read60(dense_res_4_10_i_channel_dout),
    .p_read61(dense_res_4_15_i_channel_dout),
    .p_read62(dense_res_5_5_i_channel_dout),
    .p_read63(dense_res_5_10_i_channel_dout),
    .p_read64(dense_res_5_15_i_channel_dout),
    .p_read65(dense_res_6_5_i_channel_dout),
    .p_read66(dense_res_6_10_i_channel_dout),
    .p_read67(dense_res_6_15_i_channel_dout),
    .p_read68(dense_res_7_5_i_channel_dout),
    .p_read69(dense_res_7_10_i_channel_dout),
    .p_read70(dense_res_7_15_i_channel_dout),
    .p_read71(dense_res_8_5_i_channel_dout),
    .p_read72(dense_res_8_10_i_channel_dout),
    .p_read73(dense_res_8_15_i_channel_dout),
    .p_read74(dense_res_9_5_i_channel_dout),
    .p_read75(dense_res_9_10_i_channel_dout),
    .p_read76(dense_res_9_15_i_channel_dout),
    .p_read77(dense_res_10_5_i_channel_dout),
    .p_read78(dense_res_10_10_i_channel_dout),
    .p_read79(dense_res_10_15_i_channel_dout),
    .p_read80(dense_res_1_6_i_channel_dout),
    .p_read81(dense_res_1_11_i_channel_dout),
    .p_read82(dense_res_1_16_i_channel_dout),
    .p_read83(dense_res_2_6_i_channel_dout),
    .p_read84(dense_res_2_11_i_channel_dout),
    .p_read85(dense_res_2_16_i_channel_dout),
    .p_read86(dense_res_3_6_i_channel_dout),
    .p_read87(dense_res_3_11_i_channel_dout),
    .p_read88(dense_res_3_16_i_channel_dout),
    .p_read89(dense_res_4_6_i_channel_dout),
    .p_read90(dense_res_4_11_i_channel_dout),
    .p_read91(dense_res_4_16_i_channel_dout),
    .p_read92(dense_res_5_6_i_channel_dout),
    .p_read93(dense_res_5_11_i_channel_dout),
    .p_read94(dense_res_5_16_i_channel_dout),
    .p_read95(dense_res_6_6_i_channel_dout),
    .p_read96(dense_res_6_11_i_channel_dout),
    .p_read97(dense_res_6_16_i_channel_dout),
    .p_read98(dense_res_7_6_i_channel_dout),
    .p_read99(dense_res_7_11_i_channel_dout),
    .p_read100(dense_res_7_16_i_channel_dout),
    .p_read101(dense_res_8_6_i_channel_dout),
    .p_read102(dense_res_8_11_i_channel_dout),
    .p_read103(dense_res_8_16_i_channel_dout),
    .p_read104(dense_res_9_6_i_channel_dout),
    .p_read105(dense_res_9_11_i_channel_dout),
    .p_read106(dense_res_9_16_i_channel_dout),
    .p_read107(dense_res_10_6_i_channel_dout),
    .p_read108(dense_res_10_11_i_channel_dout),
    .p_read109(dense_res_10_16_i_channel_dout),
    .p_read110(dense_res_1_7_i_channel_dout),
    .p_read111(dense_res_1_12_i_channel_dout),
    .p_read112(dense_res_1_17_i_channel_dout),
    .p_read113(dense_res_2_7_i_channel_dout),
    .p_read114(dense_res_2_12_i_channel_dout),
    .p_read115(dense_res_2_17_i_channel_dout),
    .p_read116(dense_res_3_7_i_channel_dout),
    .p_read117(dense_res_3_12_i_channel_dout),
    .p_read118(dense_res_3_17_i_channel_dout),
    .p_read119(dense_res_4_7_i_channel_dout),
    .p_read120(dense_res_4_12_i_channel_dout),
    .p_read121(dense_res_4_17_i_channel_dout),
    .p_read122(dense_res_5_7_i_channel_dout),
    .p_read123(dense_res_5_12_i_channel_dout),
    .p_read124(dense_res_5_17_i_channel_dout),
    .p_read125(dense_res_6_7_i_channel_dout),
    .p_read126(dense_res_6_12_i_channel_dout),
    .p_read127(dense_res_6_17_i_channel_dout),
    .p_read128(dense_res_7_7_i_channel_dout),
    .p_read129(dense_res_7_12_i_channel_dout),
    .p_read130(dense_res_7_17_i_channel_dout),
    .p_read131(dense_res_8_7_i_channel_dout),
    .p_read132(dense_res_8_12_i_channel_dout),
    .p_read133(dense_res_8_17_i_channel_dout),
    .p_read134(dense_res_9_7_i_channel_dout),
    .p_read135(dense_res_9_12_i_channel_dout),
    .p_read136(dense_res_9_17_i_channel_dout),
    .p_read137(dense_res_10_7_i_channel_dout),
    .p_read138(dense_res_10_12_i_channel_dout),
    .p_read139(dense_res_10_17_i_channel_dout),
    .p_read140(dense_res_1_8_i_channel_dout),
    .p_read141(dense_res_1_13_i_channel_dout),
    .p_read142(dense_res_1_18_i_channel_dout),
    .p_read143(dense_res_2_8_i_channel_dout),
    .p_read144(dense_res_2_13_i_channel_dout),
    .p_read145(dense_res_2_18_i_channel_dout),
    .p_read146(dense_res_3_8_i_channel_dout),
    .p_read147(dense_res_3_13_i_channel_dout),
    .p_read148(dense_res_3_18_i_channel_dout),
    .p_read149(dense_res_4_8_i_channel_dout),
    .p_read150(dense_res_4_13_i_channel_dout),
    .p_read151(dense_res_4_18_i_channel_dout),
    .p_read152(dense_res_5_8_i_channel_dout),
    .p_read153(dense_res_5_13_i_channel_dout),
    .p_read154(dense_res_5_18_i_channel_dout),
    .p_read155(dense_res_6_8_i_channel_dout),
    .p_read156(dense_res_6_13_i_channel_dout),
    .p_read157(dense_res_6_18_i_channel_dout),
    .p_read158(dense_res_7_8_i_channel_dout),
    .p_read159(dense_res_7_13_i_channel_dout),
    .p_read160(dense_res_7_18_i_channel_dout),
    .p_read161(dense_res_8_8_i_channel_dout),
    .p_read162(dense_res_8_13_i_channel_dout),
    .p_read163(dense_res_8_18_i_channel_dout),
    .p_read164(dense_res_9_8_i_channel_dout),
    .p_read165(dense_res_9_13_i_channel_dout),
    .p_read166(dense_res_9_18_i_channel_dout),
    .p_read167(dense_res_10_8_i_channel_dout),
    .p_read168(dense_res_10_13_i_channel_dout),
    .p_read169(dense_res_10_18_i_channel_dout),
    .p_read170(dense_res_1_9_i_channel_dout),
    .p_read171(dense_res_1_14_i_channel_dout),
    .p_read172(dense_res_1_19_i_channel_dout),
    .p_read173(dense_res_2_9_i_channel_dout),
    .p_read174(dense_res_2_14_i_channel_dout),
    .p_read175(dense_res_2_19_i_channel_dout),
    .p_read176(dense_res_3_9_i_channel_dout),
    .p_read177(dense_res_3_14_i_channel_dout),
    .p_read178(dense_res_3_19_i_channel_dout),
    .p_read179(dense_res_4_9_i_channel_dout),
    .p_read180(dense_res_4_14_i_channel_dout),
    .p_read181(dense_res_4_19_i_channel_dout),
    .p_read182(dense_res_5_9_i_channel_dout),
    .p_read183(dense_res_5_14_i_channel_dout),
    .p_read184(dense_res_5_19_i_channel_dout),
    .p_read185(dense_res_6_9_i_channel_dout),
    .p_read186(dense_res_6_14_i_channel_dout),
    .p_read187(dense_res_6_19_i_channel_dout),
    .p_read188(dense_res_7_9_i_channel_dout),
    .p_read189(dense_res_7_14_i_channel_dout),
    .p_read190(dense_res_7_19_i_channel_dout),
    .p_read191(dense_res_8_9_i_channel_dout),
    .p_read192(dense_res_8_14_i_channel_dout),
    .p_read193(dense_res_8_19_i_channel_dout),
    .p_read194(dense_res_9_9_i_channel_dout),
    .p_read195(dense_res_9_14_i_channel_dout),
    .p_read196(dense_res_9_19_i_channel_dout),
    .p_read197(dense_res_10_9_i_channel_dout),
    .p_read198(dense_res_10_14_i_channel_dout),
    .p_read199(dense_res_10_19_i_channel_dout)
);

fifo_w10_d2_A dense_data_1_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_0_V),
    .if_full_n(dense_data_1_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_0_V_i_channel),
    .if_dout(dense_data_1_0_V_i_channel_dout),
    .if_empty_n(dense_data_1_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_1_V),
    .if_full_n(dense_data_1_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_1_V_i_channel),
    .if_dout(dense_data_1_1_V_i_channel_dout),
    .if_empty_n(dense_data_1_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_2_V),
    .if_full_n(dense_data_1_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_2_V_i_channel),
    .if_dout(dense_data_1_2_V_i_channel_dout),
    .if_empty_n(dense_data_1_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_3_V),
    .if_full_n(dense_data_1_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_3_V_i_channel),
    .if_dout(dense_data_1_3_V_i_channel_dout),
    .if_empty_n(dense_data_1_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_4_V),
    .if_full_n(dense_data_1_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_4_V_i_channel),
    .if_dout(dense_data_1_4_V_i_channel_dout),
    .if_empty_n(dense_data_1_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_5_V),
    .if_full_n(dense_data_1_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_5_V_i_channel),
    .if_dout(dense_data_1_5_V_i_channel_dout),
    .if_empty_n(dense_data_1_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_6_V),
    .if_full_n(dense_data_1_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_6_V_i_channel),
    .if_dout(dense_data_1_6_V_i_channel_dout),
    .if_empty_n(dense_data_1_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_7_V),
    .if_full_n(dense_data_1_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_7_V_i_channel),
    .if_dout(dense_data_1_7_V_i_channel_dout),
    .if_empty_n(dense_data_1_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_8_V),
    .if_full_n(dense_data_1_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_8_V_i_channel),
    .if_dout(dense_data_1_8_V_i_channel_dout),
    .if_empty_n(dense_data_1_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_9_V),
    .if_full_n(dense_data_1_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_9_V_i_channel),
    .if_dout(dense_data_1_9_V_i_channel_dout),
    .if_empty_n(dense_data_1_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_10_V),
    .if_full_n(dense_data_1_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_10_V_i_channel),
    .if_dout(dense_data_1_10_V_i_channel_dout),
    .if_empty_n(dense_data_1_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_11_V),
    .if_full_n(dense_data_1_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_11_V_i_channel),
    .if_dout(dense_data_1_11_V_i_channel_dout),
    .if_empty_n(dense_data_1_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_12_V),
    .if_full_n(dense_data_1_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_12_V_i_channel),
    .if_dout(dense_data_1_12_V_i_channel_dout),
    .if_empty_n(dense_data_1_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_13_V),
    .if_full_n(dense_data_1_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_13_V_i_channel),
    .if_dout(dense_data_1_13_V_i_channel_dout),
    .if_empty_n(dense_data_1_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_1_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_1_14_V),
    .if_full_n(dense_data_1_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_1_14_V_i_channel),
    .if_dout(dense_data_1_14_V_i_channel_dout),
    .if_empty_n(dense_data_1_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_0_V),
    .if_full_n(dense_data_2_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_0_V_i_channel),
    .if_dout(dense_data_2_0_V_i_channel_dout),
    .if_empty_n(dense_data_2_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_1_V),
    .if_full_n(dense_data_2_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_1_V_i_channel),
    .if_dout(dense_data_2_1_V_i_channel_dout),
    .if_empty_n(dense_data_2_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_2_V),
    .if_full_n(dense_data_2_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_2_V_i_channel),
    .if_dout(dense_data_2_2_V_i_channel_dout),
    .if_empty_n(dense_data_2_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_3_V),
    .if_full_n(dense_data_2_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_3_V_i_channel),
    .if_dout(dense_data_2_3_V_i_channel_dout),
    .if_empty_n(dense_data_2_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_4_V),
    .if_full_n(dense_data_2_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_4_V_i_channel),
    .if_dout(dense_data_2_4_V_i_channel_dout),
    .if_empty_n(dense_data_2_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_5_V),
    .if_full_n(dense_data_2_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_5_V_i_channel),
    .if_dout(dense_data_2_5_V_i_channel_dout),
    .if_empty_n(dense_data_2_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_6_V),
    .if_full_n(dense_data_2_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_6_V_i_channel),
    .if_dout(dense_data_2_6_V_i_channel_dout),
    .if_empty_n(dense_data_2_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_7_V),
    .if_full_n(dense_data_2_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_7_V_i_channel),
    .if_dout(dense_data_2_7_V_i_channel_dout),
    .if_empty_n(dense_data_2_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_8_V),
    .if_full_n(dense_data_2_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_8_V_i_channel),
    .if_dout(dense_data_2_8_V_i_channel_dout),
    .if_empty_n(dense_data_2_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_9_V),
    .if_full_n(dense_data_2_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_9_V_i_channel),
    .if_dout(dense_data_2_9_V_i_channel_dout),
    .if_empty_n(dense_data_2_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_10_V),
    .if_full_n(dense_data_2_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_10_V_i_channel),
    .if_dout(dense_data_2_10_V_i_channel_dout),
    .if_empty_n(dense_data_2_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_11_V),
    .if_full_n(dense_data_2_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_11_V_i_channel),
    .if_dout(dense_data_2_11_V_i_channel_dout),
    .if_empty_n(dense_data_2_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_12_V),
    .if_full_n(dense_data_2_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_12_V_i_channel),
    .if_dout(dense_data_2_12_V_i_channel_dout),
    .if_empty_n(dense_data_2_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_13_V),
    .if_full_n(dense_data_2_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_13_V_i_channel),
    .if_dout(dense_data_2_13_V_i_channel_dout),
    .if_empty_n(dense_data_2_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_2_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_2_14_V),
    .if_full_n(dense_data_2_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_2_14_V_i_channel),
    .if_dout(dense_data_2_14_V_i_channel_dout),
    .if_empty_n(dense_data_2_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_0_V),
    .if_full_n(dense_data_3_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_0_V_i_channel),
    .if_dout(dense_data_3_0_V_i_channel_dout),
    .if_empty_n(dense_data_3_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_1_V),
    .if_full_n(dense_data_3_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_1_V_i_channel),
    .if_dout(dense_data_3_1_V_i_channel_dout),
    .if_empty_n(dense_data_3_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_2_V),
    .if_full_n(dense_data_3_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_2_V_i_channel),
    .if_dout(dense_data_3_2_V_i_channel_dout),
    .if_empty_n(dense_data_3_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_3_V),
    .if_full_n(dense_data_3_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_3_V_i_channel),
    .if_dout(dense_data_3_3_V_i_channel_dout),
    .if_empty_n(dense_data_3_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_4_V),
    .if_full_n(dense_data_3_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_4_V_i_channel),
    .if_dout(dense_data_3_4_V_i_channel_dout),
    .if_empty_n(dense_data_3_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_5_V),
    .if_full_n(dense_data_3_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_5_V_i_channel),
    .if_dout(dense_data_3_5_V_i_channel_dout),
    .if_empty_n(dense_data_3_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_6_V),
    .if_full_n(dense_data_3_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_6_V_i_channel),
    .if_dout(dense_data_3_6_V_i_channel_dout),
    .if_empty_n(dense_data_3_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_7_V),
    .if_full_n(dense_data_3_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_7_V_i_channel),
    .if_dout(dense_data_3_7_V_i_channel_dout),
    .if_empty_n(dense_data_3_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_8_V),
    .if_full_n(dense_data_3_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_8_V_i_channel),
    .if_dout(dense_data_3_8_V_i_channel_dout),
    .if_empty_n(dense_data_3_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_9_V),
    .if_full_n(dense_data_3_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_9_V_i_channel),
    .if_dout(dense_data_3_9_V_i_channel_dout),
    .if_empty_n(dense_data_3_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_10_V),
    .if_full_n(dense_data_3_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_10_V_i_channel),
    .if_dout(dense_data_3_10_V_i_channel_dout),
    .if_empty_n(dense_data_3_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_11_V),
    .if_full_n(dense_data_3_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_11_V_i_channel),
    .if_dout(dense_data_3_11_V_i_channel_dout),
    .if_empty_n(dense_data_3_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_12_V),
    .if_full_n(dense_data_3_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_12_V_i_channel),
    .if_dout(dense_data_3_12_V_i_channel_dout),
    .if_empty_n(dense_data_3_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_13_V),
    .if_full_n(dense_data_3_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_13_V_i_channel),
    .if_dout(dense_data_3_13_V_i_channel_dout),
    .if_empty_n(dense_data_3_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_3_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_3_14_V),
    .if_full_n(dense_data_3_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_3_14_V_i_channel),
    .if_dout(dense_data_3_14_V_i_channel_dout),
    .if_empty_n(dense_data_3_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_0_V),
    .if_full_n(dense_data_4_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_0_V_i_channel),
    .if_dout(dense_data_4_0_V_i_channel_dout),
    .if_empty_n(dense_data_4_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_1_V),
    .if_full_n(dense_data_4_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_1_V_i_channel),
    .if_dout(dense_data_4_1_V_i_channel_dout),
    .if_empty_n(dense_data_4_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_2_V),
    .if_full_n(dense_data_4_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_2_V_i_channel),
    .if_dout(dense_data_4_2_V_i_channel_dout),
    .if_empty_n(dense_data_4_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_3_V),
    .if_full_n(dense_data_4_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_3_V_i_channel),
    .if_dout(dense_data_4_3_V_i_channel_dout),
    .if_empty_n(dense_data_4_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_4_V),
    .if_full_n(dense_data_4_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_4_V_i_channel),
    .if_dout(dense_data_4_4_V_i_channel_dout),
    .if_empty_n(dense_data_4_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_5_V),
    .if_full_n(dense_data_4_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_5_V_i_channel),
    .if_dout(dense_data_4_5_V_i_channel_dout),
    .if_empty_n(dense_data_4_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_6_V),
    .if_full_n(dense_data_4_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_6_V_i_channel),
    .if_dout(dense_data_4_6_V_i_channel_dout),
    .if_empty_n(dense_data_4_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_7_V),
    .if_full_n(dense_data_4_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_7_V_i_channel),
    .if_dout(dense_data_4_7_V_i_channel_dout),
    .if_empty_n(dense_data_4_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_8_V),
    .if_full_n(dense_data_4_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_8_V_i_channel),
    .if_dout(dense_data_4_8_V_i_channel_dout),
    .if_empty_n(dense_data_4_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_9_V),
    .if_full_n(dense_data_4_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_9_V_i_channel),
    .if_dout(dense_data_4_9_V_i_channel_dout),
    .if_empty_n(dense_data_4_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_10_V),
    .if_full_n(dense_data_4_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_10_V_i_channel),
    .if_dout(dense_data_4_10_V_i_channel_dout),
    .if_empty_n(dense_data_4_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_11_V),
    .if_full_n(dense_data_4_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_11_V_i_channel),
    .if_dout(dense_data_4_11_V_i_channel_dout),
    .if_empty_n(dense_data_4_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_12_V),
    .if_full_n(dense_data_4_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_12_V_i_channel),
    .if_dout(dense_data_4_12_V_i_channel_dout),
    .if_empty_n(dense_data_4_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_13_V),
    .if_full_n(dense_data_4_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_13_V_i_channel),
    .if_dout(dense_data_4_13_V_i_channel_dout),
    .if_empty_n(dense_data_4_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_4_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_4_14_V),
    .if_full_n(dense_data_4_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_4_14_V_i_channel),
    .if_dout(dense_data_4_14_V_i_channel_dout),
    .if_empty_n(dense_data_4_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_0_V),
    .if_full_n(dense_data_5_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_0_V_i_channel),
    .if_dout(dense_data_5_0_V_i_channel_dout),
    .if_empty_n(dense_data_5_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_1_V),
    .if_full_n(dense_data_5_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_1_V_i_channel),
    .if_dout(dense_data_5_1_V_i_channel_dout),
    .if_empty_n(dense_data_5_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_2_V),
    .if_full_n(dense_data_5_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_2_V_i_channel),
    .if_dout(dense_data_5_2_V_i_channel_dout),
    .if_empty_n(dense_data_5_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_3_V),
    .if_full_n(dense_data_5_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_3_V_i_channel),
    .if_dout(dense_data_5_3_V_i_channel_dout),
    .if_empty_n(dense_data_5_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_4_V),
    .if_full_n(dense_data_5_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_4_V_i_channel),
    .if_dout(dense_data_5_4_V_i_channel_dout),
    .if_empty_n(dense_data_5_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_5_V),
    .if_full_n(dense_data_5_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_5_V_i_channel),
    .if_dout(dense_data_5_5_V_i_channel_dout),
    .if_empty_n(dense_data_5_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_6_V),
    .if_full_n(dense_data_5_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_6_V_i_channel),
    .if_dout(dense_data_5_6_V_i_channel_dout),
    .if_empty_n(dense_data_5_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_7_V),
    .if_full_n(dense_data_5_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_7_V_i_channel),
    .if_dout(dense_data_5_7_V_i_channel_dout),
    .if_empty_n(dense_data_5_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_8_V),
    .if_full_n(dense_data_5_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_8_V_i_channel),
    .if_dout(dense_data_5_8_V_i_channel_dout),
    .if_empty_n(dense_data_5_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_9_V),
    .if_full_n(dense_data_5_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_9_V_i_channel),
    .if_dout(dense_data_5_9_V_i_channel_dout),
    .if_empty_n(dense_data_5_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_10_V),
    .if_full_n(dense_data_5_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_10_V_i_channel),
    .if_dout(dense_data_5_10_V_i_channel_dout),
    .if_empty_n(dense_data_5_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_11_V),
    .if_full_n(dense_data_5_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_11_V_i_channel),
    .if_dout(dense_data_5_11_V_i_channel_dout),
    .if_empty_n(dense_data_5_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_12_V),
    .if_full_n(dense_data_5_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_12_V_i_channel),
    .if_dout(dense_data_5_12_V_i_channel_dout),
    .if_empty_n(dense_data_5_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_13_V),
    .if_full_n(dense_data_5_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_13_V_i_channel),
    .if_dout(dense_data_5_13_V_i_channel_dout),
    .if_empty_n(dense_data_5_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_5_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_5_14_V),
    .if_full_n(dense_data_5_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_5_14_V_i_channel),
    .if_dout(dense_data_5_14_V_i_channel_dout),
    .if_empty_n(dense_data_5_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_0_V),
    .if_full_n(dense_data_6_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_0_V_i_channel),
    .if_dout(dense_data_6_0_V_i_channel_dout),
    .if_empty_n(dense_data_6_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_1_V),
    .if_full_n(dense_data_6_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_1_V_i_channel),
    .if_dout(dense_data_6_1_V_i_channel_dout),
    .if_empty_n(dense_data_6_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_2_V),
    .if_full_n(dense_data_6_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_2_V_i_channel),
    .if_dout(dense_data_6_2_V_i_channel_dout),
    .if_empty_n(dense_data_6_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_3_V),
    .if_full_n(dense_data_6_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_3_V_i_channel),
    .if_dout(dense_data_6_3_V_i_channel_dout),
    .if_empty_n(dense_data_6_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_4_V),
    .if_full_n(dense_data_6_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_4_V_i_channel),
    .if_dout(dense_data_6_4_V_i_channel_dout),
    .if_empty_n(dense_data_6_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_5_V),
    .if_full_n(dense_data_6_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_5_V_i_channel),
    .if_dout(dense_data_6_5_V_i_channel_dout),
    .if_empty_n(dense_data_6_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_6_V),
    .if_full_n(dense_data_6_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_6_V_i_channel),
    .if_dout(dense_data_6_6_V_i_channel_dout),
    .if_empty_n(dense_data_6_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_7_V),
    .if_full_n(dense_data_6_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_7_V_i_channel),
    .if_dout(dense_data_6_7_V_i_channel_dout),
    .if_empty_n(dense_data_6_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_8_V),
    .if_full_n(dense_data_6_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_8_V_i_channel),
    .if_dout(dense_data_6_8_V_i_channel_dout),
    .if_empty_n(dense_data_6_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_9_V),
    .if_full_n(dense_data_6_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_9_V_i_channel),
    .if_dout(dense_data_6_9_V_i_channel_dout),
    .if_empty_n(dense_data_6_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_10_V),
    .if_full_n(dense_data_6_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_10_V_i_channel),
    .if_dout(dense_data_6_10_V_i_channel_dout),
    .if_empty_n(dense_data_6_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_11_V),
    .if_full_n(dense_data_6_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_11_V_i_channel),
    .if_dout(dense_data_6_11_V_i_channel_dout),
    .if_empty_n(dense_data_6_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_12_V),
    .if_full_n(dense_data_6_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_12_V_i_channel),
    .if_dout(dense_data_6_12_V_i_channel_dout),
    .if_empty_n(dense_data_6_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_13_V),
    .if_full_n(dense_data_6_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_13_V_i_channel),
    .if_dout(dense_data_6_13_V_i_channel_dout),
    .if_empty_n(dense_data_6_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_6_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_6_14_V),
    .if_full_n(dense_data_6_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_6_14_V_i_channel),
    .if_dout(dense_data_6_14_V_i_channel_dout),
    .if_empty_n(dense_data_6_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_0_V),
    .if_full_n(dense_data_7_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_0_V_i_channel),
    .if_dout(dense_data_7_0_V_i_channel_dout),
    .if_empty_n(dense_data_7_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_1_V),
    .if_full_n(dense_data_7_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_1_V_i_channel),
    .if_dout(dense_data_7_1_V_i_channel_dout),
    .if_empty_n(dense_data_7_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_2_V),
    .if_full_n(dense_data_7_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_2_V_i_channel),
    .if_dout(dense_data_7_2_V_i_channel_dout),
    .if_empty_n(dense_data_7_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_3_V),
    .if_full_n(dense_data_7_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_3_V_i_channel),
    .if_dout(dense_data_7_3_V_i_channel_dout),
    .if_empty_n(dense_data_7_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_4_V),
    .if_full_n(dense_data_7_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_4_V_i_channel),
    .if_dout(dense_data_7_4_V_i_channel_dout),
    .if_empty_n(dense_data_7_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_5_V),
    .if_full_n(dense_data_7_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_5_V_i_channel),
    .if_dout(dense_data_7_5_V_i_channel_dout),
    .if_empty_n(dense_data_7_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_6_V),
    .if_full_n(dense_data_7_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_6_V_i_channel),
    .if_dout(dense_data_7_6_V_i_channel_dout),
    .if_empty_n(dense_data_7_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_7_V),
    .if_full_n(dense_data_7_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_7_V_i_channel),
    .if_dout(dense_data_7_7_V_i_channel_dout),
    .if_empty_n(dense_data_7_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_8_V),
    .if_full_n(dense_data_7_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_8_V_i_channel),
    .if_dout(dense_data_7_8_V_i_channel_dout),
    .if_empty_n(dense_data_7_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_9_V),
    .if_full_n(dense_data_7_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_9_V_i_channel),
    .if_dout(dense_data_7_9_V_i_channel_dout),
    .if_empty_n(dense_data_7_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_10_V),
    .if_full_n(dense_data_7_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_10_V_i_channel),
    .if_dout(dense_data_7_10_V_i_channel_dout),
    .if_empty_n(dense_data_7_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_11_V),
    .if_full_n(dense_data_7_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_11_V_i_channel),
    .if_dout(dense_data_7_11_V_i_channel_dout),
    .if_empty_n(dense_data_7_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_12_V),
    .if_full_n(dense_data_7_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_12_V_i_channel),
    .if_dout(dense_data_7_12_V_i_channel_dout),
    .if_empty_n(dense_data_7_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_13_V),
    .if_full_n(dense_data_7_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_13_V_i_channel),
    .if_dout(dense_data_7_13_V_i_channel_dout),
    .if_empty_n(dense_data_7_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_7_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_7_14_V),
    .if_full_n(dense_data_7_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_7_14_V_i_channel),
    .if_dout(dense_data_7_14_V_i_channel_dout),
    .if_empty_n(dense_data_7_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_0_V),
    .if_full_n(dense_data_8_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_0_V_i_channel),
    .if_dout(dense_data_8_0_V_i_channel_dout),
    .if_empty_n(dense_data_8_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_1_V),
    .if_full_n(dense_data_8_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_1_V_i_channel),
    .if_dout(dense_data_8_1_V_i_channel_dout),
    .if_empty_n(dense_data_8_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_2_V),
    .if_full_n(dense_data_8_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_2_V_i_channel),
    .if_dout(dense_data_8_2_V_i_channel_dout),
    .if_empty_n(dense_data_8_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_3_V),
    .if_full_n(dense_data_8_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_3_V_i_channel),
    .if_dout(dense_data_8_3_V_i_channel_dout),
    .if_empty_n(dense_data_8_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_4_V),
    .if_full_n(dense_data_8_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_4_V_i_channel),
    .if_dout(dense_data_8_4_V_i_channel_dout),
    .if_empty_n(dense_data_8_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_5_V),
    .if_full_n(dense_data_8_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_5_V_i_channel),
    .if_dout(dense_data_8_5_V_i_channel_dout),
    .if_empty_n(dense_data_8_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_6_V),
    .if_full_n(dense_data_8_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_6_V_i_channel),
    .if_dout(dense_data_8_6_V_i_channel_dout),
    .if_empty_n(dense_data_8_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_7_V),
    .if_full_n(dense_data_8_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_7_V_i_channel),
    .if_dout(dense_data_8_7_V_i_channel_dout),
    .if_empty_n(dense_data_8_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_8_V),
    .if_full_n(dense_data_8_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_8_V_i_channel),
    .if_dout(dense_data_8_8_V_i_channel_dout),
    .if_empty_n(dense_data_8_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_9_V),
    .if_full_n(dense_data_8_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_9_V_i_channel),
    .if_dout(dense_data_8_9_V_i_channel_dout),
    .if_empty_n(dense_data_8_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_10_V),
    .if_full_n(dense_data_8_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_10_V_i_channel),
    .if_dout(dense_data_8_10_V_i_channel_dout),
    .if_empty_n(dense_data_8_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_11_V),
    .if_full_n(dense_data_8_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_11_V_i_channel),
    .if_dout(dense_data_8_11_V_i_channel_dout),
    .if_empty_n(dense_data_8_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_12_V),
    .if_full_n(dense_data_8_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_12_V_i_channel),
    .if_dout(dense_data_8_12_V_i_channel_dout),
    .if_empty_n(dense_data_8_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_13_V),
    .if_full_n(dense_data_8_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_13_V_i_channel),
    .if_dout(dense_data_8_13_V_i_channel_dout),
    .if_empty_n(dense_data_8_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_8_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_8_14_V),
    .if_full_n(dense_data_8_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_8_14_V_i_channel),
    .if_dout(dense_data_8_14_V_i_channel_dout),
    .if_empty_n(dense_data_8_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_0_V),
    .if_full_n(dense_data_9_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_0_V_i_channel),
    .if_dout(dense_data_9_0_V_i_channel_dout),
    .if_empty_n(dense_data_9_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_1_V),
    .if_full_n(dense_data_9_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_1_V_i_channel),
    .if_dout(dense_data_9_1_V_i_channel_dout),
    .if_empty_n(dense_data_9_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_2_V),
    .if_full_n(dense_data_9_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_2_V_i_channel),
    .if_dout(dense_data_9_2_V_i_channel_dout),
    .if_empty_n(dense_data_9_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_3_V),
    .if_full_n(dense_data_9_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_3_V_i_channel),
    .if_dout(dense_data_9_3_V_i_channel_dout),
    .if_empty_n(dense_data_9_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_4_V),
    .if_full_n(dense_data_9_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_4_V_i_channel),
    .if_dout(dense_data_9_4_V_i_channel_dout),
    .if_empty_n(dense_data_9_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_5_V),
    .if_full_n(dense_data_9_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_5_V_i_channel),
    .if_dout(dense_data_9_5_V_i_channel_dout),
    .if_empty_n(dense_data_9_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_6_V),
    .if_full_n(dense_data_9_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_6_V_i_channel),
    .if_dout(dense_data_9_6_V_i_channel_dout),
    .if_empty_n(dense_data_9_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_7_V),
    .if_full_n(dense_data_9_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_7_V_i_channel),
    .if_dout(dense_data_9_7_V_i_channel_dout),
    .if_empty_n(dense_data_9_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_8_V),
    .if_full_n(dense_data_9_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_8_V_i_channel),
    .if_dout(dense_data_9_8_V_i_channel_dout),
    .if_empty_n(dense_data_9_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_9_V),
    .if_full_n(dense_data_9_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_9_V_i_channel),
    .if_dout(dense_data_9_9_V_i_channel_dout),
    .if_empty_n(dense_data_9_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_10_V),
    .if_full_n(dense_data_9_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_10_V_i_channel),
    .if_dout(dense_data_9_10_V_i_channel_dout),
    .if_empty_n(dense_data_9_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_11_V),
    .if_full_n(dense_data_9_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_11_V_i_channel),
    .if_dout(dense_data_9_11_V_i_channel_dout),
    .if_empty_n(dense_data_9_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_12_V),
    .if_full_n(dense_data_9_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_12_V_i_channel),
    .if_dout(dense_data_9_12_V_i_channel_dout),
    .if_empty_n(dense_data_9_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_13_V),
    .if_full_n(dense_data_9_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_13_V_i_channel),
    .if_dout(dense_data_9_13_V_i_channel_dout),
    .if_empty_n(dense_data_9_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_9_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_9_14_V),
    .if_full_n(dense_data_9_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_9_14_V_i_channel),
    .if_dout(dense_data_9_14_V_i_channel_dout),
    .if_empty_n(dense_data_9_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_0_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_0_V),
    .if_full_n(dense_data_10_0_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_0_V_i_channel),
    .if_dout(dense_data_10_0_V_i_channel_dout),
    .if_empty_n(dense_data_10_0_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_1_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_1_V),
    .if_full_n(dense_data_10_1_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_1_V_i_channel),
    .if_dout(dense_data_10_1_V_i_channel_dout),
    .if_empty_n(dense_data_10_1_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_2_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_2_V),
    .if_full_n(dense_data_10_2_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_2_V_i_channel),
    .if_dout(dense_data_10_2_V_i_channel_dout),
    .if_empty_n(dense_data_10_2_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_3_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_3_V),
    .if_full_n(dense_data_10_3_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_3_V_i_channel),
    .if_dout(dense_data_10_3_V_i_channel_dout),
    .if_empty_n(dense_data_10_3_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_4_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_4_V),
    .if_full_n(dense_data_10_4_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_4_V_i_channel),
    .if_dout(dense_data_10_4_V_i_channel_dout),
    .if_empty_n(dense_data_10_4_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_5_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_5_V),
    .if_full_n(dense_data_10_5_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_5_V_i_channel),
    .if_dout(dense_data_10_5_V_i_channel_dout),
    .if_empty_n(dense_data_10_5_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_6_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_6_V),
    .if_full_n(dense_data_10_6_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_6_V_i_channel),
    .if_dout(dense_data_10_6_V_i_channel_dout),
    .if_empty_n(dense_data_10_6_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_7_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_7_V),
    .if_full_n(dense_data_10_7_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_7_V_i_channel),
    .if_dout(dense_data_10_7_V_i_channel_dout),
    .if_empty_n(dense_data_10_7_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_8_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_8_V),
    .if_full_n(dense_data_10_8_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_8_V_i_channel),
    .if_dout(dense_data_10_8_V_i_channel_dout),
    .if_empty_n(dense_data_10_8_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_9_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_9_V),
    .if_full_n(dense_data_10_9_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_9_V_i_channel),
    .if_dout(dense_data_10_9_V_i_channel_dout),
    .if_empty_n(dense_data_10_9_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_10_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_10_V),
    .if_full_n(dense_data_10_10_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_10_V_i_channel),
    .if_dout(dense_data_10_10_V_i_channel_dout),
    .if_empty_n(dense_data_10_10_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_11_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_11_V),
    .if_full_n(dense_data_10_11_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_11_V_i_channel),
    .if_dout(dense_data_10_11_V_i_channel_dout),
    .if_empty_n(dense_data_10_11_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_12_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_12_V),
    .if_full_n(dense_data_10_12_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_12_V_i_channel),
    .if_dout(dense_data_10_12_V_i_channel_dout),
    .if_empty_n(dense_data_10_12_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_13_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_13_V),
    .if_full_n(dense_data_10_13_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_13_V_i_channel),
    .if_dout(dense_data_10_13_V_i_channel_dout),
    .if_empty_n(dense_data_10_13_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w10_d2_A dense_data_10_14_V_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_dense_data_10_14_V),
    .if_full_n(dense_data_10_14_V_i_channel_full_n),
    .if_write(ap_channel_done_dense_data_10_14_V_i_channel),
    .if_dout(dense_data_10_14_V_i_channel_dout),
    .if_empty_n(dense_data_10_14_V_i_channel_empty_n),
    .if_read(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_0),
    .if_full_n(dense_res_1_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_0_i_channel),
    .if_dout(dense_res_1_0_i_channel_dout),
    .if_empty_n(dense_res_1_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_1),
    .if_full_n(dense_res_1_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_1_i_channel),
    .if_dout(dense_res_1_1_i_channel_dout),
    .if_empty_n(dense_res_1_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_2),
    .if_full_n(dense_res_1_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_2_i_channel),
    .if_dout(dense_res_1_2_i_channel_dout),
    .if_empty_n(dense_res_1_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_3),
    .if_full_n(dense_res_1_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_3_i_channel),
    .if_dout(dense_res_1_3_i_channel_dout),
    .if_empty_n(dense_res_1_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_4),
    .if_full_n(dense_res_1_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_4_i_channel),
    .if_dout(dense_res_1_4_i_channel_dout),
    .if_empty_n(dense_res_1_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_5),
    .if_full_n(dense_res_1_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_5_i_channel),
    .if_dout(dense_res_1_5_i_channel_dout),
    .if_empty_n(dense_res_1_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_6),
    .if_full_n(dense_res_1_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_6_i_channel),
    .if_dout(dense_res_1_6_i_channel_dout),
    .if_empty_n(dense_res_1_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_7),
    .if_full_n(dense_res_1_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_7_i_channel),
    .if_dout(dense_res_1_7_i_channel_dout),
    .if_empty_n(dense_res_1_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_8),
    .if_full_n(dense_res_1_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_8_i_channel),
    .if_dout(dense_res_1_8_i_channel_dout),
    .if_empty_n(dense_res_1_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_9),
    .if_full_n(dense_res_1_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_9_i_channel),
    .if_dout(dense_res_1_9_i_channel_dout),
    .if_empty_n(dense_res_1_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_10),
    .if_full_n(dense_res_1_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_10_i_channel),
    .if_dout(dense_res_1_10_i_channel_dout),
    .if_empty_n(dense_res_1_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_11),
    .if_full_n(dense_res_1_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_11_i_channel),
    .if_dout(dense_res_1_11_i_channel_dout),
    .if_empty_n(dense_res_1_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_12),
    .if_full_n(dense_res_1_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_12_i_channel),
    .if_dout(dense_res_1_12_i_channel_dout),
    .if_empty_n(dense_res_1_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_13),
    .if_full_n(dense_res_1_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_13_i_channel),
    .if_dout(dense_res_1_13_i_channel_dout),
    .if_empty_n(dense_res_1_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_14),
    .if_full_n(dense_res_1_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_14_i_channel),
    .if_dout(dense_res_1_14_i_channel_dout),
    .if_empty_n(dense_res_1_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_15),
    .if_full_n(dense_res_1_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_15_i_channel),
    .if_dout(dense_res_1_15_i_channel_dout),
    .if_empty_n(dense_res_1_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_16),
    .if_full_n(dense_res_1_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_16_i_channel),
    .if_dout(dense_res_1_16_i_channel_dout),
    .if_empty_n(dense_res_1_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_17),
    .if_full_n(dense_res_1_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_17_i_channel),
    .if_dout(dense_res_1_17_i_channel_dout),
    .if_empty_n(dense_res_1_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_18),
    .if_full_n(dense_res_1_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_18_i_channel),
    .if_dout(dense_res_1_18_i_channel_dout),
    .if_empty_n(dense_res_1_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_1_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_return_19),
    .if_full_n(dense_res_1_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_1_19_i_channel),
    .if_dout(dense_res_1_19_i_channel_dout),
    .if_empty_n(dense_res_1_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_0),
    .if_full_n(dense_res_2_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_0_i_channel),
    .if_dout(dense_res_2_0_i_channel_dout),
    .if_empty_n(dense_res_2_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_1),
    .if_full_n(dense_res_2_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_1_i_channel),
    .if_dout(dense_res_2_1_i_channel_dout),
    .if_empty_n(dense_res_2_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_2),
    .if_full_n(dense_res_2_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_2_i_channel),
    .if_dout(dense_res_2_2_i_channel_dout),
    .if_empty_n(dense_res_2_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_3),
    .if_full_n(dense_res_2_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_3_i_channel),
    .if_dout(dense_res_2_3_i_channel_dout),
    .if_empty_n(dense_res_2_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_4),
    .if_full_n(dense_res_2_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_4_i_channel),
    .if_dout(dense_res_2_4_i_channel_dout),
    .if_empty_n(dense_res_2_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_5),
    .if_full_n(dense_res_2_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_5_i_channel),
    .if_dout(dense_res_2_5_i_channel_dout),
    .if_empty_n(dense_res_2_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_6),
    .if_full_n(dense_res_2_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_6_i_channel),
    .if_dout(dense_res_2_6_i_channel_dout),
    .if_empty_n(dense_res_2_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_7),
    .if_full_n(dense_res_2_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_7_i_channel),
    .if_dout(dense_res_2_7_i_channel_dout),
    .if_empty_n(dense_res_2_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_8),
    .if_full_n(dense_res_2_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_8_i_channel),
    .if_dout(dense_res_2_8_i_channel_dout),
    .if_empty_n(dense_res_2_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_9),
    .if_full_n(dense_res_2_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_9_i_channel),
    .if_dout(dense_res_2_9_i_channel_dout),
    .if_empty_n(dense_res_2_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_10),
    .if_full_n(dense_res_2_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_10_i_channel),
    .if_dout(dense_res_2_10_i_channel_dout),
    .if_empty_n(dense_res_2_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_11),
    .if_full_n(dense_res_2_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_11_i_channel),
    .if_dout(dense_res_2_11_i_channel_dout),
    .if_empty_n(dense_res_2_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_12),
    .if_full_n(dense_res_2_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_12_i_channel),
    .if_dout(dense_res_2_12_i_channel_dout),
    .if_empty_n(dense_res_2_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_13),
    .if_full_n(dense_res_2_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_13_i_channel),
    .if_dout(dense_res_2_13_i_channel_dout),
    .if_empty_n(dense_res_2_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_14),
    .if_full_n(dense_res_2_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_14_i_channel),
    .if_dout(dense_res_2_14_i_channel_dout),
    .if_empty_n(dense_res_2_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_15),
    .if_full_n(dense_res_2_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_15_i_channel),
    .if_dout(dense_res_2_15_i_channel_dout),
    .if_empty_n(dense_res_2_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_16),
    .if_full_n(dense_res_2_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_16_i_channel),
    .if_dout(dense_res_2_16_i_channel_dout),
    .if_empty_n(dense_res_2_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_17),
    .if_full_n(dense_res_2_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_17_i_channel),
    .if_dout(dense_res_2_17_i_channel_dout),
    .if_empty_n(dense_res_2_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_18),
    .if_full_n(dense_res_2_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_18_i_channel),
    .if_dout(dense_res_2_18_i_channel_dout),
    .if_empty_n(dense_res_2_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_2_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_return_19),
    .if_full_n(dense_res_2_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_2_19_i_channel),
    .if_dout(dense_res_2_19_i_channel_dout),
    .if_empty_n(dense_res_2_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_0),
    .if_full_n(dense_res_3_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_0_i_channel),
    .if_dout(dense_res_3_0_i_channel_dout),
    .if_empty_n(dense_res_3_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_1),
    .if_full_n(dense_res_3_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_1_i_channel),
    .if_dout(dense_res_3_1_i_channel_dout),
    .if_empty_n(dense_res_3_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_2),
    .if_full_n(dense_res_3_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_2_i_channel),
    .if_dout(dense_res_3_2_i_channel_dout),
    .if_empty_n(dense_res_3_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_3),
    .if_full_n(dense_res_3_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_3_i_channel),
    .if_dout(dense_res_3_3_i_channel_dout),
    .if_empty_n(dense_res_3_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_4),
    .if_full_n(dense_res_3_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_4_i_channel),
    .if_dout(dense_res_3_4_i_channel_dout),
    .if_empty_n(dense_res_3_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_5),
    .if_full_n(dense_res_3_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_5_i_channel),
    .if_dout(dense_res_3_5_i_channel_dout),
    .if_empty_n(dense_res_3_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_6),
    .if_full_n(dense_res_3_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_6_i_channel),
    .if_dout(dense_res_3_6_i_channel_dout),
    .if_empty_n(dense_res_3_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_7),
    .if_full_n(dense_res_3_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_7_i_channel),
    .if_dout(dense_res_3_7_i_channel_dout),
    .if_empty_n(dense_res_3_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_8),
    .if_full_n(dense_res_3_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_8_i_channel),
    .if_dout(dense_res_3_8_i_channel_dout),
    .if_empty_n(dense_res_3_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_9),
    .if_full_n(dense_res_3_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_9_i_channel),
    .if_dout(dense_res_3_9_i_channel_dout),
    .if_empty_n(dense_res_3_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_10),
    .if_full_n(dense_res_3_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_10_i_channel),
    .if_dout(dense_res_3_10_i_channel_dout),
    .if_empty_n(dense_res_3_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_11),
    .if_full_n(dense_res_3_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_11_i_channel),
    .if_dout(dense_res_3_11_i_channel_dout),
    .if_empty_n(dense_res_3_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_12),
    .if_full_n(dense_res_3_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_12_i_channel),
    .if_dout(dense_res_3_12_i_channel_dout),
    .if_empty_n(dense_res_3_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_13),
    .if_full_n(dense_res_3_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_13_i_channel),
    .if_dout(dense_res_3_13_i_channel_dout),
    .if_empty_n(dense_res_3_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_14),
    .if_full_n(dense_res_3_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_14_i_channel),
    .if_dout(dense_res_3_14_i_channel_dout),
    .if_empty_n(dense_res_3_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_15),
    .if_full_n(dense_res_3_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_15_i_channel),
    .if_dout(dense_res_3_15_i_channel_dout),
    .if_empty_n(dense_res_3_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_16),
    .if_full_n(dense_res_3_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_16_i_channel),
    .if_dout(dense_res_3_16_i_channel_dout),
    .if_empty_n(dense_res_3_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_17),
    .if_full_n(dense_res_3_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_17_i_channel),
    .if_dout(dense_res_3_17_i_channel_dout),
    .if_empty_n(dense_res_3_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_18),
    .if_full_n(dense_res_3_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_18_i_channel),
    .if_dout(dense_res_3_18_i_channel_dout),
    .if_empty_n(dense_res_3_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_3_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_return_19),
    .if_full_n(dense_res_3_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_3_19_i_channel),
    .if_dout(dense_res_3_19_i_channel_dout),
    .if_empty_n(dense_res_3_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_0),
    .if_full_n(dense_res_4_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_0_i_channel),
    .if_dout(dense_res_4_0_i_channel_dout),
    .if_empty_n(dense_res_4_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_1),
    .if_full_n(dense_res_4_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_1_i_channel),
    .if_dout(dense_res_4_1_i_channel_dout),
    .if_empty_n(dense_res_4_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_2),
    .if_full_n(dense_res_4_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_2_i_channel),
    .if_dout(dense_res_4_2_i_channel_dout),
    .if_empty_n(dense_res_4_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_3),
    .if_full_n(dense_res_4_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_3_i_channel),
    .if_dout(dense_res_4_3_i_channel_dout),
    .if_empty_n(dense_res_4_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_4),
    .if_full_n(dense_res_4_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_4_i_channel),
    .if_dout(dense_res_4_4_i_channel_dout),
    .if_empty_n(dense_res_4_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_5),
    .if_full_n(dense_res_4_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_5_i_channel),
    .if_dout(dense_res_4_5_i_channel_dout),
    .if_empty_n(dense_res_4_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_6),
    .if_full_n(dense_res_4_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_6_i_channel),
    .if_dout(dense_res_4_6_i_channel_dout),
    .if_empty_n(dense_res_4_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_7),
    .if_full_n(dense_res_4_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_7_i_channel),
    .if_dout(dense_res_4_7_i_channel_dout),
    .if_empty_n(dense_res_4_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_8),
    .if_full_n(dense_res_4_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_8_i_channel),
    .if_dout(dense_res_4_8_i_channel_dout),
    .if_empty_n(dense_res_4_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_9),
    .if_full_n(dense_res_4_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_9_i_channel),
    .if_dout(dense_res_4_9_i_channel_dout),
    .if_empty_n(dense_res_4_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_10),
    .if_full_n(dense_res_4_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_10_i_channel),
    .if_dout(dense_res_4_10_i_channel_dout),
    .if_empty_n(dense_res_4_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_11),
    .if_full_n(dense_res_4_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_11_i_channel),
    .if_dout(dense_res_4_11_i_channel_dout),
    .if_empty_n(dense_res_4_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_12),
    .if_full_n(dense_res_4_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_12_i_channel),
    .if_dout(dense_res_4_12_i_channel_dout),
    .if_empty_n(dense_res_4_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_13),
    .if_full_n(dense_res_4_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_13_i_channel),
    .if_dout(dense_res_4_13_i_channel_dout),
    .if_empty_n(dense_res_4_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_14),
    .if_full_n(dense_res_4_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_14_i_channel),
    .if_dout(dense_res_4_14_i_channel_dout),
    .if_empty_n(dense_res_4_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_15),
    .if_full_n(dense_res_4_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_15_i_channel),
    .if_dout(dense_res_4_15_i_channel_dout),
    .if_empty_n(dense_res_4_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_16),
    .if_full_n(dense_res_4_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_16_i_channel),
    .if_dout(dense_res_4_16_i_channel_dout),
    .if_empty_n(dense_res_4_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_17),
    .if_full_n(dense_res_4_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_17_i_channel),
    .if_dout(dense_res_4_17_i_channel_dout),
    .if_empty_n(dense_res_4_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_18),
    .if_full_n(dense_res_4_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_18_i_channel),
    .if_dout(dense_res_4_18_i_channel_dout),
    .if_empty_n(dense_res_4_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_4_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_return_19),
    .if_full_n(dense_res_4_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_4_19_i_channel),
    .if_dout(dense_res_4_19_i_channel_dout),
    .if_empty_n(dense_res_4_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_0),
    .if_full_n(dense_res_5_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_0_i_channel),
    .if_dout(dense_res_5_0_i_channel_dout),
    .if_empty_n(dense_res_5_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_1),
    .if_full_n(dense_res_5_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_1_i_channel),
    .if_dout(dense_res_5_1_i_channel_dout),
    .if_empty_n(dense_res_5_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_2),
    .if_full_n(dense_res_5_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_2_i_channel),
    .if_dout(dense_res_5_2_i_channel_dout),
    .if_empty_n(dense_res_5_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_3),
    .if_full_n(dense_res_5_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_3_i_channel),
    .if_dout(dense_res_5_3_i_channel_dout),
    .if_empty_n(dense_res_5_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_4),
    .if_full_n(dense_res_5_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_4_i_channel),
    .if_dout(dense_res_5_4_i_channel_dout),
    .if_empty_n(dense_res_5_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_5),
    .if_full_n(dense_res_5_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_5_i_channel),
    .if_dout(dense_res_5_5_i_channel_dout),
    .if_empty_n(dense_res_5_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_6),
    .if_full_n(dense_res_5_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_6_i_channel),
    .if_dout(dense_res_5_6_i_channel_dout),
    .if_empty_n(dense_res_5_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_7),
    .if_full_n(dense_res_5_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_7_i_channel),
    .if_dout(dense_res_5_7_i_channel_dout),
    .if_empty_n(dense_res_5_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_8),
    .if_full_n(dense_res_5_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_8_i_channel),
    .if_dout(dense_res_5_8_i_channel_dout),
    .if_empty_n(dense_res_5_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_9),
    .if_full_n(dense_res_5_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_9_i_channel),
    .if_dout(dense_res_5_9_i_channel_dout),
    .if_empty_n(dense_res_5_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_10),
    .if_full_n(dense_res_5_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_10_i_channel),
    .if_dout(dense_res_5_10_i_channel_dout),
    .if_empty_n(dense_res_5_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_11),
    .if_full_n(dense_res_5_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_11_i_channel),
    .if_dout(dense_res_5_11_i_channel_dout),
    .if_empty_n(dense_res_5_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_12),
    .if_full_n(dense_res_5_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_12_i_channel),
    .if_dout(dense_res_5_12_i_channel_dout),
    .if_empty_n(dense_res_5_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_13),
    .if_full_n(dense_res_5_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_13_i_channel),
    .if_dout(dense_res_5_13_i_channel_dout),
    .if_empty_n(dense_res_5_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_14),
    .if_full_n(dense_res_5_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_14_i_channel),
    .if_dout(dense_res_5_14_i_channel_dout),
    .if_empty_n(dense_res_5_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_15),
    .if_full_n(dense_res_5_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_15_i_channel),
    .if_dout(dense_res_5_15_i_channel_dout),
    .if_empty_n(dense_res_5_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_16),
    .if_full_n(dense_res_5_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_16_i_channel),
    .if_dout(dense_res_5_16_i_channel_dout),
    .if_empty_n(dense_res_5_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_17),
    .if_full_n(dense_res_5_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_17_i_channel),
    .if_dout(dense_res_5_17_i_channel_dout),
    .if_empty_n(dense_res_5_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_18),
    .if_full_n(dense_res_5_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_18_i_channel),
    .if_dout(dense_res_5_18_i_channel_dout),
    .if_empty_n(dense_res_5_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_5_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_return_19),
    .if_full_n(dense_res_5_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_5_19_i_channel),
    .if_dout(dense_res_5_19_i_channel_dout),
    .if_empty_n(dense_res_5_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_0),
    .if_full_n(dense_res_6_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_0_i_channel),
    .if_dout(dense_res_6_0_i_channel_dout),
    .if_empty_n(dense_res_6_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_1),
    .if_full_n(dense_res_6_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_1_i_channel),
    .if_dout(dense_res_6_1_i_channel_dout),
    .if_empty_n(dense_res_6_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_2),
    .if_full_n(dense_res_6_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_2_i_channel),
    .if_dout(dense_res_6_2_i_channel_dout),
    .if_empty_n(dense_res_6_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_3),
    .if_full_n(dense_res_6_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_3_i_channel),
    .if_dout(dense_res_6_3_i_channel_dout),
    .if_empty_n(dense_res_6_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_4),
    .if_full_n(dense_res_6_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_4_i_channel),
    .if_dout(dense_res_6_4_i_channel_dout),
    .if_empty_n(dense_res_6_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_5),
    .if_full_n(dense_res_6_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_5_i_channel),
    .if_dout(dense_res_6_5_i_channel_dout),
    .if_empty_n(dense_res_6_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_6),
    .if_full_n(dense_res_6_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_6_i_channel),
    .if_dout(dense_res_6_6_i_channel_dout),
    .if_empty_n(dense_res_6_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_7),
    .if_full_n(dense_res_6_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_7_i_channel),
    .if_dout(dense_res_6_7_i_channel_dout),
    .if_empty_n(dense_res_6_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_8),
    .if_full_n(dense_res_6_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_8_i_channel),
    .if_dout(dense_res_6_8_i_channel_dout),
    .if_empty_n(dense_res_6_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_9),
    .if_full_n(dense_res_6_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_9_i_channel),
    .if_dout(dense_res_6_9_i_channel_dout),
    .if_empty_n(dense_res_6_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_10),
    .if_full_n(dense_res_6_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_10_i_channel),
    .if_dout(dense_res_6_10_i_channel_dout),
    .if_empty_n(dense_res_6_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_11),
    .if_full_n(dense_res_6_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_11_i_channel),
    .if_dout(dense_res_6_11_i_channel_dout),
    .if_empty_n(dense_res_6_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_12),
    .if_full_n(dense_res_6_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_12_i_channel),
    .if_dout(dense_res_6_12_i_channel_dout),
    .if_empty_n(dense_res_6_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_13),
    .if_full_n(dense_res_6_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_13_i_channel),
    .if_dout(dense_res_6_13_i_channel_dout),
    .if_empty_n(dense_res_6_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_14),
    .if_full_n(dense_res_6_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_14_i_channel),
    .if_dout(dense_res_6_14_i_channel_dout),
    .if_empty_n(dense_res_6_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_15),
    .if_full_n(dense_res_6_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_15_i_channel),
    .if_dout(dense_res_6_15_i_channel_dout),
    .if_empty_n(dense_res_6_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_16),
    .if_full_n(dense_res_6_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_16_i_channel),
    .if_dout(dense_res_6_16_i_channel_dout),
    .if_empty_n(dense_res_6_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_17),
    .if_full_n(dense_res_6_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_17_i_channel),
    .if_dout(dense_res_6_17_i_channel_dout),
    .if_empty_n(dense_res_6_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_18),
    .if_full_n(dense_res_6_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_18_i_channel),
    .if_dout(dense_res_6_18_i_channel_dout),
    .if_empty_n(dense_res_6_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_6_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_return_19),
    .if_full_n(dense_res_6_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_6_19_i_channel),
    .if_dout(dense_res_6_19_i_channel_dout),
    .if_empty_n(dense_res_6_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_0),
    .if_full_n(dense_res_7_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_0_i_channel),
    .if_dout(dense_res_7_0_i_channel_dout),
    .if_empty_n(dense_res_7_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_1),
    .if_full_n(dense_res_7_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_1_i_channel),
    .if_dout(dense_res_7_1_i_channel_dout),
    .if_empty_n(dense_res_7_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_2),
    .if_full_n(dense_res_7_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_2_i_channel),
    .if_dout(dense_res_7_2_i_channel_dout),
    .if_empty_n(dense_res_7_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_3),
    .if_full_n(dense_res_7_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_3_i_channel),
    .if_dout(dense_res_7_3_i_channel_dout),
    .if_empty_n(dense_res_7_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_4),
    .if_full_n(dense_res_7_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_4_i_channel),
    .if_dout(dense_res_7_4_i_channel_dout),
    .if_empty_n(dense_res_7_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_5),
    .if_full_n(dense_res_7_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_5_i_channel),
    .if_dout(dense_res_7_5_i_channel_dout),
    .if_empty_n(dense_res_7_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_6),
    .if_full_n(dense_res_7_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_6_i_channel),
    .if_dout(dense_res_7_6_i_channel_dout),
    .if_empty_n(dense_res_7_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_7),
    .if_full_n(dense_res_7_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_7_i_channel),
    .if_dout(dense_res_7_7_i_channel_dout),
    .if_empty_n(dense_res_7_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_8),
    .if_full_n(dense_res_7_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_8_i_channel),
    .if_dout(dense_res_7_8_i_channel_dout),
    .if_empty_n(dense_res_7_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_9),
    .if_full_n(dense_res_7_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_9_i_channel),
    .if_dout(dense_res_7_9_i_channel_dout),
    .if_empty_n(dense_res_7_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_10),
    .if_full_n(dense_res_7_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_10_i_channel),
    .if_dout(dense_res_7_10_i_channel_dout),
    .if_empty_n(dense_res_7_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_11),
    .if_full_n(dense_res_7_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_11_i_channel),
    .if_dout(dense_res_7_11_i_channel_dout),
    .if_empty_n(dense_res_7_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_12),
    .if_full_n(dense_res_7_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_12_i_channel),
    .if_dout(dense_res_7_12_i_channel_dout),
    .if_empty_n(dense_res_7_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_13),
    .if_full_n(dense_res_7_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_13_i_channel),
    .if_dout(dense_res_7_13_i_channel_dout),
    .if_empty_n(dense_res_7_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_14),
    .if_full_n(dense_res_7_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_14_i_channel),
    .if_dout(dense_res_7_14_i_channel_dout),
    .if_empty_n(dense_res_7_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_15),
    .if_full_n(dense_res_7_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_15_i_channel),
    .if_dout(dense_res_7_15_i_channel_dout),
    .if_empty_n(dense_res_7_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_16),
    .if_full_n(dense_res_7_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_16_i_channel),
    .if_dout(dense_res_7_16_i_channel_dout),
    .if_empty_n(dense_res_7_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_17),
    .if_full_n(dense_res_7_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_17_i_channel),
    .if_dout(dense_res_7_17_i_channel_dout),
    .if_empty_n(dense_res_7_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_18),
    .if_full_n(dense_res_7_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_18_i_channel),
    .if_dout(dense_res_7_18_i_channel_dout),
    .if_empty_n(dense_res_7_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_7_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_return_19),
    .if_full_n(dense_res_7_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_7_19_i_channel),
    .if_dout(dense_res_7_19_i_channel_dout),
    .if_empty_n(dense_res_7_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_0),
    .if_full_n(dense_res_8_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_0_i_channel),
    .if_dout(dense_res_8_0_i_channel_dout),
    .if_empty_n(dense_res_8_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_1),
    .if_full_n(dense_res_8_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_1_i_channel),
    .if_dout(dense_res_8_1_i_channel_dout),
    .if_empty_n(dense_res_8_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_2),
    .if_full_n(dense_res_8_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_2_i_channel),
    .if_dout(dense_res_8_2_i_channel_dout),
    .if_empty_n(dense_res_8_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_3),
    .if_full_n(dense_res_8_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_3_i_channel),
    .if_dout(dense_res_8_3_i_channel_dout),
    .if_empty_n(dense_res_8_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_4),
    .if_full_n(dense_res_8_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_4_i_channel),
    .if_dout(dense_res_8_4_i_channel_dout),
    .if_empty_n(dense_res_8_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_5),
    .if_full_n(dense_res_8_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_5_i_channel),
    .if_dout(dense_res_8_5_i_channel_dout),
    .if_empty_n(dense_res_8_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_6),
    .if_full_n(dense_res_8_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_6_i_channel),
    .if_dout(dense_res_8_6_i_channel_dout),
    .if_empty_n(dense_res_8_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_7),
    .if_full_n(dense_res_8_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_7_i_channel),
    .if_dout(dense_res_8_7_i_channel_dout),
    .if_empty_n(dense_res_8_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_8),
    .if_full_n(dense_res_8_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_8_i_channel),
    .if_dout(dense_res_8_8_i_channel_dout),
    .if_empty_n(dense_res_8_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_9),
    .if_full_n(dense_res_8_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_9_i_channel),
    .if_dout(dense_res_8_9_i_channel_dout),
    .if_empty_n(dense_res_8_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_10),
    .if_full_n(dense_res_8_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_10_i_channel),
    .if_dout(dense_res_8_10_i_channel_dout),
    .if_empty_n(dense_res_8_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_11),
    .if_full_n(dense_res_8_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_11_i_channel),
    .if_dout(dense_res_8_11_i_channel_dout),
    .if_empty_n(dense_res_8_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_12),
    .if_full_n(dense_res_8_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_12_i_channel),
    .if_dout(dense_res_8_12_i_channel_dout),
    .if_empty_n(dense_res_8_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_13),
    .if_full_n(dense_res_8_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_13_i_channel),
    .if_dout(dense_res_8_13_i_channel_dout),
    .if_empty_n(dense_res_8_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_14),
    .if_full_n(dense_res_8_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_14_i_channel),
    .if_dout(dense_res_8_14_i_channel_dout),
    .if_empty_n(dense_res_8_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_15),
    .if_full_n(dense_res_8_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_15_i_channel),
    .if_dout(dense_res_8_15_i_channel_dout),
    .if_empty_n(dense_res_8_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_16),
    .if_full_n(dense_res_8_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_16_i_channel),
    .if_dout(dense_res_8_16_i_channel_dout),
    .if_empty_n(dense_res_8_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_17),
    .if_full_n(dense_res_8_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_17_i_channel),
    .if_dout(dense_res_8_17_i_channel_dout),
    .if_empty_n(dense_res_8_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_18),
    .if_full_n(dense_res_8_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_18_i_channel),
    .if_dout(dense_res_8_18_i_channel_dout),
    .if_empty_n(dense_res_8_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_8_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_return_19),
    .if_full_n(dense_res_8_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_8_19_i_channel),
    .if_dout(dense_res_8_19_i_channel_dout),
    .if_empty_n(dense_res_8_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_0),
    .if_full_n(dense_res_9_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_0_i_channel),
    .if_dout(dense_res_9_0_i_channel_dout),
    .if_empty_n(dense_res_9_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_1),
    .if_full_n(dense_res_9_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_1_i_channel),
    .if_dout(dense_res_9_1_i_channel_dout),
    .if_empty_n(dense_res_9_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_2),
    .if_full_n(dense_res_9_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_2_i_channel),
    .if_dout(dense_res_9_2_i_channel_dout),
    .if_empty_n(dense_res_9_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_3),
    .if_full_n(dense_res_9_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_3_i_channel),
    .if_dout(dense_res_9_3_i_channel_dout),
    .if_empty_n(dense_res_9_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_4),
    .if_full_n(dense_res_9_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_4_i_channel),
    .if_dout(dense_res_9_4_i_channel_dout),
    .if_empty_n(dense_res_9_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_5),
    .if_full_n(dense_res_9_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_5_i_channel),
    .if_dout(dense_res_9_5_i_channel_dout),
    .if_empty_n(dense_res_9_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_6),
    .if_full_n(dense_res_9_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_6_i_channel),
    .if_dout(dense_res_9_6_i_channel_dout),
    .if_empty_n(dense_res_9_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_7),
    .if_full_n(dense_res_9_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_7_i_channel),
    .if_dout(dense_res_9_7_i_channel_dout),
    .if_empty_n(dense_res_9_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_8),
    .if_full_n(dense_res_9_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_8_i_channel),
    .if_dout(dense_res_9_8_i_channel_dout),
    .if_empty_n(dense_res_9_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_9),
    .if_full_n(dense_res_9_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_9_i_channel),
    .if_dout(dense_res_9_9_i_channel_dout),
    .if_empty_n(dense_res_9_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_10),
    .if_full_n(dense_res_9_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_10_i_channel),
    .if_dout(dense_res_9_10_i_channel_dout),
    .if_empty_n(dense_res_9_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_11),
    .if_full_n(dense_res_9_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_11_i_channel),
    .if_dout(dense_res_9_11_i_channel_dout),
    .if_empty_n(dense_res_9_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_12),
    .if_full_n(dense_res_9_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_12_i_channel),
    .if_dout(dense_res_9_12_i_channel_dout),
    .if_empty_n(dense_res_9_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_13),
    .if_full_n(dense_res_9_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_13_i_channel),
    .if_dout(dense_res_9_13_i_channel_dout),
    .if_empty_n(dense_res_9_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_14),
    .if_full_n(dense_res_9_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_14_i_channel),
    .if_dout(dense_res_9_14_i_channel_dout),
    .if_empty_n(dense_res_9_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_15),
    .if_full_n(dense_res_9_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_15_i_channel),
    .if_dout(dense_res_9_15_i_channel_dout),
    .if_empty_n(dense_res_9_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_16),
    .if_full_n(dense_res_9_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_16_i_channel),
    .if_dout(dense_res_9_16_i_channel_dout),
    .if_empty_n(dense_res_9_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_17),
    .if_full_n(dense_res_9_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_17_i_channel),
    .if_dout(dense_res_9_17_i_channel_dout),
    .if_empty_n(dense_res_9_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_18),
    .if_full_n(dense_res_9_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_18_i_channel),
    .if_dout(dense_res_9_18_i_channel_dout),
    .if_empty_n(dense_res_9_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_9_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_return_19),
    .if_full_n(dense_res_9_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_9_19_i_channel),
    .if_dout(dense_res_9_19_i_channel_dout),
    .if_empty_n(dense_res_9_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_0_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_0),
    .if_full_n(dense_res_10_0_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_0_i_channel),
    .if_dout(dense_res_10_0_i_channel_dout),
    .if_empty_n(dense_res_10_0_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_1_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_1),
    .if_full_n(dense_res_10_1_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_1_i_channel),
    .if_dout(dense_res_10_1_i_channel_dout),
    .if_empty_n(dense_res_10_1_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_2_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_2),
    .if_full_n(dense_res_10_2_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_2_i_channel),
    .if_dout(dense_res_10_2_i_channel_dout),
    .if_empty_n(dense_res_10_2_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_3_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_3),
    .if_full_n(dense_res_10_3_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_3_i_channel),
    .if_dout(dense_res_10_3_i_channel_dout),
    .if_empty_n(dense_res_10_3_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_4_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_4),
    .if_full_n(dense_res_10_4_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_4_i_channel),
    .if_dout(dense_res_10_4_i_channel_dout),
    .if_empty_n(dense_res_10_4_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_5_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_5),
    .if_full_n(dense_res_10_5_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_5_i_channel),
    .if_dout(dense_res_10_5_i_channel_dout),
    .if_empty_n(dense_res_10_5_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_6_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_6),
    .if_full_n(dense_res_10_6_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_6_i_channel),
    .if_dout(dense_res_10_6_i_channel_dout),
    .if_empty_n(dense_res_10_6_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_7_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_7),
    .if_full_n(dense_res_10_7_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_7_i_channel),
    .if_dout(dense_res_10_7_i_channel_dout),
    .if_empty_n(dense_res_10_7_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_8_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_8),
    .if_full_n(dense_res_10_8_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_8_i_channel),
    .if_dout(dense_res_10_8_i_channel_dout),
    .if_empty_n(dense_res_10_8_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_9_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_9),
    .if_full_n(dense_res_10_9_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_9_i_channel),
    .if_dout(dense_res_10_9_i_channel_dout),
    .if_empty_n(dense_res_10_9_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_10_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_10),
    .if_full_n(dense_res_10_10_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_10_i_channel),
    .if_dout(dense_res_10_10_i_channel_dout),
    .if_empty_n(dense_res_10_10_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_11_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_11),
    .if_full_n(dense_res_10_11_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_11_i_channel),
    .if_dout(dense_res_10_11_i_channel_dout),
    .if_empty_n(dense_res_10_11_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_12_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_12),
    .if_full_n(dense_res_10_12_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_12_i_channel),
    .if_dout(dense_res_10_12_i_channel_dout),
    .if_empty_n(dense_res_10_12_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_13_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_13),
    .if_full_n(dense_res_10_13_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_13_i_channel),
    .if_dout(dense_res_10_13_i_channel_dout),
    .if_empty_n(dense_res_10_13_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_14_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_14),
    .if_full_n(dense_res_10_14_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_14_i_channel),
    .if_dout(dense_res_10_14_i_channel_dout),
    .if_empty_n(dense_res_10_14_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_15_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_15),
    .if_full_n(dense_res_10_15_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_15_i_channel),
    .if_dout(dense_res_10_15_i_channel_dout),
    .if_empty_n(dense_res_10_15_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_16_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_16),
    .if_full_n(dense_res_10_16_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_16_i_channel),
    .if_dout(dense_res_10_16_i_channel_dout),
    .if_empty_n(dense_res_10_16_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_17_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_17),
    .if_full_n(dense_res_10_17_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_17_i_channel),
    .if_dout(dense_res_10_17_i_channel_dout),
    .if_empty_n(dense_res_10_17_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_18_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_18),
    .if_full_n(dense_res_10_18_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_18_i_channel),
    .if_dout(dense_res_10_18_i_channel_dout),
    .if_empty_n(dense_res_10_18_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

fifo_w16_d2_A dense_res_10_19_i_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_return_19),
    .if_full_n(dense_res_10_19_i_channel_full_n),
    .if_write(ap_channel_done_dense_res_10_19_i_channel),
    .if_dout(dense_res_10_19_i_channel_dout),
    .if_empty_n(dense_res_10_19_i_channel_empty_n),
    .if_read(conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_0_V_i_channel <= ap_sync_channel_write_dense_data_10_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_10_V_i_channel <= ap_sync_channel_write_dense_data_10_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_11_V_i_channel <= ap_sync_channel_write_dense_data_10_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_12_V_i_channel <= ap_sync_channel_write_dense_data_10_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_13_V_i_channel <= ap_sync_channel_write_dense_data_10_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_14_V_i_channel <= ap_sync_channel_write_dense_data_10_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_1_V_i_channel <= ap_sync_channel_write_dense_data_10_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_2_V_i_channel <= ap_sync_channel_write_dense_data_10_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_3_V_i_channel <= ap_sync_channel_write_dense_data_10_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_4_V_i_channel <= ap_sync_channel_write_dense_data_10_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_5_V_i_channel <= ap_sync_channel_write_dense_data_10_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_6_V_i_channel <= ap_sync_channel_write_dense_data_10_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_7_V_i_channel <= ap_sync_channel_write_dense_data_10_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_8_V_i_channel <= ap_sync_channel_write_dense_data_10_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_10_9_V_i_channel <= ap_sync_channel_write_dense_data_10_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_0_V_i_channel <= ap_sync_channel_write_dense_data_1_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_10_V_i_channel <= ap_sync_channel_write_dense_data_1_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_11_V_i_channel <= ap_sync_channel_write_dense_data_1_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_12_V_i_channel <= ap_sync_channel_write_dense_data_1_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_13_V_i_channel <= ap_sync_channel_write_dense_data_1_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_14_V_i_channel <= ap_sync_channel_write_dense_data_1_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_1_V_i_channel <= ap_sync_channel_write_dense_data_1_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_2_V_i_channel <= ap_sync_channel_write_dense_data_1_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_3_V_i_channel <= ap_sync_channel_write_dense_data_1_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_4_V_i_channel <= ap_sync_channel_write_dense_data_1_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_5_V_i_channel <= ap_sync_channel_write_dense_data_1_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_6_V_i_channel <= ap_sync_channel_write_dense_data_1_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_7_V_i_channel <= ap_sync_channel_write_dense_data_1_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_8_V_i_channel <= ap_sync_channel_write_dense_data_1_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_1_9_V_i_channel <= ap_sync_channel_write_dense_data_1_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_0_V_i_channel <= ap_sync_channel_write_dense_data_2_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_10_V_i_channel <= ap_sync_channel_write_dense_data_2_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_11_V_i_channel <= ap_sync_channel_write_dense_data_2_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_12_V_i_channel <= ap_sync_channel_write_dense_data_2_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_13_V_i_channel <= ap_sync_channel_write_dense_data_2_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_14_V_i_channel <= ap_sync_channel_write_dense_data_2_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_1_V_i_channel <= ap_sync_channel_write_dense_data_2_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_2_V_i_channel <= ap_sync_channel_write_dense_data_2_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_3_V_i_channel <= ap_sync_channel_write_dense_data_2_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_4_V_i_channel <= ap_sync_channel_write_dense_data_2_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_5_V_i_channel <= ap_sync_channel_write_dense_data_2_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_6_V_i_channel <= ap_sync_channel_write_dense_data_2_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_7_V_i_channel <= ap_sync_channel_write_dense_data_2_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_8_V_i_channel <= ap_sync_channel_write_dense_data_2_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_2_9_V_i_channel <= ap_sync_channel_write_dense_data_2_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_0_V_i_channel <= ap_sync_channel_write_dense_data_3_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_10_V_i_channel <= ap_sync_channel_write_dense_data_3_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_11_V_i_channel <= ap_sync_channel_write_dense_data_3_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_12_V_i_channel <= ap_sync_channel_write_dense_data_3_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_13_V_i_channel <= ap_sync_channel_write_dense_data_3_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_14_V_i_channel <= ap_sync_channel_write_dense_data_3_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_1_V_i_channel <= ap_sync_channel_write_dense_data_3_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_2_V_i_channel <= ap_sync_channel_write_dense_data_3_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_3_V_i_channel <= ap_sync_channel_write_dense_data_3_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_4_V_i_channel <= ap_sync_channel_write_dense_data_3_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_5_V_i_channel <= ap_sync_channel_write_dense_data_3_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_6_V_i_channel <= ap_sync_channel_write_dense_data_3_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_7_V_i_channel <= ap_sync_channel_write_dense_data_3_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_8_V_i_channel <= ap_sync_channel_write_dense_data_3_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_3_9_V_i_channel <= ap_sync_channel_write_dense_data_3_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_0_V_i_channel <= ap_sync_channel_write_dense_data_4_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_10_V_i_channel <= ap_sync_channel_write_dense_data_4_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_11_V_i_channel <= ap_sync_channel_write_dense_data_4_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_12_V_i_channel <= ap_sync_channel_write_dense_data_4_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_13_V_i_channel <= ap_sync_channel_write_dense_data_4_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_14_V_i_channel <= ap_sync_channel_write_dense_data_4_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_1_V_i_channel <= ap_sync_channel_write_dense_data_4_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_2_V_i_channel <= ap_sync_channel_write_dense_data_4_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_3_V_i_channel <= ap_sync_channel_write_dense_data_4_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_4_V_i_channel <= ap_sync_channel_write_dense_data_4_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_5_V_i_channel <= ap_sync_channel_write_dense_data_4_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_6_V_i_channel <= ap_sync_channel_write_dense_data_4_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_7_V_i_channel <= ap_sync_channel_write_dense_data_4_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_8_V_i_channel <= ap_sync_channel_write_dense_data_4_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_4_9_V_i_channel <= ap_sync_channel_write_dense_data_4_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_0_V_i_channel <= ap_sync_channel_write_dense_data_5_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_10_V_i_channel <= ap_sync_channel_write_dense_data_5_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_11_V_i_channel <= ap_sync_channel_write_dense_data_5_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_12_V_i_channel <= ap_sync_channel_write_dense_data_5_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_13_V_i_channel <= ap_sync_channel_write_dense_data_5_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_14_V_i_channel <= ap_sync_channel_write_dense_data_5_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_1_V_i_channel <= ap_sync_channel_write_dense_data_5_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_2_V_i_channel <= ap_sync_channel_write_dense_data_5_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_3_V_i_channel <= ap_sync_channel_write_dense_data_5_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_4_V_i_channel <= ap_sync_channel_write_dense_data_5_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_5_V_i_channel <= ap_sync_channel_write_dense_data_5_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_6_V_i_channel <= ap_sync_channel_write_dense_data_5_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_7_V_i_channel <= ap_sync_channel_write_dense_data_5_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_8_V_i_channel <= ap_sync_channel_write_dense_data_5_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_5_9_V_i_channel <= ap_sync_channel_write_dense_data_5_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_0_V_i_channel <= ap_sync_channel_write_dense_data_6_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_10_V_i_channel <= ap_sync_channel_write_dense_data_6_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_11_V_i_channel <= ap_sync_channel_write_dense_data_6_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_12_V_i_channel <= ap_sync_channel_write_dense_data_6_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_13_V_i_channel <= ap_sync_channel_write_dense_data_6_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_14_V_i_channel <= ap_sync_channel_write_dense_data_6_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_1_V_i_channel <= ap_sync_channel_write_dense_data_6_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_2_V_i_channel <= ap_sync_channel_write_dense_data_6_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_3_V_i_channel <= ap_sync_channel_write_dense_data_6_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_4_V_i_channel <= ap_sync_channel_write_dense_data_6_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_5_V_i_channel <= ap_sync_channel_write_dense_data_6_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_6_V_i_channel <= ap_sync_channel_write_dense_data_6_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_7_V_i_channel <= ap_sync_channel_write_dense_data_6_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_8_V_i_channel <= ap_sync_channel_write_dense_data_6_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_6_9_V_i_channel <= ap_sync_channel_write_dense_data_6_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_0_V_i_channel <= ap_sync_channel_write_dense_data_7_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_10_V_i_channel <= ap_sync_channel_write_dense_data_7_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_11_V_i_channel <= ap_sync_channel_write_dense_data_7_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_12_V_i_channel <= ap_sync_channel_write_dense_data_7_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_13_V_i_channel <= ap_sync_channel_write_dense_data_7_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_14_V_i_channel <= ap_sync_channel_write_dense_data_7_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_1_V_i_channel <= ap_sync_channel_write_dense_data_7_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_2_V_i_channel <= ap_sync_channel_write_dense_data_7_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_3_V_i_channel <= ap_sync_channel_write_dense_data_7_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_4_V_i_channel <= ap_sync_channel_write_dense_data_7_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_5_V_i_channel <= ap_sync_channel_write_dense_data_7_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_6_V_i_channel <= ap_sync_channel_write_dense_data_7_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_7_V_i_channel <= ap_sync_channel_write_dense_data_7_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_8_V_i_channel <= ap_sync_channel_write_dense_data_7_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_7_9_V_i_channel <= ap_sync_channel_write_dense_data_7_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_0_V_i_channel <= ap_sync_channel_write_dense_data_8_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_10_V_i_channel <= ap_sync_channel_write_dense_data_8_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_11_V_i_channel <= ap_sync_channel_write_dense_data_8_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_12_V_i_channel <= ap_sync_channel_write_dense_data_8_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_13_V_i_channel <= ap_sync_channel_write_dense_data_8_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_14_V_i_channel <= ap_sync_channel_write_dense_data_8_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_1_V_i_channel <= ap_sync_channel_write_dense_data_8_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_2_V_i_channel <= ap_sync_channel_write_dense_data_8_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_3_V_i_channel <= ap_sync_channel_write_dense_data_8_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_4_V_i_channel <= ap_sync_channel_write_dense_data_8_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_5_V_i_channel <= ap_sync_channel_write_dense_data_8_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_6_V_i_channel <= ap_sync_channel_write_dense_data_8_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_7_V_i_channel <= ap_sync_channel_write_dense_data_8_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_8_V_i_channel <= ap_sync_channel_write_dense_data_8_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_8_9_V_i_channel <= ap_sync_channel_write_dense_data_8_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_0_V_i_channel <= ap_sync_channel_write_dense_data_9_0_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_10_V_i_channel <= ap_sync_channel_write_dense_data_9_10_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_11_V_i_channel <= ap_sync_channel_write_dense_data_9_11_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_12_V_i_channel <= ap_sync_channel_write_dense_data_9_12_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_13_V_i_channel <= ap_sync_channel_write_dense_data_9_13_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_14_V_i_channel <= ap_sync_channel_write_dense_data_9_14_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_1_V_i_channel <= ap_sync_channel_write_dense_data_9_1_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_2_V_i_channel <= ap_sync_channel_write_dense_data_9_2_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_3_V_i_channel <= ap_sync_channel_write_dense_data_9_3_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_4_V_i_channel <= ap_sync_channel_write_dense_data_9_4_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_5_V_i_channel <= ap_sync_channel_write_dense_data_9_5_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_6_V_i_channel <= ap_sync_channel_write_dense_data_9_6_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_7_V_i_channel <= ap_sync_channel_write_dense_data_9_7_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_8_V_i_channel <= ap_sync_channel_write_dense_data_9_8_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= 1'b0;
    end else begin
        if (((conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_data_9_9_V_i_channel <= ap_sync_channel_write_dense_data_9_9_V_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_0_i_channel <= ap_sync_channel_write_dense_res_10_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_10_i_channel <= ap_sync_channel_write_dense_res_10_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_11_i_channel <= ap_sync_channel_write_dense_res_10_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_12_i_channel <= ap_sync_channel_write_dense_res_10_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_13_i_channel <= ap_sync_channel_write_dense_res_10_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_14_i_channel <= ap_sync_channel_write_dense_res_10_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_15_i_channel <= ap_sync_channel_write_dense_res_10_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_16_i_channel <= ap_sync_channel_write_dense_res_10_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_17_i_channel <= ap_sync_channel_write_dense_res_10_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_18_i_channel <= ap_sync_channel_write_dense_res_10_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_19_i_channel <= ap_sync_channel_write_dense_res_10_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_1_i_channel <= ap_sync_channel_write_dense_res_10_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_2_i_channel <= ap_sync_channel_write_dense_res_10_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_3_i_channel <= ap_sync_channel_write_dense_res_10_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_4_i_channel <= ap_sync_channel_write_dense_res_10_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_5_i_channel <= ap_sync_channel_write_dense_res_10_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_6_i_channel <= ap_sync_channel_write_dense_res_10_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_7_i_channel <= ap_sync_channel_write_dense_res_10_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_8_i_channel <= ap_sync_channel_write_dense_res_10_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_10_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_10_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_10_9_i_channel <= ap_sync_channel_write_dense_res_10_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_0_i_channel <= ap_sync_channel_write_dense_res_1_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_10_i_channel <= ap_sync_channel_write_dense_res_1_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_11_i_channel <= ap_sync_channel_write_dense_res_1_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_12_i_channel <= ap_sync_channel_write_dense_res_1_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_13_i_channel <= ap_sync_channel_write_dense_res_1_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_14_i_channel <= ap_sync_channel_write_dense_res_1_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_15_i_channel <= ap_sync_channel_write_dense_res_1_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_16_i_channel <= ap_sync_channel_write_dense_res_1_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_17_i_channel <= ap_sync_channel_write_dense_res_1_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_18_i_channel <= ap_sync_channel_write_dense_res_1_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_19_i_channel <= ap_sync_channel_write_dense_res_1_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_1_i_channel <= ap_sync_channel_write_dense_res_1_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_2_i_channel <= ap_sync_channel_write_dense_res_1_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_3_i_channel <= ap_sync_channel_write_dense_res_1_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_4_i_channel <= ap_sync_channel_write_dense_res_1_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_5_i_channel <= ap_sync_channel_write_dense_res_1_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_6_i_channel <= ap_sync_channel_write_dense_res_1_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_7_i_channel <= ap_sync_channel_write_dense_res_1_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_8_i_channel <= ap_sync_channel_write_dense_res_1_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_1_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_1_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_1_9_i_channel <= ap_sync_channel_write_dense_res_1_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_0_i_channel <= ap_sync_channel_write_dense_res_2_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_10_i_channel <= ap_sync_channel_write_dense_res_2_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_11_i_channel <= ap_sync_channel_write_dense_res_2_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_12_i_channel <= ap_sync_channel_write_dense_res_2_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_13_i_channel <= ap_sync_channel_write_dense_res_2_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_14_i_channel <= ap_sync_channel_write_dense_res_2_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_15_i_channel <= ap_sync_channel_write_dense_res_2_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_16_i_channel <= ap_sync_channel_write_dense_res_2_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_17_i_channel <= ap_sync_channel_write_dense_res_2_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_18_i_channel <= ap_sync_channel_write_dense_res_2_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_19_i_channel <= ap_sync_channel_write_dense_res_2_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_1_i_channel <= ap_sync_channel_write_dense_res_2_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_2_i_channel <= ap_sync_channel_write_dense_res_2_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_3_i_channel <= ap_sync_channel_write_dense_res_2_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_4_i_channel <= ap_sync_channel_write_dense_res_2_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_5_i_channel <= ap_sync_channel_write_dense_res_2_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_6_i_channel <= ap_sync_channel_write_dense_res_2_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_7_i_channel <= ap_sync_channel_write_dense_res_2_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_8_i_channel <= ap_sync_channel_write_dense_res_2_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_2_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_2_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_2_9_i_channel <= ap_sync_channel_write_dense_res_2_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_0_i_channel <= ap_sync_channel_write_dense_res_3_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_10_i_channel <= ap_sync_channel_write_dense_res_3_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_11_i_channel <= ap_sync_channel_write_dense_res_3_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_12_i_channel <= ap_sync_channel_write_dense_res_3_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_13_i_channel <= ap_sync_channel_write_dense_res_3_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_14_i_channel <= ap_sync_channel_write_dense_res_3_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_15_i_channel <= ap_sync_channel_write_dense_res_3_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_16_i_channel <= ap_sync_channel_write_dense_res_3_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_17_i_channel <= ap_sync_channel_write_dense_res_3_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_18_i_channel <= ap_sync_channel_write_dense_res_3_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_19_i_channel <= ap_sync_channel_write_dense_res_3_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_1_i_channel <= ap_sync_channel_write_dense_res_3_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_2_i_channel <= ap_sync_channel_write_dense_res_3_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_3_i_channel <= ap_sync_channel_write_dense_res_3_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_4_i_channel <= ap_sync_channel_write_dense_res_3_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_5_i_channel <= ap_sync_channel_write_dense_res_3_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_6_i_channel <= ap_sync_channel_write_dense_res_3_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_7_i_channel <= ap_sync_channel_write_dense_res_3_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_8_i_channel <= ap_sync_channel_write_dense_res_3_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_3_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_3_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_3_9_i_channel <= ap_sync_channel_write_dense_res_3_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_0_i_channel <= ap_sync_channel_write_dense_res_4_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_10_i_channel <= ap_sync_channel_write_dense_res_4_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_11_i_channel <= ap_sync_channel_write_dense_res_4_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_12_i_channel <= ap_sync_channel_write_dense_res_4_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_13_i_channel <= ap_sync_channel_write_dense_res_4_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_14_i_channel <= ap_sync_channel_write_dense_res_4_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_15_i_channel <= ap_sync_channel_write_dense_res_4_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_16_i_channel <= ap_sync_channel_write_dense_res_4_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_17_i_channel <= ap_sync_channel_write_dense_res_4_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_18_i_channel <= ap_sync_channel_write_dense_res_4_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_19_i_channel <= ap_sync_channel_write_dense_res_4_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_1_i_channel <= ap_sync_channel_write_dense_res_4_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_2_i_channel <= ap_sync_channel_write_dense_res_4_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_3_i_channel <= ap_sync_channel_write_dense_res_4_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_4_i_channel <= ap_sync_channel_write_dense_res_4_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_5_i_channel <= ap_sync_channel_write_dense_res_4_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_6_i_channel <= ap_sync_channel_write_dense_res_4_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_7_i_channel <= ap_sync_channel_write_dense_res_4_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_8_i_channel <= ap_sync_channel_write_dense_res_4_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_4_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_4_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_4_9_i_channel <= ap_sync_channel_write_dense_res_4_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_0_i_channel <= ap_sync_channel_write_dense_res_5_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_10_i_channel <= ap_sync_channel_write_dense_res_5_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_11_i_channel <= ap_sync_channel_write_dense_res_5_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_12_i_channel <= ap_sync_channel_write_dense_res_5_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_13_i_channel <= ap_sync_channel_write_dense_res_5_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_14_i_channel <= ap_sync_channel_write_dense_res_5_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_15_i_channel <= ap_sync_channel_write_dense_res_5_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_16_i_channel <= ap_sync_channel_write_dense_res_5_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_17_i_channel <= ap_sync_channel_write_dense_res_5_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_18_i_channel <= ap_sync_channel_write_dense_res_5_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_19_i_channel <= ap_sync_channel_write_dense_res_5_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_1_i_channel <= ap_sync_channel_write_dense_res_5_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_2_i_channel <= ap_sync_channel_write_dense_res_5_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_3_i_channel <= ap_sync_channel_write_dense_res_5_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_4_i_channel <= ap_sync_channel_write_dense_res_5_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_5_i_channel <= ap_sync_channel_write_dense_res_5_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_6_i_channel <= ap_sync_channel_write_dense_res_5_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_7_i_channel <= ap_sync_channel_write_dense_res_5_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_8_i_channel <= ap_sync_channel_write_dense_res_5_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_5_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_5_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_5_9_i_channel <= ap_sync_channel_write_dense_res_5_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_0_i_channel <= ap_sync_channel_write_dense_res_6_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_10_i_channel <= ap_sync_channel_write_dense_res_6_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_11_i_channel <= ap_sync_channel_write_dense_res_6_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_12_i_channel <= ap_sync_channel_write_dense_res_6_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_13_i_channel <= ap_sync_channel_write_dense_res_6_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_14_i_channel <= ap_sync_channel_write_dense_res_6_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_15_i_channel <= ap_sync_channel_write_dense_res_6_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_16_i_channel <= ap_sync_channel_write_dense_res_6_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_17_i_channel <= ap_sync_channel_write_dense_res_6_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_18_i_channel <= ap_sync_channel_write_dense_res_6_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_19_i_channel <= ap_sync_channel_write_dense_res_6_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_1_i_channel <= ap_sync_channel_write_dense_res_6_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_2_i_channel <= ap_sync_channel_write_dense_res_6_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_3_i_channel <= ap_sync_channel_write_dense_res_6_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_4_i_channel <= ap_sync_channel_write_dense_res_6_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_5_i_channel <= ap_sync_channel_write_dense_res_6_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_6_i_channel <= ap_sync_channel_write_dense_res_6_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_7_i_channel <= ap_sync_channel_write_dense_res_6_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_8_i_channel <= ap_sync_channel_write_dense_res_6_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_6_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_6_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_6_9_i_channel <= ap_sync_channel_write_dense_res_6_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_0_i_channel <= ap_sync_channel_write_dense_res_7_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_10_i_channel <= ap_sync_channel_write_dense_res_7_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_11_i_channel <= ap_sync_channel_write_dense_res_7_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_12_i_channel <= ap_sync_channel_write_dense_res_7_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_13_i_channel <= ap_sync_channel_write_dense_res_7_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_14_i_channel <= ap_sync_channel_write_dense_res_7_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_15_i_channel <= ap_sync_channel_write_dense_res_7_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_16_i_channel <= ap_sync_channel_write_dense_res_7_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_17_i_channel <= ap_sync_channel_write_dense_res_7_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_18_i_channel <= ap_sync_channel_write_dense_res_7_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_19_i_channel <= ap_sync_channel_write_dense_res_7_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_1_i_channel <= ap_sync_channel_write_dense_res_7_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_2_i_channel <= ap_sync_channel_write_dense_res_7_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_3_i_channel <= ap_sync_channel_write_dense_res_7_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_4_i_channel <= ap_sync_channel_write_dense_res_7_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_5_i_channel <= ap_sync_channel_write_dense_res_7_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_6_i_channel <= ap_sync_channel_write_dense_res_7_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_7_i_channel <= ap_sync_channel_write_dense_res_7_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_8_i_channel <= ap_sync_channel_write_dense_res_7_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_7_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_7_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_7_9_i_channel <= ap_sync_channel_write_dense_res_7_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_0_i_channel <= ap_sync_channel_write_dense_res_8_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_10_i_channel <= ap_sync_channel_write_dense_res_8_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_11_i_channel <= ap_sync_channel_write_dense_res_8_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_12_i_channel <= ap_sync_channel_write_dense_res_8_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_13_i_channel <= ap_sync_channel_write_dense_res_8_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_14_i_channel <= ap_sync_channel_write_dense_res_8_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_15_i_channel <= ap_sync_channel_write_dense_res_8_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_16_i_channel <= ap_sync_channel_write_dense_res_8_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_17_i_channel <= ap_sync_channel_write_dense_res_8_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_18_i_channel <= ap_sync_channel_write_dense_res_8_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_19_i_channel <= ap_sync_channel_write_dense_res_8_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_1_i_channel <= ap_sync_channel_write_dense_res_8_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_2_i_channel <= ap_sync_channel_write_dense_res_8_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_3_i_channel <= ap_sync_channel_write_dense_res_8_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_4_i_channel <= ap_sync_channel_write_dense_res_8_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_5_i_channel <= ap_sync_channel_write_dense_res_8_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_6_i_channel <= ap_sync_channel_write_dense_res_8_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_7_i_channel <= ap_sync_channel_write_dense_res_8_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_8_i_channel <= ap_sync_channel_write_dense_res_8_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_8_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_8_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_8_9_i_channel <= ap_sync_channel_write_dense_res_8_9_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_0_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_0_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_0_i_channel <= ap_sync_channel_write_dense_res_9_0_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_10_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_10_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_10_i_channel <= ap_sync_channel_write_dense_res_9_10_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_11_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_11_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_11_i_channel <= ap_sync_channel_write_dense_res_9_11_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_12_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_12_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_12_i_channel <= ap_sync_channel_write_dense_res_9_12_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_13_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_13_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_13_i_channel <= ap_sync_channel_write_dense_res_9_13_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_14_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_14_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_14_i_channel <= ap_sync_channel_write_dense_res_9_14_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_15_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_15_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_15_i_channel <= ap_sync_channel_write_dense_res_9_15_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_16_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_16_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_16_i_channel <= ap_sync_channel_write_dense_res_9_16_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_17_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_17_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_17_i_channel <= ap_sync_channel_write_dense_res_9_17_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_18_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_18_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_18_i_channel <= ap_sync_channel_write_dense_res_9_18_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_19_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_19_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_19_i_channel <= ap_sync_channel_write_dense_res_9_19_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_1_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_1_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_1_i_channel <= ap_sync_channel_write_dense_res_9_1_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_2_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_2_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_2_i_channel <= ap_sync_channel_write_dense_res_9_2_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_3_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_3_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_3_i_channel <= ap_sync_channel_write_dense_res_9_3_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_4_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_4_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_4_i_channel <= ap_sync_channel_write_dense_res_9_4_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_5_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_5_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_5_i_channel <= ap_sync_channel_write_dense_res_9_5_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_6_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_6_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_6_i_channel <= ap_sync_channel_write_dense_res_9_6_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_7_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_7_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_7_i_channel <= ap_sync_channel_write_dense_res_9_7_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_8_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_8_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_8_i_channel <= ap_sync_channel_write_dense_res_9_8_i_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_dense_res_9_9_i_channel <= 1'b0;
    end else begin
        if (((dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_dense_res_9_9_i_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_dense_res_9_9_i_channel <= ap_sync_channel_write_dense_res_9_9_i_channel;
        end
    end
end

assign ap_channel_done_dense_data_10_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_10_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_10_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_1_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_1_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_2_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_2_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_3_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_3_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_4_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_4_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_5_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_5_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_6_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_6_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_7_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_7_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_8_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_8_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_0_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_0_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_10_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_10_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_11_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_11_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_12_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_12_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_13_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_13_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_14_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_14_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_1_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_1_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_2_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_2_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_3_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_3_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_4_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_4_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_5_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_5_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_6_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_6_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_7_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_7_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_8_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_8_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_data_9_9_V_i_channel = ((ap_sync_reg_channel_write_dense_data_9_9_V_i_channel ^ 1'b1) & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_done);

assign ap_channel_done_dense_res_10_0_i_channel = ((ap_sync_reg_channel_write_dense_res_10_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_10_i_channel = ((ap_sync_reg_channel_write_dense_res_10_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_11_i_channel = ((ap_sync_reg_channel_write_dense_res_10_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_12_i_channel = ((ap_sync_reg_channel_write_dense_res_10_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_13_i_channel = ((ap_sync_reg_channel_write_dense_res_10_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_14_i_channel = ((ap_sync_reg_channel_write_dense_res_10_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_15_i_channel = ((ap_sync_reg_channel_write_dense_res_10_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_16_i_channel = ((ap_sync_reg_channel_write_dense_res_10_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_17_i_channel = ((ap_sync_reg_channel_write_dense_res_10_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_18_i_channel = ((ap_sync_reg_channel_write_dense_res_10_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_19_i_channel = ((ap_sync_reg_channel_write_dense_res_10_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_1_i_channel = ((ap_sync_reg_channel_write_dense_res_10_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_2_i_channel = ((ap_sync_reg_channel_write_dense_res_10_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_3_i_channel = ((ap_sync_reg_channel_write_dense_res_10_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_4_i_channel = ((ap_sync_reg_channel_write_dense_res_10_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_5_i_channel = ((ap_sync_reg_channel_write_dense_res_10_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_6_i_channel = ((ap_sync_reg_channel_write_dense_res_10_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_7_i_channel = ((ap_sync_reg_channel_write_dense_res_10_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_8_i_channel = ((ap_sync_reg_channel_write_dense_res_10_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_10_9_i_channel = ((ap_sync_reg_channel_write_dense_res_10_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_done);

assign ap_channel_done_dense_res_1_0_i_channel = ((ap_sync_reg_channel_write_dense_res_1_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_10_i_channel = ((ap_sync_reg_channel_write_dense_res_1_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_11_i_channel = ((ap_sync_reg_channel_write_dense_res_1_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_12_i_channel = ((ap_sync_reg_channel_write_dense_res_1_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_13_i_channel = ((ap_sync_reg_channel_write_dense_res_1_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_14_i_channel = ((ap_sync_reg_channel_write_dense_res_1_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_15_i_channel = ((ap_sync_reg_channel_write_dense_res_1_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_16_i_channel = ((ap_sync_reg_channel_write_dense_res_1_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_17_i_channel = ((ap_sync_reg_channel_write_dense_res_1_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_18_i_channel = ((ap_sync_reg_channel_write_dense_res_1_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_19_i_channel = ((ap_sync_reg_channel_write_dense_res_1_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_1_i_channel = ((ap_sync_reg_channel_write_dense_res_1_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_2_i_channel = ((ap_sync_reg_channel_write_dense_res_1_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_3_i_channel = ((ap_sync_reg_channel_write_dense_res_1_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_4_i_channel = ((ap_sync_reg_channel_write_dense_res_1_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_5_i_channel = ((ap_sync_reg_channel_write_dense_res_1_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_6_i_channel = ((ap_sync_reg_channel_write_dense_res_1_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_7_i_channel = ((ap_sync_reg_channel_write_dense_res_1_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_8_i_channel = ((ap_sync_reg_channel_write_dense_res_1_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_1_9_i_channel = ((ap_sync_reg_channel_write_dense_res_1_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_done);

assign ap_channel_done_dense_res_2_0_i_channel = ((ap_sync_reg_channel_write_dense_res_2_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_10_i_channel = ((ap_sync_reg_channel_write_dense_res_2_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_11_i_channel = ((ap_sync_reg_channel_write_dense_res_2_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_12_i_channel = ((ap_sync_reg_channel_write_dense_res_2_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_13_i_channel = ((ap_sync_reg_channel_write_dense_res_2_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_14_i_channel = ((ap_sync_reg_channel_write_dense_res_2_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_15_i_channel = ((ap_sync_reg_channel_write_dense_res_2_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_16_i_channel = ((ap_sync_reg_channel_write_dense_res_2_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_17_i_channel = ((ap_sync_reg_channel_write_dense_res_2_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_18_i_channel = ((ap_sync_reg_channel_write_dense_res_2_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_19_i_channel = ((ap_sync_reg_channel_write_dense_res_2_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_1_i_channel = ((ap_sync_reg_channel_write_dense_res_2_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_2_i_channel = ((ap_sync_reg_channel_write_dense_res_2_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_3_i_channel = ((ap_sync_reg_channel_write_dense_res_2_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_4_i_channel = ((ap_sync_reg_channel_write_dense_res_2_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_5_i_channel = ((ap_sync_reg_channel_write_dense_res_2_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_6_i_channel = ((ap_sync_reg_channel_write_dense_res_2_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_7_i_channel = ((ap_sync_reg_channel_write_dense_res_2_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_8_i_channel = ((ap_sync_reg_channel_write_dense_res_2_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_2_9_i_channel = ((ap_sync_reg_channel_write_dense_res_2_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_done);

assign ap_channel_done_dense_res_3_0_i_channel = ((ap_sync_reg_channel_write_dense_res_3_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_10_i_channel = ((ap_sync_reg_channel_write_dense_res_3_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_11_i_channel = ((ap_sync_reg_channel_write_dense_res_3_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_12_i_channel = ((ap_sync_reg_channel_write_dense_res_3_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_13_i_channel = ((ap_sync_reg_channel_write_dense_res_3_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_14_i_channel = ((ap_sync_reg_channel_write_dense_res_3_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_15_i_channel = ((ap_sync_reg_channel_write_dense_res_3_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_16_i_channel = ((ap_sync_reg_channel_write_dense_res_3_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_17_i_channel = ((ap_sync_reg_channel_write_dense_res_3_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_18_i_channel = ((ap_sync_reg_channel_write_dense_res_3_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_19_i_channel = ((ap_sync_reg_channel_write_dense_res_3_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_1_i_channel = ((ap_sync_reg_channel_write_dense_res_3_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_2_i_channel = ((ap_sync_reg_channel_write_dense_res_3_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_3_i_channel = ((ap_sync_reg_channel_write_dense_res_3_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_4_i_channel = ((ap_sync_reg_channel_write_dense_res_3_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_5_i_channel = ((ap_sync_reg_channel_write_dense_res_3_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_6_i_channel = ((ap_sync_reg_channel_write_dense_res_3_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_7_i_channel = ((ap_sync_reg_channel_write_dense_res_3_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_8_i_channel = ((ap_sync_reg_channel_write_dense_res_3_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_3_9_i_channel = ((ap_sync_reg_channel_write_dense_res_3_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_done);

assign ap_channel_done_dense_res_4_0_i_channel = ((ap_sync_reg_channel_write_dense_res_4_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_10_i_channel = ((ap_sync_reg_channel_write_dense_res_4_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_11_i_channel = ((ap_sync_reg_channel_write_dense_res_4_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_12_i_channel = ((ap_sync_reg_channel_write_dense_res_4_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_13_i_channel = ((ap_sync_reg_channel_write_dense_res_4_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_14_i_channel = ((ap_sync_reg_channel_write_dense_res_4_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_15_i_channel = ((ap_sync_reg_channel_write_dense_res_4_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_16_i_channel = ((ap_sync_reg_channel_write_dense_res_4_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_17_i_channel = ((ap_sync_reg_channel_write_dense_res_4_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_18_i_channel = ((ap_sync_reg_channel_write_dense_res_4_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_19_i_channel = ((ap_sync_reg_channel_write_dense_res_4_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_1_i_channel = ((ap_sync_reg_channel_write_dense_res_4_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_2_i_channel = ((ap_sync_reg_channel_write_dense_res_4_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_3_i_channel = ((ap_sync_reg_channel_write_dense_res_4_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_4_i_channel = ((ap_sync_reg_channel_write_dense_res_4_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_5_i_channel = ((ap_sync_reg_channel_write_dense_res_4_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_6_i_channel = ((ap_sync_reg_channel_write_dense_res_4_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_7_i_channel = ((ap_sync_reg_channel_write_dense_res_4_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_8_i_channel = ((ap_sync_reg_channel_write_dense_res_4_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_4_9_i_channel = ((ap_sync_reg_channel_write_dense_res_4_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_done);

assign ap_channel_done_dense_res_5_0_i_channel = ((ap_sync_reg_channel_write_dense_res_5_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_10_i_channel = ((ap_sync_reg_channel_write_dense_res_5_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_11_i_channel = ((ap_sync_reg_channel_write_dense_res_5_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_12_i_channel = ((ap_sync_reg_channel_write_dense_res_5_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_13_i_channel = ((ap_sync_reg_channel_write_dense_res_5_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_14_i_channel = ((ap_sync_reg_channel_write_dense_res_5_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_15_i_channel = ((ap_sync_reg_channel_write_dense_res_5_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_16_i_channel = ((ap_sync_reg_channel_write_dense_res_5_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_17_i_channel = ((ap_sync_reg_channel_write_dense_res_5_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_18_i_channel = ((ap_sync_reg_channel_write_dense_res_5_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_19_i_channel = ((ap_sync_reg_channel_write_dense_res_5_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_1_i_channel = ((ap_sync_reg_channel_write_dense_res_5_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_2_i_channel = ((ap_sync_reg_channel_write_dense_res_5_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_3_i_channel = ((ap_sync_reg_channel_write_dense_res_5_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_4_i_channel = ((ap_sync_reg_channel_write_dense_res_5_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_5_i_channel = ((ap_sync_reg_channel_write_dense_res_5_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_6_i_channel = ((ap_sync_reg_channel_write_dense_res_5_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_7_i_channel = ((ap_sync_reg_channel_write_dense_res_5_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_8_i_channel = ((ap_sync_reg_channel_write_dense_res_5_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_5_9_i_channel = ((ap_sync_reg_channel_write_dense_res_5_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_done);

assign ap_channel_done_dense_res_6_0_i_channel = ((ap_sync_reg_channel_write_dense_res_6_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_10_i_channel = ((ap_sync_reg_channel_write_dense_res_6_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_11_i_channel = ((ap_sync_reg_channel_write_dense_res_6_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_12_i_channel = ((ap_sync_reg_channel_write_dense_res_6_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_13_i_channel = ((ap_sync_reg_channel_write_dense_res_6_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_14_i_channel = ((ap_sync_reg_channel_write_dense_res_6_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_15_i_channel = ((ap_sync_reg_channel_write_dense_res_6_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_16_i_channel = ((ap_sync_reg_channel_write_dense_res_6_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_17_i_channel = ((ap_sync_reg_channel_write_dense_res_6_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_18_i_channel = ((ap_sync_reg_channel_write_dense_res_6_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_19_i_channel = ((ap_sync_reg_channel_write_dense_res_6_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_1_i_channel = ((ap_sync_reg_channel_write_dense_res_6_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_2_i_channel = ((ap_sync_reg_channel_write_dense_res_6_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_3_i_channel = ((ap_sync_reg_channel_write_dense_res_6_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_4_i_channel = ((ap_sync_reg_channel_write_dense_res_6_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_5_i_channel = ((ap_sync_reg_channel_write_dense_res_6_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_6_i_channel = ((ap_sync_reg_channel_write_dense_res_6_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_7_i_channel = ((ap_sync_reg_channel_write_dense_res_6_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_8_i_channel = ((ap_sync_reg_channel_write_dense_res_6_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_6_9_i_channel = ((ap_sync_reg_channel_write_dense_res_6_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_done);

assign ap_channel_done_dense_res_7_0_i_channel = ((ap_sync_reg_channel_write_dense_res_7_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_10_i_channel = ((ap_sync_reg_channel_write_dense_res_7_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_11_i_channel = ((ap_sync_reg_channel_write_dense_res_7_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_12_i_channel = ((ap_sync_reg_channel_write_dense_res_7_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_13_i_channel = ((ap_sync_reg_channel_write_dense_res_7_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_14_i_channel = ((ap_sync_reg_channel_write_dense_res_7_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_15_i_channel = ((ap_sync_reg_channel_write_dense_res_7_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_16_i_channel = ((ap_sync_reg_channel_write_dense_res_7_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_17_i_channel = ((ap_sync_reg_channel_write_dense_res_7_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_18_i_channel = ((ap_sync_reg_channel_write_dense_res_7_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_19_i_channel = ((ap_sync_reg_channel_write_dense_res_7_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_1_i_channel = ((ap_sync_reg_channel_write_dense_res_7_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_2_i_channel = ((ap_sync_reg_channel_write_dense_res_7_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_3_i_channel = ((ap_sync_reg_channel_write_dense_res_7_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_4_i_channel = ((ap_sync_reg_channel_write_dense_res_7_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_5_i_channel = ((ap_sync_reg_channel_write_dense_res_7_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_6_i_channel = ((ap_sync_reg_channel_write_dense_res_7_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_7_i_channel = ((ap_sync_reg_channel_write_dense_res_7_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_8_i_channel = ((ap_sync_reg_channel_write_dense_res_7_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_7_9_i_channel = ((ap_sync_reg_channel_write_dense_res_7_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_done);

assign ap_channel_done_dense_res_8_0_i_channel = ((ap_sync_reg_channel_write_dense_res_8_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_10_i_channel = ((ap_sync_reg_channel_write_dense_res_8_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_11_i_channel = ((ap_sync_reg_channel_write_dense_res_8_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_12_i_channel = ((ap_sync_reg_channel_write_dense_res_8_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_13_i_channel = ((ap_sync_reg_channel_write_dense_res_8_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_14_i_channel = ((ap_sync_reg_channel_write_dense_res_8_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_15_i_channel = ((ap_sync_reg_channel_write_dense_res_8_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_16_i_channel = ((ap_sync_reg_channel_write_dense_res_8_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_17_i_channel = ((ap_sync_reg_channel_write_dense_res_8_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_18_i_channel = ((ap_sync_reg_channel_write_dense_res_8_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_19_i_channel = ((ap_sync_reg_channel_write_dense_res_8_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_1_i_channel = ((ap_sync_reg_channel_write_dense_res_8_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_2_i_channel = ((ap_sync_reg_channel_write_dense_res_8_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_3_i_channel = ((ap_sync_reg_channel_write_dense_res_8_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_4_i_channel = ((ap_sync_reg_channel_write_dense_res_8_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_5_i_channel = ((ap_sync_reg_channel_write_dense_res_8_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_6_i_channel = ((ap_sync_reg_channel_write_dense_res_8_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_7_i_channel = ((ap_sync_reg_channel_write_dense_res_8_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_8_i_channel = ((ap_sync_reg_channel_write_dense_res_8_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_8_9_i_channel = ((ap_sync_reg_channel_write_dense_res_8_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_done);

assign ap_channel_done_dense_res_9_0_i_channel = ((ap_sync_reg_channel_write_dense_res_9_0_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_10_i_channel = ((ap_sync_reg_channel_write_dense_res_9_10_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_11_i_channel = ((ap_sync_reg_channel_write_dense_res_9_11_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_12_i_channel = ((ap_sync_reg_channel_write_dense_res_9_12_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_13_i_channel = ((ap_sync_reg_channel_write_dense_res_9_13_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_14_i_channel = ((ap_sync_reg_channel_write_dense_res_9_14_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_15_i_channel = ((ap_sync_reg_channel_write_dense_res_9_15_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_16_i_channel = ((ap_sync_reg_channel_write_dense_res_9_16_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_17_i_channel = ((ap_sync_reg_channel_write_dense_res_9_17_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_18_i_channel = ((ap_sync_reg_channel_write_dense_res_9_18_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_19_i_channel = ((ap_sync_reg_channel_write_dense_res_9_19_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_1_i_channel = ((ap_sync_reg_channel_write_dense_res_9_1_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_2_i_channel = ((ap_sync_reg_channel_write_dense_res_9_2_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_3_i_channel = ((ap_sync_reg_channel_write_dense_res_9_3_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_4_i_channel = ((ap_sync_reg_channel_write_dense_res_9_4_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_5_i_channel = ((ap_sync_reg_channel_write_dense_res_9_5_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_6_i_channel = ((ap_sync_reg_channel_write_dense_res_9_6_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_7_i_channel = ((ap_sync_reg_channel_write_dense_res_9_7_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_8_i_channel = ((ap_sync_reg_channel_write_dense_res_9_8_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_channel_done_dense_res_9_9_i_channel = ((ap_sync_reg_channel_write_dense_res_9_9_i_channel ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_done);

assign ap_done = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;

assign ap_idle = ((dense_res_10_19_i_channel_empty_n ^ 1'b1) & (dense_res_10_18_i_channel_empty_n ^ 1'b1) & (dense_res_10_17_i_channel_empty_n ^ 1'b1) & (dense_res_10_16_i_channel_empty_n ^ 1'b1) & (dense_res_10_15_i_channel_empty_n ^ 1'b1) & (dense_res_10_14_i_channel_empty_n ^ 1'b1) & (dense_res_10_13_i_channel_empty_n ^ 1'b1) & (dense_res_10_12_i_channel_empty_n ^ 1'b1) & (dense_res_10_11_i_channel_empty_n ^ 1'b1) & (dense_res_10_10_i_channel_empty_n ^ 1'b1) & (dense_res_10_9_i_channel_empty_n ^ 1'b1) & (dense_res_10_8_i_channel_empty_n ^ 1'b1) & (dense_res_10_7_i_channel_empty_n ^ 1'b1) & (dense_res_10_6_i_channel_empty_n ^ 1'b1) & (dense_res_10_5_i_channel_empty_n ^ 1'b1) & (dense_res_10_4_i_channel_empty_n ^ 1'b1) & (dense_res_10_3_i_channel_empty_n ^ 1'b1) & (dense_res_10_2_i_channel_empty_n ^ 1'b1) & (dense_res_10_1_i_channel_empty_n ^ 1'b1) & (dense_res_10_0_i_channel_empty_n ^ 1'b1) & (dense_res_9_19_i_channel_empty_n ^ 1'b1) & (dense_res_9_18_i_channel_empty_n ^ 1'b1) & (dense_res_9_17_i_channel_empty_n ^ 1'b1) & (dense_res_9_16_i_channel_empty_n ^ 1'b1) & (dense_res_9_15_i_channel_empty_n ^ 1'b1) & (dense_res_9_14_i_channel_empty_n ^ 1'b1) & (dense_res_9_13_i_channel_empty_n ^ 1'b1) & (dense_res_9_12_i_channel_empty_n ^ 1'b1) & (dense_res_9_11_i_channel_empty_n ^ 1'b1) & (dense_res_9_10_i_channel_empty_n ^ 1'b1) & (dense_res_9_9_i_channel_empty_n ^ 1'b1) & (dense_res_9_8_i_channel_empty_n ^ 1'b1) & (dense_res_9_7_i_channel_empty_n ^ 1'b1) & (dense_res_9_6_i_channel_empty_n ^ 1'b1) & (dense_res_9_5_i_channel_empty_n ^ 1'b1) & (dense_res_9_4_i_channel_empty_n ^ 1'b1) & (dense_res_9_3_i_channel_empty_n ^ 1'b1) & (dense_res_9_2_i_channel_empty_n ^ 1'b1) & (dense_res_9_1_i_channel_empty_n ^ 1'b1) & (dense_res_9_0_i_channel_empty_n ^ 1'b1) & (dense_res_8_19_i_channel_empty_n ^ 1'b1) & (dense_res_8_18_i_channel_empty_n ^ 1'b1) & (dense_res_8_17_i_channel_empty_n ^ 1'b1) & (dense_res_8_16_i_channel_empty_n ^ 1'b1) & (dense_res_8_15_i_channel_empty_n ^ 1'b1) & (dense_res_8_14_i_channel_empty_n ^ 1'b1) & (dense_res_8_13_i_channel_empty_n ^ 1'b1) & (dense_res_8_12_i_channel_empty_n ^ 1'b1) & (dense_res_8_11_i_channel_empty_n ^ 1'b1) & (dense_res_8_10_i_channel_empty_n ^ 1'b1) & (dense_res_8_9_i_channel_empty_n ^ 1'b1) & (dense_res_8_8_i_channel_empty_n ^ 1'b1) & (dense_res_8_7_i_channel_empty_n ^ 1'b1) & (dense_res_8_6_i_channel_empty_n ^ 1'b1) & (dense_res_8_5_i_channel_empty_n ^ 1'b1) & (dense_res_8_4_i_channel_empty_n ^ 1'b1) & (dense_res_8_3_i_channel_empty_n ^ 1'b1) & (dense_res_8_2_i_channel_empty_n ^ 1'b1) & (dense_res_8_1_i_channel_empty_n ^ 1'b1) & (dense_res_8_0_i_channel_empty_n ^ 1'b1) & (dense_res_7_19_i_channel_empty_n ^ 1'b1) & (dense_res_7_18_i_channel_empty_n ^ 1'b1) & (dense_res_7_17_i_channel_empty_n ^ 1'b1) & (dense_res_7_16_i_channel_empty_n ^ 1'b1) & (dense_res_7_15_i_channel_empty_n ^ 1'b1) & (dense_res_7_14_i_channel_empty_n ^ 1'b1) & (dense_res_7_13_i_channel_empty_n ^ 1'b1) & (dense_res_7_12_i_channel_empty_n ^ 1'b1) & (dense_res_7_11_i_channel_empty_n ^ 1'b1) & (dense_res_7_10_i_channel_empty_n ^ 1'b1) & (dense_res_7_9_i_channel_empty_n ^ 1'b1) & (dense_res_7_8_i_channel_empty_n ^ 1'b1) & (dense_res_7_7_i_channel_empty_n ^ 1'b1) & (dense_res_7_6_i_channel_empty_n ^ 1'b1) & (dense_res_7_5_i_channel_empty_n ^ 1'b1) & (dense_res_7_4_i_channel_empty_n ^ 1'b1) & (dense_res_7_3_i_channel_empty_n ^ 1'b1) & (dense_res_7_2_i_channel_empty_n ^ 1'b1) & (dense_res_7_1_i_channel_empty_n ^ 1'b1) & (dense_res_7_0_i_channel_empty_n ^ 1'b1) & (dense_res_6_19_i_channel_empty_n ^ 1'b1) & (dense_res_6_18_i_channel_empty_n ^ 1'b1) & (dense_res_6_17_i_channel_empty_n ^ 1'b1) & (dense_res_6_16_i_channel_empty_n ^ 1'b1) & (dense_res_6_15_i_channel_empty_n ^ 1'b1) & (dense_res_6_14_i_channel_empty_n ^ 1'b1) & (dense_res_6_13_i_channel_empty_n ^ 1'b1) & (dense_res_6_12_i_channel_empty_n ^ 1'b1) & (dense_res_6_11_i_channel_empty_n ^ 1'b1) & (dense_res_6_10_i_channel_empty_n ^ 1'b1) & (dense_res_6_9_i_channel_empty_n ^ 1'b1) & (dense_res_6_8_i_channel_empty_n ^ 1'b1) & (dense_res_6_7_i_channel_empty_n ^ 1'b1) & (dense_res_6_6_i_channel_empty_n ^ 1'b1) & (dense_res_6_5_i_channel_empty_n ^ 1'b1) & (dense_res_6_4_i_channel_empty_n ^ 1'b1) & (dense_res_6_3_i_channel_empty_n ^ 1'b1) & (dense_res_6_2_i_channel_empty_n ^ 1'b1) & (dense_res_6_1_i_channel_empty_n ^ 1'b1) & (dense_res_6_0_i_channel_empty_n ^ 1'b1) & (dense_res_5_19_i_channel_empty_n ^ 1'b1) & (dense_res_5_18_i_channel_empty_n ^ 1'b1) & (dense_res_5_17_i_channel_empty_n ^ 1'b1) & (dense_res_5_16_i_channel_empty_n ^ 1'b1) & (dense_res_5_15_i_channel_empty_n ^ 1'b1) & (dense_res_5_14_i_channel_empty_n ^ 1'b1) & (dense_res_5_13_i_channel_empty_n ^ 1'b1) & (dense_res_5_12_i_channel_empty_n ^ 1'b1) & (dense_res_5_11_i_channel_empty_n ^ 1'b1) & (dense_res_5_10_i_channel_empty_n ^ 1'b1) & (dense_res_5_9_i_channel_empty_n ^ 1'b1) & (dense_res_5_8_i_channel_empty_n ^ 1'b1) & (dense_res_5_7_i_channel_empty_n ^ 1'b1) & (dense_res_5_6_i_channel_empty_n ^ 1'b1) & (dense_res_5_5_i_channel_empty_n ^ 1'b1) & (dense_res_5_4_i_channel_empty_n ^ 1'b1) & (dense_res_5_3_i_channel_empty_n ^ 1'b1) & (dense_res_5_2_i_channel_empty_n ^ 1'b1) & (dense_res_5_1_i_channel_empty_n ^ 1'b1) & (dense_res_5_0_i_channel_empty_n ^ 1'b1) & (dense_res_4_19_i_channel_empty_n ^ 1'b1) & (dense_res_4_18_i_channel_empty_n ^ 1'b1) & (dense_res_4_17_i_channel_empty_n ^ 1'b1) & (dense_res_4_16_i_channel_empty_n ^ 1'b1) & (dense_res_4_15_i_channel_empty_n ^ 1'b1) & (dense_res_4_14_i_channel_empty_n ^ 1'b1) & (dense_res_4_13_i_channel_empty_n ^ 1'b1) & (dense_res_4_12_i_channel_empty_n ^ 1'b1) & (dense_res_4_11_i_channel_empty_n ^ 1'b1) & (dense_res_4_10_i_channel_empty_n ^ 1'b1) & (dense_res_4_9_i_channel_empty_n ^ 1'b1) & (dense_res_4_8_i_channel_empty_n ^ 1'b1) & (dense_res_4_7_i_channel_empty_n ^ 1'b1) & (dense_res_4_6_i_channel_empty_n ^ 1'b1) & (dense_res_4_5_i_channel_empty_n ^ 1'b1) & (dense_res_4_4_i_channel_empty_n ^ 1'b1) & (dense_res_4_3_i_channel_empty_n ^ 1'b1) & (dense_res_4_2_i_channel_empty_n ^ 1'b1) & (dense_res_4_1_i_channel_empty_n ^ 1'b1) & (dense_res_4_0_i_channel_empty_n ^ 1'b1) & (dense_res_3_19_i_channel_empty_n ^ 1'b1) & (dense_res_3_18_i_channel_empty_n ^ 1'b1) & (dense_res_3_17_i_channel_empty_n ^ 1'b1) & (dense_res_3_16_i_channel_empty_n ^ 1'b1) & (dense_res_3_15_i_channel_empty_n ^ 1'b1) & (dense_res_3_14_i_channel_empty_n ^ 1'b1) & (dense_res_3_13_i_channel_empty_n ^ 1'b1) & (dense_res_3_12_i_channel_empty_n ^ 1'b1) & (dense_res_3_11_i_channel_empty_n ^ 1'b1) & (dense_res_3_10_i_channel_empty_n ^ 1'b1) & (dense_res_3_9_i_channel_empty_n ^ 1'b1) & (dense_res_3_8_i_channel_empty_n ^ 1'b1) & (dense_res_3_7_i_channel_empty_n ^ 1'b1) & (dense_res_3_6_i_channel_empty_n ^ 1'b1) & (dense_res_3_5_i_channel_empty_n ^ 1'b1) & (dense_res_3_4_i_channel_empty_n ^ 1'b1) & (dense_res_3_3_i_channel_empty_n ^ 1'b1) & (dense_res_3_2_i_channel_empty_n ^ 1'b1) & (dense_res_3_1_i_channel_empty_n ^ 1'b1) & (dense_res_3_0_i_channel_empty_n ^ 1'b1) & (dense_res_2_19_i_channel_empty_n ^ 1'b1) & (dense_res_2_18_i_channel_empty_n ^ 1'b1) & (dense_res_2_17_i_channel_empty_n ^ 1'b1) & (dense_res_2_16_i_channel_empty_n ^ 1'b1) & (dense_res_2_15_i_channel_empty_n ^ 1'b1) & (dense_res_2_14_i_channel_empty_n ^ 1'b1) & (dense_res_2_13_i_channel_empty_n ^ 1'b1) & (dense_res_2_12_i_channel_empty_n ^ 1'b1) & (dense_res_2_11_i_channel_empty_n ^ 1'b1) & (dense_res_2_10_i_channel_empty_n ^ 1'b1) & (dense_res_2_9_i_channel_empty_n ^ 1'b1) & (dense_res_2_8_i_channel_empty_n ^ 1'b1) & (dense_res_2_7_i_channel_empty_n ^ 1'b1) & (dense_res_2_6_i_channel_empty_n ^ 1'b1) & (dense_res_2_5_i_channel_empty_n ^ 1'b1) & (dense_res_2_4_i_channel_empty_n ^ 1'b1) & (dense_res_2_3_i_channel_empty_n ^ 1'b1) & (dense_res_2_2_i_channel_empty_n ^ 1'b1) & (dense_res_2_1_i_channel_empty_n ^ 1'b1) & (dense_res_2_0_i_channel_empty_n ^ 1'b1) & (dense_res_1_19_i_channel_empty_n ^ 1'b1) & (dense_res_1_18_i_channel_empty_n ^ 1'b1) & (dense_res_1_17_i_channel_empty_n ^ 1'b1) & (dense_res_1_16_i_channel_empty_n ^ 1'b1) & (dense_res_1_15_i_channel_empty_n ^ 1'b1) & (dense_res_1_14_i_channel_empty_n ^ 1'b1) & (dense_res_1_13_i_channel_empty_n ^ 1'b1) & (dense_res_1_12_i_channel_empty_n ^ 1'b1) & (dense_res_1_11_i_channel_empty_n ^ 1'b1) & (dense_res_1_10_i_channel_empty_n ^ 1'b1) & (dense_res_1_9_i_channel_empty_n ^ 1'b1) & (dense_res_1_8_i_channel_empty_n ^ 1'b1) & (dense_res_1_7_i_channel_empty_n ^ 1'b1) & (dense_res_1_6_i_channel_empty_n ^ 1'b1) & (dense_res_1_5_i_channel_empty_n ^ 1'b1) & (dense_res_1_4_i_channel_empty_n ^ 1'b1) & (dense_res_1_3_i_channel_empty_n ^ 1'b1) & (dense_res_1_2_i_channel_empty_n ^ 1'b1) & (dense_res_1_1_i_channel_empty_n ^ 1'b1) & (dense_res_1_0_i_channel_empty_n ^ 1'b1) & (dense_data_10_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_10_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_9_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_8_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_7_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_6_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_5_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_4_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_3_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_2_0_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_14_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_13_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_12_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_11_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_10_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_9_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_8_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_7_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_6_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_5_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_4_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_3_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_2_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_1_V_i_channel_empty_n ^ 1'b1) & (dense_data_1_0_V_i_channel_empty_n ^ 1'b1) & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_idle & dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_idle & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle & conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_idle);

assign ap_ready = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;

assign ap_sync_channel_write_dense_data_10_0_V_i_channel = ((dense_data_10_0_V_i_channel_full_n & ap_channel_done_dense_data_10_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_0_V_i_channel);

assign ap_sync_channel_write_dense_data_10_10_V_i_channel = ((dense_data_10_10_V_i_channel_full_n & ap_channel_done_dense_data_10_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_10_V_i_channel);

assign ap_sync_channel_write_dense_data_10_11_V_i_channel = ((dense_data_10_11_V_i_channel_full_n & ap_channel_done_dense_data_10_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_11_V_i_channel);

assign ap_sync_channel_write_dense_data_10_12_V_i_channel = ((dense_data_10_12_V_i_channel_full_n & ap_channel_done_dense_data_10_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_12_V_i_channel);

assign ap_sync_channel_write_dense_data_10_13_V_i_channel = ((dense_data_10_13_V_i_channel_full_n & ap_channel_done_dense_data_10_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_13_V_i_channel);

assign ap_sync_channel_write_dense_data_10_14_V_i_channel = ((dense_data_10_14_V_i_channel_full_n & ap_channel_done_dense_data_10_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_14_V_i_channel);

assign ap_sync_channel_write_dense_data_10_1_V_i_channel = ((dense_data_10_1_V_i_channel_full_n & ap_channel_done_dense_data_10_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_1_V_i_channel);

assign ap_sync_channel_write_dense_data_10_2_V_i_channel = ((dense_data_10_2_V_i_channel_full_n & ap_channel_done_dense_data_10_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_2_V_i_channel);

assign ap_sync_channel_write_dense_data_10_3_V_i_channel = ((dense_data_10_3_V_i_channel_full_n & ap_channel_done_dense_data_10_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_3_V_i_channel);

assign ap_sync_channel_write_dense_data_10_4_V_i_channel = ((dense_data_10_4_V_i_channel_full_n & ap_channel_done_dense_data_10_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_4_V_i_channel);

assign ap_sync_channel_write_dense_data_10_5_V_i_channel = ((dense_data_10_5_V_i_channel_full_n & ap_channel_done_dense_data_10_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_5_V_i_channel);

assign ap_sync_channel_write_dense_data_10_6_V_i_channel = ((dense_data_10_6_V_i_channel_full_n & ap_channel_done_dense_data_10_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_6_V_i_channel);

assign ap_sync_channel_write_dense_data_10_7_V_i_channel = ((dense_data_10_7_V_i_channel_full_n & ap_channel_done_dense_data_10_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_7_V_i_channel);

assign ap_sync_channel_write_dense_data_10_8_V_i_channel = ((dense_data_10_8_V_i_channel_full_n & ap_channel_done_dense_data_10_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_8_V_i_channel);

assign ap_sync_channel_write_dense_data_10_9_V_i_channel = ((dense_data_10_9_V_i_channel_full_n & ap_channel_done_dense_data_10_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_10_9_V_i_channel);

assign ap_sync_channel_write_dense_data_1_0_V_i_channel = ((dense_data_1_0_V_i_channel_full_n & ap_channel_done_dense_data_1_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_0_V_i_channel);

assign ap_sync_channel_write_dense_data_1_10_V_i_channel = ((dense_data_1_10_V_i_channel_full_n & ap_channel_done_dense_data_1_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_10_V_i_channel);

assign ap_sync_channel_write_dense_data_1_11_V_i_channel = ((dense_data_1_11_V_i_channel_full_n & ap_channel_done_dense_data_1_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_11_V_i_channel);

assign ap_sync_channel_write_dense_data_1_12_V_i_channel = ((dense_data_1_12_V_i_channel_full_n & ap_channel_done_dense_data_1_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_12_V_i_channel);

assign ap_sync_channel_write_dense_data_1_13_V_i_channel = ((dense_data_1_13_V_i_channel_full_n & ap_channel_done_dense_data_1_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_13_V_i_channel);

assign ap_sync_channel_write_dense_data_1_14_V_i_channel = ((dense_data_1_14_V_i_channel_full_n & ap_channel_done_dense_data_1_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_14_V_i_channel);

assign ap_sync_channel_write_dense_data_1_1_V_i_channel = ((dense_data_1_1_V_i_channel_full_n & ap_channel_done_dense_data_1_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_1_V_i_channel);

assign ap_sync_channel_write_dense_data_1_2_V_i_channel = ((dense_data_1_2_V_i_channel_full_n & ap_channel_done_dense_data_1_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_2_V_i_channel);

assign ap_sync_channel_write_dense_data_1_3_V_i_channel = ((dense_data_1_3_V_i_channel_full_n & ap_channel_done_dense_data_1_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_3_V_i_channel);

assign ap_sync_channel_write_dense_data_1_4_V_i_channel = ((dense_data_1_4_V_i_channel_full_n & ap_channel_done_dense_data_1_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_4_V_i_channel);

assign ap_sync_channel_write_dense_data_1_5_V_i_channel = ((dense_data_1_5_V_i_channel_full_n & ap_channel_done_dense_data_1_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_5_V_i_channel);

assign ap_sync_channel_write_dense_data_1_6_V_i_channel = ((dense_data_1_6_V_i_channel_full_n & ap_channel_done_dense_data_1_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_6_V_i_channel);

assign ap_sync_channel_write_dense_data_1_7_V_i_channel = ((dense_data_1_7_V_i_channel_full_n & ap_channel_done_dense_data_1_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_7_V_i_channel);

assign ap_sync_channel_write_dense_data_1_8_V_i_channel = ((dense_data_1_8_V_i_channel_full_n & ap_channel_done_dense_data_1_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_8_V_i_channel);

assign ap_sync_channel_write_dense_data_1_9_V_i_channel = ((dense_data_1_9_V_i_channel_full_n & ap_channel_done_dense_data_1_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_1_9_V_i_channel);

assign ap_sync_channel_write_dense_data_2_0_V_i_channel = ((dense_data_2_0_V_i_channel_full_n & ap_channel_done_dense_data_2_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_0_V_i_channel);

assign ap_sync_channel_write_dense_data_2_10_V_i_channel = ((dense_data_2_10_V_i_channel_full_n & ap_channel_done_dense_data_2_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_10_V_i_channel);

assign ap_sync_channel_write_dense_data_2_11_V_i_channel = ((dense_data_2_11_V_i_channel_full_n & ap_channel_done_dense_data_2_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_11_V_i_channel);

assign ap_sync_channel_write_dense_data_2_12_V_i_channel = ((dense_data_2_12_V_i_channel_full_n & ap_channel_done_dense_data_2_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_12_V_i_channel);

assign ap_sync_channel_write_dense_data_2_13_V_i_channel = ((dense_data_2_13_V_i_channel_full_n & ap_channel_done_dense_data_2_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_13_V_i_channel);

assign ap_sync_channel_write_dense_data_2_14_V_i_channel = ((dense_data_2_14_V_i_channel_full_n & ap_channel_done_dense_data_2_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_14_V_i_channel);

assign ap_sync_channel_write_dense_data_2_1_V_i_channel = ((dense_data_2_1_V_i_channel_full_n & ap_channel_done_dense_data_2_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_1_V_i_channel);

assign ap_sync_channel_write_dense_data_2_2_V_i_channel = ((dense_data_2_2_V_i_channel_full_n & ap_channel_done_dense_data_2_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_2_V_i_channel);

assign ap_sync_channel_write_dense_data_2_3_V_i_channel = ((dense_data_2_3_V_i_channel_full_n & ap_channel_done_dense_data_2_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_3_V_i_channel);

assign ap_sync_channel_write_dense_data_2_4_V_i_channel = ((dense_data_2_4_V_i_channel_full_n & ap_channel_done_dense_data_2_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_4_V_i_channel);

assign ap_sync_channel_write_dense_data_2_5_V_i_channel = ((dense_data_2_5_V_i_channel_full_n & ap_channel_done_dense_data_2_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_5_V_i_channel);

assign ap_sync_channel_write_dense_data_2_6_V_i_channel = ((dense_data_2_6_V_i_channel_full_n & ap_channel_done_dense_data_2_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_6_V_i_channel);

assign ap_sync_channel_write_dense_data_2_7_V_i_channel = ((dense_data_2_7_V_i_channel_full_n & ap_channel_done_dense_data_2_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_7_V_i_channel);

assign ap_sync_channel_write_dense_data_2_8_V_i_channel = ((dense_data_2_8_V_i_channel_full_n & ap_channel_done_dense_data_2_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_8_V_i_channel);

assign ap_sync_channel_write_dense_data_2_9_V_i_channel = ((dense_data_2_9_V_i_channel_full_n & ap_channel_done_dense_data_2_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_2_9_V_i_channel);

assign ap_sync_channel_write_dense_data_3_0_V_i_channel = ((dense_data_3_0_V_i_channel_full_n & ap_channel_done_dense_data_3_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_0_V_i_channel);

assign ap_sync_channel_write_dense_data_3_10_V_i_channel = ((dense_data_3_10_V_i_channel_full_n & ap_channel_done_dense_data_3_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_10_V_i_channel);

assign ap_sync_channel_write_dense_data_3_11_V_i_channel = ((dense_data_3_11_V_i_channel_full_n & ap_channel_done_dense_data_3_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_11_V_i_channel);

assign ap_sync_channel_write_dense_data_3_12_V_i_channel = ((dense_data_3_12_V_i_channel_full_n & ap_channel_done_dense_data_3_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_12_V_i_channel);

assign ap_sync_channel_write_dense_data_3_13_V_i_channel = ((dense_data_3_13_V_i_channel_full_n & ap_channel_done_dense_data_3_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_13_V_i_channel);

assign ap_sync_channel_write_dense_data_3_14_V_i_channel = ((dense_data_3_14_V_i_channel_full_n & ap_channel_done_dense_data_3_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_14_V_i_channel);

assign ap_sync_channel_write_dense_data_3_1_V_i_channel = ((dense_data_3_1_V_i_channel_full_n & ap_channel_done_dense_data_3_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_1_V_i_channel);

assign ap_sync_channel_write_dense_data_3_2_V_i_channel = ((dense_data_3_2_V_i_channel_full_n & ap_channel_done_dense_data_3_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_2_V_i_channel);

assign ap_sync_channel_write_dense_data_3_3_V_i_channel = ((dense_data_3_3_V_i_channel_full_n & ap_channel_done_dense_data_3_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_3_V_i_channel);

assign ap_sync_channel_write_dense_data_3_4_V_i_channel = ((dense_data_3_4_V_i_channel_full_n & ap_channel_done_dense_data_3_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_4_V_i_channel);

assign ap_sync_channel_write_dense_data_3_5_V_i_channel = ((dense_data_3_5_V_i_channel_full_n & ap_channel_done_dense_data_3_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_5_V_i_channel);

assign ap_sync_channel_write_dense_data_3_6_V_i_channel = ((dense_data_3_6_V_i_channel_full_n & ap_channel_done_dense_data_3_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_6_V_i_channel);

assign ap_sync_channel_write_dense_data_3_7_V_i_channel = ((dense_data_3_7_V_i_channel_full_n & ap_channel_done_dense_data_3_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_7_V_i_channel);

assign ap_sync_channel_write_dense_data_3_8_V_i_channel = ((dense_data_3_8_V_i_channel_full_n & ap_channel_done_dense_data_3_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_8_V_i_channel);

assign ap_sync_channel_write_dense_data_3_9_V_i_channel = ((dense_data_3_9_V_i_channel_full_n & ap_channel_done_dense_data_3_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_3_9_V_i_channel);

assign ap_sync_channel_write_dense_data_4_0_V_i_channel = ((dense_data_4_0_V_i_channel_full_n & ap_channel_done_dense_data_4_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_0_V_i_channel);

assign ap_sync_channel_write_dense_data_4_10_V_i_channel = ((dense_data_4_10_V_i_channel_full_n & ap_channel_done_dense_data_4_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_10_V_i_channel);

assign ap_sync_channel_write_dense_data_4_11_V_i_channel = ((dense_data_4_11_V_i_channel_full_n & ap_channel_done_dense_data_4_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_11_V_i_channel);

assign ap_sync_channel_write_dense_data_4_12_V_i_channel = ((dense_data_4_12_V_i_channel_full_n & ap_channel_done_dense_data_4_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_12_V_i_channel);

assign ap_sync_channel_write_dense_data_4_13_V_i_channel = ((dense_data_4_13_V_i_channel_full_n & ap_channel_done_dense_data_4_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_13_V_i_channel);

assign ap_sync_channel_write_dense_data_4_14_V_i_channel = ((dense_data_4_14_V_i_channel_full_n & ap_channel_done_dense_data_4_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_14_V_i_channel);

assign ap_sync_channel_write_dense_data_4_1_V_i_channel = ((dense_data_4_1_V_i_channel_full_n & ap_channel_done_dense_data_4_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_1_V_i_channel);

assign ap_sync_channel_write_dense_data_4_2_V_i_channel = ((dense_data_4_2_V_i_channel_full_n & ap_channel_done_dense_data_4_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_2_V_i_channel);

assign ap_sync_channel_write_dense_data_4_3_V_i_channel = ((dense_data_4_3_V_i_channel_full_n & ap_channel_done_dense_data_4_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_3_V_i_channel);

assign ap_sync_channel_write_dense_data_4_4_V_i_channel = ((dense_data_4_4_V_i_channel_full_n & ap_channel_done_dense_data_4_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_4_V_i_channel);

assign ap_sync_channel_write_dense_data_4_5_V_i_channel = ((dense_data_4_5_V_i_channel_full_n & ap_channel_done_dense_data_4_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_5_V_i_channel);

assign ap_sync_channel_write_dense_data_4_6_V_i_channel = ((dense_data_4_6_V_i_channel_full_n & ap_channel_done_dense_data_4_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_6_V_i_channel);

assign ap_sync_channel_write_dense_data_4_7_V_i_channel = ((dense_data_4_7_V_i_channel_full_n & ap_channel_done_dense_data_4_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_7_V_i_channel);

assign ap_sync_channel_write_dense_data_4_8_V_i_channel = ((dense_data_4_8_V_i_channel_full_n & ap_channel_done_dense_data_4_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_8_V_i_channel);

assign ap_sync_channel_write_dense_data_4_9_V_i_channel = ((dense_data_4_9_V_i_channel_full_n & ap_channel_done_dense_data_4_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_4_9_V_i_channel);

assign ap_sync_channel_write_dense_data_5_0_V_i_channel = ((dense_data_5_0_V_i_channel_full_n & ap_channel_done_dense_data_5_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_0_V_i_channel);

assign ap_sync_channel_write_dense_data_5_10_V_i_channel = ((dense_data_5_10_V_i_channel_full_n & ap_channel_done_dense_data_5_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_10_V_i_channel);

assign ap_sync_channel_write_dense_data_5_11_V_i_channel = ((dense_data_5_11_V_i_channel_full_n & ap_channel_done_dense_data_5_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_11_V_i_channel);

assign ap_sync_channel_write_dense_data_5_12_V_i_channel = ((dense_data_5_12_V_i_channel_full_n & ap_channel_done_dense_data_5_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_12_V_i_channel);

assign ap_sync_channel_write_dense_data_5_13_V_i_channel = ((dense_data_5_13_V_i_channel_full_n & ap_channel_done_dense_data_5_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_13_V_i_channel);

assign ap_sync_channel_write_dense_data_5_14_V_i_channel = ((dense_data_5_14_V_i_channel_full_n & ap_channel_done_dense_data_5_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_14_V_i_channel);

assign ap_sync_channel_write_dense_data_5_1_V_i_channel = ((dense_data_5_1_V_i_channel_full_n & ap_channel_done_dense_data_5_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_1_V_i_channel);

assign ap_sync_channel_write_dense_data_5_2_V_i_channel = ((dense_data_5_2_V_i_channel_full_n & ap_channel_done_dense_data_5_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_2_V_i_channel);

assign ap_sync_channel_write_dense_data_5_3_V_i_channel = ((dense_data_5_3_V_i_channel_full_n & ap_channel_done_dense_data_5_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_3_V_i_channel);

assign ap_sync_channel_write_dense_data_5_4_V_i_channel = ((dense_data_5_4_V_i_channel_full_n & ap_channel_done_dense_data_5_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_4_V_i_channel);

assign ap_sync_channel_write_dense_data_5_5_V_i_channel = ((dense_data_5_5_V_i_channel_full_n & ap_channel_done_dense_data_5_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_5_V_i_channel);

assign ap_sync_channel_write_dense_data_5_6_V_i_channel = ((dense_data_5_6_V_i_channel_full_n & ap_channel_done_dense_data_5_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_6_V_i_channel);

assign ap_sync_channel_write_dense_data_5_7_V_i_channel = ((dense_data_5_7_V_i_channel_full_n & ap_channel_done_dense_data_5_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_7_V_i_channel);

assign ap_sync_channel_write_dense_data_5_8_V_i_channel = ((dense_data_5_8_V_i_channel_full_n & ap_channel_done_dense_data_5_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_8_V_i_channel);

assign ap_sync_channel_write_dense_data_5_9_V_i_channel = ((dense_data_5_9_V_i_channel_full_n & ap_channel_done_dense_data_5_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_5_9_V_i_channel);

assign ap_sync_channel_write_dense_data_6_0_V_i_channel = ((dense_data_6_0_V_i_channel_full_n & ap_channel_done_dense_data_6_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_0_V_i_channel);

assign ap_sync_channel_write_dense_data_6_10_V_i_channel = ((dense_data_6_10_V_i_channel_full_n & ap_channel_done_dense_data_6_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_10_V_i_channel);

assign ap_sync_channel_write_dense_data_6_11_V_i_channel = ((dense_data_6_11_V_i_channel_full_n & ap_channel_done_dense_data_6_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_11_V_i_channel);

assign ap_sync_channel_write_dense_data_6_12_V_i_channel = ((dense_data_6_12_V_i_channel_full_n & ap_channel_done_dense_data_6_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_12_V_i_channel);

assign ap_sync_channel_write_dense_data_6_13_V_i_channel = ((dense_data_6_13_V_i_channel_full_n & ap_channel_done_dense_data_6_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_13_V_i_channel);

assign ap_sync_channel_write_dense_data_6_14_V_i_channel = ((dense_data_6_14_V_i_channel_full_n & ap_channel_done_dense_data_6_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_14_V_i_channel);

assign ap_sync_channel_write_dense_data_6_1_V_i_channel = ((dense_data_6_1_V_i_channel_full_n & ap_channel_done_dense_data_6_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_1_V_i_channel);

assign ap_sync_channel_write_dense_data_6_2_V_i_channel = ((dense_data_6_2_V_i_channel_full_n & ap_channel_done_dense_data_6_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_2_V_i_channel);

assign ap_sync_channel_write_dense_data_6_3_V_i_channel = ((dense_data_6_3_V_i_channel_full_n & ap_channel_done_dense_data_6_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_3_V_i_channel);

assign ap_sync_channel_write_dense_data_6_4_V_i_channel = ((dense_data_6_4_V_i_channel_full_n & ap_channel_done_dense_data_6_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_4_V_i_channel);

assign ap_sync_channel_write_dense_data_6_5_V_i_channel = ((dense_data_6_5_V_i_channel_full_n & ap_channel_done_dense_data_6_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_5_V_i_channel);

assign ap_sync_channel_write_dense_data_6_6_V_i_channel = ((dense_data_6_6_V_i_channel_full_n & ap_channel_done_dense_data_6_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_6_V_i_channel);

assign ap_sync_channel_write_dense_data_6_7_V_i_channel = ((dense_data_6_7_V_i_channel_full_n & ap_channel_done_dense_data_6_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_7_V_i_channel);

assign ap_sync_channel_write_dense_data_6_8_V_i_channel = ((dense_data_6_8_V_i_channel_full_n & ap_channel_done_dense_data_6_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_8_V_i_channel);

assign ap_sync_channel_write_dense_data_6_9_V_i_channel = ((dense_data_6_9_V_i_channel_full_n & ap_channel_done_dense_data_6_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_6_9_V_i_channel);

assign ap_sync_channel_write_dense_data_7_0_V_i_channel = ((dense_data_7_0_V_i_channel_full_n & ap_channel_done_dense_data_7_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_0_V_i_channel);

assign ap_sync_channel_write_dense_data_7_10_V_i_channel = ((dense_data_7_10_V_i_channel_full_n & ap_channel_done_dense_data_7_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_10_V_i_channel);

assign ap_sync_channel_write_dense_data_7_11_V_i_channel = ((dense_data_7_11_V_i_channel_full_n & ap_channel_done_dense_data_7_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_11_V_i_channel);

assign ap_sync_channel_write_dense_data_7_12_V_i_channel = ((dense_data_7_12_V_i_channel_full_n & ap_channel_done_dense_data_7_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_12_V_i_channel);

assign ap_sync_channel_write_dense_data_7_13_V_i_channel = ((dense_data_7_13_V_i_channel_full_n & ap_channel_done_dense_data_7_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_13_V_i_channel);

assign ap_sync_channel_write_dense_data_7_14_V_i_channel = ((dense_data_7_14_V_i_channel_full_n & ap_channel_done_dense_data_7_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_14_V_i_channel);

assign ap_sync_channel_write_dense_data_7_1_V_i_channel = ((dense_data_7_1_V_i_channel_full_n & ap_channel_done_dense_data_7_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_1_V_i_channel);

assign ap_sync_channel_write_dense_data_7_2_V_i_channel = ((dense_data_7_2_V_i_channel_full_n & ap_channel_done_dense_data_7_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_2_V_i_channel);

assign ap_sync_channel_write_dense_data_7_3_V_i_channel = ((dense_data_7_3_V_i_channel_full_n & ap_channel_done_dense_data_7_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_3_V_i_channel);

assign ap_sync_channel_write_dense_data_7_4_V_i_channel = ((dense_data_7_4_V_i_channel_full_n & ap_channel_done_dense_data_7_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_4_V_i_channel);

assign ap_sync_channel_write_dense_data_7_5_V_i_channel = ((dense_data_7_5_V_i_channel_full_n & ap_channel_done_dense_data_7_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_5_V_i_channel);

assign ap_sync_channel_write_dense_data_7_6_V_i_channel = ((dense_data_7_6_V_i_channel_full_n & ap_channel_done_dense_data_7_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_6_V_i_channel);

assign ap_sync_channel_write_dense_data_7_7_V_i_channel = ((dense_data_7_7_V_i_channel_full_n & ap_channel_done_dense_data_7_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_7_V_i_channel);

assign ap_sync_channel_write_dense_data_7_8_V_i_channel = ((dense_data_7_8_V_i_channel_full_n & ap_channel_done_dense_data_7_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_8_V_i_channel);

assign ap_sync_channel_write_dense_data_7_9_V_i_channel = ((dense_data_7_9_V_i_channel_full_n & ap_channel_done_dense_data_7_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_7_9_V_i_channel);

assign ap_sync_channel_write_dense_data_8_0_V_i_channel = ((dense_data_8_0_V_i_channel_full_n & ap_channel_done_dense_data_8_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_0_V_i_channel);

assign ap_sync_channel_write_dense_data_8_10_V_i_channel = ((dense_data_8_10_V_i_channel_full_n & ap_channel_done_dense_data_8_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_10_V_i_channel);

assign ap_sync_channel_write_dense_data_8_11_V_i_channel = ((dense_data_8_11_V_i_channel_full_n & ap_channel_done_dense_data_8_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_11_V_i_channel);

assign ap_sync_channel_write_dense_data_8_12_V_i_channel = ((dense_data_8_12_V_i_channel_full_n & ap_channel_done_dense_data_8_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_12_V_i_channel);

assign ap_sync_channel_write_dense_data_8_13_V_i_channel = ((dense_data_8_13_V_i_channel_full_n & ap_channel_done_dense_data_8_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_13_V_i_channel);

assign ap_sync_channel_write_dense_data_8_14_V_i_channel = ((dense_data_8_14_V_i_channel_full_n & ap_channel_done_dense_data_8_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_14_V_i_channel);

assign ap_sync_channel_write_dense_data_8_1_V_i_channel = ((dense_data_8_1_V_i_channel_full_n & ap_channel_done_dense_data_8_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_1_V_i_channel);

assign ap_sync_channel_write_dense_data_8_2_V_i_channel = ((dense_data_8_2_V_i_channel_full_n & ap_channel_done_dense_data_8_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_2_V_i_channel);

assign ap_sync_channel_write_dense_data_8_3_V_i_channel = ((dense_data_8_3_V_i_channel_full_n & ap_channel_done_dense_data_8_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_3_V_i_channel);

assign ap_sync_channel_write_dense_data_8_4_V_i_channel = ((dense_data_8_4_V_i_channel_full_n & ap_channel_done_dense_data_8_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_4_V_i_channel);

assign ap_sync_channel_write_dense_data_8_5_V_i_channel = ((dense_data_8_5_V_i_channel_full_n & ap_channel_done_dense_data_8_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_5_V_i_channel);

assign ap_sync_channel_write_dense_data_8_6_V_i_channel = ((dense_data_8_6_V_i_channel_full_n & ap_channel_done_dense_data_8_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_6_V_i_channel);

assign ap_sync_channel_write_dense_data_8_7_V_i_channel = ((dense_data_8_7_V_i_channel_full_n & ap_channel_done_dense_data_8_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_7_V_i_channel);

assign ap_sync_channel_write_dense_data_8_8_V_i_channel = ((dense_data_8_8_V_i_channel_full_n & ap_channel_done_dense_data_8_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_8_V_i_channel);

assign ap_sync_channel_write_dense_data_8_9_V_i_channel = ((dense_data_8_9_V_i_channel_full_n & ap_channel_done_dense_data_8_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_8_9_V_i_channel);

assign ap_sync_channel_write_dense_data_9_0_V_i_channel = ((dense_data_9_0_V_i_channel_full_n & ap_channel_done_dense_data_9_0_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_0_V_i_channel);

assign ap_sync_channel_write_dense_data_9_10_V_i_channel = ((dense_data_9_10_V_i_channel_full_n & ap_channel_done_dense_data_9_10_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_10_V_i_channel);

assign ap_sync_channel_write_dense_data_9_11_V_i_channel = ((dense_data_9_11_V_i_channel_full_n & ap_channel_done_dense_data_9_11_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_11_V_i_channel);

assign ap_sync_channel_write_dense_data_9_12_V_i_channel = ((dense_data_9_12_V_i_channel_full_n & ap_channel_done_dense_data_9_12_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_12_V_i_channel);

assign ap_sync_channel_write_dense_data_9_13_V_i_channel = ((dense_data_9_13_V_i_channel_full_n & ap_channel_done_dense_data_9_13_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_13_V_i_channel);

assign ap_sync_channel_write_dense_data_9_14_V_i_channel = ((dense_data_9_14_V_i_channel_full_n & ap_channel_done_dense_data_9_14_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_14_V_i_channel);

assign ap_sync_channel_write_dense_data_9_1_V_i_channel = ((dense_data_9_1_V_i_channel_full_n & ap_channel_done_dense_data_9_1_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_1_V_i_channel);

assign ap_sync_channel_write_dense_data_9_2_V_i_channel = ((dense_data_9_2_V_i_channel_full_n & ap_channel_done_dense_data_9_2_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_2_V_i_channel);

assign ap_sync_channel_write_dense_data_9_3_V_i_channel = ((dense_data_9_3_V_i_channel_full_n & ap_channel_done_dense_data_9_3_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_3_V_i_channel);

assign ap_sync_channel_write_dense_data_9_4_V_i_channel = ((dense_data_9_4_V_i_channel_full_n & ap_channel_done_dense_data_9_4_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_4_V_i_channel);

assign ap_sync_channel_write_dense_data_9_5_V_i_channel = ((dense_data_9_5_V_i_channel_full_n & ap_channel_done_dense_data_9_5_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_5_V_i_channel);

assign ap_sync_channel_write_dense_data_9_6_V_i_channel = ((dense_data_9_6_V_i_channel_full_n & ap_channel_done_dense_data_9_6_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_6_V_i_channel);

assign ap_sync_channel_write_dense_data_9_7_V_i_channel = ((dense_data_9_7_V_i_channel_full_n & ap_channel_done_dense_data_9_7_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_7_V_i_channel);

assign ap_sync_channel_write_dense_data_9_8_V_i_channel = ((dense_data_9_8_V_i_channel_full_n & ap_channel_done_dense_data_9_8_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_8_V_i_channel);

assign ap_sync_channel_write_dense_data_9_9_V_i_channel = ((dense_data_9_9_V_i_channel_full_n & ap_channel_done_dense_data_9_9_V_i_channel) | ap_sync_reg_channel_write_dense_data_9_9_V_i_channel);

assign ap_sync_channel_write_dense_res_10_0_i_channel = ((dense_res_10_0_i_channel_full_n & ap_channel_done_dense_res_10_0_i_channel) | ap_sync_reg_channel_write_dense_res_10_0_i_channel);

assign ap_sync_channel_write_dense_res_10_10_i_channel = ((dense_res_10_10_i_channel_full_n & ap_channel_done_dense_res_10_10_i_channel) | ap_sync_reg_channel_write_dense_res_10_10_i_channel);

assign ap_sync_channel_write_dense_res_10_11_i_channel = ((dense_res_10_11_i_channel_full_n & ap_channel_done_dense_res_10_11_i_channel) | ap_sync_reg_channel_write_dense_res_10_11_i_channel);

assign ap_sync_channel_write_dense_res_10_12_i_channel = ((dense_res_10_12_i_channel_full_n & ap_channel_done_dense_res_10_12_i_channel) | ap_sync_reg_channel_write_dense_res_10_12_i_channel);

assign ap_sync_channel_write_dense_res_10_13_i_channel = ((dense_res_10_13_i_channel_full_n & ap_channel_done_dense_res_10_13_i_channel) | ap_sync_reg_channel_write_dense_res_10_13_i_channel);

assign ap_sync_channel_write_dense_res_10_14_i_channel = ((dense_res_10_14_i_channel_full_n & ap_channel_done_dense_res_10_14_i_channel) | ap_sync_reg_channel_write_dense_res_10_14_i_channel);

assign ap_sync_channel_write_dense_res_10_15_i_channel = ((dense_res_10_15_i_channel_full_n & ap_channel_done_dense_res_10_15_i_channel) | ap_sync_reg_channel_write_dense_res_10_15_i_channel);

assign ap_sync_channel_write_dense_res_10_16_i_channel = ((dense_res_10_16_i_channel_full_n & ap_channel_done_dense_res_10_16_i_channel) | ap_sync_reg_channel_write_dense_res_10_16_i_channel);

assign ap_sync_channel_write_dense_res_10_17_i_channel = ((dense_res_10_17_i_channel_full_n & ap_channel_done_dense_res_10_17_i_channel) | ap_sync_reg_channel_write_dense_res_10_17_i_channel);

assign ap_sync_channel_write_dense_res_10_18_i_channel = ((dense_res_10_18_i_channel_full_n & ap_channel_done_dense_res_10_18_i_channel) | ap_sync_reg_channel_write_dense_res_10_18_i_channel);

assign ap_sync_channel_write_dense_res_10_19_i_channel = ((dense_res_10_19_i_channel_full_n & ap_channel_done_dense_res_10_19_i_channel) | ap_sync_reg_channel_write_dense_res_10_19_i_channel);

assign ap_sync_channel_write_dense_res_10_1_i_channel = ((dense_res_10_1_i_channel_full_n & ap_channel_done_dense_res_10_1_i_channel) | ap_sync_reg_channel_write_dense_res_10_1_i_channel);

assign ap_sync_channel_write_dense_res_10_2_i_channel = ((dense_res_10_2_i_channel_full_n & ap_channel_done_dense_res_10_2_i_channel) | ap_sync_reg_channel_write_dense_res_10_2_i_channel);

assign ap_sync_channel_write_dense_res_10_3_i_channel = ((dense_res_10_3_i_channel_full_n & ap_channel_done_dense_res_10_3_i_channel) | ap_sync_reg_channel_write_dense_res_10_3_i_channel);

assign ap_sync_channel_write_dense_res_10_4_i_channel = ((dense_res_10_4_i_channel_full_n & ap_channel_done_dense_res_10_4_i_channel) | ap_sync_reg_channel_write_dense_res_10_4_i_channel);

assign ap_sync_channel_write_dense_res_10_5_i_channel = ((dense_res_10_5_i_channel_full_n & ap_channel_done_dense_res_10_5_i_channel) | ap_sync_reg_channel_write_dense_res_10_5_i_channel);

assign ap_sync_channel_write_dense_res_10_6_i_channel = ((dense_res_10_6_i_channel_full_n & ap_channel_done_dense_res_10_6_i_channel) | ap_sync_reg_channel_write_dense_res_10_6_i_channel);

assign ap_sync_channel_write_dense_res_10_7_i_channel = ((dense_res_10_7_i_channel_full_n & ap_channel_done_dense_res_10_7_i_channel) | ap_sync_reg_channel_write_dense_res_10_7_i_channel);

assign ap_sync_channel_write_dense_res_10_8_i_channel = ((dense_res_10_8_i_channel_full_n & ap_channel_done_dense_res_10_8_i_channel) | ap_sync_reg_channel_write_dense_res_10_8_i_channel);

assign ap_sync_channel_write_dense_res_10_9_i_channel = ((dense_res_10_9_i_channel_full_n & ap_channel_done_dense_res_10_9_i_channel) | ap_sync_reg_channel_write_dense_res_10_9_i_channel);

assign ap_sync_channel_write_dense_res_1_0_i_channel = ((dense_res_1_0_i_channel_full_n & ap_channel_done_dense_res_1_0_i_channel) | ap_sync_reg_channel_write_dense_res_1_0_i_channel);

assign ap_sync_channel_write_dense_res_1_10_i_channel = ((dense_res_1_10_i_channel_full_n & ap_channel_done_dense_res_1_10_i_channel) | ap_sync_reg_channel_write_dense_res_1_10_i_channel);

assign ap_sync_channel_write_dense_res_1_11_i_channel = ((dense_res_1_11_i_channel_full_n & ap_channel_done_dense_res_1_11_i_channel) | ap_sync_reg_channel_write_dense_res_1_11_i_channel);

assign ap_sync_channel_write_dense_res_1_12_i_channel = ((dense_res_1_12_i_channel_full_n & ap_channel_done_dense_res_1_12_i_channel) | ap_sync_reg_channel_write_dense_res_1_12_i_channel);

assign ap_sync_channel_write_dense_res_1_13_i_channel = ((dense_res_1_13_i_channel_full_n & ap_channel_done_dense_res_1_13_i_channel) | ap_sync_reg_channel_write_dense_res_1_13_i_channel);

assign ap_sync_channel_write_dense_res_1_14_i_channel = ((dense_res_1_14_i_channel_full_n & ap_channel_done_dense_res_1_14_i_channel) | ap_sync_reg_channel_write_dense_res_1_14_i_channel);

assign ap_sync_channel_write_dense_res_1_15_i_channel = ((dense_res_1_15_i_channel_full_n & ap_channel_done_dense_res_1_15_i_channel) | ap_sync_reg_channel_write_dense_res_1_15_i_channel);

assign ap_sync_channel_write_dense_res_1_16_i_channel = ((dense_res_1_16_i_channel_full_n & ap_channel_done_dense_res_1_16_i_channel) | ap_sync_reg_channel_write_dense_res_1_16_i_channel);

assign ap_sync_channel_write_dense_res_1_17_i_channel = ((dense_res_1_17_i_channel_full_n & ap_channel_done_dense_res_1_17_i_channel) | ap_sync_reg_channel_write_dense_res_1_17_i_channel);

assign ap_sync_channel_write_dense_res_1_18_i_channel = ((dense_res_1_18_i_channel_full_n & ap_channel_done_dense_res_1_18_i_channel) | ap_sync_reg_channel_write_dense_res_1_18_i_channel);

assign ap_sync_channel_write_dense_res_1_19_i_channel = ((dense_res_1_19_i_channel_full_n & ap_channel_done_dense_res_1_19_i_channel) | ap_sync_reg_channel_write_dense_res_1_19_i_channel);

assign ap_sync_channel_write_dense_res_1_1_i_channel = ((dense_res_1_1_i_channel_full_n & ap_channel_done_dense_res_1_1_i_channel) | ap_sync_reg_channel_write_dense_res_1_1_i_channel);

assign ap_sync_channel_write_dense_res_1_2_i_channel = ((dense_res_1_2_i_channel_full_n & ap_channel_done_dense_res_1_2_i_channel) | ap_sync_reg_channel_write_dense_res_1_2_i_channel);

assign ap_sync_channel_write_dense_res_1_3_i_channel = ((dense_res_1_3_i_channel_full_n & ap_channel_done_dense_res_1_3_i_channel) | ap_sync_reg_channel_write_dense_res_1_3_i_channel);

assign ap_sync_channel_write_dense_res_1_4_i_channel = ((dense_res_1_4_i_channel_full_n & ap_channel_done_dense_res_1_4_i_channel) | ap_sync_reg_channel_write_dense_res_1_4_i_channel);

assign ap_sync_channel_write_dense_res_1_5_i_channel = ((dense_res_1_5_i_channel_full_n & ap_channel_done_dense_res_1_5_i_channel) | ap_sync_reg_channel_write_dense_res_1_5_i_channel);

assign ap_sync_channel_write_dense_res_1_6_i_channel = ((dense_res_1_6_i_channel_full_n & ap_channel_done_dense_res_1_6_i_channel) | ap_sync_reg_channel_write_dense_res_1_6_i_channel);

assign ap_sync_channel_write_dense_res_1_7_i_channel = ((dense_res_1_7_i_channel_full_n & ap_channel_done_dense_res_1_7_i_channel) | ap_sync_reg_channel_write_dense_res_1_7_i_channel);

assign ap_sync_channel_write_dense_res_1_8_i_channel = ((dense_res_1_8_i_channel_full_n & ap_channel_done_dense_res_1_8_i_channel) | ap_sync_reg_channel_write_dense_res_1_8_i_channel);

assign ap_sync_channel_write_dense_res_1_9_i_channel = ((dense_res_1_9_i_channel_full_n & ap_channel_done_dense_res_1_9_i_channel) | ap_sync_reg_channel_write_dense_res_1_9_i_channel);

assign ap_sync_channel_write_dense_res_2_0_i_channel = ((dense_res_2_0_i_channel_full_n & ap_channel_done_dense_res_2_0_i_channel) | ap_sync_reg_channel_write_dense_res_2_0_i_channel);

assign ap_sync_channel_write_dense_res_2_10_i_channel = ((dense_res_2_10_i_channel_full_n & ap_channel_done_dense_res_2_10_i_channel) | ap_sync_reg_channel_write_dense_res_2_10_i_channel);

assign ap_sync_channel_write_dense_res_2_11_i_channel = ((dense_res_2_11_i_channel_full_n & ap_channel_done_dense_res_2_11_i_channel) | ap_sync_reg_channel_write_dense_res_2_11_i_channel);

assign ap_sync_channel_write_dense_res_2_12_i_channel = ((dense_res_2_12_i_channel_full_n & ap_channel_done_dense_res_2_12_i_channel) | ap_sync_reg_channel_write_dense_res_2_12_i_channel);

assign ap_sync_channel_write_dense_res_2_13_i_channel = ((dense_res_2_13_i_channel_full_n & ap_channel_done_dense_res_2_13_i_channel) | ap_sync_reg_channel_write_dense_res_2_13_i_channel);

assign ap_sync_channel_write_dense_res_2_14_i_channel = ((dense_res_2_14_i_channel_full_n & ap_channel_done_dense_res_2_14_i_channel) | ap_sync_reg_channel_write_dense_res_2_14_i_channel);

assign ap_sync_channel_write_dense_res_2_15_i_channel = ((dense_res_2_15_i_channel_full_n & ap_channel_done_dense_res_2_15_i_channel) | ap_sync_reg_channel_write_dense_res_2_15_i_channel);

assign ap_sync_channel_write_dense_res_2_16_i_channel = ((dense_res_2_16_i_channel_full_n & ap_channel_done_dense_res_2_16_i_channel) | ap_sync_reg_channel_write_dense_res_2_16_i_channel);

assign ap_sync_channel_write_dense_res_2_17_i_channel = ((dense_res_2_17_i_channel_full_n & ap_channel_done_dense_res_2_17_i_channel) | ap_sync_reg_channel_write_dense_res_2_17_i_channel);

assign ap_sync_channel_write_dense_res_2_18_i_channel = ((dense_res_2_18_i_channel_full_n & ap_channel_done_dense_res_2_18_i_channel) | ap_sync_reg_channel_write_dense_res_2_18_i_channel);

assign ap_sync_channel_write_dense_res_2_19_i_channel = ((dense_res_2_19_i_channel_full_n & ap_channel_done_dense_res_2_19_i_channel) | ap_sync_reg_channel_write_dense_res_2_19_i_channel);

assign ap_sync_channel_write_dense_res_2_1_i_channel = ((dense_res_2_1_i_channel_full_n & ap_channel_done_dense_res_2_1_i_channel) | ap_sync_reg_channel_write_dense_res_2_1_i_channel);

assign ap_sync_channel_write_dense_res_2_2_i_channel = ((dense_res_2_2_i_channel_full_n & ap_channel_done_dense_res_2_2_i_channel) | ap_sync_reg_channel_write_dense_res_2_2_i_channel);

assign ap_sync_channel_write_dense_res_2_3_i_channel = ((dense_res_2_3_i_channel_full_n & ap_channel_done_dense_res_2_3_i_channel) | ap_sync_reg_channel_write_dense_res_2_3_i_channel);

assign ap_sync_channel_write_dense_res_2_4_i_channel = ((dense_res_2_4_i_channel_full_n & ap_channel_done_dense_res_2_4_i_channel) | ap_sync_reg_channel_write_dense_res_2_4_i_channel);

assign ap_sync_channel_write_dense_res_2_5_i_channel = ((dense_res_2_5_i_channel_full_n & ap_channel_done_dense_res_2_5_i_channel) | ap_sync_reg_channel_write_dense_res_2_5_i_channel);

assign ap_sync_channel_write_dense_res_2_6_i_channel = ((dense_res_2_6_i_channel_full_n & ap_channel_done_dense_res_2_6_i_channel) | ap_sync_reg_channel_write_dense_res_2_6_i_channel);

assign ap_sync_channel_write_dense_res_2_7_i_channel = ((dense_res_2_7_i_channel_full_n & ap_channel_done_dense_res_2_7_i_channel) | ap_sync_reg_channel_write_dense_res_2_7_i_channel);

assign ap_sync_channel_write_dense_res_2_8_i_channel = ((dense_res_2_8_i_channel_full_n & ap_channel_done_dense_res_2_8_i_channel) | ap_sync_reg_channel_write_dense_res_2_8_i_channel);

assign ap_sync_channel_write_dense_res_2_9_i_channel = ((dense_res_2_9_i_channel_full_n & ap_channel_done_dense_res_2_9_i_channel) | ap_sync_reg_channel_write_dense_res_2_9_i_channel);

assign ap_sync_channel_write_dense_res_3_0_i_channel = ((dense_res_3_0_i_channel_full_n & ap_channel_done_dense_res_3_0_i_channel) | ap_sync_reg_channel_write_dense_res_3_0_i_channel);

assign ap_sync_channel_write_dense_res_3_10_i_channel = ((dense_res_3_10_i_channel_full_n & ap_channel_done_dense_res_3_10_i_channel) | ap_sync_reg_channel_write_dense_res_3_10_i_channel);

assign ap_sync_channel_write_dense_res_3_11_i_channel = ((dense_res_3_11_i_channel_full_n & ap_channel_done_dense_res_3_11_i_channel) | ap_sync_reg_channel_write_dense_res_3_11_i_channel);

assign ap_sync_channel_write_dense_res_3_12_i_channel = ((dense_res_3_12_i_channel_full_n & ap_channel_done_dense_res_3_12_i_channel) | ap_sync_reg_channel_write_dense_res_3_12_i_channel);

assign ap_sync_channel_write_dense_res_3_13_i_channel = ((dense_res_3_13_i_channel_full_n & ap_channel_done_dense_res_3_13_i_channel) | ap_sync_reg_channel_write_dense_res_3_13_i_channel);

assign ap_sync_channel_write_dense_res_3_14_i_channel = ((dense_res_3_14_i_channel_full_n & ap_channel_done_dense_res_3_14_i_channel) | ap_sync_reg_channel_write_dense_res_3_14_i_channel);

assign ap_sync_channel_write_dense_res_3_15_i_channel = ((dense_res_3_15_i_channel_full_n & ap_channel_done_dense_res_3_15_i_channel) | ap_sync_reg_channel_write_dense_res_3_15_i_channel);

assign ap_sync_channel_write_dense_res_3_16_i_channel = ((dense_res_3_16_i_channel_full_n & ap_channel_done_dense_res_3_16_i_channel) | ap_sync_reg_channel_write_dense_res_3_16_i_channel);

assign ap_sync_channel_write_dense_res_3_17_i_channel = ((dense_res_3_17_i_channel_full_n & ap_channel_done_dense_res_3_17_i_channel) | ap_sync_reg_channel_write_dense_res_3_17_i_channel);

assign ap_sync_channel_write_dense_res_3_18_i_channel = ((dense_res_3_18_i_channel_full_n & ap_channel_done_dense_res_3_18_i_channel) | ap_sync_reg_channel_write_dense_res_3_18_i_channel);

assign ap_sync_channel_write_dense_res_3_19_i_channel = ((dense_res_3_19_i_channel_full_n & ap_channel_done_dense_res_3_19_i_channel) | ap_sync_reg_channel_write_dense_res_3_19_i_channel);

assign ap_sync_channel_write_dense_res_3_1_i_channel = ((dense_res_3_1_i_channel_full_n & ap_channel_done_dense_res_3_1_i_channel) | ap_sync_reg_channel_write_dense_res_3_1_i_channel);

assign ap_sync_channel_write_dense_res_3_2_i_channel = ((dense_res_3_2_i_channel_full_n & ap_channel_done_dense_res_3_2_i_channel) | ap_sync_reg_channel_write_dense_res_3_2_i_channel);

assign ap_sync_channel_write_dense_res_3_3_i_channel = ((dense_res_3_3_i_channel_full_n & ap_channel_done_dense_res_3_3_i_channel) | ap_sync_reg_channel_write_dense_res_3_3_i_channel);

assign ap_sync_channel_write_dense_res_3_4_i_channel = ((dense_res_3_4_i_channel_full_n & ap_channel_done_dense_res_3_4_i_channel) | ap_sync_reg_channel_write_dense_res_3_4_i_channel);

assign ap_sync_channel_write_dense_res_3_5_i_channel = ((dense_res_3_5_i_channel_full_n & ap_channel_done_dense_res_3_5_i_channel) | ap_sync_reg_channel_write_dense_res_3_5_i_channel);

assign ap_sync_channel_write_dense_res_3_6_i_channel = ((dense_res_3_6_i_channel_full_n & ap_channel_done_dense_res_3_6_i_channel) | ap_sync_reg_channel_write_dense_res_3_6_i_channel);

assign ap_sync_channel_write_dense_res_3_7_i_channel = ((dense_res_3_7_i_channel_full_n & ap_channel_done_dense_res_3_7_i_channel) | ap_sync_reg_channel_write_dense_res_3_7_i_channel);

assign ap_sync_channel_write_dense_res_3_8_i_channel = ((dense_res_3_8_i_channel_full_n & ap_channel_done_dense_res_3_8_i_channel) | ap_sync_reg_channel_write_dense_res_3_8_i_channel);

assign ap_sync_channel_write_dense_res_3_9_i_channel = ((dense_res_3_9_i_channel_full_n & ap_channel_done_dense_res_3_9_i_channel) | ap_sync_reg_channel_write_dense_res_3_9_i_channel);

assign ap_sync_channel_write_dense_res_4_0_i_channel = ((dense_res_4_0_i_channel_full_n & ap_channel_done_dense_res_4_0_i_channel) | ap_sync_reg_channel_write_dense_res_4_0_i_channel);

assign ap_sync_channel_write_dense_res_4_10_i_channel = ((dense_res_4_10_i_channel_full_n & ap_channel_done_dense_res_4_10_i_channel) | ap_sync_reg_channel_write_dense_res_4_10_i_channel);

assign ap_sync_channel_write_dense_res_4_11_i_channel = ((dense_res_4_11_i_channel_full_n & ap_channel_done_dense_res_4_11_i_channel) | ap_sync_reg_channel_write_dense_res_4_11_i_channel);

assign ap_sync_channel_write_dense_res_4_12_i_channel = ((dense_res_4_12_i_channel_full_n & ap_channel_done_dense_res_4_12_i_channel) | ap_sync_reg_channel_write_dense_res_4_12_i_channel);

assign ap_sync_channel_write_dense_res_4_13_i_channel = ((dense_res_4_13_i_channel_full_n & ap_channel_done_dense_res_4_13_i_channel) | ap_sync_reg_channel_write_dense_res_4_13_i_channel);

assign ap_sync_channel_write_dense_res_4_14_i_channel = ((dense_res_4_14_i_channel_full_n & ap_channel_done_dense_res_4_14_i_channel) | ap_sync_reg_channel_write_dense_res_4_14_i_channel);

assign ap_sync_channel_write_dense_res_4_15_i_channel = ((dense_res_4_15_i_channel_full_n & ap_channel_done_dense_res_4_15_i_channel) | ap_sync_reg_channel_write_dense_res_4_15_i_channel);

assign ap_sync_channel_write_dense_res_4_16_i_channel = ((dense_res_4_16_i_channel_full_n & ap_channel_done_dense_res_4_16_i_channel) | ap_sync_reg_channel_write_dense_res_4_16_i_channel);

assign ap_sync_channel_write_dense_res_4_17_i_channel = ((dense_res_4_17_i_channel_full_n & ap_channel_done_dense_res_4_17_i_channel) | ap_sync_reg_channel_write_dense_res_4_17_i_channel);

assign ap_sync_channel_write_dense_res_4_18_i_channel = ((dense_res_4_18_i_channel_full_n & ap_channel_done_dense_res_4_18_i_channel) | ap_sync_reg_channel_write_dense_res_4_18_i_channel);

assign ap_sync_channel_write_dense_res_4_19_i_channel = ((dense_res_4_19_i_channel_full_n & ap_channel_done_dense_res_4_19_i_channel) | ap_sync_reg_channel_write_dense_res_4_19_i_channel);

assign ap_sync_channel_write_dense_res_4_1_i_channel = ((dense_res_4_1_i_channel_full_n & ap_channel_done_dense_res_4_1_i_channel) | ap_sync_reg_channel_write_dense_res_4_1_i_channel);

assign ap_sync_channel_write_dense_res_4_2_i_channel = ((dense_res_4_2_i_channel_full_n & ap_channel_done_dense_res_4_2_i_channel) | ap_sync_reg_channel_write_dense_res_4_2_i_channel);

assign ap_sync_channel_write_dense_res_4_3_i_channel = ((dense_res_4_3_i_channel_full_n & ap_channel_done_dense_res_4_3_i_channel) | ap_sync_reg_channel_write_dense_res_4_3_i_channel);

assign ap_sync_channel_write_dense_res_4_4_i_channel = ((dense_res_4_4_i_channel_full_n & ap_channel_done_dense_res_4_4_i_channel) | ap_sync_reg_channel_write_dense_res_4_4_i_channel);

assign ap_sync_channel_write_dense_res_4_5_i_channel = ((dense_res_4_5_i_channel_full_n & ap_channel_done_dense_res_4_5_i_channel) | ap_sync_reg_channel_write_dense_res_4_5_i_channel);

assign ap_sync_channel_write_dense_res_4_6_i_channel = ((dense_res_4_6_i_channel_full_n & ap_channel_done_dense_res_4_6_i_channel) | ap_sync_reg_channel_write_dense_res_4_6_i_channel);

assign ap_sync_channel_write_dense_res_4_7_i_channel = ((dense_res_4_7_i_channel_full_n & ap_channel_done_dense_res_4_7_i_channel) | ap_sync_reg_channel_write_dense_res_4_7_i_channel);

assign ap_sync_channel_write_dense_res_4_8_i_channel = ((dense_res_4_8_i_channel_full_n & ap_channel_done_dense_res_4_8_i_channel) | ap_sync_reg_channel_write_dense_res_4_8_i_channel);

assign ap_sync_channel_write_dense_res_4_9_i_channel = ((dense_res_4_9_i_channel_full_n & ap_channel_done_dense_res_4_9_i_channel) | ap_sync_reg_channel_write_dense_res_4_9_i_channel);

assign ap_sync_channel_write_dense_res_5_0_i_channel = ((dense_res_5_0_i_channel_full_n & ap_channel_done_dense_res_5_0_i_channel) | ap_sync_reg_channel_write_dense_res_5_0_i_channel);

assign ap_sync_channel_write_dense_res_5_10_i_channel = ((dense_res_5_10_i_channel_full_n & ap_channel_done_dense_res_5_10_i_channel) | ap_sync_reg_channel_write_dense_res_5_10_i_channel);

assign ap_sync_channel_write_dense_res_5_11_i_channel = ((dense_res_5_11_i_channel_full_n & ap_channel_done_dense_res_5_11_i_channel) | ap_sync_reg_channel_write_dense_res_5_11_i_channel);

assign ap_sync_channel_write_dense_res_5_12_i_channel = ((dense_res_5_12_i_channel_full_n & ap_channel_done_dense_res_5_12_i_channel) | ap_sync_reg_channel_write_dense_res_5_12_i_channel);

assign ap_sync_channel_write_dense_res_5_13_i_channel = ((dense_res_5_13_i_channel_full_n & ap_channel_done_dense_res_5_13_i_channel) | ap_sync_reg_channel_write_dense_res_5_13_i_channel);

assign ap_sync_channel_write_dense_res_5_14_i_channel = ((dense_res_5_14_i_channel_full_n & ap_channel_done_dense_res_5_14_i_channel) | ap_sync_reg_channel_write_dense_res_5_14_i_channel);

assign ap_sync_channel_write_dense_res_5_15_i_channel = ((dense_res_5_15_i_channel_full_n & ap_channel_done_dense_res_5_15_i_channel) | ap_sync_reg_channel_write_dense_res_5_15_i_channel);

assign ap_sync_channel_write_dense_res_5_16_i_channel = ((dense_res_5_16_i_channel_full_n & ap_channel_done_dense_res_5_16_i_channel) | ap_sync_reg_channel_write_dense_res_5_16_i_channel);

assign ap_sync_channel_write_dense_res_5_17_i_channel = ((dense_res_5_17_i_channel_full_n & ap_channel_done_dense_res_5_17_i_channel) | ap_sync_reg_channel_write_dense_res_5_17_i_channel);

assign ap_sync_channel_write_dense_res_5_18_i_channel = ((dense_res_5_18_i_channel_full_n & ap_channel_done_dense_res_5_18_i_channel) | ap_sync_reg_channel_write_dense_res_5_18_i_channel);

assign ap_sync_channel_write_dense_res_5_19_i_channel = ((dense_res_5_19_i_channel_full_n & ap_channel_done_dense_res_5_19_i_channel) | ap_sync_reg_channel_write_dense_res_5_19_i_channel);

assign ap_sync_channel_write_dense_res_5_1_i_channel = ((dense_res_5_1_i_channel_full_n & ap_channel_done_dense_res_5_1_i_channel) | ap_sync_reg_channel_write_dense_res_5_1_i_channel);

assign ap_sync_channel_write_dense_res_5_2_i_channel = ((dense_res_5_2_i_channel_full_n & ap_channel_done_dense_res_5_2_i_channel) | ap_sync_reg_channel_write_dense_res_5_2_i_channel);

assign ap_sync_channel_write_dense_res_5_3_i_channel = ((dense_res_5_3_i_channel_full_n & ap_channel_done_dense_res_5_3_i_channel) | ap_sync_reg_channel_write_dense_res_5_3_i_channel);

assign ap_sync_channel_write_dense_res_5_4_i_channel = ((dense_res_5_4_i_channel_full_n & ap_channel_done_dense_res_5_4_i_channel) | ap_sync_reg_channel_write_dense_res_5_4_i_channel);

assign ap_sync_channel_write_dense_res_5_5_i_channel = ((dense_res_5_5_i_channel_full_n & ap_channel_done_dense_res_5_5_i_channel) | ap_sync_reg_channel_write_dense_res_5_5_i_channel);

assign ap_sync_channel_write_dense_res_5_6_i_channel = ((dense_res_5_6_i_channel_full_n & ap_channel_done_dense_res_5_6_i_channel) | ap_sync_reg_channel_write_dense_res_5_6_i_channel);

assign ap_sync_channel_write_dense_res_5_7_i_channel = ((dense_res_5_7_i_channel_full_n & ap_channel_done_dense_res_5_7_i_channel) | ap_sync_reg_channel_write_dense_res_5_7_i_channel);

assign ap_sync_channel_write_dense_res_5_8_i_channel = ((dense_res_5_8_i_channel_full_n & ap_channel_done_dense_res_5_8_i_channel) | ap_sync_reg_channel_write_dense_res_5_8_i_channel);

assign ap_sync_channel_write_dense_res_5_9_i_channel = ((dense_res_5_9_i_channel_full_n & ap_channel_done_dense_res_5_9_i_channel) | ap_sync_reg_channel_write_dense_res_5_9_i_channel);

assign ap_sync_channel_write_dense_res_6_0_i_channel = ((dense_res_6_0_i_channel_full_n & ap_channel_done_dense_res_6_0_i_channel) | ap_sync_reg_channel_write_dense_res_6_0_i_channel);

assign ap_sync_channel_write_dense_res_6_10_i_channel = ((dense_res_6_10_i_channel_full_n & ap_channel_done_dense_res_6_10_i_channel) | ap_sync_reg_channel_write_dense_res_6_10_i_channel);

assign ap_sync_channel_write_dense_res_6_11_i_channel = ((dense_res_6_11_i_channel_full_n & ap_channel_done_dense_res_6_11_i_channel) | ap_sync_reg_channel_write_dense_res_6_11_i_channel);

assign ap_sync_channel_write_dense_res_6_12_i_channel = ((dense_res_6_12_i_channel_full_n & ap_channel_done_dense_res_6_12_i_channel) | ap_sync_reg_channel_write_dense_res_6_12_i_channel);

assign ap_sync_channel_write_dense_res_6_13_i_channel = ((dense_res_6_13_i_channel_full_n & ap_channel_done_dense_res_6_13_i_channel) | ap_sync_reg_channel_write_dense_res_6_13_i_channel);

assign ap_sync_channel_write_dense_res_6_14_i_channel = ((dense_res_6_14_i_channel_full_n & ap_channel_done_dense_res_6_14_i_channel) | ap_sync_reg_channel_write_dense_res_6_14_i_channel);

assign ap_sync_channel_write_dense_res_6_15_i_channel = ((dense_res_6_15_i_channel_full_n & ap_channel_done_dense_res_6_15_i_channel) | ap_sync_reg_channel_write_dense_res_6_15_i_channel);

assign ap_sync_channel_write_dense_res_6_16_i_channel = ((dense_res_6_16_i_channel_full_n & ap_channel_done_dense_res_6_16_i_channel) | ap_sync_reg_channel_write_dense_res_6_16_i_channel);

assign ap_sync_channel_write_dense_res_6_17_i_channel = ((dense_res_6_17_i_channel_full_n & ap_channel_done_dense_res_6_17_i_channel) | ap_sync_reg_channel_write_dense_res_6_17_i_channel);

assign ap_sync_channel_write_dense_res_6_18_i_channel = ((dense_res_6_18_i_channel_full_n & ap_channel_done_dense_res_6_18_i_channel) | ap_sync_reg_channel_write_dense_res_6_18_i_channel);

assign ap_sync_channel_write_dense_res_6_19_i_channel = ((dense_res_6_19_i_channel_full_n & ap_channel_done_dense_res_6_19_i_channel) | ap_sync_reg_channel_write_dense_res_6_19_i_channel);

assign ap_sync_channel_write_dense_res_6_1_i_channel = ((dense_res_6_1_i_channel_full_n & ap_channel_done_dense_res_6_1_i_channel) | ap_sync_reg_channel_write_dense_res_6_1_i_channel);

assign ap_sync_channel_write_dense_res_6_2_i_channel = ((dense_res_6_2_i_channel_full_n & ap_channel_done_dense_res_6_2_i_channel) | ap_sync_reg_channel_write_dense_res_6_2_i_channel);

assign ap_sync_channel_write_dense_res_6_3_i_channel = ((dense_res_6_3_i_channel_full_n & ap_channel_done_dense_res_6_3_i_channel) | ap_sync_reg_channel_write_dense_res_6_3_i_channel);

assign ap_sync_channel_write_dense_res_6_4_i_channel = ((dense_res_6_4_i_channel_full_n & ap_channel_done_dense_res_6_4_i_channel) | ap_sync_reg_channel_write_dense_res_6_4_i_channel);

assign ap_sync_channel_write_dense_res_6_5_i_channel = ((dense_res_6_5_i_channel_full_n & ap_channel_done_dense_res_6_5_i_channel) | ap_sync_reg_channel_write_dense_res_6_5_i_channel);

assign ap_sync_channel_write_dense_res_6_6_i_channel = ((dense_res_6_6_i_channel_full_n & ap_channel_done_dense_res_6_6_i_channel) | ap_sync_reg_channel_write_dense_res_6_6_i_channel);

assign ap_sync_channel_write_dense_res_6_7_i_channel = ((dense_res_6_7_i_channel_full_n & ap_channel_done_dense_res_6_7_i_channel) | ap_sync_reg_channel_write_dense_res_6_7_i_channel);

assign ap_sync_channel_write_dense_res_6_8_i_channel = ((dense_res_6_8_i_channel_full_n & ap_channel_done_dense_res_6_8_i_channel) | ap_sync_reg_channel_write_dense_res_6_8_i_channel);

assign ap_sync_channel_write_dense_res_6_9_i_channel = ((dense_res_6_9_i_channel_full_n & ap_channel_done_dense_res_6_9_i_channel) | ap_sync_reg_channel_write_dense_res_6_9_i_channel);

assign ap_sync_channel_write_dense_res_7_0_i_channel = ((dense_res_7_0_i_channel_full_n & ap_channel_done_dense_res_7_0_i_channel) | ap_sync_reg_channel_write_dense_res_7_0_i_channel);

assign ap_sync_channel_write_dense_res_7_10_i_channel = ((dense_res_7_10_i_channel_full_n & ap_channel_done_dense_res_7_10_i_channel) | ap_sync_reg_channel_write_dense_res_7_10_i_channel);

assign ap_sync_channel_write_dense_res_7_11_i_channel = ((dense_res_7_11_i_channel_full_n & ap_channel_done_dense_res_7_11_i_channel) | ap_sync_reg_channel_write_dense_res_7_11_i_channel);

assign ap_sync_channel_write_dense_res_7_12_i_channel = ((dense_res_7_12_i_channel_full_n & ap_channel_done_dense_res_7_12_i_channel) | ap_sync_reg_channel_write_dense_res_7_12_i_channel);

assign ap_sync_channel_write_dense_res_7_13_i_channel = ((dense_res_7_13_i_channel_full_n & ap_channel_done_dense_res_7_13_i_channel) | ap_sync_reg_channel_write_dense_res_7_13_i_channel);

assign ap_sync_channel_write_dense_res_7_14_i_channel = ((dense_res_7_14_i_channel_full_n & ap_channel_done_dense_res_7_14_i_channel) | ap_sync_reg_channel_write_dense_res_7_14_i_channel);

assign ap_sync_channel_write_dense_res_7_15_i_channel = ((dense_res_7_15_i_channel_full_n & ap_channel_done_dense_res_7_15_i_channel) | ap_sync_reg_channel_write_dense_res_7_15_i_channel);

assign ap_sync_channel_write_dense_res_7_16_i_channel = ((dense_res_7_16_i_channel_full_n & ap_channel_done_dense_res_7_16_i_channel) | ap_sync_reg_channel_write_dense_res_7_16_i_channel);

assign ap_sync_channel_write_dense_res_7_17_i_channel = ((dense_res_7_17_i_channel_full_n & ap_channel_done_dense_res_7_17_i_channel) | ap_sync_reg_channel_write_dense_res_7_17_i_channel);

assign ap_sync_channel_write_dense_res_7_18_i_channel = ((dense_res_7_18_i_channel_full_n & ap_channel_done_dense_res_7_18_i_channel) | ap_sync_reg_channel_write_dense_res_7_18_i_channel);

assign ap_sync_channel_write_dense_res_7_19_i_channel = ((dense_res_7_19_i_channel_full_n & ap_channel_done_dense_res_7_19_i_channel) | ap_sync_reg_channel_write_dense_res_7_19_i_channel);

assign ap_sync_channel_write_dense_res_7_1_i_channel = ((dense_res_7_1_i_channel_full_n & ap_channel_done_dense_res_7_1_i_channel) | ap_sync_reg_channel_write_dense_res_7_1_i_channel);

assign ap_sync_channel_write_dense_res_7_2_i_channel = ((dense_res_7_2_i_channel_full_n & ap_channel_done_dense_res_7_2_i_channel) | ap_sync_reg_channel_write_dense_res_7_2_i_channel);

assign ap_sync_channel_write_dense_res_7_3_i_channel = ((dense_res_7_3_i_channel_full_n & ap_channel_done_dense_res_7_3_i_channel) | ap_sync_reg_channel_write_dense_res_7_3_i_channel);

assign ap_sync_channel_write_dense_res_7_4_i_channel = ((dense_res_7_4_i_channel_full_n & ap_channel_done_dense_res_7_4_i_channel) | ap_sync_reg_channel_write_dense_res_7_4_i_channel);

assign ap_sync_channel_write_dense_res_7_5_i_channel = ((dense_res_7_5_i_channel_full_n & ap_channel_done_dense_res_7_5_i_channel) | ap_sync_reg_channel_write_dense_res_7_5_i_channel);

assign ap_sync_channel_write_dense_res_7_6_i_channel = ((dense_res_7_6_i_channel_full_n & ap_channel_done_dense_res_7_6_i_channel) | ap_sync_reg_channel_write_dense_res_7_6_i_channel);

assign ap_sync_channel_write_dense_res_7_7_i_channel = ((dense_res_7_7_i_channel_full_n & ap_channel_done_dense_res_7_7_i_channel) | ap_sync_reg_channel_write_dense_res_7_7_i_channel);

assign ap_sync_channel_write_dense_res_7_8_i_channel = ((dense_res_7_8_i_channel_full_n & ap_channel_done_dense_res_7_8_i_channel) | ap_sync_reg_channel_write_dense_res_7_8_i_channel);

assign ap_sync_channel_write_dense_res_7_9_i_channel = ((dense_res_7_9_i_channel_full_n & ap_channel_done_dense_res_7_9_i_channel) | ap_sync_reg_channel_write_dense_res_7_9_i_channel);

assign ap_sync_channel_write_dense_res_8_0_i_channel = ((dense_res_8_0_i_channel_full_n & ap_channel_done_dense_res_8_0_i_channel) | ap_sync_reg_channel_write_dense_res_8_0_i_channel);

assign ap_sync_channel_write_dense_res_8_10_i_channel = ((dense_res_8_10_i_channel_full_n & ap_channel_done_dense_res_8_10_i_channel) | ap_sync_reg_channel_write_dense_res_8_10_i_channel);

assign ap_sync_channel_write_dense_res_8_11_i_channel = ((dense_res_8_11_i_channel_full_n & ap_channel_done_dense_res_8_11_i_channel) | ap_sync_reg_channel_write_dense_res_8_11_i_channel);

assign ap_sync_channel_write_dense_res_8_12_i_channel = ((dense_res_8_12_i_channel_full_n & ap_channel_done_dense_res_8_12_i_channel) | ap_sync_reg_channel_write_dense_res_8_12_i_channel);

assign ap_sync_channel_write_dense_res_8_13_i_channel = ((dense_res_8_13_i_channel_full_n & ap_channel_done_dense_res_8_13_i_channel) | ap_sync_reg_channel_write_dense_res_8_13_i_channel);

assign ap_sync_channel_write_dense_res_8_14_i_channel = ((dense_res_8_14_i_channel_full_n & ap_channel_done_dense_res_8_14_i_channel) | ap_sync_reg_channel_write_dense_res_8_14_i_channel);

assign ap_sync_channel_write_dense_res_8_15_i_channel = ((dense_res_8_15_i_channel_full_n & ap_channel_done_dense_res_8_15_i_channel) | ap_sync_reg_channel_write_dense_res_8_15_i_channel);

assign ap_sync_channel_write_dense_res_8_16_i_channel = ((dense_res_8_16_i_channel_full_n & ap_channel_done_dense_res_8_16_i_channel) | ap_sync_reg_channel_write_dense_res_8_16_i_channel);

assign ap_sync_channel_write_dense_res_8_17_i_channel = ((dense_res_8_17_i_channel_full_n & ap_channel_done_dense_res_8_17_i_channel) | ap_sync_reg_channel_write_dense_res_8_17_i_channel);

assign ap_sync_channel_write_dense_res_8_18_i_channel = ((dense_res_8_18_i_channel_full_n & ap_channel_done_dense_res_8_18_i_channel) | ap_sync_reg_channel_write_dense_res_8_18_i_channel);

assign ap_sync_channel_write_dense_res_8_19_i_channel = ((dense_res_8_19_i_channel_full_n & ap_channel_done_dense_res_8_19_i_channel) | ap_sync_reg_channel_write_dense_res_8_19_i_channel);

assign ap_sync_channel_write_dense_res_8_1_i_channel = ((dense_res_8_1_i_channel_full_n & ap_channel_done_dense_res_8_1_i_channel) | ap_sync_reg_channel_write_dense_res_8_1_i_channel);

assign ap_sync_channel_write_dense_res_8_2_i_channel = ((dense_res_8_2_i_channel_full_n & ap_channel_done_dense_res_8_2_i_channel) | ap_sync_reg_channel_write_dense_res_8_2_i_channel);

assign ap_sync_channel_write_dense_res_8_3_i_channel = ((dense_res_8_3_i_channel_full_n & ap_channel_done_dense_res_8_3_i_channel) | ap_sync_reg_channel_write_dense_res_8_3_i_channel);

assign ap_sync_channel_write_dense_res_8_4_i_channel = ((dense_res_8_4_i_channel_full_n & ap_channel_done_dense_res_8_4_i_channel) | ap_sync_reg_channel_write_dense_res_8_4_i_channel);

assign ap_sync_channel_write_dense_res_8_5_i_channel = ((dense_res_8_5_i_channel_full_n & ap_channel_done_dense_res_8_5_i_channel) | ap_sync_reg_channel_write_dense_res_8_5_i_channel);

assign ap_sync_channel_write_dense_res_8_6_i_channel = ((dense_res_8_6_i_channel_full_n & ap_channel_done_dense_res_8_6_i_channel) | ap_sync_reg_channel_write_dense_res_8_6_i_channel);

assign ap_sync_channel_write_dense_res_8_7_i_channel = ((dense_res_8_7_i_channel_full_n & ap_channel_done_dense_res_8_7_i_channel) | ap_sync_reg_channel_write_dense_res_8_7_i_channel);

assign ap_sync_channel_write_dense_res_8_8_i_channel = ((dense_res_8_8_i_channel_full_n & ap_channel_done_dense_res_8_8_i_channel) | ap_sync_reg_channel_write_dense_res_8_8_i_channel);

assign ap_sync_channel_write_dense_res_8_9_i_channel = ((dense_res_8_9_i_channel_full_n & ap_channel_done_dense_res_8_9_i_channel) | ap_sync_reg_channel_write_dense_res_8_9_i_channel);

assign ap_sync_channel_write_dense_res_9_0_i_channel = ((dense_res_9_0_i_channel_full_n & ap_channel_done_dense_res_9_0_i_channel) | ap_sync_reg_channel_write_dense_res_9_0_i_channel);

assign ap_sync_channel_write_dense_res_9_10_i_channel = ((dense_res_9_10_i_channel_full_n & ap_channel_done_dense_res_9_10_i_channel) | ap_sync_reg_channel_write_dense_res_9_10_i_channel);

assign ap_sync_channel_write_dense_res_9_11_i_channel = ((dense_res_9_11_i_channel_full_n & ap_channel_done_dense_res_9_11_i_channel) | ap_sync_reg_channel_write_dense_res_9_11_i_channel);

assign ap_sync_channel_write_dense_res_9_12_i_channel = ((dense_res_9_12_i_channel_full_n & ap_channel_done_dense_res_9_12_i_channel) | ap_sync_reg_channel_write_dense_res_9_12_i_channel);

assign ap_sync_channel_write_dense_res_9_13_i_channel = ((dense_res_9_13_i_channel_full_n & ap_channel_done_dense_res_9_13_i_channel) | ap_sync_reg_channel_write_dense_res_9_13_i_channel);

assign ap_sync_channel_write_dense_res_9_14_i_channel = ((dense_res_9_14_i_channel_full_n & ap_channel_done_dense_res_9_14_i_channel) | ap_sync_reg_channel_write_dense_res_9_14_i_channel);

assign ap_sync_channel_write_dense_res_9_15_i_channel = ((dense_res_9_15_i_channel_full_n & ap_channel_done_dense_res_9_15_i_channel) | ap_sync_reg_channel_write_dense_res_9_15_i_channel);

assign ap_sync_channel_write_dense_res_9_16_i_channel = ((dense_res_9_16_i_channel_full_n & ap_channel_done_dense_res_9_16_i_channel) | ap_sync_reg_channel_write_dense_res_9_16_i_channel);

assign ap_sync_channel_write_dense_res_9_17_i_channel = ((dense_res_9_17_i_channel_full_n & ap_channel_done_dense_res_9_17_i_channel) | ap_sync_reg_channel_write_dense_res_9_17_i_channel);

assign ap_sync_channel_write_dense_res_9_18_i_channel = ((dense_res_9_18_i_channel_full_n & ap_channel_done_dense_res_9_18_i_channel) | ap_sync_reg_channel_write_dense_res_9_18_i_channel);

assign ap_sync_channel_write_dense_res_9_19_i_channel = ((dense_res_9_19_i_channel_full_n & ap_channel_done_dense_res_9_19_i_channel) | ap_sync_reg_channel_write_dense_res_9_19_i_channel);

assign ap_sync_channel_write_dense_res_9_1_i_channel = ((dense_res_9_1_i_channel_full_n & ap_channel_done_dense_res_9_1_i_channel) | ap_sync_reg_channel_write_dense_res_9_1_i_channel);

assign ap_sync_channel_write_dense_res_9_2_i_channel = ((dense_res_9_2_i_channel_full_n & ap_channel_done_dense_res_9_2_i_channel) | ap_sync_reg_channel_write_dense_res_9_2_i_channel);

assign ap_sync_channel_write_dense_res_9_3_i_channel = ((dense_res_9_3_i_channel_full_n & ap_channel_done_dense_res_9_3_i_channel) | ap_sync_reg_channel_write_dense_res_9_3_i_channel);

assign ap_sync_channel_write_dense_res_9_4_i_channel = ((dense_res_9_4_i_channel_full_n & ap_channel_done_dense_res_9_4_i_channel) | ap_sync_reg_channel_write_dense_res_9_4_i_channel);

assign ap_sync_channel_write_dense_res_9_5_i_channel = ((dense_res_9_5_i_channel_full_n & ap_channel_done_dense_res_9_5_i_channel) | ap_sync_reg_channel_write_dense_res_9_5_i_channel);

assign ap_sync_channel_write_dense_res_9_6_i_channel = ((dense_res_9_6_i_channel_full_n & ap_channel_done_dense_res_9_6_i_channel) | ap_sync_reg_channel_write_dense_res_9_6_i_channel);

assign ap_sync_channel_write_dense_res_9_7_i_channel = ((dense_res_9_7_i_channel_full_n & ap_channel_done_dense_res_9_7_i_channel) | ap_sync_reg_channel_write_dense_res_9_7_i_channel);

assign ap_sync_channel_write_dense_res_9_8_i_channel = ((dense_res_9_8_i_channel_full_n & ap_channel_done_dense_res_9_8_i_channel) | ap_sync_reg_channel_write_dense_res_9_8_i_channel);

assign ap_sync_channel_write_dense_res_9_9_i_channel = ((dense_res_9_9_i_channel_full_n & ap_channel_done_dense_res_9_9_i_channel) | ap_sync_reg_channel_write_dense_res_9_9_i_channel);

assign ap_sync_continue = ap_continue;

assign ap_sync_done = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done;

assign ap_sync_ready = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_ready;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_continue = (ap_sync_channel_write_dense_data_9_9_V_i_channel & ap_sync_channel_write_dense_data_9_8_V_i_channel & ap_sync_channel_write_dense_data_9_7_V_i_channel & ap_sync_channel_write_dense_data_9_6_V_i_channel & ap_sync_channel_write_dense_data_9_5_V_i_channel & ap_sync_channel_write_dense_data_9_4_V_i_channel & ap_sync_channel_write_dense_data_9_3_V_i_channel & ap_sync_channel_write_dense_data_9_2_V_i_channel & ap_sync_channel_write_dense_data_9_1_V_i_channel & ap_sync_channel_write_dense_data_9_14_V_i_channel & ap_sync_channel_write_dense_data_9_13_V_i_channel & ap_sync_channel_write_dense_data_9_12_V_i_channel & ap_sync_channel_write_dense_data_9_11_V_i_channel & ap_sync_channel_write_dense_data_9_10_V_i_channel & ap_sync_channel_write_dense_data_9_0_V_i_channel & ap_sync_channel_write_dense_data_8_9_V_i_channel & ap_sync_channel_write_dense_data_8_8_V_i_channel & ap_sync_channel_write_dense_data_8_7_V_i_channel & ap_sync_channel_write_dense_data_8_6_V_i_channel & ap_sync_channel_write_dense_data_8_5_V_i_channel & ap_sync_channel_write_dense_data_8_4_V_i_channel & ap_sync_channel_write_dense_data_8_3_V_i_channel & ap_sync_channel_write_dense_data_8_2_V_i_channel & ap_sync_channel_write_dense_data_8_1_V_i_channel & ap_sync_channel_write_dense_data_8_14_V_i_channel & ap_sync_channel_write_dense_data_8_13_V_i_channel & ap_sync_channel_write_dense_data_8_12_V_i_channel & ap_sync_channel_write_dense_data_8_11_V_i_channel & ap_sync_channel_write_dense_data_8_10_V_i_channel & ap_sync_channel_write_dense_data_8_0_V_i_channel & ap_sync_channel_write_dense_data_7_9_V_i_channel & ap_sync_channel_write_dense_data_7_8_V_i_channel & ap_sync_channel_write_dense_data_7_7_V_i_channel & ap_sync_channel_write_dense_data_7_6_V_i_channel & ap_sync_channel_write_dense_data_7_5_V_i_channel & ap_sync_channel_write_dense_data_7_4_V_i_channel & ap_sync_channel_write_dense_data_7_3_V_i_channel & ap_sync_channel_write_dense_data_7_2_V_i_channel & ap_sync_channel_write_dense_data_7_1_V_i_channel & ap_sync_channel_write_dense_data_7_14_V_i_channel & ap_sync_channel_write_dense_data_7_13_V_i_channel & ap_sync_channel_write_dense_data_7_12_V_i_channel & ap_sync_channel_write_dense_data_7_11_V_i_channel & ap_sync_channel_write_dense_data_7_10_V_i_channel & ap_sync_channel_write_dense_data_7_0_V_i_channel & ap_sync_channel_write_dense_data_6_9_V_i_channel & ap_sync_channel_write_dense_data_6_8_V_i_channel & ap_sync_channel_write_dense_data_6_7_V_i_channel & ap_sync_channel_write_dense_data_6_6_V_i_channel & ap_sync_channel_write_dense_data_6_5_V_i_channel & ap_sync_channel_write_dense_data_6_4_V_i_channel & ap_sync_channel_write_dense_data_6_3_V_i_channel & ap_sync_channel_write_dense_data_6_2_V_i_channel & ap_sync_channel_write_dense_data_6_1_V_i_channel & ap_sync_channel_write_dense_data_6_14_V_i_channel & ap_sync_channel_write_dense_data_6_13_V_i_channel & ap_sync_channel_write_dense_data_6_12_V_i_channel & ap_sync_channel_write_dense_data_6_11_V_i_channel & ap_sync_channel_write_dense_data_6_10_V_i_channel & ap_sync_channel_write_dense_data_6_0_V_i_channel & ap_sync_channel_write_dense_data_5_9_V_i_channel & ap_sync_channel_write_dense_data_5_8_V_i_channel & ap_sync_channel_write_dense_data_5_7_V_i_channel & ap_sync_channel_write_dense_data_5_6_V_i_channel & ap_sync_channel_write_dense_data_5_5_V_i_channel & ap_sync_channel_write_dense_data_5_4_V_i_channel & ap_sync_channel_write_dense_data_5_3_V_i_channel & ap_sync_channel_write_dense_data_5_2_V_i_channel & ap_sync_channel_write_dense_data_5_1_V_i_channel & ap_sync_channel_write_dense_data_5_14_V_i_channel & ap_sync_channel_write_dense_data_5_13_V_i_channel & ap_sync_channel_write_dense_data_5_12_V_i_channel & ap_sync_channel_write_dense_data_5_11_V_i_channel & ap_sync_channel_write_dense_data_5_10_V_i_channel & ap_sync_channel_write_dense_data_5_0_V_i_channel & ap_sync_channel_write_dense_data_4_9_V_i_channel & ap_sync_channel_write_dense_data_4_8_V_i_channel & ap_sync_channel_write_dense_data_4_7_V_i_channel & ap_sync_channel_write_dense_data_4_6_V_i_channel & ap_sync_channel_write_dense_data_4_5_V_i_channel & ap_sync_channel_write_dense_data_4_4_V_i_channel & ap_sync_channel_write_dense_data_4_3_V_i_channel & ap_sync_channel_write_dense_data_4_2_V_i_channel & ap_sync_channel_write_dense_data_4_1_V_i_channel & ap_sync_channel_write_dense_data_4_14_V_i_channel & ap_sync_channel_write_dense_data_4_13_V_i_channel & ap_sync_channel_write_dense_data_4_12_V_i_channel & ap_sync_channel_write_dense_data_4_11_V_i_channel & ap_sync_channel_write_dense_data_4_10_V_i_channel & ap_sync_channel_write_dense_data_4_0_V_i_channel & ap_sync_channel_write_dense_data_3_9_V_i_channel & ap_sync_channel_write_dense_data_3_8_V_i_channel & ap_sync_channel_write_dense_data_3_7_V_i_channel & ap_sync_channel_write_dense_data_3_6_V_i_channel & ap_sync_channel_write_dense_data_3_5_V_i_channel & ap_sync_channel_write_dense_data_3_4_V_i_channel & ap_sync_channel_write_dense_data_3_3_V_i_channel & ap_sync_channel_write_dense_data_3_2_V_i_channel & ap_sync_channel_write_dense_data_3_1_V_i_channel & ap_sync_channel_write_dense_data_3_14_V_i_channel & ap_sync_channel_write_dense_data_3_13_V_i_channel & ap_sync_channel_write_dense_data_3_12_V_i_channel & ap_sync_channel_write_dense_data_3_11_V_i_channel & ap_sync_channel_write_dense_data_3_10_V_i_channel & ap_sync_channel_write_dense_data_3_0_V_i_channel & ap_sync_channel_write_dense_data_2_9_V_i_channel & ap_sync_channel_write_dense_data_2_8_V_i_channel & ap_sync_channel_write_dense_data_2_7_V_i_channel & ap_sync_channel_write_dense_data_2_6_V_i_channel & ap_sync_channel_write_dense_data_2_5_V_i_channel & ap_sync_channel_write_dense_data_2_4_V_i_channel & ap_sync_channel_write_dense_data_2_3_V_i_channel & ap_sync_channel_write_dense_data_2_2_V_i_channel & ap_sync_channel_write_dense_data_2_1_V_i_channel & ap_sync_channel_write_dense_data_2_14_V_i_channel & ap_sync_channel_write_dense_data_2_13_V_i_channel & ap_sync_channel_write_dense_data_2_12_V_i_channel & ap_sync_channel_write_dense_data_2_11_V_i_channel & ap_sync_channel_write_dense_data_2_10_V_i_channel & ap_sync_channel_write_dense_data_2_0_V_i_channel & ap_sync_channel_write_dense_data_1_9_V_i_channel & ap_sync_channel_write_dense_data_1_8_V_i_channel & ap_sync_channel_write_dense_data_1_7_V_i_channel & ap_sync_channel_write_dense_data_1_6_V_i_channel & ap_sync_channel_write_dense_data_1_5_V_i_channel & ap_sync_channel_write_dense_data_1_4_V_i_channel & ap_sync_channel_write_dense_data_1_3_V_i_channel & ap_sync_channel_write_dense_data_1_2_V_i_channel & ap_sync_channel_write_dense_data_1_1_V_i_channel & ap_sync_channel_write_dense_data_1_14_V_i_channel & ap_sync_channel_write_dense_data_1_13_V_i_channel & ap_sync_channel_write_dense_data_1_12_V_i_channel & ap_sync_channel_write_dense_data_1_11_V_i_channel & ap_sync_channel_write_dense_data_1_10_V_i_channel & ap_sync_channel_write_dense_data_1_0_V_i_channel & ap_sync_channel_write_dense_data_10_9_V_i_channel & ap_sync_channel_write_dense_data_10_8_V_i_channel & ap_sync_channel_write_dense_data_10_7_V_i_channel & ap_sync_channel_write_dense_data_10_6_V_i_channel & ap_sync_channel_write_dense_data_10_5_V_i_channel & ap_sync_channel_write_dense_data_10_4_V_i_channel & ap_sync_channel_write_dense_data_10_3_V_i_channel & ap_sync_channel_write_dense_data_10_2_V_i_channel & ap_sync_channel_write_dense_data_10_1_V_i_channel & ap_sync_channel_write_dense_data_10_14_V_i_channel & ap_sync_channel_write_dense_data_10_13_V_i_channel & ap_sync_channel_write_dense_data_10_12_V_i_channel & ap_sync_channel_write_dense_data_10_11_V_i_channel & ap_sync_channel_write_dense_data_10_10_V_i_channel & ap_sync_channel_write_dense_data_10_0_V_i_channel);

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_ap_start = ap_start;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_full_n = 1'b1;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_start_write = 1'b0;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue = ap_continue;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start = (dense_res_9_9_i_channel_empty_n & dense_res_9_8_i_channel_empty_n & dense_res_9_7_i_channel_empty_n & dense_res_9_6_i_channel_empty_n & dense_res_9_5_i_channel_empty_n & dense_res_9_4_i_channel_empty_n & dense_res_9_3_i_channel_empty_n & dense_res_9_2_i_channel_empty_n & dense_res_9_1_i_channel_empty_n & dense_res_9_19_i_channel_empty_n & dense_res_9_18_i_channel_empty_n & dense_res_9_17_i_channel_empty_n & dense_res_9_16_i_channel_empty_n & dense_res_9_15_i_channel_empty_n & dense_res_9_14_i_channel_empty_n & dense_res_9_13_i_channel_empty_n & dense_res_9_12_i_channel_empty_n & dense_res_9_11_i_channel_empty_n & dense_res_9_10_i_channel_empty_n & dense_res_9_0_i_channel_empty_n & dense_res_8_9_i_channel_empty_n & dense_res_8_8_i_channel_empty_n & dense_res_8_7_i_channel_empty_n & dense_res_8_6_i_channel_empty_n & dense_res_8_5_i_channel_empty_n & dense_res_8_4_i_channel_empty_n & dense_res_8_3_i_channel_empty_n & dense_res_8_2_i_channel_empty_n & dense_res_8_1_i_channel_empty_n & dense_res_8_19_i_channel_empty_n & dense_res_8_18_i_channel_empty_n & dense_res_8_17_i_channel_empty_n & dense_res_8_16_i_channel_empty_n & dense_res_8_15_i_channel_empty_n & dense_res_8_14_i_channel_empty_n & dense_res_8_13_i_channel_empty_n & dense_res_8_12_i_channel_empty_n & dense_res_8_11_i_channel_empty_n & dense_res_8_10_i_channel_empty_n & dense_res_8_0_i_channel_empty_n & dense_res_7_9_i_channel_empty_n & dense_res_7_8_i_channel_empty_n & dense_res_7_7_i_channel_empty_n & dense_res_7_6_i_channel_empty_n & dense_res_7_5_i_channel_empty_n & dense_res_7_4_i_channel_empty_n & dense_res_7_3_i_channel_empty_n & dense_res_7_2_i_channel_empty_n & dense_res_7_1_i_channel_empty_n & dense_res_7_19_i_channel_empty_n & dense_res_7_18_i_channel_empty_n & dense_res_7_17_i_channel_empty_n & dense_res_7_16_i_channel_empty_n & dense_res_7_15_i_channel_empty_n & dense_res_7_14_i_channel_empty_n & dense_res_7_13_i_channel_empty_n & dense_res_7_12_i_channel_empty_n & dense_res_7_11_i_channel_empty_n & dense_res_7_10_i_channel_empty_n & dense_res_7_0_i_channel_empty_n & dense_res_6_9_i_channel_empty_n & dense_res_6_8_i_channel_empty_n & dense_res_6_7_i_channel_empty_n & dense_res_6_6_i_channel_empty_n & dense_res_6_5_i_channel_empty_n & dense_res_6_4_i_channel_empty_n & dense_res_6_3_i_channel_empty_n & dense_res_6_2_i_channel_empty_n & dense_res_6_1_i_channel_empty_n & dense_res_6_19_i_channel_empty_n & dense_res_6_18_i_channel_empty_n & dense_res_6_17_i_channel_empty_n & dense_res_6_16_i_channel_empty_n & dense_res_6_15_i_channel_empty_n & dense_res_6_14_i_channel_empty_n & dense_res_6_13_i_channel_empty_n & dense_res_6_12_i_channel_empty_n & dense_res_6_11_i_channel_empty_n & dense_res_6_10_i_channel_empty_n & dense_res_6_0_i_channel_empty_n & dense_res_5_9_i_channel_empty_n & dense_res_5_8_i_channel_empty_n & dense_res_5_7_i_channel_empty_n & dense_res_5_6_i_channel_empty_n & dense_res_5_5_i_channel_empty_n & dense_res_5_4_i_channel_empty_n & dense_res_5_3_i_channel_empty_n & dense_res_5_2_i_channel_empty_n & dense_res_5_1_i_channel_empty_n & dense_res_5_19_i_channel_empty_n & dense_res_5_18_i_channel_empty_n & dense_res_5_17_i_channel_empty_n & dense_res_5_16_i_channel_empty_n & dense_res_5_15_i_channel_empty_n & dense_res_5_14_i_channel_empty_n & dense_res_5_13_i_channel_empty_n & dense_res_5_12_i_channel_empty_n & dense_res_5_11_i_channel_empty_n & dense_res_5_10_i_channel_empty_n & dense_res_5_0_i_channel_empty_n & dense_res_4_9_i_channel_empty_n & dense_res_4_8_i_channel_empty_n & dense_res_4_7_i_channel_empty_n & dense_res_4_6_i_channel_empty_n & dense_res_4_5_i_channel_empty_n & dense_res_4_4_i_channel_empty_n & dense_res_4_3_i_channel_empty_n & dense_res_4_2_i_channel_empty_n & dense_res_4_1_i_channel_empty_n & dense_res_4_19_i_channel_empty_n & dense_res_4_18_i_channel_empty_n & dense_res_4_17_i_channel_empty_n & dense_res_4_16_i_channel_empty_n & dense_res_4_15_i_channel_empty_n & dense_res_4_14_i_channel_empty_n & dense_res_4_13_i_channel_empty_n & dense_res_4_12_i_channel_empty_n & dense_res_4_11_i_channel_empty_n & dense_res_4_10_i_channel_empty_n & dense_res_4_0_i_channel_empty_n & dense_res_3_9_i_channel_empty_n & dense_res_3_8_i_channel_empty_n & dense_res_3_7_i_channel_empty_n & dense_res_3_6_i_channel_empty_n & dense_res_3_5_i_channel_empty_n & dense_res_3_4_i_channel_empty_n & dense_res_3_3_i_channel_empty_n & dense_res_3_2_i_channel_empty_n & dense_res_3_1_i_channel_empty_n & dense_res_3_19_i_channel_empty_n & dense_res_3_18_i_channel_empty_n & dense_res_3_17_i_channel_empty_n & dense_res_3_16_i_channel_empty_n & dense_res_3_15_i_channel_empty_n & dense_res_3_14_i_channel_empty_n & dense_res_3_13_i_channel_empty_n & dense_res_3_12_i_channel_empty_n & dense_res_3_11_i_channel_empty_n & dense_res_3_10_i_channel_empty_n & dense_res_3_0_i_channel_empty_n & dense_res_2_9_i_channel_empty_n & dense_res_2_8_i_channel_empty_n & dense_res_2_7_i_channel_empty_n & dense_res_2_6_i_channel_empty_n & dense_res_2_5_i_channel_empty_n & dense_res_2_4_i_channel_empty_n & dense_res_2_3_i_channel_empty_n & dense_res_2_2_i_channel_empty_n & dense_res_2_1_i_channel_empty_n & dense_res_2_19_i_channel_empty_n & dense_res_2_18_i_channel_empty_n & dense_res_2_17_i_channel_empty_n & dense_res_2_16_i_channel_empty_n & dense_res_2_15_i_channel_empty_n & dense_res_2_14_i_channel_empty_n & dense_res_2_13_i_channel_empty_n & dense_res_2_12_i_channel_empty_n & dense_res_2_11_i_channel_empty_n & dense_res_2_10_i_channel_empty_n & dense_res_2_0_i_channel_empty_n & dense_res_1_9_i_channel_empty_n & dense_res_1_8_i_channel_empty_n & dense_res_1_7_i_channel_empty_n & dense_res_1_6_i_channel_empty_n & dense_res_1_5_i_channel_empty_n & dense_res_1_4_i_channel_empty_n & dense_res_1_3_i_channel_empty_n & dense_res_1_2_i_channel_empty_n & dense_res_1_1_i_channel_empty_n & dense_res_1_19_i_channel_empty_n & dense_res_1_18_i_channel_empty_n & dense_res_1_17_i_channel_empty_n & dense_res_1_16_i_channel_empty_n & dense_res_1_15_i_channel_empty_n & dense_res_1_14_i_channel_empty_n & dense_res_1_13_i_channel_empty_n & dense_res_1_12_i_channel_empty_n & dense_res_1_11_i_channel_empty_n & dense_res_1_10_i_channel_empty_n & dense_res_1_0_i_channel_empty_n & dense_res_10_9_i_channel_empty_n & dense_res_10_8_i_channel_empty_n & dense_res_10_7_i_channel_empty_n & dense_res_10_6_i_channel_empty_n & dense_res_10_5_i_channel_empty_n & dense_res_10_4_i_channel_empty_n & dense_res_10_3_i_channel_empty_n & dense_res_10_2_i_channel_empty_n & dense_res_10_1_i_channel_empty_n & dense_res_10_19_i_channel_empty_n & dense_res_10_18_i_channel_empty_n & dense_res_10_17_i_channel_empty_n & dense_res_10_16_i_channel_empty_n & dense_res_10_15_i_channel_empty_n & dense_res_10_14_i_channel_empty_n & dense_res_10_13_i_channel_empty_n & dense_res_10_12_i_channel_empty_n & dense_res_10_11_i_channel_empty_n & dense_res_10_10_i_channel_empty_n & dense_res_10_0_i_channel_empty_n);

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n = 1'b1;

assign conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write = 1'b0;

assign data_V_read = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_U0_data_V_read;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_continue = (ap_sync_channel_write_dense_res_8_9_i_channel & ap_sync_channel_write_dense_res_8_8_i_channel & ap_sync_channel_write_dense_res_8_7_i_channel & ap_sync_channel_write_dense_res_8_6_i_channel & ap_sync_channel_write_dense_res_8_5_i_channel & ap_sync_channel_write_dense_res_8_4_i_channel & ap_sync_channel_write_dense_res_8_3_i_channel & ap_sync_channel_write_dense_res_8_2_i_channel & ap_sync_channel_write_dense_res_8_1_i_channel & ap_sync_channel_write_dense_res_8_19_i_channel & ap_sync_channel_write_dense_res_8_18_i_channel & ap_sync_channel_write_dense_res_8_17_i_channel & ap_sync_channel_write_dense_res_8_16_i_channel & ap_sync_channel_write_dense_res_8_15_i_channel & ap_sync_channel_write_dense_res_8_14_i_channel & ap_sync_channel_write_dense_res_8_13_i_channel & ap_sync_channel_write_dense_res_8_12_i_channel & ap_sync_channel_write_dense_res_8_11_i_channel & ap_sync_channel_write_dense_res_8_10_i_channel & ap_sync_channel_write_dense_res_8_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_ap_start = (dense_data_8_9_V_i_channel_empty_n & dense_data_8_8_V_i_channel_empty_n & dense_data_8_7_V_i_channel_empty_n & dense_data_8_6_V_i_channel_empty_n & dense_data_8_5_V_i_channel_empty_n & dense_data_8_4_V_i_channel_empty_n & dense_data_8_3_V_i_channel_empty_n & dense_data_8_2_V_i_channel_empty_n & dense_data_8_1_V_i_channel_empty_n & dense_data_8_14_V_i_channel_empty_n & dense_data_8_13_V_i_channel_empty_n & dense_data_8_12_V_i_channel_empty_n & dense_data_8_11_V_i_channel_empty_n & dense_data_8_10_V_i_channel_empty_n & dense_data_8_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_continue = (ap_sync_channel_write_dense_res_7_9_i_channel & ap_sync_channel_write_dense_res_7_8_i_channel & ap_sync_channel_write_dense_res_7_7_i_channel & ap_sync_channel_write_dense_res_7_6_i_channel & ap_sync_channel_write_dense_res_7_5_i_channel & ap_sync_channel_write_dense_res_7_4_i_channel & ap_sync_channel_write_dense_res_7_3_i_channel & ap_sync_channel_write_dense_res_7_2_i_channel & ap_sync_channel_write_dense_res_7_1_i_channel & ap_sync_channel_write_dense_res_7_19_i_channel & ap_sync_channel_write_dense_res_7_18_i_channel & ap_sync_channel_write_dense_res_7_17_i_channel & ap_sync_channel_write_dense_res_7_16_i_channel & ap_sync_channel_write_dense_res_7_15_i_channel & ap_sync_channel_write_dense_res_7_14_i_channel & ap_sync_channel_write_dense_res_7_13_i_channel & ap_sync_channel_write_dense_res_7_12_i_channel & ap_sync_channel_write_dense_res_7_11_i_channel & ap_sync_channel_write_dense_res_7_10_i_channel & ap_sync_channel_write_dense_res_7_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_ap_start = (dense_data_7_9_V_i_channel_empty_n & dense_data_7_8_V_i_channel_empty_n & dense_data_7_7_V_i_channel_empty_n & dense_data_7_6_V_i_channel_empty_n & dense_data_7_5_V_i_channel_empty_n & dense_data_7_4_V_i_channel_empty_n & dense_data_7_3_V_i_channel_empty_n & dense_data_7_2_V_i_channel_empty_n & dense_data_7_1_V_i_channel_empty_n & dense_data_7_14_V_i_channel_empty_n & dense_data_7_13_V_i_channel_empty_n & dense_data_7_12_V_i_channel_empty_n & dense_data_7_11_V_i_channel_empty_n & dense_data_7_10_V_i_channel_empty_n & dense_data_7_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_2_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_continue = (ap_sync_channel_write_dense_res_6_9_i_channel & ap_sync_channel_write_dense_res_6_8_i_channel & ap_sync_channel_write_dense_res_6_7_i_channel & ap_sync_channel_write_dense_res_6_6_i_channel & ap_sync_channel_write_dense_res_6_5_i_channel & ap_sync_channel_write_dense_res_6_4_i_channel & ap_sync_channel_write_dense_res_6_3_i_channel & ap_sync_channel_write_dense_res_6_2_i_channel & ap_sync_channel_write_dense_res_6_1_i_channel & ap_sync_channel_write_dense_res_6_19_i_channel & ap_sync_channel_write_dense_res_6_18_i_channel & ap_sync_channel_write_dense_res_6_17_i_channel & ap_sync_channel_write_dense_res_6_16_i_channel & ap_sync_channel_write_dense_res_6_15_i_channel & ap_sync_channel_write_dense_res_6_14_i_channel & ap_sync_channel_write_dense_res_6_13_i_channel & ap_sync_channel_write_dense_res_6_12_i_channel & ap_sync_channel_write_dense_res_6_11_i_channel & ap_sync_channel_write_dense_res_6_10_i_channel & ap_sync_channel_write_dense_res_6_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_ap_start = (dense_data_6_9_V_i_channel_empty_n & dense_data_6_8_V_i_channel_empty_n & dense_data_6_7_V_i_channel_empty_n & dense_data_6_6_V_i_channel_empty_n & dense_data_6_5_V_i_channel_empty_n & dense_data_6_4_V_i_channel_empty_n & dense_data_6_3_V_i_channel_empty_n & dense_data_6_2_V_i_channel_empty_n & dense_data_6_1_V_i_channel_empty_n & dense_data_6_14_V_i_channel_empty_n & dense_data_6_13_V_i_channel_empty_n & dense_data_6_12_V_i_channel_empty_n & dense_data_6_11_V_i_channel_empty_n & dense_data_6_10_V_i_channel_empty_n & dense_data_6_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_3_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_continue = (ap_sync_channel_write_dense_res_5_9_i_channel & ap_sync_channel_write_dense_res_5_8_i_channel & ap_sync_channel_write_dense_res_5_7_i_channel & ap_sync_channel_write_dense_res_5_6_i_channel & ap_sync_channel_write_dense_res_5_5_i_channel & ap_sync_channel_write_dense_res_5_4_i_channel & ap_sync_channel_write_dense_res_5_3_i_channel & ap_sync_channel_write_dense_res_5_2_i_channel & ap_sync_channel_write_dense_res_5_1_i_channel & ap_sync_channel_write_dense_res_5_19_i_channel & ap_sync_channel_write_dense_res_5_18_i_channel & ap_sync_channel_write_dense_res_5_17_i_channel & ap_sync_channel_write_dense_res_5_16_i_channel & ap_sync_channel_write_dense_res_5_15_i_channel & ap_sync_channel_write_dense_res_5_14_i_channel & ap_sync_channel_write_dense_res_5_13_i_channel & ap_sync_channel_write_dense_res_5_12_i_channel & ap_sync_channel_write_dense_res_5_11_i_channel & ap_sync_channel_write_dense_res_5_10_i_channel & ap_sync_channel_write_dense_res_5_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_ap_start = (dense_data_5_9_V_i_channel_empty_n & dense_data_5_8_V_i_channel_empty_n & dense_data_5_7_V_i_channel_empty_n & dense_data_5_6_V_i_channel_empty_n & dense_data_5_5_V_i_channel_empty_n & dense_data_5_4_V_i_channel_empty_n & dense_data_5_3_V_i_channel_empty_n & dense_data_5_2_V_i_channel_empty_n & dense_data_5_1_V_i_channel_empty_n & dense_data_5_14_V_i_channel_empty_n & dense_data_5_13_V_i_channel_empty_n & dense_data_5_12_V_i_channel_empty_n & dense_data_5_11_V_i_channel_empty_n & dense_data_5_10_V_i_channel_empty_n & dense_data_5_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_4_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_continue = (ap_sync_channel_write_dense_res_4_9_i_channel & ap_sync_channel_write_dense_res_4_8_i_channel & ap_sync_channel_write_dense_res_4_7_i_channel & ap_sync_channel_write_dense_res_4_6_i_channel & ap_sync_channel_write_dense_res_4_5_i_channel & ap_sync_channel_write_dense_res_4_4_i_channel & ap_sync_channel_write_dense_res_4_3_i_channel & ap_sync_channel_write_dense_res_4_2_i_channel & ap_sync_channel_write_dense_res_4_1_i_channel & ap_sync_channel_write_dense_res_4_19_i_channel & ap_sync_channel_write_dense_res_4_18_i_channel & ap_sync_channel_write_dense_res_4_17_i_channel & ap_sync_channel_write_dense_res_4_16_i_channel & ap_sync_channel_write_dense_res_4_15_i_channel & ap_sync_channel_write_dense_res_4_14_i_channel & ap_sync_channel_write_dense_res_4_13_i_channel & ap_sync_channel_write_dense_res_4_12_i_channel & ap_sync_channel_write_dense_res_4_11_i_channel & ap_sync_channel_write_dense_res_4_10_i_channel & ap_sync_channel_write_dense_res_4_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_ap_start = (dense_data_4_9_V_i_channel_empty_n & dense_data_4_8_V_i_channel_empty_n & dense_data_4_7_V_i_channel_empty_n & dense_data_4_6_V_i_channel_empty_n & dense_data_4_5_V_i_channel_empty_n & dense_data_4_4_V_i_channel_empty_n & dense_data_4_3_V_i_channel_empty_n & dense_data_4_2_V_i_channel_empty_n & dense_data_4_1_V_i_channel_empty_n & dense_data_4_14_V_i_channel_empty_n & dense_data_4_13_V_i_channel_empty_n & dense_data_4_12_V_i_channel_empty_n & dense_data_4_11_V_i_channel_empty_n & dense_data_4_10_V_i_channel_empty_n & dense_data_4_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_5_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_continue = (ap_sync_channel_write_dense_res_3_9_i_channel & ap_sync_channel_write_dense_res_3_8_i_channel & ap_sync_channel_write_dense_res_3_7_i_channel & ap_sync_channel_write_dense_res_3_6_i_channel & ap_sync_channel_write_dense_res_3_5_i_channel & ap_sync_channel_write_dense_res_3_4_i_channel & ap_sync_channel_write_dense_res_3_3_i_channel & ap_sync_channel_write_dense_res_3_2_i_channel & ap_sync_channel_write_dense_res_3_1_i_channel & ap_sync_channel_write_dense_res_3_19_i_channel & ap_sync_channel_write_dense_res_3_18_i_channel & ap_sync_channel_write_dense_res_3_17_i_channel & ap_sync_channel_write_dense_res_3_16_i_channel & ap_sync_channel_write_dense_res_3_15_i_channel & ap_sync_channel_write_dense_res_3_14_i_channel & ap_sync_channel_write_dense_res_3_13_i_channel & ap_sync_channel_write_dense_res_3_12_i_channel & ap_sync_channel_write_dense_res_3_11_i_channel & ap_sync_channel_write_dense_res_3_10_i_channel & ap_sync_channel_write_dense_res_3_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_ap_start = (dense_data_3_9_V_i_channel_empty_n & dense_data_3_8_V_i_channel_empty_n & dense_data_3_7_V_i_channel_empty_n & dense_data_3_6_V_i_channel_empty_n & dense_data_3_5_V_i_channel_empty_n & dense_data_3_4_V_i_channel_empty_n & dense_data_3_3_V_i_channel_empty_n & dense_data_3_2_V_i_channel_empty_n & dense_data_3_1_V_i_channel_empty_n & dense_data_3_14_V_i_channel_empty_n & dense_data_3_13_V_i_channel_empty_n & dense_data_3_12_V_i_channel_empty_n & dense_data_3_11_V_i_channel_empty_n & dense_data_3_10_V_i_channel_empty_n & dense_data_3_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_6_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_continue = (ap_sync_channel_write_dense_res_2_9_i_channel & ap_sync_channel_write_dense_res_2_8_i_channel & ap_sync_channel_write_dense_res_2_7_i_channel & ap_sync_channel_write_dense_res_2_6_i_channel & ap_sync_channel_write_dense_res_2_5_i_channel & ap_sync_channel_write_dense_res_2_4_i_channel & ap_sync_channel_write_dense_res_2_3_i_channel & ap_sync_channel_write_dense_res_2_2_i_channel & ap_sync_channel_write_dense_res_2_1_i_channel & ap_sync_channel_write_dense_res_2_19_i_channel & ap_sync_channel_write_dense_res_2_18_i_channel & ap_sync_channel_write_dense_res_2_17_i_channel & ap_sync_channel_write_dense_res_2_16_i_channel & ap_sync_channel_write_dense_res_2_15_i_channel & ap_sync_channel_write_dense_res_2_14_i_channel & ap_sync_channel_write_dense_res_2_13_i_channel & ap_sync_channel_write_dense_res_2_12_i_channel & ap_sync_channel_write_dense_res_2_11_i_channel & ap_sync_channel_write_dense_res_2_10_i_channel & ap_sync_channel_write_dense_res_2_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_ap_start = (dense_data_2_9_V_i_channel_empty_n & dense_data_2_8_V_i_channel_empty_n & dense_data_2_7_V_i_channel_empty_n & dense_data_2_6_V_i_channel_empty_n & dense_data_2_5_V_i_channel_empty_n & dense_data_2_4_V_i_channel_empty_n & dense_data_2_3_V_i_channel_empty_n & dense_data_2_2_V_i_channel_empty_n & dense_data_2_1_V_i_channel_empty_n & dense_data_2_14_V_i_channel_empty_n & dense_data_2_13_V_i_channel_empty_n & dense_data_2_12_V_i_channel_empty_n & dense_data_2_11_V_i_channel_empty_n & dense_data_2_10_V_i_channel_empty_n & dense_data_2_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_7_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_continue = (ap_sync_channel_write_dense_res_1_9_i_channel & ap_sync_channel_write_dense_res_1_8_i_channel & ap_sync_channel_write_dense_res_1_7_i_channel & ap_sync_channel_write_dense_res_1_6_i_channel & ap_sync_channel_write_dense_res_1_5_i_channel & ap_sync_channel_write_dense_res_1_4_i_channel & ap_sync_channel_write_dense_res_1_3_i_channel & ap_sync_channel_write_dense_res_1_2_i_channel & ap_sync_channel_write_dense_res_1_1_i_channel & ap_sync_channel_write_dense_res_1_19_i_channel & ap_sync_channel_write_dense_res_1_18_i_channel & ap_sync_channel_write_dense_res_1_17_i_channel & ap_sync_channel_write_dense_res_1_16_i_channel & ap_sync_channel_write_dense_res_1_15_i_channel & ap_sync_channel_write_dense_res_1_14_i_channel & ap_sync_channel_write_dense_res_1_13_i_channel & ap_sync_channel_write_dense_res_1_12_i_channel & ap_sync_channel_write_dense_res_1_11_i_channel & ap_sync_channel_write_dense_res_1_10_i_channel & ap_sync_channel_write_dense_res_1_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_ap_start = (dense_data_1_9_V_i_channel_empty_n & dense_data_1_8_V_i_channel_empty_n & dense_data_1_7_V_i_channel_empty_n & dense_data_1_6_V_i_channel_empty_n & dense_data_1_5_V_i_channel_empty_n & dense_data_1_4_V_i_channel_empty_n & dense_data_1_3_V_i_channel_empty_n & dense_data_1_2_V_i_channel_empty_n & dense_data_1_1_V_i_channel_empty_n & dense_data_1_14_V_i_channel_empty_n & dense_data_1_13_V_i_channel_empty_n & dense_data_1_12_V_i_channel_empty_n & dense_data_1_11_V_i_channel_empty_n & dense_data_1_10_V_i_channel_empty_n & dense_data_1_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_8_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_continue = (ap_sync_channel_write_dense_res_10_9_i_channel & ap_sync_channel_write_dense_res_10_8_i_channel & ap_sync_channel_write_dense_res_10_7_i_channel & ap_sync_channel_write_dense_res_10_6_i_channel & ap_sync_channel_write_dense_res_10_5_i_channel & ap_sync_channel_write_dense_res_10_4_i_channel & ap_sync_channel_write_dense_res_10_3_i_channel & ap_sync_channel_write_dense_res_10_2_i_channel & ap_sync_channel_write_dense_res_10_1_i_channel & ap_sync_channel_write_dense_res_10_19_i_channel & ap_sync_channel_write_dense_res_10_18_i_channel & ap_sync_channel_write_dense_res_10_17_i_channel & ap_sync_channel_write_dense_res_10_16_i_channel & ap_sync_channel_write_dense_res_10_15_i_channel & ap_sync_channel_write_dense_res_10_14_i_channel & ap_sync_channel_write_dense_res_10_13_i_channel & ap_sync_channel_write_dense_res_10_12_i_channel & ap_sync_channel_write_dense_res_10_11_i_channel & ap_sync_channel_write_dense_res_10_10_i_channel & ap_sync_channel_write_dense_res_10_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_ap_start = (dense_data_10_9_V_i_channel_empty_n & dense_data_10_8_V_i_channel_empty_n & dense_data_10_7_V_i_channel_empty_n & dense_data_10_6_V_i_channel_empty_n & dense_data_10_5_V_i_channel_empty_n & dense_data_10_4_V_i_channel_empty_n & dense_data_10_3_V_i_channel_empty_n & dense_data_10_2_V_i_channel_empty_n & dense_data_10_1_V_i_channel_empty_n & dense_data_10_14_V_i_channel_empty_n & dense_data_10_13_V_i_channel_empty_n & dense_data_10_12_V_i_channel_empty_n & dense_data_10_11_V_i_channel_empty_n & dense_data_10_10_V_i_channel_empty_n & dense_data_10_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_9_U0_start_write = 1'b0;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_continue = (ap_sync_channel_write_dense_res_9_9_i_channel & ap_sync_channel_write_dense_res_9_8_i_channel & ap_sync_channel_write_dense_res_9_7_i_channel & ap_sync_channel_write_dense_res_9_6_i_channel & ap_sync_channel_write_dense_res_9_5_i_channel & ap_sync_channel_write_dense_res_9_4_i_channel & ap_sync_channel_write_dense_res_9_3_i_channel & ap_sync_channel_write_dense_res_9_2_i_channel & ap_sync_channel_write_dense_res_9_1_i_channel & ap_sync_channel_write_dense_res_9_19_i_channel & ap_sync_channel_write_dense_res_9_18_i_channel & ap_sync_channel_write_dense_res_9_17_i_channel & ap_sync_channel_write_dense_res_9_16_i_channel & ap_sync_channel_write_dense_res_9_15_i_channel & ap_sync_channel_write_dense_res_9_14_i_channel & ap_sync_channel_write_dense_res_9_13_i_channel & ap_sync_channel_write_dense_res_9_12_i_channel & ap_sync_channel_write_dense_res_9_11_i_channel & ap_sync_channel_write_dense_res_9_10_i_channel & ap_sync_channel_write_dense_res_9_0_i_channel);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_ap_start = (dense_data_9_9_V_i_channel_empty_n & dense_data_9_8_V_i_channel_empty_n & dense_data_9_7_V_i_channel_empty_n & dense_data_9_6_V_i_channel_empty_n & dense_data_9_5_V_i_channel_empty_n & dense_data_9_4_V_i_channel_empty_n & dense_data_9_3_V_i_channel_empty_n & dense_data_9_2_V_i_channel_empty_n & dense_data_9_1_V_i_channel_empty_n & dense_data_9_14_V_i_channel_empty_n & dense_data_9_13_V_i_channel_empty_n & dense_data_9_12_V_i_channel_empty_n & dense_data_9_11_V_i_channel_empty_n & dense_data_9_10_V_i_channel_empty_n & dense_data_9_0_V_i_channel_empty_n);

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_full_n = 1'b1;

assign dense_resource_rf_leq_nin_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_1_0_U0_start_write = 1'b0;

assign res_0_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V;

assign res_0_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_0_V_ap_vld;

assign res_100_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V;

assign res_100_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_100_V_ap_vld;

assign res_101_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V;

assign res_101_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_101_V_ap_vld;

assign res_102_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V;

assign res_102_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_102_V_ap_vld;

assign res_103_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V;

assign res_103_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_103_V_ap_vld;

assign res_104_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V;

assign res_104_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_104_V_ap_vld;

assign res_105_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V;

assign res_105_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_105_V_ap_vld;

assign res_106_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V;

assign res_106_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_106_V_ap_vld;

assign res_107_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V;

assign res_107_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_107_V_ap_vld;

assign res_108_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V;

assign res_108_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_108_V_ap_vld;

assign res_109_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V;

assign res_109_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_109_V_ap_vld;

assign res_10_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V;

assign res_10_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_10_V_ap_vld;

assign res_110_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V;

assign res_110_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_110_V_ap_vld;

assign res_111_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V;

assign res_111_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_111_V_ap_vld;

assign res_112_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V;

assign res_112_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_112_V_ap_vld;

assign res_113_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V;

assign res_113_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_113_V_ap_vld;

assign res_114_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V;

assign res_114_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_114_V_ap_vld;

assign res_115_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V;

assign res_115_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_115_V_ap_vld;

assign res_116_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V;

assign res_116_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_116_V_ap_vld;

assign res_117_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V;

assign res_117_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_117_V_ap_vld;

assign res_118_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V;

assign res_118_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_118_V_ap_vld;

assign res_119_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V;

assign res_119_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_119_V_ap_vld;

assign res_11_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V;

assign res_11_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_11_V_ap_vld;

assign res_120_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V;

assign res_120_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_120_V_ap_vld;

assign res_121_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V;

assign res_121_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_121_V_ap_vld;

assign res_122_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V;

assign res_122_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_122_V_ap_vld;

assign res_123_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V;

assign res_123_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_123_V_ap_vld;

assign res_124_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V;

assign res_124_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_124_V_ap_vld;

assign res_125_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V;

assign res_125_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_125_V_ap_vld;

assign res_126_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V;

assign res_126_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_126_V_ap_vld;

assign res_127_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V;

assign res_127_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_127_V_ap_vld;

assign res_128_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V;

assign res_128_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_128_V_ap_vld;

assign res_129_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V;

assign res_129_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_129_V_ap_vld;

assign res_12_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V;

assign res_12_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_12_V_ap_vld;

assign res_130_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V;

assign res_130_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_130_V_ap_vld;

assign res_131_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V;

assign res_131_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_131_V_ap_vld;

assign res_132_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V;

assign res_132_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_132_V_ap_vld;

assign res_133_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V;

assign res_133_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_133_V_ap_vld;

assign res_134_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V;

assign res_134_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_134_V_ap_vld;

assign res_135_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V;

assign res_135_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_135_V_ap_vld;

assign res_136_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V;

assign res_136_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_136_V_ap_vld;

assign res_137_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V;

assign res_137_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_137_V_ap_vld;

assign res_138_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V;

assign res_138_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_138_V_ap_vld;

assign res_139_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V;

assign res_139_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_139_V_ap_vld;

assign res_13_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V;

assign res_13_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_13_V_ap_vld;

assign res_140_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V;

assign res_140_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_140_V_ap_vld;

assign res_141_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V;

assign res_141_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_141_V_ap_vld;

assign res_142_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V;

assign res_142_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_142_V_ap_vld;

assign res_143_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V;

assign res_143_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_143_V_ap_vld;

assign res_144_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V;

assign res_144_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_144_V_ap_vld;

assign res_145_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V;

assign res_145_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_145_V_ap_vld;

assign res_146_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V;

assign res_146_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_146_V_ap_vld;

assign res_147_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V;

assign res_147_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_147_V_ap_vld;

assign res_148_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V;

assign res_148_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_148_V_ap_vld;

assign res_149_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V;

assign res_149_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_149_V_ap_vld;

assign res_14_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V;

assign res_14_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_14_V_ap_vld;

assign res_150_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V;

assign res_150_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_150_V_ap_vld;

assign res_151_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V;

assign res_151_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_151_V_ap_vld;

assign res_152_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V;

assign res_152_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_152_V_ap_vld;

assign res_153_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V;

assign res_153_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_153_V_ap_vld;

assign res_154_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V;

assign res_154_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_154_V_ap_vld;

assign res_155_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V;

assign res_155_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_155_V_ap_vld;

assign res_156_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V;

assign res_156_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_156_V_ap_vld;

assign res_157_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V;

assign res_157_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_157_V_ap_vld;

assign res_158_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V;

assign res_158_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_158_V_ap_vld;

assign res_159_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V;

assign res_159_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_159_V_ap_vld;

assign res_15_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V;

assign res_15_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_15_V_ap_vld;

assign res_160_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V;

assign res_160_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_160_V_ap_vld;

assign res_161_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V;

assign res_161_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_161_V_ap_vld;

assign res_162_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V;

assign res_162_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_162_V_ap_vld;

assign res_163_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V;

assign res_163_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_163_V_ap_vld;

assign res_164_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V;

assign res_164_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_164_V_ap_vld;

assign res_165_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V;

assign res_165_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_165_V_ap_vld;

assign res_166_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V;

assign res_166_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_166_V_ap_vld;

assign res_167_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V;

assign res_167_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_167_V_ap_vld;

assign res_168_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V;

assign res_168_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_168_V_ap_vld;

assign res_169_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V;

assign res_169_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_169_V_ap_vld;

assign res_16_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V;

assign res_16_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_16_V_ap_vld;

assign res_170_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V;

assign res_170_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_170_V_ap_vld;

assign res_171_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V;

assign res_171_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_171_V_ap_vld;

assign res_172_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V;

assign res_172_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_172_V_ap_vld;

assign res_173_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V;

assign res_173_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_173_V_ap_vld;

assign res_174_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V;

assign res_174_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_174_V_ap_vld;

assign res_175_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V;

assign res_175_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_175_V_ap_vld;

assign res_176_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V;

assign res_176_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_176_V_ap_vld;

assign res_177_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V;

assign res_177_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_177_V_ap_vld;

assign res_178_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V;

assign res_178_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_178_V_ap_vld;

assign res_179_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V;

assign res_179_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_179_V_ap_vld;

assign res_17_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V;

assign res_17_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_17_V_ap_vld;

assign res_180_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V;

assign res_180_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_180_V_ap_vld;

assign res_181_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V;

assign res_181_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_181_V_ap_vld;

assign res_182_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V;

assign res_182_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_182_V_ap_vld;

assign res_183_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V;

assign res_183_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_183_V_ap_vld;

assign res_184_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V;

assign res_184_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_184_V_ap_vld;

assign res_185_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V;

assign res_185_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_185_V_ap_vld;

assign res_186_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V;

assign res_186_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_186_V_ap_vld;

assign res_187_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V;

assign res_187_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_187_V_ap_vld;

assign res_188_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V;

assign res_188_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_188_V_ap_vld;

assign res_189_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V;

assign res_189_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_189_V_ap_vld;

assign res_18_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V;

assign res_18_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_18_V_ap_vld;

assign res_190_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V;

assign res_190_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_190_V_ap_vld;

assign res_191_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V;

assign res_191_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_191_V_ap_vld;

assign res_192_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V;

assign res_192_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_192_V_ap_vld;

assign res_193_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V;

assign res_193_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_193_V_ap_vld;

assign res_194_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V;

assign res_194_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_194_V_ap_vld;

assign res_195_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V;

assign res_195_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_195_V_ap_vld;

assign res_196_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V;

assign res_196_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_196_V_ap_vld;

assign res_197_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V;

assign res_197_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_197_V_ap_vld;

assign res_198_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V;

assign res_198_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_198_V_ap_vld;

assign res_199_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V;

assign res_199_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_199_V_ap_vld;

assign res_19_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V;

assign res_19_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_19_V_ap_vld;

assign res_1_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V;

assign res_1_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_1_V_ap_vld;

assign res_20_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V;

assign res_20_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_20_V_ap_vld;

assign res_21_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V;

assign res_21_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_21_V_ap_vld;

assign res_22_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V;

assign res_22_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_22_V_ap_vld;

assign res_23_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V;

assign res_23_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_23_V_ap_vld;

assign res_24_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V;

assign res_24_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_24_V_ap_vld;

assign res_25_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V;

assign res_25_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_25_V_ap_vld;

assign res_26_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V;

assign res_26_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_26_V_ap_vld;

assign res_27_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V;

assign res_27_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_27_V_ap_vld;

assign res_28_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V;

assign res_28_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_28_V_ap_vld;

assign res_29_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V;

assign res_29_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_29_V_ap_vld;

assign res_2_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V;

assign res_2_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_2_V_ap_vld;

assign res_30_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V;

assign res_30_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_30_V_ap_vld;

assign res_31_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V;

assign res_31_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_31_V_ap_vld;

assign res_32_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V;

assign res_32_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_32_V_ap_vld;

assign res_33_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V;

assign res_33_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_33_V_ap_vld;

assign res_34_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V;

assign res_34_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_34_V_ap_vld;

assign res_35_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V;

assign res_35_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_35_V_ap_vld;

assign res_36_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V;

assign res_36_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_36_V_ap_vld;

assign res_37_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V;

assign res_37_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_37_V_ap_vld;

assign res_38_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V;

assign res_38_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_38_V_ap_vld;

assign res_39_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V;

assign res_39_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_39_V_ap_vld;

assign res_3_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V;

assign res_3_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_3_V_ap_vld;

assign res_40_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V;

assign res_40_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_40_V_ap_vld;

assign res_41_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V;

assign res_41_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_41_V_ap_vld;

assign res_42_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V;

assign res_42_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_42_V_ap_vld;

assign res_43_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V;

assign res_43_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_43_V_ap_vld;

assign res_44_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V;

assign res_44_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_44_V_ap_vld;

assign res_45_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V;

assign res_45_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_45_V_ap_vld;

assign res_46_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V;

assign res_46_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_46_V_ap_vld;

assign res_47_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V;

assign res_47_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_47_V_ap_vld;

assign res_48_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V;

assign res_48_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_48_V_ap_vld;

assign res_49_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V;

assign res_49_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_49_V_ap_vld;

assign res_4_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V;

assign res_4_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_4_V_ap_vld;

assign res_50_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V;

assign res_50_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_50_V_ap_vld;

assign res_51_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V;

assign res_51_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_51_V_ap_vld;

assign res_52_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V;

assign res_52_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_52_V_ap_vld;

assign res_53_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V;

assign res_53_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_53_V_ap_vld;

assign res_54_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V;

assign res_54_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_54_V_ap_vld;

assign res_55_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V;

assign res_55_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_55_V_ap_vld;

assign res_56_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V;

assign res_56_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_56_V_ap_vld;

assign res_57_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V;

assign res_57_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_57_V_ap_vld;

assign res_58_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V;

assign res_58_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_58_V_ap_vld;

assign res_59_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V;

assign res_59_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_59_V_ap_vld;

assign res_5_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V;

assign res_5_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_5_V_ap_vld;

assign res_60_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V;

assign res_60_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_60_V_ap_vld;

assign res_61_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V;

assign res_61_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_61_V_ap_vld;

assign res_62_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V;

assign res_62_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_62_V_ap_vld;

assign res_63_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V;

assign res_63_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_63_V_ap_vld;

assign res_64_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V;

assign res_64_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_64_V_ap_vld;

assign res_65_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V;

assign res_65_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_65_V_ap_vld;

assign res_66_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V;

assign res_66_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_66_V_ap_vld;

assign res_67_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V;

assign res_67_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_67_V_ap_vld;

assign res_68_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V;

assign res_68_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_68_V_ap_vld;

assign res_69_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V;

assign res_69_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_69_V_ap_vld;

assign res_6_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V;

assign res_6_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_6_V_ap_vld;

assign res_70_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V;

assign res_70_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_70_V_ap_vld;

assign res_71_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V;

assign res_71_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_71_V_ap_vld;

assign res_72_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V;

assign res_72_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_72_V_ap_vld;

assign res_73_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V;

assign res_73_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_73_V_ap_vld;

assign res_74_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V;

assign res_74_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_74_V_ap_vld;

assign res_75_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V;

assign res_75_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_75_V_ap_vld;

assign res_76_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V;

assign res_76_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_76_V_ap_vld;

assign res_77_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V;

assign res_77_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_77_V_ap_vld;

assign res_78_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V;

assign res_78_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_78_V_ap_vld;

assign res_79_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V;

assign res_79_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_79_V_ap_vld;

assign res_7_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V;

assign res_7_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_7_V_ap_vld;

assign res_80_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V;

assign res_80_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_80_V_ap_vld;

assign res_81_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V;

assign res_81_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_81_V_ap_vld;

assign res_82_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V;

assign res_82_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_82_V_ap_vld;

assign res_83_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V;

assign res_83_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_83_V_ap_vld;

assign res_84_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V;

assign res_84_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_84_V_ap_vld;

assign res_85_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V;

assign res_85_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_85_V_ap_vld;

assign res_86_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V;

assign res_86_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_86_V_ap_vld;

assign res_87_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V;

assign res_87_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_87_V_ap_vld;

assign res_88_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V;

assign res_88_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_88_V_ap_vld;

assign res_89_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V;

assign res_89_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_89_V_ap_vld;

assign res_8_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V;

assign res_8_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_8_V_ap_vld;

assign res_90_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V;

assign res_90_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_90_V_ap_vld;

assign res_91_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V;

assign res_91_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_91_V_ap_vld;

assign res_92_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V;

assign res_92_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_92_V_ap_vld;

assign res_93_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V;

assign res_93_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_93_V_ap_vld;

assign res_94_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V;

assign res_94_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_94_V_ap_vld;

assign res_95_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V;

assign res_95_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_95_V_ap_vld;

assign res_96_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V;

assign res_96_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_96_V_ap_vld;

assign res_97_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V;

assign res_97_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_97_V_ap_vld;

assign res_98_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V;

assign res_98_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_98_V_ap_vld;

assign res_99_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V;

assign res_99_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_99_V_ap_vld;

assign res_9_V = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V;

assign res_9_V_ap_vld = conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_res_9_V_ap_vld;

endmodule //conv_1d_latency_cl_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
