{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 23:23:40 2011 " "Info: Processing started: Mon Nov 14 23:23:40 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE0_Default -c DE0_Default --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 250.0 MHz 500.0 MHz " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 62.5 MHz 500.0 MHz " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 62.5 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] 200.0 MHz 500.0 MHz " "Warning: PLL \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\]\" input frequency requirement of 200.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] 250.0 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 250.0 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] 6.52 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 6.52 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 0.2 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 0.2 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 0.01 MHz 500.0 MHz " "Warning: PLL \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" input frequency requirement of 0.01 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 0.12 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" input frequency requirement of 0.12 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_PLL_CONFLICTING_GLOBAL_FMAX" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 0.46 MHz 500.0 MHz " "Warning: PLL \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" input frequency requirement of 0.46 MHz overrides default required fmax of 500.0 MHz -- Slack information will be reported" {  } {  } 0 0 "PLL \"%1!s!\" input frequency requirement of %2!s! overrides default required fmax of %3!s! -- Slack information will be reported" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "38 " "Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "RandomSeq:inst8\|CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"RandomSeq:inst8\|CLKD16:inst10\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "RandomSeq:inst8\|CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst22\|CLKout " "Info: Detected ripple clock \"CLKD16:inst22\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst22\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst5\|CLKout " "Info: Detected ripple clock \"CLKD16:inst5\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst5\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst10\|CLKout " "Info: Detected ripple clock \"CLKD16:inst10\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst10\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst12\|CLKout " "Info: Detected ripple clock \"CLKD16:inst12\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst12\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLKD16:inst21\|CLKout " "Info: Detected ripple clock \"CLKD16:inst21\|CLKout\" as buffer" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLKD16:inst21\|CLKout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[0\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[0\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[0\] " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[0\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SetTrigTime " "Info: Detected ripple clock \"Decode:inst3\|SetTrigTime\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 14 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SetTrigTime" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SoftReload " "Info: Detected ripple clock \"Decode:inst3\|SoftReload\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SoftReload" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~3 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~3\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[1\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[1\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~0 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~0\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyRx:inst1\|DataReady " "Info: Detected ripple clock \"MyRx:inst1\|DataReady\" as buffer" {  } { { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyRx:inst1\|DataReady" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[2\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[2\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MyUart:inst15\|RdCLK " "Info: Detected ripple clock \"MyUart:inst15\|RdCLK\" as buffer" {  } { { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "MyUart:inst15\|RdCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Decode:inst3\|SerPLL " "Info: Detected ripple clock \"Decode:inst3\|SerPLL\" as buffer" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decode:inst3\|SerPLL" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OutputController:inst13\|RD " "Info: Detected ripple clock \"OutputController:inst13\|RD\" as buffer" {  } { { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "OutputController:inst13\|RD" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|sel " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|sel\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 33 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|sel" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] " "Info: Detected ripple clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|21mux:inst16\|5 " "Info: Detected gated clock \"AllStore:inst2\|21mux:inst16\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|21mux:inst16\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] " "Info: Detected gated clock \"PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]\" as buffer" {  } { { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "core:inst14\|ENWFIFO " "Info: Detected ripple clock \"core:inst14\|ENWFIFO\" as buffer" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "core:inst14\|ENWFIFO" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "AllStore:inst2\|inst2~0 " "Info: Detected gated clock \"AllStore:inst2\|inst2~0\" as buffer" {  } { { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "AllStore:inst2\|inst2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate -10.635 ns " "Info: Slack time is -10.635 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-4.695 ns + Largest register register " "Info: + Largest register to register requirement is -4.695 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.511 ns + Largest " "Info: + Largest clock skew is -6.511 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] destination 8.086 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 8.086 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.241 ns) 0.631 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1 4 COMB LCCOMB_X30_Y23_N26 1 " "Info: 4: + IC(0.476 ns) + CELL(0.241 ns) = 0.631 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.242 ns) 1.079 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2 5 COMB LCCOMB_X30_Y23_N8 1 " "Info: 5: + IC(0.206 ns) + CELL(0.242 ns) = 1.079 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.381 ns) 2.932 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 6 COMB LCCOMB_X23_Y15_N8 6 " "Info: 6: + IC(1.472 ns) + CELL(0.381 ns) = 2.932 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 4.084 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 7 REG FF_X22_Y15_N5 1 " "Info: 7: + IC(0.419 ns) + CELL(0.733 ns) = 4.084 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 4.453 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 8 COMB LCCOMB_X22_Y15_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.369 ns) = 4.453 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.130 ns) 5.546 ns AllStore:inst2\|21mux:inst16\|5 9 COMB LCCOMB_X21_Y7_N6 1 " "Info: 9: + IC(0.963 ns) + CELL(0.130 ns) = 5.546 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 6.604 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 10 COMB CLKCTRL_G15 709 " "Info: 10: + IC(1.058 ns) + CELL(0.000 ns) = 6.604 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 8.086 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 11 REG FF_X24_Y7_N11 1 " "Info: 11: + IC(0.948 ns) + CELL(0.534 ns) = 8.086 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 28.67 % ) " "Info: Total cell delay = 3.363 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.369 ns ( 71.33 % ) " "Info: Total interconnect delay = 8.369 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.206ns 1.472ns 0.419ns 0.000ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.241ns 0.242ns 0.381ns 0.733ns 0.369ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 14.597 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 14.597 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 4.483 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 4.483 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 5.324 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 5.933 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 5.933 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 7.495 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 7.495 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 8.647 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 8.647 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 9.016 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 9.016 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 10.512 ns core:inst14\|ENWFIFO 11 REG FF_X22_Y11_N19 6 " "Info: 11: + IC(0.763 ns) + CELL(0.733 ns) = 10.512 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 10.946 ns AllStore:inst2\|inst2~0 12 COMB LCCOMB_X22_Y11_N28 38 " "Info: 12: + IC(0.304 ns) + CELL(0.130 ns) = 10.946 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 12.057 ns AllStore:inst2\|21mux:inst16\|5 13 COMB LCCOMB_X21_Y7_N6 1 " "Info: 13: + IC(0.764 ns) + CELL(0.347 ns) = 12.057 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 13.115 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 14 COMB CLKCTRL_G15 709 " "Info: 14: + IC(1.058 ns) + CELL(0.000 ns) = 13.115 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 14.597 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 15 REG FF_X22_Y7_N19 3 " "Info: 15: + IC(0.948 ns) + CELL(0.534 ns) = 14.597 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.790 ns ( 34.07 % ) " "Info: Total cell delay = 5.790 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 65.93 % ) " "Info: Total interconnect delay = 11.205 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.206ns 1.472ns 0.419ns 0.000ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.241ns 0.242ns 0.381ns 0.733ns 0.369ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.206ns 1.472ns 0.419ns 0.000ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.241ns 0.242ns 0.381ns 0.733ns 0.369ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Longest register register " "Info: - Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 1 REG FF_X22_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.446 ns) 1.905 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT 2 COMB LCCOMB_X22_Y7_N18 1 " "Info: 2: + IC(1.459 ns) + CELL(0.446 ns) = 1.905 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.360 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.455 ns) = 2.360 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.243 ns) 4.227 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119 4 COMB LCCOMB_X22_Y7_N24 1 " "Info: 4: + IC(1.624 ns) + CELL(0.243 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.369 ns) 4.990 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279 5 COMB LCCOMB_X23_Y7_N8 2 " "Info: 5: + IC(0.394 ns) + CELL(0.369 ns) = 4.990 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.342 ns) 5.940 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 6 REG FF_X24_Y7_N11 1 " "Info: 6: + IC(0.608 ns) + CELL(0.342 ns) = 5.940 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.23 % ) " "Info: Total cell delay = 1.855 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.085 ns ( 68.77 % ) " "Info: Total interconnect delay = 4.085 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.086 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.206ns 1.472ns 0.419ns 0.000ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.241ns 0.242ns 0.381ns 0.733ns 0.369ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' 6673 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' along 6673 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] register AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] -10.549 ns " "Info: Slack time is -10.549 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]\" and destination register \"AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-8.945 ns + Largest register register " "Info: + Largest register to register requirement is -8.945 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.761 ns + Largest " "Info: + Largest clock skew is -10.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] destination 2.936 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 2.936 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G6 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G6; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.130 ns) -0.331 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 3 COMB LCCOMB_X22_Y15_N18 1 " "Info: 3: + IC(1.319 ns) + CELL(0.130 ns) = -0.331 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 1.424 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 4 COMB CLKCTRL_G4 64 " "Info: 4: + IC(1.755 ns) + CELL(0.000 ns) = 1.424 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.534 ns) 2.936 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 5 REG FF_X19_Y4_N5 4 " "Info: 5: + IC(0.978 ns) + CELL(0.534 ns) = 2.936 ns; Loc. = FF_X19_Y4_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.664 ns ( 10.09 % ) " "Info: Total cell delay = 0.664 ns ( 10.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.918 ns ( 89.91 % ) " "Info: Total interconnect delay = 5.918 ns ( 89.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 13.697 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 13.697 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\] 12 REG FF_X22_Y15_N23 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N23; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 10.430 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 13 COMB LCCOMB_X22_Y15_N18 1 " "Info: 13: + IC(0.292 ns) + CELL(0.243 ns) = 10.430 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 12.185 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 14 COMB CLKCTRL_G4 64 " "Info: 14: + IC(1.755 ns) + CELL(0.000 ns) = 12.185 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.534 ns) 13.697 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 15 REG FF_X19_Y4_N7 5 " "Info: 15: + IC(0.978 ns) + CELL(0.534 ns) = 13.697 ns; Loc. = FF_X19_Y4_N7; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.521 ns ( 37.60 % ) " "Info: Total cell delay = 6.521 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.822 ns ( 62.40 % ) " "Info: Total interconnect delay = 10.822 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.604 ns - Longest register register " "Info: - Longest register to register delay is 1.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] 1 REG FF_X19_Y4_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X19_Y4_N7; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.243 ns) 1.513 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X19_Y4_N4 1 " "Info: 2: + IC(1.270 ns) + CELL(0.243 ns) = 1.513 ns; Loc. = LCCOMB_X19_Y4_N4; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.513 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.604 ns AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG FF_X19_Y4_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.604 ns; Loc. = FF_X19_Y4_N5; Fanout = 4; REG Node = 'AllStore:inst2\|QSignal:inst3\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.334 ns ( 20.82 % ) " "Info: Total cell delay = 0.334 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.270 ns ( 79.18 % ) " "Info: Total interconnect delay = 1.270 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.604 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.270ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.936 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.697 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 0.978ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.604 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.604 ns" { AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]~feeder {} AllStore:inst2|QSignal:inst3|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 1.270ns 0.000ns } { 0.000ns 0.243ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]' 48 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]' along 48 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate -15.132 ns " "Info: Slack time is -15.132 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-9.192 ns + Largest register register " "Info: + Largest register to register requirement is -9.192 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.008 ns + Largest " "Info: + Largest clock skew is -11.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] destination 3.589 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 3.589 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) -0.044 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = -0.044 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.130 ns) 1.049 ns AllStore:inst2\|21mux:inst16\|5 4 COMB LCCOMB_X21_Y7_N6 1 " "Info: 4: + IC(0.963 ns) + CELL(0.130 ns) = 1.049 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 2.107 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 5 COMB CLKCTRL_G15 709 " "Info: 5: + IC(1.058 ns) + CELL(0.000 ns) = 2.107 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 3.589 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 6 REG FF_X24_Y7_N11 1 " "Info: 6: + IC(0.948 ns) + CELL(0.534 ns) = 3.589 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 14.25 % ) " "Info: Total cell delay = 1.031 ns ( 14.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.204 ns ( 85.75 % ) " "Info: Total interconnect delay = 6.204 ns ( 85.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 1.369ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.367ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 14.597 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 14.597 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 4.483 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 4.483 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 5.324 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 5.933 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 5.933 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 7.495 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 7.495 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 8.647 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 8.647 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 9.016 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 9.016 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 10.512 ns core:inst14\|ENWFIFO 11 REG FF_X22_Y11_N19 6 " "Info: 11: + IC(0.763 ns) + CELL(0.733 ns) = 10.512 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 10.946 ns AllStore:inst2\|inst2~0 12 COMB LCCOMB_X22_Y11_N28 38 " "Info: 12: + IC(0.304 ns) + CELL(0.130 ns) = 10.946 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 12.057 ns AllStore:inst2\|21mux:inst16\|5 13 COMB LCCOMB_X21_Y7_N6 1 " "Info: 13: + IC(0.764 ns) + CELL(0.347 ns) = 12.057 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 13.115 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 14 COMB CLKCTRL_G15 709 " "Info: 14: + IC(1.058 ns) + CELL(0.000 ns) = 13.115 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 14.597 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 15 REG FF_X22_Y7_N19 3 " "Info: 15: + IC(0.948 ns) + CELL(0.534 ns) = 14.597 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.790 ns ( 34.07 % ) " "Info: Total cell delay = 5.790 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 65.93 % ) " "Info: Total interconnect delay = 11.205 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 1.369ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.367ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 1.369ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.367ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Longest register register " "Info: - Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 1 REG FF_X22_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.446 ns) 1.905 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT 2 COMB LCCOMB_X22_Y7_N18 1 " "Info: 2: + IC(1.459 ns) + CELL(0.446 ns) = 1.905 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.360 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.455 ns) = 2.360 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.243 ns) 4.227 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119 4 COMB LCCOMB_X22_Y7_N24 1 " "Info: 4: + IC(1.624 ns) + CELL(0.243 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.369 ns) 4.990 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279 5 COMB LCCOMB_X23_Y7_N8 2 " "Info: 5: + IC(0.394 ns) + CELL(0.369 ns) = 4.990 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.342 ns) 5.940 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 6 REG FF_X24_Y7_N11 1 " "Info: 6: + IC(0.608 ns) + CELL(0.342 ns) = 5.940 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.23 % ) " "Info: Total cell delay = 1.855 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.085 ns ( 68.77 % ) " "Info: Total interconnect delay = 4.085 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.866ns 1.369ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.367ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.597 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' 6588 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' along 6588 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\] " "Info: No valid register-to-register data paths exist for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[4\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\] " "Info: No valid register-to-register data paths exist for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] register RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895 register RandomSeq:inst8\|4count:inst4\|45 4.998 us " "Info: Slack time is 4.998 us for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895\" and destination register \"RandomSeq:inst8\|4count:inst4\|45\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "437.25 MHz 2.287 ns " "Info: Fmax is 437.25 MHz (period= 2.287 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4999.706 ns + Largest register register " "Info: + Largest register to register requirement is 4999.706 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5000.000 ns + " "Info: + Setup relationship between source and destination is 5000.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 5346.667 ns " "Info: + Latch edge is 5346.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 5000.000 ns 346.667 ns  50 " "Info: Clock period of Destination clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 5000.000 ns with  offset of 346.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 24.960 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 24.960 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 346.667 ns " "Info: - Launch edge is 346.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 5000.000 ns 346.667 ns  50 " "Info: Clock period of Source clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 5000.000 ns with  offset of 346.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 24.960 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 24.960 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.015 ns + Largest " "Info: + Largest clock skew is -0.015 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.372 ns + Shortest register " "Info: + Shortest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G12 21 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.488 ns) 3.372 ns RandomSeq:inst8\|4count:inst4\|45 3 REG DDIOOUTCELL_X32_Y0_N32 1 " "Info: 3: + IC(1.005 ns) + CELL(0.488 ns) = 3.372 ns; Loc. = DDIOOUTCELL_X32_Y0_N32; Fanout = 1; REG Node = 'RandomSeq:inst8\|4count:inst4\|45'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 14.47 % ) " "Info: Total cell delay = 0.488 ns ( 14.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.884 ns ( 85.53 % ) " "Info: Total interconnect delay = 2.884 ns ( 85.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 1.879ns 1.005ns } { 0.000ns 0.000ns 0.488ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.387 ns - Longest register " "Info: - Longest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G12 21 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 3.387 ns RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895 3 REG FF_X16_Y1_N13 6 " "Info: 3: + IC(0.974 ns) + CELL(0.534 ns) = 3.387 ns; Loc. = FF_X16_Y1_N13; Fanout = 6; REG Node = 'RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.77 % ) " "Info: Total cell delay = 0.534 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.853 ns ( 84.23 % ) " "Info: Total interconnect delay = 2.853 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 1.879ns 1.005ns } { 0.000ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.080 ns - " "Info: - Micro setup delay of destination is 0.080 ns" {  } { { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 1.879ns 1.005ns } { 0.000ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.993 ns - Longest register register " "Info: - Longest register to register delay is 1.993 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895 1 REG FF_X16_Y1_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N13; Fanout = 6; REG Node = 'RandomSeq:inst8\|4count:inst4\|45~0_OTERM1895'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.130 ns) 0.488 ns RandomSeq:inst8\|4count:inst4\|45~0_NEW_REG1894_RTM01896 2 COMB LCCOMB_X16_Y1_N30 1 " "Info: 2: + IC(0.358 ns) + CELL(0.130 ns) = 0.488 ns; Loc. = LCCOMB_X16_Y1_N30; Fanout = 1; COMB Node = 'RandomSeq:inst8\|4count:inst4\|45~0_NEW_REG1894_RTM01896'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.408 ns) 1.993 ns RandomSeq:inst8\|4count:inst4\|45 3 REG DDIOOUTCELL_X32_Y0_N32 1 " "Info: 3: + IC(1.097 ns) + CELL(0.408 ns) = 1.993 ns; Loc. = DDIOOUTCELL_X32_Y0_N32; Fanout = 1; REG Node = 'RandomSeq:inst8\|4count:inst4\|45'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.505 ns" { RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.538 ns ( 26.99 % ) " "Info: Total cell delay = 0.538 ns ( 26.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.455 ns ( 73.01 % ) " "Info: Total interconnect delay = 1.455 ns ( 73.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.993 ns" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 0.358ns 1.097ns } { 0.000ns 0.130ns 0.408ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.372 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 1.879ns 1.005ns } { 0.000ns 0.000ns 0.488ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|45~0_OTERM1895 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.993 ns" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 RandomSeq:inst8|4count:inst4|45 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.993 ns" { RandomSeq:inst8|4count:inst4|45~0_OTERM1895 {} RandomSeq:inst8|4count:inst4|45~0_NEW_REG1894_RTM01896 {} RandomSeq:inst8|4count:inst4|45 {} } { 0.000ns 0.358ns 1.097ns } { 0.000ns 0.130ns 0.408ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] register RandomSeq:inst8\|CLKD16:inst12\|step\[0\] register RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 99.999 us " "Info: Slack time is 99.999 us for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"RandomSeq:inst8\|CLKD16:inst12\|step\[0\]\" and destination register \"RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "500.0 MHz " "Info: Fmax is restricted to 500.0 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99999.816 ns + Largest register register " "Info: + Largest register to register requirement is 99999.816 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100000.000 ns + " "Info: + Setup relationship between source and destination is 100000.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100000.000 ns " "Info: + Latch edge is 100000.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 100000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 100000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] destination 4.455 ns + Shortest register " "Info: + Shortest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G14 5 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) 3.573 ns RandomSeq:inst8\|CLKD16:inst10\|CLKout 3 REG FF_X40_Y1_N21 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = 3.573 ns; Loc. = FF_X40_Y1_N21; Fanout = 6; REG Node = 'RandomSeq:inst8\|CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.534 ns) 4.455 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 4 REG FF_X40_Y1_N15 2 " "Info: 4: + IC(0.348 ns) + CELL(0.534 ns) = 4.455 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.44 % ) " "Info: Total cell delay = 1.267 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 71.56 % ) " "Info: Total interconnect delay = 3.188 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] source 4.455 ns - Longest register " "Info: - Longest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G14 5 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) 3.573 ns RandomSeq:inst8\|CLKD16:inst10\|CLKout 3 REG FF_X40_Y1_N21 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = 3.573 ns; Loc. = FF_X40_Y1_N21; Fanout = 6; REG Node = 'RandomSeq:inst8\|CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.534 ns) 4.455 ns RandomSeq:inst8\|CLKD16:inst12\|step\[0\] 4 REG FF_X40_Y1_N27 4 " "Info: 4: + IC(0.348 ns) + CELL(0.534 ns) = 4.455 ns; Loc. = FF_X40_Y1_N27; Fanout = 4; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.44 % ) " "Info: Total cell delay = 1.267 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 71.56 % ) " "Info: Total interconnect delay = 3.188 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|step[0] {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|step[0] {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|step[0] {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns - Longest register register " "Info: - Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|CLKD16:inst12\|step\[0\] 1 REG FF_X40_Y1_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X40_Y1_N27; Fanout = 4; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|step\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.243 ns) 0.561 ns RandomSeq:inst8\|CLKD16:inst12\|Add0~1 2 COMB LCCOMB_X40_Y1_N8 2 " "Info: 2: + IC(0.318 ns) + CELL(0.243 ns) = 0.561 ns; Loc. = LCCOMB_X40_Y1_N8; Fanout = 2; COMB Node = 'RandomSeq:inst8\|CLKD16:inst12\|Add0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { RandomSeq:inst8|CLKD16:inst12|step[0] RandomSeq:inst8|CLKD16:inst12|Add0~1 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.308 ns) 1.122 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0 3 COMB LCCOMB_X40_Y1_N14 1 " "Info: 3: + IC(0.253 ns) + CELL(0.308 ns) = 1.122 ns; Loc. = LCCOMB_X40_Y1_N14; Fanout = 1; COMB Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { RandomSeq:inst8|CLKD16:inst12|Add0~1 RandomSeq:inst8|CLKD16:inst12|CLKout~0 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.213 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 4 REG FF_X40_Y1_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.213 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.642 ns ( 52.93 % ) " "Info: Total cell delay = 0.642 ns ( 52.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.571 ns ( 47.07 % ) " "Info: Total interconnect delay = 0.571 ns ( 47.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { RandomSeq:inst8|CLKD16:inst12|step[0] RandomSeq:inst8|CLKD16:inst12|Add0~1 RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { RandomSeq:inst8|CLKD16:inst12|step[0] {} RandomSeq:inst8|CLKD16:inst12|Add0~1 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 0.318ns 0.253ns 0.000ns } { 0.000ns 0.243ns 0.308ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|step[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|step[0] {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { RandomSeq:inst8|CLKD16:inst12|step[0] RandomSeq:inst8|CLKD16:inst12|Add0~1 RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { RandomSeq:inst8|CLKD16:inst12|step[0] {} RandomSeq:inst8|CLKD16:inst12|Add0~1 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 0.318ns 0.253ns 0.000ns } { 0.000ns 0.243ns 0.308ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate -12.236 ns " "Info: Slack time is -12.236 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-6.296 ns + Largest register register " "Info: + Largest register to register requirement is -6.296 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "4.000 ns + " "Info: + Setup relationship between source and destination is 4.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.112 ns + Largest " "Info: + Largest clock skew is -10.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 5.733 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 5.733 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 20 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 20; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.733 ns) 1.170 ns MyUart:inst15\|RdCLK 3 REG FF_X22_Y4_N9 2 " "Info: 3: + IC(0.959 ns) + CELL(0.733 ns) = 1.170 ns; Loc. = FF_X22_Y4_N9; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.733 ns) 2.658 ns OutputController:inst13\|RD 4 REG FF_X21_Y7_N23 1 " "Info: 4: + IC(0.755 ns) + CELL(0.733 ns) = 2.658 ns; Loc. = FF_X21_Y7_N23; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 3.193 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X21_Y7_N6 1 " "Info: 5: + IC(0.292 ns) + CELL(0.243 ns) = 3.193 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 4.251 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G15 709 " "Info: 6: + IC(1.058 ns) + CELL(0.000 ns) = 4.251 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 5.733 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 7 REG FF_X24_Y7_N11 1 " "Info: 7: + IC(0.948 ns) + CELL(0.534 ns) = 5.733 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.243 ns ( 27.59 % ) " "Info: Total cell delay = 2.243 ns ( 27.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.888 ns ( 72.41 % ) " "Info: Total interconnect delay = 5.888 ns ( 72.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 15.845 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 15.845 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 11.760 ns core:inst14\|ENWFIFO 14 REG FF_X22_Y11_N19 6 " "Info: 14: + IC(0.763 ns) + CELL(0.733 ns) = 11.760 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 12.194 ns AllStore:inst2\|inst2~0 15 COMB LCCOMB_X22_Y11_N28 38 " "Info: 15: + IC(0.304 ns) + CELL(0.130 ns) = 12.194 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 13.305 ns AllStore:inst2\|21mux:inst16\|5 16 COMB LCCOMB_X21_Y7_N6 1 " "Info: 16: + IC(0.764 ns) + CELL(0.347 ns) = 13.305 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 14.363 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 17 COMB CLKCTRL_G15 709 " "Info: 17: + IC(1.058 ns) + CELL(0.000 ns) = 14.363 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 15.845 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 18 REG FF_X22_Y7_N19 3 " "Info: 18: + IC(0.948 ns) + CELL(0.534 ns) = 15.845 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.857 ns ( 40.31 % ) " "Info: Total cell delay = 7.857 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.634 ns ( 59.69 % ) " "Info: Total interconnect delay = 11.634 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Longest register register " "Info: - Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 1 REG FF_X22_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.446 ns) 1.905 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT 2 COMB LCCOMB_X22_Y7_N18 1 " "Info: 2: + IC(1.459 ns) + CELL(0.446 ns) = 1.905 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.360 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.455 ns) = 2.360 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.243 ns) 4.227 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119 4 COMB LCCOMB_X22_Y7_N24 1 " "Info: 4: + IC(1.624 ns) + CELL(0.243 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.369 ns) 4.990 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279 5 COMB LCCOMB_X23_Y7_N8 2 " "Info: 5: + IC(0.394 ns) + CELL(0.369 ns) = 4.990 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.342 ns) 5.940 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 6 REG FF_X24_Y7_N11 1 " "Info: 6: + IC(0.608 ns) + CELL(0.342 ns) = 5.940 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.23 % ) " "Info: Total cell delay = 1.855 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.085 ns ( 68.77 % ) " "Info: Total interconnect delay = 4.085 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.733 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' 5942 " "Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' along 5942 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate -11.234 ns " "Info: Slack time is -11.234 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.294 ns + Largest register register " "Info: + Largest register to register requirement is -5.294 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.000 ns + " "Info: + Setup relationship between source and destination is 2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.110 ns + Largest " "Info: + Largest clock skew is -7.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 8.735 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 8.735 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.733 ns) 4.528 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|sel 5 REG FF_X23_Y15_N3 3 " "Info: 5: + IC(1.082 ns) + CELL(0.733 ns) = 4.528 ns; Loc. = FF_X23_Y15_N3; Fanout = 3; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|sel'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.130 ns) 5.102 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 6 COMB LCCOMB_X22_Y15_N4 4 " "Info: 6: + IC(0.444 ns) + CELL(0.130 ns) = 5.102 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.130 ns) 6.195 ns AllStore:inst2\|21mux:inst16\|5 7 COMB LCCOMB_X21_Y7_N6 1 " "Info: 7: + IC(0.963 ns) + CELL(0.130 ns) = 6.195 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 7.253 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 8 COMB CLKCTRL_G15 709 " "Info: 8: + IC(1.058 ns) + CELL(0.000 ns) = 7.253 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 8.735 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 9 REG FF_X24_Y7_N11 1 " "Info: 9: + IC(0.948 ns) + CELL(0.534 ns) = 8.735 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.993 ns ( 26.88 % ) " "Info: Total cell delay = 2.993 ns ( 26.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.140 ns ( 73.12 % ) " "Info: Total interconnect delay = 8.140 ns ( 73.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 15.845 ns - Longest register " "Info: - Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 15.845 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 11.760 ns core:inst14\|ENWFIFO 14 REG FF_X22_Y11_N19 6 " "Info: 14: + IC(0.763 ns) + CELL(0.733 ns) = 11.760 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 12.194 ns AllStore:inst2\|inst2~0 15 COMB LCCOMB_X22_Y11_N28 38 " "Info: 15: + IC(0.304 ns) + CELL(0.130 ns) = 12.194 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 13.305 ns AllStore:inst2\|21mux:inst16\|5 16 COMB LCCOMB_X21_Y7_N6 1 " "Info: 16: + IC(0.764 ns) + CELL(0.347 ns) = 13.305 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 14.363 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 17 COMB CLKCTRL_G15 709 " "Info: 17: + IC(1.058 ns) + CELL(0.000 ns) = 14.363 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 15.845 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 18 REG FF_X22_Y7_N19 3 " "Info: 18: + IC(0.948 ns) + CELL(0.534 ns) = 15.845 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.857 ns ( 40.31 % ) " "Info: Total cell delay = 7.857 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.634 ns ( 59.69 % ) " "Info: Total interconnect delay = 11.634 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.940 ns - Longest register register " "Info: - Longest register to register delay is 5.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\] 1 REG FF_X22_Y7_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y7_N19; Fanout = 3; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_reg_bit\[9\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 90 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.459 ns) + CELL(0.446 ns) 1.905 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT 2 COMB LCCOMB_X22_Y7_N18 1 " "Info: 2: + IC(1.459 ns) + CELL(0.446 ns) = 1.905 ns; Loc. = LCCOMB_X22_Y7_N18; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita9~COUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 80 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.455 ns) 2.360 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10 3 COMB LCCOMB_X22_Y7_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.455 ns) = 2.360 ns; Loc. = LCCOMB_X22_Y7_N20; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_go7:usedw_counter\|counter_comb_bita10'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.455 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_go7.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_go7.tdf" 85 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.243 ns) 4.227 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119 4 COMB LCCOMB_X22_Y7_N24 1 " "Info: 4: + IC(1.624 ns) + CELL(0.243 ns) = 4.227 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_RTM0119'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.867 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.369 ns) 4.990 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279 5 COMB LCCOMB_X23_Y7_N8 2 " "Info: 5: + IC(0.394 ns) + CELL(0.369 ns) = 4.990 ns; Loc. = LCCOMB_X23_Y7_N8; Fanout = 2; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_NEW_REG116_OTERM2279'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.342 ns) 5.940 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate 6 REG FF_X24_Y7_N11 1 " "Info: 6: + IC(0.608 ns) + CELL(0.342 ns) = 5.940 ns; Loc. = FF_X24_Y7_N11; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~0_OTERM117_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.950 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 31.23 % ) " "Info: Total cell delay = 1.855 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.085 ns ( 68.77 % ) " "Info: Total interconnect delay = 4.085 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.735 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 0.963ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.948ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.940 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_reg_bit[9] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita9~COUT {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_go7:usedw_counter|counter_comb_bita10 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_RTM0119 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_NEW_REG116_OTERM2279 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~0_OTERM117_Duplicate {} } { 0.000ns 1.459ns 0.000ns 1.624ns 0.394ns 0.608ns } { 0.000ns 0.446ns 0.455ns 0.243ns 0.369ns 0.342ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' 6627 " "Warning: Can't achieve timing requirement Clock Setup: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' along 6627 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN register Decode:inst3\|adden register 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\] 482 ps " "Info: Slack time is 482 ps for clock \"CLKIN\" between source register \"Decode:inst3\|adden\" and destination register \"16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.485 ns + Largest register register " "Info: + Largest register to register requirement is 1.485 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "5.000 ns + " "Info: + Setup relationship between source and destination is 5.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 5.000 ns " "Info: - Launch edge is 5.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 1085.000 ns inverted 50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with inverted offset of 1085.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.331 ns + Largest " "Info: + Largest clock skew is -3.331 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"CLKIN\" to destination register is 2.660 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Early " "Info: + Early clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.660 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\] 4 REG FF_X32_Y27_N27 4 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.660 ns; Loc. = FF_X32_Y27_N27; Fanout = 4; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.33 % ) " "Info: Total cell delay = 1.525 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 5.991 ns - Longest register " "Info: - Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 5.991 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.282 ns) + CELL(0.000 ns) 4.480 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G1 39 " "Info: 4: + IC(3.282 ns) + CELL(0.000 ns) = 4.480 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.282 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.534 ns) 5.991 ns Decode:inst3\|adden 5 REG FF_X29_Y27_N1 5 " "Info: 5: + IC(0.977 ns) + CELL(0.534 ns) = 5.991 ns; Loc. = FF_X29_Y27_N1; Fanout = 5; REG Node = 'Decode:inst3\|adden'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 15.10 % ) " "Info: Total cell delay = 1.267 ns ( 15.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.122 ns ( 84.90 % ) " "Info: Total interconnect delay = 7.122 ns ( 84.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.977ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.977ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.977ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.003 ns - Longest register register " "Info: - Longest register to register delay is 1.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|adden 1 REG FF_X29_Y27_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X29_Y27_N1; Fanout = 5; REG Node = 'Decode:inst3\|adden'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|adden } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.242 ns) 0.912 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode14w\[2\] 2 COMB LCCOMB_X32_Y27_N26 1 " "Info: 2: + IC(0.670 ns) + CELL(0.242 ns) = 0.912 ns; Loc. = LCCOMB_X32_Y27_N26; Fanout = 1; COMB Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode14w\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.912 ns" { Decode:inst3|adden 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 36 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.003 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\] 3 REG FF_X32_Y27_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.003 ns; Loc. = FF_X32_Y27_N27; Fanout = 4; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.333 ns ( 33.20 % ) " "Info: Total cell delay = 0.333 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.670 ns ( 66.80 % ) " "Info: Total interconnect delay = 0.670 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Decode:inst3|adden 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.003 ns" { Decode:inst3|adden {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.670ns 0.000ns } { 0.000ns 0.242ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|adden } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.991 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|adden {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.977ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { Decode:inst3|adden 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.003 ns" { Decode:inst3|adden {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode14w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[1] {} } { 0.000ns 0.670ns 0.000ns } { 0.000ns 0.242ns 0.091ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLKIN2 " "Info: No valid register-to-register data paths exist for clock \"CLKIN2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDB_PLL_OUTPUT_CLOCK_REQ_RESTRICTED" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] 10.457 ns CLKout1 " "Warning: Clock period specified for PLL output clock \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]\" must be greater than or equal to 10.457 ns for output I/O \"CLKout1\"" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { -16 1280 1456 0 "CLKout1" "" } } } }  } 0 0 "Clock period specified for PLL output clock \"%1!s!\" must be greater than or equal to %2!s! for output I/O \"%3!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDB_PLL_OUTPUT_CLOCK_REQ_RESTRICTED" "RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] 10.457 ns CLKout2 " "Warning: Clock period specified for PLL output clock \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]\" must be greater than or equal to 10.457 ns for output I/O \"CLKout2\"" {  } { { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 0 1280 1456 16 "CLKout2" "" } } } }  } 0 0 "Clock period specified for PLL output clock \"%1!s!\" must be greater than or equal to %2!s! for output I/O \"%3!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENWFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff -12.962 ns " "Info: Minimum slack time is -12.962 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENWFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.592 ns + Shortest register register " "Info: + Shortest register to register delay is 1.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENWFIFO 1 REG FF_X22_Y11_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 0.434 ns AllStore:inst2\|inst2~0 2 COMB LCCOMB_X22_Y11_N28 38 " "Info: 2: + IC(0.304 ns) + CELL(0.130 ns) = 0.434 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.130 ns) 1.501 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff_OTERM397 3 COMB LCCOMB_X21_Y9_N30 4 " "Info: 3: + IC(0.937 ns) + CELL(0.130 ns) = 1.501 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 4; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff_OTERM397'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.592 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff 4 REG FF_X21_Y9_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.592 ns; Loc. = FF_X21_Y9_N31; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.351 ns ( 22.05 % ) " "Info: Total cell delay = 0.351 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 77.95 % ) " "Info: Total interconnect delay = 1.241 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 0.304ns 0.937ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.554 ns - Smallest register register " "Info: - Smallest register to register requirement is 14.554 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "14.596 ns + Smallest " "Info: + Smallest clock skew is 14.596 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] destination 15.849 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 15.849 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 11.760 ns core:inst14\|ENWFIFO 14 REG FF_X22_Y11_N19 6 " "Info: 14: + IC(0.763 ns) + CELL(0.733 ns) = 11.760 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 12.194 ns AllStore:inst2\|inst2~0 15 COMB LCCOMB_X22_Y11_N28 38 " "Info: 15: + IC(0.304 ns) + CELL(0.130 ns) = 12.194 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 13.305 ns AllStore:inst2\|21mux:inst16\|5 16 COMB LCCOMB_X21_Y7_N6 1 " "Info: 16: + IC(0.764 ns) + CELL(0.347 ns) = 13.305 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 14.363 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 17 COMB CLKCTRL_G15 709 " "Info: 17: + IC(1.058 ns) + CELL(0.000 ns) = 14.363 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.534 ns) 15.849 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff 18 REG FF_X21_Y9_N31 1 " "Info: 18: + IC(0.952 ns) + CELL(0.534 ns) = 15.849 ns; Loc. = FF_X21_Y9_N31; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.857 ns ( 40.30 % ) " "Info: Total cell delay = 7.857 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.638 ns ( 59.70 % ) " "Info: Total interconnect delay = 11.638 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] source 1.253 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to source register is 1.253 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) -0.044 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = -0.044 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.534 ns) 1.253 ns core:inst14\|ENWFIFO 4 REG FF_X22_Y11_N19 6 " "Info: 4: + IC(0.763 ns) + CELL(0.534 ns) = 1.253 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.901 ns ( 18.39 % ) " "Info: Total cell delay = 0.901 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 81.61 % ) " "Info: Total interconnect delay = 3.998 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 0.304ns 0.937ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.849 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 0.961ns 0.476ns 0.675ns 0.525ns 0.492ns 0.294ns 0.290ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.733ns 0.241ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.253 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 6668 " "Warning: Can't achieve minimum setup and hold requirement PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] along 6668 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1.352 ns " "Info: Minimum slack time is 1.352 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.392 ns + Shortest register register " "Info: + Shortest register to register delay is 1.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.418 ns) 0.418 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG FF_X7_Y0_N10 5 " "Info: 1: + IC(0.000 ns) + CELL(0.418 ns) = 0.418 ns; Loc. = FF_X7_Y0_N10; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.130 ns) 1.301 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder 2 COMB LCCOMB_X8_Y3_N0 1 " "Info: 2: + IC(0.753 ns) + CELL(0.130 ns) = 1.301 ns; Loc. = LCCOMB_X8_Y3_N0; Fanout = 1; COMB Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]~feeder'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.392 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG FF_X8_Y3_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 1.392 ns; Loc. = FF_X8_Y3_N1; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.639 ns ( 45.91 % ) " "Info: Total cell delay = 0.639 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.753 ns ( 54.09 % ) " "Info: Total interconnect delay = 0.753 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.392 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.753ns 0.000ns } { 0.418ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.040 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.040 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 180.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 2.000 ns " "Info: - Launch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.059 ns + Smallest " "Info: + Smallest clock skew is 0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] destination 6.589 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 6.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G6 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G6; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.130 ns) 3.315 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 3 COMB LCCOMB_X22_Y15_N18 1 " "Info: 3: + IC(1.319 ns) + CELL(0.130 ns) = 3.315 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 5.070 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 4 COMB CLKCTRL_G4 64 " "Info: 4: + IC(1.755 ns) + CELL(0.000 ns) = 5.070 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.534 ns) 6.589 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 5 REG FF_X8_Y3_N1 5 " "Info: 5: + IC(0.985 ns) + CELL(0.534 ns) = 6.589 ns; Loc. = FF_X8_Y3_N1; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.664 ns ( 10.08 % ) " "Info: Total cell delay = 0.664 ns ( 10.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.925 ns ( 89.92 % ) " "Info: Total interconnect delay = 5.925 ns ( 89.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.985ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] source 6.530 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" to source register is 6.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G6 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G6; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.130 ns) 3.315 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 3 COMB LCCOMB_X22_Y15_N18 1 " "Info: 3: + IC(1.319 ns) + CELL(0.130 ns) = 3.315 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 5.070 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 4 COMB CLKCTRL_G4 64 " "Info: 4: + IC(1.755 ns) + CELL(0.000 ns) = 5.070 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.448 ns) 6.530 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 5 REG FF_X7_Y0_N10 5 " "Info: 5: + IC(1.012 ns) + CELL(0.448 ns) = 6.530 ns; Loc. = FF_X7_Y0_N10; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst8\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.578 ns ( 8.85 % ) " "Info: Total cell delay = 0.578 ns ( 8.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.952 ns ( 91.15 % ) " "Info: Total interconnect delay = 5.952 ns ( 91.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 1.012ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.985ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 1.012ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.176 ns - " "Info: - Micro clock to output delay of source is 0.176 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.985ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 1.012ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.448ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.392 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]~feeder {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.753ns 0.000ns } { 0.418ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.589 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.985ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.530 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst8|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 1.012ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.448ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ENWFIFO register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff -2.654 ns " "Info: Minimum slack time is -2.654 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ENWFIFO\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.592 ns + Shortest register register " "Info: + Shortest register to register delay is 1.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENWFIFO 1 REG FF_X22_Y11_N19 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 0.434 ns AllStore:inst2\|inst2~0 2 COMB LCCOMB_X22_Y11_N28 38 " "Info: 2: + IC(0.304 ns) + CELL(0.130 ns) = 0.434 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.130 ns) 1.501 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff_OTERM397 3 COMB LCCOMB_X21_Y9_N30 4 " "Info: 3: + IC(0.937 ns) + CELL(0.130 ns) = 1.501 ns; Loc. = LCCOMB_X21_Y9_N30; Fanout = 4; COMB Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff_OTERM397'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 1.592 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff 4 REG FF_X21_Y9_N31 1 " "Info: 4: + IC(0.000 ns) + CELL(0.091 ns) = 1.592 ns; Loc. = FF_X21_Y9_N31; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.351 ns ( 22.05 % ) " "Info: Total cell delay = 0.351 ns ( 22.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.241 ns ( 77.95 % ) " "Info: Total interconnect delay = 1.241 ns ( 77.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 0.304ns 0.937ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.246 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.246 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.288 ns + Smallest " "Info: + Smallest clock skew is 4.288 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] destination 9.187 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 9.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) 3.602 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = 3.602 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 5.098 ns core:inst14\|ENWFIFO 4 REG FF_X22_Y11_N19 6 " "Info: 4: + IC(0.763 ns) + CELL(0.733 ns) = 5.098 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 5.532 ns AllStore:inst2\|inst2~0 5 COMB LCCOMB_X22_Y11_N28 38 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 5.532 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 6.643 ns AllStore:inst2\|21mux:inst16\|5 6 COMB LCCOMB_X21_Y7_N6 1 " "Info: 6: + IC(0.764 ns) + CELL(0.347 ns) = 6.643 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 7.701 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 7 COMB CLKCTRL_G15 709 " "Info: 7: + IC(1.058 ns) + CELL(0.000 ns) = 7.701 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.534 ns) 9.187 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff 8 REG FF_X21_Y9_N31 1 " "Info: 8: + IC(0.952 ns) + CELL(0.534 ns) = 9.187 ns; Loc. = FF_X21_Y9_N31; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|usedw_is_1_dff'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 22.98 % ) " "Info: Total cell delay = 2.111 ns ( 22.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.076 ns ( 77.02 % ) " "Info: Total interconnect delay = 7.076 ns ( 77.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 1.369ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] source 4.899 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to source register is 4.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) 3.602 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = 3.602 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.534 ns) 4.899 ns core:inst14\|ENWFIFO 4 REG FF_X22_Y11_N19 6 " "Info: 4: + IC(0.763 ns) + CELL(0.534 ns) = 4.899 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.901 ns ( 18.39 % ) " "Info: Total cell delay = 0.901 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.998 ns ( 81.61 % ) " "Info: Total interconnect delay = 3.998 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 1.369ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/a_dpfifo_ku81.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/a_dpfifo_ku81.tdf" 52 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 1.369ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff_OTERM397 {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 0.304ns 0.937ns 0.000ns } { 0.000ns 0.130ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.187 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|usedw_is_1_dff {} } { 0.000ns 1.866ns 1.369ns 0.763ns 0.304ns 0.764ns 1.058ns 0.952ns } { 0.000ns 0.000ns 0.367ns 0.733ns 0.130ns 0.347ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.899 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} } { 0.000ns 1.866ns 1.369ns 0.763ns } { 0.000ns 0.000ns 0.367ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 83 " "Warning: Can't achieve minimum setup and hold requirement PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] along 83 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] register RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 register RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 502 ps " "Info: Minimum slack time is 502 ps for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327\" and destination register \"RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 1 REG FF_X16_Y1_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N3; Fanout = 5; REG Node = 'RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns RandomSeq:inst8\|4count:inst4\|44~0_RTM01893 2 COMB LCCOMB_X16_Y1_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X16_Y1_N2; Fanout = 1; COMB Node = 'RandomSeq:inst8\|4count:inst4\|44~0_RTM01893'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 RandomSeq:inst8|4count:inst4|44~0_RTM01893 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 3 REG FF_X16_Y1_N3 5 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X16_Y1_N3; Fanout = 5; REG Node = 'RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893 RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 RandomSeq:inst8|4count:inst4|44~0_RTM01893 RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} RandomSeq:inst8|4count:inst4|44~0_RTM01893 {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 346.667 ns " "Info: + Latch edge is 346.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 5000.000 ns 346.667 ns  50 " "Info: Clock period of Destination clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 5000.000 ns with  offset of 346.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 24.960 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 24.960 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 346.667 ns " "Info: - Launch edge is 346.667 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 5000.000 ns 346.667 ns  50 " "Info: Clock period of Source clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 5000.000 ns with  offset of 346.667 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 24.960 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 24.960 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.387 ns + Longest register " "Info: + Longest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G12 21 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 3.387 ns RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 3 REG FF_X16_Y1_N3 5 " "Info: 3: + IC(0.974 ns) + CELL(0.534 ns) = 3.387 ns; Loc. = FF_X16_Y1_N3; Fanout = 5; REG Node = 'RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.77 % ) " "Info: Total cell delay = 0.534 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.853 ns ( 84.23 % ) " "Info: Total interconnect delay = 2.853 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.387 ns - Shortest register " "Info: - Shortest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G12 21 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 3.387 ns RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327 3 REG FF_X16_Y1_N3 5 " "Info: 3: + IC(0.974 ns) + CELL(0.534 ns) = 3.387 ns; Loc. = FF_X16_Y1_N3; Fanout = 5; REG Node = 'RandomSeq:inst8\|4count:inst4\|44~0_RTM01893_OTERM2327'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.77 % ) " "Info: Total cell delay = 0.534 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.853 ns ( 84.23 % ) " "Info: Total interconnect delay = 2.853 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "4count.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/4count.bdf" { { 504 1032 1096 584 "44" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 RandomSeq:inst8|4count:inst4|44~0_RTM01893 RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} RandomSeq:inst8|4count:inst4|44~0_RTM01893 {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|4count:inst4|44~0_RTM01893_OTERM2327 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] register RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 register RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 502 ps " "Info: Minimum slack time is 502 ps for clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" between source register \"RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899\" and destination register \"RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.460 ns + Shortest register register " "Info: + Shortest register to register delay is 0.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 1 REG FF_X40_Y1_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 0.369 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0 2 COMB LCCOMB_X40_Y1_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.369 ns) = 0.369 ns; Loc. = LCCOMB_X40_Y1_N14; Fanout = 1; COMB Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 RandomSeq:inst8|CLKD16:inst12|CLKout~0 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.460 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 3 REG FF_X40_Y1_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.460 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 100.00 % ) " "Info: Total cell delay = 0.460 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.042 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.042 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 100000.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 100000.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" is 100000.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] destination 4.455 ns + Longest register " "Info: + Longest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G14 5 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) 3.573 ns RandomSeq:inst8\|CLKD16:inst10\|CLKout 3 REG FF_X40_Y1_N21 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = 3.573 ns; Loc. = FF_X40_Y1_N21; Fanout = 6; REG Node = 'RandomSeq:inst8\|CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.534 ns) 4.455 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 4 REG FF_X40_Y1_N15 2 " "Info: 4: + IC(0.348 ns) + CELL(0.534 ns) = 4.455 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.44 % ) " "Info: Total cell delay = 1.267 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 71.56 % ) " "Info: Total interconnect delay = 3.188 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] source 4.455 ns - Shortest register " "Info: - Shortest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]\" to source register is 4.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G14 5 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G14; Fanout = 5; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) 3.573 ns RandomSeq:inst8\|CLKD16:inst10\|CLKout 3 REG FF_X40_Y1_N21 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = 3.573 ns; Loc. = FF_X40_Y1_N21; Fanout = 6; REG Node = 'RandomSeq:inst8\|CLKD16:inst10\|CLKout'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.534 ns) 4.455 ns RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899 4 REG FF_X40_Y1_N15 2 " "Info: 4: + IC(0.348 ns) + CELL(0.534 ns) = 4.455 ns; Loc. = FF_X40_Y1_N15; Fanout = 2; REG Node = 'RandomSeq:inst8\|CLKD16:inst12\|CLKout~0_OTERM1899'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 28.44 % ) " "Info: Total cell delay = 1.267 ns ( 28.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.188 ns ( 71.56 % ) " "Info: Total interconnect delay = 3.188 ns ( 71.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "CLKD16.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/CLKD16.v" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.460 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 RandomSeq:inst8|CLKD16:inst12|CLKout~0 RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.460 ns" { RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0 {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.369ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl RandomSeq:inst8|CLKD16:inst10|CLKout RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.455 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[2]~clkctrl {} RandomSeq:inst8|CLKD16:inst10|CLKout {} RandomSeq:inst8|CLKD16:inst12|CLKout~0_OTERM1899 {} } { 0.000ns 1.879ns 0.961ns 0.348ns } { 0.000ns 0.000ns 0.733ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 -162 ps " "Info: Minimum slack time is -162 ps for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.955 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X8_Y4_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y4_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.077 ns) 0.955 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 2 MEM M9K_X13_Y6_N0 0 " "Info: 2: + IC(0.878 ns) + CELL(0.077 ns) = 0.955 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 8.06 % ) " "Info: Total cell delay = 0.077 ns ( 8.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 91.94 % ) " "Info: Total interconnect delay = 0.878 ns ( 91.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 0.878ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "1.117 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 1.117 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.000 ns + " "Info: + Hold relationship between source and destination is -2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 6.000 ns " "Info: - Launch edge is 6.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.129 ns + Smallest " "Info: + Smallest clock skew is 3.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 6.069 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination memory is 6.069 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 20 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 20; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.733 ns) 1.170 ns MyUart:inst15\|RdCLK 3 REG FF_X22_Y4_N9 2 " "Info: 3: + IC(0.959 ns) + CELL(0.733 ns) = 1.170 ns; Loc. = FF_X22_Y4_N9; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.733 ns) 2.658 ns OutputController:inst13\|RD 4 REG FF_X21_Y7_N23 1 " "Info: 4: + IC(0.755 ns) + CELL(0.733 ns) = 2.658 ns; Loc. = FF_X21_Y7_N23; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 3.193 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X21_Y7_N6 1 " "Info: 5: + IC(0.292 ns) + CELL(0.243 ns) = 3.193 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 4.251 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G15 709 " "Info: 6: + IC(1.058 ns) + CELL(0.000 ns) = 4.251 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.878 ns) 6.069 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 7 MEM M9K_X13_Y6_N0 0 " "Info: 7: + IC(0.940 ns) + CELL(0.878 ns) = 6.069 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.587 ns ( 30.55 % ) " "Info: Total cell delay = 2.587 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.880 ns ( 69.45 % ) " "Info: Total interconnect delay = 5.880 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] source 2.940 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" to source register is 2.940 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G6 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G6; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.130 ns) -0.331 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 3 COMB LCCOMB_X22_Y15_N18 1 " "Info: 3: + IC(1.319 ns) + CELL(0.130 ns) = -0.331 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 1.424 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 4 COMB CLKCTRL_G4 64 " "Info: 4: + IC(1.755 ns) + CELL(0.000 ns) = 1.424 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.534 ns) 2.940 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 5 REG FF_X8_Y4_N13 5 " "Info: 5: + IC(0.982 ns) + CELL(0.534 ns) = 2.940 ns; Loc. = FF_X8_Y4_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.664 ns ( 10.08 % ) " "Info: Total cell delay = 0.664 ns ( 10.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.922 ns ( 89.92 % ) " "Info: Total interconnect delay = 5.922 ns ( 89.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 0.878ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.069 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} MyUart:inst15|RdCLK {} OutputController:inst13|RD {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.959ns 0.755ns 0.292ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.243ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] memory AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 -9.026 ns " "Info: Minimum slack time is -9.026 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\" and destination memory \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.955 ns + Shortest register memory " "Info: + Shortest register to memory delay is 0.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 1 REG FF_X8_Y4_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X8_Y4_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.077 ns) 0.955 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 2 MEM M9K_X13_Y6_N0 0 " "Info: 2: + IC(0.878 ns) + CELL(0.077 ns) = 0.955 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.077 ns ( 8.06 % ) " "Info: Total cell delay = 0.077 ns ( 8.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.878 ns ( 91.94 % ) " "Info: Total interconnect delay = 0.878 ns ( 91.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 0.878ns } { 0.000ns 0.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.981 ns - Smallest register memory " "Info: - Smallest register to memory requirement is 9.981 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-2.000 ns + " "Info: + Hold relationship between source and destination is -2.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.000 ns " "Info: - Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 4.000 ns 2.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is 4.000 ns with  offset of 2.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 180.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 180.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.993 ns + Smallest " "Info: + Smallest clock skew is 11.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 14.933 ns + Longest memory " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination memory is 14.933 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 4.483 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 4.483 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 5.324 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 5.933 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 5.933 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 7.495 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 7.495 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 8.647 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 8.647 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 9.016 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 9.016 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 10.512 ns core:inst14\|ENWFIFO 11 REG FF_X22_Y11_N19 6 " "Info: 11: + IC(0.763 ns) + CELL(0.733 ns) = 10.512 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 10.946 ns AllStore:inst2\|inst2~0 12 COMB LCCOMB_X22_Y11_N28 38 " "Info: 12: + IC(0.304 ns) + CELL(0.130 ns) = 10.946 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 12.057 ns AllStore:inst2\|21mux:inst16\|5 13 COMB LCCOMB_X21_Y7_N6 1 " "Info: 13: + IC(0.764 ns) + CELL(0.347 ns) = 12.057 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 13.115 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 14 COMB CLKCTRL_G15 709 " "Info: 14: + IC(1.058 ns) + CELL(0.000 ns) = 13.115 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.940 ns) + CELL(0.878 ns) 14.933 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0 15 MEM M9K_X13_Y6_N0 0 " "Info: 15: + IC(0.940 ns) + CELL(0.878 ns) = 14.933 ns; Loc. = M9K_X13_Y6_N0; Fanout = 0; MEM Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|altsyncram_t1g1:FIFOram\|altsyncram:ram_block1a0\|altsyncram_sch3:auto_generated\|ram_block1a131~porta_datain_reg0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.134 ns ( 35.39 % ) " "Info: Total cell delay = 6.134 ns ( 35.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.197 ns ( 64.61 % ) " "Info: Total interconnect delay = 11.197 ns ( 64.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.878ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] source 2.940 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" to source register is 2.940 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G6 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G6; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.130 ns) -0.331 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 3 COMB LCCOMB_X22_Y15_N18 1 " "Info: 3: + IC(1.319 ns) + CELL(0.130 ns) = -0.331 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 1.424 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 4 COMB CLKCTRL_G4 64 " "Info: 4: + IC(1.755 ns) + CELL(0.000 ns) = 1.424 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.534 ns) 2.940 ns AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 5 REG FF_X8_Y4_N13 5 " "Info: 5: + IC(0.982 ns) + CELL(0.534 ns) = 2.940 ns; Loc. = FF_X8_Y4_N13; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst4\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.664 ns ( 10.08 % ) " "Info: Total cell delay = 0.664 ns ( 10.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.922 ns ( 89.92 % ) " "Info: Total interconnect delay = 5.922 ns ( 89.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.187 ns + " "Info: + Micro hold delay of destination is 0.187 ns" {  } { { "db/altsyncram_sch3.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/altsyncram_sch3.tdf" 4242 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.955 ns" { AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 0.878ns } { 0.000ns 0.077ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.933 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} core:inst14|ENWFIFO {} AllStore:inst2|inst2~0 {} AllStore:inst2|21mux:inst16|5 {} AllStore:inst2|21mux:inst16|5~clkctrl {} AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|altsyncram_t1g1:FIFOram|altsyncram:ram_block1a0|altsyncram_sch3:auto_generated|ram_block1a131~porta_datain_reg0 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.000ns 0.763ns 0.304ns 0.764ns 1.058ns 0.940ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.369ns 0.733ns 0.130ns 0.347ns 0.000ns 0.878ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.940 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1] {} PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[1]~clkctrl {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst4|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 1.866ns 1.319ns 1.755ns 0.982ns } { 0.000ns 0.000ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 5913 " "Warning: Can't achieve minimum setup and hold requirement UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] along 5913 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN register Decode:inst3\|Order\[2\] register 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] 13.923 ns " "Info: Minimum slack time is 13.923 ns for clock \"CLKIN\" between source register \"Decode:inst3\|Order\[2\]\" and destination register \"16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.558 ns + Shortest register register " "Info: + Shortest register to register delay is 0.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Decode:inst3\|Order\[2\] 1 REG FF_X32_Y27_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X32_Y27_N13; Fanout = 5; REG Node = 'Decode:inst3\|Order\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Decode:inst3|Order[2] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.130 ns) 0.467 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode1w\[2\] 2 COMB LCCOMB_X32_Y27_N0 1 " "Info: 2: + IC(0.337 ns) + CELL(0.130 ns) = 0.467 ns; Loc. = LCCOMB_X32_Y27_N0; Fanout = 1; COMB Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|w_anode1w\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Decode:inst3|Order[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 37 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 0.558 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] 3 REG FF_X32_Y27_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.091 ns) = 0.558 ns; Loc. = FF_X32_Y27_N1; Fanout = 4; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.221 ns ( 39.61 % ) " "Info: Total cell delay = 0.221 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.337 ns ( 60.39 % ) " "Info: Total interconnect delay = 0.337 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { Decode:inst3|Order[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.558 ns" { Decode:inst3|Order[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.337ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-13.365 ns - Smallest register register " "Info: - Smallest register to register requirement is -13.365 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "-10.000 ns + " "Info: + Hold relationship between source and destination is -10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -10.000 ns " "Info: + Latch edge is -10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLKIN 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLKIN\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.323 ns + Smallest " "Info: + Smallest clock skew is -3.323 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLKIN destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"CLKIN\" to destination register is 2.660 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "CLKIN  0.000 ns + Late " "Info: + Late clock latency of clock \"CLKIN\" is 0.000 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKIN CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLKIN 1 CLK PIN_G21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_G21; Fanout = 1; CLK Node = 'CLKIN'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKIN } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.991 ns) 0.991 ns CLKIN~input 2 COMB IOIBUF_X41_Y15_N1 7 " "Info: 2: + IC(0.000 ns) + CELL(0.991 ns) = 0.991 ns; Loc. = IOIBUF_X41_Y15_N1; Fanout = 7; COMB Node = 'CLKIN~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { CLKIN CLKIN~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.163 ns) + CELL(0.000 ns) 1.154 ns CLKIN~inputclkctrl 3 COMB CLKCTRL_G5 4 " "Info: 3: + IC(0.163 ns) + CELL(0.000 ns) = 1.154 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'CLKIN~inputclkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.163 ns" { CLKIN~input CLKIN~inputclkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.534 ns) 2.660 ns 16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\] 4 REG FF_X32_Y27_N1 4 " "Info: 4: + IC(0.972 ns) + CELL(0.534 ns) = 2.660 ns; Loc. = FF_X32_Y27_N1; Fanout = 4; REG Node = '16Trig:inst4\|Decode24:inst5\|lpm_decode:lpm_decode_component\|decode_cdi:auto_generated\|dffe1a\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.525 ns ( 57.33 % ) " "Info: Total cell delay = 1.525 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 5.983 ns - Shortest register " "Info: - Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 5.983 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.282 ns) + CELL(0.000 ns) 4.480 ns MyRx:inst1\|DataReady~clkctrl 4 COMB CLKCTRL_G1 39 " "Info: 4: + IC(3.282 ns) + CELL(0.000 ns) = 4.480 ns; Loc. = CLKCTRL_G1; Fanout = 39; COMB Node = 'MyRx:inst1\|DataReady~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.282 ns" { MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.969 ns) + CELL(0.534 ns) 5.983 ns Decode:inst3\|Order\[2\] 5 REG FF_X32_Y27_N13 5 " "Info: 5: + IC(0.969 ns) + CELL(0.534 ns) = 5.983 ns; Loc. = FF_X32_Y27_N13; Fanout = 5; REG Node = 'Decode:inst3\|Order\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[2] } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 15.12 % ) " "Info: Total cell delay = 1.267 ns ( 15.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.114 ns ( 84.88 % ) " "Info: Total interconnect delay = 7.114 ns ( 84.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[2] {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[2] {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns - " "Info: - Micro clock to output delay of source is 0.199 ns" {  } { { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/decode_cdi.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/decode_cdi.tdf" 31 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[2] {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { Decode:inst3|Order[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.558 ns" { Decode:inst3|Order[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|w_anode1w[2] {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.337ns 0.000ns } { 0.000ns 0.130ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { CLKIN CLKIN~input CLKIN~inputclkctrl 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { CLKIN {} CLKIN~input {} CLKIN~inputclkctrl {} 16Trig:inst4|Decode24:inst5|lpm_decode:lpm_decode_component|decode_cdi:auto_generated|dffe1a[0] {} } { 0.000ns 0.000ns 0.163ns 0.972ns } { 0.000ns 0.991ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady MyRx:inst1|DataReady~clkctrl Decode:inst3|Order[2] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.983 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} MyRx:inst1|DataReady~clkctrl {} Decode:inst3|Order[2] {} } { 0.000ns 1.876ns 0.987ns 3.282ns 0.969ns } { 0.000ns 0.000ns 0.733ns 0.000ns 0.534ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tsu 71 " "Warning: Can't achieve timing requirement tsu along 71 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN pin Reload2 register core:inst14\|state\[2\]~8_OTERM2149 2.249 ns " "Info: Slack time is 2.249 ns for clock \"CLKIN\" between source pin \"Reload2\" and destination register \"core:inst14\|state\[2\]~8_OTERM2149\"" { { "Info" "ITDB_FULL_TSU_REQUIREMENT" "3.000 ns + register " "Info: + tsu requirement for source pin and destination register is 3.000 ns" {  } {  } 0 0 "%2!c! tsu requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TSU_RESULT" "0.751 ns - " "Info: - tsu from clock to input pin is 0.751 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.628 ns + Longest pin register " "Info: + Longest pin to register delay is 8.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reload2 1 PIN PIN_J6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'Reload2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reload2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 8 176 800 "Reload2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.941 ns) 0.941 ns Reload2~input 2 COMB IOIBUF_X0_Y24_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.941 ns) = 0.941 ns; Loc. = IOIBUF_X0_Y24_N1; Fanout = 2; COMB Node = 'Reload2~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { Reload2 Reload2~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 784 8 176 800 "Reload2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.422 ns) + CELL(0.241 ns) 4.604 ns inst54~0 3 COMB LCCOMB_X22_Y25_N20 3 " "Info: 3: + IC(3.422 ns) + CELL(0.241 ns) = 4.604 ns; Loc. = LCCOMB_X22_Y25_N20; Fanout = 3; COMB Node = 'inst54~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { Reload2~input inst54~0 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 744 272 336 792 "inst54" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.130 ns) 4.956 ns core:inst14\|state\[1\]~0 4 COMB LCCOMB_X22_Y25_N10 1 " "Info: 4: + IC(0.222 ns) + CELL(0.130 ns) = 4.956 ns; Loc. = LCCOMB_X22_Y25_N10; Fanout = 1; COMB Node = 'core:inst14\|state\[1\]~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.352 ns" { inst54~0 core:inst14|state[1]~0 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.242 ns) 5.542 ns core:inst14\|state\[1\]~1 5 COMB LCCOMB_X21_Y25_N16 3 " "Info: 5: + IC(0.344 ns) + CELL(0.242 ns) = 5.542 ns; Loc. = LCCOMB_X21_Y25_N16; Fanout = 3; COMB Node = 'core:inst14\|state\[1\]~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { core:inst14|state[1]~0 core:inst14|state[1]~1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.243 ns) 6.368 ns core:inst14\|state\[1\]~6 6 COMB LCCOMB_X23_Y25_N2 4 " "Info: 6: + IC(0.583 ns) + CELL(0.243 ns) = 6.368 ns; Loc. = LCCOMB_X23_Y25_N2; Fanout = 4; COMB Node = 'core:inst14\|state\[1\]~6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { core:inst14|state[1]~1 core:inst14|state[1]~6 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.342 ns) 8.537 ns core:inst14\|state\[2\]~8 7 COMB LCCOMB_X23_Y25_N8 1 " "Info: 7: + IC(1.827 ns) + CELL(0.342 ns) = 8.537 ns; Loc. = LCCOMB_X23_Y25_N8; Fanout = 1; COMB Node = 'core:inst14\|state\[2\]~8'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { core:inst14|state[1]~6 core:inst14|state[2]~8 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.091 ns) 8.628 ns core:inst14\|state\[2\]~8_OTERM2149 8 REG FF_X23_Y25_N9 11 " "Info: 8: + IC(0.000 ns) + CELL(0.091 ns) = 8.628 ns; Loc. = FF_X23_Y25_N9; Fanout = 11; REG Node = 'core:inst14\|state\[2\]~8_OTERM2149'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.091 ns" { core:inst14|state[2]~8 core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.230 ns ( 25.85 % ) " "Info: Total cell delay = 2.230 ns ( 25.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.398 ns ( 74.15 % ) " "Info: Total interconnect delay = 6.398 ns ( 74.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.628 ns" { Reload2 Reload2~input inst54~0 core:inst14|state[1]~0 core:inst14|state[1]~1 core:inst14|state[1]~6 core:inst14|state[2]~8 core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.628 ns" { Reload2 {} Reload2~input {} inst54~0 {} core:inst14|state[1]~0 {} core:inst14|state[1]~1 {} core:inst14|state[1]~6 {} core:inst14|state[2]~8 {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 0.000ns 3.422ns 0.222ns 0.344ns 0.583ns 1.827ns 0.000ns } { 0.000ns 0.941ns 0.241ns 0.130ns 0.242ns 0.243ns 0.342ns 0.091ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] -2.398 ns - " "Info: - Offset between input clock \"CLKIN\" and output clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns + " "Info: + Micro setup delay of destination is -0.015 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 10.260 ns - Shortest register " "Info: - Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 10.260 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 3.596 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 3.596 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 5.111 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 5.111 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.733 ns) 6.926 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|sel 5 REG FF_X23_Y15_N3 3 " "Info: 5: + IC(1.082 ns) + CELL(0.733 ns) = 6.926 ns; Loc. = FF_X23_Y15_N3; Fanout = 3; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|sel'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.130 ns) 7.500 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 6 COMB LCCOMB_X22_Y15_N4 4 " "Info: 6: + IC(0.444 ns) + CELL(0.130 ns) = 7.500 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 8.760 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 7 COMB CLKCTRL_G16 211 " "Info: 7: + IC(1.260 ns) + CELL(0.000 ns) = 8.760 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 10.260 ns core:inst14\|state\[2\]~8_OTERM2149 8 REG FF_X23_Y25_N9 11 " "Info: 8: + IC(0.966 ns) + CELL(0.534 ns) = 10.260 ns; Loc. = FF_X23_Y25_N9; Fanout = 11; REG Node = 'core:inst14\|state\[2\]~8_OTERM2149'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 27.90 % ) " "Info: Total cell delay = 2.863 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.397 ns ( 72.10 % ) " "Info: Total interconnect delay = 7.397 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 1.260ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.628 ns" { Reload2 Reload2~input inst54~0 core:inst14|state[1]~0 core:inst14|state[1]~1 core:inst14|state[1]~6 core:inst14|state[2]~8 core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.628 ns" { Reload2 {} Reload2~input {} inst54~0 {} core:inst14|state[1]~0 {} core:inst14|state[1]~1 {} core:inst14|state[1]~6 {} core:inst14|state[2]~8 {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 0.000ns 3.422ns 0.222ns 0.344ns 0.583ns 1.827ns 0.000ns } { 0.000ns 0.941ns 0.241ns 0.130ns 0.242ns 0.243ns 0.342ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 1.260ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "%2!c! tsu from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.628 ns" { Reload2 Reload2~input inst54~0 core:inst14|state[1]~0 core:inst14|state[1]~1 core:inst14|state[1]~6 core:inst14|state[2]~8 core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.628 ns" { Reload2 {} Reload2~input {} inst54~0 {} core:inst14|state[1]~0 {} core:inst14|state[1]~1 {} core:inst14|state[1]~6 {} core:inst14|state[2]~8 {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 0.000ns 3.422ns 0.222ns 0.344ns 0.583ns 1.827ns 0.000ns } { 0.000ns 0.941ns 0.241ns 0.130ns 0.242ns 0.243ns 0.342ns 0.091ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[2]~8_OTERM2149 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.260 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|sel {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl {} core:inst14|state[2]~8_OTERM2149 {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.082ns 0.444ns 1.260ns 0.966ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.130ns 0.000ns 0.534ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tco 57 " "Warning: Can't achieve timing requirement tco along 57 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLKIN2 register RandomSeq:inst8\|74138:inst6\|15~7_OTERM107 pin TestOut\[7\] -350.148 ns " "Info: Slack time is -350.148 ns for clock \"CLKIN2\" between source register \"RandomSeq:inst8\|74138:inst6\|15~7_OTERM107\" and destination pin \"TestOut\[7\]\"" { { "Info" "ITDB_FULL_TCO_REQUIREMENT" "2.000 ns + register " "Info: + tco requirement for source register and destination pin is 2.000 ns" {  } {  } 0 0 "%2!c! tco requirement for source %3!s! and destination pin is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TCO_RESULT" "352.148 ns - " "Info: - tco from clock to output pin is 352.148 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN2 RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 345.683 ns + " "Info: + Offset between input clock \"CLKIN2\" and output clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 345.683 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] source 3.387 ns + Longest register " "Info: + Longest clock path from clock \"RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 3.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.000 ns) 1.879 ns RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G12 21 " "Info: 2: + IC(1.879 ns) + CELL(0.000 ns) = 1.879 ns; Loc. = CLKCTRL_G12; Fanout = 21; COMB Node = 'RandomSeq:inst8\|RandomPLLs:inst\|altpll:altpll_component\|RandomPLLs_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/randomplls_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/randomplls_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.534 ns) 3.387 ns RandomSeq:inst8\|74138:inst6\|15~7_OTERM107 3 REG FF_X16_Y1_N11 1 " "Info: 3: + IC(0.974 ns) + CELL(0.534 ns) = 3.387 ns; Loc. = FF_X16_Y1_N11; Fanout = 1; REG Node = 'RandomSeq:inst8\|74138:inst6\|15~7_OTERM107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.534 ns ( 15.77 % ) " "Info: Total cell delay = 0.534 ns ( 15.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.853 ns ( 84.23 % ) " "Info: Total interconnect delay = 2.853 ns ( 84.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.879 ns + Longest register pin " "Info: + Longest register to pin delay is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|74138:inst6\|15~7_OTERM107 1 REG FF_X16_Y1_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X16_Y1_N11; Fanout = 1; REG Node = 'RandomSeq:inst8\|74138:inst6\|15~7_OTERM107'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.130 ns) 0.417 ns RandomSeq:inst8\|74138:inst6\|15~7_NEW_REG106_RTM0108 2 COMB LCCOMB_X16_Y1_N28 1 " "Info: 2: + IC(0.287 ns) + CELL(0.130 ns) = 0.417 ns; Loc. = LCCOMB_X16_Y1_N28; Fanout = 1; COMB Node = 'RandomSeq:inst8\|74138:inst6\|15~7_NEW_REG106_RTM0108'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 } "NODE_NAME" } } { "74138.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/74138.bdf" { { 16 568 632 88 "15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(2.015 ns) 2.879 ns TestOut\[7\]~output 3 COMB IOOBUF_X16_Y0_N9 1 " "Info: 3: + IC(0.447 ns) + CELL(2.015 ns) = 2.879 ns; Loc. = IOOBUF_X16_Y0_N9; Fanout = 1; COMB Node = 'TestOut\[7\]~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 2.879 ns TestOut\[7\] 4 PIN PIN_AA9 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 2.879 ns; Loc. = PIN_AA9; Fanout = 0; PIN Node = 'TestOut\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { TestOut[7]~output TestOut[7] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.145 ns ( 74.51 % ) " "Info: Total cell delay = 2.145 ns ( 74.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 25.49 % ) " "Info: Total interconnect delay = 0.734 ns ( 25.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output TestOut[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 {} TestOut[7]~output {} TestOut[7] {} } { 0.000ns 0.287ns 0.447ns 0.000ns } { 0.000ns 0.130ns 2.015ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output TestOut[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 {} TestOut[7]~output {} TestOut[7] {} } { 0.000ns 0.287ns 0.447ns 0.000ns } { 0.000ns 0.130ns 2.015ns 0.000ns } "" } }  } 0 0 "%2!c! tco from clock to output pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl RandomSeq:inst8|74138:inst6|15~7_OTERM107 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.387 ns" { RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1] {} RandomSeq:inst8|RandomPLLs:inst|altpll:altpll_component|RandomPLLs_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} } { 0.000ns 1.879ns 0.974ns } { 0.000ns 0.000ns 0.534ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 TestOut[7]~output TestOut[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { RandomSeq:inst8|74138:inst6|15~7_OTERM107 {} RandomSeq:inst8|74138:inst6|15~7_NEW_REG106_RTM0108 {} TestOut[7]~output {} TestOut[7] {} } { 0.000ns 0.287ns 0.447ns 0.000ns } { 0.000ns 0.130ns 2.015ns 0.000ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] pin CLKout2 -3.287 ns " "Info: Slack time is -3.287 ns between source register \"RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]\" and destination pin \"CLKout2\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.000 ns + Longest register pin " "Info: + Longest register to pin requirement is 2.000 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.287 ns - Longest register pin " "Info: - Longest register to pin delay is 5.287 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.000 ns) 1.871 ns RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(1.871 ns) + CELL(0.000 ns) = 1.871 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'RandomSeq:inst8\|PLLout:inst1\|altpll:altpll_component\|PLLout_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/pllout_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/pllout_altpll.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.292 ns) + CELL(2.124 ns) 5.287 ns CLKout2~output 3 COMB IOOBUF_X7_Y0_N16 1 " "Info: 3: + IC(1.292 ns) + CELL(2.124 ns) = 5.287 ns; Loc. = IOOBUF_X7_Y0_N16; Fanout = 1; COMB Node = 'CLKout2~output'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.416 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl CLKout2~output } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 0 1280 1456 16 "CLKout2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.287 ns CLKout2 4 PIN PIN_V7 0 " "Info: 4: + IC(0.000 ns) + CELL(0.000 ns) = 5.287 ns; Loc. = PIN_V7; Fanout = 0; PIN Node = 'CLKout2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { CLKout2~output CLKout2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 0 1280 1456 16 "CLKout2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 40.17 % ) " "Info: Total cell delay = 2.124 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.163 ns ( 59.83 % ) " "Info: Total interconnect delay = 3.163 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl CLKout2~output CLKout2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] {} RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} CLKout2~output {} CLKout2 {} } { 0.000ns 1.871ns 1.292ns 0.000ns } { 0.000ns 0.000ns 2.124ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.287 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl CLKout2~output CLKout2 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.287 ns" { RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0] {} RandomSeq:inst8|PLLout:inst1|altpll:altpll_component|PLLout_altpll:auto_generated|wire_pll1_clk[0]~clkctrl {} CLKout2~output {} CLKout2 {} } { 0.000ns 1.871ns 1.292ns 0.000ns } { 0.000ns 0.000ns 2.124ns 0.000ns } "" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "tpd 19 " "Warning: Can't achieve timing requirement tpd along 19 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "th 73 " "Warning: Can't achieve timing requirement th along 73 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLKIN pin Xin\[14\] register AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] -5.853 ns " "Info: Minimum slack time is -5.853 ns for clock \"CLKIN\" between source pin \"Xin\[14\]\" and destination register \"AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\"" { { "Info" "ITDB_FULL_TH_REQUIREMENT" "3.000 ns + register " "Info: + th requirement for source pin and destination register is 3.000 ns" {  } {  } 0 0 "%2!c! th requirement for source pin and destination %3!s! is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_SLACK_TH_RESULT" "8.853 ns - " "Info: - th from clock to input pin is 8.853 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLKIN UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] -2.398 ns + " "Info: + Offset between input clock \"CLKIN\" and output clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 14.797 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 14.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 3.596 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 3.596 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 5.111 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 5.111 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 6.881 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 6.881 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 7.722 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 7.722 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 8.331 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 8.331 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 9.893 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 9.893 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 11.045 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\] 9 REG FF_X22_Y15_N23 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 11.045 ns; Loc. = FF_X22_Y15_N23; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 11.580 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\] 10 COMB LCCOMB_X22_Y15_N18 1 " "Info: 10: + IC(0.292 ns) + CELL(0.243 ns) = 11.580 ns; Loc. = LCCOMB_X22_Y15_N18; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.755 ns) + CELL(0.000 ns) 13.335 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl 11 COMB CLKCTRL_G4 64 " "Info: 11: + IC(1.755 ns) + CELL(0.000 ns) = 13.335 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.448 ns) 14.797 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 12 REG FF_X19_Y0_N17 5 " "Info: 12: + IC(1.014 ns) + CELL(0.448 ns) = 14.797 ns; Loc. = FF_X19_Y0_N17; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.368 ns ( 29.52 % ) " "Info: Total cell delay = 4.368 ns ( 29.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.429 ns ( 70.48 % ) " "Info: Total interconnect delay = 10.429 ns ( 70.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 1.014ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.448ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.052 ns + " "Info: + Micro hold delay of destination is 0.052 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.598 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Xin\[14\] 1 PIN PIN_W10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_W10; Fanout = 1; PIN Node = 'Xin\[14\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Xin[14] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.908 ns) 0.908 ns Xin\[14\]~input 2 COMB IOIBUF_X19_Y0_N15 3 " "Info: 2: + IC(0.000 ns) + CELL(0.908 ns) = 0.908 ns; Loc. = IOIBUF_X19_Y0_N15; Fanout = 3; COMB Node = 'Xin\[14\]~input'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.908 ns" { Xin[14] Xin[14]~input } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 480 144 312 496 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.211 ns) 3.598 ns AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG FF_X19_Y0_N17 5 " "Info: 3: + IC(2.479 ns) + CELL(0.211 ns) = 3.598 ns; Loc. = FF_X19_Y0_N17; Fanout = 5; REG Node = 'AllStore:inst2\|QSignal:inst6\|ASignal:inst7\|ShiftReg:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.690 ns" { Xin[14]~input AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 31.10 % ) " "Info: Total cell delay = 1.119 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.479 ns ( 68.90 % ) " "Info: Total interconnect delay = 2.479 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { Xin[14] Xin[14]~input AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { Xin[14] {} Xin[14]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 2.479ns } { 0.000ns 0.908ns 0.211ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 1.014ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.448ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { Xin[14] Xin[14]~input AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { Xin[14] {} Xin[14]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 2.479ns } { 0.000ns 0.908ns 0.211ns } "" } }  } 0 0 "%2!c! th from clock to input pin is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.797 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] {} UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl {} MyRx:inst1|DataReady {} Decode:inst3|SerPLL {} PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 {} PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1] {} PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[1]~clkctrl {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 1.876ns 0.987ns 0.782ns 1.037ns 0.468ns 0.367ns 1.432ns 0.419ns 0.292ns 1.755ns 1.014ns } { 0.000ns 0.000ns 0.733ns 0.733ns 0.733ns 0.373ns 0.242ns 0.130ns 0.733ns 0.243ns 0.000ns 0.448ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.598 ns" { Xin[14] Xin[14]~input AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.598 ns" { Xin[14] {} Xin[14]~input {} AllStore:inst2|QSignal:inst6|ASignal:inst7|ShiftReg:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 2.479ns } { 0.000ns 0.908ns 0.211ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO_OTERM1829 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] -8.481 ns " "Info: Slack time is -8.481 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO_OTERM1829\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "18.578 ns - " "Info: - Data arrival time is 18.578 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 11.755 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 11.755 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 4.483 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 4.483 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 5.324 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 5.933 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 5.933 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 7.495 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 7.495 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 8.647 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 8.647 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 9.016 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 9.016 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 10.276 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 11 COMB CLKCTRL_G16 211 " "Info: 11: + IC(1.260 ns) + CELL(0.000 ns) = 10.276 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) 11.755 ns core:inst14\|ClrFIFO_OTERM1829 12 REG FF_X20_Y9_N15 11 " "Info: 12: + IC(0.945 ns) + CELL(0.534 ns) = 11.755 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.580 ns ( 32.36 % ) " "Info: Total cell delay = 4.580 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.573 ns ( 67.64 % ) " "Info: Total interconnect delay = 9.573 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.624 ns + Longest register register " "Info: + Longest register to register delay is 6.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1829 1 REG FF_X20_Y9_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.750 ns) 6.624 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 2 REG FF_X17_Y9_N5 34 " "Info: 2: + IC(5.874 ns) + CELL(0.750 ns) = 6.624 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 11.32 % ) " "Info: Total cell delay = 0.750 ns ( 11.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 88.68 % ) " "Info: Total interconnect delay = 5.874 ns ( 88.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "10.097 ns + " "Info: + Data required time is 10.097 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] destination 8.082 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 8.082 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.241 ns) 0.631 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1 4 COMB LCCOMB_X30_Y23_N26 1 " "Info: 4: + IC(0.476 ns) + CELL(0.241 ns) = 0.631 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.242 ns) 1.079 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2 5 COMB LCCOMB_X30_Y23_N8 1 " "Info: 5: + IC(0.206 ns) + CELL(0.242 ns) = 1.079 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.381 ns) 2.932 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 6 COMB LCCOMB_X23_Y15_N8 6 " "Info: 6: + IC(1.472 ns) + CELL(0.381 ns) = 2.932 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 4.084 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 7 REG FF_X22_Y15_N5 1 " "Info: 7: + IC(0.419 ns) + CELL(0.733 ns) = 4.084 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 4.453 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 8 COMB LCCOMB_X22_Y15_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.369 ns) = 4.453 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.130 ns) 5.546 ns AllStore:inst2\|21mux:inst16\|5 9 COMB LCCOMB_X21_Y7_N6 1 " "Info: 9: + IC(0.963 ns) + CELL(0.130 ns) = 5.546 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 6.604 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 10 COMB CLKCTRL_G15 709 " "Info: 10: + IC(1.058 ns) + CELL(0.000 ns) = 6.604 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.534 ns) 8.082 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 11 REG FF_X17_Y9_N5 34 " "Info: 11: + IC(0.944 ns) + CELL(0.534 ns) = 8.082 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.363 ns ( 28.67 % ) " "Info: Total cell delay = 3.363 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.365 ns ( 71.33 % ) " "Info: Total interconnect delay = 8.365 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.082 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' 60 " "Warning: Can't achieve timing requirement Recovery: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' along 60 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO_OTERM1829 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] -12.978 ns " "Info: Slack time is -12.978 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO_OTERM1829\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "18.578 ns - " "Info: - Data arrival time is 18.578 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 11.755 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 11.755 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 2.713 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 2.713 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 4.483 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 4.483 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 5.324 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 5.324 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 5.933 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 5.933 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 7.495 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 7.495 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 8.647 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 8.647 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 9.016 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 9.016 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 10.276 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 11 COMB CLKCTRL_G16 211 " "Info: 11: + IC(1.260 ns) + CELL(0.000 ns) = 10.276 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) 11.755 ns core:inst14\|ClrFIFO_OTERM1829 12 REG FF_X20_Y9_N15 11 " "Info: 12: + IC(0.945 ns) + CELL(0.534 ns) = 11.755 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.580 ns ( 32.36 % ) " "Info: Total cell delay = 4.580 ns ( 32.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.573 ns ( 67.64 % ) " "Info: Total interconnect delay = 9.573 ns ( 67.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.624 ns + Longest register register " "Info: + Longest register to register delay is 6.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1829 1 REG FF_X20_Y9_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.750 ns) 6.624 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 2 REG FF_X17_Y9_N5 34 " "Info: 2: + IC(5.874 ns) + CELL(0.750 ns) = 6.624 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 11.32 % ) " "Info: Total cell delay = 0.750 ns ( 11.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 88.68 % ) " "Info: Total interconnect delay = 5.874 ns ( 88.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "5.600 ns + " "Info: + Data required time is 5.600 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] destination 3.585 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 3.585 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) -0.044 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = -0.044 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.130 ns) 1.049 ns AllStore:inst2\|21mux:inst16\|5 4 COMB LCCOMB_X21_Y7_N6 1 " "Info: 4: + IC(0.963 ns) + CELL(0.130 ns) = 1.049 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.093 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 2.107 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 5 COMB CLKCTRL_G15 709 " "Info: 5: + IC(1.058 ns) + CELL(0.000 ns) = 2.107 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.534 ns) 3.585 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 6 REG FF_X17_Y9_N5 34 " "Info: 6: + IC(0.944 ns) + CELL(0.534 ns) = 3.585 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.031 ns ( 14.26 % ) " "Info: Total cell delay = 1.031 ns ( 14.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 85.74 % ) " "Info: Total interconnect delay = 6.200 ns ( 85.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.585 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.755 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' 60 " "Warning: Can't achieve timing requirement Recovery: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' along 60 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO_OTERM1829 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] -10.082 ns " "Info: Slack time is -10.082 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO_OTERM1829\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "19.826 ns - " "Info: - Data arrival time is 19.826 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 13.003 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 13.003 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 11.524 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 14 COMB CLKCTRL_G16 211 " "Info: 14: + IC(1.260 ns) + CELL(0.000 ns) = 11.524 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.534 ns) 13.003 ns core:inst14\|ClrFIFO_OTERM1829 15 REG FF_X20_Y9_N15 11 " "Info: 15: + IC(0.945 ns) + CELL(0.534 ns) = 13.003 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.647 ns ( 39.92 % ) " "Info: Total cell delay = 6.647 ns ( 39.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.002 ns ( 60.08 % ) " "Info: Total interconnect delay = 10.002 ns ( 60.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.003 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.624 ns + Longest register register " "Info: + Longest register to register delay is 6.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1829 1 REG FF_X20_Y9_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X20_Y9_N15; Fanout = 11; REG Node = 'core:inst14\|ClrFIFO_OTERM1829'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.874 ns) + CELL(0.750 ns) 6.624 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 2 REG FF_X17_Y9_N5 34 " "Info: 2: + IC(5.874 ns) + CELL(0.750 ns) = 6.624 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 11.32 % ) " "Info: Total cell delay = 0.750 ns ( 11.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.874 ns ( 88.68 % ) " "Info: Total interconnect delay = 5.874 ns ( 88.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.003 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "9.744 ns + " "Info: + Data required time is 9.744 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 5.729 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 5.729 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 20 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 20; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.733 ns) 1.170 ns MyUart:inst15\|RdCLK 3 REG FF_X22_Y4_N9 2 " "Info: 3: + IC(0.959 ns) + CELL(0.733 ns) = 1.170 ns; Loc. = FF_X22_Y4_N9; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.733 ns) 2.658 ns OutputController:inst13\|RD 4 REG FF_X21_Y7_N23 1 " "Info: 4: + IC(0.755 ns) + CELL(0.733 ns) = 2.658 ns; Loc. = FF_X21_Y7_N23; Fanout = 1; REG Node = 'OutputController:inst13\|RD'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { MyUart:inst15|RdCLK OutputController:inst13|RD } "NODE_NAME" } } { "OutputConTroller.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutputConTroller.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.243 ns) 3.193 ns AllStore:inst2\|21mux:inst16\|5 5 COMB LCCOMB_X21_Y7_N6 1 " "Info: 5: + IC(0.292 ns) + CELL(0.243 ns) = 3.193 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.535 ns" { OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 4.251 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 6 COMB CLKCTRL_G15 709 " "Info: 6: + IC(1.058 ns) + CELL(0.000 ns) = 4.251 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.534 ns) 5.729 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\] 7 REG FF_X17_Y9_N5 34 " "Info: 7: + IC(0.944 ns) + CELL(0.534 ns) = 5.729 ns; Loc. = FF_X17_Y9_N5; Fanout = 34; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|cntr_4ob:wr_ptr\|counter_reg_bit\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.243 ns ( 27.60 % ) " "Info: Total cell delay = 2.243 ns ( 27.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.884 ns ( 72.40 % ) " "Info: Total interconnect delay = 5.884 ns ( 72.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "db/cntr_4ob.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/cntr_4ob.tdf" 89 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.624 ns" { core:inst14|ClrFIFO_OTERM1829 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK OutputController:inst13|RD AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|cntr_4ob:wr_ptr|counter_reg_bit[0] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.003 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1829 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' 396 " "Warning: Can't achieve timing requirement Recovery: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]' along 396 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|state\[3\]~_Duplicate_1 register inst49 -11.014 ns " "Info: Slack time is -11.014 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|state\[3\]~_Duplicate_1\" and destination register \"inst49\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "16.851 ns - " "Info: - Data arrival time is 16.851 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 13.024 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 13.024 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 11.524 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 14 COMB CLKCTRL_G16 211 " "Info: 14: + IC(1.260 ns) + CELL(0.000 ns) = 11.524 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.534 ns) 13.024 ns core:inst14\|state\[3\]~_Duplicate_1 15 REG FF_X23_Y25_N17 16 " "Info: 15: + IC(0.966 ns) + CELL(0.534 ns) = 13.024 ns; Loc. = FF_X23_Y25_N17; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.647 ns ( 39.87 % ) " "Info: Total cell delay = 6.647 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.023 ns ( 60.13 % ) " "Info: Total interconnect delay = 10.023 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.024 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.628 ns + Longest register register " "Info: + Longest register to register delay is 3.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|state\[3\]~_Duplicate_1 1 REG FF_X23_Y25_N17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X23_Y25_N17; Fanout = 16; REG Node = 'core:inst14\|state\[3\]~_Duplicate_1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.878 ns) + CELL(0.750 ns) 3.628 ns inst49 2 REG FF_X24_Y25_N9 2 " "Info: 2: + IC(2.878 ns) + CELL(0.750 ns) = 3.628 ns; Loc. = FF_X24_Y25_N9; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 832 104 168 912 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 20.67 % ) " "Info: Total cell delay = 0.750 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.878 ns ( 79.33 % ) " "Info: Total interconnect delay = 2.878 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.024 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "5.837 ns + " "Info: + Data required time is 5.837 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 2.000 ns " "Info: + Latch edge is 2.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 3.822 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 3.822 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]  -2.398 ns + Early " "Info: + Early clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 1.198 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 1.198 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.733 ns) 2.245 ns Decode:inst3\|SoftReload 4 REG FF_X23_Y27_N7 2 " "Info: 4: + IC(0.314 ns) + CELL(0.733 ns) = 2.245 ns; Loc. = FF_X23_Y27_N7; Fanout = 2; REG Node = 'Decode:inst3\|SoftReload'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { MyRx:inst1|DataReady Decode:inst3|SoftReload } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.534 ns) 3.822 ns inst49 5 REG FF_X24_Y25_N9 2 " "Info: 5: + IC(1.043 ns) + CELL(0.534 ns) = 3.822 ns; Loc. = FF_X24_Y25_N9; Fanout = 2; REG Node = 'inst49'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 832 104 168 912 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 32.15 % ) " "Info: Total cell delay = 2.000 ns ( 32.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.220 ns ( 67.85 % ) " "Info: Total interconnect delay = 4.220 ns ( 67.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.015 ns - " "Info: - Micro setup delay of destination is -0.015 ns" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Block1.bdf" { { 832 104 168 912 "inst49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.628 ns" { core:inst14|state[3]~_Duplicate_1 inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.822 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SoftReload inst49 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.024 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|state[3]~_Duplicate_1 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Recovery: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' 61 " "Warning: Can't achieve timing requirement Recovery: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' along 61 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ClrFIFO_OTERM1831 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate -11.306 ns " "Info: Minimum slack time is -11.306 ns for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ClrFIFO_OTERM1831\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "4.696 ns + " "Info: + Data arrival time is 4.696 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] source 2.701 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to source register is 2.701 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) -0.044 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = -0.044 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 1.216 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 4 COMB CLKCTRL_G16 211 " "Info: 4: + IC(1.260 ns) + CELL(0.000 ns) = 1.216 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.534 ns) 2.701 ns core:inst14\|ClrFIFO_OTERM1831 5 REG FF_X21_Y6_N25 18 " "Info: 5: + IC(0.951 ns) + CELL(0.534 ns) = 2.701 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.901 ns ( 14.20 % ) " "Info: Total cell delay = 0.901 ns ( 14.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 85.80 % ) " "Info: Total interconnect delay = 5.446 ns ( 85.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.796 ns + Shortest register register " "Info: + Shortest register to register delay is 1.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1831 1 REG FF_X21_Y6_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.750 ns) 1.796 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 2 REG FF_X24_Y7_N13 1 " "Info: 2: + IC(1.046 ns) + CELL(0.750 ns) = 1.796 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 41.76 % ) " "Info: Total cell delay = 0.750 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 58.24 % ) " "Info: Total interconnect delay = 1.046 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "16.002 ns - " "Info: - Data required time is 16.002 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] destination 15.845 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 15.845 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Late " "Info: + Late clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.733 ns) 1.123 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2 4 REG FF_X30_Y23_N11 6 " "Info: 4: + IC(0.476 ns) + CELL(0.733 ns) = 1.123 ns; Loc. = FF_X30_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.733 ns) 2.531 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3 5 REG FF_X33_Y23_N23 6 " "Info: 5: + IC(0.675 ns) + CELL(0.733 ns) = 2.531 ns; Loc. = FF_X33_Y23_N23; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv3'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.408 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.525 ns) + CELL(0.733 ns) 3.789 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4 6 REG FF_X32_Y23_N11 6 " "Info: 6: + IC(0.525 ns) + CELL(0.733 ns) = 3.789 ns; Loc. = FF_X32_Y23_N11; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.733 ns) 5.014 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5 7 REG FF_X31_Y23_N13 6 " "Info: 7: + IC(0.492 ns) + CELL(0.733 ns) = 5.014 ns; Loc. = FF_X31_Y23_N13; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.225 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.733 ns) 6.041 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6 8 REG FF_X31_Y23_N27 2 " "Info: 8: + IC(0.294 ns) + CELL(0.733 ns) = 6.041 ns; Loc. = FF_X31_Y23_N27; Fanout = 2; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv6'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.027 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.241 ns) 6.572 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 9 COMB LCCOMB_X31_Y23_N30 1 " "Info: 9: + IC(0.290 ns) + CELL(0.241 ns) = 6.572 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.531 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 7.181 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 10 COMB LCCOMB_X30_Y23_N24 1 " "Info: 10: + IC(0.367 ns) + CELL(0.242 ns) = 7.181 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 8.743 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 11 COMB LCCOMB_X23_Y15_N8 6 " "Info: 11: + IC(1.432 ns) + CELL(0.130 ns) = 8.743 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 9.895 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 12 REG FF_X22_Y15_N5 1 " "Info: 12: + IC(0.419 ns) + CELL(0.733 ns) = 9.895 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 10.264 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 13 COMB LCCOMB_X22_Y15_N4 4 " "Info: 13: + IC(0.000 ns) + CELL(0.369 ns) = 10.264 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 11.760 ns core:inst14\|ENWFIFO 14 REG FF_X22_Y11_N19 6 " "Info: 14: + IC(0.763 ns) + CELL(0.733 ns) = 11.760 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 12.194 ns AllStore:inst2\|inst2~0 15 COMB LCCOMB_X22_Y11_N28 38 " "Info: 15: + IC(0.304 ns) + CELL(0.130 ns) = 12.194 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 13.305 ns AllStore:inst2\|21mux:inst16\|5 16 COMB LCCOMB_X21_Y7_N6 1 " "Info: 16: + IC(0.764 ns) + CELL(0.347 ns) = 13.305 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 14.363 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 17 COMB CLKCTRL_G15 709 " "Info: 17: + IC(1.058 ns) + CELL(0.000 ns) = 14.363 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 15.845 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 18 REG FF_X24_Y7_N13 1 " "Info: 18: + IC(0.948 ns) + CELL(0.534 ns) = 15.845 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.857 ns ( 40.31 % ) " "Info: Total cell delay = 7.857 ns ( 40.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.634 ns ( 59.69 % ) " "Info: Total interconnect delay = 11.634 ns ( 59.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.845 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv2 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv3 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv4 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv5 PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv6 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.701 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' 60 " "Warning: Can't achieve timing requirement Removal: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]' along 60 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] register core:inst14\|ClrFIFO_OTERM1831 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate -998 ps " "Info: Minimum slack time is -998 ps for clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" between source register \"core:inst14\|ClrFIFO_OTERM1831\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "8.342 ns + " "Info: + Data arrival time is 8.342 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] source 6.347 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to source register is 6.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) 3.602 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = 3.602 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 4.862 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 4 COMB CLKCTRL_G16 211 " "Info: 4: + IC(1.260 ns) + CELL(0.000 ns) = 4.862 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.534 ns) 6.347 ns core:inst14\|ClrFIFO_OTERM1831 5 REG FF_X21_Y6_N25 18 " "Info: 5: + IC(0.951 ns) + CELL(0.534 ns) = 6.347 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.901 ns ( 14.20 % ) " "Info: Total cell delay = 0.901 ns ( 14.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.446 ns ( 85.80 % ) " "Info: Total interconnect delay = 5.446 ns ( 85.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.796 ns + Shortest register register " "Info: + Shortest register to register delay is 1.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1831 1 REG FF_X21_Y6_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.750 ns) 1.796 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 2 REG FF_X24_Y7_N13 1 " "Info: 2: + IC(1.046 ns) + CELL(0.750 ns) = 1.796 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 41.76 % ) " "Info: Total cell delay = 0.750 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 58.24 % ) " "Info: Total interconnect delay = 1.046 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "9.340 ns - " "Info: - Data required time is 9.340 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 16.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" is 16.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] destination 9.183 ns + Longest register " "Info: + Longest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]\" to destination register is 9.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) 1.866 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl 2 COMB CLKCTRL_G7 1 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = 1.866 ns; Loc. = CLKCTRL_G7; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.367 ns) 3.602 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 3 COMB LCCOMB_X22_Y15_N4 4 " "Info: 3: + IC(1.369 ns) + CELL(0.367 ns) = 3.602 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 5.098 ns core:inst14\|ENWFIFO 4 REG FF_X22_Y11_N19 6 " "Info: 4: + IC(0.763 ns) + CELL(0.733 ns) = 5.098 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 5.532 ns AllStore:inst2\|inst2~0 5 COMB LCCOMB_X22_Y11_N28 38 " "Info: 5: + IC(0.304 ns) + CELL(0.130 ns) = 5.532 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 6.643 ns AllStore:inst2\|21mux:inst16\|5 6 COMB LCCOMB_X21_Y7_N6 1 " "Info: 6: + IC(0.764 ns) + CELL(0.347 ns) = 6.643 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 7.701 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 7 COMB CLKCTRL_G15 709 " "Info: 7: + IC(1.058 ns) + CELL(0.000 ns) = 7.701 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 9.183 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 8 REG FF_X24_Y7_N13 1 " "Info: 8: + IC(0.948 ns) + CELL(0.534 ns) = 9.183 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 22.99 % ) " "Info: Total cell delay = 2.111 ns ( 22.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.072 ns ( 77.01 % ) " "Info: Total interconnect delay = 7.072 ns ( 77.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.183 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.183 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.183 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.347 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[2]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' 18 " "Warning: Can't achieve timing requirement Removal: 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[2\]' along 18 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] register core:inst14\|ENOUT register OutputController:inst13\|tDataIn\[62\]_OTERM699 3.113 ns " "Info: Minimum slack time is 3.113 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" between source register \"core:inst14\|ENOUT\" and destination register \"OutputController:inst13\|tDataIn\[62\]_OTERM699\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "12.958 ns + " "Info: + Data arrival time is 12.958 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 4.000 ns " "Info: + Launch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 4.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is 4.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] source 7.198 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" to source register is 7.198 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]  -3.646 ns + Early " "Info: + Early clock latency of clock \"PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]\" is -3.646 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-3.646 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -3.646 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -3.646 ns; Loc. = PLL_2; Fanout = 1; CLK Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.000 ns) -1.780 ns PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G8 5 " "Info: 2: + IC(1.866 ns) + CELL(0.000 ns) = -1.780 ns; Loc. = CLKCTRL_G8; Fanout = 5; COMB Node = 'PLL_TIMER:inst\|TMPPLL:inst\|altpll:altpll_component\|TMPPLL_altpll1:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.866 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/tmppll_altpll1.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/tmppll_altpll1.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.733 ns) -0.086 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1 3 REG FF_X29_Y23_N7 6 " "Info: 3: + IC(0.961 ns) + CELL(0.733 ns) = -0.086 ns; Loc. = FF_X29_Y23_N7; Fanout = 6; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKdiv1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.241 ns) 0.631 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1 4 COMB LCCOMB_X30_Y23_N26 1 " "Info: 4: + IC(0.476 ns) + CELL(0.241 ns) = 0.631 ns; Loc. = LCCOMB_X30_Y23_N26; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~1'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.242 ns) 1.079 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2 5 COMB LCCOMB_X30_Y23_N8 1 " "Info: 5: + IC(0.206 ns) + CELL(0.242 ns) = 1.079 ns; Loc. = LCCOMB_X30_Y23_N8; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~2'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.448 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.472 ns) + CELL(0.381 ns) 2.932 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 6 COMB LCCOMB_X23_Y15_N8 6 " "Info: 6: + IC(1.472 ns) + CELL(0.381 ns) = 2.932 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.853 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 4.084 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 7 REG FF_X22_Y15_N5 1 " "Info: 7: + IC(0.419 ns) + CELL(0.733 ns) = 4.084 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 4.453 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 8 COMB LCCOMB_X22_Y15_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.369 ns) = 4.453 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 5.713 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 9 COMB CLKCTRL_G16 211 " "Info: 9: + IC(1.260 ns) + CELL(0.000 ns) = 5.713 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.534 ns) 7.198 ns core:inst14\|ENOUT 10 REG FF_X21_Y8_N9 343 " "Info: 10: + IC(0.951 ns) + CELL(0.534 ns) = 7.198 ns; Loc. = FF_X21_Y8_N9; Fanout = 343; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.233 ns ( 29.81 % ) " "Info: Total cell delay = 3.233 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.611 ns ( 70.19 % ) " "Info: Total interconnect delay = 7.611 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.198 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } { { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.561 ns + Shortest register register " "Info: + Shortest register to register delay is 1.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ENOUT 1 REG FF_X21_Y8_N9 343 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y8_N9; Fanout = 343; REG Node = 'core:inst14\|ENOUT'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ENOUT } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.750 ns) 1.561 ns OutputController:inst13\|tDataIn\[62\]_OTERM699 2 REG FF_X24_Y8_N3 1 " "Info: 2: + IC(0.811 ns) + CELL(0.750 ns) = 1.561 ns; Loc. = FF_X24_Y8_N3; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[62\]_OTERM699'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 48.05 % ) " "Info: Total cell delay = 0.750 ns ( 48.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.811 ns ( 51.95 % ) " "Info: Total interconnect delay = 0.811 ns ( 51.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.198 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "9.845 ns - " "Info: - Data required time is 9.845 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.000 ns " "Info: + Latch edge is 4.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 8680.000 ns 4340.000 ns inverted 50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is 8680.000 ns with inverted offset of 4340.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] destination 5.688 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" to destination register is 5.688 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]  -2.398 ns + Late " "Info: + Late clock latency of clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]\" is -2.398 ns" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "-2.398 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.398 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.398 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) -0.522 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl 2 COMB CLKCTRL_G19 20 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = -0.522 ns; Loc. = CLKCTRL_G19; Fanout = 20; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.733 ns) 1.170 ns MyUart:inst15\|RdCLK 3 REG FF_X22_Y4_N9 2 " "Info: 3: + IC(0.959 ns) + CELL(0.733 ns) = 1.170 ns; Loc. = FF_X22_Y4_N9; Fanout = 2; REG Node = 'MyUart:inst15\|RdCLK'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.692 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(0.000 ns) 4.204 ns MyUart:inst15\|RdCLK~clkctrl 4 COMB CLKCTRL_G17 350 " "Info: 4: + IC(3.034 ns) + CELL(0.000 ns) = 4.204 ns; Loc. = CLKCTRL_G17; Fanout = 350; COMB Node = 'MyUart:inst15\|RdCLK~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl } "NODE_NAME" } } { "Myuart.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Myuart.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.534 ns) 5.688 ns OutputController:inst13\|tDataIn\[62\]_OTERM699 5 REG FF_X24_Y8_N3 1 " "Info: 5: + IC(0.950 ns) + CELL(0.534 ns) = 5.688 ns; Loc. = FF_X24_Y8_N3; Fanout = 1; REG Node = 'OutputController:inst13\|tDataIn\[62\]_OTERM699'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 15.67 % ) " "Info: Total cell delay = 1.267 ns ( 15.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.819 ns ( 84.33 % ) " "Info: Total interconnect delay = 6.819 ns ( 84.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { core:inst14|ENOUT OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.688 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[0]~clkctrl MyUart:inst15|RdCLK MyUart:inst15|RdCLK~clkctrl OutputController:inst13|tDataIn[62]_OTERM699 } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.198 ns" { PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0] PLL_TIMER:inst|TMPPLL:inst|altpll:altpll_component|TMPPLL_altpll1:auto_generated|wire_pll1_clk[0]~clkctrl PLL_TIMER:inst|OutClkCtrl:inst2|CLKdiv1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~1 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~2 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ENOUT } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] register core:inst14\|ClrFIFO_OTERM1831 register AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate -4.912 ns " "Info: Minimum slack time is -4.912 ns for clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" between source register \"core:inst14\|ClrFIFO_OTERM1831\" and destination register \"AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "12.240 ns + " "Info: + Data arrival time is 12.240 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] source 10.245 ns + Shortest register " "Info: + Shortest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to source register is 10.245 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 3.596 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 3.596 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 5.111 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 5.111 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.733 ns) 6.926 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|sel 5 REG FF_X23_Y15_N3 3 " "Info: 5: + IC(1.082 ns) + CELL(0.733 ns) = 6.926 ns; Loc. = FF_X23_Y15_N3; Fanout = 3; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|sel'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.130 ns) 7.500 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 6 COMB LCCOMB_X22_Y15_N4 4 " "Info: 6: + IC(0.444 ns) + CELL(0.130 ns) = 7.500 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.000 ns) 8.760 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl 7 COMB CLKCTRL_G16 211 " "Info: 7: + IC(1.260 ns) + CELL(0.000 ns) = 8.760 ns; Loc. = CLKCTRL_G16; Fanout = 211; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.534 ns) 10.245 ns core:inst14\|ClrFIFO_OTERM1831 8 REG FF_X21_Y6_N25 18 " "Info: 8: + IC(0.951 ns) + CELL(0.534 ns) = 10.245 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 27.95 % ) " "Info: Total cell delay = 2.863 ns ( 27.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.382 ns ( 72.05 % ) " "Info: Total interconnect delay = 7.382 ns ( 72.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.245 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.199 ns + " "Info: + Micro clock to output delay of source is 0.199 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.796 ns + Shortest register register " "Info: + Shortest register to register delay is 1.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns core:inst14\|ClrFIFO_OTERM1831 1 REG FF_X21_Y6_N25 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y6_N25; Fanout = 18; REG Node = 'core:inst14\|ClrFIFO_OTERM1831'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.750 ns) 1.796 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 2 REG FF_X24_Y7_N13 1 " "Info: 2: + IC(1.046 ns) + CELL(0.750 ns) = 1.796 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 41.76 % ) " "Info: Total cell delay = 0.750 ns ( 41.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 58.24 % ) " "Info: Total interconnect delay = 1.046 ns ( 58.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.245 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "17.152 ns - " "Info: - Data required time is 17.152 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 2170.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" is 2170.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] destination 16.995 ns + Longest register " "Info: + Longest clock path from clock \"UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]\" to destination register is 16.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\] 1 CLK PLL_4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_4; Fanout = 1; CLK Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.000 ns) 1.876 ns UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl 2 COMB CLKCTRL_G18 73 " "Info: 2: + IC(1.876 ns) + CELL(0.000 ns) = 1.876 ns; Loc. = CLKCTRL_G18; Fanout = 73; COMB Node = 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.876 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "db/uartpll_altpll.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/uartpll_altpll.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.733 ns) 3.596 ns MyRx:inst1\|DataReady 3 REG FF_X23_Y27_N9 4 " "Info: 3: + IC(0.987 ns) + CELL(0.733 ns) = 3.596 ns; Loc. = FF_X23_Y27_N9; Fanout = 4; REG Node = 'MyRx:inst1\|DataReady'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady } "NODE_NAME" } } { "MyRx.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/MyRx.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.733 ns) 5.111 ns Decode:inst3\|SerPLL 4 REG FF_X24_Y23_N23 5 " "Info: 4: + IC(0.782 ns) + CELL(0.733 ns) = 5.111 ns; Loc. = FF_X24_Y23_N23; Fanout = 5; REG Node = 'Decode:inst3\|SerPLL'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { MyRx:inst1|DataReady Decode:inst3|SerPLL } "NODE_NAME" } } { "Decode.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/Decode.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.733 ns) 6.881 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\] 5 REG FF_X30_Y23_N7 4 " "Info: 5: + IC(1.037 ns) + CELL(0.733 ns) = 6.881 ns; Loc. = FF_X30_Y23_N7; Fanout = 4; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|subsel\[0\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.770 ns" { Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.468 ns) + CELL(0.373 ns) 7.722 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4 6 COMB LCCOMB_X31_Y23_N30 1 " "Info: 6: + IC(0.468 ns) + CELL(0.373 ns) = 7.722 ns; Loc. = LCCOMB_X31_Y23_N30; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~4'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.841 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.242 ns) 8.331 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5 7 COMB LCCOMB_X30_Y23_N24 1 " "Info: 7: + IC(0.367 ns) + CELL(0.242 ns) = 8.331 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 1; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0~5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.130 ns) 9.893 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0 8 COMB LCCOMB_X23_Y15_N8 6 " "Info: 8: + IC(1.432 ns) + CELL(0.130 ns) = 9.893 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 6; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|Mux0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.419 ns) + CELL(0.733 ns) 11.045 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\] 9 REG FF_X22_Y15_N5 1 " "Info: 9: + IC(0.419 ns) + CELL(0.733 ns) = 11.045 ns; Loc. = FF_X22_Y15_N5; Fanout = 1; REG Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKin_ex3\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.152 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.369 ns) 11.414 ns PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\] 10 COMB LCCOMB_X22_Y15_N4 4 " "Info: 10: + IC(0.000 ns) + CELL(0.369 ns) = 11.414 ns; Loc. = LCCOMB_X22_Y15_N4; Fanout = 4; COMB Node = 'PLL_TIMER:inst\|OutClkCtrl:inst2\|CLKout\[2\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.369 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] } "NODE_NAME" } } { "OutCLKCtri.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/OutCLKCtri.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.733 ns) 12.910 ns core:inst14\|ENWFIFO 11 REG FF_X22_Y11_N19 6 " "Info: 11: + IC(0.763 ns) + CELL(0.733 ns) = 12.910 ns; Loc. = FF_X22_Y11_N19; Fanout = 6; REG Node = 'core:inst14\|ENWFIFO'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.496 ns" { PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO } "NODE_NAME" } } { "core.v" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/core.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.130 ns) 13.344 ns AllStore:inst2\|inst2~0 12 COMB LCCOMB_X22_Y11_N28 38 " "Info: 12: + IC(0.304 ns) + CELL(0.130 ns) = 13.344 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 38; COMB Node = 'AllStore:inst2\|inst2~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.434 ns" { core:inst14|ENWFIFO AllStore:inst2|inst2~0 } "NODE_NAME" } } { "AllStore.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/AllStore.bdf" { { 88 232 296 136 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.347 ns) 14.455 ns AllStore:inst2\|21mux:inst16\|5 13 COMB LCCOMB_X21_Y7_N6 1 " "Info: 13: + IC(0.764 ns) + CELL(0.347 ns) = 14.455 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 1; COMB Node = 'AllStore:inst2\|21mux:inst16\|5'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.111 ns" { AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.058 ns) + CELL(0.000 ns) 15.513 ns AllStore:inst2\|21mux:inst16\|5~clkctrl 14 COMB CLKCTRL_G15 709 " "Info: 14: + IC(1.058 ns) + CELL(0.000 ns) = 15.513 ns; Loc. = CLKCTRL_G15; Fanout = 709; COMB Node = 'AllStore:inst2\|21mux:inst16\|5~clkctrl'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/91/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.534 ns) 16.995 ns AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate 15 REG FF_X24_Y7_N13 1 " "Info: 15: + IC(0.948 ns) + CELL(0.534 ns) = 16.995 ns; Loc. = FF_X24_Y7_N13; Fanout = 1; REG Node = 'AllStore:inst2\|FIFO:inst\|scfifo:scfifo_component\|scfifo_i0c1:auto_generated\|a_dpfifo_ku81:dpfifo\|_~1_OTERM113_Duplicate'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.790 ns ( 34.07 % ) " "Info: Total cell delay = 5.790 ns ( 34.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.205 ns ( 65.93 % ) " "Info: Total interconnect delay = 11.205 ns ( 65.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.995 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.157 ns + " "Info: + Micro hold delay of destination is 0.157 ns" {  } { { "db/scfifo_i0c1.tdf" "" { Text "Z:/FCD-3009-1.1/DE0/OPLA/FPGA_LE3/db/scfifo_i0c1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.995 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.796 ns" { core:inst14|ClrFIFO_OTERM1831 AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.995 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|subsel[0] PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~4 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0~5 PLL_TIMER:inst|OutClkCtrl:inst2|Mux0 PLL_TIMER:inst|OutClkCtrl:inst2|CLKin_ex3[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] core:inst14|ENWFIFO AllStore:inst2|inst2~0 AllStore:inst2|21mux:inst16|5 AllStore:inst2|21mux:inst16|5~clkctrl AllStore:inst2|FIFO:inst|scfifo:scfifo_component|scfifo_i0c1:auto_generated|a_dpfifo_ku81:dpfifo|_~1_OTERM113_Duplicate } "NODE_NAME" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.245 ns" { UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1] UartPLL:inst19|altpll:altpll_component|UartPLL_altpll:auto_generated|wire_pll1_clk[1]~clkctrl MyRx:inst1|DataReady Decode:inst3|SerPLL PLL_TIMER:inst|OutClkCtrl:inst2|sel PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2] PLL_TIMER:inst|OutClkCtrl:inst2|CLKout[2]~clkctrl core:inst14|ClrFIFO_OTERM1831 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Removal: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' 60 " "Warning: Can't achieve timing requirement Removal: 'UartPLL:inst19\|altpll:altpll_component\|UartPLL_altpll:auto_generated\|wire_pll1_clk\[1\]' along 60 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 35 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 23:23:45 2011 " "Info: Processing ended: Mon Nov 14 23:23:45 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
