

================================================================
== Vivado HLS Report for 'digitrec_kernel'
================================================================
* Date:           Sat Oct 27 03:57:02 2018

* Version:        2018.2_AR71275_op (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        digitrec_kernel
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     2.920|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  414077|  414077|  414077|  414077|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+--------+--------+----------+-----------+-----------+-------+----------+
        |            |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- init_L    |      44|      44|        16|          1|          1|     30|    yes   |
        |- diff_L    |   18001|   18001|         3|          1|          1|  18000|    yes   |
        |- dis_L     |   18003|   18003|         5|          1|          1|  18000|    yes   |
        |- update_L  |  378015|  378015|        37|         21|          1|  18000|    yes   |
        +------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      3|        -|        -|    -|
|Expression       |        -|      -|        0|     1518|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        8|      -|     1576|     2060|    -|
|Memory           |       65|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      599|    -|
|Register         |        2|      -|     1313|       98|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |       75|      3|     2889|     4275|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        1|   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |digitrec_kernel_control_s_axi_U        |digitrec_kernel_control_s_axi       |        0|      0|  246|  424|
    |digitrec_kernel_gmem2_m_axi_U          |digitrec_kernel_gmem2_m_axi         |        4|      0|  566|  766|
    |digitrec_kernel_gmem_m_axi_U           |digitrec_kernel_gmem_m_axi          |        4|      0|  566|  766|
    |digitrec_kernel_urem_5ns_3ns_5_9_1_U1  |digitrec_kernel_urem_5ns_3ns_5_9_1  |        0|      0|   99|   52|
    |digitrec_kernel_urem_5ns_3ns_5_9_1_U2  |digitrec_kernel_urem_5ns_3ns_5_9_1  |        0|      0|   99|   52|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                    |        8|      0| 1576| 2060|
    +---------------------------------------+------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------------------+-------------------------------------------------+--------------+
    |                      Instance                      |                      Module                     |  Expression  |
    +----------------------------------------------------+-------------------------------------------------+--------------+
    |digitrec_kernel_mac_muladd_12ns_4ns_11ns_15_1_1_U4  |digitrec_kernel_mac_muladd_12ns_4ns_11ns_15_1_1  | i0 * i1 + i2 |
    |digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1_U3  |digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1  | i0 * i1 + i2 |
    |digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1_U5  |digitrec_kernel_mac_muladd_4ns_12ns_11ns_15_1_1  | i0 + i1 * i2 |
    +----------------------------------------------------+-------------------------------------------------+--------------+

    * Memory: 
    +--------+----------------------+---------+---+----+-------+-----+------+-------------+
    | Memory |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------+----------------------+---------+---+----+-------+-----+------+-------------+
    |temp_U  |digitrec_kernel_temp  |       65|  0|   0|  18000|   64|     1|      1152000|
    +--------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total   |                      |       65|  0|   0|  18000|   64|     1|      1152000|
    +--------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |dis_1_s_fu_1763_p2                  |     +    |      0|  0|  15|           6|           6|
    |indvar_flatten_next1_fu_666_p2      |     +    |      0|  0|  22|          15|           1|
    |indvar_flatten_next2_fu_727_p2      |     +    |      0|  0|  22|          15|           1|
    |indvar_flatten_next3_fu_1802_p2     |     +    |      0|  0|  22|          15|           1|
    |indvar_flatten_next_fu_548_p2       |     +    |      0|  0|  15|           5|           1|
    |knn_mat4_sum1_fu_1993_p2            |     +    |      0|  0|  71|          64|          64|
    |knn_mat4_sum5_fu_612_p2             |     +    |      0|  0|  71|          64|          64|
    |knn_mat4_sum6_fu_1874_p2            |     +    |      0|  0|  71|          64|          64|
    |knn_mat4_sum7_fu_1898_p2            |     +    |      0|  0|  71|          64|          64|
    |knn_mat4_sum8_fu_1930_p2            |     +    |      0|  0|  71|          64|          64|
    |knn_mat4_sum9_fu_1954_p2            |     +    |      0|  0|  71|          64|          64|
    |tmp10_fu_1403_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp11_fu_1425_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp12_fu_1419_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp13_fu_1535_p2                    |     +    |      0|  0|  12|           4|           4|
    |tmp14_fu_1483_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp15_fu_1457_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp16_fu_1451_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp17_fu_1473_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp18_fu_1467_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp19_fu_1525_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp1_fu_1737_p2                     |     +    |      0|  0|  15|           5|           5|
    |tmp20_fu_1499_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp21_fu_1493_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp22_fu_1515_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp23_fu_1509_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp24_fu_1753_p2                    |     +    |      0|  0|  15|           5|           5|
    |tmp25_fu_1625_p2                    |     +    |      0|  0|  12|           4|           4|
    |tmp26_fu_1573_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp27_fu_1547_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp28_fu_1541_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp29_fu_1563_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp2_fu_1445_p2                     |     +    |      0|  0|  12|           4|           4|
    |tmp30_fu_1557_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp31_fu_1615_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp32_fu_1589_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp33_fu_1583_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp34_fu_1605_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp35_fu_1599_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp36_fu_1725_p2                    |     +    |      0|  0|  12|           4|           4|
    |tmp37_fu_1663_p2                    |     +    |      0|  0|  11|           3|           3|
    |tmp38_fu_1637_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp39_fu_1631_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp3_fu_1393_p2                     |     +    |      0|  0|  11|           3|           3|
    |tmp40_fu_1653_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp41_fu_1647_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp42_fu_1715_p2                    |     +    |      0|  0|   5|           3|           3|
    |tmp43_fu_1679_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp44_fu_1673_p2                    |     +    |      0|  0|   5|           2|           2|
    |tmp45_fu_1709_p2                    |     +    |      0|  0|   5|           3|           3|
    |tmp46_fu_1689_p2                    |     +    |      0|  0|   9|           2|           2|
    |tmp47_fu_1699_p2                    |     +    |      0|  0|   9|           2|           2|
    |tmp4_fu_1367_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp5_fu_1361_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp6_fu_1383_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp7_fu_1377_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp8_fu_1435_p2                     |     +    |      0|  0|  11|           3|           3|
    |tmp9_fu_1409_p2                     |     +    |      0|  0|   5|           2|           2|
    |tmp_11_fu_1984_p2                   |     +    |      0|  0|  40|          33|          33|
    |tmp_21_2_fu_1920_p2                 |     +    |      0|  0|  40|          33|          33|
    |tmp_23_1_mid2_v_v_fu_1885_p2        |     +    |      0|  0|  15|           7|           1|
    |tmp_23_2_mid2_v_v_fu_1941_p2        |     +    |      0|  0|  15|           7|           2|
    |x1_s_fu_686_p2                      |     +    |      0|  0|  12|           4|           1|
    |x2_s_fu_747_p2                      |     +    |      0|  0|  12|           1|           4|
    |x3_s_fu_1822_p2                     |     +    |      0|  0|  12|           4|           1|
    |x_s_fu_560_p2                       |     +    |      0|  0|  12|           4|           1|
    |y1_1_fu_700_p2                      |     +    |      0|  0|  18|          11|           1|
    |y2_1_fu_761_p2                      |     +    |      0|  0|  18|           1|          11|
    |y3_1_fu_2004_p2                     |     +    |      0|  0|  18|          11|           1|
    |y_op_fu_629_p2                      |     +    |      0|  0|   9|           2|           1|
    |tmp_2_fu_1790_p2                    |     -    |      0|  0|  15|           7|           7|
    |tmp_2_mid1_fu_1844_p2               |     -    |      0|  0|  15|           7|           7|
    |tmp_fu_536_p2                       |     -    |      0|  0|  15|           7|           7|
    |tmp_mid1_fu_582_p2                  |     -    |      0|  0|  15|           7|           7|
    |ap_block_pp0_stage0_01001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage10_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage11_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage12_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage15_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage18_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage1_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage2_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage7_11001           |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state17_pp0_stage0_iter15  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state26_pp1_stage0_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state36_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state43_pp3_stage8_iter0   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state63_pp3_stage7_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state65_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state66_io                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state71_pp3_stage15_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1129                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1143                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1167                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1180                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1203                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1217                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1241                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1252                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1273                   |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_672_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |exitcond2_fu_733_p2                 |   icmp   |      0|  0|  13|          11|           9|
    |exitcond3_fu_1808_p2                |   icmp   |      0|  0|  13|          11|           9|
    |exitcond_flatten1_fu_660_p2         |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_flatten2_fu_721_p2         |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_flatten3_fu_1796_p2        |   icmp   |      0|  0|  13|          15|          15|
    |exitcond_flatten_fu_542_p2          |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_fu_554_p2                  |   icmp   |      0|  0|   8|           2|           2|
    |tmp_13_fu_2022_p2                   |   icmp   |      0|  0|  29|          64|          64|
    |tmp_15_fu_654_p2                    |   icmp   |      0|  0|  11|           5|           1|
    |tmp_24_1_fu_1912_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_24_2_fu_1968_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |tmp_4_fu_648_p2                     |   icmp   |      0|  0|  11|           5|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage9_11001           |    or    |      0|  0|   2|           1|           1|
    |p_max_id_2_fu_1972_p3               |  select  |      0|  0|   3|           1|           3|
    |tmp_1_mid2_v_v_fu_692_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_5_mid2_v_v_fu_1850_p3           |  select  |      0|  0|   7|           1|           7|
    |tmp_6_mid2_v_v_fu_753_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_7_mid2_v_v_fu_1866_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_mid2_fu_588_p3                  |  select  |      0|  0|   7|           1|           7|
    |x_mid2_fu_604_p3                    |  select  |      0|  0|   4|           1|           4|
    |y1_mid2_fu_678_p3                   |  select  |      0|  0|  11|           1|           1|
    |y2_mid2_fu_739_p3                   |  select  |      0|  0|  11|           1|           1|
    |y3_mid2_fu_1814_p3                  |  select  |      0|  0|  11|           1|           1|
    |y_1_fu_635_p3                       |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |    xor   |      0|  0|   2|           2|           1|
    |temp_d0                             |    xor   |      0|  0|  64|          64|          64|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|1518|         997|         933|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  161|         36|    1|         36|
    |ap_enable_reg_pp0_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15                  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4                   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                   |   15|          3|    1|          3|
    |ap_phi_mux_indvar_flatten3_phi_fu_471_p4  |    9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_371_p4   |    9|          2|    5|         10|
    |ap_phi_mux_x1_phi_fu_416_p4               |    9|          2|    4|          8|
    |ap_phi_mux_x2_phi_fu_449_p4               |    9|          2|    4|          8|
    |ap_phi_mux_x3_phi_fu_482_p4               |    9|          2|    4|          8|
    |ap_phi_mux_y3_phi_fu_493_p4               |    9|          2|   11|         22|
    |ap_sig_ioackin_gmem2_ARREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_AWREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem2_WREADY               |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY               |    9|          2|    1|          2|
    |gmem2_ARADDR                              |   33|          6|   64|        384|
    |gmem2_AWADDR                              |   15|          3|   64|        192|
    |gmem2_AWLEN                               |   15|          3|   32|         96|
    |gmem2_WDATA                               |   15|          3|    8|         24|
    |gmem2_blk_n_AR                            |    9|          2|    1|          2|
    |gmem2_blk_n_AW                            |    9|          2|    1|          2|
    |gmem2_blk_n_B                             |    9|          2|    1|          2|
    |gmem2_blk_n_R                             |    9|          2|    1|          2|
    |gmem2_blk_n_W                             |    9|          2|    1|          2|
    |gmem_blk_n_AR                             |    9|          2|    1|          2|
    |gmem_blk_n_R                              |    9|          2|    1|          2|
    |indvar_flatten1_reg_401                   |    9|          2|   15|         30|
    |indvar_flatten2_reg_434                   |    9|          2|   15|         30|
    |indvar_flatten3_reg_467                   |    9|          2|   15|         30|
    |indvar_flatten_reg_367                    |    9|          2|    5|         10|
    |temp_address0                             |   15|          3|   15|         45|
    |temp_address1                             |   15|          3|   15|         45|
    |x1_reg_412                                |    9|          2|    4|          8|
    |x2_reg_445                                |    9|          2|    4|          8|
    |x3_reg_478                                |    9|          2|    4|          8|
    |x_reg_379                                 |    9|          2|    4|          8|
    |y1_reg_423                                |    9|          2|   11|         22|
    |y2_reg_456                                |    9|          2|   11|         22|
    |y3_reg_489                                |    9|          2|   11|         22|
    |y_reg_390                                 |    9|          2|    2|          4|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     |  599|        130|  361|       1147|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  35|   0|   35|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem2_WREADY               |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY               |   1|   0|    1|          0|
    |ap_rst_n_inv                              |   1|   0|    1|          0|
    |ap_rst_reg_1                              |   1|   0|    1|          0|
    |ap_rst_reg_2                              |   1|   0|    1|          0|
    |exitcond_flatten1_reg_2111                |   1|   0|    1|          0|
    |exitcond_flatten1_reg_2111_pp1_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten2_reg_2146                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_2202                |   1|   0|    1|          0|
    |exitcond_flatten3_reg_2202_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond_flatten_reg_2077                 |   1|   0|    1|          0|
    |gmem2_addr_1_read_reg_2246                |   8|   0|    8|          0|
    |gmem2_addr_1_reg_2234                     |  64|   0|   64|          0|
    |gmem2_addr_2_read_reg_2251                |   8|   0|    8|          0|
    |gmem2_addr_2_reg_2240                     |  64|   0|   64|          0|
    |gmem2_addr_3_read_reg_2278                |   8|   0|    8|          0|
    |gmem2_addr_3_reg_2266                     |  64|   0|   64|          0|
    |gmem2_addr_4_read_reg_2283                |   8|   0|    8|          0|
    |gmem2_addr_4_reg_2272                     |  64|   0|   64|          0|
    |gmem2_addr_5_read_reg_2310                |   8|   0|    8|          0|
    |gmem2_addr_5_reg_2288                     |  64|   0|   64|          0|
    |gmem2_addr_reg_2092                       |  64|   0|   64|          0|
    |gmem_addr_read_reg_2141                   |  64|   0|   64|          0|
    |gmem_addr_reg_2071                        |  61|   0|   64|          3|
    |indvar_flatten1_reg_401                   |  15|   0|   15|          0|
    |indvar_flatten2_reg_434                   |  15|   0|   15|          0|
    |indvar_flatten3_reg_467                   |  15|   0|   15|          0|
    |indvar_flatten_next3_reg_2206             |  15|   0|   15|          0|
    |indvar_flatten_next_reg_2081              |   5|   0|    5|          0|
    |indvar_flatten_reg_367                    |   5|   0|    5|          0|
    |knn_mat_read_reg_2056                     |  64|   0|   64|          0|
    |temp_addr_1_reg_2176                      |  15|   0|   15|          0|
    |temp_addr_1_reg_2176_pp2_iter3_reg        |  15|   0|   15|          0|
    |test_image_read_reg_2066                  |  64|   0|   64|          0|
    |tmp13_reg_2187                            |   4|   0|    4|          0|
    |tmp25_reg_2192                            |   4|   0|    4|          0|
    |tmp2_reg_2182                             |   4|   0|    4|          0|
    |tmp36_reg_2197                            |   4|   0|    4|          0|
    |tmp_13_reg_2315                           |   1|   0|    1|          0|
    |tmp_15_reg_2107                           |   1|   0|    1|          0|
    |tmp_1_mid2_v_v_reg_2125                   |   4|   0|    4|          0|
    |tmp_24_1_reg_2261                         |   1|   0|    1|          0|
    |tmp_4_reg_2103                            |   1|   0|    1|          0|
    |tmp_5_cast_mid2_reg_2256                  |  32|   0|   33|          1|
    |tmp_5_mid2_v_reg_2223                     |  32|   0|   32|          0|
    |tmp_5_mid2_v_v_reg_2217                   |   7|   0|    7|          0|
    |tmp_5_reg_2171                            |  15|   0|   15|          0|
    |tmp_65_reg_2319                           |   8|   0|    8|          0|
    |tmp_6_mid2_v_v_reg_2160                   |   4|   0|    4|          0|
    |tmp_7_mid2_v_v_reg_2228                   |   4|   0|    4|          0|
    |tmp_7_mid2_v_v_reg_2228_pp3_iter1_reg     |   4|   0|    4|          0|
    |tmp_7_reg_2300                            |  15|   0|   15|          0|
    |tmp_8_reg_2136                            |  15|   0|   15|          0|
    |x1_reg_412                                |   4|   0|    4|          0|
    |x2_reg_445                                |   4|   0|    4|          0|
    |x3_reg_478                                |   4|   0|    4|          0|
    |x_reg_379                                 |   4|   0|    4|          0|
    |y1_mid2_reg_2120                          |  11|   0|   11|          0|
    |y1_reg_423                                |  11|   0|   11|          0|
    |y2_mid2_reg_2155                          |  11|   0|   11|          0|
    |y2_reg_456                                |  11|   0|   11|          0|
    |y3_1_reg_2295                             |  11|   0|   11|          0|
    |y3_mid2_reg_2211                          |  11|   0|   11|          0|
    |y3_mid2_reg_2211_pp3_iter1_reg            |  11|   0|   11|          0|
    |y3_reg_489                                |  11|   0|   11|          0|
    |y_reg_390                                 |   2|   0|    2|          0|
    |exitcond_flatten2_reg_2146                |  64|  32|    1|          0|
    |exitcond_flatten_reg_2077                 |  64|  32|    1|          0|
    |gmem2_addr_reg_2092                       |   4|   2|   64|          0|
    |tmp_15_reg_2107                           |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1313|  98| 1188|          4|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |     control     |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | digitrec_kernel | return value |
|interrupt              | out |    1| ap_ctrl_hs | digitrec_kernel | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |       gmem      |    pointer   |
|m_axi_gmem2_AWVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_AWUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WVALID     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WREADY     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WDATA      | out |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WSTRB      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WLAST      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WID        | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_WUSER      | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARVALID    | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREADY    |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARADDR     | out |   64|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARID       | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLEN      | out |    8|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARSIZE     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARBURST    | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARLOCK     | out |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARCACHE    | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARPROT     | out |    3|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARQOS      | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARREGION   | out |    4|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_ARUSER     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RDATA      |  in |   32|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RLAST      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_RRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BVALID     |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BREADY     | out |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BRESP      |  in |    2|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BID        |  in |    1|    m_axi   |      gmem2      |    pointer   |
|m_axi_gmem2_BUSER      |  in |    1|    m_axi   |      gmem2      |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

