5 e 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand4.2.vcd -o expand4.2.cdd -v expand4.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand4.2.v 1 23 1
2 1 8 100013 1 0 21004 0 0 1 144 0 0
2 2 8 e000e 1 0 1008 0 0 32 176 1 0
2 3 8 c000c 1 0 1008 0 0 32 176 3 0
2 4 8 c000e 1 6 1208 2 3 32 146 0 ffffffff 0 0 0 0 0
2 5 8 b0015 1 25 1104 1 4 4 146 0 f ffffffff 0 0 0 0
2 6 8 70007 0 1 1410 0 0 4 1 a
2 7 8 70015 2 35 6 5 6
1 a 5 3000b 1 0 3 0 4 17 0 f 0 0 0 0
1 b 6 3000b 1 0 0 0 1 17 0 1 0 0 0 0
4 7 f 7 7
3 1 main.$u0 "main.$u0" expand4.2.v 0 21 1
