<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1443449236544" xml:lang="en-us">
  <title class="- topic/title ">VTCR_EL2, Virtualization Translation Control Register, EL2</title>
  <shortdesc class="- topic/shortdesc ">The VTCR_EL2 controls the translation table walks required for the stage
    2 translation of memory accesses from Non-secure EL0 and EL1.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">It also holds cacheability and shareability information for the
        accesses.</p>
      <title class="- topic/title ">Bit field descriptions</title>
      <p class="- topic/p ">VTCR_EL2 is a 32-bit register, and is part of:</p>
      <ul class="- topic/ul " id="ul_mh5_22p_rv">
        <li class="- topic/li ">The Virtualization registers functional group.</li>
        <li class="- topic/li ">The Virtual memory control registers functional group.</li>
      </ul>
      <fig class="- topic/fig " id="fig_yv2_1f1_yw">
        <title class="- topic/title ">VTCR_EL2 bit assignments</title>
        <image class="- topic/image " href="lau1443449265657.svg" id="image_zv2_1f1_yw" placement="inline">
          <alt class="- topic/alt ">VTCR_EL2 bit assignments</alt>
        </image>
      </fig>
      <note class="- topic/note ">
        <p class="- topic/p ">Bits[28:25] and bits[22:21], architecturally defined, are implemented
          in the <term keyref="core">core</term>.</p>
      </note>
      <dl class="- topic/dl ">
        
        
        
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">TG0, [15:14]</dt>
          <dd class="- topic/dd ">
            <p class="- topic/p ">TTBR0_EL2 granule size. The possible values are:</p>
            <dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.any">00</ph></dt>
                <dd class="- topic/dd ">4KB.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.any">01</ph></dt>
                <dd class="- topic/dd ">64KB.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.any">10</ph></dt>
                <dd class="- topic/dd ">16KB.</dd>
              </dlentry>
              <dlentry class="- topic/dlentry ">
                <dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.any">11</ph></dt>
                <dd class="- topic/dd ">Reserved.</dd>
              </dlentry>
            </dl>
            <p class="- topic/p ">All other values are not supported.</p>
          </dd>
        </dlentry>
        
        
      </dl>

      <dl class="- topic/dl ">
        <dlentry class="- topic/dlentry ">
          <dt class="- topic/dt ">Configurations</dt>
          <dd class="- topic/dd "><p class="- topic/p ">RW fields in this register reset to architecturally <term class="- topic/term " outputclass="archterm">UNKNOWN</term> values.</p>
            <p class="- topic/p ">Bit fields and details that are not provided in this description
              are architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Architecture Reference Manual <keyword class="- topic/keyword ">Arm</keyword>v8, for <keyword class="- topic/keyword ">Arm</keyword>v8-A architecture profile</ph></cite>.</p></dd>
        </dlentry>
      </dl>
    </section>
    
  </refbody>
</reference>
