<stg><name>compute_output_buffer_2d<array,array<ap_fixed<8,2,0,0,0>,4u>,config42></name>


<trans_list>

<trans id="258" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:4  %in_elem_data_3_V_read_9 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_3_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_3_V_read_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:5  %in_elem_data_2_V_read_8 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_2_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_2_V_read_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:6  %in_elem_data_1_V_read_7 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_1_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_1_V_read_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:7  %in_elem_data_0_V_read_6 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_elem_data_0_V_read)

]]></Node>
<StgValue><ssdm name="in_elem_data_0_V_read_6"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:8  %kernel_data_V_4_4_load = load i8* @kernel_data_V_4_4, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:9  %kernel_data_V_4_5_load = load i8* @kernel_data_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:10  %kernel_data_V_4_6_load = load i8* @kernel_data_V_4_6, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:11  %kernel_data_V_4_7_load = load i8* @kernel_data_V_4_7, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:12  %kernel_data_V_4_8_load = load i8* @kernel_data_V_4_8, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:13  %kernel_data_V_4_9_load = load i8* @kernel_data_V_4_9, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:14  %kernel_data_V_4_10_load = load i8* @kernel_data_V_4_10, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:15  %kernel_data_V_4_11_load = load i8* @kernel_data_V_4_11, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:16  %kernel_data_V_4_16_load = load i8* @kernel_data_V_4_16, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:17  %kernel_data_V_4_17_load = load i8* @kernel_data_V_4_17, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:18  %kernel_data_V_4_18_load = load i8* @kernel_data_V_4_18, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:19  %kernel_data_V_4_19_load = load i8* @kernel_data_V_4_19, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:20  %kernel_data_V_4_20_load = load i8* @kernel_data_V_4_20, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:21  %kernel_data_V_4_21_load = load i8* @kernel_data_V_4_21, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:22  %kernel_data_V_4_22_load = load i8* @kernel_data_V_4_22, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:23  %kernel_data_V_4_23_load = load i8* @kernel_data_V_4_23, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:24  %kernel_data_V_4_28_load = load i8* @kernel_data_V_4_28, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:25  %kernel_data_V_4_29_load = load i8* @kernel_data_V_4_29, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:26  %kernel_data_V_4_30_load = load i8* @kernel_data_V_4_30, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:27  %kernel_data_V_4_31_load = load i8* @kernel_data_V_4_31, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:28  %kernel_data_V_4_32_load = load i8* @kernel_data_V_4_32, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:29  %kernel_data_V_4_33_load = load i8* @kernel_data_V_4_33, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:30  %kernel_data_V_4_34_load = load i8* @kernel_data_V_4_34, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:31  %kernel_data_V_4_35_load = load i8* @kernel_data_V_4_35, align 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="288" op_0_bw="288" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
codeRepl:32  %call_ret4 = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @"shift_line_buffer<array<ap_fixed<8, 2, 0, 0, 0>, 4u>, config42>"(i8 %in_elem_data_0_V_read_6, i8 %in_elem_data_1_V_read_7, i8 %in_elem_data_2_V_read_8, i8 %in_elem_data_3_V_read_9, i8 %kernel_data_V_4_4_load, i8 %kernel_data_V_4_5_load, i8 %kernel_data_V_4_6_load, i8 %kernel_data_V_4_7_load, i8 %kernel_data_V_4_8_load, i8 %kernel_data_V_4_9_load, i8 %kernel_data_V_4_10_load, i8 %kernel_data_V_4_11_load, i8 %kernel_data_V_4_16_load, i8 %kernel_data_V_4_17_load, i8 %kernel_data_V_4_18_load, i8 %kernel_data_V_4_19_load, i8 %kernel_data_V_4_20_load, i8 %kernel_data_V_4_21_load, i8 %kernel_data_V_4_22_load, i8 %kernel_data_V_4_23_load, i8 %kernel_data_V_4_28_load, i8 %kernel_data_V_4_29_load, i8 %kernel_data_V_4_30_load, i8 %kernel_data_V_4_31_load, i8 %kernel_data_V_4_32_load, i8 %kernel_data_V_4_33_load, i8 %kernel_data_V_4_34_load, i8 %kernel_data_V_4_35_load)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:33  %kernel_data_V_4_27_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 11

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_27_ret"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:34  %kernel_data_V_4_26_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 10

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_26_ret"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:35  %kernel_data_V_4_25_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 9

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_25_ret"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:36  %kernel_data_V_4_24_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_24_ret"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:37  %kernel_data_V_4_15_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_15_ret"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:38  %kernel_data_V_4_14_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_14_ret"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:39  %kernel_data_V_4_13_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_13_ret"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:40  %kernel_data_V_4_12_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_12_ret"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:41  %kernel_data_V_4_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_3_ret"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:42  %kernel_data_V_4_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_2_ret"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:43  %kernel_data_V_4_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_1_ret"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:44  %kernel_data_V_4_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_0_ret"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:45  %kernel_data_V_4_4_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 12

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_4_ret"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:46  store i8 %kernel_data_V_4_4_ret, i8* @kernel_data_V_4_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:47  %kernel_data_V_4_5_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 13

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_5_ret"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:48  store i8 %kernel_data_V_4_5_ret, i8* @kernel_data_V_4_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:49  %kernel_data_V_4_6_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 14

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_6_ret"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:50  store i8 %kernel_data_V_4_6_ret, i8* @kernel_data_V_4_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:51  %kernel_data_V_4_7_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 15

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_7_ret"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:52  store i8 %kernel_data_V_4_7_ret, i8* @kernel_data_V_4_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:53  %kernel_data_V_4_8_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 16

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_8_ret"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:54  store i8 %kernel_data_V_4_8_ret, i8* @kernel_data_V_4_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:55  %kernel_data_V_4_9_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 17

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_9_ret"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:56  store i8 %kernel_data_V_4_9_ret, i8* @kernel_data_V_4_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:57  %kernel_data_V_4_10_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 18

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_10_ret"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:58  store i8 %kernel_data_V_4_10_ret, i8* @kernel_data_V_4_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:59  %kernel_data_V_4_11_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 19

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_11_ret"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:60  store i8 %kernel_data_V_4_11_ret, i8* @kernel_data_V_4_11, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:61  %kernel_data_V_4_16_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 20

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_16_ret"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:62  store i8 %kernel_data_V_4_16_ret, i8* @kernel_data_V_4_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:63  %kernel_data_V_4_17_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 21

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_17_ret"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:64  store i8 %kernel_data_V_4_17_ret, i8* @kernel_data_V_4_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:65  %kernel_data_V_4_18_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 22

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_18_ret"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:66  store i8 %kernel_data_V_4_18_ret, i8* @kernel_data_V_4_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:67  %kernel_data_V_4_19_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 23

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_19_ret"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:68  store i8 %kernel_data_V_4_19_ret, i8* @kernel_data_V_4_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:69  %kernel_data_V_4_20_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 24

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_20_ret"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:70  store i8 %kernel_data_V_4_20_ret, i8* @kernel_data_V_4_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:71  %kernel_data_V_4_21_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 25

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_21_ret"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:72  store i8 %kernel_data_V_4_21_ret, i8* @kernel_data_V_4_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:73  %kernel_data_V_4_22_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 26

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_22_ret"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:74  store i8 %kernel_data_V_4_22_ret, i8* @kernel_data_V_4_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:75  %kernel_data_V_4_23_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 27

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_23_ret"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:76  store i8 %kernel_data_V_4_23_ret, i8* @kernel_data_V_4_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:77  %kernel_data_V_4_28_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 28

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_28_ret"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:78  store i8 %kernel_data_V_4_28_ret, i8* @kernel_data_V_4_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:79  %kernel_data_V_4_29_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 29

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_29_ret"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:80  store i8 %kernel_data_V_4_29_ret, i8* @kernel_data_V_4_29, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:81  %kernel_data_V_4_30_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 30

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_30_ret"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:82  store i8 %kernel_data_V_4_30_ret, i8* @kernel_data_V_4_30, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:83  %kernel_data_V_4_31_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 31

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_31_ret"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:84  store i8 %kernel_data_V_4_31_ret, i8* @kernel_data_V_4_31, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:85  %kernel_data_V_4_32_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 32

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_32_ret"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:86  store i8 %kernel_data_V_4_32_ret, i8* @kernel_data_V_4_32, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:87  %kernel_data_V_4_33_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 33

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_33_ret"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:88  store i8 %kernel_data_V_4_33_ret, i8* @kernel_data_V_4_33, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:89  %kernel_data_V_4_34_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 34

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_34_ret"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:90  store i8 %kernel_data_V_4_34_ret, i8* @kernel_data_V_4_34, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="288">
<![CDATA[
codeRepl:91  %kernel_data_V_4_35_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret4, 35

]]></Node>
<StgValue><ssdm name="kernel_data_V_4_35_ret"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
codeRepl:92  store i8 %kernel_data_V_4_35_ret, i8* @kernel_data_V_4_35, align 1

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:93  %sX_5_load = load i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="sX_5_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:94  %icmp_ln289 = icmp eq i32 %sX_5_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:95  %sY_5_load = load i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="sY_5_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:96  %icmp_ln289_10 = icmp eq i32 %sY_5_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln289_10"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:97  %pY_5_load = load i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="pY_5_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:98  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_5_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:99  %icmp_ln289_11 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_11"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:100  %pX_5_load = load i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="pX_5_load"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:101  %tmp_4506 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_5_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_4506"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
codeRepl:102  %icmp_ln289_12 = icmp sgt i31 %tmp_4506, 0

]]></Node>
<StgValue><ssdm name="icmp_ln289_12"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:103  %and_ln289 = and i1 %icmp_ln289, %icmp_ln289_10

]]></Node>
<StgValue><ssdm name="and_ln289"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:104  %and_ln289_7 = and i1 %icmp_ln289_11, %icmp_ln289_12

]]></Node>
<StgValue><ssdm name="and_ln289_7"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
codeRepl:105  %and_ln289_8 = and i1 %and_ln289_7, %and_ln289

]]></Node>
<StgValue><ssdm name="and_ln289_8"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:106  br i1 %and_ln289_8, label %0, label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="19" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22:0  %icmp_ln313 = icmp eq i32 %pX_5_load, 65

]]></Node>
<StgValue><ssdm name="icmp_ln313"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:1  br i1 %icmp_ln313, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln313"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln326 = add nsw i32 %pX_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln326"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln326, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln326"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln328 = add i32 %sX_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln328, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln328"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln315"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln316"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln317 = icmp eq i32 %pY_5_load, 13

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln317, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln321 = add nsw i32 %pY_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln321, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln323 = add i32 %sY_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln323 = select i1 %icmp_ln289_10, i32 2, i32 %add_ln323

]]></Node>
<StgValue><ssdm name="select_ln323"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln318"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
<literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="144" st_id="3" stage="18" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge, i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="147" st_id="4" stage="17" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="148" st_id="5" stage="16" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="149" st_id="6" stage="15" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="14" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="151" st_id="8" stage="13" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="152" st_id="9" stage="12" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="153" st_id="10" stage="11" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="154" st_id="11" stage="10" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="155" st_id="12" stage="9" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="156" st_id="13" stage="8" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="157" st_id="14" stage="7" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="158" st_id="15" stage="6" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="159" st_id="16" stage="5" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="160" st_id="17" stage="4" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="161" st_id="18" stage="3" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="162" st_id="19" stage="2" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="163" st_id="20" stage="1" lat="19">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8">
<![CDATA[
:0  %call_ret = call fastcc { i8, i8, i8, i8 } @"dense_latency<ap_fixed,ap_fixed<8,2,0,0,0>,config42_mult>.0.0.0.0.0"(i8 %kernel_data_V_4_0_ret, i8 %kernel_data_V_4_1_ret, i8 %kernel_data_V_4_2_ret, i8 %kernel_data_V_4_3_ret, i8 %kernel_data_V_4_4_ret, i8 %kernel_data_V_4_5_ret, i8 %kernel_data_V_4_6_ret, i8 %kernel_data_V_4_7_ret, i8 %kernel_data_V_4_8_ret, i8 %kernel_data_V_4_9_ret, i8 %kernel_data_V_4_10_ret, i8 %kernel_data_V_4_11_ret, i8 %kernel_data_V_4_12_ret, i8 %kernel_data_V_4_13_ret, i8 %kernel_data_V_4_14_ret, i8 %kernel_data_V_4_15_ret, i8 %kernel_data_V_4_16_ret, i8 %kernel_data_V_4_17_ret, i8 %kernel_data_V_4_18_ret, i8 %kernel_data_V_4_19_ret, i8 %kernel_data_V_4_20_ret, i8 %kernel_data_V_4_21_ret, i8 %kernel_data_V_4_22_ret, i8 %kernel_data_V_4_23_ret, i8 %kernel_data_V_4_24_ret, i8 %kernel_data_V_4_25_ret, i8 %kernel_data_V_4_26_ret, i8 %kernel_data_V_4_27_ret, i8 %kernel_data_V_4_28_ret, i8 %kernel_data_V_4_29_ret, i8 %kernel_data_V_4_30_ret, i8 %kernel_data_V_4_31_ret, i8 %kernel_data_V_4_32_ret, i8 %kernel_data_V_4_33_ret, i8 %kernel_data_V_4_34_ret, i8 %kernel_data_V_4_35_ret)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="164" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32">
<![CDATA[
:1  %res_out_0_V = extractvalue { i8, i8, i8, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="res_out_0_V"/></StgValue>
</operation>

<operation id="165" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
:2  %res_out_1_V = extractvalue { i8, i8, i8, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="res_out_1_V"/></StgValue>
</operation>

<operation id="166" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="32">
<![CDATA[
:3  %res_out_2_V = extractvalue { i8, i8, i8, i8 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="res_out_2_V"/></StgValue>
</operation>

<operation id="167" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="32">
<![CDATA[
:4  %res_out_3_V = extractvalue { i8, i8, i8, i8 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="res_out_3_V"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1788, i32 0, i32 0, [1 x i8]* @p_str1789, [1 x i8]* @p_str1790, [1 x i8]* @p_str1791, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1792, [1 x i8]* @p_str1793)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1795, i32 0, i32 0, [1 x i8]* @p_str1796, [1 x i8]* @p_str1797, [1 x i8]* @p_str1798, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1799, [1 x i8]* @p_str1800)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1802, i32 0, i32 0, [1 x i8]* @p_str1803, [1 x i8]* @p_str1804, [1 x i8]* @p_str1805, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1806, [1 x i8]* @p_str1807)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i8* %res_stream_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1809, i32 0, i32 0, [1 x i8]* @p_str1810, [1 x i8]* @p_str1811, [1 x i8]* @p_str1812, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1813, [1 x i8]* @p_str1814)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P(i8* %res_stream_V_data_0_V, i8* %res_stream_V_data_1_V, i8* %res_stream_V_data_2_V, i8* %res_stream_V_data_3_V, i8 %res_out_0_V, i8 %res_out_1_V, i8 %res_out_2_V, i8 %res_out_3_V)

]]></Node>
<StgValue><ssdm name="write_ln309"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln289_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln313" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln330"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
