WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2503491 heartbeat IPC: 3.994 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5008507 heartbeat IPC: 3.992 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6260998 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6260998 cumulative IPC: 3.993 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13492099 heartbeat IPC: 1.179 cumulative IPC: 0.6915 (Simulation time: 00 hr 01 min 22 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_51.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 31032310 heartbeat IPC: 0.5701 cumulative IPC: 0.6055 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 40940963 heartbeat IPC: 1.009 cumulative IPC: 0.7209 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 56371122 heartbeat IPC: 0.6481 cumulative IPC: 0.6985 (Simulation time: 00 hr 04 min 14 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_51.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 73136686 heartbeat IPC: 0.5965 cumulative IPC: 0.6729 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 82920438 heartbeat IPC: 1.022 cumulative IPC: 0.7175 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 99495800 heartbeat IPC: 0.6033 cumulative IPC: 0.6972 (Simulation time: 00 hr 07 min 07 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_51.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 115613502 heartbeat IPC: 0.6204 cumulative IPC: 0.6859 (Simulation time: 00 hr 08 min 09 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 125745473 heartbeat IPC: 0.987 cumulative IPC: 0.7114 (Simulation time: 00 hr 08 min 54 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 141782615 heartbeat IPC: 0.6236 cumulative IPC: 0.701 (Simulation time: 00 hr 09 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_51.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000004 cycles: 142573125 cumulative IPC: 0.7014 (Simulation time: 00 hr 10 min 25 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 142573125 cumulative IPC: 0.7014 (Simulation time: 00 hr 10 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_51.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7014 instructions: 100000004 cycles: 142573125
CPU 0 Branch Prediction Accuracy: 77.69% MPKI: 39.91 Average ROB Occupancy at Mispredict: 11.32
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.972
BRANCH_INDIRECT: 22.4
BRANCH_CONDITIONAL: 11.5
BRANCH_DIRECT_CALL: 1.82
BRANCH_INDIRECT_CALL: 1.92
BRANCH_RETURN: 1.22

L1D TOTAL        ACCESS:   30734939 HIT:   28561989 MISS:    2172950
L1D LOAD         ACCESS:   20106856 HIT:   18915541 MISS:    1191315
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   10564112 HIT:    9644956 MISS:     919156
L1D TRANSLATION  ACCESS:      63971 HIT:       1492 MISS:      62479
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 31.29 cycles
L1I TOTAL        ACCESS:    7061719 HIT:    4120122 MISS:    2941597
L1I LOAD         ACCESS:    7061719 HIT:    4120122 MISS:    2941597
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 14.08 cycles
L2C TOTAL        ACCESS:    4498795 HIT:    3136704 MISS:    1362091
L2C LOAD         ACCESS:    3413172 HIT:    2370335 MISS:    1042837
L2C RFO          ACCESS:     391940 HIT:     218426 MISS:     173514
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     631654 HIT:     541324 MISS:      90330
L2C TRANSLATION  ACCESS:      62029 HIT:       6619 MISS:      55410
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 53.46 cycles
LLC TOTAL        ACCESS:    1550010 HIT:    1289206 MISS:     260804
LLC LOAD         ACCESS:    1042836 HIT:     911967 MISS:     130869
LLC RFO          ACCESS:     173514 HIT:     114344 MISS:      59170
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     278250 HIT:     242403 MISS:      35847
LLC TRANSLATION  ACCESS:      55410 HIT:      20492 MISS:      34918
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 180.8 cycles
cpu0_DTLB TOTAL        ACCESS:   24449617 HIT:   23804930 MISS:     644687
cpu0_DTLB LOAD         ACCESS:   24449617 HIT:   23804930 MISS:     644687
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.77 cycles
cpu0_ITLB TOTAL        ACCESS:    6331701 HIT:    5578451 MISS:     753250
cpu0_ITLB LOAD         ACCESS:    6331701 HIT:    5578451 MISS:     753250
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.128 cycles
cpu0_STLB TOTAL        ACCESS:     925776 HIT:     884091 MISS:      41685
cpu0_STLB LOAD         ACCESS:     925776 HIT:     884091 MISS:      41685
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 201.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      66576
  ROW_BUFFER_MISS:     158376
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      17796
  FULL:      79859
