%% LyX 2.2.2 created this file.  For more info, see http://www.lyx.org/.
%% Do not edit unless you really know what you are doing.
\documentclass[english]{beamer}
\usepackage{mathptmx}
\usepackage[latin9]{inputenc}
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage{graphicx}
\usepackage[european]{circuitikz}
\usepackage{bookmark}
\ctikzset{tripoles/mos style/arrows}

\makeatletter

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% LyX specific LaTeX commands.
%% Because html converters don't know tabularnewline
\providecommand{\tabularnewline}{\\}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Textclass specific LaTeX commands.
 % this default might be overridden by plain title style
 \newcommand\makebeamertitle{\frame{\maketitle}}%
 % (ERT) argument for the TOC
 \AtBeginDocument{%
   \let\origtableofcontents=\tableofcontents
   \def\tableofcontents{\@ifnextchar[{\origtableofcontents}{\gobbletableofcontents}}
   \def\gobbletableofcontents#1{\origtableofcontents}
 }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% User specified LaTeX commands.
\usetheme{Warsaw}
% or ...

\setbeamercovered{transparent}
% or whatever (possibly just delete it)

\makeatother

\usepackage{babel}
\begin{document}

\title[Designing a SCaM]{Analog Design for a Single-Chip atto Mote (SCaM) Microcontroller
}

\author[Kevavi]{Kevin Chen, Avi Pandey, Kevin Zheng}

\institute{University of California, Berkeley}

\date{Final Presentation}

\makebeamertitle

%\pgfdeclareimage[height=0.5cm]{institution-logo}{logo.png}
%\logo{\pgfuseimage{institution-logo}}

\AtBeginSubsection[]{%
  \frame<beamer>{ 
    \frametitle{Outline}   
    \tableofcontents[currentsection,currentsubsection] 
  }
}

%\beamerdefaultoverlayspecification{<+->}
\begin{frame}{Outline}

\tableofcontents{}
\end{frame}

\section{Overview}

\subsection{Introduction}

\begin{frame}{Block Diagram}
\begin{figure}
\includegraphics[width=0.7\linewidth]{block-diagram}
\end{figure}
\end{frame}

\subsection{Results}

\begin{frame}{Summary of Results}
\begin{block}{Scoring}
\begin{itemize}
    \item 5\%: Meeting internal milestone dates
    \item 40\%: Functional SCaM system
    \item 55\%: Functional SCaM units meeting specs
\end{itemize}
\end{block}
%
\begin{block}{Our Results}
\begin{itemize}
    \item All milestones met on-time
    \item SCaM is alive
    \item SCaM behaves moderately well under most conditions
\end{itemize}
\end{block}
\end{frame}

\begin{frame}{Key Performance Metrics}
\begin{itemize}
    \item Average power consumption: 100 kW
    \item Die size: Memorial Glade
    \item Unit cost: \$1,000,000
    \item Minimum supply for $<10$ LSB error: 9 V
\end{itemize}
\end{frame}

\begin{frame}{Overall System Error (Low Inputs)}
400 mV x1 / 100 mV x4 / 50 mV x8
\begin{tabular}{|c|c|c|c|}
    \hline
    Temp (C) & 1.6 V    & 2.4 V         & 3.2 V      \tabularnewline \hline
    0  & 1 / 2 / 2      & 1 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
    25 & 1 / 1 /   2    & 1 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
    70 & 0 / 1 / 2      & 0 / 1 / 2     & 0 / 1 / 2 \tabularnewline
    \hline
\end{tabular}
\end{frame}
%

\begin{frame}{Overall System Error (High Inputs)}
800 mV x1 / 200 mV x4 / 100 mV x8
\begin{tabular}{|c|c|c|c|}
    \hline
    Temp (C) & 1.6 V    & 2.4 V         & 3.2 V      \tabularnewline \hline
    0  &                &               &            \tabularnewline
    \hline
    25 &                &               &            \tabularnewline
    \hline
    70 &                &               &            \tabularnewline
    \hline
\end{tabular}
\end{frame}
%

\section{Blocks}

\subsection{Band Gap}

\begin{frame}{Band Gap}
\begin{block}{Constraints and Target Specs}
\begin{itemize}
    \item Temperature/supply-independent ~1.2 V output
    \item Accurate 1.000 V reference voltage output
    \item Supports PTAT current generation
    \item High supply noise rejection
\end{itemize}
\end{block}
\begin{block}{Design Choices}
\begin{itemize}
    \item Modified enhanced power supply rejection bandgap reference from
        Yao, Guo 2009
    \item Internally-compensated two-stage PMOS-input error amplifier with
        constant gm bias
    \item Startup circuit in PSR reject branch to improve startup
\end{itemize}
\end{block}
\end{frame}
%

\begin{frame}{Schematic}
\end{frame}

\begin{frame}{Performance}
\begin{itemize}
    \item Something happened between revisions 1.2.3 and 1.3.0
    \item Nobody caught the change...
    \item Reference voltage variation of 3.6 mV between 0-70 C
    \item Temperature sensor is broken (always above 1 V)
    \item We should have stuck with 1.2.3
\end{itemize}
\end{frame}
%

\subsection{Regulators}

\begin{frame}{Voltage Regulator Topology}
\begin{itemize}
\item Used general LDO topology, with a large pass transistor
\end{itemize}
\end{frame}

\begin{frame}{Digital Regulator Design}
\begin{block}{Op-amp Considerations}
\begin{itemize}
\item{NMOS one stage op amp}
\begin{itemize}
\item{No substantial compensation required}
\end{itemize}
\item{Used smaller L values, specifically 600nm, to speed up amplifier response}
\
\end{itemize}
\end{block}
\end{frame}

\begin{frame}{Analog Regulator Design}
\begin{block}{Op-amp Considerations}
\begin{itemize}
\item Used exact same op-amp as DREG, as it happened to be fast enough to satisfy the AREG load
\item Changed the pass transistor to be smaller
\end{itemize}
\end{block}
\end{frame}
%

\subsection{PGA}

\begin{frame}{PGA Topology}
\end{frame}
\begin{frame}{PGA Design}
\end{frame}

%

\subsection{ADC}

\begin{frame}{ADC Topology}
\begin{block}{Basic Performance}
\begin{itemize}
\item Uses a 10MHz digital clock
\end{itemize}
\end{block}
\include{circuits/adc_schematic}
\end{frame}
%
\begin{frame}{ADC - Leakage}
\begin{block}{Charge Leakage}
\begin{itemize}
\item d7 and d6 overlap (thanks Brad), causes unexpectadly high voltages
\item High leakage current causes more than an LSB of loss.
\end{itemize}
\end{block}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{ADC- Charge Pump}
\begin{block}{Charge Pump Topolgy}
\begin{itemize}
\item Using a charge pump to reduce the $V_{GS}$ of the Load PMOS
\item Restricts leakage to less than an LSB
\end{itemize}
\end{block}
\begin{center}
\include{circuits/charge_pump}
\end{center}
\end{frame}

\begin{frame}{ADC - Charge Pump cont.}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\section{Notable Integration Details}
\subsection{Clocking Details}
\begin{frame}{Clocking with the PGA and ADC}
\begin{itemize}
\item Synchronized PGA "$\phi_1$", the "sample" phase, with the ADC's "compare" phase, and the PGA's "$\phi_2$, or "amplify", with the ADC's "load" phase
\item $\phi_1$ and $\phi_2$ are 5 $\mu$s each, with rise and fall times of 10 ns, and thus the clock period of 10 $\mu$s satisfies the 100ksamples/s required by spec
\item ADC clock (10MHz) is equal to digital clock
\item We deliberately delayed the digital clock by 10ns so that it would not interfere with rise/fall times of $\phi_1$ and $\phi_2$, as it was previously causing the ADC to raise the MSB 100\% of the time
\end{itemize}
\end{frame}
%
\subsection{Real Op-amps (In Progress)}
\begin{frame}{BGT \& REG}
\begin{itemize}
\item Voltage Reference (finished):
\begin{itemize}
\item In unity gain configuration
\item Can handle anywhere from 8fF to 2pF+ loads
\end{itemize}
\item Digital Regulator ("finished"):
\begin{itemize}
\item Current version either oscillates very frequently or has a large variation from the intended band gap voltage
\item Planning to make a "slow" amplifier to avoid pulse-y behavior
\end{itemize}
\end{itemize}
\begin{figure}
\includegraphics[scale=0.25]{ADC_data/Version4/figure_1.png}
\end{figure}
\end{frame}

\begin{frame}{BGT \& REG (cont.)}
\begin{itemize}
\item Analog Regulator:
\begin{itemize}
\item Make "slow" to complement digital regulator
\item Still need to think about a way to provide as little variation as possible
\end{itemize}
\item Band Gap Reference
\end{itemize}
\end{frame}
%
\begin{frame}{PGA}
\begin{block}{Topology Changes}
Added another switch in phase 1 to fix convergence issues
\end{block}
\input{circuits/PGA_circuit.tex}
\end{frame}
%
\begin{frame}{PGA - cont}
\begin{block}{Op-Amp Topology}
Using a folded cascode PMOS input two stage opamp, with a PMOS second stage
\end{block}
\input{circuits/folded_cascode_circuit.tex}
\end{frame}
%
\begin{frame}{PGA - cont}
\begin{block}{PGA issues}
When configured in unity gain, the PGA does not perform as expected.
\end{block}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{PGA_v2_data/figure_1.png}
    \caption{Unity Gain configuration} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{PGA_v2_data/figure_2.png}
    \caption{Gain = 2}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{PGA - cont}
\begin{block}{PGA issues}
However, when the PGA op-amp is configured as a unity gain buffer, there are no stability issues
\end{block}
\begin{figure}
\centering
\includegraphics[scale=0.29]{PGA_v2_data/figure_3.png}
\end{figure}
\end{frame}

\begin{frame}{ADC}
\input{circuits/strong_arm.tex}
\end{frame}
%
\subsection{Problems}
\begin{frame} {Remarks on Potential Problems}
\begin{itemize}
\item Ensure band gap reference and voltage regulators work!
\begin{itemize}
\item Buggy band gap and unstable regulated voltages caused LOTS of trouble even during ideal integration
\end{itemize}
\item PGA needs to be able to hold its amplified voltage for as long as possible, without drooping too far away from its initial position
\item Temperature actually hasn't seemed to be too big of a problem so far, though they gave the biggest problems during labs 4 and 5
\end{itemize}
\end{frame}

\end{document}
