Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Calculadora.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Calculadora.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Calculadora"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : Calculadora
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" in Library work.
Architecture soma4algarch of Entity soma4alg is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" in Library work.
Architecture multiplicadorarch of Entity multiplicador is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/list_ch08_01_ps2_rx.vhd" in Library work.
Architecture arch of Entity ps2_rx is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/fifo.vhd" in Library work.
Architecture arch of Entity fifo is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/list_ch08_03_kb_lcode.vhd" in Library work.
Architecture arch of Entity kb_code is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/lcd.vhd" in Library work.
Architecture behavioral of Entity lcd is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd" in Library work.
Architecture multiplicadorcompletoarch of Entity multiplicadorcompleto is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/SomaCompleta.vhd" in Library work.
Architecture somacompletaarch of Entity somacompleta is up to date.
Compiling vhdl file "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Calculadora.vhd" in Library work.
Entity <calculadora> compiled.
Entity <calculadora> (Architecture <calculadoraarch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Calculadora> in library <work> (architecture <calculadoraarch>).

Analyzing hierarchy for entity <kb_code> in library <work> (architecture <arch>) with generics.
	W_SIZE = 2

Analyzing hierarchy for entity <lcd> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MultiplicadorCompleto> in library <work> (architecture <multiplicadorcompletoarch>).

Analyzing hierarchy for entity <SomaCompleta> in library <work> (architecture <somacompletaarch>).

Analyzing hierarchy for entity <ps2_rx> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <fifo> in library <work> (architecture <arch>) with generics.
	B = 8
	W = 2

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <multiplicadorarch>).

Analyzing hierarchy for entity <Soma4Alg> in library <work> (architecture <soma4algarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Calculadora> in library <work> (Architecture <calculadoraarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Calculadora.vhd" line 188: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <estadoAtualTeclado>, <rd_key_code>, <contador>, <codigoConvertidoTecladoBinario>
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Calculadora.vhd" line 271: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <estadoAtual>, <recebeuNumeros>, <resultSoma>, <resultMultiplicacao>
Entity <Calculadora> analyzed. Unit <Calculadora> generated.

Analyzing generic Entity <kb_code> in library <work> (Architecture <arch>).
	W_SIZE = 2
WARNING:Xst:753 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/list_ch08_03_kb_lcode.vhd" line 37: Unconnected output port 'full' of component 'fifo'.
Entity <kb_code> analyzed. Unit <kb_code> generated.

Analyzing Entity <ps2_rx> in library <work> (Architecture <arch>).
Entity <ps2_rx> analyzed. Unit <ps2_rx> generated.

Analyzing generic Entity <fifo> in library <work> (Architecture <arch>).
	B = 8
	W = 2
Entity <fifo> analyzed. Unit <fifo> generated.

Analyzing Entity <lcd> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/lcd.vhd" line 260: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <jaRecebiNumero>
Entity <lcd> analyzed. Unit <lcd> generated.

Analyzing Entity <MultiplicadorCompleto> in library <work> (Architecture <multiplicadorcompletoarch>).
Entity <MultiplicadorCompleto> analyzed. Unit <MultiplicadorCompleto> generated.

Analyzing Entity <Multiplicador> in library <work> (Architecture <multiplicadorarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd" line 54: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Soma4Alg> in library <work> (Architecture <soma4algarch>).
WARNING:Xst:819 - "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd" line 61: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <seis>
Entity <Soma4Alg> analyzed. Unit <Soma4Alg> generated.

Analyzing Entity <SomaCompleta> in library <work> (Architecture <somacompletaarch>).
Entity <SomaCompleta> analyzed. Unit <SomaCompleta> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <lcd>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/lcd.vhd".
    Found finite state machine <FSM_0> for signal <stCurW>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | OneUSClk                  (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <stCur>.
    Using one-hot encoding for signal <keyDecifrado>.
    Using one-hot encoding for signal <stNext>.
    Found 4x10-bit ROM for signal <$mux0000> created at line 272.
    Found 6-bit up counter for signal <clkCount>.
    Found 17-bit up counter for signal <count>.
    Found 3-bit up counter for signal <lcd_cmd_ptr>.
    Found 10-bit register for signal <stCur>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  10 D-type flip-flop(s).
Unit <lcd> synthesized.


Synthesizing Unit <ps2_rx>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/list_ch08_01_ps2_rx.vhd".
WARNING:Xst:646 - Signal <b_reg<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit register for signal <b_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found 8-bit register for signal <filter_reg>.
    Found 4-bit register for signal <n_reg>.
    Found 4-bit subtractor for signal <n_reg$addsub0000> created at line 83.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ps2_rx> synthesized.


Synthesizing Unit <fifo>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/fifo.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <r_data>.
    Found 32-bit register for signal <array_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 2-bit comparator equal for signal <empty_reg$cmp_eq0000> created at line 89.
    Found 1-bit 4-to-1 multiplexer for signal <empty_reg$mux0000> created at line 83.
    Found 1-bit register for signal <full_reg>.
    Found 2-bit comparator equal for signal <full_reg$cmp_eq0000> created at line 97.
    Found 1-bit 4-to-1 multiplexer for signal <full_reg$mux0000> created at line 83.
    Found 2-bit register for signal <r_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <r_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <r_ptr_succ$add0000> created at line 72.
    Found 2-bit register for signal <w_ptr_reg>.
    Found 2-bit 4-to-1 multiplexer for signal <w_ptr_reg$mux0000> created at line 83.
    Found 2-bit adder for signal <w_ptr_succ$add0000> created at line 71.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <fifo> synthesized.


Synthesizing Unit <Multiplicador>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Multiplicador.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 0110.
WARNING:Xst:737 - Found 8-bit latch for signal <resultParcial2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit adder for signal <mux0000$addsub0000>.
    Found 8-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 57.
    Found 4x4-bit multiplier for signal <mux0000$share0001>.
    Found 4x4-bit multiplier for signal <resultParcial>.
    Found 8-bit adder for signal <resultParcial2$addsub0000> created at line 91.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 87.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0001> created at line 59.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0002> created at line 63.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0003> created at line 67.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0004> created at line 71.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0005> created at line 75.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0006> created at line 79.
    Found 8-bit comparator greatequal for signal <resultParcial2$cmp_ge0007> created at line 83.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0000> created at line 87.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0001> created at line 59.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0002> created at line 63.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0003> created at line 67.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0004> created at line 71.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0005> created at line 75.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0006> created at line 79.
    Found 8-bit comparator lessequal for signal <resultParcial2$cmp_le0007> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred  17 Comparator(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Soma4Alg>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Soma4Alg.vhd".
WARNING:Xst:653 - Signal <seis> is used but never assigned. This sourceless signal will be automatically connected to value 00110.
    Found 5-bit adder carry in for signal <resultParcial>.
    Found 5-bit adder for signal <resultParcial2$addsub0000> created at line 66.
    Found 5-bit comparator greatequal for signal <resultParcial2$cmp_ge0000> created at line 65.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <Soma4Alg> synthesized.


Synthesizing Unit <kb_code>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/list_ch08_03_kb_lcode.vhd".
WARNING:Xst:1780 - Signal <w_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <state_reg<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <kb_code> synthesized.


Synthesizing Unit <MultiplicadorCompleto>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/MultiplicadorCompleto.vhd".
WARNING:Xst:647 - Input <numA<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <somaLinhas2<7:0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <somaLinhas1<31:24>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <resultParcial1Linha4<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha3<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resultParcial1Linha2<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela4Soma<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela3Soma<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela2Soma<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela2Soma<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <parcela1Soma<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha4<31:20>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <linha3<31:24>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <linha3<23:20>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <linha2<31:28>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <linha2<27:20>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <linha1<31:20>> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000.
WARNING:Xst:646 - Signal <carryOut3Linha4<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha3<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha2<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Linha1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut3Alg6<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut2Alg5<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carryOut1Alg5<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <carryIn<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <auxResultLinha4<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha3<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha2<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <auxResultLinha1<31:12>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MultiplicadorCompleto> synthesized.


Synthesizing Unit <SomaCompleta>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/SomaCompleta.vhd".
WARNING:Xst:1305 - Output <result<19:17>> is never assigned. Tied to value 000.
WARNING:Xst:1780 - Signal <resultParcial<19:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <carryIn1<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <SomaCompleta> synthesized.


Synthesizing Unit <Calculadora>.
    Related source file is "/home/juan/Documents/SD_trabalho2/Trabalho2_SD/Calculadora/Calculadora.vhd".
WARNING:Xst:646 - Signal <kb_buf_empty> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <recebeuNumeros>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numA_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <result>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <numB_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <estadoAtualTeclado>.
    Using one-hot encoding for signal <estadoAtual>.
WARNING:Xst:737 - Found 1-bit latch for signal <startDelay>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 3-bit latch for signal <estadoAtual>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <codigoConvertidoTecladoBinario>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 32-bit latch for signal <contador>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 6-bit up counter for signal <clkCount>.
    Found 32-bit adder for signal <contador$addsub0000> created at line 258.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
Unit <Calculadora> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x10-bit ROM                                          : 1
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 100
 2-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 32
 5-bit adder carry in                                  : 32
 8-bit adder                                           : 32
# Counters                                             : 5
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 14
 1-bit register                                        : 4
 10-bit register                                       : 1
 11-bit register                                       : 1
 2-bit register                                        : 2
 4-bit register                                        : 1
 8-bit register                                        : 5
# Latches                                              : 54
 1-bit latch                                           : 34
 3-bit latch                                           : 1
 32-bit latch                                          : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 16
# Comparators                                          : 306
 2-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 32
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <teclado/ps2_rx_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 dps   | 01
 load  | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <portLcd/stCurW/FSM> on signal <stCurW[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 strw     | 00
 stenable | 01
 stidle   | 10
----------------------
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block 0.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx_unit>.
WARNING:Xst:2677 - Node <b_reg_0> of sequential type is unconnected in block <ps2_rx>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 4x10-bit ROM                                          : 1
# Multipliers                                          : 32
 4x4-bit multiplier                                    : 32
# Adders/Subtractors                                   : 100
 2-bit adder                                           : 2
 32-bit adder                                          : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 32
 5-bit adder carry in                                  : 32
 8-bit adder                                           : 32
# Counters                                             : 5
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 2
# Registers                                            : 72
 Flip-Flops                                            : 72
# Latches                                              : 54
 1-bit latch                                           : 34
 3-bit latch                                           : 1
 32-bit latch                                          : 2
 4-bit latch                                           : 1
 8-bit latch                                           : 16
# Comparators                                          : 306
 2-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 32
 8-bit comparator greatequal                           : 128
 8-bit comparator lessequal                            : 144
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 2
 2-bit 4-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult9>, <mult13> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult10>, <mult14> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult11>, <mult15> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <MultiplicadorCompleto>: instances <mult12>, <mult16> of unit <Multiplicador> are equivalent, second instance is removed
WARNING:Xst:1426 - The value init of the FF/Latch estadoAtual_0 hinder the constant cleaning in the block Calculadora.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2170 - Unit Calculadora : the following signal(s) form a combinatorial loop: estadoAtualTeclado<2>, estadoAtualTeclado<0>, estadoAtualTeclado<1>.
WARNING:Xst:2170 - Unit Calculadora : the following signal(s) form a combinatorial loop: estadoAtualTeclado<2>.
WARNING:Xst:2170 - Unit Calculadora : the following signal(s) form a combinatorial loop: estadoAtualTeclado<0>.

Optimizing unit <Calculadora> ...

Optimizing unit <lcd> ...

Optimizing unit <ps2_rx> ...

Optimizing unit <fifo> ...

Optimizing unit <Multiplicador> ...

Optimizing unit <MultiplicadorCompleto> ...
WARNING:Xst:2677 - Node <Multiplica/mult5/resultParcial2_0> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult5/resultParcial2_1> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult5/resultParcial2_2> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult5/resultParcial2_3> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult9/resultParcial2_0> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult9/resultParcial2_1> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult9/resultParcial2_2> of sequential type is unconnected in block <Calculadora>.
WARNING:Xst:2677 - Node <Multiplica/mult9/resultParcial2_3> of sequential type is unconnected in block <Calculadora>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Calculadora, actual ratio is 16.
Latch codigoConvertidoTecladoBinario_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch codigoConvertidoTecladoBinario_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch codigoConvertidoTecladoBinario_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch codigoConvertidoTecladoBinario_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 134
 Flip-Flops                                            : 134

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Calculadora.ngr
Top Level Output File Name         : Calculadora
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 2118
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 106
#      LUT2                        : 236
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 291
#      LUT3_D                      : 2
#      LUT4                        : 874
#      LUT4_D                      : 5
#      LUT4_L                      : 7
#      MUXCY                       : 242
#      MUXF5                       : 101
#      VCC                         : 1
#      XORCY                       : 243
# FlipFlops/Latches                : 331
#      FD                          : 10
#      FDC                         : 31
#      FDCE                        : 32
#      FDP                         : 1
#      FDR                         : 51
#      FDRE                        : 3
#      FDRSE                       : 4
#      FDS                         : 1
#      FDSE                        : 1
#      LD                          : 76
#      LDCPE                       : 88
#      LDE                         : 33
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 6
#      OBUF                        : 51
# MULTs                            : 12
#      MULT18X18SIO                : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                      854  out of   5888    14%  
 Number of Slice Flip Flops:            295  out of  11776     2%  
 Number of 4 input LUTs:               1530  out of  11776    12%  
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of    372    15%  
    IOB Flip Flops:                      36
 Number of MULT18X18SIOs:                12  out of     20    60%  
 Number of GCLKs:                         6  out of     24    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                               | Clock buffer(FF name)                      | Load  |
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
contador_not00011(contador_not00011:O)                                                     | BUFG(*)(startDelay)                        | 33    |
numB_3_not00011(numB_3_not00011:O)                                                         | BUFG(*)(numB_2)                            | 29    |
numA_0_cmp_eq0000(numA_0_cmp_eq00001:O)                                                    | NONE(*)(numA_3)                            | 4     |
codigoConvertidoTecladoBinario_not0001(codigoConvertidoTecladoBinario_not0001169_f5:O)     | NONE(*)(codigoConvertidoTecladoBinario_0)  | 8     |
estadoAtual_not0001(estadoAtual_not00011:O)                                                | NONE(*)(estadoAtual_0)                     | 3     |
clock                                                                                      | BUFGP                                      | 76    |
clkCount_51                                                                                | BUFG                                       | 26    |
estadoAtual_11                                                                             | BUFG                                       | 32    |
portLcd/clkCount_51                                                                        | BUFG                                       | 32    |
Multiplica/mult1/resultParcial2_cmp_ge0000(Multiplica/mult1/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult1/resultParcial2_0) | 8     |
Multiplica/mult2/resultParcial2_cmp_ge0000(Multiplica/mult2/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult2/resultParcial2_0) | 8     |
Multiplica/mult3/resultParcial2_cmp_ge0000(Multiplica/mult3/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult3/resultParcial2_0) | 8     |
Multiplica/mult4/resultParcial2_cmp_ge0000(Multiplica/mult4/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult4/resultParcial2_0) | 8     |
Multiplica/mult5/resultParcial2_cmp_ge0000(Multiplica/mult5/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult5/resultParcial2_4) | 4     |
Multiplica/mult6/resultParcial2_cmp_ge0000(Multiplica/mult6/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult6/resultParcial2_0) | 8     |
Multiplica/mult7/resultParcial2_cmp_ge0000(Multiplica/mult7/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult7/resultParcial2_0) | 8     |
Multiplica/mult8/resultParcial2_cmp_ge0000(Multiplica/mult8/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult8/resultParcial2_0) | 8     |
Multiplica/mult9/resultParcial2_cmp_ge0000(Multiplica/mult9/resultParcial2_cmp_ge00001:O)  | NONE(*)(Multiplica/mult9/resultParcial2_4) | 4     |
Multiplica/mult10/resultParcial2_cmp_ge0000(Multiplica/mult10/resultParcial2_cmp_ge00001:O)| NONE(*)(Multiplica/mult10/resultParcial2_0)| 8     |
Multiplica/mult11/resultParcial2_cmp_ge0000(Multiplica/mult11/resultParcial2_cmp_ge00001:O)| NONE(*)(Multiplica/mult11/resultParcial2_0)| 8     |
Multiplica/mult12/resultParcial2_cmp_ge0000(Multiplica/mult12/resultParcial2_cmp_ge00001:O)| NONE(*)(Multiplica/mult12/resultParcial2_0)| 8     |
-------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 17 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------+-----------------------------------------+-------+
Control Signal                                                                               | Buffer(FF name)                         | Load  |
---------------------------------------------------------------------------------------------+-----------------------------------------+-------+
resetTeclado                                                                                 | IBUF                                    | 64    |
Multiplica/mult1/resultParcial2_0__and0000(Multiplica/mult1/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_0) | 1     |
Multiplica/mult1/resultParcial2_0__and0001(Multiplica/mult1/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_0) | 1     |
Multiplica/mult1/resultParcial2_1__and0000(Multiplica/mult1/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_1) | 1     |
Multiplica/mult1/resultParcial2_1__and0001(Multiplica/mult1/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_1) | 1     |
Multiplica/mult1/resultParcial2_2__and0000(Multiplica/mult1/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_2) | 1     |
Multiplica/mult1/resultParcial2_2__and0001(Multiplica/mult1/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_2) | 1     |
Multiplica/mult1/resultParcial2_3__and0000(Multiplica/mult1/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_3) | 1     |
Multiplica/mult1/resultParcial2_3__and0001(Multiplica/mult1/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_3) | 1     |
Multiplica/mult1/resultParcial2_4__and0000(Multiplica/mult1/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_4) | 1     |
Multiplica/mult1/resultParcial2_4__and0001(Multiplica/mult1/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_4) | 1     |
Multiplica/mult1/resultParcial2_5__and0000(Multiplica/mult1/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_5) | 1     |
Multiplica/mult1/resultParcial2_5__and0001(Multiplica/mult1/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_5) | 1     |
Multiplica/mult1/resultParcial2_6__and0000(Multiplica/mult1/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult1/resultParcial2_6) | 1     |
Multiplica/mult1/resultParcial2_6__and0001(Multiplica/mult1/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult1/resultParcial2_6) | 1     |
Multiplica/mult1/resultParcial2_7__and0000(Multiplica/mult1/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult1/resultParcial2_7) | 1     |
Multiplica/mult1/resultParcial2_7__and0001(Multiplica/mult1/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult1/resultParcial2_7) | 1     |
Multiplica/mult10/resultParcial2_0__and0000(Multiplica/mult10/resultParcial2_0__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_0)| 1     |
Multiplica/mult10/resultParcial2_0__and0001(Multiplica/mult10/resultParcial2_0__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_0)| 1     |
Multiplica/mult10/resultParcial2_1__and0000(Multiplica/mult10/resultParcial2_1__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_1)| 1     |
Multiplica/mult10/resultParcial2_1__and0001(Multiplica/mult10/resultParcial2_1__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_1)| 1     |
Multiplica/mult10/resultParcial2_2__and0000(Multiplica/mult10/resultParcial2_2__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_2)| 1     |
Multiplica/mult10/resultParcial2_2__and0001(Multiplica/mult10/resultParcial2_2__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_2)| 1     |
Multiplica/mult10/resultParcial2_3__and0000(Multiplica/mult10/resultParcial2_3__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_3)| 1     |
Multiplica/mult10/resultParcial2_3__and0001(Multiplica/mult10/resultParcial2_3__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_3)| 1     |
Multiplica/mult10/resultParcial2_4__and0000(Multiplica/mult10/resultParcial2_4__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_4)| 1     |
Multiplica/mult10/resultParcial2_4__and0001(Multiplica/mult10/resultParcial2_4__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_4)| 1     |
Multiplica/mult10/resultParcial2_5__and0000(Multiplica/mult10/resultParcial2_5__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_5)| 1     |
Multiplica/mult10/resultParcial2_5__and0001(Multiplica/mult10/resultParcial2_5__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_5)| 1     |
Multiplica/mult10/resultParcial2_6__and0000(Multiplica/mult10/resultParcial2_6__and00001:O)  | NONE(Multiplica/mult10/resultParcial2_6)| 1     |
Multiplica/mult10/resultParcial2_6__and0001(Multiplica/mult10/resultParcial2_6__and0001_f5:O)| NONE(Multiplica/mult10/resultParcial2_6)| 1     |
Multiplica/mult10/resultParcial2_7__and0000(Multiplica/mult10/resultParcial2_7__and00002:O)  | NONE(Multiplica/mult10/resultParcial2_7)| 1     |
Multiplica/mult10/resultParcial2_7__and0001(Multiplica/mult10/resultParcial2_7__and00011:O)  | NONE(Multiplica/mult10/resultParcial2_7)| 1     |
Multiplica/mult11/resultParcial2_0__and0000(Multiplica/mult11/resultParcial2_0__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_0)| 1     |
Multiplica/mult11/resultParcial2_0__and0001(Multiplica/mult11/resultParcial2_0__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_0)| 1     |
Multiplica/mult11/resultParcial2_1__and0000(Multiplica/mult11/resultParcial2_1__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_1)| 1     |
Multiplica/mult11/resultParcial2_1__and0001(Multiplica/mult11/resultParcial2_1__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_1)| 1     |
Multiplica/mult11/resultParcial2_2__and0000(Multiplica/mult11/resultParcial2_2__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_2)| 1     |
Multiplica/mult11/resultParcial2_2__and0001(Multiplica/mult11/resultParcial2_2__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_2)| 1     |
Multiplica/mult11/resultParcial2_3__and0000(Multiplica/mult11/resultParcial2_3__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_3)| 1     |
Multiplica/mult11/resultParcial2_3__and0001(Multiplica/mult11/resultParcial2_3__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_3)| 1     |
Multiplica/mult11/resultParcial2_4__and0000(Multiplica/mult11/resultParcial2_4__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_4)| 1     |
Multiplica/mult11/resultParcial2_4__and0001(Multiplica/mult11/resultParcial2_4__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_4)| 1     |
Multiplica/mult11/resultParcial2_5__and0000(Multiplica/mult11/resultParcial2_5__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_5)| 1     |
Multiplica/mult11/resultParcial2_5__and0001(Multiplica/mult11/resultParcial2_5__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_5)| 1     |
Multiplica/mult11/resultParcial2_6__and0000(Multiplica/mult11/resultParcial2_6__and00001:O)  | NONE(Multiplica/mult11/resultParcial2_6)| 1     |
Multiplica/mult11/resultParcial2_6__and0001(Multiplica/mult11/resultParcial2_6__and0001_f5:O)| NONE(Multiplica/mult11/resultParcial2_6)| 1     |
Multiplica/mult11/resultParcial2_7__and0000(Multiplica/mult11/resultParcial2_7__and00002:O)  | NONE(Multiplica/mult11/resultParcial2_7)| 1     |
Multiplica/mult11/resultParcial2_7__and0001(Multiplica/mult11/resultParcial2_7__and00011:O)  | NONE(Multiplica/mult11/resultParcial2_7)| 1     |
Multiplica/mult12/resultParcial2_0__and0000(Multiplica/mult12/resultParcial2_0__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_0)| 1     |
Multiplica/mult12/resultParcial2_0__and0001(Multiplica/mult12/resultParcial2_0__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_0)| 1     |
Multiplica/mult12/resultParcial2_1__and0000(Multiplica/mult12/resultParcial2_1__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_1)| 1     |
Multiplica/mult12/resultParcial2_1__and0001(Multiplica/mult12/resultParcial2_1__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_1)| 1     |
Multiplica/mult12/resultParcial2_2__and0000(Multiplica/mult12/resultParcial2_2__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_2)| 1     |
Multiplica/mult12/resultParcial2_2__and0001(Multiplica/mult12/resultParcial2_2__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_2)| 1     |
Multiplica/mult12/resultParcial2_3__and0000(Multiplica/mult12/resultParcial2_3__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_3)| 1     |
Multiplica/mult12/resultParcial2_3__and0001(Multiplica/mult12/resultParcial2_3__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_3)| 1     |
Multiplica/mult12/resultParcial2_4__and0000(Multiplica/mult12/resultParcial2_4__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_4)| 1     |
Multiplica/mult12/resultParcial2_4__and0001(Multiplica/mult12/resultParcial2_4__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_4)| 1     |
Multiplica/mult12/resultParcial2_5__and0000(Multiplica/mult12/resultParcial2_5__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_5)| 1     |
Multiplica/mult12/resultParcial2_5__and0001(Multiplica/mult12/resultParcial2_5__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_5)| 1     |
Multiplica/mult12/resultParcial2_6__and0000(Multiplica/mult12/resultParcial2_6__and00001:O)  | NONE(Multiplica/mult12/resultParcial2_6)| 1     |
Multiplica/mult12/resultParcial2_6__and0001(Multiplica/mult12/resultParcial2_6__and0001_f5:O)| NONE(Multiplica/mult12/resultParcial2_6)| 1     |
Multiplica/mult12/resultParcial2_7__and0000(Multiplica/mult12/resultParcial2_7__and00002:O)  | NONE(Multiplica/mult12/resultParcial2_7)| 1     |
Multiplica/mult12/resultParcial2_7__and0001(Multiplica/mult12/resultParcial2_7__and00011:O)  | NONE(Multiplica/mult12/resultParcial2_7)| 1     |
Multiplica/mult2/resultParcial2_0__and0000(Multiplica/mult2/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_0) | 1     |
Multiplica/mult2/resultParcial2_0__and0001(Multiplica/mult2/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_0) | 1     |
Multiplica/mult2/resultParcial2_1__and0000(Multiplica/mult2/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_1) | 1     |
Multiplica/mult2/resultParcial2_1__and0001(Multiplica/mult2/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_1) | 1     |
Multiplica/mult2/resultParcial2_2__and0000(Multiplica/mult2/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_2) | 1     |
Multiplica/mult2/resultParcial2_2__and0001(Multiplica/mult2/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_2) | 1     |
Multiplica/mult2/resultParcial2_3__and0000(Multiplica/mult2/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_3) | 1     |
Multiplica/mult2/resultParcial2_3__and0001(Multiplica/mult2/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_3) | 1     |
Multiplica/mult2/resultParcial2_4__and0000(Multiplica/mult2/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_4) | 1     |
Multiplica/mult2/resultParcial2_4__and0001(Multiplica/mult2/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_4) | 1     |
Multiplica/mult2/resultParcial2_5__and0000(Multiplica/mult2/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_5) | 1     |
Multiplica/mult2/resultParcial2_5__and0001(Multiplica/mult2/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_5) | 1     |
Multiplica/mult2/resultParcial2_6__and0000(Multiplica/mult2/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult2/resultParcial2_6) | 1     |
Multiplica/mult2/resultParcial2_6__and0001(Multiplica/mult2/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult2/resultParcial2_6) | 1     |
Multiplica/mult2/resultParcial2_7__and0000(Multiplica/mult2/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult2/resultParcial2_7) | 1     |
Multiplica/mult2/resultParcial2_7__and0001(Multiplica/mult2/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult2/resultParcial2_7) | 1     |
Multiplica/mult3/resultParcial2_0__and0000(Multiplica/mult3/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_0) | 1     |
Multiplica/mult3/resultParcial2_0__and0001(Multiplica/mult3/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_0) | 1     |
Multiplica/mult3/resultParcial2_1__and0000(Multiplica/mult3/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_1) | 1     |
Multiplica/mult3/resultParcial2_1__and0001(Multiplica/mult3/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_1) | 1     |
Multiplica/mult3/resultParcial2_2__and0000(Multiplica/mult3/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_2) | 1     |
Multiplica/mult3/resultParcial2_2__and0001(Multiplica/mult3/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_2) | 1     |
Multiplica/mult3/resultParcial2_3__and0000(Multiplica/mult3/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_3) | 1     |
Multiplica/mult3/resultParcial2_3__and0001(Multiplica/mult3/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_3) | 1     |
Multiplica/mult3/resultParcial2_4__and0000(Multiplica/mult3/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_4) | 1     |
Multiplica/mult3/resultParcial2_4__and0001(Multiplica/mult3/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_4) | 1     |
Multiplica/mult3/resultParcial2_5__and0000(Multiplica/mult3/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_5) | 1     |
Multiplica/mult3/resultParcial2_5__and0001(Multiplica/mult3/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_5) | 1     |
Multiplica/mult3/resultParcial2_6__and0000(Multiplica/mult3/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult3/resultParcial2_6) | 1     |
Multiplica/mult3/resultParcial2_6__and0001(Multiplica/mult3/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult3/resultParcial2_6) | 1     |
Multiplica/mult3/resultParcial2_7__and0000(Multiplica/mult3/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult3/resultParcial2_7) | 1     |
Multiplica/mult3/resultParcial2_7__and0001(Multiplica/mult3/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult3/resultParcial2_7) | 1     |
Multiplica/mult4/resultParcial2_0__and0000(Multiplica/mult4/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_0) | 1     |
Multiplica/mult4/resultParcial2_0__and0001(Multiplica/mult4/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_0) | 1     |
Multiplica/mult4/resultParcial2_1__and0000(Multiplica/mult4/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_1) | 1     |
Multiplica/mult4/resultParcial2_1__and0001(Multiplica/mult4/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_1) | 1     |
Multiplica/mult4/resultParcial2_2__and0000(Multiplica/mult4/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_2) | 1     |
Multiplica/mult4/resultParcial2_2__and0001(Multiplica/mult4/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_2) | 1     |
Multiplica/mult4/resultParcial2_3__and0000(Multiplica/mult4/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_3) | 1     |
Multiplica/mult4/resultParcial2_3__and0001(Multiplica/mult4/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_3) | 1     |
Multiplica/mult4/resultParcial2_4__and0000(Multiplica/mult4/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_4) | 1     |
Multiplica/mult4/resultParcial2_4__and0001(Multiplica/mult4/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_4) | 1     |
Multiplica/mult4/resultParcial2_5__and0000(Multiplica/mult4/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_5) | 1     |
Multiplica/mult4/resultParcial2_5__and0001(Multiplica/mult4/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_5) | 1     |
Multiplica/mult4/resultParcial2_6__and0000(Multiplica/mult4/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult4/resultParcial2_6) | 1     |
Multiplica/mult4/resultParcial2_6__and0001(Multiplica/mult4/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult4/resultParcial2_6) | 1     |
Multiplica/mult4/resultParcial2_7__and0000(Multiplica/mult4/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult4/resultParcial2_7) | 1     |
Multiplica/mult4/resultParcial2_7__and0001(Multiplica/mult4/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult4/resultParcial2_7) | 1     |
Multiplica/mult5/resultParcial2_4__and0000(Multiplica/mult5/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult5/resultParcial2_4) | 1     |
Multiplica/mult5/resultParcial2_4__and0001(Multiplica/mult5/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult5/resultParcial2_4) | 1     |
Multiplica/mult5/resultParcial2_5__and0000(Multiplica/mult5/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult5/resultParcial2_5) | 1     |
Multiplica/mult5/resultParcial2_5__and0001(Multiplica/mult5/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult5/resultParcial2_5) | 1     |
Multiplica/mult5/resultParcial2_6__and0000(Multiplica/mult5/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult5/resultParcial2_6) | 1     |
Multiplica/mult5/resultParcial2_6__and0001(Multiplica/mult5/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult5/resultParcial2_6) | 1     |
Multiplica/mult5/resultParcial2_7__and0000(Multiplica/mult5/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult5/resultParcial2_7) | 1     |
Multiplica/mult5/resultParcial2_7__and0001(Multiplica/mult5/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult5/resultParcial2_7) | 1     |
Multiplica/mult6/resultParcial2_0__and0000(Multiplica/mult6/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_0) | 1     |
Multiplica/mult6/resultParcial2_0__and0001(Multiplica/mult6/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_0) | 1     |
Multiplica/mult6/resultParcial2_1__and0000(Multiplica/mult6/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_1) | 1     |
Multiplica/mult6/resultParcial2_1__and0001(Multiplica/mult6/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_1) | 1     |
Multiplica/mult6/resultParcial2_2__and0000(Multiplica/mult6/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_2) | 1     |
Multiplica/mult6/resultParcial2_2__and0001(Multiplica/mult6/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_2) | 1     |
Multiplica/mult6/resultParcial2_3__and0000(Multiplica/mult6/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_3) | 1     |
Multiplica/mult6/resultParcial2_3__and0001(Multiplica/mult6/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_3) | 1     |
Multiplica/mult6/resultParcial2_4__and0000(Multiplica/mult6/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_4) | 1     |
Multiplica/mult6/resultParcial2_4__and0001(Multiplica/mult6/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_4) | 1     |
Multiplica/mult6/resultParcial2_5__and0000(Multiplica/mult6/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_5) | 1     |
Multiplica/mult6/resultParcial2_5__and0001(Multiplica/mult6/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_5) | 1     |
Multiplica/mult6/resultParcial2_6__and0000(Multiplica/mult6/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult6/resultParcial2_6) | 1     |
Multiplica/mult6/resultParcial2_6__and0001(Multiplica/mult6/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult6/resultParcial2_6) | 1     |
Multiplica/mult6/resultParcial2_7__and0000(Multiplica/mult6/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult6/resultParcial2_7) | 1     |
Multiplica/mult6/resultParcial2_7__and0001(Multiplica/mult6/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult6/resultParcial2_7) | 1     |
Multiplica/mult7/resultParcial2_0__and0000(Multiplica/mult7/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_0) | 1     |
Multiplica/mult7/resultParcial2_0__and0001(Multiplica/mult7/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_0) | 1     |
Multiplica/mult7/resultParcial2_1__and0000(Multiplica/mult7/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_1) | 1     |
Multiplica/mult7/resultParcial2_1__and0001(Multiplica/mult7/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_1) | 1     |
Multiplica/mult7/resultParcial2_2__and0000(Multiplica/mult7/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_2) | 1     |
Multiplica/mult7/resultParcial2_2__and0001(Multiplica/mult7/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_2) | 1     |
Multiplica/mult7/resultParcial2_3__and0000(Multiplica/mult7/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_3) | 1     |
Multiplica/mult7/resultParcial2_3__and0001(Multiplica/mult7/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_3) | 1     |
Multiplica/mult7/resultParcial2_4__and0000(Multiplica/mult7/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_4) | 1     |
Multiplica/mult7/resultParcial2_4__and0001(Multiplica/mult7/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_4) | 1     |
Multiplica/mult7/resultParcial2_5__and0000(Multiplica/mult7/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_5) | 1     |
Multiplica/mult7/resultParcial2_5__and0001(Multiplica/mult7/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_5) | 1     |
Multiplica/mult7/resultParcial2_6__and0000(Multiplica/mult7/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult7/resultParcial2_6) | 1     |
Multiplica/mult7/resultParcial2_6__and0001(Multiplica/mult7/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult7/resultParcial2_6) | 1     |
Multiplica/mult7/resultParcial2_7__and0000(Multiplica/mult7/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult7/resultParcial2_7) | 1     |
Multiplica/mult7/resultParcial2_7__and0001(Multiplica/mult7/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult7/resultParcial2_7) | 1     |
Multiplica/mult8/resultParcial2_0__and0000(Multiplica/mult8/resultParcial2_0__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_0) | 1     |
Multiplica/mult8/resultParcial2_0__and0001(Multiplica/mult8/resultParcial2_0__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_0) | 1     |
Multiplica/mult8/resultParcial2_1__and0000(Multiplica/mult8/resultParcial2_1__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_1) | 1     |
Multiplica/mult8/resultParcial2_1__and0001(Multiplica/mult8/resultParcial2_1__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_1) | 1     |
Multiplica/mult8/resultParcial2_2__and0000(Multiplica/mult8/resultParcial2_2__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_2) | 1     |
Multiplica/mult8/resultParcial2_2__and0001(Multiplica/mult8/resultParcial2_2__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_2) | 1     |
Multiplica/mult8/resultParcial2_3__and0000(Multiplica/mult8/resultParcial2_3__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_3) | 1     |
Multiplica/mult8/resultParcial2_3__and0001(Multiplica/mult8/resultParcial2_3__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_3) | 1     |
Multiplica/mult8/resultParcial2_4__and0000(Multiplica/mult8/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_4) | 1     |
Multiplica/mult8/resultParcial2_4__and0001(Multiplica/mult8/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_4) | 1     |
Multiplica/mult8/resultParcial2_5__and0000(Multiplica/mult8/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_5) | 1     |
Multiplica/mult8/resultParcial2_5__and0001(Multiplica/mult8/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_5) | 1     |
Multiplica/mult8/resultParcial2_6__and0000(Multiplica/mult8/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult8/resultParcial2_6) | 1     |
Multiplica/mult8/resultParcial2_6__and0001(Multiplica/mult8/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult8/resultParcial2_6) | 1     |
Multiplica/mult8/resultParcial2_7__and0000(Multiplica/mult8/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult8/resultParcial2_7) | 1     |
Multiplica/mult8/resultParcial2_7__and0001(Multiplica/mult8/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult8/resultParcial2_7) | 1     |
Multiplica/mult9/resultParcial2_4__and0000(Multiplica/mult9/resultParcial2_4__and00001:O)    | NONE(Multiplica/mult9/resultParcial2_4) | 1     |
Multiplica/mult9/resultParcial2_4__and0001(Multiplica/mult9/resultParcial2_4__and00011:O)    | NONE(Multiplica/mult9/resultParcial2_4) | 1     |
Multiplica/mult9/resultParcial2_5__and0000(Multiplica/mult9/resultParcial2_5__and00001:O)    | NONE(Multiplica/mult9/resultParcial2_5) | 1     |
Multiplica/mult9/resultParcial2_5__and0001(Multiplica/mult9/resultParcial2_5__and00011:O)    | NONE(Multiplica/mult9/resultParcial2_5) | 1     |
Multiplica/mult9/resultParcial2_6__and0000(Multiplica/mult9/resultParcial2_6__and00001:O)    | NONE(Multiplica/mult9/resultParcial2_6) | 1     |
Multiplica/mult9/resultParcial2_6__and0001(Multiplica/mult9/resultParcial2_6__and0001_f5:O)  | NONE(Multiplica/mult9/resultParcial2_6) | 1     |
Multiplica/mult9/resultParcial2_7__and0000(Multiplica/mult9/resultParcial2_7__and00002:O)    | NONE(Multiplica/mult9/resultParcial2_7) | 1     |
Multiplica/mult9/resultParcial2_7__and0001(Multiplica/mult9/resultParcial2_7__and00011:O)    | NONE(Multiplica/mult9/resultParcial2_7) | 1     |
---------------------------------------------------------------------------------------------+-----------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.176ns (Maximum Frequency: 122.315MHz)
   Minimum input arrival time before clock: 5.924ns
   Maximum output required time after clock: 13.997ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'contador_not00011'
  Clock period: 8.129ns (frequency: 123.012MHz)
  Total number of paths / destination ports: 626 / 33
-------------------------------------------------------------------------
Delay:               8.129ns (Levels of Logic = 5)
  Source:            startDelay (LATCH)
  Destination:       contador_0 (LATCH)
  Source Clock:      contador_not00011 falling
  Destination Clock: contador_not00011 falling

  Data Path: startDelay to contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.452  startDelay (startDelay)
     LUT3:I2->O           60   0.648   1.351  delayOK_or0000102 (delayOK)
     LUT3_D:I1->O          3   0.643   0.563  estadoAtualTeclado<2>1 (estadoAtualTeclado<2>)
     LUT4_D:I2->LO         1   0.648   0.243  estadoAtualTeclado<0>1 (N694)
     LUT2:I0->O           67   0.648   1.305  estadoAtualTeclado<1>1 (estadoAtualTeclado<1>)
     LUT3:I2->O            1   0.648   0.000  contador_mux0004<9>1 (contador_mux0004<9>)
     LD:D                      0.252          contador_9
    ----------------------------------------
    Total                      8.129ns (4.215ns logic, 3.914ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'numB_3_not00011'
  Clock period: 2.542ns (frequency: 393.391MHz)
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Delay:               2.542ns (Levels of Logic = 1)
  Source:            numB_2 (LATCH)
  Destination:       numB_2 (LATCH)
  Source Clock:      numB_3_not00011 falling
  Destination Clock: numB_3_not00011 falling

  Data Path: numB_2 to numB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q             10   0.728   0.914  numB_2 (numB_2)
     LUT3:I2->O            1   0.648   0.000  numB_2_mux00041 (numB_2_mux0004)
     LDE:D                     0.252          numB_2
    ----------------------------------------
    Total                      2.542ns (1.628ns logic, 0.914ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'estadoAtual_not0001'
  Clock period: 2.218ns (frequency: 450.857MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.218ns (Levels of Logic = 1)
  Source:            estadoAtual_0 (LATCH)
  Destination:       estadoAtual_1 (LATCH)
  Source Clock:      estadoAtual_not0001 falling
  Destination Clock: estadoAtual_not0001 falling

  Data Path: estadoAtual_0 to estadoAtual_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.728   0.590  estadoAtual_0 (estadoAtual_0)
     LUT2:I0->O            1   0.648   0.000  estadoAtual_mux0001<1>1 (estadoAtual_mux0001<1>)
     LD:D                      0.252          estadoAtual_1
    ----------------------------------------
    Total                      2.218ns (1.628ns logic, 0.590ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 6.648ns (frequency: 150.421MHz)
  Total number of paths / destination ports: 659 / 107
-------------------------------------------------------------------------
Delay:               6.648ns (Levels of Logic = 5)
  Source:            teclado/ps2_rx_unit/filter_reg_3 (FF)
  Destination:       teclado/ps2_rx_unit/n_reg_3 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: teclado/ps2_rx_unit/filter_reg_3 to teclado/ps2_rx_unit/n_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.591   0.730  teclado/ps2_rx_unit/filter_reg_3 (teclado/ps2_rx_unit/filter_reg_3)
     LUT2_L:I0->LO         1   0.648   0.103  teclado/ps2_rx_unit/fall_edge11 (teclado/ps2_rx_unit/fall_edge11)
     LUT4:I3->O            5   0.648   0.665  teclado/ps2_rx_unit/fall_edge16 (teclado/ps2_rx_unit/fall_edge16)
     LUT3_D:I2->O         12   0.648   0.964  teclado/ps2_rx_unit/n_reg_mux0000<3>23 (teclado/ps2_rx_unit/N4)
     LUT4_L:I3->LO         1   0.648   0.103  teclado/ps2_rx_unit/n_reg_mux0000<0>_SW0 (N428)
     LUT4:I3->O            1   0.648   0.000  teclado/ps2_rx_unit/n_reg_mux0000<0> (teclado/ps2_rx_unit/n_reg_mux0000<0>)
     FDC:D                     0.252          teclado/ps2_rx_unit/n_reg_3
    ----------------------------------------
    Total                      6.648ns (4.083ns logic, 2.565ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkCount_51'
  Clock period: 6.255ns (frequency: 159.871MHz)
  Total number of paths / destination ports: 1027 / 52
-------------------------------------------------------------------------
Delay:               6.255ns (Levels of Logic = 3)
  Source:            count_4 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clkCount_51 rising
  Destination Clock: clkCount_51 rising

  Data Path: count_4 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.590  count_4 (count_4)
     LUT4:I0->O            1   0.648   0.500  delayOK_or00009 (delayOK_or00009)
     LUT4:I1->O            1   0.643   0.500  delayOK_or000041 (delayOK_or000041)
     LUT3:I1->O           60   0.643   1.271  delayOK_or0000102 (delayOK)
     FDR:R                     0.869          count_0
    ----------------------------------------
    Total                      6.255ns (3.394ns logic, 2.861ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'portLcd/clkCount_51'
  Clock period: 8.176ns (frequency: 122.315MHz)
  Total number of paths / destination ports: 2014 / 59
-------------------------------------------------------------------------
Delay:               8.176ns (Levels of Logic = 5)
  Source:            portLcd/count_12 (FF)
  Destination:       portLcd/lcd_cmd_ptr_2 (FF)
  Source Clock:      portLcd/clkCount_51 rising
  Destination Clock: portLcd/clkCount_51 rising

  Data Path: portLcd/count_12 to portLcd/lcd_cmd_ptr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.591   0.674  portLcd/count_12 (portLcd/count_12)
     LUT3:I0->O            1   0.648   0.452  portLcd/delayOK_or000028 (portLcd/delayOK_or000028)
     LUT4_D:I2->LO         1   0.648   0.132  portLcd/delayOK_or0000234 (N695)
     LUT3:I2->O            1   0.648   0.423  portLcd/delayOK_or000086 (portLcd/delayOK_or000086)
     LUT4:I3->O           27   0.648   1.264  portLcd/delayOK_or0000161 (portLcd/delayOK)
     LUT4:I3->O            3   0.648   0.531  portLcd/lcd_cmd_ptr_and00001 (portLcd/lcd_cmd_ptr_and0000)
     FDRE:R                    0.869          portLcd/lcd_cmd_ptr_0
    ----------------------------------------
    Total                      8.176ns (4.700ns logic, 3.476ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'contador_not00011'
  Total number of paths / destination ports: 66 / 33
-------------------------------------------------------------------------
Offset:              5.629ns (Levels of Logic = 4)
  Source:            rd_key_code (PAD)
  Destination:       contador_0 (LATCH)
  Destination Clock: contador_not00011 falling

  Data Path: rd_key_code to contador_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.041  rd_key_code_IBUF (rd_key_code_IBUF)
     LUT4_D:I1->LO         1   0.643   0.243  estadoAtualTeclado<0>1 (N694)
     LUT2:I0->O           67   0.648   1.305  estadoAtualTeclado<1>1 (estadoAtualTeclado<1>)
     LUT3:I2->O            1   0.648   0.000  contador_mux0004<9>1 (contador_mux0004<9>)
     LD:D                      0.252          contador_9
    ----------------------------------------
    Total                      5.629ns (3.040ns logic, 2.589ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numB_3_not00011'
  Total number of paths / destination ports: 58 / 29
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 3)
  Source:            rd_key_code (PAD)
  Destination:       numB_2 (LATCH)
  Destination Clock: numB_3_not00011 falling

  Data Path: rd_key_code to numB_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.041  rd_key_code_IBUF (rd_key_code_IBUF)
     LUT4_D:I1->LO         1   0.643   0.243  estadoAtualTeclado<0>1 (N694)
     LUT2:I0->O           67   0.648   1.273  estadoAtualTeclado<1>1 (estadoAtualTeclado<1>)
     LDE:GE                    0.312          numB_2
    ----------------------------------------
    Total                      5.009ns (2.452ns logic, 2.557ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'numA_0_cmp_eq0000'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 3)
  Source:            rd_key_code (PAD)
  Destination:       numA_3 (LATCH)
  Destination Clock: numA_0_cmp_eq0000 falling

  Data Path: rd_key_code to numA_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.041  rd_key_code_IBUF (rd_key_code_IBUF)
     LUT4_D:I1->LO         1   0.643   0.243  estadoAtualTeclado<0>1 (N694)
     LUT2:I0->O           67   0.648   1.273  estadoAtualTeclado<1>1 (estadoAtualTeclado<1>)
     LDE:GE                    0.312          numA_3
    ----------------------------------------
    Total                      5.009ns (2.452ns logic, 2.557ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'estadoAtual_11'
  Total number of paths / destination ports: 34 / 32
-------------------------------------------------------------------------
Offset:              3.431ns (Levels of Logic = 3)
  Source:            operacao (PAD)
  Destination:       result_4 (LATCH)
  Destination Clock: estadoAtual_11 falling

  Data Path: operacao to result_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.849   1.406  operacao_IBUF (operacao_IBUF)
     LUT4:I0->O            1   0.648   0.000  result_mux0000<4>12 (result_mux0000<4>11)
     MUXF5:I0->O           1   0.276   0.000  result_mux0000<4>1_f5 (result_mux0000<4>)
     LD:D                      0.252          result_4
    ----------------------------------------
    Total                      3.431ns (2.025ns logic, 1.406ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'portLcd/clkCount_51'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              5.924ns (Levels of Logic = 4)
  Source:            rd_key_code (PAD)
  Destination:       portLcd/lcd_cmd_ptr_2 (FF)
  Destination Clock: portLcd/clkCount_51 rising

  Data Path: rd_key_code to portLcd/lcd_cmd_ptr_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.041  rd_key_code_IBUF (rd_key_code_IBUF)
     LUT4_D:I1->LO         1   0.643   0.243  portLcd/lcd_cmd_ptr_and000121_SW0 (N698)
     LUT2:I0->O            1   0.648   0.452  portLcd/lcd_cmd_ptr_and000121_SW1 (N442)
     LUT4:I2->O            3   0.648   0.531  portLcd/lcd_cmd_ptr_and00001 (portLcd/lcd_cmd_ptr_and0000)
     FDRE:R                    0.869          portLcd/lcd_cmd_ptr_0
    ----------------------------------------
    Total                      5.924ns (3.657ns logic, 2.267ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.853ns (Levels of Logic = 2)
  Source:            rd_key_code (PAD)
  Destination:       teclado/fifo_key_unit/r_ptr_reg_0 (FF)
  Destination Clock: clock rising

  Data Path: rd_key_code to teclado/fifo_key_unit/r_ptr_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.849   1.104  rd_key_code_IBUF (rd_key_code_IBUF)
     LUT4:I0->O            1   0.648   0.000  teclado/fifo_key_unit/Mmux_r_ptr_reg_mux000031 (teclado/fifo_key_unit/r_ptr_reg_mux0000<0>)
     FDC:D                     0.252          teclado/fifo_key_unit/r_ptr_reg_0
    ----------------------------------------
    Total                      2.853ns (1.749ns logic, 1.104ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'portLcd/clkCount_51'
  Total number of paths / destination ports: 74 / 8
-------------------------------------------------------------------------
Offset:              9.404ns (Levels of Logic = 4)
  Source:            portLcd/stCur_3 (FF)
  Destination:       LCD_DB<3> (PAD)
  Source Clock:      portLcd/clkCount_51 rising

  Data Path: portLcd/stCur_3 to LCD_DB<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             4   0.591   0.730  portLcd/stCur_3 (portLcd/stCur_3)
     LUT4:I0->O            1   0.648   0.423  portLcd/LCD_DB<0>1_SW0 (N412)
     LUT4:I3->O            5   0.648   0.776  portLcd/LCD_DB<0>1 (portLcd/N0)
     LUT4:I0->O            1   0.648   0.420  portLcd/LCD_DB<1>43 (LCD_DB_1_OBUF)
     OBUF:I->O                 4.520          LCD_DB_1_OBUF (LCD_DB<1>)
    ----------------------------------------
    Total                      9.404ns (7.055ns logic, 2.349ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'estadoAtual_11'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            result_31 (LATCH)
  Destination:       result<31> (PAD)
  Source Clock:      estadoAtual_11 falling

  Data Path: result_31 to result<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  result_31 (result_31)
     OBUF:I->O                 4.520          result_31_OBUF (result<31>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'codigoConvertidoTecladoBinario_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            codigoConvertidoTecladoBinario_3_1 (LATCH)
  Destination:       numTeclado<3> (PAD)
  Source Clock:      codigoConvertidoTecladoBinario_not0001 falling

  Data Path: codigoConvertidoTecladoBinario_3_1 to numTeclado<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.728   0.420  codigoConvertidoTecladoBinario_3_1 (codigoConvertidoTecladoBinario_3_1)
     OBUF:I->O                 4.520          numTeclado_3_OBUF (numTeclado<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 476 / 4
-------------------------------------------------------------------------
Offset:              13.997ns (Levels of Logic = 8)
  Source:            teclado/fifo_key_unit/r_ptr_reg_0 (FF)
  Destination:       LCD_DB<1> (PAD)
  Source Clock:      clock rising

  Data Path: teclado/fifo_key_unit/r_ptr_reg_0 to LCD_DB<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.591   1.245  teclado/fifo_key_unit/r_ptr_reg_0 (teclado/fifo_key_unit/r_ptr_reg_0)
     LUT3:I0->O            1   0.648   0.000  teclado/fifo_key_unit/Mmux_r_data_31 (teclado/fifo_key_unit/Mmux_r_data_31)
     MUXF5:I1->O          13   0.276   1.063  teclado/fifo_key_unit/Mmux_r_data_2_f5_0 (codigoTeclado<1>)
     LUT4:I1->O            2   0.643   0.450  portLcd/_mux0001<1>2_SW0 (N435)
     LUT4:I3->O            1   0.648   0.563  portLcd/_mux0001<1>2 (portLcd/N12)
     LUT3:I0->O            1   0.648   0.563  portLcd/LCD_DB<1>21 (portLcd/LCD_DB<1>21)
     LUT4:I0->O            1   0.648   0.423  portLcd/LCD_DB<1>43_SW0 (N598)
     LUT4:I3->O            1   0.648   0.420  portLcd/LCD_DB<1>43 (LCD_DB_1_OBUF)
     OBUF:I->O                 4.520          LCD_DB_1_OBUF (LCD_DB<1>)
    ----------------------------------------
    Total                     13.997ns (9.270ns logic, 4.727ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.05 secs
 
--> 


Total memory usage is 552436 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :    6 (   0 filtered)

