// SPDX-License-Identifier: Apache-2.0
/*
 * dts file for Xilinx KV260 nlp-smartvision
 *
 * (C) Copyright 2020 - 2021, Xilinx, Inc.
 * Copyright (C) 2023 - 2024, Advanced Micro Devices, Inc.
 *
 */

/dts-v1/;
/plugin/;

&fpga_full {
	#address-cells = <2>;
	#size-cells = <2>;
	firmware-name = "kv260-nlp-smartvision.bit.bin";
	resets = <&zynqmp_reset 116>, <&zynqmp_reset 117>, <&zynqmp_reset 118>, <&zynqmp_reset 119>;
};

&zynqmp_dpsub {
	status = "okay";
};

&zynqmp_dp_snd_pcm0 {
	status = "okay";
};

&zynqmp_dp_snd_pcm1 {
	status = "okay";
};

&zynqmp_dp_snd_card0 {
	status = "okay";
};

&zynqmp_dp_snd_codec0 {
	status = "okay";
};

&amba {
	#address-cells = <2>;
	#size-cells = <2>;

	afi0: afi0 {
		compatible = "xlnx,afi-fpga";
		config-afi = <0 0>, <1 0>, <2 0>, <3 0>, <4 1>, <5 1>, <6 0>, <7 0>, <8 1>, <9 1>, <10 2>, <11 2>, <12 2>, <13 2>, <14 0x000>, <15 0x000>;
	};

	pl0_ref_200M: pl0_ref_200M { /* clk_out1 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <6>;
		clock-mult = <12>;
	};

	pl0_ref_100M: pl0_ref_100M { /* clk_out2 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <12>;
		clock-mult = <12>;
	};

	pl0_ref_v200M: pl0_ref_v200M { /* clk_out3 - clk_wiz_0 */
		#clock-cells = <0x0>;
		compatible = "fixed-factor-clock";
		clocks = <&zynqmp_clk 71>;
		clock-div = <6>;
		clock-mult = <12>;
	};

	ap1302_vdd: fixedregulator@0 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vdd";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	ap1302_vaa: fixedregulator@1 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vaa";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	ap1302_vddio: fixedregulator@2 {
		compatible = "regulator-fixed";
		regulator-name = "ap1302_vddio";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	imx219_vana: fixedregulator@3 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vana";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		enable-active-high;
	};

	imx219_vdig: fixedregulator@4 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vdig";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
	};

	imx219_vddl: fixedregulator@5 {
		compatible = "regulator-fixed";
		regulator-name = "imx219_vddl";
		regulator-min-microvolt = <1200000>;
		regulator-max-microvolt = <1200000>;
	};

	axi_iic: i2c@80030000 {
		#address-cells = <1>;
		#size-cells = <0>;
		clock-names = "s_axi_aclk";
		clocks = <&pl0_ref_100M>;
		compatible = "xlnx,axi-iic-2.0", "xlnx,xps-iic-2.00.a";
		interrupt-names = "iic2intc_irpt";
		interrupt-parent = <&gic>;
		interrupts = <0 107 4>;
		reg = <0x0 0x80030000 0x0 0x10000>;

		i2c_mux: i2c-mux@74 {
		compatible = "nxp,pca9546";
		#address-cells = <1>;
		#size-cells = <0>;
		reg = <0x74>;
		i2c@0 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			ap1302: isp@3c {
			compatible = "onnn,ap1302";
			reg = <0x3c>;
			#address-cells = <1>;
			#size-cells = <0>;
			reset-gpios = <&gpio 79 1>;
			clocks = <&si5332_2>; /* u17 - 48MHz clock - modelled in board dts */
			sensors {
				#address-cells = <1>;
				#size-cells = <0>;
				onnn,model = "onnn,ar1335";
				sensor@0 {
				reg = <0>;
				vdd-supply = <&ap1302_vdd>;
				vaa-supply = <&ap1302_vaa>;
				vddio-supply = <&ap1302_vddio>;
				};
			};
			ports {
				#address-cells = <1>;
				#size-cells = <0>;
				port@0 {
				reg = <2>;
				isp_out: endpoint {
					remote-endpoint = <&isp_csiss_in>;
					data-lanes = <1 2 3 4>;
				};
				};
			};
			};
		};
		i2c@2 {
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <2>;
			imx219: sensor@10 {
				compatible = "sony,imx219";
				reg = <0x10>;
				clocks = <&si5332_3>; /* u17 - 24MHz clock - modelled in board dts */
				VANA-supply = <&imx219_vana>;   /* 2.8v */
				VDIG-supply = <&imx219_vdig>;   /* 1.8v */
				VDDL-supply = <&imx219_vddl>;   /* 1.2v */
				//reset-gpios = <&axi_gpio 2 0 0>;

				port {
					imx219_0: endpoint {
						remote-endpoint = <&imx_csiss_in>;
						data-lanes = <1 2>;
						link-frequencies = /bits/ 64 <456000000>;
					};
				};
			};
		};
		};
	};

	isp_csiss: csiss@80000000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80000000 0x0 0x1000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_v200M>;
		interrupt-parent = <&gic>;
		interrupts = <0 104 4>;
		xlnx,csi-pxl-format = <0x1e>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <4>;
		xlnx,en-active-lanes;
		xlnx,ppc = <1>;
		xlnx,vfb;

		ports {
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		port@1 {
			reg = <0x1>;
			isp_csiss_out: endpoint {
				remote-endpoint = <&isp_scaler_in>;
			};
		};
		port@0 {
			reg = <0x0>;

			isp_csiss_in: endpoint {
				data-lanes = <1 2 3 4>;
				remote-endpoint = <&isp_out>;
			};
		};
		};
	};

	isp_scaler_1: scaler@b00c0000 {
		compatible = "xlnx,v-vpss-scaler-2.2";
		reg = <0x0 0xb00c0000 0x0 0x40000>;
		clock-names = "aclk_axis", "aclk_ctrl";
		clocks = <&pl0_ref_v200M>, <&pl0_ref_v200M>;
		xlnx,num-hori-taps = <6>;
		xlnx,num-vert-taps = <6>;
		xlnx,pix-per-clk = <1>;
		reset-gpios = <&gpio 85 1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;
		xlnx,v-scaler-phases = <64>;
		xlnx,v-scaler-taps = <6>;
		xlnx,h-scaler-phases = <64>;
		xlnx,h-scaler-taps = <6>;

		ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			xlnx,video-format = <0x0>;
			xlnx,video-width = <8>;

			isp_scaler_in: endpoint {
				remote-endpoint = <&isp_csiss_out>;
			};
		};
		port@1 {
			reg = <1>;
			xlnx,video-format = <0x3>;
			xlnx,video-width = <8>;

			isp_scaler_out: endpoint {
				remote-endpoint = <&isp_vcap_csi_in>;
			};
		};
		};
	};

	isp_fb_wr_csi: fb_wr@b0010000 {
		compatible = "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb0010000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 105 4>;
		xlnx,vid-formats = "nv12", "bgr888", "rgb888";
		reset-gpios = <&gpio 78 1>;
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <1>;
		xlnx,max-width = <1920>;
		xlnx,max-height = <1080>;
		clocks = <&pl0_ref_v200M>;
		clock-names = "ap_clk";
	};

	isp_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&isp_fb_wr_csi 0>;
		dma-names = "port0";

		ports {
		#address-cells = <1>;
		#size-cells = <0>;

			port@0 {
				reg = <0>;
				direction = "input";

				isp_vcap_csi_in: endpoint {
					remote-endpoint = <&isp_scaler_out>;
				};
			};
		};
	};

	imx_csiss_1: csiss@0x80002000 {
		compatible = "xlnx,mipi-csi2-rx-subsystem-5.1", "xlnx,mipi-csi2-rx-subsystem-5.0";
		reg = <0x0 0x80002000 0x0 0x2000>;
		clock-names = "lite_aclk", "dphy_clk_200M", "video_aclk";
		clocks = <&pl0_ref_100M>, <&pl0_ref_200M>, <&pl0_ref_v200M>;
		interrupt-parent = <&gic>;
		interrupts = <0 108 4>;
		xlnx,csi-pxl-format = <0x2b>;
		xlnx,axis-tdata-width = <32>;
		xlnx,max-lanes = <2>;
		xlnx,en-active-lanes;
		xlnx,vc = <4>;
		xlnx,ppc = <1>;
		xlnx,vfb;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@1 {
				reg = <0x1>;
				xlnx,video-format = <12>;
				xlnx,video-width = <8>;

				imx_csiss_out: endpoint {
				   remote-endpoint = <&imx_demosaic_in>;
				};
			};
			port@0 {
				reg = <0x0>;
				xlnx,video-format = <12>;
				xlnx,video-width = <8>;

				imx_csiss_in: endpoint {
				   data-lanes = <1 2>;
				   remote-endpoint = <&imx219_0>;
				};
			};
		};
	};

	imx_isp: isp_accel@b0000000 {
			clock-names = "ap_clk";
			clocks = <&pl0_ref_v200M>;
			compatible = "xlnx,ISPPipeline_accel";
			reset-gpios = <&gpio 82 1>;
			reg = <0x0 0xb0000000 0x0 0x10000>;
			xlnx,s-axi-ctrl-addr-width = <0xc>;
			xlnx,s-axi-ctrl-data-width = <0x20>;
			xlnx,max-height = <1080>;
			xlnx,max-width = <1920>;
			xlnx,rgain = <128>;
			xlnx,bgain = <210>;
			xlnx,pawb = <350>;
			xlnx,mode-reg = <1>;
		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				xlnx,video-width = <10>;
				xlnx,cfa-pattern = "rggb";

				imx_demosaic_in: endpoint {
					remote-endpoint = <&imx_csiss_out>;
				};
			};

			port@1 {
				reg = <1>;
				xlnx,video-width = <8>;
				xlnx,cfa-pattern = "rggb";

				imx_demosaic_out: endpoint {
					remote-endpoint = <&imx_scaler_in>;
				};
			};
		};
	};

	imx_scaler_1: scaler@0xb0040000 {
		compatible = "xlnx,v-vpss-scaler-2.2";
		reg = <0x0 0xb0040000 0x0 0x40000>;
		clock-names = "aclk_axis", "aclk_ctrl";
		clocks = <&pl0_ref_v200M>, <&pl0_ref_v200M>;
		xlnx,num-hori-taps = <6>;
		xlnx,num-vert-taps = <6>;
		xlnx,pix-per-clk = <1>;
		reset-gpios = <&gpio 83 1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				xlnx,video-format = <3>;
				xlnx,video-width = <8>;

				imx_scaler_in: endpoint {
					remote-endpoint = <&imx_demosaic_out>;
				};
			};

			port@1 {
				reg = <1>;
				xlnx,video-format = <3>;
				xlnx,video-width = <8>;

				imx_scaler_out: endpoint {
					remote-endpoint = <&imx_vcap_csi_in>;
				};
			};
		};
	};

	imx_fb_wr_csi: fb_wr@0xb0080000 {
		compatible = "xlnx,v-frmbuf-wr-2.2", "xlnx,axi-frmbuf-wr-v2.1";
		reg = <0x0 0xb0080000 0x0 0x10000>;
		#dma-cells = <1>;
		interrupt-parent = <&gic>;
		interrupts = <0 106 4>;
		reset-gpios = <&gpio 84 1>;
		xlnx,vid-formats = "nv12", "bgr888", "rgb888";
		xlnx,dma-addr-width = <32>;
		xlnx,pixels-per-clock = <1>;
		xlnx,max-height = <1080>;
		xlnx,max-width = <1920>;
		clocks = <&pl0_ref_v200M>;
		clock-names = "ap_clk";
	};

	imx_vcap_csi {
		compatible = "xlnx,video";
		dmas = <&imx_fb_wr_csi 0>;
		dma-names = "port0";

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				direction = "input";

				imx_vcap_csi_in: endpoint {
					remote-endpoint = <&imx_scaler_out>;
				};
			};
		};
	};

	zocl: zyxclmm_drm {
		compatible = "xlnx,zocl";
		status = "okay";
		interrupt-parent = <&gic>;
		interrupts = <0 89  4>, <0 90  4>, <0 91  4>, <0 92  4>,
			<0 93  4>, <0 94  4>, <0 95  4>, <0 96  4>;
	};
};

