// Seed: 576178106
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input supply0 id_13,
    output tri id_14,
    input tri1 id_15,
    input supply0 id_16,
    input supply1 id_17,
    output wor id_18,
    input wire id_19
    , id_25,
    output wire id_20,
    input tri id_21,
    output wor id_22,
    output uwire id_23
);
  wire id_26;
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input tri1 id_3,
    input logic id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    output logic id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    input supply1 id_12
);
  logic id_14;
  function id_15(input id_16, input id_17);
    begin : id_18
      id_8 <= id_14;
      id_16 = 1;
    end
  endfunction
  assign id_15 = 1 ? id_14 : id_4;
  module_0(
      id_0,
      id_10,
      id_3,
      id_0,
      id_1,
      id_5,
      id_11,
      id_12,
      id_2,
      id_7,
      id_9,
      id_9,
      id_3,
      id_12,
      id_0,
      id_12,
      id_3,
      id_7,
      id_10,
      id_9,
      id_2,
      id_7,
      id_0,
      id_0
  );
endmodule
