<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\KT\My Projects\dac_interface\lattice_project\dac\synlog\dac_dac_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>top|clk</data>
<data>194.5 MHz</data>
<data>165.3 MHz</data>
<data>-0.907</data>
</row>
<row>
<data>top|norm_clk_inferred_clock</data>
<data>126.8 MHz</data>
<data>107.8 MHz</data>
<data>-1.392</data>
</row>
<row>
<data>System</data>
<data>1.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
