Xilinx CoolRunner 128-Macrocell CPLD, 3.3V, VQFP-100
CPLD
https://www.xilinx.com/support/documentation/data_sheets/ds016.pdf


	        +------------+
	     E1 |[ 1]   [100]| E2
	     E0 |[ 2]   [ 99]| E3
	    VCC |[ 3]   [ 98]| E4
	 F1/TDI |[ 4]   [ 97]| E5
	     F2 |[ 5]   [ 96]| E6
	     F3 |[ 6]   [ 95]| GND
	     F4 |[ 7]   [ 94]| E12
	     F5 |[ 8]   [ 93]| E13
	     F6 |[ 9]   [ 92]| E14
	    F10 |[10]   [ 91]| VCC
	PORT_EN |[11]   [ 90]| CLK0/IN0
	    F13 |[12]   [ 89]| CLK1/IN1
	    F14 |[13]   [ 88]| CLK2/IN2
	    F15 |[14]   [ 87]| CLK3/IN3
	 H1/TMS |[15]   [ 86]| GND
	     H2 |[16]   [ 85]| B12
	     H3 |[17]   [ 84]| B11
	    VCC |[18]   [ 83]| B10
	     H5 |[19]   [ 82]| VCC
	     H6 |[20]   [ 81]| B6
	    H10 |[21]   [ 80]| B5
	    H11 |[22]   [ 79]| B4
	    H12 |[23]   [ 78]| B3
	    H13 |[24]   [ 77]| B2
	    H14 |[25]   [ 76]| B1
	    GND |[26]   [ 75]| B0
	    G13 |[27]   [ 74]| GND
	    G12 |[28]   [ 73]| A1/TDO
	    G11 |[29]   [ 72]| A2
	    G10 |[30]   [ 71]| A3
	     G6 |[31]   [ 70]| A4
	     G5 |[32]   [ 69]| A5
	     G4 |[33]   [ 68]| A6
	    VCC |[34]   [ 67]| A10
	     G3 |[35]   [ 66]| VCC
	     G2 |[36]   [ 65]| A12
	     G1 |[37]   [ 64]| A13
	    GND |[38]   [ 63]| A14
	    VCC |[39]   [ 62]| C1/TCK
	     D1 |[40]   [ 61]| C2
	     D2 |[41]   [ 60]| C3
	     D3 |[42]   [ 59]| GND
	    GND |[43]   [ 58]| C5
	     D4 |[44]   [ 57]| C6
	     D5 |[45]   [ 56]| C10
	     D6 |[46]   [ 55]| C11
	    D10 |[47]   [ 54]| C12
	    D11 |[48]   [ 53]| C13
	    D12 |[49]   [ 52]| C14
	    D13 |[50]   [ 51]| VCC
	        +------------+


generated by https://github.com/FBEZ/Pinout-AsciiArt from https://github.com/ask6483/kicad-symbols/blob/master/CPLD_Xilinx.kicad_sym