{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510424674643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510424674644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 11 23:54:34 2017 " "Processing started: Sat Nov 11 23:54:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510424674644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424674644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424674644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510424674769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510424674770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-rtl " "Found design unit 1: mux4to1-rtl" {  } { { "../components_datapath/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684680 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "../components_datapath/mux4to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-rtl " "Found design unit 1: mux2to1-rtl" {  } { { "../components_datapath/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684680 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../components_datapath/mux2to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3_16-decoder3_16_arc " "Found design unit 1: decoder3_16-decoder3_16_arc" {  } { { "../components_datapath/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684681 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3_16 " "Found entity 1: decoder3_16" {  } { { "../components_datapath/decoder3_16.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/decoder3_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-rtl " "Found design unit 1: datapath-rtl" {  } { { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684682 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwosComplement-Behave " "Found design unit 1: TwosComplement-Behave" {  } { { "../components_datapath/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684683 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../components_datapath/TwosComplement.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/TwosComplement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trail_zero7-behav " "Found design unit 1: trail_zero7-behav" {  } { { "../components_datapath/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684683 ""} { "Info" "ISGN_ENTITY_NAME" "1 trail_zero7 " "Found entity 1: trail_zero7" {  } { { "../components_datapath/trail_zero7.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/trail_zero7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_reg-behav " "Found design unit 1: temp_reg-behav" {  } { { "../components_datapath/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_reg " "Found entity 1: temp_reg" {  } { { "../components_datapath/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-rtl " "Found design unit 1: sign_ext-rtl" {  } { { "../components_datapath/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "../components_datapath/sign_ext.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-behav " "Found design unit 1: registers-behav" {  } { { "../components_datapath/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/registers.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../components_datapath/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "../components_datapath/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/regfile.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684685 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../components_datapath/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/regfile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../components_datapath/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/ram.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684685 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../components_datapath/ram.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priorityEncoder-priority_enc_arc " "Found design unit 1: priorityEncoder-priority_enc_arc" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684686 ""} { "Info" "ISGN_ENTITY_NAME" "1 priorityEncoder " "Found entity 1: priorityEncoder" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-rtl " "Found design unit 1: mux8to1-rtl" {  } { { "../components_datapath/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684686 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "../components_datapath/mux8to1.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/mux8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/TopLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/TopLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684687 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_new-rtl " "Found design unit 1: FSM_new-rtl" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684687 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_new " "Found entity 1: FSM_new" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424684687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510424684736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_new FSM_new:ControlPath " "Elaborating entity \"FSM_new\" for hierarchy \"FSM_new:ControlPath\"" {  } { { "../TopLevel.vhd" "ControlPath" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(147) " "VHDL Process Statement warning at FSM_new.vhd(147): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_7 FSM_new.vhd(170) " "VHDL Process Statement warning at FSM_new.vhd(170): signal \"IR_7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(182) " "VHDL Process Statement warning at FSM_new.vhd(182): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_3_5 FSM_new.vhd(198) " "VHDL Process Statement warning at FSM_new.vhd(198): signal \"IR_3_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state FSM_new.vhd(109) " "VHDL Process Statement warning at FSM_new.vhd(109): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s20 FSM_new.vhd(109) " "Inferred latch for \"next_state.s20\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s19 FSM_new.vhd(109) " "Inferred latch for \"next_state.s19\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s18 FSM_new.vhd(109) " "Inferred latch for \"next_state.s18\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684738 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s17 FSM_new.vhd(109) " "Inferred latch for \"next_state.s17\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s16 FSM_new.vhd(109) " "Inferred latch for \"next_state.s16\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s15 FSM_new.vhd(109) " "Inferred latch for \"next_state.s15\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s14 FSM_new.vhd(109) " "Inferred latch for \"next_state.s14\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s13 FSM_new.vhd(109) " "Inferred latch for \"next_state.s13\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s12 FSM_new.vhd(109) " "Inferred latch for \"next_state.s12\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s11 FSM_new.vhd(109) " "Inferred latch for \"next_state.s11\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s10 FSM_new.vhd(109) " "Inferred latch for \"next_state.s10\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s9 FSM_new.vhd(109) " "Inferred latch for \"next_state.s9\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s8 FSM_new.vhd(109) " "Inferred latch for \"next_state.s8\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s7 FSM_new.vhd(109) " "Inferred latch for \"next_state.s7\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s6 FSM_new.vhd(109) " "Inferred latch for \"next_state.s6\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s5 FSM_new.vhd(109) " "Inferred latch for \"next_state.s5\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s4 FSM_new.vhd(109) " "Inferred latch for \"next_state.s4\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s3 FSM_new.vhd(109) " "Inferred latch for \"next_state.s3\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s2 FSM_new.vhd(109) " "Inferred latch for \"next_state.s2\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s1 FSM_new.vhd(109) " "Inferred latch for \"next_state.s1\" at FSM_new.vhd(109)" {  } { { "../controlPath/FSM_new.vhd" "" { Text "/home/shrey/Documents/microlab337/controlPath/FSM_new.vhd" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 "|TopLevel|FSM_new:ControlPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Data " "Elaborating entity \"datapath\" for hierarchy \"datapath:Data\"" {  } { { "../TopLevel.vhd" "Data" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 datapath:Data\|mux2to1:t2_mux " "Elaborating entity \"mux2to1\" for hierarchy \"datapath:Data\|mux2to1:t2_mux\"" {  } { { "../components_datapath/datapath.vhd" "t2_mux" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:muxt1 " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:muxt1\"" {  } { { "../components_datapath/datapath.vhd" "muxt1" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 datapath:Data\|mux4to1:a1_rf " "Elaborating entity \"mux4to1\" for hierarchy \"datapath:Data\|mux4to1:a1_rf\"" {  } { { "../components_datapath/datapath.vhd" "a1_rf" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:a3_rf " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:a3_rf\"" {  } { { "../components_datapath/datapath.vhd" "a3_rf" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 datapath:Data\|mux8to1:alu_a_mux " "Elaborating entity \"mux8to1\" for hierarchy \"datapath:Data\|mux8to1:alu_a_mux\"" {  } { { "../components_datapath/datapath.vhd" "alu_a_mux" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Data\|ALU:my_alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:Data\|ALU:my_alu\"" {  } { { "../components_datapath/datapath.vhd" "my_alu" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684746 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add1bit alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"add1bit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_out_read alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"alu_out_read\", which holds its previous value in one or more paths through the process" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "two_complement_add alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"two_complement_add\", which holds its previous value in one or more paths through the process" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cmp alu.vhd(53) " "VHDL Process Statement warning at alu.vhd(53): inferring latch(es) for signal or variable \"cmp\", which holds its previous value in one or more paths through the process" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmp alu.vhd(53) " "Inferred latch for \"cmp\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[0\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[0\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[1\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[1\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[2\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[2\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[3\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[3\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[4\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[4\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[5\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[5\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[6\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[6\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[7\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[7\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[8\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[8\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[9\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[9\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[10\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[10\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[11\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[11\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[12\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[12\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[13\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[13\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "two_complement_add\[14\] alu.vhd(53) " "Inferred latch for \"two_complement_add\[14\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[0\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[0\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684748 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[1\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[1\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[2\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[2\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[3\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[3\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[4\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[4\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[5\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[5\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[6\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[6\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[7\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[7\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[8\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[8\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[9\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[9\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[10\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[10\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[11\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[11\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[12\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[12\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[13\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[13\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[14\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[14\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out_read\[15\] alu.vhd(53) " "Inferred latch for \"alu_out_read\[15\]\" at alu.vhd(53)" {  } { { "../components_datapath/alu.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 "|TopLevel|datapath:Data|ALU:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement datapath:Data\|ALU:my_alu\|TwosComplement:two " "Elaborating entity \"TwosComplement\" for hierarchy \"datapath:Data\|ALU:my_alu\|TwosComplement:two\"" {  } { { "../components_datapath/alu.vhd" "two" { Text "/home/shrey/Documents/microlab337/components_datapath/alu.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers datapath:Data\|registers:car " "Elaborating entity \"registers\" for hierarchy \"datapath:Data\|registers:car\"" {  } { { "../components_datapath/datapath.vhd" "car" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684751 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registers.vhd(18) " "VHDL Process Statement warning at registers.vhd(18): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/registers.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684751 "|TopLevel|datapath:Data|registers:car"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en registers.vhd(21) " "VHDL Process Statement warning at registers.vhd(21): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/registers.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/registers.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684751 "|TopLevel|datapath:Data|registers:car"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext7 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext7\"" {  } { { "../components_datapath/datapath.vhd" "sign_ext7" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext8 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext8\"" {  } { { "../components_datapath/datapath.vhd" "sign_ext8" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext datapath:Data\|sign_ext:sign_ext10 " "Elaborating entity \"sign_ext\" for hierarchy \"datapath:Data\|sign_ext:sign_ext10\"" {  } { { "../components_datapath/datapath.vhd" "sign_ext10" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priorityEncoder datapath:Data\|priorityEncoder:pr_enc " "Elaborating entity \"priorityEncoder\" for hierarchy \"datapath:Data\|priorityEncoder:pr_enc\"" {  } { { "../components_datapath/datapath.vhd" "pr_enc" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684753 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684753 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valid priorityEncoder.vhd(18) " "VHDL Process Statement warning at priorityEncoder.vhd(18): inferring latch(es) for signal or variable \"valid\", which holds its previous value in one or more paths through the process" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid priorityEncoder.vhd(18) " "Inferred latch for \"valid\" at priorityEncoder.vhd(18)" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[0\]\" at priorityEncoder.vhd(18)" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[1\]\" at priorityEncoder.vhd(18)" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] priorityEncoder.vhd(18) " "Inferred latch for \"dout\[2\]\" at priorityEncoder.vhd(18)" {  } { { "../components_datapath/priorityEncoder.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/priorityEncoder.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 "|TopLevel|datapath:Data|priorityEncoder:pr_enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram datapath:Data\|ram:memory " "Elaborating entity \"ram\" for hierarchy \"datapath:Data\|ram:memory\"" {  } { { "../components_datapath/datapath.vhd" "memory" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_reg datapath:Data\|temp_reg:instruction_reg " "Elaborating entity \"temp_reg\" for hierarchy \"datapath:Data\|temp_reg:instruction_reg\"" {  } { { "../components_datapath/datapath.vhd" "instruction_reg" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684755 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset temp_reg.vhdl(21) " "VHDL Process Statement warning at temp_reg.vhdl(21): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684755 "|TopLevel|datapath:Data|temp_reg:instruction_reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en temp_reg.vhdl(23) " "VHDL Process Statement warning at temp_reg.vhdl(23): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/temp_reg.vhdl" "" { Text "/home/shrey/Documents/microlab337/components_datapath/temp_reg.vhdl" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684755 "|TopLevel|datapath:Data|temp_reg:instruction_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trail_zero7 datapath:Data\|trail_zero7:trail_zero " "Elaborating entity \"trail_zero7\" for hierarchy \"datapath:Data\|trail_zero7:trail_zero\"" {  } { { "../components_datapath/datapath.vhd" "trail_zero" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3_16 datapath:Data\|decoder3_16:decoder " "Elaborating entity \"decoder3_16\" for hierarchy \"datapath:Data\|decoder3_16:decoder\"" {  } { { "../components_datapath/datapath.vhd" "decoder" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file datapath:Data\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"datapath:Data\|register_file:reg_file\"" {  } { { "../components_datapath/datapath.vhd" "reg_file" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424684758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset regfile.vhd(29) " "VHDL Process Statement warning at regfile.vhd(29): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components_datapath/regfile.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/regfile.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510424684760 "|TopLevel|datapath:Data|register_file:reg_file"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "datapath:Data\|ram:memory\|ram_block_rtl_0 " "Inferred dual-clock RAM node \"datapath:Data\|ram:memory\|ram_block_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1510424685004 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Data\|ram:memory\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Data\|ram:memory\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/TopLevel.ram0_ram_70290b37.hdl.mif " "Parameter INIT_FILE set to db/TopLevel.ram0_ram_70290b37.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1510424685173 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1510424685173 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1510424685173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424685219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/TopLevel.ram0_ram_70290b37.hdl.mif " "Parameter \"INIT_FILE\" = \"db/TopLevel.ram0_ram_70290b37.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1510424685219 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1510424685219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0i1 " "Found entity 1: altsyncram_m0i1" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510424685252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424685252 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a0 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a1 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a2 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a3 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a4 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a5 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a6 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a7 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 264 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a8 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 296 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a9 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a10 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 360 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a11 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a12 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a13 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a14 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 488 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a15 " "Synthesized away node \"datapath:Data\|ram:memory\|altsyncram:ram_block_rtl_0\|altsyncram_m0i1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_m0i1.tdf" "" { Text "/home/shrey/Documents/microlab337/Final/db/altsyncram_m0i1.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/home/shrey/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../components_datapath/datapath.vhd" "" { Text "/home/shrey/Documents/microlab337/components_datapath/datapath.vhd" 394 0 0 } } { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685341 "|TopLevel|datapath:Data|ram:memory|altsyncram:ram_block_rtl_0|altsyncram_m0i1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1510424685341 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1510424685341 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510424685359 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "282 " "282 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1510424685403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510424685467 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510424685467 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685496 "|TopLevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../TopLevel.vhd" "" { Text "/home/shrey/Documents/microlab337/TopLevel.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1510424685496 "|TopLevel|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1510424685496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510424685496 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510424685496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510424685496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1004 " "Peak virtual memory: 1004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510424685507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 11 23:54:45 2017 " "Processing ended: Sat Nov 11 23:54:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510424685507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510424685507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510424685507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510424685507 ""}
