/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] celloutsig_0_0z;
  wire [35:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [20:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[122] ? in_data[187] : in_data[146];
  assign celloutsig_1_5z = celloutsig_1_4z[0] ? celloutsig_1_2z[9] : celloutsig_1_2z[1];
  assign celloutsig_1_13z = celloutsig_1_6z[3] ? celloutsig_1_2z[7] : celloutsig_1_5z;
  assign celloutsig_1_17z = celloutsig_1_1z ? celloutsig_1_5z : celloutsig_1_0z;
  assign celloutsig_0_3z = ~(in_data[11] & celloutsig_0_2z[2]);
  assign celloutsig_1_0z = ~(in_data[115] | in_data[129]);
  assign celloutsig_1_10z = ~((celloutsig_1_7z | celloutsig_1_8z[2]) & (celloutsig_1_9z[5] | celloutsig_1_0z));
  assign celloutsig_1_12z = ~((celloutsig_1_6z[2] | celloutsig_1_2z[2]) & (celloutsig_1_5z | celloutsig_1_10z));
  assign celloutsig_0_0z = in_data[77:61] & in_data[43:27];
  assign celloutsig_1_8z = { in_data[149], celloutsig_1_1z, celloutsig_1_5z } & celloutsig_1_6z[4:2];
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_13z } & { in_data[112:111], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[27:16], celloutsig_0_2z, celloutsig_0_4z } > { in_data[95:90], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z } > celloutsig_1_6z;
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } <= in_data[122:101];
  assign celloutsig_0_1z = in_data[49:14] % { 1'h1, in_data[68:34] };
  assign celloutsig_1_2z = in_data[144:135] % { 1'h1, in_data[183:176], celloutsig_1_1z };
  assign celloutsig_1_18z = in_data[178:158] % { 1'h1, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_6z };
  assign celloutsig_0_6z = { celloutsig_0_5z[11:5], celloutsig_0_2z, celloutsig_0_4z } !== { celloutsig_0_0z[12:5], celloutsig_0_2z };
  assign celloutsig_1_9z = ~ { in_data[189:187], celloutsig_1_6z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:4], celloutsig_1_3z } | { celloutsig_1_2z[9], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[60:56] | in_data[84:80];
  assign celloutsig_1_4z = in_data[184:182] >> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_5z[10:6] - { celloutsig_0_0z[1:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_9z = { celloutsig_0_0z[6:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z } - { in_data[58:50], celloutsig_0_7z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_17z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_3z } - { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_4z = ~((in_data[25] & celloutsig_0_2z[2]) | celloutsig_0_2z[3]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_3z) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 15'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_5z = { celloutsig_0_1z[29:21], celloutsig_0_2z, celloutsig_0_3z };
  assign { out_data[148:128], out_data[111:96], out_data[36:32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
