[["Evaluating the Performance of Four Snooping Cache Coherency Protocols.", ["Susan J. Eggers", "Randy H. Katz"], "https://doi.org/10.1145/74925.74927", 14], ["Multi-level Shared Caching Techniques for Scalability in VMP-M/C.", ["David R. Cheriton", "Hendrik A. Goosen", "Patrick D. Boyle"], "https://doi.org/10.1145/74925.74928", 9], ["Design and Performance of a Coherent Cache for Parallel Logic Programming Architectures.", ["Atsuhiro Goto", "Akira Matsumoto", "Evan Tick"], "https://doi.org/10.1145/74925.74929", 9], ["The Epsilon Dataflow Processor.", ["V. Gerald Grafe", "G. S. Davidson", "Jamie E. Hoch", "V. P. Holmes"], "https://doi.org/10.1145/74925.74930", 10], ["An Architecture of a Dataflow Single Chip Processor.", ["Shuichi Sakai", "Yoshinori Yamaguchi", "Kei Hiraki", "Yuetsu Kodama", "Toshitsugu Yuba"], "https://doi.org/10.1145/74925.74931", 8], ["Exploiting Data Parallelism in Signal Processing on a Data Flow Machine.", ["Peter Nitezki"], "https://doi.org/10.1145/74925.74932", 8], ["Architectural Mechanisms to Support Sparse Vector Processing.", ["Roland N. Ibbett", "T. M. Hopkins", "K. I. M. McKinnon"], "https://doi.org/10.1145/74925.74933", 8], ["A Dynamic Storage Scheme for Conflict-Free Vector Access.", ["David T. Harper III", "Darel A. Linebarger"], "https://doi.org/10.1145/74925.74934", 6], ["SIMP (Single Instruction stream/Multiple Instruction Pipelining): A Novel High-Speed Single-Processor Architecture.", ["Kazuaki Murakami", "Naohiko Irie", "Morihiro Kuga", "Shinji Tomita"], "https://doi.org/10.1145/74925.74935", 8], ["2-D SIMD Algorithms in the Perfect Shuffle Networks.", ["Yosi Ben-Asher", "David Egozi", "Assaf Schuster"], "https://doi.org/10.1145/74925.74936", 8], ["Systematic Hardware Adaptation of Systolic Algorithms.", ["Miguel Valero-Garcia", "Juan J. Navarro", "Jose M. Llaberia", "Mateo Valero"], "https://doi.org/10.1145/74925.74937", 9], ["Task Migration in Hypercube Multiprocessors.", ["Ming-Syan Chen", "Kang G. Shin"], "https://doi.org/10.1145/74925.74938", 7], ["Characteristics of Performance-Optimal Multi-Level Cache Hierarchies.", ["Steven A. Przybylski", "Mark Horowitz", "John L. Hennessy"], "https://doi.org/10.1145/74925.74939", 8], ["Supporting Reference and Dirty Bits in SPUR's Virtual Address Cache.", ["David A. Wood", "Randy H. Katz"], "https://doi.org/10.1145/74925.74940", 9], ["Inexpensive Implementations of Set-Associativity.", ["Richard E. Kessler", "Richard Jooss", "Alvin R. Lebeck", "Mark D. Hill"], "https://doi.org/10.1145/74925.74941", 9], ["Organization and Performance of a Two-Level Virtual-Real Cache Hierarchy.", ["Wen-Hann Wang", "Jean-Loup Baer", "Henry M. Levy"], "https://doi.org/10.1145/74925.74942", 9], ["High Performance Communications in Processor Networks.", ["Chris R. Jesshope", "P. R. Miller", "Jay T. Yantchev"], "https://doi.org/10.1145/74925.74943", 8], ["Introducing Memory into Switch Elements of Multiprocessor Interconnection Networks.", ["Haim E. Mizrahi", "Jean-Loup Baer", "Edward D. Lazowska", "John Zahorjan"], "https://doi.org/10.1145/74925.74944", 9], ["Using Feedback to Control Tree Saturation in Multistage Interconnection Networks.", ["Steven L. Scott", "Gurindar S. Sohi"], "https://doi.org/10.1145/74925.74945", 10], ["Constructing Replicated Systems Using Processors with Point-to-Point Communication Links.", ["Paul D. Ezhilchelvan", "Santosh K. Shrivastava", "Alan Tully"], "https://doi.org/10.1145/74925.74946", 8], ["KCM: A Knowledge Crunching Machine.", ["Hans Benker", "Jean-Michel Beacco", "Sylvie Bescos", "Michel Dorochevsky", "Thomas Jeffre", "Anita Pohlmann", "Jacques Noye", "Bruno Poterie", "Alan P. Sexton", "Jean-Claude Syre", "Oliver Thibault", "Gunter Watzlawik"], "https://doi.org/10.1145/74925.74947", 9], ["A High Performance Prolog Processor with Multiple Function Units.", ["Ashok Singhal", "Yale N. Patt"], "https://doi.org/10.1145/74925.74948", 8], ["S. Yamaguchi, T. Bandoh: Evaluation of Memory System for Integrated Prolog Processor IPP.", ["M. Morioka"], "https://doi.org/10.1145/74925.74949", 8], ["A Type Driven Hardware Engine for Prolog Clause Retrieval over a Large Knowledge Base.", ["Kam-Fai Wong", "M. Howard Williams"], "https://doi.org/10.1145/74925.74950", 12], ["Comparing Software and Hardware Schemes For Reducing the Cost of Branches.", ["Wen-mei W. Hwu", "Thomas M. Conte", "Pohua P. Chang"], "https://doi.org/10.1145/74925.74951", 10], ["Improving Performance of Small On-Chip Instruction Caches.", ["Matthew K. Farrens", "Andrew R. Pleszkun"], "https://doi.org/10.1145/74925.74952", 8], ["Achieving High Instruction Cache Performance with an Optimizing Compiler.", ["Wen-mei W. Hwu", "Pohua P. Chang"], "https://doi.org/10.1145/74925.74953", 10], ["The Impact of Code Density on Instruction Cache Performance.", ["Peter Steenkiste"], "https://doi.org/10.1145/74925.74954", 8], ["Can Dataflow Subsume von Neumann Computing?", ["Rishiyur S. Nikhil"], "https://doi.org/10.1145/74925.74955", 11], ["Exploring the Benefits of Multiple Hardware Contexts in a Multiprocessor Architecture: Preliminary Results.", ["Wolf-Dietrich Weber", "Anoop Gupta"], "https://doi.org/10.1145/74925.74956", 8], ["Architectural and Organizational Tradeoffs in the Design of the MultiTitan CPU.", ["Norman P. Jouppi"], "https://doi.org/10.1145/74925.74957", 9], ["Run-Time Checking in Lisp by Integrating Memory Addressing and Range Checking.", ["Mitsuhisa Sato", "Shuichi Ichikawa", "Eiichi Goto"], "https://doi.org/10.1145/74925.74958", 8], ["Multiple vs. Wide Shared Bus Multiprocessors.", ["Andy Hopper", "Alan Jones", "Dimitris Lioupis"], "https://doi.org/10.1145/74925.74959", 7], ["Performance Measurements on a Commercial Multiprocessor Running Parallel Code.", ["Marco Annaratone", "Roland Ruhl"], "https://doi.org/10.1145/74925.74960", 8], ["Interprocessor Communication Speed and Performance in Distributed-memory Parallel Processors.", ["Marco Annaratone", "Claude Pommerell", "Roland Ruhl"], "https://doi.org/10.1145/74925.74961", 10], ["Analysis of Computation-Communication Issues in Dynamic Dataflow Architectures.", ["Dipak Ghosal", "Satish K. Tripathi", "Laxmi N. Bhuyan", "Hong Jiang"], "https://doi.org/10.1145/74925.74962", 9], ["Logic Simulation on Massively Parallel Architectures.", ["Saul A. Kravitz", "Randal E. Bryant", "Rob A. Rutenbar"], "https://doi.org/10.1145/74925.74963", 8], ["R256: A Research Parallel Processor for Scientific Computation.", ["Tomoo Fukazawa", "Takashi Kimura", "Masaaki Tomizawa", "Kazumitsu Takeda", "Yoshitaka Itoh"], "https://doi.org/10.1145/74925.74964", 8], ["A Three-Port/Three-Access Register File for Concurrent Processing and I/O Communication in a RISC-Like Graphics Engine.", ["Manuel L. Anido", "D. J. Allerton", "Ed Zaluska"], "https://doi.org/10.1145/74925.74965", 8], ["An Architecture Framework for Application-Specific and Scalable Architectures.", ["J. M. Mulder", "R. J. Portier", "A. Srivastava", "R. in t Velt"], "https://doi.org/10.1145/74925.74966", 8], ["Perfect Latin Squares and Parallel Array Access.", ["Kichul Kim", "Viktor K. Prasanna"], "https://doi.org/10.1145/74925.74967", 8], ["An Aperiodic Storage Scheme to Reduce Memory Conflicts in Vector Processors.", ["Shlomo Weiss"], "https://doi.org/10.1145/74925.74968", 7], ["Analysis of Vector Access Performance on Skewed Interleaved Memory.", ["Chuen-Liang Chen", "Chung-Kai Liao"], "https://doi.org/10.1145/74925.74969", 8], ["Adaptive Backoff Synchronization Techniques.", ["Anant Agarwal", "Mathews Cherian"], "https://doi.org/10.1145/74925.74970", 11], ["A Cache Consistency Protocol for Multiprocessors with Multistage Networks.", ["Per Stenstrom"], "https://doi.org/10.1145/74925.74971", 9], ["On Data Synchronization for Multiprocessors.", ["Hong-Men Su", "Pen-Chung Yew"], "https://doi.org/10.1145/74925.74972", 8]]