# MipsPipelineCPU
Mips 5-Stage Pipeline CPU using Verilog

Single Cycle CPU Designed By Logisim:

![image](https://github.com/MyLife97/MipsPipelineCPU/blob/master/CPU.gng)
