#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2086d70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2086f00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20792d0 .functor NOT 1, L_0x20d9080, C4<0>, C4<0>, C4<0>;
L_0x20d8e60 .functor XOR 2, L_0x20d8d00, L_0x20d8dc0, C4<00>, C4<00>;
L_0x20d8f70 .functor XOR 2, L_0x20d8e60, L_0x20d8ed0, C4<00>, C4<00>;
v0x20d3a40_0 .net *"_ivl_10", 1 0, L_0x20d8ed0;  1 drivers
v0x20d3b40_0 .net *"_ivl_12", 1 0, L_0x20d8f70;  1 drivers
v0x20d3c20_0 .net *"_ivl_2", 1 0, L_0x20d6e00;  1 drivers
v0x20d3ce0_0 .net *"_ivl_4", 1 0, L_0x20d8d00;  1 drivers
v0x20d3dc0_0 .net *"_ivl_6", 1 0, L_0x20d8dc0;  1 drivers
v0x20d3ef0_0 .net *"_ivl_8", 1 0, L_0x20d8e60;  1 drivers
v0x20d3fd0_0 .net "a", 0 0, v0x20d00f0_0;  1 drivers
v0x20d4070_0 .net "b", 0 0, v0x20d0190_0;  1 drivers
v0x20d4110_0 .net "c", 0 0, v0x20d0230_0;  1 drivers
v0x20d41b0_0 .var "clk", 0 0;
v0x20d4250_0 .net "d", 0 0, v0x20d0370_0;  1 drivers
v0x20d42f0_0 .net "out_pos_dut", 0 0, L_0x20d8ba0;  1 drivers
v0x20d4390_0 .net "out_pos_ref", 0 0, L_0x20d58c0;  1 drivers
v0x20d4430_0 .net "out_sop_dut", 0 0, L_0x20d6820;  1 drivers
v0x20d44d0_0 .net "out_sop_ref", 0 0, L_0x20aa8a0;  1 drivers
v0x20d4570_0 .var/2u "stats1", 223 0;
v0x20d4610_0 .var/2u "strobe", 0 0;
v0x20d46b0_0 .net "tb_match", 0 0, L_0x20d9080;  1 drivers
v0x20d4780_0 .net "tb_mismatch", 0 0, L_0x20792d0;  1 drivers
v0x20d4820_0 .net "wavedrom_enable", 0 0, v0x20d0640_0;  1 drivers
v0x20d48f0_0 .net "wavedrom_title", 511 0, v0x20d06e0_0;  1 drivers
L_0x20d6e00 .concat [ 1 1 0 0], L_0x20d58c0, L_0x20aa8a0;
L_0x20d8d00 .concat [ 1 1 0 0], L_0x20d58c0, L_0x20aa8a0;
L_0x20d8dc0 .concat [ 1 1 0 0], L_0x20d8ba0, L_0x20d6820;
L_0x20d8ed0 .concat [ 1 1 0 0], L_0x20d58c0, L_0x20aa8a0;
L_0x20d9080 .cmp/eeq 2, L_0x20d6e00, L_0x20d8f70;
S_0x2087090 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2086f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20796b0 .functor AND 1, v0x20d0230_0, v0x20d0370_0, C4<1>, C4<1>;
L_0x2079a90 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x2079e70 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x207a0f0 .functor AND 1, L_0x2079a90, L_0x2079e70, C4<1>, C4<1>;
L_0x2091900 .functor AND 1, L_0x207a0f0, v0x20d0230_0, C4<1>, C4<1>;
L_0x20aa8a0 .functor OR 1, L_0x20796b0, L_0x2091900, C4<0>, C4<0>;
L_0x20d4d40 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d4db0 .functor OR 1, L_0x20d4d40, v0x20d0370_0, C4<0>, C4<0>;
L_0x20d4ec0 .functor AND 1, v0x20d0230_0, L_0x20d4db0, C4<1>, C4<1>;
L_0x20d4f80 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d5050 .functor OR 1, L_0x20d4f80, v0x20d0190_0, C4<0>, C4<0>;
L_0x20d50c0 .functor AND 1, L_0x20d4ec0, L_0x20d5050, C4<1>, C4<1>;
L_0x20d5240 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d52b0 .functor OR 1, L_0x20d5240, v0x20d0370_0, C4<0>, C4<0>;
L_0x20d51d0 .functor AND 1, v0x20d0230_0, L_0x20d52b0, C4<1>, C4<1>;
L_0x20d5440 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d5540 .functor OR 1, L_0x20d5440, v0x20d0370_0, C4<0>, C4<0>;
L_0x20d5600 .functor AND 1, L_0x20d51d0, L_0x20d5540, C4<1>, C4<1>;
L_0x20d57b0 .functor XNOR 1, L_0x20d50c0, L_0x20d5600, C4<0>, C4<0>;
v0x2078c00_0 .net *"_ivl_0", 0 0, L_0x20796b0;  1 drivers
v0x2079000_0 .net *"_ivl_12", 0 0, L_0x20d4d40;  1 drivers
v0x20793e0_0 .net *"_ivl_14", 0 0, L_0x20d4db0;  1 drivers
v0x20797c0_0 .net *"_ivl_16", 0 0, L_0x20d4ec0;  1 drivers
v0x2079ba0_0 .net *"_ivl_18", 0 0, L_0x20d4f80;  1 drivers
v0x2079f80_0 .net *"_ivl_2", 0 0, L_0x2079a90;  1 drivers
v0x207a200_0 .net *"_ivl_20", 0 0, L_0x20d5050;  1 drivers
v0x20ce660_0 .net *"_ivl_24", 0 0, L_0x20d5240;  1 drivers
v0x20ce740_0 .net *"_ivl_26", 0 0, L_0x20d52b0;  1 drivers
v0x20ce820_0 .net *"_ivl_28", 0 0, L_0x20d51d0;  1 drivers
v0x20ce900_0 .net *"_ivl_30", 0 0, L_0x20d5440;  1 drivers
v0x20ce9e0_0 .net *"_ivl_32", 0 0, L_0x20d5540;  1 drivers
v0x20ceac0_0 .net *"_ivl_36", 0 0, L_0x20d57b0;  1 drivers
L_0x7f5deec16018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20ceb80_0 .net *"_ivl_38", 0 0, L_0x7f5deec16018;  1 drivers
v0x20cec60_0 .net *"_ivl_4", 0 0, L_0x2079e70;  1 drivers
v0x20ced40_0 .net *"_ivl_6", 0 0, L_0x207a0f0;  1 drivers
v0x20cee20_0 .net *"_ivl_8", 0 0, L_0x2091900;  1 drivers
v0x20cef00_0 .net "a", 0 0, v0x20d00f0_0;  alias, 1 drivers
v0x20cefc0_0 .net "b", 0 0, v0x20d0190_0;  alias, 1 drivers
v0x20cf080_0 .net "c", 0 0, v0x20d0230_0;  alias, 1 drivers
v0x20cf140_0 .net "d", 0 0, v0x20d0370_0;  alias, 1 drivers
v0x20cf200_0 .net "out_pos", 0 0, L_0x20d58c0;  alias, 1 drivers
v0x20cf2c0_0 .net "out_sop", 0 0, L_0x20aa8a0;  alias, 1 drivers
v0x20cf380_0 .net "pos0", 0 0, L_0x20d50c0;  1 drivers
v0x20cf440_0 .net "pos1", 0 0, L_0x20d5600;  1 drivers
L_0x20d58c0 .functor MUXZ 1, L_0x7f5deec16018, L_0x20d50c0, L_0x20d57b0, C4<>;
S_0x20cf5c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2086f00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20d00f0_0 .var "a", 0 0;
v0x20d0190_0 .var "b", 0 0;
v0x20d0230_0 .var "c", 0 0;
v0x20d02d0_0 .net "clk", 0 0, v0x20d41b0_0;  1 drivers
v0x20d0370_0 .var "d", 0 0;
v0x20d0460_0 .var/2u "fail", 0 0;
v0x20d0500_0 .var/2u "fail1", 0 0;
v0x20d05a0_0 .net "tb_match", 0 0, L_0x20d9080;  alias, 1 drivers
v0x20d0640_0 .var "wavedrom_enable", 0 0;
v0x20d06e0_0 .var "wavedrom_title", 511 0;
E_0x20856e0/0 .event negedge, v0x20d02d0_0;
E_0x20856e0/1 .event posedge, v0x20d02d0_0;
E_0x20856e0 .event/or E_0x20856e0/0, E_0x20856e0/1;
S_0x20cf8f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20cf5c0;
 .timescale -12 -12;
v0x20cfb30_0 .var/2s "i", 31 0;
E_0x2085580 .event posedge, v0x20d02d0_0;
S_0x20cfc30 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20cf5c0;
 .timescale -12 -12;
v0x20cfe30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20cff10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20cf5c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20d08c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2086f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20d5a70 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d5c10 .functor AND 1, v0x20d00f0_0, L_0x20d5a70, C4<1>, C4<1>;
L_0x20d5cf0 .functor NOT 1, v0x20d0230_0, C4<0>, C4<0>, C4<0>;
L_0x20d5e70 .functor AND 1, L_0x20d5c10, L_0x20d5cf0, C4<1>, C4<1>;
L_0x20d5fb0 .functor NOT 1, v0x20d0370_0, C4<0>, C4<0>, C4<0>;
L_0x20d6130 .functor AND 1, L_0x20d5e70, L_0x20d5fb0, C4<1>, C4<1>;
L_0x20d6280 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d6400 .functor AND 1, L_0x20d6280, v0x20d0190_0, C4<1>, C4<1>;
L_0x20d6510 .functor AND 1, L_0x20d6400, v0x20d0230_0, C4<1>, C4<1>;
L_0x20d65d0 .functor AND 1, L_0x20d6510, v0x20d0370_0, C4<1>, C4<1>;
L_0x20d66f0 .functor OR 1, L_0x20d6130, L_0x20d65d0, C4<0>, C4<0>;
L_0x20d67b0 .functor AND 1, v0x20d00f0_0, v0x20d0190_0, C4<1>, C4<1>;
L_0x20d6890 .functor AND 1, L_0x20d67b0, v0x20d0230_0, C4<1>, C4<1>;
L_0x20d6950 .functor AND 1, L_0x20d6890, v0x20d0370_0, C4<1>, C4<1>;
L_0x20d6820 .functor OR 1, L_0x20d66f0, L_0x20d6950, C4<0>, C4<0>;
L_0x20d6b80 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d6c80 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d6cf0 .functor OR 1, L_0x20d6b80, L_0x20d6c80, C4<0>, C4<0>;
L_0x20d6ea0 .functor NOT 1, v0x20d0230_0, C4<0>, C4<0>, C4<0>;
L_0x20d6f10 .functor OR 1, L_0x20d6cf0, L_0x20d6ea0, C4<0>, C4<0>;
L_0x20d70d0 .functor NOT 1, v0x20d0370_0, C4<0>, C4<0>, C4<0>;
L_0x20d7140 .functor OR 1, L_0x20d6f10, L_0x20d70d0, C4<0>, C4<0>;
L_0x20d7310 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d7380 .functor OR 1, v0x20d00f0_0, L_0x20d7310, C4<0>, C4<0>;
L_0x20d7510 .functor NOT 1, v0x20d0230_0, C4<0>, C4<0>, C4<0>;
L_0x20d7580 .functor OR 1, L_0x20d7380, L_0x20d7510, C4<0>, C4<0>;
L_0x20d7770 .functor NOT 1, v0x20d0370_0, C4<0>, C4<0>, C4<0>;
L_0x20d77e0 .functor OR 1, L_0x20d7580, L_0x20d7770, C4<0>, C4<0>;
L_0x20d79e0 .functor AND 1, L_0x20d7140, L_0x20d77e0, C4<1>, C4<1>;
L_0x20d7af0 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d7c60 .functor OR 1, L_0x20d7af0, v0x20d0190_0, C4<0>, C4<0>;
L_0x20d7d20 .functor NOT 1, v0x20d0230_0, C4<0>, C4<0>, C4<0>;
L_0x20d7ea0 .functor OR 1, L_0x20d7c60, L_0x20d7d20, C4<0>, C4<0>;
L_0x20d7fb0 .functor NOT 1, v0x20d0370_0, C4<0>, C4<0>, C4<0>;
L_0x20d8140 .functor OR 1, L_0x20d7ea0, L_0x20d7fb0, C4<0>, C4<0>;
L_0x20d8250 .functor AND 1, L_0x20d79e0, L_0x20d8140, C4<1>, C4<1>;
L_0x20d8490 .functor NOT 1, v0x20d00f0_0, C4<0>, C4<0>, C4<0>;
L_0x20d8500 .functor NOT 1, v0x20d0190_0, C4<0>, C4<0>, C4<0>;
L_0x20d8360 .functor OR 1, L_0x20d8490, L_0x20d8500, C4<0>, C4<0>;
L_0x20d86b0 .functor OR 1, L_0x20d8360, v0x20d0230_0, C4<0>, C4<0>;
L_0x20d88c0 .functor NOT 1, v0x20d0370_0, C4<0>, C4<0>, C4<0>;
L_0x20d8930 .functor OR 1, L_0x20d86b0, L_0x20d88c0, C4<0>, C4<0>;
L_0x20d8ba0 .functor AND 1, L_0x20d8250, L_0x20d8930, C4<1>, C4<1>;
v0x20d0a80_0 .net *"_ivl_0", 0 0, L_0x20d5a70;  1 drivers
v0x20d0b60_0 .net *"_ivl_10", 0 0, L_0x20d6130;  1 drivers
v0x20d0c40_0 .net *"_ivl_12", 0 0, L_0x20d6280;  1 drivers
v0x20d0d30_0 .net *"_ivl_14", 0 0, L_0x20d6400;  1 drivers
v0x20d0e10_0 .net *"_ivl_16", 0 0, L_0x20d6510;  1 drivers
v0x20d0f40_0 .net *"_ivl_18", 0 0, L_0x20d65d0;  1 drivers
v0x20d1020_0 .net *"_ivl_2", 0 0, L_0x20d5c10;  1 drivers
v0x20d1100_0 .net *"_ivl_20", 0 0, L_0x20d66f0;  1 drivers
v0x20d11e0_0 .net *"_ivl_22", 0 0, L_0x20d67b0;  1 drivers
v0x20d1350_0 .net *"_ivl_24", 0 0, L_0x20d6890;  1 drivers
v0x20d1430_0 .net *"_ivl_26", 0 0, L_0x20d6950;  1 drivers
v0x20d1510_0 .net *"_ivl_30", 0 0, L_0x20d6b80;  1 drivers
v0x20d15f0_0 .net *"_ivl_32", 0 0, L_0x20d6c80;  1 drivers
v0x20d16d0_0 .net *"_ivl_34", 0 0, L_0x20d6cf0;  1 drivers
v0x20d17b0_0 .net *"_ivl_36", 0 0, L_0x20d6ea0;  1 drivers
v0x20d1890_0 .net *"_ivl_38", 0 0, L_0x20d6f10;  1 drivers
v0x20d1970_0 .net *"_ivl_4", 0 0, L_0x20d5cf0;  1 drivers
v0x20d1b60_0 .net *"_ivl_40", 0 0, L_0x20d70d0;  1 drivers
v0x20d1c40_0 .net *"_ivl_42", 0 0, L_0x20d7140;  1 drivers
v0x20d1d20_0 .net *"_ivl_44", 0 0, L_0x20d7310;  1 drivers
v0x20d1e00_0 .net *"_ivl_46", 0 0, L_0x20d7380;  1 drivers
v0x20d1ee0_0 .net *"_ivl_48", 0 0, L_0x20d7510;  1 drivers
v0x20d1fc0_0 .net *"_ivl_50", 0 0, L_0x20d7580;  1 drivers
v0x20d20a0_0 .net *"_ivl_52", 0 0, L_0x20d7770;  1 drivers
v0x20d2180_0 .net *"_ivl_54", 0 0, L_0x20d77e0;  1 drivers
v0x20d2260_0 .net *"_ivl_56", 0 0, L_0x20d79e0;  1 drivers
v0x20d2340_0 .net *"_ivl_58", 0 0, L_0x20d7af0;  1 drivers
v0x20d2420_0 .net *"_ivl_6", 0 0, L_0x20d5e70;  1 drivers
v0x20d2500_0 .net *"_ivl_60", 0 0, L_0x20d7c60;  1 drivers
v0x20d25e0_0 .net *"_ivl_62", 0 0, L_0x20d7d20;  1 drivers
v0x20d26c0_0 .net *"_ivl_64", 0 0, L_0x20d7ea0;  1 drivers
v0x20d27a0_0 .net *"_ivl_66", 0 0, L_0x20d7fb0;  1 drivers
v0x20d2880_0 .net *"_ivl_68", 0 0, L_0x20d8140;  1 drivers
v0x20d2b70_0 .net *"_ivl_70", 0 0, L_0x20d8250;  1 drivers
v0x20d2c50_0 .net *"_ivl_72", 0 0, L_0x20d8490;  1 drivers
v0x20d2d30_0 .net *"_ivl_74", 0 0, L_0x20d8500;  1 drivers
v0x20d2e10_0 .net *"_ivl_76", 0 0, L_0x20d8360;  1 drivers
v0x20d2ef0_0 .net *"_ivl_78", 0 0, L_0x20d86b0;  1 drivers
v0x20d2fd0_0 .net *"_ivl_8", 0 0, L_0x20d5fb0;  1 drivers
v0x20d30b0_0 .net *"_ivl_80", 0 0, L_0x20d88c0;  1 drivers
v0x20d3190_0 .net *"_ivl_82", 0 0, L_0x20d8930;  1 drivers
v0x20d3270_0 .net "a", 0 0, v0x20d00f0_0;  alias, 1 drivers
v0x20d3310_0 .net "b", 0 0, v0x20d0190_0;  alias, 1 drivers
v0x20d3400_0 .net "c", 0 0, v0x20d0230_0;  alias, 1 drivers
v0x20d34f0_0 .net "d", 0 0, v0x20d0370_0;  alias, 1 drivers
v0x20d35e0_0 .net "out_pos", 0 0, L_0x20d8ba0;  alias, 1 drivers
v0x20d36a0_0 .net "out_sop", 0 0, L_0x20d6820;  alias, 1 drivers
S_0x20d3820 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2086f00;
 .timescale -12 -12;
E_0x206e9f0 .event anyedge, v0x20d4610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20d4610_0;
    %nor/r;
    %assign/vec4 v0x20d4610_0, 0;
    %wait E_0x206e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20cf5c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d0460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d0500_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20cf5c0;
T_4 ;
    %wait E_0x20856e0;
    %load/vec4 v0x20d05a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20d0460_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20cf5c0;
T_5 ;
    %wait E_0x2085580;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %wait E_0x2085580;
    %load/vec4 v0x20d0460_0;
    %store/vec4 v0x20d0500_0, 0, 1;
    %fork t_1, S_0x20cf8f0;
    %jmp t_0;
    .scope S_0x20cf8f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20cfb30_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20cfb30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2085580;
    %load/vec4 v0x20cfb30_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cfb30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20cfb30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20cf5c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20856e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20d0370_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20d0190_0, 0;
    %assign/vec4 v0x20d00f0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20d0460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20d0500_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2086f00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d41b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20d4610_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2086f00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20d41b0_0;
    %inv;
    %store/vec4 v0x20d41b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2086f00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d02d0_0, v0x20d4780_0, v0x20d3fd0_0, v0x20d4070_0, v0x20d4110_0, v0x20d4250_0, v0x20d44d0_0, v0x20d4430_0, v0x20d4390_0, v0x20d42f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2086f00;
T_9 ;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2086f00;
T_10 ;
    %wait E_0x20856e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d4570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
    %load/vec4 v0x20d46b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d4570_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20d44d0_0;
    %load/vec4 v0x20d44d0_0;
    %load/vec4 v0x20d4430_0;
    %xor;
    %load/vec4 v0x20d44d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20d4390_0;
    %load/vec4 v0x20d4390_0;
    %load/vec4 v0x20d42f0_0;
    %xor;
    %load/vec4 v0x20d4390_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20d4570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20d4570_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response10/top_module.sv";
