\hypertarget{group___r_c_c_ex___s_p_i45___clock___source}{}\doxysection{SPI4/5 Clock Source}
\label{group___r_c_c_ex___s_p_i45___clock___source}\index{SPI4/5 Clock Source@{SPI4/5 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}\label{group___r_c_c_ex___s_p_i45___clock___source_ga5330f6bffa5c2240981cf254d8d84856}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1}~(0x00000000U)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}\label{group___r_c_c_ex___s_p_i45___clock___source_ga75faf84f67ec3e648460235aea099c13}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+D2\+PCLK1}~RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1  /$\ast$ D2\+PCLK1 is used in STM32\+H74xxx, STM32\+H75xxx, STM32\+H72xxx and STM32\+H73xxx family lines $\ast$/
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}\label{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PCLK1}~RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CDPCLK1
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}\label{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL2}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}\label{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+PLL3}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSI}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+1)
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}\label{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+CSI}~RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2
\item 
\mbox{\Hypertarget{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}\label{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}} 
\#define {\bfseries RCC\+\_\+\+SPI45\+CLKSOURCE\+\_\+\+HSE}~(RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+0 $\vert$ RCC\+\_\+\+CDCCIP1\+R\+\_\+\+SPI45\+SEL\+\_\+2)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
