\hypertarget{struct_r_n_g___mem_map}{}\section{R\+N\+G\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_n_g___mem_map}\index{R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_n_g___mem_map_a45a3eac94c475645b527fcfbef3449b2}{C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_n_g___mem_map_a5d258b2ed1915070a6d3651092d8f3c7}{S\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_n_g___mem_map_a00c023d8dafb81ac55c86b3ad8decb3d}{E\+R}
\item 
uint32\+\_\+t \hyperlink{struct_r_n_g___mem_map_a28a39f4167d28546cea918687d2951f1}{O\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
R\+N\+G -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_r_n_g___mem_map_a45a3eac94c475645b527fcfbef3449b2}{}\index{R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}!C\+R@{C\+R}}
\index{C\+R@{C\+R}!R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}}
\subsubsection[{C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+N\+G\+\_\+\+Mem\+Map\+::\+C\+R}\label{struct_r_n_g___mem_map_a45a3eac94c475645b527fcfbef3449b2}
R\+N\+G\+A Control Register, offset\+: 0x0 \hypertarget{struct_r_n_g___mem_map_a00c023d8dafb81ac55c86b3ad8decb3d}{}\index{R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}!E\+R@{E\+R}}
\index{E\+R@{E\+R}!R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}}
\subsubsection[{E\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+N\+G\+\_\+\+Mem\+Map\+::\+E\+R}\label{struct_r_n_g___mem_map_a00c023d8dafb81ac55c86b3ad8decb3d}
R\+N\+G\+A Entropy Register, offset\+: 0x8 \hypertarget{struct_r_n_g___mem_map_a28a39f4167d28546cea918687d2951f1}{}\index{R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}!O\+R@{O\+R}}
\index{O\+R@{O\+R}!R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}}
\subsubsection[{O\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+N\+G\+\_\+\+Mem\+Map\+::\+O\+R}\label{struct_r_n_g___mem_map_a28a39f4167d28546cea918687d2951f1}
R\+N\+G\+A Output Register, offset\+: 0x\+C \hypertarget{struct_r_n_g___mem_map_a5d258b2ed1915070a6d3651092d8f3c7}{}\index{R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}!S\+R@{S\+R}}
\index{S\+R@{S\+R}!R\+N\+G\+\_\+\+Mem\+Map@{R\+N\+G\+\_\+\+Mem\+Map}}
\subsubsection[{S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+N\+G\+\_\+\+Mem\+Map\+::\+S\+R}\label{struct_r_n_g___mem_map_a5d258b2ed1915070a6d3651092d8f3c7}
R\+N\+G\+A Status Register, offset\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/12551519/\+Desktop/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
