--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml ControladorLucesSemaforo.twx ControladorLucesSemaforo.ncd -o
ControladorLucesSemaforo.twr ControladorLucesSemaforo.pcf -ucf
ControladorLucesSemaforo.ucf

Design file:              ControladorLucesSemaforo.ncd
Physical constraint file: ControladorLucesSemaforo.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------------------+------------+------------+------------------+--------+
                          |Max Setup to|Max Hold to |                  | Clock  |
Source                    | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------------------+------------+------------+------------------+--------+
Reprogram                 |    1.383(F)|    1.005(F)|clk_BUFGP         |   0.000|
Reset                     |    1.006(F)|    0.732(F)|clk_BUFGP         |   0.000|
Sensor                    |    1.953(F)|    0.125(F)|clk_BUFGP         |   0.000|
Time_Parameter_Selector<0>|    2.077(R)|    0.569(R)|clk_BUFGP         |   0.000|
Time_Parameter_Selector<1>|    2.033(R)|    0.466(R)|clk_BUFGP         |   0.000|
Time_Value<0>             |    1.468(R)|    0.362(R)|clk_BUFGP         |   0.000|
Time_Value<1>             |    1.896(R)|    0.206(R)|clk_BUFGP         |   0.000|
Time_Value<2>             |    1.710(R)|    0.599(R)|clk_BUFGP         |   0.000|
Time_Value<3>             |    1.490(R)|    0.539(R)|clk_BUFGP         |   0.000|
Walk_Request              |    1.857(F)|    0.593(F)|clk_BUFGP         |   0.000|
--------------------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
luces<0>    |   11.959(R)|clk_BUFGP         |   0.000|
luces<1>    |   12.466(R)|clk_BUFGP         |   0.000|
luces<2>    |   10.772(R)|clk_BUFGP         |   0.000|
luces<3>    |   12.982(R)|clk_BUFGP         |   0.000|
luces<4>    |   13.110(R)|clk_BUFGP         |   0.000|
luces<5>    |   12.165(R)|clk_BUFGP         |   0.000|
luces<6>    |   13.906(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.665|    3.575|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Sep 04 20:42:40 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 102 MB



