# Appendix 3 - References

This section lists documents that provide more information about RISC-V and other IP cores used to build the RISC-V subsystem.

-   For more information about MIV\_RV32, see *MIV\_RV32 Handbook* from the Libero SoC Catalog.
-   For more information about CoreJTAGDebug, see [CoreJTAGDebug User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/ip_cores/directcores/CoreJTAGDebug_UG.pdf).
-   See the following documents on [PolarFire SoC Documentation](https://www.microchip.com/en-us/products/fpgas-and-plds/system-on-chip-fpgas/polarfire-soc-fpgas#Documentation) web page:
    -   For more information about PolarFire Initialization Monitor, see [PolarFire Family Power-Up and Resets User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Power_Up_and_Reset_User_Guide_VC.pdf).
    -   For more information about PolarFire Clock Conditioning Circuitry \(CCC\), see [PolarFire Family Clocking Resources User Guide](https://ww1.microchip.com/downloads/aemDocuments/documents/FPGA/ProductDocuments/UserGuides/Microchip_PolarFire_FPGA_and_PolarFire_SoC_FPGA_Clocking_Resources_User_Guide_VB.pdf).
-   For more information about Libero, ModelSim, and Synplify, see [Libero SoC Documentation](https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/libero-software-later-versions#documents).
-   For more information about SoftConsole, see [SoftConsole](https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/soc-fpga/softconsole)
-   For more information about loading a Job file using FlashPro Express, see the User Guide from **FlashPro Express** &gt; **Help** &gt; **User Guide**.

