{"vcs1":{"timestamp_begin":1711618976.966297965, "rt":1.15, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1711618978.188993475, "rt":0.83, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1711618979.083000110, "rt":0.37, "ut":0.13, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711618976.411598924}
{"VCS_COMP_START_TIME": 1711618976.411598924}
{"VCS_COMP_END_TIME": 1711618980.707257526}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329644}}
{"stitch_vcselab": {"peak_mem": 215176}}
