
s
Command: %s
53*	vivadotcl2K
7synth_design -top myip_lite_v1_0 -part xc7k325tffg900-22default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7k325t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7k325t2default:defaultZ17-349
–
%s*synth2†
rStarting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 230.438 ; gain = 98.602
2default:default
œ
synthesizing module '%s'638*oasys2"
myip_lite_v1_02default:default2¨
‘C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd2default:default2
502default:default8@Z8-638
a
%s*synth2R
>	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
myip_lite_v1_0_S00_AXI2default:default2®
™C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd2default:default2
62default:default2/
myip_lite_v1_0_S00_AXI_inst2default:default2*
myip_lite_v1_0_S00_AXI2default:default2¨
‘C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd2default:default2
1192default:default8@Z8-3491
¼
synthesizing module '%s'638*oasys2:
&myip_lite_v1_0_S00_AXI__parameterized02default:default2°
™C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd2default:default2
982default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
2default:default
Â
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	DeMux_1x22default:default2™
„C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd2default:default2
342default:default2
DeMux_12default:default2
	DeMux_1x22default:default2°
™C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd2default:default2
5052default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2
	DeMux_1x22default:default2›
„C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd2default:default2
422default:default8@Z8-638
Å
%done synthesizing module '%s' (%s#%s)256*oasys2
	DeMux_1x22default:default2
12default:default2
12default:default2›
„C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/DeMux_1x2.vhd2default:default2
422default:default8@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2:
&myip_lite_v1_0_S00_AXI__parameterized02default:default2
22default:default2
12default:default2°
™C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0_S00_AXI.vhd2default:default2
982default:default8@Z8-256
·
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

AES_Crypto2default:default2
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
342default:default2 
AES_Crypto_02default:default2

AES_Crypto2default:default2¨
‘C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd2default:default2
1612default:default8@Z8-3491

synthesizing module '%s'638*oasys2

AES_Crypto2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
522default:default8@Z8-638
¯
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Clock_div322default:default2›
†C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd2default:default2
342default:default2!
Clock_div32_02default:default2
Clock_div322default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1592default:default8@Z8-3491
Ž
synthesizing module '%s'638*oasys2
Clock_div322default:default2
†C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd2default:default2
412default:default8@Z8-638
É
%done synthesizing module '%s' (%s#%s)256*oasys2
Clock_div322default:default2
32default:default2
12default:default2
†C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Clock_div32.vhd2default:default2
412default:default8@Z8-256
Ù
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
KeyExpansion2default:default2Â
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd2default:default2
422default:default2"
KeyExpansion_02default:default2 
KeyExpansion2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1622default:default8@Z8-3491
¶
synthesizing module '%s'638*oasys2 
KeyExpansion2default:default2Ä
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd2default:default2
542default:default8@Z8-638
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2 
KeyExpansion2default:default2
42default:default2
12default:default2Ä
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/KeyExpansion.vhd2default:default2
542default:default8@Z8-256
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
AddKey2default:default2¼
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
342default:default2(
AddKey_round_encrypt2default:default2
AddKey2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1812default:default8@Z8-3491
ª
synthesizing module '%s'638*oasys2
AddKey2default:default2¾
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
412default:default8@Z8-638
å
%done synthesizing module '%s' (%s#%s)256*oasys2
AddKey2default:default2
52default:default2
12default:default2¾
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
412default:default8@Z8-256
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SubBytes2default:default2¾
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
362default:default2"
SubBytes_round2default:default2
SubBytes2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1852default:default8@Z8-3491
®
synthesizing module '%s'638*oasys2
SubBytes2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
462default:default8@Z8-638
Ø
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
mode2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ú
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
Bi_key2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
Bi2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y72default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y62default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y52default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y42default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y32default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y22default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y12default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
Ö
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y02default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1182default:default8@Z8-614
é
%done synthesizing module '%s' (%s#%s)256*oasys2
SubBytes2default:default2
62default:default2
12default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
462default:default8@Z8-256
Ñ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	ShiftRows2default:default2¿
ªC:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd2default:default2
342default:default2#
ShiftRows_round2default:default2
	ShiftRows2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1912default:default8@Z8-3491
°
synthesizing module '%s'638*oasys2
	ShiftRows2default:default2Á
ªC:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd2default:default2
412default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2
	ShiftRows2default:default2
72default:default2
12default:default2Á
ªC:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/ShiftRows.vhd2default:default2
412default:default8@Z8-256
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

MixColumns2default:default2À
«C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd2default:default2
332default:default2$
MixColumns_round2default:default2

MixColumns2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1942default:default8@Z8-3491
²
synthesizing module '%s'638*oasys2

MixColumns2default:default2Â
«C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd2default:default2
402default:default8@Z8-638
í
%done synthesizing module '%s' (%s#%s)256*oasys2

MixColumns2default:default2
82default:default2
12default:default2Â
«C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/MixColumns.vhd2default:default2
402default:default8@Z8-256
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
AddKey2default:default2¼
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
342default:default2&
AddKey_ext_encrypt2default:default2
AddKey2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
1972default:default8@Z8-3491
Ÿ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Control2default:default2—
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
372default:default2
	Control_02default:default2
Control2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2012default:default8@Z8-3491
†
synthesizing module '%s'638*oasys2
Control2default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
552default:default8@Z8-638
È
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Mux_2x12default:default2½
¨C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd2default:default2
342default:default2
Mux_12default:default2
Mux_2x12default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
962default:default8@Z8-3491
¬
synthesizing module '%s'638*oasys2
Mux_2x12default:default2¿
¨C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd2default:default2
422default:default8@Z8-638
ç
%done synthesizing module '%s' (%s#%s)256*oasys2
Mux_2x12default:default2
92default:default2
12default:default2¿
¨C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd2default:default2
422default:default8@Z8-256
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Mux_10x12default:default2¾
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd2default:default2
342default:default2
Mux_22default:default2
Mux_10x12default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
992default:default8@Z8-3491
®
synthesizing module '%s'638*oasys2
Mux_10x12default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd2default:default2
422default:default8@Z8-638
ê
%done synthesizing module '%s' (%s#%s)256*oasys2
Mux_10x12default:default2
102default:default2
12default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd2default:default2
422default:default8@Z8-256
¯
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
s52default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
1322default:default8@Z8-614
Â
%done synthesizing module '%s' (%s#%s)256*oasys2
Control2default:default2
112default:default2
12default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
552default:default8@Z8-256
Í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
AddKey2default:default2¼
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
342default:default2(
AddKey_round_decrypt2default:default2
AddKey2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2232default:default8@Z8-3491
Ù
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
InvSubBytes2default:default2Á
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
342default:default2%
InvSubBytes_round2default:default2
InvSubBytes2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2272default:default8@Z8-3491
´
synthesizing module '%s'638*oasys2
InvSubBytes2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
422default:default8@Z8-638
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
Bi2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y72default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y62default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y52default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y42default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y32default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y22default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y12default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
Ù
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
y02default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1062default:default8@Z8-614
ð
%done synthesizing module '%s' (%s#%s)256*oasys2
InvSubBytes2default:default2
122default:default2
12default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
422default:default8@Z8-256
Ý
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
InvShiftRows2default:default2Â
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd2default:default2
342default:default2&
InvShiftRows_round2default:default2 
InvShiftRows2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2312default:default8@Z8-3491
¶
synthesizing module '%s'638*oasys2 
InvShiftRows2default:default2Ä
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd2default:default2
412default:default8@Z8-638
ò
%done synthesizing module '%s' (%s#%s)256*oasys2 
InvShiftRows2default:default2
132default:default2
12default:default2Ä
­C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvShiftRows.vhd2default:default2
412default:default8@Z8-256
á
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
InvMixColumns2default:default2Ã
®C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd2default:default2
342default:default2'
InvMixColumns_round2default:default2!
InvMixColumns2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2342default:default8@Z8-3491
¸
synthesizing module '%s'638*oasys2!
InvMixColumns2default:default2Å
®C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd2default:default2
402default:default8@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2!
InvMixColumns2default:default2
142default:default2
12default:default2Å
®C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvMixColumns.vhd2default:default2
402default:default8@Z8-256
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
AddKey2default:default2¼
§C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/AddKey.vhd2default:default2
342default:default2&
AddKey_ext_decrypt2default:default2
AddKey2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2372default:default8@Z8-3491
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Control_Decryption2default:default2¢
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
372default:default2(
Control_Decryption_02default:default2&
Control_Decryption2default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
2412default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys2&
Control_Decryption2default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
552default:default8@Z8-638
Ó
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Mux_2x12default:default2½
¨C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_2x1.vhd2default:default2
342default:default2
Mux_12default:default2
Mux_2x12default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
962default:default8@Z8-3491
Ö
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Mux_10x12default:default2¾
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/Mux_10x1.vhd2default:default2
342default:default2
Mux_22default:default2
Mux_10x12default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
992default:default8@Z8-3491
º
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
s32default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
1172default:default8@Z8-614
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2&
Control_Decryption2default:default2
152default:default2
12default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
552default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys2

AES_Crypto2default:default2
162default:default2
12default:default2‘
{C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/new/AES_Crypto.vhd2default:default2
522default:default8@Z8-256
Ø
%done synthesizing module '%s' (%s#%s)256*oasys2"
myip_lite_v1_02default:default2
172default:default2
12default:default2¨
‘C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/hdl/myip_lite_v1_0.vhd2default:default2
502default:default8@Z8-256
—
%s*synth2‡
sFinished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 340.539 ; gain = 208.703
2default:default
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 340.539 ; gain = 208.703
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 340.539 ; gain = 208.703
2default:default
¶
!inferring latch for variable '%s'327*oasys2
Bo_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1432default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
n_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
1222default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x4_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
592default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x7_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
582default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x3_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
592default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x6_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
592default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x2_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
592default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x1_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
592default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x5_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
582default:default8@Z8-327
µ
!inferring latch for variable '%s'327*oasys2
x0_reg2default:default2À
©C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/SubBytes.vhd2default:default2
652default:default8@Z8-327

!inferring latch for variable '%s'327*oasys2
bo_reg2default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
2002default:default8@Z8-327
‘
!inferring latch for variable '%s'327*oasys2
	rdy_i_reg2default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
892default:default8@Z8-327
“
!inferring latch for variable '%s'327*oasys2
e_mux_1_reg2default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
962default:default8@Z8-327
“
!inferring latch for variable '%s'327*oasys2
e_mux_2_reg2default:default2™
‚C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control.vhd2default:default2
992default:default8@Z8-327
¹
!inferring latch for variable '%s'327*oasys2
Bo_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1242default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
n_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
1132default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x7_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
502default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x0_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
512default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x5_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
522default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x6_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
502default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x1_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
502default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x3_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
512default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x4_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
522default:default8@Z8-327
¸
!inferring latch for variable '%s'327*oasys2
x2_reg2default:default2Ã
¬C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/imports/project_TCC_v1.srcs/sources_1/new/InvSubBytes.vhd2default:default2
502default:default8@Z8-327
š
!inferring latch for variable '%s'327*oasys2
bo_reg2default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
1852default:default8@Z8-327
œ
!inferring latch for variable '%s'327*oasys2
	rdy_i_reg2default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
912default:default8@Z8-327
ž
!inferring latch for variable '%s'327*oasys2
e_mux_1_reg2default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
962default:default8@Z8-327
ž
!inferring latch for variable '%s'327*oasys2
e_mux_2_reg2default:default2¤
C:/Users/Janier Arias Garcia/Documents/Projeto_Caio/project_AES-IP/project_AES-IP.srcs/sources_1/imports/sources_1/new/Control_Decryption.vhd2default:default2
992default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   9 Input      8 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit         XORs := 12    
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit         XORs := 91    
2default:default
Q
%s*synth2B
.	   5 Input      8 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	  15 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit         XORs := 6     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 542   
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 17    
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit         XORs := 5     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	  11 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit         XORs := 2     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 14    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 12    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  14 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  14 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 23    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 14    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
:
%s*synth2+
Module myip_lite_v1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module DeMux_1x2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module myip_lite_v1_0_S00_AXI__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 10    
2default:default
Q
%s*synth2B
.	                7 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  10 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
7
%s*synth2(
Module Clock_div32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 5     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
8
%s*synth2)
Module KeyExpansion 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	   3 Input     32 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 11    
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  14 Input     32 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  14 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 15    
2default:default
2
%s*synth2#
Module AddKey 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 128   
2default:default
4
%s*synth2%
Module SubBytes 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 12    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	  11 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   8 Input      1 Bit         XORs := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 7     
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	   9 Input      1 Bit         XORs := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 8     
2default:default
5
%s*synth2&
Module ShiftRows 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module MixColumns 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit         XORs := 12    
2default:default
Q
%s*synth2B
.	   5 Input      8 Bit         XORs := 4     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit         XORs := 22    
2default:default
3
%s*synth2$
Module Mux_2x1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module Mux_10x1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
3
%s*synth2$
Module Control 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 4     
2default:default
7
%s*synth2(
Module InvSubBytes 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 13    
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   6 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	   5 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	  11 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit         XORs := 10    
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	  15 Input      1 Bit         XORs := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit         XORs := 2     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit         XORs := 6     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 8     
2default:default
8
%s*synth2)
Module InvShiftRows 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
9
%s*synth2*
Module InvMixColumns 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   9 Input      8 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   8 Input      8 Bit         XORs := 8     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit         XORs := 68    
2default:default
>
%s*synth2/
Module Control_Decryption 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  14 Input      1 Bit        Muxes := 4     
2default:default
6
%s*synth2'
Module AES_Crypto 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default

Loading clock regions from %s
13*device2f
RC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml2default:defaultZ21-13
ž
Loading clock buffers from %s
11*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml2default:defaultZ21-11
š
&Loading clock placement rules from %s
318*place2Z
FC:/Xilinx/Vivado/2014.1/data/parts/xilinx/kintex7/ClockPlacerRules.xml2default:defaultZ30-318
˜
)Loading package pin functions from %s...
17*device2V
BC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/PinFunctions.xml2default:defaultZ21-17
š
Loading package from %s
16*device2i
UC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml2default:defaultZ21-16

Loading io standards from %s
15*device2W
CC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/kintex7/IOStandards.xml2default:defaultZ21-15
™
+Loading device configuration modes from %s
14*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/kintex7/ConfigModes.xml2default:defaultZ21-14
|
%s*synth2m
YPart Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
2default:default
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
Ã
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2:
&myip_lite_v1_0_S00_AXI__parameterized02default:defaultZ8-3332
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:37 . Memory (MB): peak = 612.164 ; gain = 480.328
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
§
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2?
+AES_Crypto_0/KeyExpansion_0/\estado_reg[3] 2default:defaultZ8-3333
¬
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2D
0AES_Crypto_0/Control_Decryption_0/\state_reg[3] 2default:defaultZ8-3333
¡
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default29
%AES_Crypto_0/Control_0/\state_reg[3] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] 2default:defaultZ8-3333
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[96] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[96] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[64] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[64] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[32] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[32] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[0] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[0] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[96] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[96] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[64] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[64] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[32] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[32] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[0] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[0] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[97] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[97] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[65] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[65] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[33] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[33] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[1] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[1] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[97] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[97] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[65] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[65] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[33] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[33] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[1] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[1] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[98] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[98] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[66] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[66] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[34] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[34] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[2] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[2] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[98] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[98] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[66] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[66] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[34] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[34] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[2] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[2] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[99] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[99] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[67] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[67] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[35] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[35] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[3] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[3] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[99] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[99] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[67] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[67] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[35] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[35] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[3] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[3] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[100] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[100] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[68] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[68] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[36] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[36] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[4] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[4] 2default:defaultZ8-264
v
%enable of latch %s is always disabled264*oasys28
$AES_Crypto_0/Control_0/\bo_reg[100] 2default:defaultZ8-264
v
%enable of latch %s is always disabled264*oasys28
$AES_Crypto_0/Control_0/\bo_reg[100] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[68] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[68] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[36] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[36] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[4] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[4] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[101] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[101] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[69] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[69] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[37] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[37] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[5] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2A
-AES_Crypto_0/Control_Decryption_0/\bo_reg[5] 2default:defaultZ8-264
v
%enable of latch %s is always disabled264*oasys28
$AES_Crypto_0/Control_0/\bo_reg[101] 2default:defaultZ8-264
v
%enable of latch %s is always disabled264*oasys28
$AES_Crypto_0/Control_0/\bo_reg[101] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[69] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[69] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[37] 2default:defaultZ8-264
u
%enable of latch %s is always disabled264*oasys27
#AES_Crypto_0/Control_0/\bo_reg[37] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[5] 2default:defaultZ8-264
t
%enable of latch %s is always disabled264*oasys26
"AES_Crypto_0/Control_0/\bo_reg[5] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[102] 2default:defaultZ8-264

%enable of latch %s is always disabled264*oasys2C
/AES_Crypto_0/Control_Decryption_0/\bo_reg[102] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[70] 2default:defaultZ8-264
€
%enable of latch %s is always disabled264*oasys2B
.AES_Crypto_0/Control_Decryption_0/\bo_reg[70] 2default:defaultZ8-264
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-2642default:default2
1002default:defaultZ17-14
ž
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default26
"AES_Crypto_0/Control_0/e_mux_1_reg2default:defaultZ8-3333
©
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2A
-AES_Crypto_0/Control_Decryption_0/e_mux_1_reg2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'AES_Crypto_0/Control_0/\e_mux_2_reg[3] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'AES_Crypto_0/Control_0/\e_mux_2_reg[1] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'AES_Crypto_0/Control_0/\e_mux_2_reg[2] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'AES_Crypto_0/Control_0/\e_mux_2_reg[0] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2;
'AES_Crypto_0/KeyExpansion_0/\RC_reg[0] 2default:defaultZ8-3333
£
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2;
'AES_Crypto_0/KeyExpansion_0/\RC_reg[7] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[3] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[1] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[2] 2default:defaultZ8-3333
®
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2F
2AES_Crypto_0/Control_Decryption_0/\e_mux_2_reg[0] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[0] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[1] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[2] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[3] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[4] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[5] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[6] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[7] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[8] 2default:defaultZ8-3333
¤
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2<
(AES_Crypto_0/KeyExpansion_0/\K10_reg[9] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[10] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[11] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[12] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[13] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[14] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[15] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[16] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[17] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[18] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[19] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[20] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[21] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[22] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[23] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[24] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[25] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[26] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[27] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[28] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[29] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[30] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[31] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[32] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[33] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[34] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[35] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[36] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[37] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[38] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[39] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[40] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[41] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[42] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[43] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[44] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[45] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[46] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[47] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[48] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[49] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[50] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[51] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[52] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[53] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[54] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[55] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[56] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[57] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[58] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[59] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[60] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[61] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[62] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[63] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[64] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[65] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[66] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[67] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[68] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[69] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[70] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[71] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[72] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[73] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[74] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[75] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[76] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[77] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[78] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[79] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[80] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[81] 2default:defaultZ8-3333
¥
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2=
)AES_Crypto_0/KeyExpansion_0/\K10_reg[82] 2default:defaultZ8-3333
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33332default:default2
1002default:defaultZ17-14
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[1] 2default:default2"
myip_lite_v1_02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\myip_lite_v1_0_S00_AXI_inst/axi_bresp_reg[0] 2default:default2"
myip_lite_v1_02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[1] 2default:default2"
myip_lite_v1_02default:defaultZ8-3332
Æ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2B
.\myip_lite_v1_0_S00_AXI_inst/axi_rresp_reg[0] 2default:default2"
myip_lite_v1_02default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\estado_reg[3] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\estado_reg[2] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¥
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2#
\estado_reg[1] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[31] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[30] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[29] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[28] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[27] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[26] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[25] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[24] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[23] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[22] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[21] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[20] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[19] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[18] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[17] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[16] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[15] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[14] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[13] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[12] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[11] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w2_reg[10] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[9] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[8] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[7] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[6] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[5] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[4] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[3] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[2] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[1] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w2_reg[0] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[31] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[30] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[29] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[28] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[27] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[26] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[25] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[24] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[23] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[22] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[21] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[20] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[19] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[18] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[17] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[16] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[15] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[14] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[13] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[12] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[11] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w1_reg[10] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[9] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[8] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[7] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[6] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[5] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[4] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[3] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[2] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[1] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\w1_reg[0] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[7] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[6] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[5] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[4] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[3] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[2] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[1] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\RC_reg[0] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[31] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[30] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[29] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[28] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[27] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[26] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[25] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[24] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[23] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[22] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[21] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[20] 2default:default2 
KeyExpansion2default:defaultZ8-3332
¢
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2 
\w0_reg[19] 2default:default2 
KeyExpansion2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
9
%s*synth2*
+------+-----+------+
2default:default
9
%s*synth2*
|      |Cell |Count |
2default:default
9
%s*synth2*
+------+-----+------+
2default:default
9
%s*synth2*
|1     |BUFG |     1|
2default:default
9
%s*synth2*
|2     |LUT1 |     1|
2default:default
9
%s*synth2*
|3     |LUT2 |    33|
2default:default
9
%s*synth2*
|4     |LUT3 |     3|
2default:default
9
%s*synth2*
|5     |LUT4 |     5|
2default:default
9
%s*synth2*
|6     |LUT5 |    18|
2default:default
9
%s*synth2*
|7     |LUT6 |   105|
2default:default
9
%s*synth2*
|8     |FDRE |   306|
2default:default
9
%s*synth2*
|9     |FDSE |     5|
2default:default
9
%s*synth2*
|10    |IBUF |    53|
2default:default
9
%s*synth2*
|11    |OBUF |    41|
2default:default
9
%s*synth2*
+------+-----+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
z
%s*synth2k
W+------+------------------------------+---------------------------------------+------+
2default:default
z
%s*synth2k
W|      |Instance                      |Module                                 |Cells |
2default:default
z
%s*synth2k
W+------+------------------------------+---------------------------------------+------+
2default:default
z
%s*synth2k
W|1     |top                           |                                       |   571|
2default:default
z
%s*synth2k
W|2     |  myip_lite_v1_0_S00_AXI_inst |myip_lite_v1_0_S00_AXI__parameterized0 |   476|
2default:default
z
%s*synth2k
W+------+------------------------------+---------------------------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
l
%s*synth2]
ISynthesis finished with 0 errors, 0 critical warnings and 4989 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:43 . Memory (MB): peak = 633.539 ; gain = 501.703
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
532default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
À
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
1632default:default2
2502default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:442default:default2
00:00:442default:default2
633.5392default:default2
457.1682default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 633.539 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Jul 26 11:21:40 20152default:defaultZ17-206