// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc___024root.h"
#include "Vriscv_soc__Syms.h"

#include "verilated_dpi.h"

void Vriscv_soc___024root___configure_coverage_2(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage_2\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3419, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3420, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3421, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3422, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3423, 17, ".riscv_soc.core.decode", "v_toggle/Decode", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3474, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3475, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3476, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3477, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3478, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3479, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3480, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3481, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3482, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3483, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3484, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3485, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_3_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3486, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3487, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3488, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_4_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3489, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3490, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3491, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_5_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3492, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3493, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3494, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_6_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3495, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3496, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3497, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_7_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3498, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3499, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3500, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_8_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3501, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3502, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3503, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_9_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3504, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3505, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3506, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_10_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3507, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3508, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3509, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_11_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3510, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3511, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3512, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_12_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3513, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3514, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3515, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_13_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3516, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3517, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3518, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_14_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3519, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3520, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3521, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_15_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3522, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3523, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3524, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_16_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3525, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3526, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3527, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_17_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3528, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3529, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3530, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_18_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3531, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3532, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3533, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_19_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3534, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3535, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3536, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_20_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3537, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3538, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3539, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_21_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3540, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3541, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3542, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_22_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3543, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3544, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3545, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_23_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3546, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3547, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3548, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_24_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3549, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3550, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3551, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_25_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3552, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3553, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3554, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_26_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3555, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3556, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3557, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_27_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3558, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3559, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3560, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_28_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3561, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3562, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3563, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_29_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3564, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3565, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3566, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_30_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3567, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3568, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3569, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_31_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3570, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3571, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3572, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs1_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3573, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3574, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3574, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3574, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3574, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3574, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3575, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_rs2_data_MPORT_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3576, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3577, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3577, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3577, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3577, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3577, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3578, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_mask", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3579, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "regfile_MPORT_32_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3580, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3581, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3582, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3582, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3582, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3582, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3582, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3583, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_imm[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3584, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3584, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3584, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_opType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3585, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3586, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3587, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3588, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3588, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3588, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3588, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3588, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3589, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3589, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3589, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3589, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3589, 13, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3590, 8, ".riscv_soc.core.decode", "v_toggle/Decode", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3591, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3865, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3865, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3865, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3865, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "instType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3866, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3866, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3866, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3866, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3866, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3867, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3867, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3867, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3867, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3867, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "rs1_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3868, 14, ".riscv_soc.core.decode", "v_toggle/Decode", "dest_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3869, 15, ".riscv_soc.core.decode", "v_toggle/Decode", "csr_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 3889, 9, ".riscv_soc.core.decode", "v_toggle/Decode", "temp_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4076, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4076-4077");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4076, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4083, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4083-4084");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4083, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4085-4086");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4082, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4082");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4082, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4081, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4081");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4081, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4079, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4079-4080");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4094, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4094-4095");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4094, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4096-4097");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4093, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4093");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4093, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4092, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4092");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4092, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4090, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4090-4091");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4104, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4104-4105");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4104, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4103, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4103");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4103, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4101, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4101-4102");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4112, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4112-4113");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4112, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4114-4115");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4111, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4111, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4110, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4110");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4110, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4108, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4108-4109");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4123, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4123-4124");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4123, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4125-4126");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4122, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4122");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4122, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4121, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4121");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4121, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4129-4130");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4119, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4119-4120");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4136, 9, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4136-4137");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4136, 10, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4138-4139");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4135, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4135");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4135, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4134, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4134");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4134, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4142-4143");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4132, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4132-4133");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4148, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4148-4149");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4148, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4147, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4147");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4147, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4151-4152");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4145, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4145-4146");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4157, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4157-4158");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4157, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4156, 14, ".riscv_soc.core.decode", "v_line/Decode", "if", "4156");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4156, 15, ".riscv_soc.core.decode", "v_line/Decode", "else", "4160-4161");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13975]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4154, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4154-4155");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13976]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4166, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4166-4167");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13977]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4166, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13978]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4165, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4165");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13979]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4165, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13980]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4163, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4163-4164");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13981]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4173, 7, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4173-4174");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13982]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4173, 8, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13983]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4172, 14, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4172");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13984]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4172, 15, ".riscv_soc.core.decode", "v_branch/Decode", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13985]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4170, 5, ".riscv_soc.core.decode", "v_line/Decode", "elsif", "4170-4171");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13986]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4177, 5, ".riscv_soc.core.decode", "v_branch/Decode", "if", "4177-4178");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13987]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4177, 6, ".riscv_soc.core.decode", "v_branch/Decode", "else", "4179-4180");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13988]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4075, 3, ".riscv_soc.core.decode", "v_line/Decode", "block", "4075");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4255, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4256, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4257, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4257, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4257, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4257, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4257, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4258, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4259, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4260, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4261, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4261, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4261, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4261, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4261, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4262, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4263, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4264, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_mem_avalid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4265, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_w_mem_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4266, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4267, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_in_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4268, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4269, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4270, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4271, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4272, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4273, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_bits_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4274, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_bus_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4275, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4275, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4275, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4275, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4275, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4276, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4277, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4278, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "io_out_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4279, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit_0", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4280, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4281, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4282, 17, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter_0[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4303, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_stall", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4304, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4305, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4306, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4307, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4308, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_bus_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13989]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4309, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13990]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4309, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13991]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4309, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13992]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4309, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13993]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4309, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_rs_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13994]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13995]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13996]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13997]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13998]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13999]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14000]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14001]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14002]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14003]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14004]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14005]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14006]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14007]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14008]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14009]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14010]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14011]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14012]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14013]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14014]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14015]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14016]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14017]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14018]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14019]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14020]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14021]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14022]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14023]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14024]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14025]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14026]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14027]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14028]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14029]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14030]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14031]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14032]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14033]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14034]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14035]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14036]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14037]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14038]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14039]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14040]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14041]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14042]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14043]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14044]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14045]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14046]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14047]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14048]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14049]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14050]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14051]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14052]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14053]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14054]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14055]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14056]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14057]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4310, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_result_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14058]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4311, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_w_rs_en", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14059]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14060]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14061]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14062]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14063]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14064]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4312, 13, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_exuType[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14065]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14066]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14067]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14068]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14069]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14070]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14071]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14072]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14073]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14074]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14075]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14076]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14077]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14078]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14079]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14080]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14081]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14082]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14083]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14084]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14085]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14086]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14087]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14088]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14089]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14090]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14091]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14092]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14093]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14094]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14095]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14096]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14097]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14098]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14099]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14100]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14101]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14102]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14103]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14104]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14105]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14106]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14107]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14108]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14109]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14110]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14111]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14112]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14113]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14114]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14115]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14116]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14117]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14118]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14119]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14120]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14121]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14122]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14123]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14124]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14125]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14126]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14127]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14128]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4319, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_r_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14129]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14130]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14131]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14132]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14133]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14134]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14135]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14136]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14137]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14138]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14139]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14140]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14141]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14142]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14143]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14144]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14145]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14146]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14147]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14148]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14149]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14150]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14151]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14152]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14153]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14154]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14155]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14156]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14157]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14158]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14159]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14160]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14161]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14162]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14163]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14164]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14165]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14166]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14167]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14168]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14169]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14170]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14171]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14172]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14173]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14174]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14175]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14176]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14177]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14178]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14179]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14180]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14181]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14182]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14183]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14184]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14185]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14186]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14187]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14188]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14189]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14190]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14191]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14192]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4335, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_data_result[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14193]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14194]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14195]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14196]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14197]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14198]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14199]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14200]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14201]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14202]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14203]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14204]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14205]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14206]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14207]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14208]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14209]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14210]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4343, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_wstrb[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4344, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_ls_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4345, 15, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "rs2_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[64]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[65]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[66]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[67]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[68]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[69]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[70]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[71]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[72]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[73]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[74]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[75]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[76]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[77]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[78]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[79]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[80]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[81]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[82]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[83]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[84]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[85]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[86]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[87]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[88]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[89]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[90]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[91]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[92]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[93]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[94]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[95]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[96]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[97]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[98]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[99]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[100]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[101]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[102]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[103]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[104]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[105]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[106]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[107]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[108]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[109]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[110]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[111]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[112]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[113]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[114]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[115]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[116]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[117]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[118]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[119]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[120]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[121]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[122]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[123]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[124]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[125]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4348, 16, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "mem_w_data[126]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4356, 8, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_commit", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4357, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14493]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4358, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "reg_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4359, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_inst[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2494]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2495]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2496]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2497]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2498]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2499]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2500]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2501]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2502]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2503]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2504]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2505]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2506]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2507]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2508]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2509]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2510]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2511]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2512]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2513]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2514]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2515]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2516]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2517]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2518]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2519]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2520]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2521]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2522]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2523]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2524]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2525]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2526]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2527]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2528]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2529]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2530]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2531]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2532]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2533]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2534]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2535]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2536]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2537]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2538]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2539]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2540]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2541]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2542]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2543]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2544]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4360, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "difftest_pc[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4361, 14, ".riscv_soc.core.write_back", "v_toggle/WriteBack", "inst_counter[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14545]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4384, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4384-4385");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14546]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4384, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14547]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4383, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4383");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14548]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4383, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14549]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4381, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4381-4382");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14550]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4379, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4379-4380");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14551]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4391, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4391-4392");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14552]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4391, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14553]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4390, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4390");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14554]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4390, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14555]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4388, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4388-4389");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14556]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4400, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4400-4401");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14557]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4400, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14558]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4404, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4404-4405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14559]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4404, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14560]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4403, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14561]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4403, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14562]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4399, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4399");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14563]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4397, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4397-4398");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14564]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4413, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4413-4414");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14565]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4413, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14566]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4412, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4412");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14567]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4412, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14568]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4410, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4410-4411");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14569]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4408, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4408-4409");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14570]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4419, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4419-4420");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14571]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4419, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14572]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4417, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4417-4418");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14573]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4425, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4425-4426");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14574]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4425, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4427-4428");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14575]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4431, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4431-4432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14576]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4431, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14577]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4430, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4430");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14578]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4430, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14579]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4424, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4424");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14580]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4422, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4422-4423");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14581]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4438, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4438-4439");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14582]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4438, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "4440-4441");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14583]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4444, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4444-4445");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14584]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4444, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14585]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4443, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4443");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14586]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4443, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14587]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4437, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4437");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14588]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4435, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4435-4436");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14589]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4450, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4450-4451");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14590]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4450, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14591]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4448, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4448-4449");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14592]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4458, 7, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4458-4459");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14593]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4458, 8, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14594]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4457, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4457");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14595]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4457, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14596]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4455, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4455-4456");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14597]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4453, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4453-4454");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14598]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4464, 14, ".riscv_soc.core.write_back", "v_line/WriteBack", "if", "4464-4465");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14599]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4464, 15, ".riscv_soc.core.write_back", "v_line/WriteBack", "else", "4466-4467");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14600]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4462, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4462-4463");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14601]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4471, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4471-4472");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14602]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4471, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14603]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4469, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4469-4470");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14604]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4476, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4476-4477");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14605]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4476, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14606]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4474, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4474-4475");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14607]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4481, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4481-4482");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14608]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4481, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14609]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4479, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4479-4480");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14610]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4486, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4486-4487");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14611]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4486, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14612]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4484, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4484-4485");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14613]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4491, 14, ".riscv_soc.core.write_back", "v_branch/WriteBack", "if", "4491-4492");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14614]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4491, 15, ".riscv_soc.core.write_back", "v_branch/WriteBack", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14615]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4489, 5, ".riscv_soc.core.write_back", "v_line/WriteBack", "elsif", "4489-4490");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14616]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 4378, 3, ".riscv_soc.core.write_back", "v_line/WriteBack", "block", "4378,4395-4396");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5292, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5293, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reset", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5294, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2212]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5295, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2213]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2214]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2215]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2216]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2217]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2218]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2219]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2220]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2221]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2222]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2223]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2224]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2225]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2226]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2227]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2228]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2229]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2230]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2231]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2232]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2233]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2234]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2235]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2236]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2237]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2238]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2239]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2240]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2241]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2242]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2243]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2244]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2245]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2246]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2247]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2248]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2249]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2250]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2251]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2252]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2253]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2254]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2255]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2256]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2257]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2258]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2259]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2260]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2261]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2262]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2263]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2264]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2265]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2266]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2267]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2268]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2269]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2270]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2271]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2272]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2273]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2274]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2275]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2276]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5296, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_aw_bits_awaddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5297, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2278]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5298, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5299, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2343]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2344]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2345]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2346]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2347]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2348]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2349]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2350]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5300, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wstrb[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2351]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5301, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_w_bits_wlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5302, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5303, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2354]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5304, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2355]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2356]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2357]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2358]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2359]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2360]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2361]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2362]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2363]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2364]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2365]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2366]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2367]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2368]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2369]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2370]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2371]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2372]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2373]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2374]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2375]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2376]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2377]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2378]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2379]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2380]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2381]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2382]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2383]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2384]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2385]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2386]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2387]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2388]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2389]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2390]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2391]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2392]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2393]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2394]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2395]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2396]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2397]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2398]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2399]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2400]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2401]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2402]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2403]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2404]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2405]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2406]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2407]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2408]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2409]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2410]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2411]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2412]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2413]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2414]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2415]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2416]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2417]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2418]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5305, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_araddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2419]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2420]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2421]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2422]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2423]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2424]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2425]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2426]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5306, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_ar_bits_arlen[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5307, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5308, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2492]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5309, 17, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "io_ram_bus_r_bits_rlast", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5323, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14617]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14618]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14619]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14620]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14621]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14622]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14623]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14624]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14625]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14626]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14627]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14628]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14629]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14630]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14631]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14632]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14633]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14634]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14635]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14636]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14637]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14638]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14639]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14640]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14641]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14642]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14643]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14644]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14645]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14646]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14647]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14648]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14649]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14650]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14651]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14652]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14653]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14654]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14655]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14656]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14657]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14658]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14659]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14660]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14661]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14662]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14663]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14664]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14665]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14666]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14667]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14668]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14669]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14670]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14671]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14672]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14673]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14674]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14675]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14676]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14677]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14678]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14679]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14680]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5324, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5325, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5326, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5327, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14745]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14746]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14747]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14748]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14749]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14750]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14751]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14752]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14753]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14754]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14755]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14756]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14757]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14758]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14759]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14760]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14761]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14762]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14763]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14764]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14765]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14766]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14767]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14768]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14769]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14770]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14771]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14772]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14773]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14774]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14775]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14776]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14777]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14778]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14779]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14780]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14781]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14782]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14783]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14784]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14785]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14786]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14787]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14788]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14789]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14790]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14791]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14792]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14793]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14794]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14795]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14796]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14797]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14798]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14799]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14800]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14801]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14802]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14803]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14804]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14805]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14806]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14807]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14808]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5328, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14809]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5329, 9, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14810]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14811]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14812]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14813]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14814]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14815]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14816]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14817]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14818]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14819]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14820]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14821]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14822]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14823]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14824]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14825]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14826]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14827]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14828]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14829]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14830]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14831]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14832]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14833]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14834]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14835]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14836]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14837]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14838]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14839]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14840]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14841]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14842]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14843]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14844]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14845]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14846]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14847]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14848]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14849]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14850]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14851]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14852]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14853]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14854]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14855]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14856]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14857]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14858]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14859]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14860]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14861]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14862]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14863]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14864]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14865]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14866]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14867]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14868]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14869]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14870]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14871]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14872]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14873]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5330, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14874]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5331, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14875]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5331, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14876]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5331, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14877]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5331, 13, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_rlen[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2353]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5332, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_ar_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2427]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5333, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14878]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5334, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_r_state", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14681]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14682]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14683]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14684]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14685]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14686]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14687]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14688]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14689]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14690]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14691]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14692]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14693]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14694]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14695]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14696]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14697]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14698]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14699]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14700]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14701]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14702]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14703]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14704]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14705]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14706]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14707]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14708]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14709]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14710]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14711]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14712]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14713]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14714]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14715]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14716]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14717]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14718]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14719]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14720]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14721]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14722]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14723]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14724]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14725]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14726]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14727]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14728]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14729]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14730]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14731]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14732]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14733]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14734]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14735]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14736]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14737]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14738]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14739]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14740]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14741]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14742]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14743]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14744]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5355, 14, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_addr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14879]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5356, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_is_w", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2211]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5357, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_aw_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2277]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5358, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_w_ready", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2352]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5359, 8, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "reg_b_valid", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14880]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14881]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14882]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14883]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14884]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14885]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14886]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14887]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14888]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14889]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14890]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14891]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14892]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14893]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14894]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14895]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14896]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14897]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14898]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14899]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14900]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14901]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14902]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14903]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14904]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14905]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14906]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14907]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14908]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14909]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14910]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14911]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5380, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_lo[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14912]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14913]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14914]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14915]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14916]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14917]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14918]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14919]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14920]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14921]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14922]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14923]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14924]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14925]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14926]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14927]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14928]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14929]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14930]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14931]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14932]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14933]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14934]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14935]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14936]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14937]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14938]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14939]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14940]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14941]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14942]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14943]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5381, 15, ".riscv_soc.axi_ram", "v_toggle/AXI_RAM", "mem_io_wmask_hi[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14944]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5409, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5409-5410");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14945]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5409, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14946]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5413, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5413-5414");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14947]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5413, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14948]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5412, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5412");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14949]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5412, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14950]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5408, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5408");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14951]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5406, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5406-5407");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14952]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5424, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5424-5425");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14953]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5424, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14954]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5423, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5423");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14955]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5423, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14956]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5421, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5421-5422");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14957]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5419, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5419-5420");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14958]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5433, 7, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5433-5434");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14959]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5433, 8, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14960]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5432, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5432");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14961]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5432, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14962]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5430, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5430-5431");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14963]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5428, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5428-5429");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14964]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5441, 14, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5441-5442");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14965]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5441, 15, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14966]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5439, 14, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5439-5440");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14967]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5437, 5, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "elsif", "5437-5438");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14968]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5444, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5444-5445");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14969]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5444, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5446-5447");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14970]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5450, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5450-5451");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14971]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5450, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5452-5453");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14972]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 5, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "if", "5455-5456");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14973]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5455, 6, ".riscv_soc.axi_ram", "v_branch/AXI_RAM", "else", "5457-5458");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14974]), first, "/home/xingk/ysyx-workbench/npc/build/riscv_soc.v", 5405, 3, ".riscv_soc.axi_ram", "v_line/AXI_RAM", "block", "5405,5417-5418,5449");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 13, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "clock", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14617]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14618]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14619]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14620]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14621]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14622]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14623]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14624]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14625]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14626]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14627]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14628]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14629]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14630]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14631]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14632]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14633]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14634]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14635]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14636]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14637]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14638]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14639]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14640]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14641]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14642]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14643]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14644]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14645]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14646]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14647]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14648]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14649]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14650]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14651]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14652]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14653]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14654]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14655]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14656]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14657]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14658]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14659]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14660]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14661]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14662]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14663]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14664]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14665]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14666]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14667]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14668]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14669]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14670]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14671]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14672]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14673]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14674]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14675]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14676]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14677]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14678]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14679]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14680]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 14, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "raddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2428]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2429]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2430]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2431]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2432]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2433]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2434]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2435]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2436]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2437]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2438]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2439]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2440]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2441]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2442]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2443]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2444]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2445]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2446]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2447]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2448]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2449]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2450]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2451]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2452]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2453]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2454]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2455]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2456]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2457]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2458]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2459]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2460]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2461]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2462]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2463]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2464]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2465]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2466]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2467]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2468]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2469]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2470]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2471]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2472]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2473]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2474]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2475]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2476]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2477]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2478]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2479]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2480]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2481]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2482]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2483]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2484]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2485]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2486]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2487]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2488]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2489]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2490]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2491]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 15, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "rdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14681]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14682]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14683]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14684]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14685]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14686]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14687]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14688]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14689]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14690]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14691]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14692]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14693]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14694]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14695]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14696]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14697]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14698]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14699]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14700]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14701]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14702]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14703]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14704]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14705]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14706]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14707]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14708]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14709]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14710]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14711]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14712]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14713]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14714]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14715]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14716]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14717]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14718]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14719]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14720]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14721]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14722]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14723]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14724]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14725]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14726]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14727]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14728]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14729]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14730]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14731]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14732]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14733]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14734]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14735]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14736]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14737]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14738]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14739]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14740]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14741]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14742]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14743]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14744]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 16, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "waddr[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2279]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2280]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2281]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2282]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2283]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2284]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2285]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2286]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2287]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2288]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2289]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2290]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2291]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2292]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2293]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2294]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2295]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2296]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2297]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2298]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2299]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2300]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2301]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2302]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2303]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2304]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2305]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2306]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2307]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2308]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2309]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2310]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2311]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2312]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2313]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2314]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2315]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2316]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2317]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2318]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2319]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2320]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2321]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2322]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2323]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2324]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2325]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2326]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2327]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2328]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2329]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2330]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2331]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2332]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2333]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2334]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2335]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2336]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2337]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2338]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2339]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2340]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2341]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2342]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 17, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wdata[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14745]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14746]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14747]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14748]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14749]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14750]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14751]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14752]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14753]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14754]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14755]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14756]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14757]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14758]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14759]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14760]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14761]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14762]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14763]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14764]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14765]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14766]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14767]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14768]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14769]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14770]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14771]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14772]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14773]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14774]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14775]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14776]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14777]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14778]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14779]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[34]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14780]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[35]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14781]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[36]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14782]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[37]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14783]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[38]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14784]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[39]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14785]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[40]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14786]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[41]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14787]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[42]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14788]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[43]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14789]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[44]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14790]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[45]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14791]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[46]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14792]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[47]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14793]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[48]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14794]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[49]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14795]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[50]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14796]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[51]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14797]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[52]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14798]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[53]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14799]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[54]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14800]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[55]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14801]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[56]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14802]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[57]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14803]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[58]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14804]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[59]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14805]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[60]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14806]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[61]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14807]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[62]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14808]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 18, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wmask[63]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14809]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 19, 21, ".riscv_soc.axi_ram.mem", "v_toggle/RAMCtrl", "wen", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14975]), first, "/home/xingk/ysyx-workbench/npc/playground/test/vsrc/ram.v", 21, 5, ".riscv_soc.axi_ram.mem", "v_line/RAMCtrl", "block", "21-22");
}

void Vriscv_soc___024root___configure_coverage_0(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;
void Vriscv_soc___024root___configure_coverage_1(Vriscv_soc___024root* vlSelf, bool first) VL_ATTR_COLD;

void Vriscv_soc___024root___configure_coverage(Vriscv_soc___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vriscv_soc___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    Vriscv_soc___024root___configure_coverage_0(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_1(vlSelf, first);
    Vriscv_soc___024root___configure_coverage_2(vlSelf, first);
}
