
Antenna tracker black.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001180c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000748  080119b0  080119b0  000219b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120f8  080120f8  000303bc  2**0
                  CONTENTS
  4 .ARM          00000008  080120f8  080120f8  000220f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012100  08012100  000303bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012100  08012100  00022100  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012104  08012104  00022104  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003bc  20000000  08012108  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000cec  200003c0  080124c4  000303c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200010ac  080124c4  000310ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000303bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b954  00000000  00000000  000303ec  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003f1b  00000000  00000000  0004bd40  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001418  00000000  00000000  0004fc60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  00051078  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b72a  00000000  00000000  00052298  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014022  00000000  00000000  0006d9c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00094c39  00000000  00000000  000819e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0011661d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006cc0  00000000  00000000  00116698  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200003c0 	.word	0x200003c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011994 	.word	0x08011994

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200003c4 	.word	0x200003c4
 80001dc:	08011994 	.word	0x08011994

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b972 	b.w	8000f94 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9e08      	ldr	r6, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	4688      	mov	r8, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14b      	bne.n	8000d6e <__udivmoddi4+0xa6>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4615      	mov	r5, r2
 8000cda:	d967      	bls.n	8000dac <__udivmoddi4+0xe4>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0720 	rsb	r7, r2, #32
 8000ce6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cea:	fa20 f707 	lsr.w	r7, r0, r7
 8000cee:	4095      	lsls	r5, r2
 8000cf0:	ea47 0803 	orr.w	r8, r7, r3
 8000cf4:	4094      	lsls	r4, r2
 8000cf6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d00:	fa1f fc85 	uxth.w	ip, r5
 8000d04:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d0c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d10:	4299      	cmp	r1, r3
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x60>
 8000d14:	18eb      	adds	r3, r5, r3
 8000d16:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d1a:	f080 811b 	bcs.w	8000f54 <__udivmoddi4+0x28c>
 8000d1e:	4299      	cmp	r1, r3
 8000d20:	f240 8118 	bls.w	8000f54 <__udivmoddi4+0x28c>
 8000d24:	3f02      	subs	r7, #2
 8000d26:	442b      	add	r3, r5
 8000d28:	1a5b      	subs	r3, r3, r1
 8000d2a:	b2a4      	uxth	r4, r4
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d38:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d3c:	45a4      	cmp	ip, r4
 8000d3e:	d909      	bls.n	8000d54 <__udivmoddi4+0x8c>
 8000d40:	192c      	adds	r4, r5, r4
 8000d42:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d46:	f080 8107 	bcs.w	8000f58 <__udivmoddi4+0x290>
 8000d4a:	45a4      	cmp	ip, r4
 8000d4c:	f240 8104 	bls.w	8000f58 <__udivmoddi4+0x290>
 8000d50:	3802      	subs	r0, #2
 8000d52:	442c      	add	r4, r5
 8000d54:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d58:	eba4 040c 	sub.w	r4, r4, ip
 8000d5c:	2700      	movs	r7, #0
 8000d5e:	b11e      	cbz	r6, 8000d68 <__udivmoddi4+0xa0>
 8000d60:	40d4      	lsrs	r4, r2
 8000d62:	2300      	movs	r3, #0
 8000d64:	e9c6 4300 	strd	r4, r3, [r6]
 8000d68:	4639      	mov	r1, r7
 8000d6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0xbe>
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	f000 80eb 	beq.w	8000f4e <__udivmoddi4+0x286>
 8000d78:	2700      	movs	r7, #0
 8000d7a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d7e:	4638      	mov	r0, r7
 8000d80:	4639      	mov	r1, r7
 8000d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d86:	fab3 f783 	clz	r7, r3
 8000d8a:	2f00      	cmp	r7, #0
 8000d8c:	d147      	bne.n	8000e1e <__udivmoddi4+0x156>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d302      	bcc.n	8000d98 <__udivmoddi4+0xd0>
 8000d92:	4282      	cmp	r2, r0
 8000d94:	f200 80fa 	bhi.w	8000f8c <__udivmoddi4+0x2c4>
 8000d98:	1a84      	subs	r4, r0, r2
 8000d9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d9e:	2001      	movs	r0, #1
 8000da0:	4698      	mov	r8, r3
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	d0e0      	beq.n	8000d68 <__udivmoddi4+0xa0>
 8000da6:	e9c6 4800 	strd	r4, r8, [r6]
 8000daa:	e7dd      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000dac:	b902      	cbnz	r2, 8000db0 <__udivmoddi4+0xe8>
 8000dae:	deff      	udf	#255	; 0xff
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	2a00      	cmp	r2, #0
 8000db6:	f040 808f 	bne.w	8000ed8 <__udivmoddi4+0x210>
 8000dba:	1b49      	subs	r1, r1, r5
 8000dbc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dc0:	fa1f f885 	uxth.w	r8, r5
 8000dc4:	2701      	movs	r7, #1
 8000dc6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dca:	0c23      	lsrs	r3, r4, #16
 8000dcc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dd0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dd4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dd8:	4299      	cmp	r1, r3
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x124>
 8000ddc:	18eb      	adds	r3, r5, r3
 8000dde:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000de2:	d202      	bcs.n	8000dea <__udivmoddi4+0x122>
 8000de4:	4299      	cmp	r1, r3
 8000de6:	f200 80cd 	bhi.w	8000f84 <__udivmoddi4+0x2bc>
 8000dea:	4684      	mov	ip, r0
 8000dec:	1a59      	subs	r1, r3, r1
 8000dee:	b2a3      	uxth	r3, r4
 8000df0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000df4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000df8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dfc:	fb08 f800 	mul.w	r8, r8, r0
 8000e00:	45a0      	cmp	r8, r4
 8000e02:	d907      	bls.n	8000e14 <__udivmoddi4+0x14c>
 8000e04:	192c      	adds	r4, r5, r4
 8000e06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e0a:	d202      	bcs.n	8000e12 <__udivmoddi4+0x14a>
 8000e0c:	45a0      	cmp	r8, r4
 8000e0e:	f200 80b6 	bhi.w	8000f7e <__udivmoddi4+0x2b6>
 8000e12:	4618      	mov	r0, r3
 8000e14:	eba4 0408 	sub.w	r4, r4, r8
 8000e18:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e1c:	e79f      	b.n	8000d5e <__udivmoddi4+0x96>
 8000e1e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e22:	40bb      	lsls	r3, r7
 8000e24:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e28:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e2c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e30:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e34:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e38:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e3c:	4325      	orrs	r5, r4
 8000e3e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e42:	0c2c      	lsrs	r4, r5, #16
 8000e44:	fb08 3319 	mls	r3, r8, r9, r3
 8000e48:	fa1f fa8e 	uxth.w	sl, lr
 8000e4c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e50:	fb09 f40a 	mul.w	r4, r9, sl
 8000e54:	429c      	cmp	r4, r3
 8000e56:	fa02 f207 	lsl.w	r2, r2, r7
 8000e5a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e5e:	d90b      	bls.n	8000e78 <__udivmoddi4+0x1b0>
 8000e60:	eb1e 0303 	adds.w	r3, lr, r3
 8000e64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e68:	f080 8087 	bcs.w	8000f7a <__udivmoddi4+0x2b2>
 8000e6c:	429c      	cmp	r4, r3
 8000e6e:	f240 8084 	bls.w	8000f7a <__udivmoddi4+0x2b2>
 8000e72:	f1a9 0902 	sub.w	r9, r9, #2
 8000e76:	4473      	add	r3, lr
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	b2ad      	uxth	r5, r5
 8000e7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e80:	fb08 3310 	mls	r3, r8, r0, r3
 8000e84:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e88:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e8c:	45a2      	cmp	sl, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1da>
 8000e90:	eb1e 0404 	adds.w	r4, lr, r4
 8000e94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e98:	d26b      	bcs.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9a:	45a2      	cmp	sl, r4
 8000e9c:	d969      	bls.n	8000f72 <__udivmoddi4+0x2aa>
 8000e9e:	3802      	subs	r0, #2
 8000ea0:	4474      	add	r4, lr
 8000ea2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ea6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eaa:	eba4 040a 	sub.w	r4, r4, sl
 8000eae:	454c      	cmp	r4, r9
 8000eb0:	46c2      	mov	sl, r8
 8000eb2:	464b      	mov	r3, r9
 8000eb4:	d354      	bcc.n	8000f60 <__udivmoddi4+0x298>
 8000eb6:	d051      	beq.n	8000f5c <__udivmoddi4+0x294>
 8000eb8:	2e00      	cmp	r6, #0
 8000eba:	d069      	beq.n	8000f90 <__udivmoddi4+0x2c8>
 8000ebc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ec0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ec4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ec8:	40fd      	lsrs	r5, r7
 8000eca:	40fc      	lsrs	r4, r7
 8000ecc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ed0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ed4:	2700      	movs	r7, #0
 8000ed6:	e747      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000ed8:	f1c2 0320 	rsb	r3, r2, #32
 8000edc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ee0:	4095      	lsls	r5, r2
 8000ee2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ee6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eee:	4338      	orrs	r0, r7
 8000ef0:	0c01      	lsrs	r1, r0, #16
 8000ef2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ef6:	fa1f f885 	uxth.w	r8, r5
 8000efa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000efe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f02:	fb07 f308 	mul.w	r3, r7, r8
 8000f06:	428b      	cmp	r3, r1
 8000f08:	fa04 f402 	lsl.w	r4, r4, r2
 8000f0c:	d907      	bls.n	8000f1e <__udivmoddi4+0x256>
 8000f0e:	1869      	adds	r1, r5, r1
 8000f10:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f14:	d22f      	bcs.n	8000f76 <__udivmoddi4+0x2ae>
 8000f16:	428b      	cmp	r3, r1
 8000f18:	d92d      	bls.n	8000f76 <__udivmoddi4+0x2ae>
 8000f1a:	3f02      	subs	r7, #2
 8000f1c:	4429      	add	r1, r5
 8000f1e:	1acb      	subs	r3, r1, r3
 8000f20:	b281      	uxth	r1, r0
 8000f22:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f26:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb00 f308 	mul.w	r3, r0, r8
 8000f32:	428b      	cmp	r3, r1
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x27e>
 8000f36:	1869      	adds	r1, r5, r1
 8000f38:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f3c:	d217      	bcs.n	8000f6e <__udivmoddi4+0x2a6>
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d915      	bls.n	8000f6e <__udivmoddi4+0x2a6>
 8000f42:	3802      	subs	r0, #2
 8000f44:	4429      	add	r1, r5
 8000f46:	1ac9      	subs	r1, r1, r3
 8000f48:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f4c:	e73b      	b.n	8000dc6 <__udivmoddi4+0xfe>
 8000f4e:	4637      	mov	r7, r6
 8000f50:	4630      	mov	r0, r6
 8000f52:	e709      	b.n	8000d68 <__udivmoddi4+0xa0>
 8000f54:	4607      	mov	r7, r0
 8000f56:	e6e7      	b.n	8000d28 <__udivmoddi4+0x60>
 8000f58:	4618      	mov	r0, r3
 8000f5a:	e6fb      	b.n	8000d54 <__udivmoddi4+0x8c>
 8000f5c:	4541      	cmp	r1, r8
 8000f5e:	d2ab      	bcs.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f64:	eb69 020e 	sbc.w	r2, r9, lr
 8000f68:	3801      	subs	r0, #1
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	e7a4      	b.n	8000eb8 <__udivmoddi4+0x1f0>
 8000f6e:	4660      	mov	r0, ip
 8000f70:	e7e9      	b.n	8000f46 <__udivmoddi4+0x27e>
 8000f72:	4618      	mov	r0, r3
 8000f74:	e795      	b.n	8000ea2 <__udivmoddi4+0x1da>
 8000f76:	4667      	mov	r7, ip
 8000f78:	e7d1      	b.n	8000f1e <__udivmoddi4+0x256>
 8000f7a:	4681      	mov	r9, r0
 8000f7c:	e77c      	b.n	8000e78 <__udivmoddi4+0x1b0>
 8000f7e:	3802      	subs	r0, #2
 8000f80:	442c      	add	r4, r5
 8000f82:	e747      	b.n	8000e14 <__udivmoddi4+0x14c>
 8000f84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f88:	442b      	add	r3, r5
 8000f8a:	e72f      	b.n	8000dec <__udivmoddi4+0x124>
 8000f8c:	4638      	mov	r0, r7
 8000f8e:	e708      	b.n	8000da2 <__udivmoddi4+0xda>
 8000f90:	4637      	mov	r7, r6
 8000f92:	e6e9      	b.n	8000d68 <__udivmoddi4+0xa0>

08000f94 <__aeabi_idiv0>:
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
 8000fa4:	605a      	str	r2, [r3, #4]
 8000fa6:	609a      	str	r2, [r3, #8]
 8000fa8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8000faa:	4b28      	ldr	r3, [pc, #160]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fac:	4a28      	ldr	r2, [pc, #160]	; (8001050 <MX_ADC1_Init+0xb8>)
 8000fae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8000fb0:	4b26      	ldr	r3, [pc, #152]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fb2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000fb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000fb8:	4b24      	ldr	r3, [pc, #144]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000fbe:	4b23      	ldr	r3, [pc, #140]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fc4:	4b21      	ldr	r3, [pc, #132]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fca:	4b20      	ldr	r3, [pc, #128]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fd2:	4b1e      	ldr	r3, [pc, #120]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fd8:	4b1c      	ldr	r3, [pc, #112]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fda:	4a1e      	ldr	r2, [pc, #120]	; (8001054 <MX_ADC1_Init+0xbc>)
 8000fdc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fde:	4b1b      	ldr	r3, [pc, #108]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8000fe4:	4b19      	ldr	r3, [pc, #100]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fe6:	2202      	movs	r2, #2
 8000fe8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000fea:	4b18      	ldr	r3, [pc, #96]	; (800104c <MX_ADC1_Init+0xb4>)
 8000fec:	2201      	movs	r2, #1
 8000fee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ff2:	4b16      	ldr	r3, [pc, #88]	; (800104c <MX_ADC1_Init+0xb4>)
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ff8:	4814      	ldr	r0, [pc, #80]	; (800104c <MX_ADC1_Init+0xb4>)
 8000ffa:	f001 fbcb 	bl	8002794 <HAL_ADC_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001004:	f000 ff20 	bl	8001e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001008:	2302      	movs	r3, #2
 800100a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800100c:	2301      	movs	r3, #1
 800100e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001010:	2307      	movs	r3, #7
 8001012:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001014:	463b      	mov	r3, r7
 8001016:	4619      	mov	r1, r3
 8001018:	480c      	ldr	r0, [pc, #48]	; (800104c <MX_ADC1_Init+0xb4>)
 800101a:	f001 fe3b 	bl	8002c94 <HAL_ADC_ConfigChannel>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001024:	f000 ff10 	bl	8001e48 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001028:	2303      	movs	r3, #3
 800102a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800102c:	2302      	movs	r3, #2
 800102e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001030:	463b      	mov	r3, r7
 8001032:	4619      	mov	r1, r3
 8001034:	4805      	ldr	r0, [pc, #20]	; (800104c <MX_ADC1_Init+0xb4>)
 8001036:	f001 fe2d 	bl	8002c94 <HAL_ADC_ConfigChannel>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001040:	f000 ff02 	bl	8001e48 <Error_Handler>
  }

}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200003f0 	.word	0x200003f0
 8001050:	40012000 	.word	0x40012000
 8001054:	0f000001 	.word	0x0f000001

08001058 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08a      	sub	sp, #40	; 0x28
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	605a      	str	r2, [r3, #4]
 800106a:	609a      	str	r2, [r3, #8]
 800106c:	60da      	str	r2, [r3, #12]
 800106e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a33      	ldr	r2, [pc, #204]	; (8001144 <HAL_ADC_MspInit+0xec>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d15f      	bne.n	800113a <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	613b      	str	r3, [r7, #16]
 800107e:	4b32      	ldr	r3, [pc, #200]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	4a31      	ldr	r2, [pc, #196]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 8001084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001088:	6453      	str	r3, [r2, #68]	; 0x44
 800108a:	4b2f      	ldr	r3, [pc, #188]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001092:	613b      	str	r3, [r7, #16]
 8001094:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001096:	2300      	movs	r3, #0
 8001098:	60fb      	str	r3, [r7, #12]
 800109a:	4b2b      	ldr	r3, [pc, #172]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	4a2a      	ldr	r2, [pc, #168]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	6313      	str	r3, [r2, #48]	; 0x30
 80010a6:	4b28      	ldr	r3, [pc, #160]	; (8001148 <HAL_ADC_MspInit+0xf0>)
 80010a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010b2:	230c      	movs	r3, #12
 80010b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b6:	2303      	movs	r3, #3
 80010b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ba:	2300      	movs	r3, #0
 80010bc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010be:	f107 0314 	add.w	r3, r7, #20
 80010c2:	4619      	mov	r1, r3
 80010c4:	4821      	ldr	r0, [pc, #132]	; (800114c <HAL_ADC_MspInit+0xf4>)
 80010c6:	f002 fd1f 	bl	8003b08 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80010ca:	4b21      	ldr	r3, [pc, #132]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010cc:	4a21      	ldr	r2, [pc, #132]	; (8001154 <HAL_ADC_MspInit+0xfc>)
 80010ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80010d0:	4b1f      	ldr	r3, [pc, #124]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010d6:	4b1e      	ldr	r3, [pc, #120]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010dc:	4b1c      	ldr	r3, [pc, #112]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010e8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010ea:	4b19      	ldr	r3, [pc, #100]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010f0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010f2:	4b17      	ldr	r3, [pc, #92]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010f4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010f8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80010fa:	4b15      	ldr	r3, [pc, #84]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 80010fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001100:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001102:	4b13      	ldr	r3, [pc, #76]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 8001104:	2200      	movs	r2, #0
 8001106:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 800110a:	2200      	movs	r2, #0
 800110c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800110e:	4810      	ldr	r0, [pc, #64]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 8001110:	f002 f98c 	bl	800342c <HAL_DMA_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800111a:	f000 fe95 	bl	8001e48 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 8001122:	639a      	str	r2, [r3, #56]	; 0x38
 8001124:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <HAL_ADC_MspInit+0xf8>)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	2012      	movs	r0, #18
 8001130:	f002 f945 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001134:	2012      	movs	r0, #18
 8001136:	f002 f95e 	bl	80033f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800113a:	bf00      	nop
 800113c:	3728      	adds	r7, #40	; 0x28
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}
 8001142:	bf00      	nop
 8001144:	40012000 	.word	0x40012000
 8001148:	40023800 	.word	0x40023800
 800114c:	40020000 	.word	0x40020000
 8001150:	20000438 	.word	0x20000438
 8001154:	40026410 	.word	0x40026410

08001158 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800115e:	2300      	movs	r3, #0
 8001160:	607b      	str	r3, [r7, #4]
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <MX_DMA_Init+0x3c>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	4a0b      	ldr	r2, [pc, #44]	; (8001194 <MX_DMA_Init+0x3c>)
 8001168:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800116c:	6313      	str	r3, [r2, #48]	; 0x30
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <MX_DMA_Init+0x3c>)
 8001170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001172:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001176:	607b      	str	r3, [r7, #4]
 8001178:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800117a:	2200      	movs	r2, #0
 800117c:	2100      	movs	r1, #0
 800117e:	2038      	movs	r0, #56	; 0x38
 8001180:	f002 f91d 	bl	80033be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001184:	2038      	movs	r0, #56	; 0x38
 8001186:	f002 f936 	bl	80033f6 <HAL_NVIC_EnableIRQ>

}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800

08001198 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800119e:	f107 0314 	add.w	r3, r7, #20
 80011a2:	2200      	movs	r2, #0
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	605a      	str	r2, [r3, #4]
 80011a8:	609a      	str	r2, [r3, #8]
 80011aa:	60da      	str	r2, [r3, #12]
 80011ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ae:	2300      	movs	r3, #0
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	4b27      	ldr	r3, [pc, #156]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011b6:	4a26      	ldr	r2, [pc, #152]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011b8:	f043 0304 	orr.w	r3, r3, #4
 80011bc:	6313      	str	r3, [r2, #48]	; 0x30
 80011be:	4b24      	ldr	r3, [pc, #144]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011c2:	f003 0304 	and.w	r3, r3, #4
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011ca:	2300      	movs	r3, #0
 80011cc:	60fb      	str	r3, [r7, #12]
 80011ce:	4b20      	ldr	r3, [pc, #128]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011d2:	4a1f      	ldr	r2, [pc, #124]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011d8:	6313      	str	r3, [r2, #48]	; 0x30
 80011da:	4b1d      	ldr	r3, [pc, #116]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	4b19      	ldr	r3, [pc, #100]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a18      	ldr	r2, [pc, #96]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011f0:	f043 0301 	orr.w	r3, r3, #1
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b16      	ldr	r3, [pc, #88]	; (8001250 <MX_GPIO_Init+0xb8>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0301 	and.w	r3, r3, #1
 80011fe:	60bb      	str	r3, [r7, #8]
 8001200:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	607b      	str	r3, [r7, #4]
 8001206:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_GPIO_Init+0xb8>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a11      	ldr	r2, [pc, #68]	; (8001250 <MX_GPIO_Init+0xb8>)
 800120c:	f043 0302 	orr.w	r3, r3, #2
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_GPIO_Init+0xb8>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	607b      	str	r3, [r7, #4]
 800121c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR22_Pin|MOTOR21_Pin|MOTOR12_Pin|MOTOR11_Pin, GPIO_PIN_RESET);
 800121e:	2200      	movs	r2, #0
 8001220:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001224:	480b      	ldr	r0, [pc, #44]	; (8001254 <MX_GPIO_Init+0xbc>)
 8001226:	f002 fdf1 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = MOTOR22_Pin|MOTOR21_Pin|MOTOR12_Pin|MOTOR11_Pin;
 800122a:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	4619      	mov	r1, r3
 8001242:	4804      	ldr	r0, [pc, #16]	; (8001254 <MX_GPIO_Init+0xbc>)
 8001244:	f002 fc60 	bl	8003b08 <HAL_GPIO_Init>

}
 8001248:	bf00      	nop
 800124a:	3728      	adds	r7, #40	; 0x28
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}
 8001250:	40023800 	.word	0x40023800
 8001254:	40020400 	.word	0x40020400

08001258 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

int _write(int file, char *ptr, int len){
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
    //HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 50);
    CDC_Transmit_FS((uint8_t*)ptr, len);
 8001264:	6879      	ldr	r1, [r7, #4]
 8001266:	68b8      	ldr	r0, [r7, #8]
 8001268:	f008 faea 	bl	8009840 <CDC_Transmit_FS>
    return len;
 800126c:	687b      	ldr	r3, [r7, #4]

}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
	...

08001278 <parse>:

void parse(){
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	; 0x28
 800127c:	af04      	add	r7, sp, #16
  	char header[1];
  	int32_t PWM1, PWM2, DIR1, DIR2;

  	sscanf(ReceivedData, "%s %d %d %d %d", &header, &PWM1, &PWM2, &DIR1, &DIR2);
 800127e:	f107 0110 	add.w	r1, r7, #16
 8001282:	f107 0214 	add.w	r2, r7, #20
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	f107 0308 	add.w	r3, r7, #8
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	f107 030c 	add.w	r3, r7, #12
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	460b      	mov	r3, r1
 8001298:	494d      	ldr	r1, [pc, #308]	; (80013d0 <parse+0x158>)
 800129a:	484e      	ldr	r0, [pc, #312]	; (80013d4 <parse+0x15c>)
 800129c:	f009 fee2 	bl	800b064 <siscanf>
  	if( header[0] == 'S' && PWM1 >= 0 && PWM1 < 65535 && PWM2 >= 0 && PWM2 < 65535 && (DIR1 == 1 || DIR1 == 0) && (DIR2 == 1 || DIR2 == 0) )
 80012a0:	7d3b      	ldrb	r3, [r7, #20]
 80012a2:	2b53      	cmp	r3, #83	; 0x53
 80012a4:	f040 808d 	bne.w	80013c2 <parse+0x14a>
 80012a8:	693b      	ldr	r3, [r7, #16]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f2c0 8089 	blt.w	80013c2 <parse+0x14a>
 80012b0:	693b      	ldr	r3, [r7, #16]
 80012b2:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80012b6:	4293      	cmp	r3, r2
 80012b8:	f300 8083 	bgt.w	80013c2 <parse+0x14a>
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	db7f      	blt.n	80013c2 <parse+0x14a>
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80012c8:	4293      	cmp	r3, r2
 80012ca:	dc7a      	bgt.n	80013c2 <parse+0x14a>
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d002      	beq.n	80012d8 <parse+0x60>
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	2b00      	cmp	r3, #0
 80012d6:	d174      	bne.n	80013c2 <parse+0x14a>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d002      	beq.n	80012e4 <parse+0x6c>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d16e      	bne.n	80013c2 <parse+0x14a>
  	{
  		send_json(PWM1, PWM2);
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	4611      	mov	r1, r2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f000 f87a 	bl	80013e4 <send_json>
  		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM1 );
 80012f0:	693a      	ldr	r2, [r7, #16]
 80012f2:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <parse+0x160>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	635a      	str	r2, [r3, #52]	; 0x34
  		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM2 );
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <parse+0x160>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	639a      	str	r2, [r3, #56]	; 0x38

  		if(DIR1 == 1){
 8001300:	68bb      	ldr	r3, [r7, #8]
 8001302:	2b01      	cmp	r3, #1
 8001304:	d10b      	bne.n	800131e <parse+0xa6>
  			HAL_GPIO_WritePin(MOTOR11_GPIO_Port, MOTOR11_Pin, GPIO_PIN_SET);
 8001306:	2201      	movs	r2, #1
 8001308:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800130c:	4833      	ldr	r0, [pc, #204]	; (80013dc <parse+0x164>)
 800130e:	f002 fd7d 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR12_GPIO_Port, MOTOR12_Pin, GPIO_PIN_RESET);
 8001312:	2200      	movs	r2, #0
 8001314:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001318:	4830      	ldr	r0, [pc, #192]	; (80013dc <parse+0x164>)
 800131a:	f002 fd77 	bl	8003e0c <HAL_GPIO_WritePin>
  		}

  		if(DIR1 == 0){
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d10b      	bne.n	800133c <parse+0xc4>
  			HAL_GPIO_WritePin(MOTOR11_GPIO_Port, MOTOR11_Pin, GPIO_PIN_RESET);
 8001324:	2200      	movs	r2, #0
 8001326:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800132a:	482c      	ldr	r0, [pc, #176]	; (80013dc <parse+0x164>)
 800132c:	f002 fd6e 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR12_GPIO_Port, MOTOR12_Pin, GPIO_PIN_SET);
 8001330:	2201      	movs	r2, #1
 8001332:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001336:	4829      	ldr	r0, [pc, #164]	; (80013dc <parse+0x164>)
 8001338:	f002 fd68 	bl	8003e0c <HAL_GPIO_WritePin>
  		}

  		if(DIR2 == 1){
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d10b      	bne.n	800135a <parse+0xe2>
  			HAL_GPIO_WritePin(MOTOR21_GPIO_Port, MOTOR21_Pin, GPIO_PIN_SET);
 8001342:	2201      	movs	r2, #1
 8001344:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001348:	4824      	ldr	r0, [pc, #144]	; (80013dc <parse+0x164>)
 800134a:	f002 fd5f 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR22_GPIO_Port, MOTOR22_Pin, GPIO_PIN_RESET);
 800134e:	2200      	movs	r2, #0
 8001350:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001354:	4821      	ldr	r0, [pc, #132]	; (80013dc <parse+0x164>)
 8001356:	f002 fd59 	bl	8003e0c <HAL_GPIO_WritePin>
  		}

  		if(DIR2 == 0){
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d10b      	bne.n	8001378 <parse+0x100>
  			HAL_GPIO_WritePin(MOTOR21_GPIO_Port, MOTOR21_Pin, GPIO_PIN_RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001366:	481d      	ldr	r0, [pc, #116]	; (80013dc <parse+0x164>)
 8001368:	f002 fd50 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR22_GPIO_Port, MOTOR22_Pin, GPIO_PIN_SET);
 800136c:	2201      	movs	r2, #1
 800136e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001372:	481a      	ldr	r0, [pc, #104]	; (80013dc <parse+0x164>)
 8001374:	f002 fd4a 	bl	8003e0c <HAL_GPIO_WritePin>
  		}

  		if( PWM1 == 0 && PWM2 ==0 ){
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d11a      	bne.n	80013b4 <parse+0x13c>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d117      	bne.n	80013b4 <parse+0x13c>
  			HAL_GPIO_WritePin(MOTOR11_GPIO_Port, MOTOR11_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800138a:	4814      	ldr	r0, [pc, #80]	; (80013dc <parse+0x164>)
 800138c:	f002 fd3e 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR12_GPIO_Port, MOTOR12_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001396:	4811      	ldr	r0, [pc, #68]	; (80013dc <parse+0x164>)
 8001398:	f002 fd38 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR21_GPIO_Port, MOTOR21_Pin, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013a2:	480e      	ldr	r0, [pc, #56]	; (80013dc <parse+0x164>)
 80013a4:	f002 fd32 	bl	8003e0c <HAL_GPIO_WritePin>
  			HAL_GPIO_WritePin(MOTOR22_GPIO_Port, MOTOR22_Pin, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013ae:	480b      	ldr	r0, [pc, #44]	; (80013dc <parse+0x164>)
 80013b0:	f002 fd2c 	bl	8003e0c <HAL_GPIO_WritePin>
  		}
  		send_json(PWM1, PWM2);
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	68fa      	ldr	r2, [r7, #12]
 80013b8:	4611      	mov	r1, r2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f812 	bl	80013e4 <send_json>
  	{
 80013c0:	e002      	b.n	80013c8 <parse+0x150>

//	  	sprintf(DataToSend, "%d %d %d %d \r\n", PWM1, PWM2, DIR1, DIR2);
//	  	printf(DataToSend);
  	}else printf("error - zle dane \r\n");
 80013c2:	4807      	ldr	r0, [pc, #28]	; (80013e0 <parse+0x168>)
 80013c4:	f009 fe10 	bl	800afe8 <puts>
}
 80013c8:	bf00      	nop
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	080119b0 	.word	0x080119b0
 80013d4:	20000578 	.word	0x20000578
 80013d8:	20000684 	.word	0x20000684
 80013dc:	40020400 	.word	0x40020400
 80013e0:	080119c0 	.word	0x080119c0

080013e4 <send_json>:

void send_json(int32_t Encoder1, int32_t Encoder2){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b082      	sub	sp, #8
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
	printf("{\"enkoder1\":%d,\"enkoder2\":%d}\r\n", Encoder1, Encoder2);
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	6879      	ldr	r1, [r7, #4]
 80013f2:	4803      	ldr	r0, [pc, #12]	; (8001400 <send_json+0x1c>)
 80013f4:	f009 fd84 	bl	800af00 <iprintf>
}
 80013f8:	bf00      	nop
 80013fa:	3708      	adds	r7, #8
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	080119d4 	.word	0x080119d4

08001404 <send_json_ada>:

void send_json_ada(double azimuth, double altitude, double distance){
 8001404:	b590      	push	{r4, r7, lr}
 8001406:	b08b      	sub	sp, #44	; 0x2c
 8001408:	af04      	add	r7, sp, #16
 800140a:	ed87 0b04 	vstr	d0, [r7, #16]
 800140e:	ed87 1b02 	vstr	d1, [r7, #8]
 8001412:	ed87 2b00 	vstr	d2, [r7]
	printf("{\"azimuth\":%f,\"altitude\":%f,\"distance\":%f}\r\n", azimuth, altitude, distance);
 8001416:	e9d7 3400 	ldrd	r3, r4, [r7]
 800141a:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800141e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001422:	e9cd 3400 	strd	r3, r4, [sp]
 8001426:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800142a:	480b      	ldr	r0, [pc, #44]	; (8001458 <send_json_ada+0x54>)
 800142c:	f009 fd68 	bl	800af00 <iprintf>
	g_azimuth = azimuth;
 8001430:	4a0a      	ldr	r2, [pc, #40]	; (800145c <send_json_ada+0x58>)
 8001432:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8001436:	e9c2 3400 	strd	r3, r4, [r2]
	g_altitude = altitude;
 800143a:	4a09      	ldr	r2, [pc, #36]	; (8001460 <send_json_ada+0x5c>)
 800143c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001440:	e9c2 3400 	strd	r3, r4, [r2]
	g_distance = distance;
 8001444:	4a07      	ldr	r2, [pc, #28]	; (8001464 <send_json_ada+0x60>)
 8001446:	e9d7 3400 	ldrd	r3, r4, [r7]
 800144a:	e9c2 3400 	strd	r3, r4, [r2]
}
 800144e:	bf00      	nop
 8001450:	371c      	adds	r7, #28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd90      	pop	{r4, r7, pc}
 8001456:	bf00      	nop
 8001458:	080119f4 	.word	0x080119f4
 800145c:	200004f8 	.word	0x200004f8
 8001460:	20000570 	.word	0x20000570
 8001464:	200005e0 	.word	0x200005e0

08001468 <send_json_error>:

void send_json_error( char *error){
 8001468:	b580      	push	{r7, lr}
 800146a:	b082      	sub	sp, #8
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	printf("{\"error\":\"%s\"}\r\n", error);
 8001470:	6879      	ldr	r1, [r7, #4]
 8001472:	4803      	ldr	r0, [pc, #12]	; (8001480 <send_json_error+0x18>)
 8001474:	f009 fd44 	bl	800af00 <iprintf>
}
 8001478:	bf00      	nop
 800147a:	3708      	adds	r7, #8
 800147c:	46bd      	mov	sp, r7
 800147e:	bd80      	pop	{r7, pc}
 8001480:	08011a24 	.word	0x08011a24

08001484 <send_json_position>:

void send_json_position(position actual, position predicted){
 8001484:	b084      	sub	sp, #16
 8001486:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800148a:	b08d      	sub	sp, #52	; 0x34
 800148c:	af0a      	add	r7, sp, #40	; 0x28
 800148e:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8001492:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	printf("{\"PositionActual\":{\"Lat\":%f,\"Lon\":%f,\"Height\":%f},\"PositionPredicted\":{\"Lat\":%f,\"Lon\":%f,\"Height\":%f}}\r\n", actual.Latitude, actual.Longitude, actual.Height, predicted.Latitude, predicted.Longitude, predicted.Height );
 8001496:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800149a:	ed87 7b00 	vstr	d7, [r7]
 800149e:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80014a2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80014a6:	e9d7 5614 	ldrd	r5, r6, [r7, #80]	; 0x50
 80014aa:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 80014ae:	e9d7 ab18 	ldrd	sl, fp, [r7, #96]	; 0x60
 80014b2:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80014b6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80014ba:	e9cd 5604 	strd	r5, r6, [sp, #16]
 80014be:	e9cd 1202 	strd	r1, r2, [sp, #8]
 80014c2:	e9cd 3400 	strd	r3, r4, [sp]
 80014c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80014ca:	4805      	ldr	r0, [pc, #20]	; (80014e0 <send_json_position+0x5c>)
 80014cc:	f009 fd18 	bl	800af00 <iprintf>
}
 80014d0:	bf00      	nop
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014da:	b004      	add	sp, #16
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	08011a38 	.word	0x08011a38
 80014e4:	00000000 	.word	0x00000000

080014e8 <calc_azimuth>:

void calc_azimuth(double Latitude1, double Longitude1, double Height1, double Latitude2, double Longitude2, double Height2, double *azimuth, double *distance, double *altitude){ //Latitude = φ Longitude = λ
 80014e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014ec:	ed2d 8b02 	vpush	{d8}
 80014f0:	b09c      	sub	sp, #112	; 0x70
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	ed87 0b0e 	vstr	d0, [r7, #56]	; 0x38
 80014f8:	ed87 1b0c 	vstr	d1, [r7, #48]	; 0x30
 80014fc:	ed87 2b0a 	vstr	d2, [r7, #40]	; 0x28
 8001500:	ed87 3b08 	vstr	d3, [r7, #32]
 8001504:	ed87 4b06 	vstr	d4, [r7, #24]
 8001508:	ed87 5b04 	vstr	d5, [r7, #16]
 800150c:	60f8      	str	r0, [r7, #12]
 800150e:	60b9      	str	r1, [r7, #8]
 8001510:	607a      	str	r2, [r7, #4]

	Latitude1 *= (M_PI/180);
 8001512:	a3e1      	add	r3, pc, #900	; (adr r3, 8001898 <calc_azimuth+0x3b0>)
 8001514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001518:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800151c:	f7ff f874 	bl	8000608 <__aeabi_dmul>
 8001520:	4603      	mov	r3, r0
 8001522:	460c      	mov	r4, r1
 8001524:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	Longitude1 *= (M_PI/180);
 8001528:	a3db      	add	r3, pc, #876	; (adr r3, 8001898 <calc_azimuth+0x3b0>)
 800152a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800152e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001532:	f7ff f869 	bl	8000608 <__aeabi_dmul>
 8001536:	4603      	mov	r3, r0
 8001538:	460c      	mov	r4, r1
 800153a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	Latitude2 *= (M_PI/180);
 800153e:	a3d6      	add	r3, pc, #856	; (adr r3, 8001898 <calc_azimuth+0x3b0>)
 8001540:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001544:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001548:	f7ff f85e 	bl	8000608 <__aeabi_dmul>
 800154c:	4603      	mov	r3, r0
 800154e:	460c      	mov	r4, r1
 8001550:	e9c7 3408 	strd	r3, r4, [r7, #32]
	Longitude2 *= (M_PI/180);
 8001554:	a3d0      	add	r3, pc, #832	; (adr r3, 8001898 <calc_azimuth+0x3b0>)
 8001556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800155e:	f7ff f853 	bl	8000608 <__aeabi_dmul>
 8001562:	4603      	mov	r3, r0
 8001564:	460c      	mov	r4, r1
 8001566:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Height1 /= 1000;
 800156a:	f04f 0200 	mov.w	r2, #0
 800156e:	4bc8      	ldr	r3, [pc, #800]	; (8001890 <calc_azimuth+0x3a8>)
 8001570:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001574:	f7ff f972 	bl	800085c <__aeabi_ddiv>
 8001578:	4603      	mov	r3, r0
 800157a:	460c      	mov	r4, r1
 800157c:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	Height2 /= 1000;
 8001580:	f04f 0200 	mov.w	r2, #0
 8001584:	4bc2      	ldr	r3, [pc, #776]	; (8001890 <calc_azimuth+0x3a8>)
 8001586:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800158a:	f7ff f967 	bl	800085c <__aeabi_ddiv>
 800158e:	4603      	mov	r3, r0
 8001590:	460c      	mov	r4, r1
 8001592:	e9c7 3404 	strd	r3, r4, [r7, #16]

	double delta_Latitude = (Latitude2 - Latitude1);
 8001596:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800159a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800159e:	f7fe fe7b 	bl	8000298 <__aeabi_dsub>
 80015a2:	4603      	mov	r3, r0
 80015a4:	460c      	mov	r4, r1
 80015a6:	e9c7 341a 	strd	r3, r4, [r7, #104]	; 0x68
	double delta_Longitude = (Longitude2 - Longitude1);
 80015aa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80015ae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80015b2:	f7fe fe71 	bl	8000298 <__aeabi_dsub>
 80015b6:	4603      	mov	r3, r0
 80015b8:	460c      	mov	r4, r1
 80015ba:	e9c7 3418 	strd	r3, r4, [r7, #96]	; 0x60
	double delta_Height = Height2 - Height1;
 80015be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80015c2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015c6:	f7fe fe67 	bl	8000298 <__aeabi_dsub>
 80015ca:	4603      	mov	r3, r0
 80015cc:	460c      	mov	r4, r1
 80015ce:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58



	//θ = atan2 [(sin Δλ * cos φ₂), (cos φ�? * sin φ₂ �?� sin φ�? * cos φ₂ *  cos Δλ)]
	*azimuth = atan2( ( sin(delta_Longitude) * cos(Latitude2) ) , ( (cos(Latitude1) * sin(Latitude2)) - (sin(Latitude1) * cos(Latitude2) * cos(delta_Longitude)) ) ) * (180/ M_PI );
 80015d2:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 80015d6:	f00d fc6f 	bl	800eeb8 <sin>
 80015da:	ec55 4b10 	vmov	r4, r5, d0
 80015de:	ed97 0b08 	vldr	d0, [r7, #32]
 80015e2:	f00d fc25 	bl	800ee30 <cos>
 80015e6:	ec53 2b10 	vmov	r2, r3, d0
 80015ea:	4620      	mov	r0, r4
 80015ec:	4629      	mov	r1, r5
 80015ee:	f7ff f80b 	bl	8000608 <__aeabi_dmul>
 80015f2:	4603      	mov	r3, r0
 80015f4:	460c      	mov	r4, r1
 80015f6:	ec44 3b18 	vmov	d8, r3, r4
 80015fa:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80015fe:	f00d fc17 	bl	800ee30 <cos>
 8001602:	ec55 4b10 	vmov	r4, r5, d0
 8001606:	ed97 0b08 	vldr	d0, [r7, #32]
 800160a:	f00d fc55 	bl	800eeb8 <sin>
 800160e:	ec53 2b10 	vmov	r2, r3, d0
 8001612:	4620      	mov	r0, r4
 8001614:	4629      	mov	r1, r5
 8001616:	f7fe fff7 	bl	8000608 <__aeabi_dmul>
 800161a:	4603      	mov	r3, r0
 800161c:	460c      	mov	r4, r1
 800161e:	4625      	mov	r5, r4
 8001620:	461c      	mov	r4, r3
 8001622:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8001626:	f00d fc47 	bl	800eeb8 <sin>
 800162a:	ec59 8b10 	vmov	r8, r9, d0
 800162e:	ed97 0b08 	vldr	d0, [r7, #32]
 8001632:	f00d fbfd 	bl	800ee30 <cos>
 8001636:	ec53 2b10 	vmov	r2, r3, d0
 800163a:	4640      	mov	r0, r8
 800163c:	4649      	mov	r1, r9
 800163e:	f7fe ffe3 	bl	8000608 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4690      	mov	r8, r2
 8001648:	4699      	mov	r9, r3
 800164a:	ed97 0b18 	vldr	d0, [r7, #96]	; 0x60
 800164e:	f00d fbef 	bl	800ee30 <cos>
 8001652:	ec53 2b10 	vmov	r2, r3, d0
 8001656:	4640      	mov	r0, r8
 8001658:	4649      	mov	r1, r9
 800165a:	f7fe ffd5 	bl	8000608 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fe17 	bl	8000298 <__aeabi_dsub>
 800166a:	4603      	mov	r3, r0
 800166c:	460c      	mov	r4, r1
 800166e:	ec44 3b17 	vmov	d7, r3, r4
 8001672:	eeb0 1a47 	vmov.f32	s2, s14
 8001676:	eef0 1a67 	vmov.f32	s3, s15
 800167a:	eeb0 0a48 	vmov.f32	s0, s16
 800167e:	eef0 0a68 	vmov.f32	s1, s17
 8001682:	f00d fcb9 	bl	800eff8 <atan2>
 8001686:	ec51 0b10 	vmov	r0, r1, d0
 800168a:	a37b      	add	r3, pc, #492	; (adr r3, 8001878 <calc_azimuth+0x390>)
 800168c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001690:	f7fe ffba 	bl	8000608 <__aeabi_dmul>
 8001694:	4603      	mov	r3, r0
 8001696:	460c      	mov	r4, r1
 8001698:	68fa      	ldr	r2, [r7, #12]
 800169a:	e9c2 3400 	strd	r3, r4, [r2]
	//Haversine formula:
	//a = sin²(Δφ/2) + cos φ�? * cos φ₂ * sin²(Δλ/2)
	double a = pow( sin(delta_Latitude/2), 2.0 ) + (cos(Latitude1) * cos(Latitude2) * pow(sin(delta_Longitude/2), 2.0));
 800169e:	f04f 0200 	mov.w	r2, #0
 80016a2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80016aa:	f7ff f8d7 	bl	800085c <__aeabi_ddiv>
 80016ae:	4603      	mov	r3, r0
 80016b0:	460c      	mov	r4, r1
 80016b2:	ec44 3b17 	vmov	d7, r3, r4
 80016b6:	eeb0 0a47 	vmov.f32	s0, s14
 80016ba:	eef0 0a67 	vmov.f32	s1, s15
 80016be:	f00d fbfb 	bl	800eeb8 <sin>
 80016c2:	eeb0 7a40 	vmov.f32	s14, s0
 80016c6:	eef0 7a60 	vmov.f32	s15, s1
 80016ca:	ed9f 1b6d 	vldr	d1, [pc, #436]	; 8001880 <calc_azimuth+0x398>
 80016ce:	eeb0 0a47 	vmov.f32	s0, s14
 80016d2:	eef0 0a67 	vmov.f32	s1, s15
 80016d6:	f00d fc91 	bl	800effc <pow>
 80016da:	ec59 8b10 	vmov	r8, r9, d0
 80016de:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 80016e2:	f00d fba5 	bl	800ee30 <cos>
 80016e6:	ec55 4b10 	vmov	r4, r5, d0
 80016ea:	ed97 0b08 	vldr	d0, [r7, #32]
 80016ee:	f00d fb9f 	bl	800ee30 <cos>
 80016f2:	ec53 2b10 	vmov	r2, r3, d0
 80016f6:	4620      	mov	r0, r4
 80016f8:	4629      	mov	r1, r5
 80016fa:	f7fe ff85 	bl	8000608 <__aeabi_dmul>
 80016fe:	4603      	mov	r3, r0
 8001700:	460c      	mov	r4, r1
 8001702:	4625      	mov	r5, r4
 8001704:	461c      	mov	r4, r3
 8001706:	f04f 0200 	mov.w	r2, #0
 800170a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800170e:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001712:	f7ff f8a3 	bl	800085c <__aeabi_ddiv>
 8001716:	4602      	mov	r2, r0
 8001718:	460b      	mov	r3, r1
 800171a:	ec43 2b17 	vmov	d7, r2, r3
 800171e:	eeb0 0a47 	vmov.f32	s0, s14
 8001722:	eef0 0a67 	vmov.f32	s1, s15
 8001726:	f00d fbc7 	bl	800eeb8 <sin>
 800172a:	eeb0 7a40 	vmov.f32	s14, s0
 800172e:	eef0 7a60 	vmov.f32	s15, s1
 8001732:	ed9f 1b53 	vldr	d1, [pc, #332]	; 8001880 <calc_azimuth+0x398>
 8001736:	eeb0 0a47 	vmov.f32	s0, s14
 800173a:	eef0 0a67 	vmov.f32	s1, s15
 800173e:	f00d fc5d 	bl	800effc <pow>
 8001742:	ec53 2b10 	vmov	r2, r3, d0
 8001746:	4620      	mov	r0, r4
 8001748:	4629      	mov	r1, r5
 800174a:	f7fe ff5d 	bl	8000608 <__aeabi_dmul>
 800174e:	4603      	mov	r3, r0
 8001750:	460c      	mov	r4, r1
 8001752:	461a      	mov	r2, r3
 8001754:	4623      	mov	r3, r4
 8001756:	4640      	mov	r0, r8
 8001758:	4649      	mov	r1, r9
 800175a:	f7fe fd9f 	bl	800029c <__adddf3>
 800175e:	4603      	mov	r3, r0
 8001760:	460c      	mov	r4, r1
 8001762:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	//c = 2 * atan2 [�?�a, �?�(1�?�a)]
	double c = 2.0 * atan2( sqrt(a), sqrt(1.0-a));
 8001766:	ed97 0b14 	vldr	d0, [r7, #80]	; 0x50
 800176a:	f00d fdb7 	bl	800f2dc <sqrt>
 800176e:	eeb0 8a40 	vmov.f32	s16, s0
 8001772:	eef0 8a60 	vmov.f32	s17, s1
 8001776:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800177a:	f04f 0000 	mov.w	r0, #0
 800177e:	4945      	ldr	r1, [pc, #276]	; (8001894 <calc_azimuth+0x3ac>)
 8001780:	f7fe fd8a 	bl	8000298 <__aeabi_dsub>
 8001784:	4603      	mov	r3, r0
 8001786:	460c      	mov	r4, r1
 8001788:	ec44 3b17 	vmov	d7, r3, r4
 800178c:	eeb0 0a47 	vmov.f32	s0, s14
 8001790:	eef0 0a67 	vmov.f32	s1, s15
 8001794:	f00d fda2 	bl	800f2dc <sqrt>
 8001798:	eeb0 7a40 	vmov.f32	s14, s0
 800179c:	eef0 7a60 	vmov.f32	s15, s1
 80017a0:	eeb0 1a47 	vmov.f32	s2, s14
 80017a4:	eef0 1a67 	vmov.f32	s3, s15
 80017a8:	eeb0 0a48 	vmov.f32	s0, s16
 80017ac:	eef0 0a68 	vmov.f32	s1, s17
 80017b0:	f00d fc22 	bl	800eff8 <atan2>
 80017b4:	ec51 0b10 	vmov	r0, r1, d0
 80017b8:	4602      	mov	r2, r0
 80017ba:	460b      	mov	r3, r1
 80017bc:	f7fe fd6e 	bl	800029c <__adddf3>
 80017c0:	4603      	mov	r3, r0
 80017c2:	460c      	mov	r4, r1
 80017c4:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	//d = R * c, R = 6371 km - radius of the Earth
	double sphere_distance = 6371.0 * c; // in km
 80017c8:	a32f      	add	r3, pc, #188	; (adr r3, 8001888 <calc_azimuth+0x3a0>)
 80017ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ce:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80017d2:	f7fe ff19 	bl	8000608 <__aeabi_dmul>
 80017d6:	4603      	mov	r3, r0
 80017d8:	460c      	mov	r4, r1
 80017da:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40

	*distance = sqrt( pow(sphere_distance, 2.0) + pow(delta_Height, 2.0));// in km
 80017de:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001880 <calc_azimuth+0x398>
 80017e2:	ed97 0b10 	vldr	d0, [r7, #64]	; 0x40
 80017e6:	f00d fc09 	bl	800effc <pow>
 80017ea:	ec55 4b10 	vmov	r4, r5, d0
 80017ee:	ed9f 1b24 	vldr	d1, [pc, #144]	; 8001880 <calc_azimuth+0x398>
 80017f2:	ed97 0b16 	vldr	d0, [r7, #88]	; 0x58
 80017f6:	f00d fc01 	bl	800effc <pow>
 80017fa:	ec53 2b10 	vmov	r2, r3, d0
 80017fe:	4620      	mov	r0, r4
 8001800:	4629      	mov	r1, r5
 8001802:	f7fe fd4b 	bl	800029c <__adddf3>
 8001806:	4603      	mov	r3, r0
 8001808:	460c      	mov	r4, r1
 800180a:	ec44 3b17 	vmov	d7, r3, r4
 800180e:	eeb0 0a47 	vmov.f32	s0, s14
 8001812:	eef0 0a67 	vmov.f32	s1, s15
 8001816:	f00d fd61 	bl	800f2dc <sqrt>
 800181a:	eeb0 7a40 	vmov.f32	s14, s0
 800181e:	eef0 7a60 	vmov.f32	s15, s1
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	ed83 7b00 	vstr	d7, [r3]
	*altitude = acos(sphere_distance/ *distance)  * (180/M_PI);
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800182e:	461a      	mov	r2, r3
 8001830:	4623      	mov	r3, r4
 8001832:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001836:	f7ff f811 	bl	800085c <__aeabi_ddiv>
 800183a:	4603      	mov	r3, r0
 800183c:	460c      	mov	r4, r1
 800183e:	ec44 3b17 	vmov	d7, r3, r4
 8001842:	eeb0 0a47 	vmov.f32	s0, s14
 8001846:	eef0 0a67 	vmov.f32	s1, s15
 800184a:	f00d fb7d 	bl	800ef48 <acos>
 800184e:	ec51 0b10 	vmov	r0, r1, d0
 8001852:	a309      	add	r3, pc, #36	; (adr r3, 8001878 <calc_azimuth+0x390>)
 8001854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001858:	f7fe fed6 	bl	8000608 <__aeabi_dmul>
 800185c:	4603      	mov	r3, r0
 800185e:	460c      	mov	r4, r1
 8001860:	687a      	ldr	r2, [r7, #4]
 8001862:	e9c2 3400 	strd	r3, r4, [r2]
}
 8001866:	bf00      	nop
 8001868:	3770      	adds	r7, #112	; 0x70
 800186a:	46bd      	mov	sp, r7
 800186c:	ecbd 8b02 	vpop	{d8}
 8001870:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001874:	f3af 8000 	nop.w
 8001878:	1a63c1f8 	.word	0x1a63c1f8
 800187c:	404ca5dc 	.word	0x404ca5dc
 8001880:	00000000 	.word	0x00000000
 8001884:	40000000 	.word	0x40000000
 8001888:	00000000 	.word	0x00000000
 800188c:	40b8e300 	.word	0x40b8e300
 8001890:	408f4000 	.word	0x408f4000
 8001894:	3ff00000 	.word	0x3ff00000
 8001898:	a2529d39 	.word	0xa2529d39
 800189c:	3f91df46 	.word	0x3f91df46

080018a0 <parse_loc>:

	*distance = sqrt( pow(sphere_distance, 2.0) + pow(delta_Height, 2.0));// in km
	*altitude = acos(sphere_distance/ *distance)  * (180/M_PI);
}

void parse_loc(){
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b09a      	sub	sp, #104	; 0x68
 80018a4:	af06      	add	r7, sp, #24
  	char header[1];
  	double Latitude1, Longitude1, Height1, Latitude2, Longitude2, Height2, azimuth, distance, altitude;

  	sscanf(ReceivedData, "%s %lf %lf %lf %lf %lf %lf", &header, &Latitude1, &Longitude1, &Height1, &Latitude2, &Longitude2, &Height2);
 80018a6:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80018aa:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80018ae:	f107 0318 	add.w	r3, r7, #24
 80018b2:	9304      	str	r3, [sp, #16]
 80018b4:	f107 0320 	add.w	r3, r7, #32
 80018b8:	9303      	str	r3, [sp, #12]
 80018ba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018be:	9302      	str	r3, [sp, #8]
 80018c0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018c4:	9301      	str	r3, [sp, #4]
 80018c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	460b      	mov	r3, r1
 80018ce:	4920      	ldr	r1, [pc, #128]	; (8001950 <parse_loc+0xb0>)
 80018d0:	4820      	ldr	r0, [pc, #128]	; (8001954 <parse_loc+0xb4>)
 80018d2:	f009 fbc7 	bl	800b064 <siscanf>
  	if( header[0] == 'G' )
 80018d6:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80018da:	2b47      	cmp	r3, #71	; 0x47
 80018dc:	d130      	bne.n	8001940 <parse_loc+0xa0>
  	{
  		calc_azimuth( Latitude1,  Longitude1,  Height1,  Latitude2,  Longitude2,  Height2,  &azimuth,  &distance,  &altitude);
 80018de:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80018e2:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 80018e6:	ed97 2b0c 	vldr	d2, [r7, #48]	; 0x30
 80018ea:	ed97 3b0a 	vldr	d3, [r7, #40]	; 0x28
 80018ee:	ed97 4b08 	vldr	d4, [r7, #32]
 80018f2:	ed97 5b06 	vldr	d5, [r7, #24]
 80018f6:	463a      	mov	r2, r7
 80018f8:	f107 0108 	add.w	r1, r7, #8
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	4618      	mov	r0, r3
 8001902:	eeb0 1a46 	vmov.f32	s2, s12
 8001906:	eef0 1a66 	vmov.f32	s3, s13
 800190a:	eeb0 0a47 	vmov.f32	s0, s14
 800190e:	eef0 0a67 	vmov.f32	s1, s15
 8001912:	f7ff fde9 	bl	80014e8 <calc_azimuth>
  		send_json_ada( azimuth, altitude, distance);
 8001916:	ed97 7b04 	vldr	d7, [r7, #16]
 800191a:	ed97 6b00 	vldr	d6, [r7]
 800191e:	ed97 5b02 	vldr	d5, [r7, #8]
 8001922:	eeb0 2a45 	vmov.f32	s4, s10
 8001926:	eef0 2a65 	vmov.f32	s5, s11
 800192a:	eeb0 1a46 	vmov.f32	s2, s12
 800192e:	eef0 1a66 	vmov.f32	s3, s13
 8001932:	eeb0 0a47 	vmov.f32	s0, s14
 8001936:	eef0 0a67 	vmov.f32	s1, s15
 800193a:	f7ff fd63 	bl	8001404 <send_json_ada>
  	}else printf("error - zle dane \r\n");
}
 800193e:	e002      	b.n	8001946 <parse_loc+0xa6>
  	}else printf("error - zle dane \r\n");
 8001940:	4805      	ldr	r0, [pc, #20]	; (8001958 <parse_loc+0xb8>)
 8001942:	f009 fb51 	bl	800afe8 <puts>
}
 8001946:	bf00      	nop
 8001948:	3750      	adds	r7, #80	; 0x50
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	08011aa4 	.word	0x08011aa4
 8001954:	20000578 	.word	0x20000578
 8001958:	080119c0 	.word	0x080119c0

0800195c <parse_home_pos>:

void parse_home_pos(){
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af02      	add	r7, sp, #8
  	char header[1];
  	sscanf(ReceivedData, "%s %lf %lf %lf", &header, &home_position.Latitude, &home_position.Longitude, &home_position.Height);
 8001962:	1d3a      	adds	r2, r7, #4
 8001964:	4b06      	ldr	r3, [pc, #24]	; (8001980 <parse_home_pos+0x24>)
 8001966:	9301      	str	r3, [sp, #4]
 8001968:	4b06      	ldr	r3, [pc, #24]	; (8001984 <parse_home_pos+0x28>)
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	4b06      	ldr	r3, [pc, #24]	; (8001988 <parse_home_pos+0x2c>)
 800196e:	4907      	ldr	r1, [pc, #28]	; (800198c <parse_home_pos+0x30>)
 8001970:	4807      	ldr	r0, [pc, #28]	; (8001990 <parse_home_pos+0x34>)
 8001972:	f009 fb77 	bl	800b064 <siscanf>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000010 	.word	0x20000010
 8001984:	20000008 	.word	0x20000008
 8001988:	20000000 	.word	0x20000000
 800198c:	08011ac0 	.word	0x08011ac0
 8001990:	20000578 	.word	0x20000578

08001994 <parse_actual_pos>:

void parse_actual_pos(){
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af02      	add	r7, sp, #8
  	char header[1];
  	double lat, lon,height;
  	sscanf(ReceivedData, "%s %lf %lf %lf", &header, &actual_position.Latitude, &actual_position.Longitude, &actual_position.Height);
 800199a:	1d3a      	adds	r2, r7, #4
 800199c:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <parse_actual_pos+0x24>)
 800199e:	9301      	str	r3, [sp, #4]
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <parse_actual_pos+0x28>)
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	4b06      	ldr	r3, [pc, #24]	; (80019c0 <parse_actual_pos+0x2c>)
 80019a6:	4907      	ldr	r1, [pc, #28]	; (80019c4 <parse_actual_pos+0x30>)
 80019a8:	4807      	ldr	r0, [pc, #28]	; (80019c8 <parse_actual_pos+0x34>)
 80019aa:	f009 fb5b 	bl	800b064 <siscanf>
//  	actual_position.Latitude = lat;
//	actual_position.Longitude = lon;
//	actual_position.Height = height;
//	printf("data: %lf,%lf,%lf", lat, lon, height);
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000030 	.word	0x20000030
 80019bc:	20000028 	.word	0x20000028
 80019c0:	20000020 	.word	0x20000020
 80019c4:	08011ac0 	.word	0x08011ac0
 80019c8:	20000578 	.word	0x20000578

080019cc <simple_predict>:

//very simple prediction by linear approximation
position simple_predict(position actual, position old){
 80019cc:	b082      	sub	sp, #8
 80019ce:	b5b0      	push	{r4, r5, r7, lr}
 80019d0:	b08a      	sub	sp, #40	; 0x28
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	6078      	str	r0, [r7, #4]
 80019d6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80019da:	e881 000c 	stmia.w	r1, {r2, r3}
	position predicted;
	predicted.Latitude = 2.0 * actual.Latitude - old.Latitude;
 80019de:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80019e2:	4602      	mov	r2, r0
 80019e4:	460b      	mov	r3, r1
 80019e6:	f7fe fc59 	bl	800029c <__adddf3>
 80019ea:	4603      	mov	r3, r0
 80019ec:	460c      	mov	r4, r1
 80019ee:	4618      	mov	r0, r3
 80019f0:	4621      	mov	r1, r4
 80019f2:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
 80019f6:	461a      	mov	r2, r3
 80019f8:	4623      	mov	r3, r4
 80019fa:	f7fe fc4d 	bl	8000298 <__aeabi_dsub>
 80019fe:	4603      	mov	r3, r0
 8001a00:	460c      	mov	r4, r1
 8001a02:	e9c7 3402 	strd	r3, r4, [r7, #8]
	predicted.Longitude = 2.0 * actual.Longitude - old.Longitude;
 8001a06:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	f7fe fc45 	bl	800029c <__adddf3>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	4618      	mov	r0, r3
 8001a18:	4621      	mov	r1, r4
 8001a1a:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 8001a1e:	461a      	mov	r2, r3
 8001a20:	4623      	mov	r3, r4
 8001a22:	f7fe fc39 	bl	8000298 <__aeabi_dsub>
 8001a26:	4603      	mov	r3, r0
 8001a28:	460c      	mov	r4, r1
 8001a2a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	predicted.Height = 2.0 * actual.Height - old.Height;
 8001a2e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8001a32:	4602      	mov	r2, r0
 8001a34:	460b      	mov	r3, r1
 8001a36:	f7fe fc31 	bl	800029c <__adddf3>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	460c      	mov	r4, r1
 8001a3e:	4618      	mov	r0, r3
 8001a40:	4621      	mov	r1, r4
 8001a42:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 8001a46:	461a      	mov	r2, r3
 8001a48:	4623      	mov	r3, r4
 8001a4a:	f7fe fc25 	bl	8000298 <__aeabi_dsub>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	460c      	mov	r4, r1
 8001a52:	e9c7 3406 	strd	r3, r4, [r7, #24]
	return predicted;
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	461d      	mov	r5, r3
 8001a5a:	f107 0408 	add.w	r4, r7, #8
 8001a5e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a60:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a62:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a66:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
}
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	3728      	adds	r7, #40	; 0x28
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001a74:	b002      	add	sp, #8
 8001a76:	4770      	bx	lr

08001a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a7a:	b097      	sub	sp, #92	; 0x5c
 8001a7c:	af0e      	add	r7, sp, #56	; 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a7e:	f000 fdf5 	bl	800266c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a82:	f000 f979 	bl	8001d78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a86:	f7ff fb87 	bl	8001198 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a8a:	f7ff fb65 	bl	8001158 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 8001a8e:	f007 fde9 	bl	8009664 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 8001a92:	f000 fb8d 	bl	80021b0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a96:	f000 fc41 	bl	800231c <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a9a:	f000 fc93 	bl	80023c4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8001a9e:	f7ff fa7b 	bl	8000f98 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	48a1      	ldr	r0, [pc, #644]	; (8001d2c <main+0x2b4>)
 8001aa6:	f004 fd9c 	bl	80065e2 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8001aaa:	2104      	movs	r1, #4
 8001aac:	489f      	ldr	r0, [pc, #636]	; (8001d2c <main+0x2b4>)
 8001aae:	f004 fd98 	bl	80065e2 <HAL_TIMEx_PWMN_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001ab2:	213c      	movs	r1, #60	; 0x3c
 8001ab4:	489e      	ldr	r0, [pc, #632]	; (8001d30 <main+0x2b8>)
 8001ab6:	f004 f8b3 	bl	8005c20 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001aba:	213c      	movs	r1, #60	; 0x3c
 8001abc:	489d      	ldr	r0, [pc, #628]	; (8001d34 <main+0x2bc>)
 8001abe:	f004 f8af 	bl	8005c20 <HAL_TIM_Encoder_Start>

  HAL_ADC_Start_DMA(&hadc1, feedback, 2);
 8001ac2:	2202      	movs	r2, #2
 8001ac4:	499c      	ldr	r1, [pc, #624]	; (8001d38 <main+0x2c0>)
 8001ac6:	489d      	ldr	r0, [pc, #628]	; (8001d3c <main+0x2c4>)
 8001ac8:	f000 ffe8 	bl	8002a9c <HAL_ADC_Start_DMA>

  pid_init(&pid_azimuth, 150.0f, 50.0f, 0.005f, 10, 1);
 8001acc:	2201      	movs	r2, #1
 8001ace:	210a      	movs	r1, #10
 8001ad0:	ed9f 1a9b 	vldr	s2, [pc, #620]	; 8001d40 <main+0x2c8>
 8001ad4:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8001d44 <main+0x2cc>
 8001ad8:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8001d48 <main+0x2d0>
 8001adc:	489b      	ldr	r0, [pc, #620]	; (8001d4c <main+0x2d4>)
 8001ade:	f000 f9ba 	bl	8001e56 <pid_init>
  pid_azimuth.p_max = pid_scale(&pid_azimuth, 4095);
 8001ae2:	ed9f 0a9b 	vldr	s0, [pc, #620]	; 8001d50 <main+0x2d8>
 8001ae6:	4899      	ldr	r0, [pc, #612]	; (8001d4c <main+0x2d4>)
 8001ae8:	f000 fa40 	bl	8001f6c <pid_scale>
 8001aec:	4602      	mov	r2, r0
 8001aee:	4b97      	ldr	r3, [pc, #604]	; (8001d4c <main+0x2d4>)
 8001af0:	619a      	str	r2, [r3, #24]
  pid_azimuth.p_min = pid_scale(&pid_azimuth, -4095);
 8001af2:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8001d54 <main+0x2dc>
 8001af6:	4895      	ldr	r0, [pc, #596]	; (8001d4c <main+0x2d4>)
 8001af8:	f000 fa38 	bl	8001f6c <pid_scale>
 8001afc:	4602      	mov	r2, r0
 8001afe:	4b93      	ldr	r3, [pc, #588]	; (8001d4c <main+0x2d4>)
 8001b00:	625a      	str	r2, [r3, #36]	; 0x24
  pid_azimuth.i_max = pid_scale(&pid_azimuth, 4095);
 8001b02:	ed9f 0a93 	vldr	s0, [pc, #588]	; 8001d50 <main+0x2d8>
 8001b06:	4891      	ldr	r0, [pc, #580]	; (8001d4c <main+0x2d4>)
 8001b08:	f000 fa30 	bl	8001f6c <pid_scale>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	4b8f      	ldr	r3, [pc, #572]	; (8001d4c <main+0x2d4>)
 8001b10:	61da      	str	r2, [r3, #28]
  pid_azimuth.i_min = pid_scale(&pid_azimuth, -4095);
 8001b12:	ed9f 0a90 	vldr	s0, [pc, #576]	; 8001d54 <main+0x2dc>
 8001b16:	488d      	ldr	r0, [pc, #564]	; (8001d4c <main+0x2d4>)
 8001b18:	f000 fa28 	bl	8001f6c <pid_scale>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b8b      	ldr	r3, [pc, #556]	; (8001d4c <main+0x2d4>)
 8001b20:	629a      	str	r2, [r3, #40]	; 0x28
  pid_azimuth.d_max = pid_scale(&pid_azimuth, 4095);
 8001b22:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 8001d50 <main+0x2d8>
 8001b26:	4889      	ldr	r0, [pc, #548]	; (8001d4c <main+0x2d4>)
 8001b28:	f000 fa20 	bl	8001f6c <pid_scale>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b87      	ldr	r3, [pc, #540]	; (8001d4c <main+0x2d4>)
 8001b30:	621a      	str	r2, [r3, #32]
  pid_azimuth.d_min = pid_scale(&pid_azimuth, -4095);
 8001b32:	ed9f 0a88 	vldr	s0, [pc, #544]	; 8001d54 <main+0x2dc>
 8001b36:	4885      	ldr	r0, [pc, #532]	; (8001d4c <main+0x2d4>)
 8001b38:	f000 fa18 	bl	8001f6c <pid_scale>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b83      	ldr	r3, [pc, #524]	; (8001d4c <main+0x2d4>)
 8001b40:	62da      	str	r2, [r3, #44]	; 0x2c
  pid_azimuth.total_max = pid_scale(&pid_azimuth, 4095);
 8001b42:	ed9f 0a83 	vldr	s0, [pc, #524]	; 8001d50 <main+0x2d8>
 8001b46:	4881      	ldr	r0, [pc, #516]	; (8001d4c <main+0x2d4>)
 8001b48:	f000 fa10 	bl	8001f6c <pid_scale>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	4b7f      	ldr	r3, [pc, #508]	; (8001d4c <main+0x2d4>)
 8001b50:	649a      	str	r2, [r3, #72]	; 0x48
  pid_azimuth.total_min = pid_scale(&pid_azimuth, 0);
 8001b52:	ed9f 0a81 	vldr	s0, [pc, #516]	; 8001d58 <main+0x2e0>
 8001b56:	487d      	ldr	r0, [pc, #500]	; (8001d4c <main+0x2d4>)
 8001b58:	f000 fa08 	bl	8001f6c <pid_scale>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	4b7b      	ldr	r3, [pc, #492]	; (8001d4c <main+0x2d4>)
 8001b60:	64da      	str	r2, [r3, #76]	; 0x4c

  pid_init(&pid_height, 150.0f, 50.0f, 0.005f, 10, 1);
 8001b62:	2201      	movs	r2, #1
 8001b64:	210a      	movs	r1, #10
 8001b66:	ed9f 1a76 	vldr	s2, [pc, #472]	; 8001d40 <main+0x2c8>
 8001b6a:	eddf 0a76 	vldr	s1, [pc, #472]	; 8001d44 <main+0x2cc>
 8001b6e:	ed9f 0a76 	vldr	s0, [pc, #472]	; 8001d48 <main+0x2d0>
 8001b72:	487a      	ldr	r0, [pc, #488]	; (8001d5c <main+0x2e4>)
 8001b74:	f000 f96f 	bl	8001e56 <pid_init>
  pid_height.p_max = pid_scale(&pid_height, 4095);
 8001b78:	ed9f 0a75 	vldr	s0, [pc, #468]	; 8001d50 <main+0x2d8>
 8001b7c:	4877      	ldr	r0, [pc, #476]	; (8001d5c <main+0x2e4>)
 8001b7e:	f000 f9f5 	bl	8001f6c <pid_scale>
 8001b82:	4602      	mov	r2, r0
 8001b84:	4b75      	ldr	r3, [pc, #468]	; (8001d5c <main+0x2e4>)
 8001b86:	619a      	str	r2, [r3, #24]
  pid_height.p_min = pid_scale(&pid_height, -4095);
 8001b88:	ed9f 0a72 	vldr	s0, [pc, #456]	; 8001d54 <main+0x2dc>
 8001b8c:	4873      	ldr	r0, [pc, #460]	; (8001d5c <main+0x2e4>)
 8001b8e:	f000 f9ed 	bl	8001f6c <pid_scale>
 8001b92:	4602      	mov	r2, r0
 8001b94:	4b71      	ldr	r3, [pc, #452]	; (8001d5c <main+0x2e4>)
 8001b96:	625a      	str	r2, [r3, #36]	; 0x24
  pid_height.i_max = pid_scale(&pid_height, 4095);
 8001b98:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8001d50 <main+0x2d8>
 8001b9c:	486f      	ldr	r0, [pc, #444]	; (8001d5c <main+0x2e4>)
 8001b9e:	f000 f9e5 	bl	8001f6c <pid_scale>
 8001ba2:	4602      	mov	r2, r0
 8001ba4:	4b6d      	ldr	r3, [pc, #436]	; (8001d5c <main+0x2e4>)
 8001ba6:	61da      	str	r2, [r3, #28]
  pid_height.i_min = pid_scale(&pid_height, -4095);
 8001ba8:	ed9f 0a6a 	vldr	s0, [pc, #424]	; 8001d54 <main+0x2dc>
 8001bac:	486b      	ldr	r0, [pc, #428]	; (8001d5c <main+0x2e4>)
 8001bae:	f000 f9dd 	bl	8001f6c <pid_scale>
 8001bb2:	4602      	mov	r2, r0
 8001bb4:	4b69      	ldr	r3, [pc, #420]	; (8001d5c <main+0x2e4>)
 8001bb6:	629a      	str	r2, [r3, #40]	; 0x28
  pid_height.d_max = pid_scale(&pid_height, 4095);
 8001bb8:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8001d50 <main+0x2d8>
 8001bbc:	4867      	ldr	r0, [pc, #412]	; (8001d5c <main+0x2e4>)
 8001bbe:	f000 f9d5 	bl	8001f6c <pid_scale>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	4b65      	ldr	r3, [pc, #404]	; (8001d5c <main+0x2e4>)
 8001bc6:	621a      	str	r2, [r3, #32]
  pid_height.d_min = pid_scale(&pid_height, -4095);
 8001bc8:	ed9f 0a62 	vldr	s0, [pc, #392]	; 8001d54 <main+0x2dc>
 8001bcc:	4863      	ldr	r0, [pc, #396]	; (8001d5c <main+0x2e4>)
 8001bce:	f000 f9cd 	bl	8001f6c <pid_scale>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	4b61      	ldr	r3, [pc, #388]	; (8001d5c <main+0x2e4>)
 8001bd6:	62da      	str	r2, [r3, #44]	; 0x2c
  pid_height.total_max = pid_scale(&pid_height, 4095);
 8001bd8:	ed9f 0a5d 	vldr	s0, [pc, #372]	; 8001d50 <main+0x2d8>
 8001bdc:	485f      	ldr	r0, [pc, #380]	; (8001d5c <main+0x2e4>)
 8001bde:	f000 f9c5 	bl	8001f6c <pid_scale>
 8001be2:	4602      	mov	r2, r0
 8001be4:	4b5d      	ldr	r3, [pc, #372]	; (8001d5c <main+0x2e4>)
 8001be6:	649a      	str	r2, [r3, #72]	; 0x48
  pid_height.total_min = pid_scale(&pid_height, 0);
 8001be8:	ed9f 0a5b 	vldr	s0, [pc, #364]	; 8001d58 <main+0x2e0>
 8001bec:	485b      	ldr	r0, [pc, #364]	; (8001d5c <main+0x2e4>)
 8001bee:	f000 f9bd 	bl	8001f6c <pid_scale>
 8001bf2:	4602      	mov	r2, r0
 8001bf4:	4b59      	ldr	r3, [pc, #356]	; (8001d5c <main+0x2e4>)
 8001bf6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001bf8:	4b4c      	ldr	r3, [pc, #304]	; (8001d2c <main+0x2b4>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	635a      	str	r2, [r3, #52]	; 0x34
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c00:	2100      	movs	r1, #0
 8001c02:	484a      	ldr	r0, [pc, #296]	; (8001d2c <main+0x2b4>)
 8001c04:	f003 ff48 	bl	8005a98 <HAL_TIM_PWM_Start>

    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8001c08:	4b48      	ldr	r3, [pc, #288]	; (8001d2c <main+0x2b4>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001c10:	2104      	movs	r1, #4
 8001c12:	4846      	ldr	r0, [pc, #280]	; (8001d2c <main+0x2b4>)
 8001c14:	f003 ff40 	bl	8005a98 <HAL_TIM_PWM_Start>

		HAL_GPIO_WritePin(MOTOR11_GPIO_Port, MOTOR11_Pin, GPIO_PIN_RESET);
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c1e:	4850      	ldr	r0, [pc, #320]	; (8001d60 <main+0x2e8>)
 8001c20:	f002 f8f4 	bl	8003e0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTOR12_GPIO_Port, MOTOR12_Pin, GPIO_PIN_RESET);
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001c2a:	484d      	ldr	r0, [pc, #308]	; (8001d60 <main+0x2e8>)
 8001c2c:	f002 f8ee 	bl	8003e0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTOR21_GPIO_Port, MOTOR21_Pin, GPIO_PIN_RESET);
 8001c30:	2200      	movs	r2, #0
 8001c32:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001c36:	484a      	ldr	r0, [pc, #296]	; (8001d60 <main+0x2e8>)
 8001c38:	f002 f8e8 	bl	8003e0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MOTOR22_GPIO_Port, MOTOR22_Pin, GPIO_PIN_RESET);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c42:	4847      	ldr	r0, [pc, #284]	; (8001d60 <main+0x2e8>)
 8001c44:	f002 f8e2 	bl	8003e0c <HAL_GPIO_WritePin>
  while (1)
  {

	  send_json((int)feedback[0], (int)feedback[1] );
 8001c48:	4b3b      	ldr	r3, [pc, #236]	; (8001d38 <main+0x2c0>)
 8001c4a:	881b      	ldrh	r3, [r3, #0]
 8001c4c:	461a      	mov	r2, r3
 8001c4e:	4b3a      	ldr	r3, [pc, #232]	; (8001d38 <main+0x2c0>)
 8001c50:	885b      	ldrh	r3, [r3, #2]
 8001c52:	4619      	mov	r1, r3
 8001c54:	4610      	mov	r0, r2
 8001c56:	f7ff fbc5 	bl	80013e4 <send_json>

	  if(ReceivedDataFlag == 1){
 8001c5a:	4b42      	ldr	r3, [pc, #264]	; (8001d64 <main+0x2ec>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d15f      	bne.n	8001d22 <main+0x2aa>
	  	ReceivedDataFlag = 0;
 8001c62:	4b40      	ldr	r3, [pc, #256]	; (8001d64 <main+0x2ec>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]
	  	//parse();
	  	if(ReceivedData[0] == 'S') parse();
 8001c68:	4b3f      	ldr	r3, [pc, #252]	; (8001d68 <main+0x2f0>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b53      	cmp	r3, #83	; 0x53
 8001c6e:	d102      	bne.n	8001c76 <main+0x1fe>
 8001c70:	f7ff fb02 	bl	8001278 <parse>
 8001c74:	e055      	b.n	8001d22 <main+0x2aa>
	  	else if (ReceivedData[0] == 'G') parse_loc();
 8001c76:	4b3c      	ldr	r3, [pc, #240]	; (8001d68 <main+0x2f0>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b47      	cmp	r3, #71	; 0x47
 8001c7c:	d102      	bne.n	8001c84 <main+0x20c>
 8001c7e:	f7ff fe0f 	bl	80018a0 <parse_loc>
 8001c82:	e04e      	b.n	8001d22 <main+0x2aa>
	  	else if (ReceivedData[0] == 'H') parse_home_pos();
 8001c84:	4b38      	ldr	r3, [pc, #224]	; (8001d68 <main+0x2f0>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b48      	cmp	r3, #72	; 0x48
 8001c8a:	d102      	bne.n	8001c92 <main+0x21a>
 8001c8c:	f7ff fe66 	bl	800195c <parse_home_pos>
 8001c90:	e047      	b.n	8001d22 <main+0x2aa>
	  	else if (ReceivedData[0] == 'A'){
 8001c92:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <main+0x2f0>)
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b41      	cmp	r3, #65	; 0x41
 8001c98:	d140      	bne.n	8001d1c <main+0x2a4>
	  		parse_actual_pos();
 8001c9a:	f7ff fe7b 	bl	8001994 <parse_actual_pos>
		  	send_json_position( actual_position , simple_predict( actual_position, old_position ) );
 8001c9e:	46bc      	mov	ip, r7
 8001ca0:	4e32      	ldr	r6, [pc, #200]	; (8001d6c <main+0x2f4>)
 8001ca2:	4b33      	ldr	r3, [pc, #204]	; (8001d70 <main+0x2f8>)
 8001ca4:	ac06      	add	r4, sp, #24
 8001ca6:	461d      	mov	r5, r3
 8001ca8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001caa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001cb0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001cb4:	466d      	mov	r5, sp
 8001cb6:	f106 0408 	add.w	r4, r6, #8
 8001cba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cbe:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cc2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001cc6:	e896 000c 	ldmia.w	r6, {r2, r3}
 8001cca:	4660      	mov	r0, ip
 8001ccc:	f7ff fe7e 	bl	80019cc <simple_predict>
 8001cd0:	4e26      	ldr	r6, [pc, #152]	; (8001d6c <main+0x2f4>)
 8001cd2:	ad04      	add	r5, sp, #16
 8001cd4:	463c      	mov	r4, r7
 8001cd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cda:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cde:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001ce2:	466c      	mov	r4, sp
 8001ce4:	f106 0310 	add.w	r3, r6, #16
 8001ce8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001cea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001cee:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001cf2:	f7ff fbc7 	bl	8001484 <send_json_position>
		  	//HAL_Delay(5000);
		  	old_position.Latitude = actual_position.Latitude;
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	; (8001d6c <main+0x2f4>)
 8001cf8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001cfc:	4a1c      	ldr	r2, [pc, #112]	; (8001d70 <main+0x2f8>)
 8001cfe:	e9c2 3400 	strd	r3, r4, [r2]
		  	old_position.Longitude = actual_position.Longitude;
 8001d02:	4b1a      	ldr	r3, [pc, #104]	; (8001d6c <main+0x2f4>)
 8001d04:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001d08:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <main+0x2f8>)
 8001d0a:	e9c2 3402 	strd	r3, r4, [r2, #8]
		  	old_position.Height = actual_position.Height;
 8001d0e:	4b17      	ldr	r3, [pc, #92]	; (8001d6c <main+0x2f4>)
 8001d10:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001d14:	4a16      	ldr	r2, [pc, #88]	; (8001d70 <main+0x2f8>)
 8001d16:	e9c2 3404 	strd	r3, r4, [r2, #16]
 8001d1a:	e002      	b.n	8001d22 <main+0x2aa>
	  	}
	  	else send_json_error( "Bad data frame construction!");
 8001d1c:	4815      	ldr	r0, [pc, #84]	; (8001d74 <main+0x2fc>)
 8001d1e:	f7ff fba3 	bl	8001468 <send_json_error>
	  }
	  HAL_Delay(100);
 8001d22:	2064      	movs	r0, #100	; 0x64
 8001d24:	f000 fd14 	bl	8002750 <HAL_Delay>
	  send_json((int)feedback[0], (int)feedback[1] );
 8001d28:	e78e      	b.n	8001c48 <main+0x1d0>
 8001d2a:	bf00      	nop
 8001d2c:	20000684 	.word	0x20000684
 8001d30:	200006c4 	.word	0x200006c4
 8001d34:	20000644 	.word	0x20000644
 8001d38:	20000568 	.word	0x20000568
 8001d3c:	200003f0 	.word	0x200003f0
 8001d40:	3ba3d70a 	.word	0x3ba3d70a
 8001d44:	42480000 	.word	0x42480000
 8001d48:	43160000 	.word	0x43160000
 8001d4c:	20000498 	.word	0x20000498
 8001d50:	457ff000 	.word	0x457ff000
 8001d54:	c57ff000 	.word	0xc57ff000
 8001d58:	00000000 	.word	0x00000000
 8001d5c:	200005e8 	.word	0x200005e8
 8001d60:	40020400 	.word	0x40020400
 8001d64:	200003dc 	.word	0x200003dc
 8001d68:	20000578 	.word	0x20000578
 8001d6c:	20000020 	.word	0x20000020
 8001d70:	20000040 	.word	0x20000040
 8001d74:	08011ad0 	.word	0x08011ad0

08001d78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b094      	sub	sp, #80	; 0x50
 8001d7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d7e:	f107 0320 	add.w	r3, r7, #32
 8001d82:	2230      	movs	r2, #48	; 0x30
 8001d84:	2100      	movs	r1, #0
 8001d86:	4618      	mov	r0, r3
 8001d88:	f008 f9cc 	bl	800a124 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d8c:	f107 030c 	add.w	r3, r7, #12
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]
 8001d94:	605a      	str	r2, [r3, #4]
 8001d96:	609a      	str	r2, [r3, #8]
 8001d98:	60da      	str	r2, [r3, #12]
 8001d9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	60bb      	str	r3, [r7, #8]
 8001da0:	4b27      	ldr	r3, [pc, #156]	; (8001e40 <SystemClock_Config+0xc8>)
 8001da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da4:	4a26      	ldr	r2, [pc, #152]	; (8001e40 <SystemClock_Config+0xc8>)
 8001da6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001daa:	6413      	str	r3, [r2, #64]	; 0x40
 8001dac:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <SystemClock_Config+0xc8>)
 8001dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001db8:	2300      	movs	r3, #0
 8001dba:	607b      	str	r3, [r7, #4]
 8001dbc:	4b21      	ldr	r3, [pc, #132]	; (8001e44 <SystemClock_Config+0xcc>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a20      	ldr	r2, [pc, #128]	; (8001e44 <SystemClock_Config+0xcc>)
 8001dc2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001dc6:	6013      	str	r3, [r2, #0]
 8001dc8:	4b1e      	ldr	r3, [pc, #120]	; (8001e44 <SystemClock_Config+0xcc>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001dd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dde:	2302      	movs	r3, #2
 8001de0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001de2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001de6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001de8:	2319      	movs	r3, #25
 8001dea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001dec:	23c0      	movs	r3, #192	; 0xc0
 8001dee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001df0:	2302      	movs	r3, #2
 8001df2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001df4:	2304      	movs	r3, #4
 8001df6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001df8:	f107 0320 	add.w	r3, r7, #32
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f003 f9a1 	bl	8005144 <HAL_RCC_OscConfig>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e08:	f000 f81e 	bl	8001e48 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e0c:	230f      	movs	r3, #15
 8001e0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e10:	2302      	movs	r3, #2
 8001e12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e14:	2300      	movs	r3, #0
 8001e16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001e18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e22:	f107 030c 	add.w	r3, r7, #12
 8001e26:	2103      	movs	r1, #3
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f003 fbfb 	bl	8005624 <HAL_RCC_ClockConfig>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001e34:	f000 f808 	bl	8001e48 <Error_Handler>
  }
}
 8001e38:	bf00      	nop
 8001e3a:	3750      	adds	r7, #80	; 0x50
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40007000 	.word	0x40007000

08001e48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr

08001e56 <pid_init>:
 *
 * Created on: 09.03.2018
 * Author: Wojciech Domski
 */
#include "pid.h"
void pid_init(cpid_t *pid, float p, float i, float d, uint8_t f, int32_t dt_ms) {
 8001e56:	b480      	push	{r7}
 8001e58:	b089      	sub	sp, #36	; 0x24
 8001e5a:	af00      	add	r7, sp, #0
 8001e5c:	6178      	str	r0, [r7, #20]
 8001e5e:	ed87 0a04 	vstr	s0, [r7, #16]
 8001e62:	edc7 0a03 	vstr	s1, [r7, #12]
 8001e66:	ed87 1a02 	vstr	s2, [r7, #8]
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	603a      	str	r2, [r7, #0]
 8001e6e:	71fb      	strb	r3, [r7, #7]
	uint32_t k;
	pid->power = 1;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	2201      	movs	r2, #1
 8001e74:	635a      	str	r2, [r3, #52]	; 0x34
	for (k = 0; k < f; ++k) {
 8001e76:	2300      	movs	r3, #0
 8001e78:	61fb      	str	r3, [r7, #28]
 8001e7a:	e007      	b.n	8001e8c <pid_init+0x36>
		pid->power = pid->power * 2;
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e80:	005a      	lsls	r2, r3, #1
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	635a      	str	r2, [r3, #52]	; 0x34
	for (k = 0; k < f; ++k) {
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	61fb      	str	r3, [r7, #28]
 8001e8c:	79fb      	ldrb	r3, [r7, #7]
 8001e8e:	69fa      	ldr	r2, [r7, #28]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	d3f3      	bcc.n	8001e7c <pid_init+0x26>
	}
	pid->f = f;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	79fa      	ldrb	r2, [r7, #7]
 8001e98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	pid->p = (int32_t) (p * pid->power);
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ea0:	ee07 3a90 	vmov	s15, r3
 8001ea4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ea8:	edd7 7a04 	vldr	s15, [r7, #16]
 8001eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eb4:	ee17 2a90 	vmov	r2, s15
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	601a      	str	r2, [r3, #0]
	pid->i = (int32_t) (i * pid->power);
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ec0:	ee07 3a90 	vmov	s15, r3
 8001ec4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ec8:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ecc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ed4:	ee17 2a90 	vmov	r2, s15
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	605a      	str	r2, [r3, #4]
	pid->d = (int32_t) (d * pid->power);
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee0:	ee07 3a90 	vmov	s15, r3
 8001ee4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ee8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ef0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ef4:	ee17 2a90 	vmov	r2, s15
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	609a      	str	r2, [r3, #8]
	pid->p_val = 0;
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	2200      	movs	r2, #0
 8001f00:	60da      	str	r2, [r3, #12]
	pid->i_val = 0;
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
	pid->d_val = 0;
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	615a      	str	r2, [r3, #20]
	pid->p_max = INT32_MAX;
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001f14:	619a      	str	r2, [r3, #24]
	pid->p_min = INT32_MIN;
 8001f16:	697b      	ldr	r3, [r7, #20]
 8001f18:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001f1c:	625a      	str	r2, [r3, #36]	; 0x24
	pid->i_max = INT32_MAX;
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001f24:	61da      	str	r2, [r3, #28]
	pid->i_min = INT32_MIN;
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001f2c:	629a      	str	r2, [r3, #40]	; 0x28
	pid->d_max = INT32_MAX;
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001f34:	621a      	str	r2, [r3, #32]
	pid->d_min = INT32_MIN;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001f3c:	62da      	str	r2, [r3, #44]	; 0x2c
	pid->e_last = 0;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	2200      	movs	r2, #0
 8001f42:	641a      	str	r2, [r3, #64]	; 0x40
	pid->sum = 0;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	2200      	movs	r2, #0
 8001f48:	645a      	str	r2, [r3, #68]	; 0x44
	pid->total_max = INT32_MAX;
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8001f50:	649a      	str	r2, [r3, #72]	; 0x48
	pid->total_min = INT32_MIN;
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001f58:	64da      	str	r2, [r3, #76]	; 0x4c
	pid->dt_ms = dt_ms;
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	655a      	str	r2, [r3, #84]	; 0x54
}
 8001f60:	bf00      	nop
 8001f62:	3724      	adds	r7, #36	; 0x24
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <pid_scale>:
		total = pid->total_min;
	pid->control = total >> pid->f;
	pid->e_last = e;
	return pid->control;
}
int32_t pid_scale(cpid_t *pid, float v) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	ed87 0a00 	vstr	s0, [r7]
	return v * pid->power;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f7c:	ee07 3a90 	vmov	s15, r3
 8001f80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f84:	edd7 7a00 	vldr	s15, [r7]
 8001f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f90:	ee17 3a90 	vmov	r3, s15
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
 8001faa:	4b10      	ldr	r3, [pc, #64]	; (8001fec <HAL_MspInit+0x4c>)
 8001fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fae:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <HAL_MspInit+0x4c>)
 8001fb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <HAL_MspInit+0x4c>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fbe:	607b      	str	r3, [r7, #4]
 8001fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <HAL_MspInit+0x4c>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	4a08      	ldr	r2, [pc, #32]	; (8001fec <HAL_MspInit+0x4c>)
 8001fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd2:	4b06      	ldr	r3, [pc, #24]	; (8001fec <HAL_MspInit+0x4c>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fda:	603b      	str	r3, [r7, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fde:	bf00      	nop
 8001fe0:	370c      	adds	r7, #12
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40023800 	.word	0x40023800

08001ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr

08001ffe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ffe:	b480      	push	{r7}
 8002000:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002002:	e7fe      	b.n	8002002 <HardFault_Handler+0x4>

08002004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002008:	e7fe      	b.n	8002008 <MemManage_Handler+0x4>

0800200a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800200a:	b480      	push	{r7}
 800200c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800200e:	e7fe      	b.n	800200e <BusFault_Handler+0x4>

08002010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002014:	e7fe      	b.n	8002014 <UsageFault_Handler+0x4>

08002016 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002016:	b480      	push	{r7}
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800201a:	bf00      	nop
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002032:	b480      	push	{r7}
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002036:	bf00      	nop
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr

08002040 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002044:	f000 fb64 	bl	8002710 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002048:	bf00      	nop
 800204a:	bd80      	pop	{r7, pc}

0800204c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002050:	4802      	ldr	r0, [pc, #8]	; (800205c <ADC_IRQHandler+0x10>)
 8002052:	f000 fbe2 	bl	800281a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200003f0 	.word	0x200003f0

08002060 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002064:	4802      	ldr	r0, [pc, #8]	; (8002070 <DMA2_Stream0_IRQHandler+0x10>)
 8002066:	f001 fae7 	bl	8003638 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	20000438 	.word	0x20000438

08002074 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002078:	4802      	ldr	r0, [pc, #8]	; (8002084 <OTG_FS_IRQHandler+0x10>)
 800207a:	f002 f830 	bl	80040de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000ca0 	.word	0x20000ca0

08002088 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	e00a      	b.n	80020b0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800209a:	f3af 8000 	nop.w
 800209e:	4601      	mov	r1, r0
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	60ba      	str	r2, [r7, #8]
 80020a6:	b2ca      	uxtb	r2, r1
 80020a8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbf0      	blt.n	800209a <_read+0x12>
	}

return len;
 80020b8:	687b      	ldr	r3, [r7, #4]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
	return -1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr

080020da <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020da:	b480      	push	{r7}
 80020dc:	b083      	sub	sp, #12
 80020de:	af00      	add	r7, sp, #0
 80020e0:	6078      	str	r0, [r7, #4]
 80020e2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ea:	605a      	str	r2, [r3, #4]
	return 0;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	370c      	adds	r7, #12
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <_isatty>:

int _isatty(int file)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
	return 1;
 8002102:	2301      	movs	r3, #1
}
 8002104:	4618      	mov	r0, r3
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002110:	b480      	push	{r7}
 8002112:	b085      	sub	sp, #20
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
	return 0;
 800211c:	2300      	movs	r3, #0
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
	...

0800212c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002134:	4b11      	ldr	r3, [pc, #68]	; (800217c <_sbrk+0x50>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d102      	bne.n	8002142 <_sbrk+0x16>
		heap_end = &end;
 800213c:	4b0f      	ldr	r3, [pc, #60]	; (800217c <_sbrk+0x50>)
 800213e:	4a10      	ldr	r2, [pc, #64]	; (8002180 <_sbrk+0x54>)
 8002140:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002142:	4b0e      	ldr	r3, [pc, #56]	; (800217c <_sbrk+0x50>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <_sbrk+0x50>)
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	4413      	add	r3, r2
 8002150:	466a      	mov	r2, sp
 8002152:	4293      	cmp	r3, r2
 8002154:	d907      	bls.n	8002166 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002156:	f007 ffab 	bl	800a0b0 <__errno>
 800215a:	4602      	mov	r2, r0
 800215c:	230c      	movs	r3, #12
 800215e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002160:	f04f 33ff 	mov.w	r3, #4294967295
 8002164:	e006      	b.n	8002174 <_sbrk+0x48>
	}

	heap_end += incr;
 8002166:	4b05      	ldr	r3, [pc, #20]	; (800217c <_sbrk+0x50>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	4a03      	ldr	r2, [pc, #12]	; (800217c <_sbrk+0x50>)
 8002170:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002172:	68fb      	ldr	r3, [r7, #12]
}
 8002174:	4618      	mov	r0, r3
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	200003e0 	.word	0x200003e0
 8002180:	200010b0 	.word	0x200010b0

08002184 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002188:	4b08      	ldr	r3, [pc, #32]	; (80021ac <SystemInit+0x28>)
 800218a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800218e:	4a07      	ldr	r2, [pc, #28]	; (80021ac <SystemInit+0x28>)
 8002190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002198:	4b04      	ldr	r3, [pc, #16]	; (80021ac <SystemInit+0x28>)
 800219a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800219e:	609a      	str	r2, [r3, #8]
#endif
}
 80021a0:	bf00      	nop
 80021a2:	46bd      	mov	sp, r7
 80021a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b096      	sub	sp, #88	; 0x58
 80021b4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021b6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	60da      	str	r2, [r3, #12]
 80021dc:	611a      	str	r2, [r3, #16]
 80021de:	615a      	str	r2, [r3, #20]
 80021e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80021e2:	1d3b      	adds	r3, r7, #4
 80021e4:	2220      	movs	r2, #32
 80021e6:	2100      	movs	r1, #0
 80021e8:	4618      	mov	r0, r3
 80021ea:	f007 ff9b 	bl	800a124 <memset>

  htim1.Instance = TIM1;
 80021ee:	4b49      	ldr	r3, [pc, #292]	; (8002314 <MX_TIM1_Init+0x164>)
 80021f0:	4a49      	ldr	r2, [pc, #292]	; (8002318 <MX_TIM1_Init+0x168>)
 80021f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96;
 80021f4:	4b47      	ldr	r3, [pc, #284]	; (8002314 <MX_TIM1_Init+0x164>)
 80021f6:	2260      	movs	r2, #96	; 0x60
 80021f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fa:	4b46      	ldr	r3, [pc, #280]	; (8002314 <MX_TIM1_Init+0x164>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8002200:	4b44      	ldr	r3, [pc, #272]	; (8002314 <MX_TIM1_Init+0x164>)
 8002202:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002206:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002208:	4b42      	ldr	r3, [pc, #264]	; (8002314 <MX_TIM1_Init+0x164>)
 800220a:	2200      	movs	r2, #0
 800220c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800220e:	4b41      	ldr	r3, [pc, #260]	; (8002314 <MX_TIM1_Init+0x164>)
 8002210:	2200      	movs	r2, #0
 8002212:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002214:	4b3f      	ldr	r3, [pc, #252]	; (8002314 <MX_TIM1_Init+0x164>)
 8002216:	2200      	movs	r2, #0
 8002218:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800221a:	483e      	ldr	r0, [pc, #248]	; (8002314 <MX_TIM1_Init+0x164>)
 800221c:	f003 fba6 	bl	800596c <HAL_TIM_Base_Init>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8002226:	f7ff fe0f 	bl	8001e48 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800222e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002230:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002234:	4619      	mov	r1, r3
 8002236:	4837      	ldr	r0, [pc, #220]	; (8002314 <MX_TIM1_Init+0x164>)
 8002238:	f003 fe50 	bl	8005edc <HAL_TIM_ConfigClockSource>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002242:	f7ff fe01 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002246:	4833      	ldr	r0, [pc, #204]	; (8002314 <MX_TIM1_Init+0x164>)
 8002248:	f003 fbf0 	bl	8005a2c <HAL_TIM_PWM_Init>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002252:	f7ff fdf9 	bl	8001e48 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8002256:	482f      	ldr	r0, [pc, #188]	; (8002314 <MX_TIM1_Init+0x164>)
 8002258:	f003 fbb3 	bl	80059c2 <HAL_TIM_OC_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8002262:	f7ff fdf1 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002266:	2300      	movs	r3, #0
 8002268:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800226a:	2300      	movs	r3, #0
 800226c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800226e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002272:	4619      	mov	r1, r3
 8002274:	4827      	ldr	r0, [pc, #156]	; (8002314 <MX_TIM1_Init+0x164>)
 8002276:	f004 f9df 	bl	8006638 <HAL_TIMEx_MasterConfigSynchronization>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8002280:	f7ff fde2 	bl	8001e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002284:	2360      	movs	r3, #96	; 0x60
 8002286:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002288:	2300      	movs	r3, #0
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800228c:	2300      	movs	r3, #0
 800228e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002290:	2300      	movs	r3, #0
 8002292:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002294:	2300      	movs	r3, #0
 8002296:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002298:	2300      	movs	r3, #0
 800229a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800229c:	2300      	movs	r3, #0
 800229e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022a4:	2200      	movs	r2, #0
 80022a6:	4619      	mov	r1, r3
 80022a8:	481a      	ldr	r0, [pc, #104]	; (8002314 <MX_TIM1_Init+0x164>)
 80022aa:	f003 fd51 	bl	8005d50 <HAL_TIM_PWM_ConfigChannel>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80022b4:	f7ff fdc8 	bl	8001e48 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80022b8:	2300      	movs	r3, #0
 80022ba:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022c0:	2204      	movs	r2, #4
 80022c2:	4619      	mov	r1, r3
 80022c4:	4813      	ldr	r0, [pc, #76]	; (8002314 <MX_TIM1_Init+0x164>)
 80022c6:	f003 fce3 	bl	8005c90 <HAL_TIM_OC_ConfigChannel>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM1_Init+0x124>
  {
    Error_Handler();
 80022d0:	f7ff fdba 	bl	8001e48 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80022d4:	2300      	movs	r3, #0
 80022d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80022d8:	2300      	movs	r3, #0
 80022da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80022dc:	2300      	movs	r3, #0
 80022de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80022e0:	2300      	movs	r3, #0
 80022e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80022e4:	2300      	movs	r3, #0
 80022e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80022e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80022ee:	2300      	movs	r3, #0
 80022f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80022f2:	1d3b      	adds	r3, r7, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	4807      	ldr	r0, [pc, #28]	; (8002314 <MX_TIM1_Init+0x164>)
 80022f8:	f004 fa0c 	bl	8006714 <HAL_TIMEx_ConfigBreakDeadTime>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_TIM1_Init+0x156>
  {
    Error_Handler();
 8002302:	f7ff fda1 	bl	8001e48 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8002306:	4803      	ldr	r0, [pc, #12]	; (8002314 <MX_TIM1_Init+0x164>)
 8002308:	f000 f94c 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 800230c:	bf00      	nop
 800230e:	3758      	adds	r7, #88	; 0x58
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000684 	.word	0x20000684
 8002318:	40010000 	.word	0x40010000

0800231c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b08c      	sub	sp, #48	; 0x30
 8002320:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002322:	f107 030c 	add.w	r3, r7, #12
 8002326:	2224      	movs	r2, #36	; 0x24
 8002328:	2100      	movs	r1, #0
 800232a:	4618      	mov	r0, r3
 800232c:	f007 fefa 	bl	800a124 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002330:	1d3b      	adds	r3, r7, #4
 8002332:	2200      	movs	r2, #0
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002338:	4b21      	ldr	r3, [pc, #132]	; (80023c0 <MX_TIM2_Init+0xa4>)
 800233a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800233e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002340:	4b1f      	ldr	r3, [pc, #124]	; (80023c0 <MX_TIM2_Init+0xa4>)
 8002342:	2200      	movs	r2, #0
 8002344:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002346:	4b1e      	ldr	r3, [pc, #120]	; (80023c0 <MX_TIM2_Init+0xa4>)
 8002348:	2200      	movs	r2, #0
 800234a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800234c:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <MX_TIM2_Init+0xa4>)
 800234e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002352:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002354:	4b1a      	ldr	r3, [pc, #104]	; (80023c0 <MX_TIM2_Init+0xa4>)
 8002356:	2200      	movs	r2, #0
 8002358:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800235a:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <MX_TIM2_Init+0xa4>)
 800235c:	2200      	movs	r2, #0
 800235e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002360:	2301      	movs	r3, #1
 8002362:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002368:	2301      	movs	r3, #1
 800236a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800236c:	2300      	movs	r3, #0
 800236e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002374:	2300      	movs	r3, #0
 8002376:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002378:	2301      	movs	r3, #1
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800237c:	2300      	movs	r3, #0
 800237e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002380:	2300      	movs	r3, #0
 8002382:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002384:	f107 030c 	add.w	r3, r7, #12
 8002388:	4619      	mov	r1, r3
 800238a:	480d      	ldr	r0, [pc, #52]	; (80023c0 <MX_TIM2_Init+0xa4>)
 800238c:	f003 fbb6 	bl	8005afc <HAL_TIM_Encoder_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002396:	f7ff fd57 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239a:	2300      	movs	r3, #0
 800239c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800239e:	2300      	movs	r3, #0
 80023a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023a2:	1d3b      	adds	r3, r7, #4
 80023a4:	4619      	mov	r1, r3
 80023a6:	4806      	ldr	r0, [pc, #24]	; (80023c0 <MX_TIM2_Init+0xa4>)
 80023a8:	f004 f946 	bl	8006638 <HAL_TIMEx_MasterConfigSynchronization>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80023b2:	f7ff fd49 	bl	8001e48 <Error_Handler>
  }

}
 80023b6:	bf00      	nop
 80023b8:	3730      	adds	r7, #48	; 0x30
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	200006c4 	.word	0x200006c4

080023c4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08c      	sub	sp, #48	; 0x30
 80023c8:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80023ca:	f107 030c 	add.w	r3, r7, #12
 80023ce:	2224      	movs	r2, #36	; 0x24
 80023d0:	2100      	movs	r1, #0
 80023d2:	4618      	mov	r0, r3
 80023d4:	f007 fea6 	bl	800a124 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023d8:	1d3b      	adds	r3, r7, #4
 80023da:	2200      	movs	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 80023e0:	4b20      	ldr	r3, [pc, #128]	; (8002464 <MX_TIM3_Init+0xa0>)
 80023e2:	4a21      	ldr	r2, [pc, #132]	; (8002468 <MX_TIM3_Init+0xa4>)
 80023e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80023e6:	4b1f      	ldr	r3, [pc, #124]	; (8002464 <MX_TIM3_Init+0xa0>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023ec:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <MX_TIM3_Init+0xa0>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80023f2:	4b1c      	ldr	r3, [pc, #112]	; (8002464 <MX_TIM3_Init+0xa0>)
 80023f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023f8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023fa:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <MX_TIM3_Init+0xa0>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002400:	4b18      	ldr	r3, [pc, #96]	; (8002464 <MX_TIM3_Init+0xa0>)
 8002402:	2200      	movs	r2, #0
 8002404:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002406:	2301      	movs	r3, #1
 8002408:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800240a:	2300      	movs	r3, #0
 800240c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800240e:	2301      	movs	r3, #1
 8002410:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002412:	2300      	movs	r3, #0
 8002414:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800241e:	2301      	movs	r3, #1
 8002420:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002422:	2300      	movs	r3, #0
 8002424:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002426:	2300      	movs	r3, #0
 8002428:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800242a:	f107 030c 	add.w	r3, r7, #12
 800242e:	4619      	mov	r1, r3
 8002430:	480c      	ldr	r0, [pc, #48]	; (8002464 <MX_TIM3_Init+0xa0>)
 8002432:	f003 fb63 	bl	8005afc <HAL_TIM_Encoder_Init>
 8002436:	4603      	mov	r3, r0
 8002438:	2b00      	cmp	r3, #0
 800243a:	d001      	beq.n	8002440 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800243c:	f7ff fd04 	bl	8001e48 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002440:	2300      	movs	r3, #0
 8002442:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002448:	1d3b      	adds	r3, r7, #4
 800244a:	4619      	mov	r1, r3
 800244c:	4805      	ldr	r0, [pc, #20]	; (8002464 <MX_TIM3_Init+0xa0>)
 800244e:	f004 f8f3 	bl	8006638 <HAL_TIMEx_MasterConfigSynchronization>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002458:	f7ff fcf6 	bl	8001e48 <Error_Handler>
  }

}
 800245c:	bf00      	nop
 800245e:	3730      	adds	r7, #48	; 0x30
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000644 	.word	0x20000644
 8002468:	40000400 	.word	0x40000400

0800246c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a0b      	ldr	r2, [pc, #44]	; (80024a8 <HAL_TIM_Base_MspInit+0x3c>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d10d      	bne.n	800249a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <HAL_TIM_Base_MspInit+0x40>)
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	4a09      	ldr	r2, [pc, #36]	; (80024ac <HAL_TIM_Base_MspInit+0x40>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6453      	str	r3, [r2, #68]	; 0x44
 800248e:	4b07      	ldr	r3, [pc, #28]	; (80024ac <HAL_TIM_Base_MspInit+0x40>)
 8002490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40010000 	.word	0x40010000
 80024ac:	40023800 	.word	0x40023800

080024b0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08c      	sub	sp, #48	; 0x30
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 031c 	add.w	r3, r7, #28
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024d0:	d12c      	bne.n	800252c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	61bb      	str	r3, [r7, #24]
 80024d6:	4b30      	ldr	r3, [pc, #192]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 80024d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024da:	4a2f      	ldr	r2, [pc, #188]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 80024dc:	f043 0301 	orr.w	r3, r3, #1
 80024e0:	6413      	str	r3, [r2, #64]	; 0x40
 80024e2:	4b2d      	ldr	r3, [pc, #180]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 80024e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	61bb      	str	r3, [r7, #24]
 80024ec:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ee:	2300      	movs	r3, #0
 80024f0:	617b      	str	r3, [r7, #20]
 80024f2:	4b29      	ldr	r3, [pc, #164]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 80024f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f6:	4a28      	ldr	r2, [pc, #160]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 80024f8:	f043 0301 	orr.w	r3, r3, #1
 80024fc:	6313      	str	r3, [r2, #48]	; 0x30
 80024fe:	4b26      	ldr	r3, [pc, #152]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	f003 0301 	and.w	r3, r3, #1
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800250a:	2303      	movs	r3, #3
 800250c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250e:	2302      	movs	r3, #2
 8002510:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002512:	2300      	movs	r3, #0
 8002514:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002516:	2300      	movs	r3, #0
 8002518:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800251a:	2301      	movs	r3, #1
 800251c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251e:	f107 031c 	add.w	r3, r7, #28
 8002522:	4619      	mov	r1, r3
 8002524:	481d      	ldr	r0, [pc, #116]	; (800259c <HAL_TIM_Encoder_MspInit+0xec>)
 8002526:	f001 faef 	bl	8003b08 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800252a:	e030      	b.n	800258e <HAL_TIM_Encoder_MspInit+0xde>
  else if(tim_encoderHandle->Instance==TIM3)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a1b      	ldr	r2, [pc, #108]	; (80025a0 <HAL_TIM_Encoder_MspInit+0xf0>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d12b      	bne.n	800258e <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002536:	2300      	movs	r3, #0
 8002538:	613b      	str	r3, [r7, #16]
 800253a:	4b17      	ldr	r3, [pc, #92]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 800253c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253e:	4a16      	ldr	r2, [pc, #88]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002540:	f043 0302 	orr.w	r3, r3, #2
 8002544:	6413      	str	r3, [r2, #64]	; 0x40
 8002546:	4b14      	ldr	r3, [pc, #80]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	613b      	str	r3, [r7, #16]
 8002550:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b10      	ldr	r3, [pc, #64]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255a:	4a0f      	ldr	r2, [pc, #60]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 800255c:	f043 0301 	orr.w	r3, r3, #1
 8002560:	6313      	str	r3, [r2, #48]	; 0x30
 8002562:	4b0d      	ldr	r3, [pc, #52]	; (8002598 <HAL_TIM_Encoder_MspInit+0xe8>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002566:	f003 0301 	and.w	r3, r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800256e:	23c0      	movs	r3, #192	; 0xc0
 8002570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002572:	2302      	movs	r3, #2
 8002574:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002576:	2300      	movs	r3, #0
 8002578:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800257a:	2300      	movs	r3, #0
 800257c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800257e:	2302      	movs	r3, #2
 8002580:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002582:	f107 031c 	add.w	r3, r7, #28
 8002586:	4619      	mov	r1, r3
 8002588:	4804      	ldr	r0, [pc, #16]	; (800259c <HAL_TIM_Encoder_MspInit+0xec>)
 800258a:	f001 fabd 	bl	8003b08 <HAL_GPIO_Init>
}
 800258e:	bf00      	nop
 8002590:	3730      	adds	r7, #48	; 0x30
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	40023800 	.word	0x40023800
 800259c:	40020000 	.word	0x40020000
 80025a0:	40000400 	.word	0x40000400

080025a4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 030c 	add.w	r3, r7, #12
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a12      	ldr	r2, [pc, #72]	; (800260c <HAL_TIM_MspPostInit+0x68>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d11e      	bne.n	8002604 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	4b11      	ldr	r3, [pc, #68]	; (8002610 <HAL_TIM_MspPostInit+0x6c>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	4a10      	ldr	r2, [pc, #64]	; (8002610 <HAL_TIM_MspPostInit+0x6c>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6313      	str	r3, [r2, #48]	; 0x30
 80025d6:	4b0e      	ldr	r3, [pc, #56]	; (8002610 <HAL_TIM_MspPostInit+0x6c>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 80025e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80025e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e8:	2302      	movs	r3, #2
 80025ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ec:	2300      	movs	r3, #0
 80025ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025f0:	2300      	movs	r3, #0
 80025f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80025f4:	2301      	movs	r3, #1
 80025f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025f8:	f107 030c 	add.w	r3, r7, #12
 80025fc:	4619      	mov	r1, r3
 80025fe:	4805      	ldr	r0, [pc, #20]	; (8002614 <HAL_TIM_MspPostInit+0x70>)
 8002600:	f001 fa82 	bl	8003b08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002604:	bf00      	nop
 8002606:	3720      	adds	r7, #32
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40010000 	.word	0x40010000
 8002610:	40023800 	.word	0x40023800
 8002614:	40020000 	.word	0x40020000

08002618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002618:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002650 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800261c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800261e:	e003      	b.n	8002628 <LoopCopyDataInit>

08002620 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002620:	4b0c      	ldr	r3, [pc, #48]	; (8002654 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002622:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002624:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002626:	3104      	adds	r1, #4

08002628 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002628:	480b      	ldr	r0, [pc, #44]	; (8002658 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800262a:	4b0c      	ldr	r3, [pc, #48]	; (800265c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800262c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800262e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002630:	d3f6      	bcc.n	8002620 <CopyDataInit>
  ldr  r2, =_sbss
 8002632:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002634:	e002      	b.n	800263c <LoopFillZerobss>

08002636 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002636:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002638:	f842 3b04 	str.w	r3, [r2], #4

0800263c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800263c:	4b09      	ldr	r3, [pc, #36]	; (8002664 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800263e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002640:	d3f9      	bcc.n	8002636 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002642:	f7ff fd9f 	bl	8002184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002646:	f007 fd39 	bl	800a0bc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800264a:	f7ff fa15 	bl	8001a78 <main>
  bx  lr    
 800264e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002650:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002654:	08012108 	.word	0x08012108
  ldr  r0, =_sdata
 8002658:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800265c:	200003bc 	.word	0x200003bc
  ldr  r2, =_sbss
 8002660:	200003c0 	.word	0x200003c0
  ldr  r3, = _ebss
 8002664:	200010ac 	.word	0x200010ac

08002668 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002668:	e7fe      	b.n	8002668 <DMA1_Stream0_IRQHandler>
	...

0800266c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002670:	4b0e      	ldr	r3, [pc, #56]	; (80026ac <HAL_Init+0x40>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a0d      	ldr	r2, [pc, #52]	; (80026ac <HAL_Init+0x40>)
 8002676:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800267a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800267c:	4b0b      	ldr	r3, [pc, #44]	; (80026ac <HAL_Init+0x40>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a0a      	ldr	r2, [pc, #40]	; (80026ac <HAL_Init+0x40>)
 8002682:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002686:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002688:	4b08      	ldr	r3, [pc, #32]	; (80026ac <HAL_Init+0x40>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a07      	ldr	r2, [pc, #28]	; (80026ac <HAL_Init+0x40>)
 800268e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002692:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002694:	2003      	movs	r0, #3
 8002696:	f000 fe87 	bl	80033a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800269a:	2000      	movs	r0, #0
 800269c:	f000 f808 	bl	80026b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026a0:	f7ff fc7e 	bl	8001fa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	40023c00 	.word	0x40023c00

080026b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026b8:	4b12      	ldr	r3, [pc, #72]	; (8002704 <HAL_InitTick+0x54>)
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b12      	ldr	r3, [pc, #72]	; (8002708 <HAL_InitTick+0x58>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	4619      	mov	r1, r3
 80026c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80026ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80026ce:	4618      	mov	r0, r3
 80026d0:	f000 fe9f 	bl	8003412 <HAL_SYSTICK_Config>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d001      	beq.n	80026de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e00e      	b.n	80026fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b0f      	cmp	r3, #15
 80026e2:	d80a      	bhi.n	80026fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026e4:	2200      	movs	r2, #0
 80026e6:	6879      	ldr	r1, [r7, #4]
 80026e8:	f04f 30ff 	mov.w	r0, #4294967295
 80026ec:	f000 fe67 	bl	80033be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f0:	4a06      	ldr	r2, [pc, #24]	; (800270c <HAL_InitTick+0x5c>)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026f6:	2300      	movs	r3, #0
 80026f8:	e000      	b.n	80026fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
}
 80026fc:	4618      	mov	r0, r3
 80026fe:	3708      	adds	r7, #8
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	20000060 	.word	0x20000060
 8002708:	20000068 	.word	0x20000068
 800270c:	20000064 	.word	0x20000064

08002710 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002714:	4b06      	ldr	r3, [pc, #24]	; (8002730 <HAL_IncTick+0x20>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	461a      	mov	r2, r3
 800271a:	4b06      	ldr	r3, [pc, #24]	; (8002734 <HAL_IncTick+0x24>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4413      	add	r3, r2
 8002720:	4a04      	ldr	r2, [pc, #16]	; (8002734 <HAL_IncTick+0x24>)
 8002722:	6013      	str	r3, [r2, #0]
}
 8002724:	bf00      	nop
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	20000068 	.word	0x20000068
 8002734:	20000704 	.word	0x20000704

08002738 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002738:	b480      	push	{r7}
 800273a:	af00      	add	r7, sp, #0
  return uwTick;
 800273c:	4b03      	ldr	r3, [pc, #12]	; (800274c <HAL_GetTick+0x14>)
 800273e:	681b      	ldr	r3, [r3, #0]
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	20000704 	.word	0x20000704

08002750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002758:	f7ff ffee 	bl	8002738 <HAL_GetTick>
 800275c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002768:	d005      	beq.n	8002776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800276a:	4b09      	ldr	r3, [pc, #36]	; (8002790 <HAL_Delay+0x40>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	4413      	add	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002776:	bf00      	nop
 8002778:	f7ff ffde 	bl	8002738 <HAL_GetTick>
 800277c:	4602      	mov	r2, r0
 800277e:	68bb      	ldr	r3, [r7, #8]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	68fa      	ldr	r2, [r7, #12]
 8002784:	429a      	cmp	r2, r3
 8002786:	d8f7      	bhi.n	8002778 <HAL_Delay+0x28>
  {
  }
}
 8002788:	bf00      	nop
 800278a:	3710      	adds	r7, #16
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000068 	.word	0x20000068

08002794 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b084      	sub	sp, #16
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800279c:	2300      	movs	r3, #0
 800279e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d101      	bne.n	80027aa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e033      	b.n	8002812 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d109      	bne.n	80027c6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80027b2:	6878      	ldr	r0, [r7, #4]
 80027b4:	f7fe fc50 	bl	8001058 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	f003 0310 	and.w	r3, r3, #16
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d118      	bne.n	8002804 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80027da:	f023 0302 	bic.w	r3, r3, #2
 80027de:	f043 0202 	orr.w	r2, r3, #2
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fb86 	bl	8002ef8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	f023 0303 	bic.w	r3, r3, #3
 80027fa:	f043 0201 	orr.w	r2, r3, #1
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	641a      	str	r2, [r3, #64]	; 0x40
 8002802:	e001      	b.n	8002808 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002810:	7bfb      	ldrb	r3, [r7, #15]
}
 8002812:	4618      	mov	r0, r3
 8002814:	3710      	adds	r7, #16
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}

0800281a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800281a:	b580      	push	{r7, lr}
 800281c:	b084      	sub	sp, #16
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0302 	and.w	r3, r3, #2
 8002834:	2b02      	cmp	r3, #2
 8002836:	bf0c      	ite	eq
 8002838:	2301      	moveq	r3, #1
 800283a:	2300      	movne	r3, #0
 800283c:	b2db      	uxtb	r3, r3
 800283e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b20      	cmp	r3, #32
 800284c:	bf0c      	ite	eq
 800284e:	2301      	moveq	r3, #1
 8002850:	2300      	movne	r3, #0
 8002852:	b2db      	uxtb	r3, r3
 8002854:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	2b00      	cmp	r3, #0
 800285a:	d049      	beq.n	80028f0 <HAL_ADC_IRQHandler+0xd6>
 800285c:	68bb      	ldr	r3, [r7, #8]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d046      	beq.n	80028f0 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002872:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d12b      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800288c:	2b00      	cmp	r3, #0
 800288e:	d127      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002896:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800289a:	2b00      	cmp	r3, #0
 800289c:	d006      	beq.n	80028ac <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d119      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	685a      	ldr	r2, [r3, #4]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f022 0220 	bic.w	r2, r2, #32
 80028ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d105      	bne.n	80028e0 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80028e0:	6878      	ldr	r0, [r7, #4]
 80028e2:	f000 f9af 	bl	8002c44 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f06f 0212 	mvn.w	r2, #18
 80028ee:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0304 	and.w	r3, r3, #4
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	bf0c      	ite	eq
 80028fe:	2301      	moveq	r3, #1
 8002900:	2300      	movne	r3, #0
 8002902:	b2db      	uxtb	r3, r3
 8002904:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002910:	2b80      	cmp	r3, #128	; 0x80
 8002912:	bf0c      	ite	eq
 8002914:	2301      	moveq	r3, #1
 8002916:	2300      	movne	r3, #0
 8002918:	b2db      	uxtb	r3, r3
 800291a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d057      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x1b8>
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d054      	beq.n	80029d2 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292c:	f003 0310 	and.w	r3, r3, #16
 8002930:	2b00      	cmp	r3, #0
 8002932:	d105      	bne.n	8002940 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002938:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689b      	ldr	r3, [r3, #8]
 8002946:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d139      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002954:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002958:	2b00      	cmp	r3, #0
 800295a:	d006      	beq.n	800296a <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002966:	2b00      	cmp	r3, #0
 8002968:	d12b      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002974:	2b00      	cmp	r3, #0
 8002976:	d124      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002982:	2b00      	cmp	r3, #0
 8002984:	d11d      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800298a:	2b00      	cmp	r3, #0
 800298c:	d119      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	685a      	ldr	r2, [r3, #4]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800299c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d105      	bne.n	80029c2 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f043 0201 	orr.w	r2, r3, #1
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 fc16 	bl	80031f4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f06f 020c 	mvn.w	r2, #12
 80029d0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	2b01      	cmp	r3, #1
 80029de:	bf0c      	ite	eq
 80029e0:	2301      	moveq	r3, #1
 80029e2:	2300      	movne	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029f2:	2b40      	cmp	r3, #64	; 0x40
 80029f4:	bf0c      	ite	eq
 80029f6:	2301      	moveq	r3, #1
 80029f8:	2300      	movne	r3, #0
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d017      	beq.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d014      	beq.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0301 	and.w	r3, r3, #1
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d10d      	bne.n	8002a34 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f000 f921 	bl	8002c6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f06f 0201 	mvn.w	r2, #1
 8002a32:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b20      	cmp	r3, #32
 8002a40:	bf0c      	ite	eq
 8002a42:	2301      	moveq	r3, #1
 8002a44:	2300      	movne	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002a54:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002a58:	bf0c      	ite	eq
 8002a5a:	2301      	moveq	r3, #1
 8002a5c:	2300      	movne	r3, #0
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d015      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x27a>
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d012      	beq.n	8002a94 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a72:	f043 0202 	orr.w	r2, r3, #2
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f06f 0220 	mvn.w	r2, #32
 8002a82:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f000 f8fb 	bl	8002c80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f06f 0220 	mvn.w	r2, #32
 8002a92:	601a      	str	r2, [r3, #0]
  }
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d101      	bne.n	8002aba <HAL_ADC_Start_DMA+0x1e>
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e0b1      	b.n	8002c1e <HAL_ADC_Start_DMA+0x182>
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2201      	movs	r2, #1
 8002abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	f003 0301 	and.w	r3, r3, #1
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d018      	beq.n	8002b02 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f042 0201 	orr.w	r2, r2, #1
 8002ade:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ae0:	4b51      	ldr	r3, [pc, #324]	; (8002c28 <HAL_ADC_Start_DMA+0x18c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a51      	ldr	r2, [pc, #324]	; (8002c2c <HAL_ADC_Start_DMA+0x190>)
 8002ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8002aea:	0c9a      	lsrs	r2, r3, #18
 8002aec:	4613      	mov	r3, r2
 8002aee:	005b      	lsls	r3, r3, #1
 8002af0:	4413      	add	r3, r2
 8002af2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002af4:	e002      	b.n	8002afc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	3b01      	subs	r3, #1
 8002afa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f9      	bne.n	8002af6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	f040 8085 	bne.w	8002c1c <HAL_ADC_Start_DMA+0x180>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b16:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002b1a:	f023 0301 	bic.w	r3, r3, #1
 8002b1e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d007      	beq.n	8002b44 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b38:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b3c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b50:	d106      	bne.n	8002b60 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b56:	f023 0206 	bic.w	r2, r3, #6
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	645a      	str	r2, [r3, #68]	; 0x44
 8002b5e:	e002      	b.n	8002b66 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b6e:	4b30      	ldr	r3, [pc, #192]	; (8002c30 <HAL_ADC_Start_DMA+0x194>)
 8002b70:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b76:	4a2f      	ldr	r2, [pc, #188]	; (8002c34 <HAL_ADC_Start_DMA+0x198>)
 8002b78:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7e:	4a2e      	ldr	r2, [pc, #184]	; (8002c38 <HAL_ADC_Start_DMA+0x19c>)
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b86:	4a2d      	ldr	r2, [pc, #180]	; (8002c3c <HAL_ADC_Start_DMA+0x1a0>)
 8002b88:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002b92:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685a      	ldr	r2, [r3, #4]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002ba2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	689a      	ldr	r2, [r3, #8]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002bb2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	334c      	adds	r3, #76	; 0x4c
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	f000 fce0 	bl	8003588 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	f003 031f 	and.w	r3, r3, #31
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d10f      	bne.n	8002bf4 <HAL_ADC_Start_DMA+0x158>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	689b      	ldr	r3, [r3, #8]
 8002bda:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d11c      	bne.n	8002c1c <HAL_ADC_Start_DMA+0x180>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	689a      	ldr	r2, [r3, #8]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002bf0:	609a      	str	r2, [r3, #8]
 8002bf2:	e013      	b.n	8002c1c <HAL_ADC_Start_DMA+0x180>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a11      	ldr	r2, [pc, #68]	; (8002c40 <HAL_ADC_Start_DMA+0x1a4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d10e      	bne.n	8002c1c <HAL_ADC_Start_DMA+0x180>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d107      	bne.n	8002c1c <HAL_ADC_Start_DMA+0x180>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002c1a:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000060 	.word	0x20000060
 8002c2c:	431bde83 	.word	0x431bde83
 8002c30:	40012300 	.word	0x40012300
 8002c34:	080030f1 	.word	0x080030f1
 8002c38:	080031ab 	.word	0x080031ab
 8002c3c:	080031c7 	.word	0x080031c7
 8002c40:	40012000 	.word	0x40012000

08002c44 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002c4c:	bf00      	nop
 8002c4e:	370c      	adds	r7, #12
 8002c50:	46bd      	mov	sp, r7
 8002c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c56:	4770      	bx	lr

08002c58 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b083      	sub	sp, #12
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002c88:	bf00      	nop
 8002c8a:	370c      	adds	r7, #12
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b085      	sub	sp, #20
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
 8002c9c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d101      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x1c>
 8002cac:	2302      	movs	r3, #2
 8002cae:	e113      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x244>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b09      	cmp	r3, #9
 8002cbe:	d925      	bls.n	8002d0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68d9      	ldr	r1, [r3, #12]
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4613      	mov	r3, r2
 8002cd0:	005b      	lsls	r3, r3, #1
 8002cd2:	4413      	add	r3, r2
 8002cd4:	3b1e      	subs	r3, #30
 8002cd6:	2207      	movs	r2, #7
 8002cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cdc:	43da      	mvns	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	400a      	ands	r2, r1
 8002ce4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	68d9      	ldr	r1, [r3, #12]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	005b      	lsls	r3, r3, #1
 8002cfc:	4403      	add	r3, r0
 8002cfe:	3b1e      	subs	r3, #30
 8002d00:	409a      	lsls	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	430a      	orrs	r2, r1
 8002d08:	60da      	str	r2, [r3, #12]
 8002d0a:	e022      	b.n	8002d52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	6919      	ldr	r1, [r3, #16]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	b29b      	uxth	r3, r3
 8002d18:	461a      	mov	r2, r3
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	005b      	lsls	r3, r3, #1
 8002d1e:	4413      	add	r3, r2
 8002d20:	2207      	movs	r2, #7
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	400a      	ands	r2, r1
 8002d2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	6919      	ldr	r1, [r3, #16]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	689a      	ldr	r2, [r3, #8]
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	4618      	mov	r0, r3
 8002d42:	4603      	mov	r3, r0
 8002d44:	005b      	lsls	r3, r3, #1
 8002d46:	4403      	add	r3, r0
 8002d48:	409a      	lsls	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b06      	cmp	r3, #6
 8002d58:	d824      	bhi.n	8002da4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685a      	ldr	r2, [r3, #4]
 8002d64:	4613      	mov	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	4413      	add	r3, r2
 8002d6a:	3b05      	subs	r3, #5
 8002d6c:	221f      	movs	r2, #31
 8002d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d72:	43da      	mvns	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	400a      	ands	r2, r1
 8002d7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	4618      	mov	r0, r3
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	4613      	mov	r3, r2
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	4413      	add	r3, r2
 8002d94:	3b05      	subs	r3, #5
 8002d96:	fa00 f203 	lsl.w	r2, r0, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	635a      	str	r2, [r3, #52]	; 0x34
 8002da2:	e04c      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b0c      	cmp	r3, #12
 8002daa:	d824      	bhi.n	8002df6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	4613      	mov	r3, r2
 8002db8:	009b      	lsls	r3, r3, #2
 8002dba:	4413      	add	r3, r2
 8002dbc:	3b23      	subs	r3, #35	; 0x23
 8002dbe:	221f      	movs	r2, #31
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43da      	mvns	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	400a      	ands	r2, r1
 8002dcc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	4618      	mov	r0, r3
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685a      	ldr	r2, [r3, #4]
 8002de0:	4613      	mov	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	3b23      	subs	r3, #35	; 0x23
 8002de8:	fa00 f203 	lsl.w	r2, r0, r3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	430a      	orrs	r2, r1
 8002df2:	631a      	str	r2, [r3, #48]	; 0x30
 8002df4:	e023      	b.n	8002e3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	685a      	ldr	r2, [r3, #4]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	3b41      	subs	r3, #65	; 0x41
 8002e08:	221f      	movs	r2, #31
 8002e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0e:	43da      	mvns	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	400a      	ands	r2, r1
 8002e16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	4618      	mov	r0, r3
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	4613      	mov	r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	4413      	add	r3, r2
 8002e30:	3b41      	subs	r3, #65	; 0x41
 8002e32:	fa00 f203 	lsl.w	r2, r0, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	430a      	orrs	r2, r1
 8002e3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e3e:	4b29      	ldr	r3, [pc, #164]	; (8002ee4 <HAL_ADC_ConfigChannel+0x250>)
 8002e40:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a28      	ldr	r2, [pc, #160]	; (8002ee8 <HAL_ADC_ConfigChannel+0x254>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d10f      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x1d8>
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	2b12      	cmp	r3, #18
 8002e52:	d10b      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	4a1d      	ldr	r2, [pc, #116]	; (8002ee8 <HAL_ADC_ConfigChannel+0x254>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d12b      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x23a>
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4a1c      	ldr	r2, [pc, #112]	; (8002eec <HAL_ADC_ConfigChannel+0x258>)
 8002e7c:	4293      	cmp	r3, r2
 8002e7e:	d003      	beq.n	8002e88 <HAL_ADC_ConfigChannel+0x1f4>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b11      	cmp	r3, #17
 8002e86:	d122      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a11      	ldr	r2, [pc, #68]	; (8002eec <HAL_ADC_ConfigChannel+0x258>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d111      	bne.n	8002ece <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002eaa:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <HAL_ADC_ConfigChannel+0x25c>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a11      	ldr	r2, [pc, #68]	; (8002ef4 <HAL_ADC_ConfigChannel+0x260>)
 8002eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb4:	0c9a      	lsrs	r2, r3, #18
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	009b      	lsls	r3, r3, #2
 8002eba:	4413      	add	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ec0:	e002      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8002ec2:	68bb      	ldr	r3, [r7, #8]
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d1f9      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
}
 8002ed8:	4618      	mov	r0, r3
 8002eda:	3714      	adds	r7, #20
 8002edc:	46bd      	mov	sp, r7
 8002ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee2:	4770      	bx	lr
 8002ee4:	40012300 	.word	0x40012300
 8002ee8:	40012000 	.word	0x40012000
 8002eec:	10000012 	.word	0x10000012
 8002ef0:	20000060 	.word	0x20000060
 8002ef4:	431bde83 	.word	0x431bde83

08002ef8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	b085      	sub	sp, #20
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f00:	4b79      	ldr	r3, [pc, #484]	; (80030e8 <ADC_Init+0x1f0>)
 8002f02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	685a      	ldr	r2, [r3, #4]
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	691b      	ldr	r3, [r3, #16]
 8002f38:	021a      	lsls	r2, r3, #8
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002f50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6859      	ldr	r1, [r3, #4]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689a      	ldr	r2, [r3, #8]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	430a      	orrs	r2, r1
 8002f62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	689a      	ldr	r2, [r3, #8]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6899      	ldr	r1, [r3, #8]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f8a:	4a58      	ldr	r2, [pc, #352]	; (80030ec <ADC_Init+0x1f4>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d022      	beq.n	8002fd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689a      	ldr	r2, [r3, #8]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	6899      	ldr	r1, [r3, #8]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	689a      	ldr	r2, [r3, #8]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	6899      	ldr	r1, [r3, #8]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	e00f      	b.n	8002ff6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002fe4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	689a      	ldr	r2, [r3, #8]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002ff4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689a      	ldr	r2, [r3, #8]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0202 	bic.w	r2, r2, #2
 8003004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	6899      	ldr	r1, [r3, #8]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	7e1b      	ldrb	r3, [r3, #24]
 8003010:	005a      	lsls	r2, r3, #1
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	430a      	orrs	r2, r1
 8003018:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d01b      	beq.n	800305c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	685a      	ldr	r2, [r3, #4]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003032:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003042:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6859      	ldr	r1, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	3b01      	subs	r3, #1
 8003050:	035a      	lsls	r2, r3, #13
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	430a      	orrs	r2, r1
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	e007      	b.n	800306c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800306a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800307a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	69db      	ldr	r3, [r3, #28]
 8003086:	3b01      	subs	r3, #1
 8003088:	051a      	lsls	r2, r3, #20
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	430a      	orrs	r2, r1
 8003090:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	689a      	ldr	r2, [r3, #8]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80030a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	6899      	ldr	r1, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80030ae:	025a      	lsls	r2, r3, #9
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6899      	ldr	r1, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	695b      	ldr	r3, [r3, #20]
 80030d2:	029a      	lsls	r2, r3, #10
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	609a      	str	r2, [r3, #8]
}
 80030dc:	bf00      	nop
 80030de:	3714      	adds	r7, #20
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	40012300 	.word	0x40012300
 80030ec:	0f000001 	.word	0x0f000001

080030f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b084      	sub	sp, #16
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003102:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003106:	2b00      	cmp	r3, #0
 8003108:	d13c      	bne.n	8003184 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d12b      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003128:	2b00      	cmp	r3, #0
 800312a:	d127      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003132:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003136:	2b00      	cmp	r3, #0
 8003138:	d006      	beq.n	8003148 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003144:	2b00      	cmp	r3, #0
 8003146:	d119      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0220 	bic.w	r2, r2, #32
 8003156:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003168:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800316c:	2b00      	cmp	r3, #0
 800316e:	d105      	bne.n	800317c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003174:	f043 0201 	orr.w	r2, r3, #1
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f7ff fd61 	bl	8002c44 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003182:	e00e      	b.n	80031a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003188:	f003 0310 	and.w	r3, r3, #16
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fd75 	bl	8002c80 <HAL_ADC_ErrorCallback>
}
 8003196:	e004      	b.n	80031a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800319c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	4798      	blx	r3
}
 80031a2:	bf00      	nop
 80031a4:	3710      	adds	r7, #16
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b084      	sub	sp, #16
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f7ff fd4d 	bl	8002c58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031be:	bf00      	nop
 80031c0:	3710      	adds	r7, #16
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b084      	sub	sp, #16
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2240      	movs	r2, #64	; 0x40
 80031d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031de:	f043 0204 	orr.w	r2, r3, #4
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f7ff fd4a 	bl	8002c80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80031ec:	bf00      	nop
 80031ee:	3710      	adds	r7, #16
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003206:	4770      	bx	lr

08003208 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f003 0307 	and.w	r3, r3, #7
 8003216:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003218:	4b0c      	ldr	r3, [pc, #48]	; (800324c <__NVIC_SetPriorityGrouping+0x44>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800321e:	68ba      	ldr	r2, [r7, #8]
 8003220:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003224:	4013      	ands	r3, r2
 8003226:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800322c:	68bb      	ldr	r3, [r7, #8]
 800322e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003230:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003238:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800323a:	4a04      	ldr	r2, [pc, #16]	; (800324c <__NVIC_SetPriorityGrouping+0x44>)
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	60d3      	str	r3, [r2, #12]
}
 8003240:	bf00      	nop
 8003242:	3714      	adds	r7, #20
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003254:	4b04      	ldr	r3, [pc, #16]	; (8003268 <__NVIC_GetPriorityGrouping+0x18>)
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	0a1b      	lsrs	r3, r3, #8
 800325a:	f003 0307 	and.w	r3, r3, #7
}
 800325e:	4618      	mov	r0, r3
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	e000ed00 	.word	0xe000ed00

0800326c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800326c:	b480      	push	{r7}
 800326e:	b083      	sub	sp, #12
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800327a:	2b00      	cmp	r3, #0
 800327c:	db0b      	blt.n	8003296 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800327e:	79fb      	ldrb	r3, [r7, #7]
 8003280:	f003 021f 	and.w	r2, r3, #31
 8003284:	4907      	ldr	r1, [pc, #28]	; (80032a4 <__NVIC_EnableIRQ+0x38>)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	095b      	lsrs	r3, r3, #5
 800328c:	2001      	movs	r0, #1
 800328e:	fa00 f202 	lsl.w	r2, r0, r2
 8003292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	e000e100 	.word	0xe000e100

080032a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	4603      	mov	r3, r0
 80032b0:	6039      	str	r1, [r7, #0]
 80032b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	db0a      	blt.n	80032d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	b2da      	uxtb	r2, r3
 80032c0:	490c      	ldr	r1, [pc, #48]	; (80032f4 <__NVIC_SetPriority+0x4c>)
 80032c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c6:	0112      	lsls	r2, r2, #4
 80032c8:	b2d2      	uxtb	r2, r2
 80032ca:	440b      	add	r3, r1
 80032cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032d0:	e00a      	b.n	80032e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	b2da      	uxtb	r2, r3
 80032d6:	4908      	ldr	r1, [pc, #32]	; (80032f8 <__NVIC_SetPriority+0x50>)
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	f003 030f 	and.w	r3, r3, #15
 80032de:	3b04      	subs	r3, #4
 80032e0:	0112      	lsls	r2, r2, #4
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	440b      	add	r3, r1
 80032e6:	761a      	strb	r2, [r3, #24]
}
 80032e8:	bf00      	nop
 80032ea:	370c      	adds	r7, #12
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	e000e100 	.word	0xe000e100
 80032f8:	e000ed00 	.word	0xe000ed00

080032fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b089      	sub	sp, #36	; 0x24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	f003 0307 	and.w	r3, r3, #7
 800330e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003310:	69fb      	ldr	r3, [r7, #28]
 8003312:	f1c3 0307 	rsb	r3, r3, #7
 8003316:	2b04      	cmp	r3, #4
 8003318:	bf28      	it	cs
 800331a:	2304      	movcs	r3, #4
 800331c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	3304      	adds	r3, #4
 8003322:	2b06      	cmp	r3, #6
 8003324:	d902      	bls.n	800332c <NVIC_EncodePriority+0x30>
 8003326:	69fb      	ldr	r3, [r7, #28]
 8003328:	3b03      	subs	r3, #3
 800332a:	e000      	b.n	800332e <NVIC_EncodePriority+0x32>
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003330:	f04f 32ff 	mov.w	r2, #4294967295
 8003334:	69bb      	ldr	r3, [r7, #24]
 8003336:	fa02 f303 	lsl.w	r3, r2, r3
 800333a:	43da      	mvns	r2, r3
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	401a      	ands	r2, r3
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003344:	f04f 31ff 	mov.w	r1, #4294967295
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	fa01 f303 	lsl.w	r3, r1, r3
 800334e:	43d9      	mvns	r1, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003354:	4313      	orrs	r3, r2
         );
}
 8003356:	4618      	mov	r0, r3
 8003358:	3724      	adds	r7, #36	; 0x24
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
	...

08003364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	3b01      	subs	r3, #1
 8003370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003374:	d301      	bcc.n	800337a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003376:	2301      	movs	r3, #1
 8003378:	e00f      	b.n	800339a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800337a:	4a0a      	ldr	r2, [pc, #40]	; (80033a4 <SysTick_Config+0x40>)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003382:	210f      	movs	r1, #15
 8003384:	f04f 30ff 	mov.w	r0, #4294967295
 8003388:	f7ff ff8e 	bl	80032a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800338c:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <SysTick_Config+0x40>)
 800338e:	2200      	movs	r2, #0
 8003390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003392:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <SysTick_Config+0x40>)
 8003394:	2207      	movs	r2, #7
 8003396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003398:	2300      	movs	r3, #0
}
 800339a:	4618      	mov	r0, r3
 800339c:	3708      	adds	r7, #8
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	e000e010 	.word	0xe000e010

080033a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f7ff ff29 	bl	8003208 <__NVIC_SetPriorityGrouping>
}
 80033b6:	bf00      	nop
 80033b8:	3708      	adds	r7, #8
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}

080033be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033be:	b580      	push	{r7, lr}
 80033c0:	b086      	sub	sp, #24
 80033c2:	af00      	add	r7, sp, #0
 80033c4:	4603      	mov	r3, r0
 80033c6:	60b9      	str	r1, [r7, #8]
 80033c8:	607a      	str	r2, [r7, #4]
 80033ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033d0:	f7ff ff3e 	bl	8003250 <__NVIC_GetPriorityGrouping>
 80033d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	6978      	ldr	r0, [r7, #20]
 80033dc:	f7ff ff8e 	bl	80032fc <NVIC_EncodePriority>
 80033e0:	4602      	mov	r2, r0
 80033e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033e6:	4611      	mov	r1, r2
 80033e8:	4618      	mov	r0, r3
 80033ea:	f7ff ff5d 	bl	80032a8 <__NVIC_SetPriority>
}
 80033ee:	bf00      	nop
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b082      	sub	sp, #8
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	4603      	mov	r3, r0
 80033fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff ff31 	bl	800326c <__NVIC_EnableIRQ>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b082      	sub	sp, #8
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f7ff ffa2 	bl	8003364 <SysTick_Config>
 8003420:	4603      	mov	r3, r0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
	...

0800342c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b086      	sub	sp, #24
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003434:	2300      	movs	r3, #0
 8003436:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003438:	f7ff f97e 	bl	8002738 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e099      	b.n	800357c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2200      	movs	r2, #0
 800344c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 0201 	bic.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003468:	e00f      	b.n	800348a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800346a:	f7ff f965 	bl	8002738 <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	2b05      	cmp	r3, #5
 8003476:	d908      	bls.n	800348a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2220      	movs	r2, #32
 800347c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2203      	movs	r2, #3
 8003482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e078      	b.n	800357c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0301 	and.w	r3, r3, #1
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e8      	bne.n	800346a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80034a0:	697a      	ldr	r2, [r7, #20]
 80034a2:	4b38      	ldr	r3, [pc, #224]	; (8003584 <HAL_DMA_Init+0x158>)
 80034a4:	4013      	ands	r3, r2
 80034a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685a      	ldr	r2, [r3, #4]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80034c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	699b      	ldr	r3, [r3, #24]
 80034c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6a1b      	ldr	r3, [r3, #32]
 80034d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e0:	2b04      	cmp	r3, #4
 80034e2:	d107      	bne.n	80034f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ec:	4313      	orrs	r3, r2
 80034ee:	697a      	ldr	r2, [r7, #20]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	f023 0307 	bic.w	r3, r3, #7
 800350a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	697a      	ldr	r2, [r7, #20]
 8003512:	4313      	orrs	r3, r2
 8003514:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351a:	2b04      	cmp	r3, #4
 800351c:	d117      	bne.n	800354e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	4313      	orrs	r3, r2
 8003526:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800352c:	2b00      	cmp	r3, #0
 800352e:	d00e      	beq.n	800354e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 fa6f 	bl	8003a14 <DMA_CheckFifoParam>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d008      	beq.n	800354e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2240      	movs	r2, #64	; 0x40
 8003540:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800354a:	2301      	movs	r3, #1
 800354c:	e016      	b.n	800357c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	697a      	ldr	r2, [r7, #20]
 8003554:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fa26 	bl	80039a8 <DMA_CalcBaseAndBitshift>
 800355c:	4603      	mov	r3, r0
 800355e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003564:	223f      	movs	r2, #63	; 0x3f
 8003566:	409a      	lsls	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2200      	movs	r2, #0
 8003570:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2201      	movs	r2, #1
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800357a:	2300      	movs	r3, #0
}
 800357c:	4618      	mov	r0, r3
 800357e:	3718      	adds	r7, #24
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	f010803f 	.word	0xf010803f

08003588 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b086      	sub	sp, #24
 800358c:	af00      	add	r7, sp, #0
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	607a      	str	r2, [r7, #4]
 8003594:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003596:	2300      	movs	r3, #0
 8003598:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800359e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d101      	bne.n	80035ae <HAL_DMA_Start_IT+0x26>
 80035aa:	2302      	movs	r3, #2
 80035ac:	e040      	b.n	8003630 <HAL_DMA_Start_IT+0xa8>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	2b01      	cmp	r3, #1
 80035c0:	d12f      	bne.n	8003622 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2202      	movs	r2, #2
 80035c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	68b9      	ldr	r1, [r7, #8]
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 f9b8 	bl	800394c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e0:	223f      	movs	r2, #63	; 0x3f
 80035e2:	409a      	lsls	r2, r3
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0216 	orr.w	r2, r2, #22
 80035f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d007      	beq.n	8003610 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f042 0208 	orr.w	r2, r2, #8
 800360e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
 8003620:	e005      	b.n	800362e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800362a:	2302      	movs	r3, #2
 800362c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800362e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003630:	4618      	mov	r0, r3
 8003632:	3718      	adds	r7, #24
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003644:	4b92      	ldr	r3, [pc, #584]	; (8003890 <HAL_DMA_IRQHandler+0x258>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a92      	ldr	r2, [pc, #584]	; (8003894 <HAL_DMA_IRQHandler+0x25c>)
 800364a:	fba2 2303 	umull	r2, r3, r2, r3
 800364e:	0a9b      	lsrs	r3, r3, #10
 8003650:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003656:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003658:	693b      	ldr	r3, [r7, #16]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003662:	2208      	movs	r2, #8
 8003664:	409a      	lsls	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	4013      	ands	r3, r2
 800366a:	2b00      	cmp	r3, #0
 800366c:	d01a      	beq.n	80036a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0304 	and.w	r3, r3, #4
 8003678:	2b00      	cmp	r3, #0
 800367a:	d013      	beq.n	80036a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f022 0204 	bic.w	r2, r2, #4
 800368a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003690:	2208      	movs	r2, #8
 8003692:	409a      	lsls	r2, r3
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369c:	f043 0201 	orr.w	r2, r3, #1
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036a8:	2201      	movs	r2, #1
 80036aa:	409a      	lsls	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d012      	beq.n	80036da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	695b      	ldr	r3, [r3, #20]
 80036ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00b      	beq.n	80036da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036c6:	2201      	movs	r2, #1
 80036c8:	409a      	lsls	r2, r3
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036d2:	f043 0202 	orr.w	r2, r3, #2
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036de:	2204      	movs	r2, #4
 80036e0:	409a      	lsls	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d012      	beq.n	8003710 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d00b      	beq.n	8003710 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fc:	2204      	movs	r2, #4
 80036fe:	409a      	lsls	r2, r3
 8003700:	693b      	ldr	r3, [r7, #16]
 8003702:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003708:	f043 0204 	orr.w	r2, r3, #4
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003714:	2210      	movs	r2, #16
 8003716:	409a      	lsls	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4013      	ands	r3, r2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d043      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	2b00      	cmp	r3, #0
 800372c:	d03c      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003732:	2210      	movs	r2, #16
 8003734:	409a      	lsls	r2, r3
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d018      	beq.n	800377a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d108      	bne.n	8003768 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	2b00      	cmp	r3, #0
 800375c:	d024      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	4798      	blx	r3
 8003766:	e01f      	b.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800376c:	2b00      	cmp	r3, #0
 800376e:	d01b      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003774:	6878      	ldr	r0, [r7, #4]
 8003776:	4798      	blx	r3
 8003778:	e016      	b.n	80037a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003784:	2b00      	cmp	r3, #0
 8003786:	d107      	bne.n	8003798 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0208 	bic.w	r2, r2, #8
 8003796:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ac:	2220      	movs	r2, #32
 80037ae:	409a      	lsls	r2, r3
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	4013      	ands	r3, r2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	f000 808e 	beq.w	80038d6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 8086 	beq.w	80038d6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ce:	2220      	movs	r2, #32
 80037d0:	409a      	lsls	r2, r3
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b05      	cmp	r3, #5
 80037e0:	d136      	bne.n	8003850 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 0216 	bic.w	r2, r2, #22
 80037f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	695a      	ldr	r2, [r3, #20]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003800:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	2b00      	cmp	r3, #0
 8003808:	d103      	bne.n	8003812 <HAL_DMA_IRQHandler+0x1da>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 0208 	bic.w	r2, r2, #8
 8003820:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003826:	223f      	movs	r2, #63	; 0x3f
 8003828:	409a      	lsls	r2, r3
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003842:	2b00      	cmp	r3, #0
 8003844:	d07d      	beq.n	8003942 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800384a:	6878      	ldr	r0, [r7, #4]
 800384c:	4798      	blx	r3
        }
        return;
 800384e:	e078      	b.n	8003942 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01c      	beq.n	8003898 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d108      	bne.n	800387e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003870:	2b00      	cmp	r3, #0
 8003872:	d030      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	4798      	blx	r3
 800387c:	e02b      	b.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003882:	2b00      	cmp	r3, #0
 8003884:	d027      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	4798      	blx	r3
 800388e:	e022      	b.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
 8003890:	20000060 	.word	0x20000060
 8003894:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d10f      	bne.n	80038c6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0210 	bic.w	r2, r2, #16
 80038b4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2201      	movs	r2, #1
 80038c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d003      	beq.n	80038d6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d032      	beq.n	8003944 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d022      	beq.n	8003930 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2205      	movs	r2, #5
 80038ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681a      	ldr	r2, [r3, #0]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f022 0201 	bic.w	r2, r2, #1
 8003900:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	3301      	adds	r3, #1
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	429a      	cmp	r2, r3
 800390c:	d307      	bcc.n	800391e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d1f2      	bne.n	8003902 <HAL_DMA_IRQHandler+0x2ca>
 800391c:	e000      	b.n	8003920 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800391e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d005      	beq.n	8003944 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	4798      	blx	r3
 8003940:	e000      	b.n	8003944 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003942:	bf00      	nop
    }
  }
}
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop

0800394c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
 8003958:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003968:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	683a      	ldr	r2, [r7, #0]
 8003970:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	2b40      	cmp	r3, #64	; 0x40
 8003978:	d108      	bne.n	800398c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	68ba      	ldr	r2, [r7, #8]
 8003988:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800398a:	e007      	b.n	800399c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	68ba      	ldr	r2, [r7, #8]
 8003992:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	687a      	ldr	r2, [r7, #4]
 800399a:	60da      	str	r2, [r3, #12]
}
 800399c:	bf00      	nop
 800399e:	3714      	adds	r7, #20
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	3b10      	subs	r3, #16
 80039b8:	4a14      	ldr	r2, [pc, #80]	; (8003a0c <DMA_CalcBaseAndBitshift+0x64>)
 80039ba:	fba2 2303 	umull	r2, r3, r2, r3
 80039be:	091b      	lsrs	r3, r3, #4
 80039c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80039c2:	4a13      	ldr	r2, [pc, #76]	; (8003a10 <DMA_CalcBaseAndBitshift+0x68>)
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	4413      	add	r3, r2
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	461a      	mov	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b03      	cmp	r3, #3
 80039d4:	d909      	bls.n	80039ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039de:	f023 0303 	bic.w	r3, r3, #3
 80039e2:	1d1a      	adds	r2, r3, #4
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	659a      	str	r2, [r3, #88]	; 0x58
 80039e8:	e007      	b.n	80039fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80039f2:	f023 0303 	bic.w	r3, r3, #3
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3714      	adds	r7, #20
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	aaaaaaab 	.word	0xaaaaaaab
 8003a10:	08011b54 	.word	0x08011b54

08003a14 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a24:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	699b      	ldr	r3, [r3, #24]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d11f      	bne.n	8003a6e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2b03      	cmp	r3, #3
 8003a32:	d855      	bhi.n	8003ae0 <DMA_CheckFifoParam+0xcc>
 8003a34:	a201      	add	r2, pc, #4	; (adr r2, 8003a3c <DMA_CheckFifoParam+0x28>)
 8003a36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a3a:	bf00      	nop
 8003a3c:	08003a4d 	.word	0x08003a4d
 8003a40:	08003a5f 	.word	0x08003a5f
 8003a44:	08003a4d 	.word	0x08003a4d
 8003a48:	08003ae1 	.word	0x08003ae1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d045      	beq.n	8003ae4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a5c:	e042      	b.n	8003ae4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a62:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003a66:	d13f      	bne.n	8003ae8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003a68:	2301      	movs	r3, #1
 8003a6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a6c:	e03c      	b.n	8003ae8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003a76:	d121      	bne.n	8003abc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003a78:	68bb      	ldr	r3, [r7, #8]
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d836      	bhi.n	8003aec <DMA_CheckFifoParam+0xd8>
 8003a7e:	a201      	add	r2, pc, #4	; (adr r2, 8003a84 <DMA_CheckFifoParam+0x70>)
 8003a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a84:	08003a95 	.word	0x08003a95
 8003a88:	08003a9b 	.word	0x08003a9b
 8003a8c:	08003a95 	.word	0x08003a95
 8003a90:	08003aad 	.word	0x08003aad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	73fb      	strb	r3, [r7, #15]
      break;
 8003a98:	e02f      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d024      	beq.n	8003af0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aaa:	e021      	b.n	8003af0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003ab4:	d11e      	bne.n	8003af4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003aba:	e01b      	b.n	8003af4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d902      	bls.n	8003ac8 <DMA_CheckFifoParam+0xb4>
 8003ac2:	2b03      	cmp	r3, #3
 8003ac4:	d003      	beq.n	8003ace <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ac6:	e018      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	73fb      	strb	r3, [r7, #15]
      break;
 8003acc:	e015      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ad2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00e      	beq.n	8003af8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	73fb      	strb	r3, [r7, #15]
      break;
 8003ade:	e00b      	b.n	8003af8 <DMA_CheckFifoParam+0xe4>
      break;
 8003ae0:	bf00      	nop
 8003ae2:	e00a      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;
 8003ae4:	bf00      	nop
 8003ae6:	e008      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;
 8003ae8:	bf00      	nop
 8003aea:	e006      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;
 8003aec:	bf00      	nop
 8003aee:	e004      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;
 8003af0:	bf00      	nop
 8003af2:	e002      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;   
 8003af4:	bf00      	nop
 8003af6:	e000      	b.n	8003afa <DMA_CheckFifoParam+0xe6>
      break;
 8003af8:	bf00      	nop
    }
  } 
  
  return status; 
 8003afa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003afc:	4618      	mov	r0, r3
 8003afe:	3714      	adds	r7, #20
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b089      	sub	sp, #36	; 0x24
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
 8003b10:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1e:	2300      	movs	r3, #0
 8003b20:	61fb      	str	r3, [r7, #28]
 8003b22:	e159      	b.n	8003dd8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b24:	2201      	movs	r2, #1
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	697a      	ldr	r2, [r7, #20]
 8003b34:	4013      	ands	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	f040 8148 	bne.w	8003dd2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	685b      	ldr	r3, [r3, #4]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d00b      	beq.n	8003b62 <HAL_GPIO_Init+0x5a>
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d007      	beq.n	8003b62 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003b56:	2b11      	cmp	r3, #17
 8003b58:	d003      	beq.n	8003b62 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003b5a:	683b      	ldr	r3, [r7, #0]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b12      	cmp	r3, #18
 8003b60:	d130      	bne.n	8003bc4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	005b      	lsls	r3, r3, #1
 8003b6c:	2203      	movs	r2, #3
 8003b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	69ba      	ldr	r2, [r7, #24]
 8003b76:	4013      	ands	r3, r2
 8003b78:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	68da      	ldr	r2, [r3, #12]
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	005b      	lsls	r3, r3, #1
 8003b82:	fa02 f303 	lsl.w	r3, r2, r3
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	69ba      	ldr	r2, [r7, #24]
 8003b90:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b98:	2201      	movs	r2, #1
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003ba0:	43db      	mvns	r3, r3
 8003ba2:	69ba      	ldr	r2, [r7, #24]
 8003ba4:	4013      	ands	r3, r2
 8003ba6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	091b      	lsrs	r3, r3, #4
 8003bae:	f003 0201 	and.w	r2, r3, #1
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	69ba      	ldr	r2, [r7, #24]
 8003bc2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	2203      	movs	r2, #3
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d003      	beq.n	8003c04 <HAL_GPIO_Init+0xfc>
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	2b12      	cmp	r3, #18
 8003c02:	d123      	bne.n	8003c4c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	08da      	lsrs	r2, r3, #3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3208      	adds	r2, #8
 8003c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	220f      	movs	r2, #15
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	43db      	mvns	r3, r3
 8003c22:	69ba      	ldr	r2, [r7, #24]
 8003c24:	4013      	ands	r3, r2
 8003c26:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	691a      	ldr	r2, [r3, #16]
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f003 0307 	and.w	r3, r3, #7
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	fa02 f303 	lsl.w	r3, r2, r3
 8003c38:	69ba      	ldr	r2, [r7, #24]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c3e:	69fb      	ldr	r3, [r7, #28]
 8003c40:	08da      	lsrs	r2, r3, #3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	3208      	adds	r2, #8
 8003c46:	69b9      	ldr	r1, [r7, #24]
 8003c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	005b      	lsls	r3, r3, #1
 8003c56:	2203      	movs	r2, #3
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	69ba      	ldr	r2, [r7, #24]
 8003c60:	4013      	ands	r3, r2
 8003c62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	f003 0203 	and.w	r2, r3, #3
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	005b      	lsls	r3, r3, #1
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	69ba      	ldr	r2, [r7, #24]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69ba      	ldr	r2, [r7, #24]
 8003c7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	f000 80a2 	beq.w	8003dd2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8e:	2300      	movs	r3, #0
 8003c90:	60fb      	str	r3, [r7, #12]
 8003c92:	4b56      	ldr	r3, [pc, #344]	; (8003dec <HAL_GPIO_Init+0x2e4>)
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	4a55      	ldr	r2, [pc, #340]	; (8003dec <HAL_GPIO_Init+0x2e4>)
 8003c98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c9c:	6453      	str	r3, [r2, #68]	; 0x44
 8003c9e:	4b53      	ldr	r3, [pc, #332]	; (8003dec <HAL_GPIO_Init+0x2e4>)
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ca2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ca6:	60fb      	str	r3, [r7, #12]
 8003ca8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003caa:	4a51      	ldr	r2, [pc, #324]	; (8003df0 <HAL_GPIO_Init+0x2e8>)
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	089b      	lsrs	r3, r3, #2
 8003cb0:	3302      	adds	r3, #2
 8003cb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cb8:	69fb      	ldr	r3, [r7, #28]
 8003cba:	f003 0303 	and.w	r3, r3, #3
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	220f      	movs	r2, #15
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43db      	mvns	r3, r3
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	4013      	ands	r3, r2
 8003ccc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a48      	ldr	r2, [pc, #288]	; (8003df4 <HAL_GPIO_Init+0x2ec>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d019      	beq.n	8003d0a <HAL_GPIO_Init+0x202>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	4a47      	ldr	r2, [pc, #284]	; (8003df8 <HAL_GPIO_Init+0x2f0>)
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	d013      	beq.n	8003d06 <HAL_GPIO_Init+0x1fe>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a46      	ldr	r2, [pc, #280]	; (8003dfc <HAL_GPIO_Init+0x2f4>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d00d      	beq.n	8003d02 <HAL_GPIO_Init+0x1fa>
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	4a45      	ldr	r2, [pc, #276]	; (8003e00 <HAL_GPIO_Init+0x2f8>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d007      	beq.n	8003cfe <HAL_GPIO_Init+0x1f6>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	4a44      	ldr	r2, [pc, #272]	; (8003e04 <HAL_GPIO_Init+0x2fc>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d101      	bne.n	8003cfa <HAL_GPIO_Init+0x1f2>
 8003cf6:	2304      	movs	r3, #4
 8003cf8:	e008      	b.n	8003d0c <HAL_GPIO_Init+0x204>
 8003cfa:	2307      	movs	r3, #7
 8003cfc:	e006      	b.n	8003d0c <HAL_GPIO_Init+0x204>
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e004      	b.n	8003d0c <HAL_GPIO_Init+0x204>
 8003d02:	2302      	movs	r3, #2
 8003d04:	e002      	b.n	8003d0c <HAL_GPIO_Init+0x204>
 8003d06:	2301      	movs	r3, #1
 8003d08:	e000      	b.n	8003d0c <HAL_GPIO_Init+0x204>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	69fa      	ldr	r2, [r7, #28]
 8003d0e:	f002 0203 	and.w	r2, r2, #3
 8003d12:	0092      	lsls	r2, r2, #2
 8003d14:	4093      	lsls	r3, r2
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d1c:	4934      	ldr	r1, [pc, #208]	; (8003df0 <HAL_GPIO_Init+0x2e8>)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	089b      	lsrs	r3, r3, #2
 8003d22:	3302      	adds	r3, #2
 8003d24:	69ba      	ldr	r2, [r7, #24]
 8003d26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003d2a:	4b37      	ldr	r3, [pc, #220]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	43db      	mvns	r3, r3
 8003d34:	69ba      	ldr	r2, [r7, #24]
 8003d36:	4013      	ands	r3, r2
 8003d38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003d4e:	4a2e      	ldr	r2, [pc, #184]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003d50:	69bb      	ldr	r3, [r7, #24]
 8003d52:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003d54:	4b2c      	ldr	r3, [pc, #176]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	43db      	mvns	r3, r3
 8003d5e:	69ba      	ldr	r2, [r7, #24]
 8003d60:	4013      	ands	r3, r2
 8003d62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003d78:	4a23      	ldr	r2, [pc, #140]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d7e:	4b22      	ldr	r3, [pc, #136]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003d80:	689b      	ldr	r3, [r3, #8]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	43db      	mvns	r3, r3
 8003d88:	69ba      	ldr	r2, [r7, #24]
 8003d8a:	4013      	ands	r3, r2
 8003d8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003da2:	4a19      	ldr	r2, [pc, #100]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003da8:	4b17      	ldr	r3, [pc, #92]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	43db      	mvns	r3, r3
 8003db2:	69ba      	ldr	r2, [r7, #24]
 8003db4:	4013      	ands	r3, r2
 8003db6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d003      	beq.n	8003dcc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003dc4:	69ba      	ldr	r2, [r7, #24]
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003dcc:	4a0e      	ldr	r2, [pc, #56]	; (8003e08 <HAL_GPIO_Init+0x300>)
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003dd2:	69fb      	ldr	r3, [r7, #28]
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	61fb      	str	r3, [r7, #28]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	2b0f      	cmp	r3, #15
 8003ddc:	f67f aea2 	bls.w	8003b24 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003de0:	bf00      	nop
 8003de2:	3724      	adds	r7, #36	; 0x24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	40023800 	.word	0x40023800
 8003df0:	40013800 	.word	0x40013800
 8003df4:	40020000 	.word	0x40020000
 8003df8:	40020400 	.word	0x40020400
 8003dfc:	40020800 	.word	0x40020800
 8003e00:	40020c00 	.word	0x40020c00
 8003e04:	40021000 	.word	0x40021000
 8003e08:	40013c00 	.word	0x40013c00

08003e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	807b      	strh	r3, [r7, #2]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e1c:	787b      	ldrb	r3, [r7, #1]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e22:	887a      	ldrh	r2, [r7, #2]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e28:	e003      	b.n	8003e32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e2a:	887b      	ldrh	r3, [r7, #2]
 8003e2c:	041a      	lsls	r2, r3, #16
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	619a      	str	r2, [r3, #24]
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003e3e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e40:	b08f      	sub	sp, #60	; 0x3c
 8003e42:	af0a      	add	r7, sp, #40	; 0x28
 8003e44:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d101      	bne.n	8003e50 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e10f      	b.n	8004070 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d106      	bne.n	8003e70 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f005 fe2e 	bl	8009acc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2203      	movs	r2, #3
 8003e74:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d102      	bne.n	8003e8a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f002 fdcb 	bl	8006a2a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	603b      	str	r3, [r7, #0]
 8003e9a:	687e      	ldr	r6, [r7, #4]
 8003e9c:	466d      	mov	r5, sp
 8003e9e:	f106 0410 	add.w	r4, r6, #16
 8003ea2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ea4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ea6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ea8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003eaa:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003eae:	e885 0003 	stmia.w	r5, {r0, r1}
 8003eb2:	1d33      	adds	r3, r6, #4
 8003eb4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003eb6:	6838      	ldr	r0, [r7, #0]
 8003eb8:	f002 fca3 	bl	8006802 <USB_CoreInit>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d005      	beq.n	8003ece <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2202      	movs	r2, #2
 8003ec6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003eca:	2301      	movs	r3, #1
 8003ecc:	e0d0      	b.n	8004070 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f002 fdb9 	bl	8006a4c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003eda:	2300      	movs	r3, #0
 8003edc:	73fb      	strb	r3, [r7, #15]
 8003ede:	e04a      	b.n	8003f76 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003ee0:	7bfa      	ldrb	r2, [r7, #15]
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	00db      	lsls	r3, r3, #3
 8003ee8:	1a9b      	subs	r3, r3, r2
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	333d      	adds	r3, #61	; 0x3d
 8003ef0:	2201      	movs	r2, #1
 8003ef2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003ef4:	7bfa      	ldrb	r2, [r7, #15]
 8003ef6:	6879      	ldr	r1, [r7, #4]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	00db      	lsls	r3, r3, #3
 8003efc:	1a9b      	subs	r3, r3, r2
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	440b      	add	r3, r1
 8003f02:	333c      	adds	r3, #60	; 0x3c
 8003f04:	7bfa      	ldrb	r2, [r7, #15]
 8003f06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f08:	7bfa      	ldrb	r2, [r7, #15]
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
 8003f0c:	b298      	uxth	r0, r3
 8003f0e:	6879      	ldr	r1, [r7, #4]
 8003f10:	4613      	mov	r3, r2
 8003f12:	00db      	lsls	r3, r3, #3
 8003f14:	1a9b      	subs	r3, r3, r2
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	3342      	adds	r3, #66	; 0x42
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003f20:	7bfa      	ldrb	r2, [r7, #15]
 8003f22:	6879      	ldr	r1, [r7, #4]
 8003f24:	4613      	mov	r3, r2
 8003f26:	00db      	lsls	r3, r3, #3
 8003f28:	1a9b      	subs	r3, r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	440b      	add	r3, r1
 8003f2e:	333f      	adds	r3, #63	; 0x3f
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003f34:	7bfa      	ldrb	r2, [r7, #15]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	3344      	adds	r3, #68	; 0x44
 8003f44:	2200      	movs	r2, #0
 8003f46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003f48:	7bfa      	ldrb	r2, [r7, #15]
 8003f4a:	6879      	ldr	r1, [r7, #4]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	1a9b      	subs	r3, r3, r2
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	440b      	add	r3, r1
 8003f56:	3348      	adds	r3, #72	; 0x48
 8003f58:	2200      	movs	r2, #0
 8003f5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003f5c:	7bfa      	ldrb	r2, [r7, #15]
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	4613      	mov	r3, r2
 8003f62:	00db      	lsls	r3, r3, #3
 8003f64:	1a9b      	subs	r3, r3, r2
 8003f66:	009b      	lsls	r3, r3, #2
 8003f68:	440b      	add	r3, r1
 8003f6a:	3350      	adds	r3, #80	; 0x50
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f70:	7bfb      	ldrb	r3, [r7, #15]
 8003f72:	3301      	adds	r3, #1
 8003f74:	73fb      	strb	r3, [r7, #15]
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d3af      	bcc.n	8003ee0 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f80:	2300      	movs	r3, #0
 8003f82:	73fb      	strb	r3, [r7, #15]
 8003f84:	e044      	b.n	8004010 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f86:	7bfa      	ldrb	r2, [r7, #15]
 8003f88:	6879      	ldr	r1, [r7, #4]
 8003f8a:	4613      	mov	r3, r2
 8003f8c:	00db      	lsls	r3, r3, #3
 8003f8e:	1a9b      	subs	r3, r3, r2
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	440b      	add	r3, r1
 8003f94:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003f98:	2200      	movs	r2, #0
 8003f9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f9c:	7bfa      	ldrb	r2, [r7, #15]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	1a9b      	subs	r3, r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003fae:	7bfa      	ldrb	r2, [r7, #15]
 8003fb0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003fb2:	7bfa      	ldrb	r2, [r7, #15]
 8003fb4:	6879      	ldr	r1, [r7, #4]
 8003fb6:	4613      	mov	r3, r2
 8003fb8:	00db      	lsls	r3, r3, #3
 8003fba:	1a9b      	subs	r3, r3, r2
 8003fbc:	009b      	lsls	r3, r3, #2
 8003fbe:	440b      	add	r3, r1
 8003fc0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003fc8:	7bfa      	ldrb	r2, [r7, #15]
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	1a9b      	subs	r3, r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003fda:	2200      	movs	r2, #0
 8003fdc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003fde:	7bfa      	ldrb	r2, [r7, #15]
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	009b      	lsls	r3, r3, #2
 8003fea:	440b      	add	r3, r1
 8003fec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003ff4:	7bfa      	ldrb	r2, [r7, #15]
 8003ff6:	6879      	ldr	r1, [r7, #4]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	00db      	lsls	r3, r3, #3
 8003ffc:	1a9b      	subs	r3, r3, r2
 8003ffe:	009b      	lsls	r3, r3, #2
 8004000:	440b      	add	r3, r1
 8004002:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800400a:	7bfb      	ldrb	r3, [r7, #15]
 800400c:	3301      	adds	r3, #1
 800400e:	73fb      	strb	r3, [r7, #15]
 8004010:	7bfa      	ldrb	r2, [r7, #15]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	429a      	cmp	r2, r3
 8004018:	d3b5      	bcc.n	8003f86 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	603b      	str	r3, [r7, #0]
 8004020:	687e      	ldr	r6, [r7, #4]
 8004022:	466d      	mov	r5, sp
 8004024:	f106 0410 	add.w	r4, r6, #16
 8004028:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800402a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800402c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800402e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004030:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004034:	e885 0003 	stmia.w	r5, {r0, r1}
 8004038:	1d33      	adds	r3, r6, #4
 800403a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800403c:	6838      	ldr	r0, [r7, #0]
 800403e:	f002 fd2f 	bl	8006aa0 <USB_DevInit>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d005      	beq.n	8004054 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2202      	movs	r2, #2
 800404c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e00d      	b.n	8004070 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f003 fd77 	bl	8007b5c <USB_DevDisconnect>

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3714      	adds	r7, #20
 8004074:	46bd      	mov	sp, r7
 8004076:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004078 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800408c:	2b01      	cmp	r3, #1
 800408e:	d101      	bne.n	8004094 <HAL_PCD_Start+0x1c>
 8004090:	2302      	movs	r3, #2
 8004092:	e020      	b.n	80040d6 <HAL_PCD_Start+0x5e>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d109      	bne.n	80040b8 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d005      	beq.n	80040b8 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4618      	mov	r0, r3
 80040be:	f002 fca3 	bl	8006a08 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4618      	mov	r0, r3
 80040c8:	f003 fd27 	bl	8007b1a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3710      	adds	r7, #16
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}

080040de <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80040de:	b590      	push	{r4, r7, lr}
 80040e0:	b08d      	sub	sp, #52	; 0x34
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040ec:	6a3b      	ldr	r3, [r7, #32]
 80040ee:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f003 fde5 	bl	8007cc4 <USB_GetMode>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f040 839d 	bne.w	800483c <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4618      	mov	r0, r3
 8004108:	f003 fd49 	bl	8007b9e <USB_ReadInterrupts>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	f000 8393 	beq.w	800483a <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4618      	mov	r0, r3
 800411a:	f003 fd40 	bl	8007b9e <USB_ReadInterrupts>
 800411e:	4603      	mov	r3, r0
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b02      	cmp	r3, #2
 8004126:	d107      	bne.n	8004138 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	695a      	ldr	r2, [r3, #20]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f002 0202 	and.w	r2, r2, #2
 8004136:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4618      	mov	r0, r3
 800413e:	f003 fd2e 	bl	8007b9e <USB_ReadInterrupts>
 8004142:	4603      	mov	r3, r0
 8004144:	f003 0310 	and.w	r3, r3, #16
 8004148:	2b10      	cmp	r3, #16
 800414a:	d161      	bne.n	8004210 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	699a      	ldr	r2, [r3, #24]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 0210 	bic.w	r2, r2, #16
 800415a:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8004162:	69bb      	ldr	r3, [r7, #24]
 8004164:	f003 020f 	and.w	r2, r3, #15
 8004168:	4613      	mov	r3, r2
 800416a:	00db      	lsls	r3, r3, #3
 800416c:	1a9b      	subs	r3, r3, r2
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	4413      	add	r3, r2
 8004178:	3304      	adds	r3, #4
 800417a:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	0c5b      	lsrs	r3, r3, #17
 8004180:	f003 030f 	and.w	r3, r3, #15
 8004184:	2b02      	cmp	r3, #2
 8004186:	d124      	bne.n	80041d2 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004188:	69ba      	ldr	r2, [r7, #24]
 800418a:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800418e:	4013      	ands	r3, r2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d035      	beq.n	8004200 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004198:	69bb      	ldr	r3, [r7, #24]
 800419a:	091b      	lsrs	r3, r3, #4
 800419c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800419e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	461a      	mov	r2, r3
 80041a6:	6a38      	ldr	r0, [r7, #32]
 80041a8:	f003 fb94 	bl	80078d4 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041ac:	697b      	ldr	r3, [r7, #20]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	091b      	lsrs	r3, r3, #4
 80041b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041b8:	441a      	add	r2, r3
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	699a      	ldr	r2, [r3, #24]
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	091b      	lsrs	r3, r3, #4
 80041c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041ca:	441a      	add	r2, r3
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	619a      	str	r2, [r3, #24]
 80041d0:	e016      	b.n	8004200 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80041d2:	69bb      	ldr	r3, [r7, #24]
 80041d4:	0c5b      	lsrs	r3, r3, #17
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	2b06      	cmp	r3, #6
 80041dc:	d110      	bne.n	8004200 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80041e4:	2208      	movs	r2, #8
 80041e6:	4619      	mov	r1, r3
 80041e8:	6a38      	ldr	r0, [r7, #32]
 80041ea:	f003 fb73 	bl	80078d4 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	699a      	ldr	r2, [r3, #24]
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	091b      	lsrs	r3, r3, #4
 80041f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80041fa:	441a      	add	r2, r3
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699a      	ldr	r2, [r3, #24]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0210 	orr.w	r2, r2, #16
 800420e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4618      	mov	r0, r3
 8004216:	f003 fcc2 	bl	8007b9e <USB_ReadInterrupts>
 800421a:	4603      	mov	r3, r0
 800421c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004220:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004224:	d16e      	bne.n	8004304 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8004226:	2300      	movs	r3, #0
 8004228:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4618      	mov	r0, r3
 8004230:	f003 fcc8 	bl	8007bc4 <USB_ReadDevAllOutEpInterrupt>
 8004234:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004236:	e062      	b.n	80042fe <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004238:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d057      	beq.n	80042f2 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004248:	b2d2      	uxtb	r2, r2
 800424a:	4611      	mov	r1, r2
 800424c:	4618      	mov	r0, r3
 800424e:	f003 fced 	bl	8007c2c <USB_ReadDevOutEPInterrupt>
 8004252:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00c      	beq.n	8004278 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800425e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004260:	015a      	lsls	r2, r3, #5
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	4413      	add	r3, r2
 8004266:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800426a:	461a      	mov	r2, r3
 800426c:	2301      	movs	r3, #1
 800426e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004270:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f000 fdb0 	bl	8004dd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00c      	beq.n	800429c <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004284:	015a      	lsls	r2, r3, #5
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	4413      	add	r3, r2
 800428a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800428e:	461a      	mov	r2, r3
 8004290:	2308      	movs	r3, #8
 8004292:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004294:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 feaa 	bl	8004ff0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	f003 0310 	and.w	r3, r3, #16
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d008      	beq.n	80042b8 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80042a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a8:	015a      	lsls	r2, r3, #5
 80042aa:	69fb      	ldr	r3, [r7, #28]
 80042ac:	4413      	add	r3, r2
 80042ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042b2:	461a      	mov	r2, r3
 80042b4:	2310      	movs	r3, #16
 80042b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f003 0320 	and.w	r3, r3, #32
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d008      	beq.n	80042d4 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	015a      	lsls	r2, r3, #5
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	4413      	add	r3, r2
 80042ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ce:	461a      	mov	r2, r3
 80042d0:	2320      	movs	r3, #32
 80042d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d009      	beq.n	80042f2 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80042de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e0:	015a      	lsls	r2, r3, #5
 80042e2:	69fb      	ldr	r3, [r7, #28]
 80042e4:	4413      	add	r3, r2
 80042e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042ea:	461a      	mov	r2, r3
 80042ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80042f0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80042f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042f4:	3301      	adds	r3, #1
 80042f6:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80042f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042fa:	085b      	lsrs	r3, r3, #1
 80042fc:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80042fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004300:	2b00      	cmp	r3, #0
 8004302:	d199      	bne.n	8004238 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4618      	mov	r0, r3
 800430a:	f003 fc48 	bl	8007b9e <USB_ReadInterrupts>
 800430e:	4603      	mov	r3, r0
 8004310:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004314:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004318:	f040 80c0 	bne.w	800449c <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4618      	mov	r0, r3
 8004322:	f003 fc69 	bl	8007bf8 <USB_ReadDevAllInEpInterrupt>
 8004326:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800432c:	e0b2      	b.n	8004494 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800432e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 80a7 	beq.w	8004488 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004340:	b2d2      	uxtb	r2, r2
 8004342:	4611      	mov	r1, r2
 8004344:	4618      	mov	r0, r3
 8004346:	f003 fc8f 	bl	8007c68 <USB_ReadDevInEPInterrupt>
 800434a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d057      	beq.n	8004406 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004358:	f003 030f 	and.w	r3, r3, #15
 800435c:	2201      	movs	r2, #1
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004364:	69fb      	ldr	r3, [r7, #28]
 8004366:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800436a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	43db      	mvns	r3, r3
 8004370:	69f9      	ldr	r1, [r7, #28]
 8004372:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004376:	4013      	ands	r3, r2
 8004378:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800437a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800437c:	015a      	lsls	r2, r3, #5
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	4413      	add	r3, r2
 8004382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004386:	461a      	mov	r2, r3
 8004388:	2301      	movs	r3, #1
 800438a:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d132      	bne.n	80043fa <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004398:	4613      	mov	r3, r2
 800439a:	00db      	lsls	r3, r3, #3
 800439c:	1a9b      	subs	r3, r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	440b      	add	r3, r1
 80043a2:	3348      	adds	r3, #72	; 0x48
 80043a4:	6819      	ldr	r1, [r3, #0]
 80043a6:	6878      	ldr	r0, [r7, #4]
 80043a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043aa:	4613      	mov	r3, r2
 80043ac:	00db      	lsls	r3, r3, #3
 80043ae:	1a9b      	subs	r3, r3, r2
 80043b0:	009b      	lsls	r3, r3, #2
 80043b2:	4403      	add	r3, r0
 80043b4:	3344      	adds	r3, #68	; 0x44
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	4419      	add	r1, r3
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043be:	4613      	mov	r3, r2
 80043c0:	00db      	lsls	r3, r3, #3
 80043c2:	1a9b      	subs	r3, r3, r2
 80043c4:	009b      	lsls	r3, r3, #2
 80043c6:	4403      	add	r3, r0
 80043c8:	3348      	adds	r3, #72	; 0x48
 80043ca:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80043cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d113      	bne.n	80043fa <HAL_PCD_IRQHandler+0x31c>
 80043d2:	6879      	ldr	r1, [r7, #4]
 80043d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d6:	4613      	mov	r3, r2
 80043d8:	00db      	lsls	r3, r3, #3
 80043da:	1a9b      	subs	r3, r3, r2
 80043dc:	009b      	lsls	r3, r3, #2
 80043de:	440b      	add	r3, r1
 80043e0:	3350      	adds	r3, #80	; 0x50
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d108      	bne.n	80043fa <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6818      	ldr	r0, [r3, #0]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80043f2:	461a      	mov	r2, r3
 80043f4:	2101      	movs	r1, #1
 80043f6:	f003 fc97 	bl	8007d28 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	4619      	mov	r1, r3
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f005 fbe4 	bl	8009bce <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f003 0308 	and.w	r3, r3, #8
 800440c:	2b00      	cmp	r3, #0
 800440e:	d008      	beq.n	8004422 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004412:	015a      	lsls	r2, r3, #5
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	4413      	add	r3, r2
 8004418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800441c:	461a      	mov	r2, r3
 800441e:	2308      	movs	r3, #8
 8004420:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	f003 0310 	and.w	r3, r3, #16
 8004428:	2b00      	cmp	r3, #0
 800442a:	d008      	beq.n	800443e <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	015a      	lsls	r2, r3, #5
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	4413      	add	r3, r2
 8004434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004438:	461a      	mov	r2, r3
 800443a:	2310      	movs	r3, #16
 800443c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	015a      	lsls	r2, r3, #5
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	4413      	add	r3, r2
 8004450:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004454:	461a      	mov	r2, r3
 8004456:	2340      	movs	r3, #64	; 0x40
 8004458:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d008      	beq.n	8004476 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004466:	015a      	lsls	r2, r3, #5
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	4413      	add	r3, r2
 800446c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004470:	461a      	mov	r2, r3
 8004472:	2302      	movs	r3, #2
 8004474:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447c:	2b00      	cmp	r3, #0
 800447e:	d003      	beq.n	8004488 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004480:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f000 fc1b 	bl	8004cbe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004488:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800448a:	3301      	adds	r3, #1
 800448c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800448e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004490:	085b      	lsrs	r3, r3, #1
 8004492:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004496:	2b00      	cmp	r3, #0
 8004498:	f47f af49 	bne.w	800432e <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f003 fb7c 	bl	8007b9e <USB_ReadInterrupts>
 80044a6:	4603      	mov	r3, r0
 80044a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80044ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80044b0:	d122      	bne.n	80044f8 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80044b2:	69fb      	ldr	r3, [r7, #28]
 80044b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	69fa      	ldr	r2, [r7, #28]
 80044bc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044c0:	f023 0301 	bic.w	r3, r3, #1
 80044c4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d108      	bne.n	80044e2 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2200      	movs	r2, #0
 80044d4:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80044d8:	2100      	movs	r1, #0
 80044da:	6878      	ldr	r0, [r7, #4]
 80044dc:	f000 fe26 	bl	800512c <HAL_PCDEx_LPM_Callback>
 80044e0:	e002      	b.n	80044e8 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f005 fbe0 	bl	8009ca8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695a      	ldr	r2, [r3, #20]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80044f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4618      	mov	r0, r3
 80044fe:	f003 fb4e 	bl	8007b9e <USB_ReadInterrupts>
 8004502:	4603      	mov	r3, r0
 8004504:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004508:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800450c:	d112      	bne.n	8004534 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b01      	cmp	r3, #1
 800451c:	d102      	bne.n	8004524 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f005 fb9c 	bl	8009c5c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	695a      	ldr	r2, [r3, #20]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004532:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4618      	mov	r0, r3
 800453a:	f003 fb30 	bl	8007b9e <USB_ReadInterrupts>
 800453e:	4603      	mov	r3, r0
 8004540:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004548:	f040 80c7 	bne.w	80046da <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800454c:	69fb      	ldr	r3, [r7, #28]
 800454e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	69fa      	ldr	r2, [r7, #28]
 8004556:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800455a:	f023 0301 	bic.w	r3, r3, #1
 800455e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2110      	movs	r1, #16
 8004566:	4618      	mov	r0, r3
 8004568:	f002 fbfe 	bl	8006d68 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800456c:	2300      	movs	r3, #0
 800456e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004570:	e056      	b.n	8004620 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004574:	015a      	lsls	r2, r3, #5
 8004576:	69fb      	ldr	r3, [r7, #28]
 8004578:	4413      	add	r3, r2
 800457a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800457e:	461a      	mov	r2, r3
 8004580:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004584:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004588:	015a      	lsls	r2, r3, #5
 800458a:	69fb      	ldr	r3, [r7, #28]
 800458c:	4413      	add	r3, r2
 800458e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004596:	0151      	lsls	r1, r2, #5
 8004598:	69fa      	ldr	r2, [r7, #28]
 800459a:	440a      	add	r2, r1
 800459c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045a4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80045a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a8:	015a      	lsls	r2, r3, #5
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	4413      	add	r3, r2
 80045ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045b6:	0151      	lsls	r1, r2, #5
 80045b8:	69fa      	ldr	r2, [r7, #28]
 80045ba:	440a      	add	r2, r1
 80045bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045c0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80045c4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80045c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c8:	015a      	lsls	r2, r3, #5
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	4413      	add	r3, r2
 80045ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045d2:	461a      	mov	r2, r3
 80045d4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80045d8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80045da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045dc:	015a      	lsls	r2, r3, #5
 80045de:	69fb      	ldr	r3, [r7, #28]
 80045e0:	4413      	add	r3, r2
 80045e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045ea:	0151      	lsls	r1, r2, #5
 80045ec:	69fa      	ldr	r2, [r7, #28]
 80045ee:	440a      	add	r2, r1
 80045f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80045f4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80045f8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80045fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045fc:	015a      	lsls	r2, r3, #5
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	4413      	add	r3, r2
 8004602:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800460a:	0151      	lsls	r1, r2, #5
 800460c:	69fa      	ldr	r2, [r7, #28]
 800460e:	440a      	add	r2, r1
 8004610:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004614:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004618:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800461a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800461c:	3301      	adds	r3, #1
 800461e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004626:	429a      	cmp	r2, r3
 8004628:	d3a3      	bcc.n	8004572 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800462a:	69fb      	ldr	r3, [r7, #28]
 800462c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004630:	69db      	ldr	r3, [r3, #28]
 8004632:	69fa      	ldr	r2, [r7, #28]
 8004634:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004638:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800463c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	2b00      	cmp	r3, #0
 8004644:	d016      	beq.n	8004674 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800464c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004650:	69fa      	ldr	r2, [r7, #28]
 8004652:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004656:	f043 030b 	orr.w	r3, r3, #11
 800465a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800465e:	69fb      	ldr	r3, [r7, #28]
 8004660:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004666:	69fa      	ldr	r2, [r7, #28]
 8004668:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800466c:	f043 030b 	orr.w	r3, r3, #11
 8004670:	6453      	str	r3, [r2, #68]	; 0x44
 8004672:	e015      	b.n	80046a0 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	69fa      	ldr	r2, [r7, #28]
 800467e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004682:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004686:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800468a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800468c:	69fb      	ldr	r3, [r7, #28]
 800468e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	69fa      	ldr	r2, [r7, #28]
 8004696:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800469a:	f043 030b 	orr.w	r3, r3, #11
 800469e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80046a0:	69fb      	ldr	r3, [r7, #28]
 80046a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	69fa      	ldr	r2, [r7, #28]
 80046aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ae:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80046b2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6818      	ldr	r0, [r3, #0]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80046c4:	461a      	mov	r2, r3
 80046c6:	f003 fb2f 	bl	8007d28 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	695a      	ldr	r2, [r3, #20]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80046d8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f003 fa5d 	bl	8007b9e <USB_ReadInterrupts>
 80046e4:	4603      	mov	r3, r0
 80046e6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80046ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80046ee:	d124      	bne.n	800473a <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f003 faf3 	bl	8007ce0 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4618      	mov	r0, r3
 8004700:	f002 fb93 	bl	8006e2a <USB_GetDevSpeed>
 8004704:	4603      	mov	r3, r0
 8004706:	461a      	mov	r2, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681c      	ldr	r4, [r3, #0]
 8004710:	f001 f920 	bl	8005954 <HAL_RCC_GetHCLKFreq>
 8004714:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800471a:	b2db      	uxtb	r3, r3
 800471c:	461a      	mov	r2, r3
 800471e:	4620      	mov	r0, r4
 8004720:	f002 f8d0 	bl	80068c4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f005 fa7a 	bl	8009c1e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	695a      	ldr	r2, [r3, #20]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004738:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4618      	mov	r0, r3
 8004740:	f003 fa2d 	bl	8007b9e <USB_ReadInterrupts>
 8004744:	4603      	mov	r3, r0
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b08      	cmp	r3, #8
 800474c:	d10a      	bne.n	8004764 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f005 fa57 	bl	8009c02 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	695a      	ldr	r2, [r3, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f002 0208 	and.w	r2, r2, #8
 8004762:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4618      	mov	r0, r3
 800476a:	f003 fa18 	bl	8007b9e <USB_ReadInterrupts>
 800476e:	4603      	mov	r3, r0
 8004770:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004774:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004778:	d10f      	bne.n	800479a <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800477a:	2300      	movs	r3, #0
 800477c:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800477e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004780:	b2db      	uxtb	r3, r3
 8004782:	4619      	mov	r1, r3
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f005 faaf 	bl	8009ce8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	695a      	ldr	r2, [r3, #20]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004798:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4618      	mov	r0, r3
 80047a0:	f003 f9fd 	bl	8007b9e <USB_ReadInterrupts>
 80047a4:	4603      	mov	r3, r0
 80047a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047aa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80047ae:	d10f      	bne.n	80047d0 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80047b0:	2300      	movs	r3, #0
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80047b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	4619      	mov	r1, r3
 80047ba:	6878      	ldr	r0, [r7, #4]
 80047bc:	f005 fa82 	bl	8009cc4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	695a      	ldr	r2, [r3, #20]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80047ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4618      	mov	r0, r3
 80047d6:	f003 f9e2 	bl	8007b9e <USB_ReadInterrupts>
 80047da:	4603      	mov	r3, r0
 80047dc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e4:	d10a      	bne.n	80047fc <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f005 fa90 	bl	8009d0c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695a      	ldr	r2, [r3, #20]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80047fa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4618      	mov	r0, r3
 8004802:	f003 f9cc 	bl	8007b9e <USB_ReadInterrupts>
 8004806:	4603      	mov	r3, r0
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b04      	cmp	r3, #4
 800480e:	d115      	bne.n	800483c <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	f003 0304 	and.w	r3, r3, #4
 800481e:	2b00      	cmp	r3, #0
 8004820:	d002      	beq.n	8004828 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f005 fa80 	bl	8009d28 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6859      	ldr	r1, [r3, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	69ba      	ldr	r2, [r7, #24]
 8004834:	430a      	orrs	r2, r1
 8004836:	605a      	str	r2, [r3, #4]
 8004838:	e000      	b.n	800483c <HAL_PCD_IRQHandler+0x75e>
      return;
 800483a:	bf00      	nop
    }
  }
}
 800483c:	3734      	adds	r7, #52	; 0x34
 800483e:	46bd      	mov	sp, r7
 8004840:	bd90      	pop	{r4, r7, pc}

08004842 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004842:	b580      	push	{r7, lr}
 8004844:	b082      	sub	sp, #8
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
 800484a:	460b      	mov	r3, r1
 800484c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004854:	2b01      	cmp	r3, #1
 8004856:	d101      	bne.n	800485c <HAL_PCD_SetAddress+0x1a>
 8004858:	2302      	movs	r3, #2
 800485a:	e013      	b.n	8004884 <HAL_PCD_SetAddress+0x42>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	78fa      	ldrb	r2, [r7, #3]
 8004868:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	78fa      	ldrb	r2, [r7, #3]
 8004872:	4611      	mov	r1, r2
 8004874:	4618      	mov	r0, r3
 8004876:	f003 f92a 	bl	8007ace <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	4608      	mov	r0, r1
 8004896:	4611      	mov	r1, r2
 8004898:	461a      	mov	r2, r3
 800489a:	4603      	mov	r3, r0
 800489c:	70fb      	strb	r3, [r7, #3]
 800489e:	460b      	mov	r3, r1
 80048a0:	803b      	strh	r3, [r7, #0]
 80048a2:	4613      	mov	r3, r2
 80048a4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048aa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	da0f      	bge.n	80048d2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	f003 020f 	and.w	r2, r3, #15
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	1a9b      	subs	r3, r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	3338      	adds	r3, #56	; 0x38
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	4413      	add	r3, r2
 80048c6:	3304      	adds	r3, #4
 80048c8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2201      	movs	r2, #1
 80048ce:	705a      	strb	r2, [r3, #1]
 80048d0:	e00f      	b.n	80048f2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048d2:	78fb      	ldrb	r3, [r7, #3]
 80048d4:	f003 020f 	and.w	r2, r3, #15
 80048d8:	4613      	mov	r3, r2
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	009b      	lsls	r3, r3, #2
 80048e0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	4413      	add	r3, r2
 80048e8:	3304      	adds	r3, #4
 80048ea:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2200      	movs	r2, #0
 80048f0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048f2:	78fb      	ldrb	r3, [r7, #3]
 80048f4:	f003 030f 	and.w	r3, r3, #15
 80048f8:	b2da      	uxtb	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048fe:	883a      	ldrh	r2, [r7, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	78ba      	ldrb	r2, [r7, #2]
 8004908:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	785b      	ldrb	r3, [r3, #1]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d004      	beq.n	800491c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	781b      	ldrb	r3, [r3, #0]
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800491c:	78bb      	ldrb	r3, [r7, #2]
 800491e:	2b02      	cmp	r3, #2
 8004920:	d102      	bne.n	8004928 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2200      	movs	r2, #0
 8004926:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800492e:	2b01      	cmp	r3, #1
 8004930:	d101      	bne.n	8004936 <HAL_PCD_EP_Open+0xaa>
 8004932:	2302      	movs	r3, #2
 8004934:	e00e      	b.n	8004954 <HAL_PCD_EP_Open+0xc8>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	68f9      	ldr	r1, [r7, #12]
 8004944:	4618      	mov	r0, r3
 8004946:	f002 fa95 	bl	8006e74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004952:	7afb      	ldrb	r3, [r7, #11]
}
 8004954:	4618      	mov	r0, r3
 8004956:	3710      	adds	r7, #16
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	460b      	mov	r3, r1
 8004966:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800496c:	2b00      	cmp	r3, #0
 800496e:	da0f      	bge.n	8004990 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004970:	78fb      	ldrb	r3, [r7, #3]
 8004972:	f003 020f 	and.w	r2, r3, #15
 8004976:	4613      	mov	r3, r2
 8004978:	00db      	lsls	r3, r3, #3
 800497a:	1a9b      	subs	r3, r3, r2
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	3338      	adds	r3, #56	; 0x38
 8004980:	687a      	ldr	r2, [r7, #4]
 8004982:	4413      	add	r3, r2
 8004984:	3304      	adds	r3, #4
 8004986:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2201      	movs	r2, #1
 800498c:	705a      	strb	r2, [r3, #1]
 800498e:	e00f      	b.n	80049b0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004990:	78fb      	ldrb	r3, [r7, #3]
 8004992:	f003 020f 	and.w	r2, r3, #15
 8004996:	4613      	mov	r3, r2
 8004998:	00db      	lsls	r3, r3, #3
 800499a:	1a9b      	subs	r3, r3, r2
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	4413      	add	r3, r2
 80049a6:	3304      	adds	r3, #4
 80049a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_PCD_EP_Close+0x6e>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e00e      	b.n	80049e8 <HAL_PCD_EP_Close+0x8c>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68f9      	ldr	r1, [r7, #12]
 80049d8:	4618      	mov	r0, r3
 80049da:	f002 fad3 	bl	8006f84 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	607a      	str	r2, [r7, #4]
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	460b      	mov	r3, r1
 80049fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a00:	7afb      	ldrb	r3, [r7, #11]
 8004a02:	f003 020f 	and.w	r2, r3, #15
 8004a06:	4613      	mov	r3, r2
 8004a08:	00db      	lsls	r3, r3, #3
 8004a0a:	1a9b      	subs	r3, r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4413      	add	r3, r2
 8004a16:	3304      	adds	r3, #4
 8004a18:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	683a      	ldr	r2, [r7, #0]
 8004a24:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004a2c:	697b      	ldr	r3, [r7, #20]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a32:	7afb      	ldrb	r3, [r7, #11]
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d102      	bne.n	8004a4c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a46:	687a      	ldr	r2, [r7, #4]
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a4c:	7afb      	ldrb	r3, [r7, #11]
 8004a4e:	f003 030f 	and.w	r3, r3, #15
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d109      	bne.n	8004a6a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6818      	ldr	r0, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	461a      	mov	r2, r3
 8004a62:	6979      	ldr	r1, [r7, #20]
 8004a64:	f002 fdae 	bl	80075c4 <USB_EP0StartXfer>
 8004a68:	e008      	b.n	8004a7c <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6818      	ldr	r0, [r3, #0]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	691b      	ldr	r3, [r3, #16]
 8004a72:	b2db      	uxtb	r3, r3
 8004a74:	461a      	mov	r2, r3
 8004a76:	6979      	ldr	r1, [r7, #20]
 8004a78:	f002 fb60 	bl	800713c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a92:	78fb      	ldrb	r3, [r7, #3]
 8004a94:	f003 020f 	and.w	r2, r3, #15
 8004a98:	6879      	ldr	r1, [r7, #4]
 8004a9a:	4613      	mov	r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	440b      	add	r3, r1
 8004aa4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004aa8:	681b      	ldr	r3, [r3, #0]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	370c      	adds	r7, #12
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab4:	4770      	bx	lr

08004ab6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004ab6:	b580      	push	{r7, lr}
 8004ab8:	b086      	sub	sp, #24
 8004aba:	af00      	add	r7, sp, #0
 8004abc:	60f8      	str	r0, [r7, #12]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ac6:	7afb      	ldrb	r3, [r7, #11]
 8004ac8:	f003 020f 	and.w	r2, r3, #15
 8004acc:	4613      	mov	r3, r2
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	1a9b      	subs	r3, r3, r2
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	3338      	adds	r3, #56	; 0x38
 8004ad6:	68fa      	ldr	r2, [r7, #12]
 8004ad8:	4413      	add	r3, r2
 8004ada:	3304      	adds	r3, #4
 8004adc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2200      	movs	r2, #0
 8004aee:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	2201      	movs	r2, #1
 8004af4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004af6:	7afb      	ldrb	r3, [r7, #11]
 8004af8:	f003 030f 	and.w	r3, r3, #15
 8004afc:	b2da      	uxtb	r2, r3
 8004afe:	697b      	ldr	r3, [r7, #20]
 8004b00:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d102      	bne.n	8004b10 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b10:	7afb      	ldrb	r3, [r7, #11]
 8004b12:	f003 030f 	and.w	r3, r3, #15
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d109      	bne.n	8004b2e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6818      	ldr	r0, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	461a      	mov	r2, r3
 8004b26:	6979      	ldr	r1, [r7, #20]
 8004b28:	f002 fd4c 	bl	80075c4 <USB_EP0StartXfer>
 8004b2c:	e008      	b.n	8004b40 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	461a      	mov	r2, r3
 8004b3a:	6979      	ldr	r1, [r7, #20]
 8004b3c:	f002 fafe 	bl	800713c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b40:	2300      	movs	r3, #0
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3718      	adds	r7, #24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b084      	sub	sp, #16
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
 8004b52:	460b      	mov	r3, r1
 8004b54:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 020f 	and.w	r2, r3, #15
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d901      	bls.n	8004b68 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e050      	b.n	8004c0a <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	da0f      	bge.n	8004b90 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	f003 020f 	and.w	r2, r3, #15
 8004b76:	4613      	mov	r3, r2
 8004b78:	00db      	lsls	r3, r3, #3
 8004b7a:	1a9b      	subs	r3, r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	3338      	adds	r3, #56	; 0x38
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	4413      	add	r3, r2
 8004b84:	3304      	adds	r3, #4
 8004b86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	2201      	movs	r2, #1
 8004b8c:	705a      	strb	r2, [r3, #1]
 8004b8e:	e00d      	b.n	8004bac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b90:	78fa      	ldrb	r2, [r7, #3]
 8004b92:	4613      	mov	r3, r2
 8004b94:	00db      	lsls	r3, r3, #3
 8004b96:	1a9b      	subs	r3, r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	3304      	adds	r3, #4
 8004ba4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004bb2:	78fb      	ldrb	r3, [r7, #3]
 8004bb4:	f003 030f 	and.w	r3, r3, #15
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_PCD_EP_SetStall+0x82>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e01e      	b.n	8004c0a <HAL_PCD_EP_SetStall+0xc0>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68f9      	ldr	r1, [r7, #12]
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f002 fea3 	bl	8007926 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004be0:	78fb      	ldrb	r3, [r7, #3]
 8004be2:	f003 030f 	and.w	r3, r3, #15
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d10a      	bne.n	8004c00 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	6818      	ldr	r0, [r3, #0]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	b2d9      	uxtb	r1, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	f003 f894 	bl	8007d28 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3710      	adds	r7, #16
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}

08004c12 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c12:	b580      	push	{r7, lr}
 8004c14:	b084      	sub	sp, #16
 8004c16:	af00      	add	r7, sp, #0
 8004c18:	6078      	str	r0, [r7, #4]
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004c1e:	78fb      	ldrb	r3, [r7, #3]
 8004c20:	f003 020f 	and.w	r2, r3, #15
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	429a      	cmp	r2, r3
 8004c2a:	d901      	bls.n	8004c30 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e042      	b.n	8004cb6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004c30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	da0f      	bge.n	8004c58 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c38:	78fb      	ldrb	r3, [r7, #3]
 8004c3a:	f003 020f 	and.w	r2, r3, #15
 8004c3e:	4613      	mov	r3, r2
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	3338      	adds	r3, #56	; 0x38
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2201      	movs	r2, #1
 8004c54:	705a      	strb	r2, [r3, #1]
 8004c56:	e00f      	b.n	8004c78 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	f003 020f 	and.w	r2, r3, #15
 8004c5e:	4613      	mov	r3, r2
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	3304      	adds	r3, #4
 8004c70:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c7e:	78fb      	ldrb	r3, [r7, #3]
 8004c80:	f003 030f 	and.w	r3, r3, #15
 8004c84:	b2da      	uxtb	r2, r3
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d101      	bne.n	8004c98 <HAL_PCD_EP_ClrStall+0x86>
 8004c94:	2302      	movs	r3, #2
 8004c96:	e00e      	b.n	8004cb6 <HAL_PCD_EP_ClrStall+0xa4>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68f9      	ldr	r1, [r7, #12]
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f002 feab 	bl	8007a02 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3710      	adds	r7, #16
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b08a      	sub	sp, #40	; 0x28
 8004cc2:	af02      	add	r7, sp, #8
 8004cc4:	6078      	str	r0, [r7, #4]
 8004cc6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	00db      	lsls	r3, r3, #3
 8004cd8:	1a9b      	subs	r3, r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	3338      	adds	r3, #56	; 0x38
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4413      	add	r3, r2
 8004ce2:	3304      	adds	r3, #4
 8004ce4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	699a      	ldr	r2, [r3, #24]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d901      	bls.n	8004cf6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e06c      	b.n	8004dd0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	695a      	ldr	r2, [r3, #20]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	1ad3      	subs	r3, r2, r3
 8004d00:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	69fa      	ldr	r2, [r7, #28]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d902      	bls.n	8004d12 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	3303      	adds	r3, #3
 8004d16:	089b      	lsrs	r3, r3, #2
 8004d18:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d1a:	e02b      	b.n	8004d74 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	695a      	ldr	r2, [r3, #20]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	1ad3      	subs	r3, r2, r3
 8004d26:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	69fa      	ldr	r2, [r7, #28]
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d902      	bls.n	8004d38 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d38:	69fb      	ldr	r3, [r7, #28]
 8004d3a:	3303      	adds	r3, #3
 8004d3c:	089b      	lsrs	r3, r3, #2
 8004d3e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68d9      	ldr	r1, [r3, #12]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	b2da      	uxtb	r2, r3
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	4603      	mov	r3, r0
 8004d56:	6978      	ldr	r0, [r7, #20]
 8004d58:	f002 fd87 	bl	800786a <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	68da      	ldr	r2, [r3, #12]
 8004d60:	69fb      	ldr	r3, [r7, #28]
 8004d62:	441a      	add	r2, r3
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	699a      	ldr	r2, [r3, #24]
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	441a      	add	r2, r3
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d80:	699b      	ldr	r3, [r3, #24]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d809      	bhi.n	8004d9e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	699a      	ldr	r2, [r3, #24]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d203      	bcs.n	8004d9e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	695b      	ldr	r3, [r3, #20]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d1be      	bne.n	8004d1c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	695a      	ldr	r2, [r3, #20]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d811      	bhi.n	8004dce <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	f003 030f 	and.w	r3, r3, #15
 8004db0:	2201      	movs	r2, #1
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dbe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	43db      	mvns	r3, r3
 8004dc4:	6939      	ldr	r1, [r7, #16]
 8004dc6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dca:	4013      	ands	r3, r2
 8004dcc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	3720      	adds	r7, #32
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
 8004de0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	333c      	adds	r3, #60	; 0x3c
 8004df0:	3304      	adds	r3, #4
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	015a      	lsls	r2, r3, #5
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e02:	689b      	ldr	r3, [r3, #8]
 8004e04:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	691b      	ldr	r3, [r3, #16]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	f040 80a0 	bne.w	8004f50 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f003 0308 	and.w	r3, r3, #8
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d015      	beq.n	8004e46 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	4a72      	ldr	r2, [pc, #456]	; (8004fe8 <PCD_EP_OutXfrComplete_int+0x210>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	f240 80dd 	bls.w	8004fde <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f000 80d7 	beq.w	8004fde <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e42:	6093      	str	r3, [r2, #8]
 8004e44:	e0cb      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	f003 0320 	and.w	r3, r3, #32
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d009      	beq.n	8004e64 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	015a      	lsls	r2, r3, #5
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	4413      	add	r3, r2
 8004e58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	2320      	movs	r3, #32
 8004e60:	6093      	str	r3, [r2, #8]
 8004e62:	e0bc      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	f040 80b7 	bne.w	8004fde <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	4a5d      	ldr	r2, [pc, #372]	; (8004fe8 <PCD_EP_OutXfrComplete_int+0x210>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d90f      	bls.n	8004e98 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00a      	beq.n	8004e98 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	015a      	lsls	r2, r3, #5
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	4413      	add	r3, r2
 8004e8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e8e:	461a      	mov	r2, r3
 8004e90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e94:	6093      	str	r3, [r2, #8]
 8004e96:	e0a2      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8004e98:	6879      	ldr	r1, [r7, #4]
 8004e9a:	683a      	ldr	r2, [r7, #0]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	00db      	lsls	r3, r3, #3
 8004ea0:	1a9b      	subs	r3, r3, r2
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	440b      	add	r3, r1
 8004ea6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004eaa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	0159      	lsls	r1, r3, #5
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	440b      	add	r3, r1
 8004eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8004ebe:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	00db      	lsls	r3, r3, #3
 8004ec8:	1a9b      	subs	r3, r3, r2
 8004eca:	009b      	lsls	r3, r3, #2
 8004ecc:	4403      	add	r3, r0
 8004ece:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004ed2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8004ed4:	6879      	ldr	r1, [r7, #4]
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	00db      	lsls	r3, r3, #3
 8004edc:	1a9b      	subs	r3, r3, r2
 8004ede:	009b      	lsls	r3, r3, #2
 8004ee0:	440b      	add	r3, r1
 8004ee2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004ee6:	6819      	ldr	r1, [r3, #0]
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	683a      	ldr	r2, [r7, #0]
 8004eec:	4613      	mov	r3, r2
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	1a9b      	subs	r3, r3, r2
 8004ef2:	009b      	lsls	r3, r3, #2
 8004ef4:	4403      	add	r3, r0
 8004ef6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4419      	add	r1, r3
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	683a      	ldr	r2, [r7, #0]
 8004f02:	4613      	mov	r3, r2
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	1a9b      	subs	r3, r3, r2
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	4403      	add	r3, r0
 8004f0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004f10:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d114      	bne.n	8004f42 <PCD_EP_OutXfrComplete_int+0x16a>
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	683a      	ldr	r2, [r7, #0]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	00db      	lsls	r3, r3, #3
 8004f20:	1a9b      	subs	r3, r3, r2
 8004f22:	009b      	lsls	r3, r3, #2
 8004f24:	440b      	add	r3, r1
 8004f26:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d108      	bne.n	8004f42 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f3a:	461a      	mov	r2, r3
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	f002 fef3 	bl	8007d28 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	4619      	mov	r1, r3
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f004 fe25 	bl	8009b98 <HAL_PCD_DataOutStageCallback>
 8004f4e:	e046      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	4a26      	ldr	r2, [pc, #152]	; (8004fec <PCD_EP_OutXfrComplete_int+0x214>)
 8004f54:	4293      	cmp	r3, r2
 8004f56:	d124      	bne.n	8004fa2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d00a      	beq.n	8004f78 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	015a      	lsls	r2, r3, #5
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	4413      	add	r3, r2
 8004f6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f74:	6093      	str	r3, [r2, #8]
 8004f76:	e032      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d008      	beq.n	8004f94 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	015a      	lsls	r2, r3, #5
 8004f86:	693b      	ldr	r3, [r7, #16]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f8e:	461a      	mov	r2, r3
 8004f90:	2320      	movs	r3, #32
 8004f92:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	4619      	mov	r1, r3
 8004f9a:	6878      	ldr	r0, [r7, #4]
 8004f9c:	f004 fdfc 	bl	8009b98 <HAL_PCD_DataOutStageCallback>
 8004fa0:	e01d      	b.n	8004fde <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d114      	bne.n	8004fd2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8004fa8:	6879      	ldr	r1, [r7, #4]
 8004faa:	683a      	ldr	r2, [r7, #0]
 8004fac:	4613      	mov	r3, r2
 8004fae:	00db      	lsls	r3, r3, #3
 8004fb0:	1a9b      	subs	r3, r3, r2
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	440b      	add	r3, r1
 8004fb6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d108      	bne.n	8004fd2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6818      	ldr	r0, [r3, #0]
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004fca:	461a      	mov	r2, r3
 8004fcc:	2100      	movs	r1, #0
 8004fce:	f002 feab 	bl	8007d28 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	4619      	mov	r1, r3
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f004 fddd 	bl	8009b98 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3718      	adds	r7, #24
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	4f54300a 	.word	0x4f54300a
 8004fec:	4f54310a 	.word	0x4f54310a

08004ff0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
 8004ff8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	333c      	adds	r3, #60	; 0x3c
 8005008:	3304      	adds	r3, #4
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	015a      	lsls	r2, r3, #5
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	4413      	add	r3, r2
 8005016:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	4a15      	ldr	r2, [pc, #84]	; (8005078 <PCD_EP_OutSetupPacket_int+0x88>)
 8005022:	4293      	cmp	r3, r2
 8005024:	d90e      	bls.n	8005044 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800502c:	2b00      	cmp	r3, #0
 800502e:	d009      	beq.n	8005044 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	015a      	lsls	r2, r3, #5
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	4413      	add	r3, r2
 8005038:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800503c:	461a      	mov	r2, r3
 800503e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005042:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f004 fd95 	bl	8009b74 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	4a0a      	ldr	r2, [pc, #40]	; (8005078 <PCD_EP_OutSetupPacket_int+0x88>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d90c      	bls.n	800506c <PCD_EP_OutSetupPacket_int+0x7c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	691b      	ldr	r3, [r3, #16]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d108      	bne.n	800506c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6818      	ldr	r0, [r3, #0]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005064:	461a      	mov	r2, r3
 8005066:	2101      	movs	r1, #1
 8005068:	f002 fe5e 	bl	8007d28 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3718      	adds	r7, #24
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
 8005076:	bf00      	nop
 8005078:	4f54300a 	.word	0x4f54300a

0800507c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800507c:	b480      	push	{r7}
 800507e:	b085      	sub	sp, #20
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	460b      	mov	r3, r1
 8005086:	70fb      	strb	r3, [r7, #3]
 8005088:	4613      	mov	r3, r2
 800508a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005094:	78fb      	ldrb	r3, [r7, #3]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d107      	bne.n	80050aa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800509a:	883b      	ldrh	r3, [r7, #0]
 800509c:	0419      	lsls	r1, r3, #16
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	430a      	orrs	r2, r1
 80050a6:	629a      	str	r2, [r3, #40]	; 0x28
 80050a8:	e028      	b.n	80050fc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	0c1b      	lsrs	r3, r3, #16
 80050b2:	68ba      	ldr	r2, [r7, #8]
 80050b4:	4413      	add	r3, r2
 80050b6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050b8:	2300      	movs	r3, #0
 80050ba:	73fb      	strb	r3, [r7, #15]
 80050bc:	e00d      	b.n	80050da <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	3340      	adds	r3, #64	; 0x40
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	685b      	ldr	r3, [r3, #4]
 80050cc:	0c1b      	lsrs	r3, r3, #16
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	4413      	add	r3, r2
 80050d2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050d4:	7bfb      	ldrb	r3, [r7, #15]
 80050d6:	3301      	adds	r3, #1
 80050d8:	73fb      	strb	r3, [r7, #15]
 80050da:	7bfa      	ldrb	r2, [r7, #15]
 80050dc:	78fb      	ldrb	r3, [r7, #3]
 80050de:	3b01      	subs	r3, #1
 80050e0:	429a      	cmp	r2, r3
 80050e2:	d3ec      	bcc.n	80050be <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80050e4:	883b      	ldrh	r3, [r7, #0]
 80050e6:	0418      	lsls	r0, r3, #16
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6819      	ldr	r1, [r3, #0]
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	3b01      	subs	r3, #1
 80050f0:	68ba      	ldr	r2, [r7, #8]
 80050f2:	4302      	orrs	r2, r0
 80050f4:	3340      	adds	r3, #64	; 0x40
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	440b      	add	r3, r1
 80050fa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3714      	adds	r7, #20
 8005102:	46bd      	mov	sp, r7
 8005104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005108:	4770      	bx	lr

0800510a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800510a:	b480      	push	{r7}
 800510c:	b083      	sub	sp, #12
 800510e:	af00      	add	r7, sp, #0
 8005110:	6078      	str	r0, [r7, #4]
 8005112:	460b      	mov	r3, r1
 8005114:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	887a      	ldrh	r2, [r7, #2]
 800511c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	460b      	mov	r3, r1
 8005136:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b086      	sub	sp, #24
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d101      	bne.n	8005156 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e25b      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0301 	and.w	r3, r3, #1
 800515e:	2b00      	cmp	r3, #0
 8005160:	d075      	beq.n	800524e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005162:	4ba3      	ldr	r3, [pc, #652]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f003 030c 	and.w	r3, r3, #12
 800516a:	2b04      	cmp	r3, #4
 800516c:	d00c      	beq.n	8005188 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800516e:	4ba0      	ldr	r3, [pc, #640]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005170:	689b      	ldr	r3, [r3, #8]
 8005172:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005176:	2b08      	cmp	r3, #8
 8005178:	d112      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800517a:	4b9d      	ldr	r3, [pc, #628]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005182:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005186:	d10b      	bne.n	80051a0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005188:	4b99      	ldr	r3, [pc, #612]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d05b      	beq.n	800524c <HAL_RCC_OscConfig+0x108>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d157      	bne.n	800524c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e236      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051a8:	d106      	bne.n	80051b8 <HAL_RCC_OscConfig+0x74>
 80051aa:	4b91      	ldr	r3, [pc, #580]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a90      	ldr	r2, [pc, #576]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	e01d      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685b      	ldr	r3, [r3, #4]
 80051bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051c0:	d10c      	bne.n	80051dc <HAL_RCC_OscConfig+0x98>
 80051c2:	4b8b      	ldr	r3, [pc, #556]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	4a8a      	ldr	r2, [pc, #552]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051cc:	6013      	str	r3, [r2, #0]
 80051ce:	4b88      	ldr	r3, [pc, #544]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a87      	ldr	r2, [pc, #540]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051d8:	6013      	str	r3, [r2, #0]
 80051da:	e00b      	b.n	80051f4 <HAL_RCC_OscConfig+0xb0>
 80051dc:	4b84      	ldr	r3, [pc, #528]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a83      	ldr	r2, [pc, #524]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	4b81      	ldr	r3, [pc, #516]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a80      	ldr	r2, [pc, #512]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80051ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d013      	beq.n	8005224 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051fc:	f7fd fa9c 	bl	8002738 <HAL_GetTick>
 8005200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	e008      	b.n	8005216 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005204:	f7fd fa98 	bl	8002738 <HAL_GetTick>
 8005208:	4602      	mov	r2, r0
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	1ad3      	subs	r3, r2, r3
 800520e:	2b64      	cmp	r3, #100	; 0x64
 8005210:	d901      	bls.n	8005216 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005212:	2303      	movs	r3, #3
 8005214:	e1fb      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005216:	4b76      	ldr	r3, [pc, #472]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521e:	2b00      	cmp	r3, #0
 8005220:	d0f0      	beq.n	8005204 <HAL_RCC_OscConfig+0xc0>
 8005222:	e014      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005224:	f7fd fa88 	bl	8002738 <HAL_GetTick>
 8005228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	e008      	b.n	800523e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800522c:	f7fd fa84 	bl	8002738 <HAL_GetTick>
 8005230:	4602      	mov	r2, r0
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	1ad3      	subs	r3, r2, r3
 8005236:	2b64      	cmp	r3, #100	; 0x64
 8005238:	d901      	bls.n	800523e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800523a:	2303      	movs	r3, #3
 800523c:	e1e7      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800523e:	4b6c      	ldr	r3, [pc, #432]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005246:	2b00      	cmp	r3, #0
 8005248:	d1f0      	bne.n	800522c <HAL_RCC_OscConfig+0xe8>
 800524a:	e000      	b.n	800524e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800524c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0302 	and.w	r3, r3, #2
 8005256:	2b00      	cmp	r3, #0
 8005258:	d063      	beq.n	8005322 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800525a:	4b65      	ldr	r3, [pc, #404]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f003 030c 	and.w	r3, r3, #12
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005266:	4b62      	ldr	r3, [pc, #392]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005268:	689b      	ldr	r3, [r3, #8]
 800526a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800526e:	2b08      	cmp	r3, #8
 8005270:	d11c      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005272:	4b5f      	ldr	r3, [pc, #380]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d116      	bne.n	80052ac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800527e:	4b5c      	ldr	r3, [pc, #368]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0302 	and.w	r3, r3, #2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d005      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d001      	beq.n	8005296 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e1bb      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005296:	4b56      	ldr	r3, [pc, #344]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	691b      	ldr	r3, [r3, #16]
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	4952      	ldr	r1, [pc, #328]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052a6:	4313      	orrs	r3, r2
 80052a8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052aa:	e03a      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d020      	beq.n	80052f6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052b4:	4b4f      	ldr	r3, [pc, #316]	; (80053f4 <HAL_RCC_OscConfig+0x2b0>)
 80052b6:	2201      	movs	r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ba:	f7fd fa3d 	bl	8002738 <HAL_GetTick>
 80052be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	e008      	b.n	80052d4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052c2:	f7fd fa39 	bl	8002738 <HAL_GetTick>
 80052c6:	4602      	mov	r2, r0
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	2b02      	cmp	r3, #2
 80052ce:	d901      	bls.n	80052d4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052d0:	2303      	movs	r3, #3
 80052d2:	e19c      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052d4:	4b46      	ldr	r3, [pc, #280]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0302 	and.w	r3, r3, #2
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0f0      	beq.n	80052c2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052e0:	4b43      	ldr	r3, [pc, #268]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	691b      	ldr	r3, [r3, #16]
 80052ec:	00db      	lsls	r3, r3, #3
 80052ee:	4940      	ldr	r1, [pc, #256]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	600b      	str	r3, [r1, #0]
 80052f4:	e015      	b.n	8005322 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052f6:	4b3f      	ldr	r3, [pc, #252]	; (80053f4 <HAL_RCC_OscConfig+0x2b0>)
 80052f8:	2200      	movs	r2, #0
 80052fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052fc:	f7fd fa1c 	bl	8002738 <HAL_GetTick>
 8005300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	e008      	b.n	8005316 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005304:	f7fd fa18 	bl	8002738 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	693b      	ldr	r3, [r7, #16]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d901      	bls.n	8005316 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	e17b      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005316:	4b36      	ldr	r3, [pc, #216]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 0302 	and.w	r3, r3, #2
 800531e:	2b00      	cmp	r3, #0
 8005320:	d1f0      	bne.n	8005304 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d030      	beq.n	8005390 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	695b      	ldr	r3, [r3, #20]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d016      	beq.n	8005364 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005336:	4b30      	ldr	r3, [pc, #192]	; (80053f8 <HAL_RCC_OscConfig+0x2b4>)
 8005338:	2201      	movs	r2, #1
 800533a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800533c:	f7fd f9fc 	bl	8002738 <HAL_GetTick>
 8005340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005344:	f7fd f9f8 	bl	8002738 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b02      	cmp	r3, #2
 8005350:	d901      	bls.n	8005356 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e15b      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005356:	4b26      	ldr	r3, [pc, #152]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d0f0      	beq.n	8005344 <HAL_RCC_OscConfig+0x200>
 8005362:	e015      	b.n	8005390 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005364:	4b24      	ldr	r3, [pc, #144]	; (80053f8 <HAL_RCC_OscConfig+0x2b4>)
 8005366:	2200      	movs	r2, #0
 8005368:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800536a:	f7fd f9e5 	bl	8002738 <HAL_GetTick>
 800536e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005370:	e008      	b.n	8005384 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005372:	f7fd f9e1 	bl	8002738 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e144      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005384:	4b1a      	ldr	r3, [pc, #104]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 8005386:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d1f0      	bne.n	8005372 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0304 	and.w	r3, r3, #4
 8005398:	2b00      	cmp	r3, #0
 800539a:	f000 80a0 	beq.w	80054de <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800539e:	2300      	movs	r3, #0
 80053a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053a2:	4b13      	ldr	r3, [pc, #76]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10f      	bne.n	80053ce <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60bb      	str	r3, [r7, #8]
 80053b2:	4b0f      	ldr	r3, [pc, #60]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b6:	4a0e      	ldr	r2, [pc, #56]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053bc:	6413      	str	r3, [r2, #64]	; 0x40
 80053be:	4b0c      	ldr	r3, [pc, #48]	; (80053f0 <HAL_RCC_OscConfig+0x2ac>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053c6:	60bb      	str	r3, [r7, #8]
 80053c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053ca:	2301      	movs	r3, #1
 80053cc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ce:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d121      	bne.n	800541e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053da:	4b08      	ldr	r3, [pc, #32]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a07      	ldr	r2, [pc, #28]	; (80053fc <HAL_RCC_OscConfig+0x2b8>)
 80053e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053e6:	f7fd f9a7 	bl	8002738 <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053ec:	e011      	b.n	8005412 <HAL_RCC_OscConfig+0x2ce>
 80053ee:	bf00      	nop
 80053f0:	40023800 	.word	0x40023800
 80053f4:	42470000 	.word	0x42470000
 80053f8:	42470e80 	.word	0x42470e80
 80053fc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005400:	f7fd f99a 	bl	8002738 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	2b02      	cmp	r3, #2
 800540c:	d901      	bls.n	8005412 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e0fd      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005412:	4b81      	ldr	r3, [pc, #516]	; (8005618 <HAL_RCC_OscConfig+0x4d4>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800541a:	2b00      	cmp	r3, #0
 800541c:	d0f0      	beq.n	8005400 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	2b01      	cmp	r3, #1
 8005424:	d106      	bne.n	8005434 <HAL_RCC_OscConfig+0x2f0>
 8005426:	4b7d      	ldr	r3, [pc, #500]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800542a:	4a7c      	ldr	r2, [pc, #496]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800542c:	f043 0301 	orr.w	r3, r3, #1
 8005430:	6713      	str	r3, [r2, #112]	; 0x70
 8005432:	e01c      	b.n	800546e <HAL_RCC_OscConfig+0x32a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	2b05      	cmp	r3, #5
 800543a:	d10c      	bne.n	8005456 <HAL_RCC_OscConfig+0x312>
 800543c:	4b77      	ldr	r3, [pc, #476]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005440:	4a76      	ldr	r2, [pc, #472]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005442:	f043 0304 	orr.w	r3, r3, #4
 8005446:	6713      	str	r3, [r2, #112]	; 0x70
 8005448:	4b74      	ldr	r3, [pc, #464]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800544c:	4a73      	ldr	r2, [pc, #460]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800544e:	f043 0301 	orr.w	r3, r3, #1
 8005452:	6713      	str	r3, [r2, #112]	; 0x70
 8005454:	e00b      	b.n	800546e <HAL_RCC_OscConfig+0x32a>
 8005456:	4b71      	ldr	r3, [pc, #452]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545a:	4a70      	ldr	r2, [pc, #448]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800545c:	f023 0301 	bic.w	r3, r3, #1
 8005460:	6713      	str	r3, [r2, #112]	; 0x70
 8005462:	4b6e      	ldr	r3, [pc, #440]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005466:	4a6d      	ldr	r2, [pc, #436]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005468:	f023 0304 	bic.w	r3, r3, #4
 800546c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d015      	beq.n	80054a2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005476:	f7fd f95f 	bl	8002738 <HAL_GetTick>
 800547a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800547c:	e00a      	b.n	8005494 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800547e:	f7fd f95b 	bl	8002738 <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	f241 3288 	movw	r2, #5000	; 0x1388
 800548c:	4293      	cmp	r3, r2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e0bc      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005494:	4b61      	ldr	r3, [pc, #388]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005496:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d0ee      	beq.n	800547e <HAL_RCC_OscConfig+0x33a>
 80054a0:	e014      	b.n	80054cc <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a2:	f7fd f949 	bl	8002738 <HAL_GetTick>
 80054a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a8:	e00a      	b.n	80054c0 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054aa:	f7fd f945 	bl	8002738 <HAL_GetTick>
 80054ae:	4602      	mov	r2, r0
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	1ad3      	subs	r3, r2, r3
 80054b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d901      	bls.n	80054c0 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e0a6      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c0:	4b56      	ldr	r3, [pc, #344]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80054c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054c4:	f003 0302 	and.w	r3, r3, #2
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1ee      	bne.n	80054aa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054cc:	7dfb      	ldrb	r3, [r7, #23]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d105      	bne.n	80054de <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054d2:	4b52      	ldr	r3, [pc, #328]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	4a51      	ldr	r2, [pc, #324]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80054d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054dc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	f000 8092 	beq.w	800560c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054e8:	4b4c      	ldr	r3, [pc, #304]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	f003 030c 	and.w	r3, r3, #12
 80054f0:	2b08      	cmp	r3, #8
 80054f2:	d05c      	beq.n	80055ae <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	699b      	ldr	r3, [r3, #24]
 80054f8:	2b02      	cmp	r3, #2
 80054fa:	d141      	bne.n	8005580 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054fc:	4b48      	ldr	r3, [pc, #288]	; (8005620 <HAL_RCC_OscConfig+0x4dc>)
 80054fe:	2200      	movs	r2, #0
 8005500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005502:	f7fd f919 	bl	8002738 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005508:	e008      	b.n	800551c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800550a:	f7fd f915 	bl	8002738 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b02      	cmp	r3, #2
 8005516:	d901      	bls.n	800551c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e078      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800551c:	4b3f      	ldr	r3, [pc, #252]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005524:	2b00      	cmp	r3, #0
 8005526:	d1f0      	bne.n	800550a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	69da      	ldr	r2, [r3, #28]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a1b      	ldr	r3, [r3, #32]
 8005530:	431a      	orrs	r2, r3
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005536:	019b      	lsls	r3, r3, #6
 8005538:	431a      	orrs	r2, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	085b      	lsrs	r3, r3, #1
 8005540:	3b01      	subs	r3, #1
 8005542:	041b      	lsls	r3, r3, #16
 8005544:	431a      	orrs	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800554a:	061b      	lsls	r3, r3, #24
 800554c:	4933      	ldr	r1, [pc, #204]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 800554e:	4313      	orrs	r3, r2
 8005550:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005552:	4b33      	ldr	r3, [pc, #204]	; (8005620 <HAL_RCC_OscConfig+0x4dc>)
 8005554:	2201      	movs	r2, #1
 8005556:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005558:	f7fd f8ee 	bl	8002738 <HAL_GetTick>
 800555c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800555e:	e008      	b.n	8005572 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005560:	f7fd f8ea 	bl	8002738 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b02      	cmp	r3, #2
 800556c:	d901      	bls.n	8005572 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e04d      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005572:	4b2a      	ldr	r3, [pc, #168]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d0f0      	beq.n	8005560 <HAL_RCC_OscConfig+0x41c>
 800557e:	e045      	b.n	800560c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005580:	4b27      	ldr	r3, [pc, #156]	; (8005620 <HAL_RCC_OscConfig+0x4dc>)
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005586:	f7fd f8d7 	bl	8002738 <HAL_GetTick>
 800558a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800558c:	e008      	b.n	80055a0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800558e:	f7fd f8d3 	bl	8002738 <HAL_GetTick>
 8005592:	4602      	mov	r2, r0
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	1ad3      	subs	r3, r2, r3
 8005598:	2b02      	cmp	r3, #2
 800559a:	d901      	bls.n	80055a0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e036      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055a0:	4b1e      	ldr	r3, [pc, #120]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1f0      	bne.n	800558e <HAL_RCC_OscConfig+0x44a>
 80055ac:	e02e      	b.n	800560c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	699b      	ldr	r3, [r3, #24]
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d101      	bne.n	80055ba <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e029      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ba:	4b18      	ldr	r3, [pc, #96]	; (800561c <HAL_RCC_OscConfig+0x4d8>)
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	d11c      	bne.n	8005608 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d8:	429a      	cmp	r2, r3
 80055da:	d115      	bne.n	8005608 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055e2:	4013      	ands	r3, r2
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d10d      	bne.n	8005608 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d106      	bne.n	8005608 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005604:	429a      	cmp	r2, r3
 8005606:	d001      	beq.n	800560c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e000      	b.n	800560e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3718      	adds	r7, #24
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	40007000 	.word	0x40007000
 800561c:	40023800 	.word	0x40023800
 8005620:	42470060 	.word	0x42470060

08005624 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d101      	bne.n	8005638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005634:	2301      	movs	r3, #1
 8005636:	e0cc      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005638:	4b68      	ldr	r3, [pc, #416]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 030f 	and.w	r3, r3, #15
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	429a      	cmp	r2, r3
 8005644:	d90c      	bls.n	8005660 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005646:	4b65      	ldr	r3, [pc, #404]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 8005648:	683a      	ldr	r2, [r7, #0]
 800564a:	b2d2      	uxtb	r2, r2
 800564c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800564e:	4b63      	ldr	r3, [pc, #396]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f003 030f 	and.w	r3, r3, #15
 8005656:	683a      	ldr	r2, [r7, #0]
 8005658:	429a      	cmp	r2, r3
 800565a:	d001      	beq.n	8005660 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e0b8      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0302 	and.w	r3, r3, #2
 8005668:	2b00      	cmp	r3, #0
 800566a:	d020      	beq.n	80056ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f003 0304 	and.w	r3, r3, #4
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005678:	4b59      	ldr	r3, [pc, #356]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	4a58      	ldr	r2, [pc, #352]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005682:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0308 	and.w	r3, r3, #8
 800568c:	2b00      	cmp	r3, #0
 800568e:	d005      	beq.n	800569c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005690:	4b53      	ldr	r3, [pc, #332]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	4a52      	ldr	r2, [pc, #328]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005696:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800569a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800569c:	4b50      	ldr	r3, [pc, #320]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 800569e:	689b      	ldr	r3, [r3, #8]
 80056a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	494d      	ldr	r1, [pc, #308]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f003 0301 	and.w	r3, r3, #1
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d044      	beq.n	8005744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d107      	bne.n	80056d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056c2:	4b47      	ldr	r3, [pc, #284]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d119      	bne.n	8005702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e07f      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b02      	cmp	r3, #2
 80056d8:	d003      	beq.n	80056e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056de:	2b03      	cmp	r3, #3
 80056e0:	d107      	bne.n	80056f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056e2:	4b3f      	ldr	r3, [pc, #252]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d109      	bne.n	8005702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ee:	2301      	movs	r3, #1
 80056f0:	e06f      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056f2:	4b3b      	ldr	r3, [pc, #236]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f003 0302 	and.w	r3, r3, #2
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e067      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005702:	4b37      	ldr	r3, [pc, #220]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	f023 0203 	bic.w	r2, r3, #3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	685b      	ldr	r3, [r3, #4]
 800570e:	4934      	ldr	r1, [pc, #208]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005710:	4313      	orrs	r3, r2
 8005712:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005714:	f7fd f810 	bl	8002738 <HAL_GetTick>
 8005718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571a:	e00a      	b.n	8005732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800571c:	f7fd f80c 	bl	8002738 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	f241 3288 	movw	r2, #5000	; 0x1388
 800572a:	4293      	cmp	r3, r2
 800572c:	d901      	bls.n	8005732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800572e:	2303      	movs	r3, #3
 8005730:	e04f      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005732:	4b2b      	ldr	r3, [pc, #172]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 020c 	and.w	r2, r3, #12
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	685b      	ldr	r3, [r3, #4]
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	429a      	cmp	r2, r3
 8005742:	d1eb      	bne.n	800571c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005744:	4b25      	ldr	r3, [pc, #148]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f003 030f 	and.w	r3, r3, #15
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	429a      	cmp	r2, r3
 8005750:	d20c      	bcs.n	800576c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005752:	4b22      	ldr	r3, [pc, #136]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	b2d2      	uxtb	r2, r2
 8005758:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800575a:	4b20      	ldr	r3, [pc, #128]	; (80057dc <HAL_RCC_ClockConfig+0x1b8>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 030f 	and.w	r3, r3, #15
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	429a      	cmp	r2, r3
 8005766:	d001      	beq.n	800576c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e032      	b.n	80057d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b00      	cmp	r3, #0
 8005776:	d008      	beq.n	800578a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005778:	4b19      	ldr	r3, [pc, #100]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	4916      	ldr	r1, [pc, #88]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005786:	4313      	orrs	r3, r2
 8005788:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0308 	and.w	r3, r3, #8
 8005792:	2b00      	cmp	r3, #0
 8005794:	d009      	beq.n	80057aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005796:	4b12      	ldr	r3, [pc, #72]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	691b      	ldr	r3, [r3, #16]
 80057a2:	00db      	lsls	r3, r3, #3
 80057a4:	490e      	ldr	r1, [pc, #56]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	4313      	orrs	r3, r2
 80057a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057aa:	f000 f821 	bl	80057f0 <HAL_RCC_GetSysClockFreq>
 80057ae:	4601      	mov	r1, r0
 80057b0:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <HAL_RCC_ClockConfig+0x1bc>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	091b      	lsrs	r3, r3, #4
 80057b6:	f003 030f 	and.w	r3, r3, #15
 80057ba:	4a0a      	ldr	r2, [pc, #40]	; (80057e4 <HAL_RCC_ClockConfig+0x1c0>)
 80057bc:	5cd3      	ldrb	r3, [r2, r3]
 80057be:	fa21 f303 	lsr.w	r3, r1, r3
 80057c2:	4a09      	ldr	r2, [pc, #36]	; (80057e8 <HAL_RCC_ClockConfig+0x1c4>)
 80057c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057c6:	4b09      	ldr	r3, [pc, #36]	; (80057ec <HAL_RCC_ClockConfig+0x1c8>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7fc ff70 	bl	80026b0 <HAL_InitTick>

  return HAL_OK;
 80057d0:	2300      	movs	r3, #0
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
 80057da:	bf00      	nop
 80057dc:	40023c00 	.word	0x40023c00
 80057e0:	40023800 	.word	0x40023800
 80057e4:	08011b44 	.word	0x08011b44
 80057e8:	20000060 	.word	0x20000060
 80057ec:	20000064 	.word	0x20000064

080057f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057f6:	2300      	movs	r3, #0
 80057f8:	607b      	str	r3, [r7, #4]
 80057fa:	2300      	movs	r3, #0
 80057fc:	60fb      	str	r3, [r7, #12]
 80057fe:	2300      	movs	r3, #0
 8005800:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005806:	4b50      	ldr	r3, [pc, #320]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 8005808:	689b      	ldr	r3, [r3, #8]
 800580a:	f003 030c 	and.w	r3, r3, #12
 800580e:	2b04      	cmp	r3, #4
 8005810:	d007      	beq.n	8005822 <HAL_RCC_GetSysClockFreq+0x32>
 8005812:	2b08      	cmp	r3, #8
 8005814:	d008      	beq.n	8005828 <HAL_RCC_GetSysClockFreq+0x38>
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 808d 	bne.w	8005936 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800581c:	4b4b      	ldr	r3, [pc, #300]	; (800594c <HAL_RCC_GetSysClockFreq+0x15c>)
 800581e:	60bb      	str	r3, [r7, #8]
       break;
 8005820:	e08c      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005822:	4b4b      	ldr	r3, [pc, #300]	; (8005950 <HAL_RCC_GetSysClockFreq+0x160>)
 8005824:	60bb      	str	r3, [r7, #8]
      break;
 8005826:	e089      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005828:	4b47      	ldr	r3, [pc, #284]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005830:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005832:	4b45      	ldr	r3, [pc, #276]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d023      	beq.n	8005886 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800583e:	4b42      	ldr	r3, [pc, #264]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	099b      	lsrs	r3, r3, #6
 8005844:	f04f 0400 	mov.w	r4, #0
 8005848:	f240 11ff 	movw	r1, #511	; 0x1ff
 800584c:	f04f 0200 	mov.w	r2, #0
 8005850:	ea03 0501 	and.w	r5, r3, r1
 8005854:	ea04 0602 	and.w	r6, r4, r2
 8005858:	4a3d      	ldr	r2, [pc, #244]	; (8005950 <HAL_RCC_GetSysClockFreq+0x160>)
 800585a:	fb02 f106 	mul.w	r1, r2, r6
 800585e:	2200      	movs	r2, #0
 8005860:	fb02 f205 	mul.w	r2, r2, r5
 8005864:	440a      	add	r2, r1
 8005866:	493a      	ldr	r1, [pc, #232]	; (8005950 <HAL_RCC_GetSysClockFreq+0x160>)
 8005868:	fba5 0101 	umull	r0, r1, r5, r1
 800586c:	1853      	adds	r3, r2, r1
 800586e:	4619      	mov	r1, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	f04f 0400 	mov.w	r4, #0
 8005876:	461a      	mov	r2, r3
 8005878:	4623      	mov	r3, r4
 800587a:	f7fb fa0d 	bl	8000c98 <__aeabi_uldivmod>
 800587e:	4603      	mov	r3, r0
 8005880:	460c      	mov	r4, r1
 8005882:	60fb      	str	r3, [r7, #12]
 8005884:	e049      	b.n	800591a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005886:	4b30      	ldr	r3, [pc, #192]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	099b      	lsrs	r3, r3, #6
 800588c:	f04f 0400 	mov.w	r4, #0
 8005890:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005894:	f04f 0200 	mov.w	r2, #0
 8005898:	ea03 0501 	and.w	r5, r3, r1
 800589c:	ea04 0602 	and.w	r6, r4, r2
 80058a0:	4629      	mov	r1, r5
 80058a2:	4632      	mov	r2, r6
 80058a4:	f04f 0300 	mov.w	r3, #0
 80058a8:	f04f 0400 	mov.w	r4, #0
 80058ac:	0154      	lsls	r4, r2, #5
 80058ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80058b2:	014b      	lsls	r3, r1, #5
 80058b4:	4619      	mov	r1, r3
 80058b6:	4622      	mov	r2, r4
 80058b8:	1b49      	subs	r1, r1, r5
 80058ba:	eb62 0206 	sbc.w	r2, r2, r6
 80058be:	f04f 0300 	mov.w	r3, #0
 80058c2:	f04f 0400 	mov.w	r4, #0
 80058c6:	0194      	lsls	r4, r2, #6
 80058c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80058cc:	018b      	lsls	r3, r1, #6
 80058ce:	1a5b      	subs	r3, r3, r1
 80058d0:	eb64 0402 	sbc.w	r4, r4, r2
 80058d4:	f04f 0100 	mov.w	r1, #0
 80058d8:	f04f 0200 	mov.w	r2, #0
 80058dc:	00e2      	lsls	r2, r4, #3
 80058de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80058e2:	00d9      	lsls	r1, r3, #3
 80058e4:	460b      	mov	r3, r1
 80058e6:	4614      	mov	r4, r2
 80058e8:	195b      	adds	r3, r3, r5
 80058ea:	eb44 0406 	adc.w	r4, r4, r6
 80058ee:	f04f 0100 	mov.w	r1, #0
 80058f2:	f04f 0200 	mov.w	r2, #0
 80058f6:	02a2      	lsls	r2, r4, #10
 80058f8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80058fc:	0299      	lsls	r1, r3, #10
 80058fe:	460b      	mov	r3, r1
 8005900:	4614      	mov	r4, r2
 8005902:	4618      	mov	r0, r3
 8005904:	4621      	mov	r1, r4
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f04f 0400 	mov.w	r4, #0
 800590c:	461a      	mov	r2, r3
 800590e:	4623      	mov	r3, r4
 8005910:	f7fb f9c2 	bl	8000c98 <__aeabi_uldivmod>
 8005914:	4603      	mov	r3, r0
 8005916:	460c      	mov	r4, r1
 8005918:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800591a:	4b0b      	ldr	r3, [pc, #44]	; (8005948 <HAL_RCC_GetSysClockFreq+0x158>)
 800591c:	685b      	ldr	r3, [r3, #4]
 800591e:	0c1b      	lsrs	r3, r3, #16
 8005920:	f003 0303 	and.w	r3, r3, #3
 8005924:	3301      	adds	r3, #1
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800592a:	68fa      	ldr	r2, [r7, #12]
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005932:	60bb      	str	r3, [r7, #8]
      break;
 8005934:	e002      	b.n	800593c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005936:	4b05      	ldr	r3, [pc, #20]	; (800594c <HAL_RCC_GetSysClockFreq+0x15c>)
 8005938:	60bb      	str	r3, [r7, #8]
      break;
 800593a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800593c:	68bb      	ldr	r3, [r7, #8]
}
 800593e:	4618      	mov	r0, r3
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005946:	bf00      	nop
 8005948:	40023800 	.word	0x40023800
 800594c:	00f42400 	.word	0x00f42400
 8005950:	017d7840 	.word	0x017d7840

08005954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005958:	4b03      	ldr	r3, [pc, #12]	; (8005968 <HAL_RCC_GetHCLKFreq+0x14>)
 800595a:	681b      	ldr	r3, [r3, #0]
}
 800595c:	4618      	mov	r0, r3
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	20000060 	.word	0x20000060

0800596c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b082      	sub	sp, #8
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e01d      	b.n	80059ba <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d106      	bne.n	8005998 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f7fc fd6a 	bl	800246c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681a      	ldr	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	3304      	adds	r3, #4
 80059a8:	4619      	mov	r1, r3
 80059aa:	4610      	mov	r0, r2
 80059ac:	f000 fb4e 	bl	800604c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80059b8:	2300      	movs	r3, #0
}
 80059ba:	4618      	mov	r0, r3
 80059bc:	3708      	adds	r7, #8
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b082      	sub	sp, #8
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d101      	bne.n	80059d4 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e01d      	b.n	8005a10 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d106      	bne.n	80059ee <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f815 	bl	8005a18 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2202      	movs	r2, #2
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	3304      	adds	r3, #4
 80059fe:	4619      	mov	r1, r3
 8005a00:	4610      	mov	r0, r2
 8005a02:	f000 fb23 	bl	800604c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2201      	movs	r2, #1
 8005a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a0e:	2300      	movs	r3, #0
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3708      	adds	r7, #8
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b082      	sub	sp, #8
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e01d      	b.n	8005a7a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d106      	bne.n	8005a58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a52:	6878      	ldr	r0, [r7, #4]
 8005a54:	f000 f815 	bl	8005a82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2202      	movs	r2, #2
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681a      	ldr	r2, [r3, #0]
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	3304      	adds	r3, #4
 8005a68:	4619      	mov	r1, r3
 8005a6a:	4610      	mov	r0, r2
 8005a6c:	f000 faee 	bl	800604c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a78:	2300      	movs	r3, #0
}
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	3708      	adds	r7, #8
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	bd80      	pop	{r7, pc}

08005a82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a82:	b480      	push	{r7}
 8005a84:	b083      	sub	sp, #12
 8005a86:	af00      	add	r7, sp, #0
 8005a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a8a:	bf00      	nop
 8005a8c:	370c      	adds	r7, #12
 8005a8e:	46bd      	mov	sp, r7
 8005a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a94:	4770      	bx	lr
	...

08005a98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b084      	sub	sp, #16
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	6839      	ldr	r1, [r7, #0]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fd74 	bl	8006598 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a10      	ldr	r2, [pc, #64]	; (8005af8 <HAL_TIM_PWM_Start+0x60>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d107      	bne.n	8005aca <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ac8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	2b06      	cmp	r3, #6
 8005ada:	d007      	beq.n	8005aec <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	681a      	ldr	r2, [r3, #0]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0201 	orr.w	r2, r2, #1
 8005aea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005aec:	2300      	movs	r3, #0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
 8005af6:	bf00      	nop
 8005af8:	40010000 	.word	0x40010000

08005afc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
 8005b04:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e083      	b.n	8005c18 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d106      	bne.n	8005b2a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7fc fcc3 	bl	80024b0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005b40:	f023 0307 	bic.w	r3, r3, #7
 8005b44:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	3304      	adds	r3, #4
 8005b4e:	4619      	mov	r1, r3
 8005b50:	4610      	mov	r0, r2
 8005b52:	f000 fa7b 	bl	800604c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b7e:	f023 0303 	bic.w	r3, r3, #3
 8005b82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	689a      	ldr	r2, [r3, #8]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	699b      	ldr	r3, [r3, #24]
 8005b8c:	021b      	lsls	r3, r3, #8
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	693a      	ldr	r2, [r7, #16]
 8005b92:	4313      	orrs	r3, r2
 8005b94:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005b9c:	f023 030c 	bic.w	r3, r3, #12
 8005ba0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ba8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	021b      	lsls	r3, r3, #8
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	693a      	ldr	r2, [r7, #16]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005bc0:	683b      	ldr	r3, [r7, #0]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	011a      	lsls	r2, r3, #4
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	031b      	lsls	r3, r3, #12
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005bda:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005be2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	695b      	ldr	r3, [r3, #20]
 8005bec:	011b      	lsls	r3, r3, #4
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	693a      	ldr	r2, [r7, #16]
 8005c04:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2201      	movs	r2, #1
 8005c12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}

08005c20 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b082      	sub	sp, #8
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c2a:	683b      	ldr	r3, [r7, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d002      	beq.n	8005c36 <HAL_TIM_Encoder_Start+0x16>
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d008      	beq.n	8005c46 <HAL_TIM_Encoder_Start+0x26>
 8005c34:	e00f      	b.n	8005c56 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	2100      	movs	r1, #0
 8005c3e:	4618      	mov	r0, r3
 8005c40:	f000 fcaa 	bl	8006598 <TIM_CCxChannelCmd>
      break;
 8005c44:	e016      	b.n	8005c74 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	2104      	movs	r1, #4
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f000 fca2 	bl	8006598 <TIM_CCxChannelCmd>
      break;
 8005c54:	e00e      	b.n	8005c74 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2201      	movs	r2, #1
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 fc9a 	bl	8006598 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2201      	movs	r2, #1
 8005c6a:	2104      	movs	r1, #4
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fc93 	bl	8006598 <TIM_CCxChannelCmd>
      break;
 8005c72:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	681a      	ldr	r2, [r3, #0]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f042 0201 	orr.w	r2, r2, #1
 8005c82:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	60b9      	str	r1, [r7, #8]
 8005c9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ca2:	2b01      	cmp	r3, #1
 8005ca4:	d101      	bne.n	8005caa <HAL_TIM_OC_ConfigChannel+0x1a>
 8005ca6:	2302      	movs	r3, #2
 8005ca8:	e04e      	b.n	8005d48 <HAL_TIM_OC_ConfigChannel+0xb8>
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2202      	movs	r2, #2
 8005cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b0c      	cmp	r3, #12
 8005cbe:	d839      	bhi.n	8005d34 <HAL_TIM_OC_ConfigChannel+0xa4>
 8005cc0:	a201      	add	r2, pc, #4	; (adr r2, 8005cc8 <HAL_TIM_OC_ConfigChannel+0x38>)
 8005cc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc6:	bf00      	nop
 8005cc8:	08005cfd 	.word	0x08005cfd
 8005ccc:	08005d35 	.word	0x08005d35
 8005cd0:	08005d35 	.word	0x08005d35
 8005cd4:	08005d35 	.word	0x08005d35
 8005cd8:	08005d0b 	.word	0x08005d0b
 8005cdc:	08005d35 	.word	0x08005d35
 8005ce0:	08005d35 	.word	0x08005d35
 8005ce4:	08005d35 	.word	0x08005d35
 8005ce8:	08005d19 	.word	0x08005d19
 8005cec:	08005d35 	.word	0x08005d35
 8005cf0:	08005d35 	.word	0x08005d35
 8005cf4:	08005d35 	.word	0x08005d35
 8005cf8:	08005d27 	.word	0x08005d27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68b9      	ldr	r1, [r7, #8]
 8005d02:	4618      	mov	r0, r3
 8005d04:	f000 fa22 	bl	800614c <TIM_OC1_SetConfig>
      break;
 8005d08:	e015      	b.n	8005d36 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68b9      	ldr	r1, [r7, #8]
 8005d10:	4618      	mov	r0, r3
 8005d12:	f000 fa81 	bl	8006218 <TIM_OC2_SetConfig>
      break;
 8005d16:	e00e      	b.n	8005d36 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	68b9      	ldr	r1, [r7, #8]
 8005d1e:	4618      	mov	r0, r3
 8005d20:	f000 fae6 	bl	80062f0 <TIM_OC3_SetConfig>
      break;
 8005d24:	e007      	b.n	8005d36 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68b9      	ldr	r1, [r7, #8]
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	f000 fb49 	bl	80063c4 <TIM_OC4_SetConfig>
      break;
 8005d32:	e000      	b.n	8005d36 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8005d34:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2200      	movs	r2, #0
 8005d42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d46:	2300      	movs	r3, #0
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	60b9      	str	r1, [r7, #8]
 8005d5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d62:	2b01      	cmp	r3, #1
 8005d64:	d101      	bne.n	8005d6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005d66:	2302      	movs	r3, #2
 8005d68:	e0b4      	b.n	8005ed4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2202      	movs	r2, #2
 8005d76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b0c      	cmp	r3, #12
 8005d7e:	f200 809f 	bhi.w	8005ec0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8005d82:	a201      	add	r2, pc, #4	; (adr r2, 8005d88 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8005d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d88:	08005dbd 	.word	0x08005dbd
 8005d8c:	08005ec1 	.word	0x08005ec1
 8005d90:	08005ec1 	.word	0x08005ec1
 8005d94:	08005ec1 	.word	0x08005ec1
 8005d98:	08005dfd 	.word	0x08005dfd
 8005d9c:	08005ec1 	.word	0x08005ec1
 8005da0:	08005ec1 	.word	0x08005ec1
 8005da4:	08005ec1 	.word	0x08005ec1
 8005da8:	08005e3f 	.word	0x08005e3f
 8005dac:	08005ec1 	.word	0x08005ec1
 8005db0:	08005ec1 	.word	0x08005ec1
 8005db4:	08005ec1 	.word	0x08005ec1
 8005db8:	08005e7f 	.word	0x08005e7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	68b9      	ldr	r1, [r7, #8]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f000 f9c2 	bl	800614c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	699a      	ldr	r2, [r3, #24]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f042 0208 	orr.w	r2, r2, #8
 8005dd6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699a      	ldr	r2, [r3, #24]
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0204 	bic.w	r2, r2, #4
 8005de6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6999      	ldr	r1, [r3, #24]
 8005dee:	68bb      	ldr	r3, [r7, #8]
 8005df0:	691a      	ldr	r2, [r3, #16]
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	619a      	str	r2, [r3, #24]
      break;
 8005dfa:	e062      	b.n	8005ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68b9      	ldr	r1, [r7, #8]
 8005e02:	4618      	mov	r0, r3
 8005e04:	f000 fa08 	bl	8006218 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	699a      	ldr	r2, [r3, #24]
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	699a      	ldr	r2, [r3, #24]
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	6999      	ldr	r1, [r3, #24]
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	691b      	ldr	r3, [r3, #16]
 8005e32:	021a      	lsls	r2, r3, #8
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	430a      	orrs	r2, r1
 8005e3a:	619a      	str	r2, [r3, #24]
      break;
 8005e3c:	e041      	b.n	8005ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	68b9      	ldr	r1, [r7, #8]
 8005e44:	4618      	mov	r0, r3
 8005e46:	f000 fa53 	bl	80062f0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69da      	ldr	r2, [r3, #28]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f042 0208 	orr.w	r2, r2, #8
 8005e58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	69da      	ldr	r2, [r3, #28]
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f022 0204 	bic.w	r2, r2, #4
 8005e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	69d9      	ldr	r1, [r3, #28]
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	691a      	ldr	r2, [r3, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	430a      	orrs	r2, r1
 8005e7a:	61da      	str	r2, [r3, #28]
      break;
 8005e7c:	e021      	b.n	8005ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68b9      	ldr	r1, [r7, #8]
 8005e84:	4618      	mov	r0, r3
 8005e86:	f000 fa9d 	bl	80063c4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69da      	ldr	r2, [r3, #28]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	69da      	ldr	r2, [r3, #28]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	69d9      	ldr	r1, [r3, #28]
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	021a      	lsls	r2, r3, #8
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	430a      	orrs	r2, r1
 8005ebc:	61da      	str	r2, [r3, #28]
      break;
 8005ebe:	e000      	b.n	8005ec2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8005ec0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2201      	movs	r2, #1
 8005ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ed2:	2300      	movs	r3, #0
}
 8005ed4:	4618      	mov	r0, r3
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b084      	sub	sp, #16
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_TIM_ConfigClockSource+0x18>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e0a6      	b.n	8006042 <HAL_TIM_ConfigClockSource+0x166>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005f12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f1a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	68fa      	ldr	r2, [r7, #12]
 8005f22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2b40      	cmp	r3, #64	; 0x40
 8005f2a:	d067      	beq.n	8005ffc <HAL_TIM_ConfigClockSource+0x120>
 8005f2c:	2b40      	cmp	r3, #64	; 0x40
 8005f2e:	d80b      	bhi.n	8005f48 <HAL_TIM_ConfigClockSource+0x6c>
 8005f30:	2b10      	cmp	r3, #16
 8005f32:	d073      	beq.n	800601c <HAL_TIM_ConfigClockSource+0x140>
 8005f34:	2b10      	cmp	r3, #16
 8005f36:	d802      	bhi.n	8005f3e <HAL_TIM_ConfigClockSource+0x62>
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d06f      	beq.n	800601c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005f3c:	e078      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f3e:	2b20      	cmp	r3, #32
 8005f40:	d06c      	beq.n	800601c <HAL_TIM_ConfigClockSource+0x140>
 8005f42:	2b30      	cmp	r3, #48	; 0x30
 8005f44:	d06a      	beq.n	800601c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005f46:	e073      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f48:	2b70      	cmp	r3, #112	; 0x70
 8005f4a:	d00d      	beq.n	8005f68 <HAL_TIM_ConfigClockSource+0x8c>
 8005f4c:	2b70      	cmp	r3, #112	; 0x70
 8005f4e:	d804      	bhi.n	8005f5a <HAL_TIM_ConfigClockSource+0x7e>
 8005f50:	2b50      	cmp	r3, #80	; 0x50
 8005f52:	d033      	beq.n	8005fbc <HAL_TIM_ConfigClockSource+0xe0>
 8005f54:	2b60      	cmp	r3, #96	; 0x60
 8005f56:	d041      	beq.n	8005fdc <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005f58:	e06a      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005f5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f5e:	d066      	beq.n	800602e <HAL_TIM_ConfigClockSource+0x152>
 8005f60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005f64:	d017      	beq.n	8005f96 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005f66:	e063      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	6899      	ldr	r1, [r3, #8]
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f000 faee 	bl	8006558 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005f8a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	68fa      	ldr	r2, [r7, #12]
 8005f92:	609a      	str	r2, [r3, #8]
      break;
 8005f94:	e04c      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6818      	ldr	r0, [r3, #0]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	6899      	ldr	r1, [r3, #8]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	f000 fad7 	bl	8006558 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	689a      	ldr	r2, [r3, #8]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005fb8:	609a      	str	r2, [r3, #8]
      break;
 8005fba:	e039      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6818      	ldr	r0, [r3, #0]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	6859      	ldr	r1, [r3, #4]
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	461a      	mov	r2, r3
 8005fca:	f000 fa4b 	bl	8006464 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2150      	movs	r1, #80	; 0x50
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f000 faa4 	bl	8006522 <TIM_ITRx_SetConfig>
      break;
 8005fda:	e029      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6818      	ldr	r0, [r3, #0]
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	6859      	ldr	r1, [r3, #4]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	461a      	mov	r2, r3
 8005fea:	f000 fa6a 	bl	80064c2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	2160      	movs	r1, #96	; 0x60
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f000 fa94 	bl	8006522 <TIM_ITRx_SetConfig>
      break;
 8005ffa:	e019      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6818      	ldr	r0, [r3, #0]
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6859      	ldr	r1, [r3, #4]
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	461a      	mov	r2, r3
 800600a:	f000 fa2b 	bl	8006464 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	2140      	movs	r1, #64	; 0x40
 8006014:	4618      	mov	r0, r3
 8006016:	f000 fa84 	bl	8006522 <TIM_ITRx_SetConfig>
      break;
 800601a:	e009      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681a      	ldr	r2, [r3, #0]
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	4619      	mov	r1, r3
 8006026:	4610      	mov	r0, r2
 8006028:	f000 fa7b 	bl	8006522 <TIM_ITRx_SetConfig>
      break;
 800602c:	e000      	b.n	8006030 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800602e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2201      	movs	r2, #1
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006040:	2300      	movs	r3, #0
}
 8006042:	4618      	mov	r0, r3
 8006044:	3710      	adds	r7, #16
 8006046:	46bd      	mov	sp, r7
 8006048:	bd80      	pop	{r7, pc}
	...

0800604c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800604c:	b480      	push	{r7}
 800604e:	b085      	sub	sp, #20
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
 8006054:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a34      	ldr	r2, [pc, #208]	; (8006130 <TIM_Base_SetConfig+0xe4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00f      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606a:	d00b      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a31      	ldr	r2, [pc, #196]	; (8006134 <TIM_Base_SetConfig+0xe8>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d007      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	4a30      	ldr	r2, [pc, #192]	; (8006138 <TIM_Base_SetConfig+0xec>)
 8006078:	4293      	cmp	r3, r2
 800607a:	d003      	beq.n	8006084 <TIM_Base_SetConfig+0x38>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	4a2f      	ldr	r2, [pc, #188]	; (800613c <TIM_Base_SetConfig+0xf0>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d108      	bne.n	8006096 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800608a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	4313      	orrs	r3, r2
 8006094:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	4a25      	ldr	r2, [pc, #148]	; (8006130 <TIM_Base_SetConfig+0xe4>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d01b      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060a4:	d017      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	4a22      	ldr	r2, [pc, #136]	; (8006134 <TIM_Base_SetConfig+0xe8>)
 80060aa:	4293      	cmp	r3, r2
 80060ac:	d013      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	4a21      	ldr	r2, [pc, #132]	; (8006138 <TIM_Base_SetConfig+0xec>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d00f      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	4a20      	ldr	r2, [pc, #128]	; (800613c <TIM_Base_SetConfig+0xf0>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d00b      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	4a1f      	ldr	r2, [pc, #124]	; (8006140 <TIM_Base_SetConfig+0xf4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d007      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a1e      	ldr	r2, [pc, #120]	; (8006144 <TIM_Base_SetConfig+0xf8>)
 80060ca:	4293      	cmp	r3, r2
 80060cc:	d003      	beq.n	80060d6 <TIM_Base_SetConfig+0x8a>
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	4a1d      	ldr	r2, [pc, #116]	; (8006148 <TIM_Base_SetConfig+0xfc>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d108      	bne.n	80060e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060de:	683b      	ldr	r3, [r7, #0]
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	68fa      	ldr	r2, [r7, #12]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	68fa      	ldr	r2, [r7, #12]
 80060fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	689a      	ldr	r2, [r3, #8]
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	4a08      	ldr	r2, [pc, #32]	; (8006130 <TIM_Base_SetConfig+0xe4>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d103      	bne.n	800611c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	615a      	str	r2, [r3, #20]
}
 8006122:	bf00      	nop
 8006124:	3714      	adds	r7, #20
 8006126:	46bd      	mov	sp, r7
 8006128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612c:	4770      	bx	lr
 800612e:	bf00      	nop
 8006130:	40010000 	.word	0x40010000
 8006134:	40000400 	.word	0x40000400
 8006138:	40000800 	.word	0x40000800
 800613c:	40000c00 	.word	0x40000c00
 8006140:	40014000 	.word	0x40014000
 8006144:	40014400 	.word	0x40014400
 8006148:	40014800 	.word	0x40014800

0800614c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800614c:	b480      	push	{r7}
 800614e:	b087      	sub	sp, #28
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a1b      	ldr	r3, [r3, #32]
 800615a:	f023 0201 	bic.w	r2, r3, #1
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	685b      	ldr	r3, [r3, #4]
 800616c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	699b      	ldr	r3, [r3, #24]
 8006172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800617a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f023 0303 	bic.w	r3, r3, #3
 8006182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f023 0302 	bic.w	r3, r3, #2
 8006194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	4313      	orrs	r3, r2
 800619e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a1c      	ldr	r2, [pc, #112]	; (8006214 <TIM_OC1_SetConfig+0xc8>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d10c      	bne.n	80061c2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f023 0308 	bic.w	r3, r3, #8
 80061ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f023 0304 	bic.w	r3, r3, #4
 80061c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a13      	ldr	r2, [pc, #76]	; (8006214 <TIM_OC1_SetConfig+0xc8>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d111      	bne.n	80061ee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	693a      	ldr	r2, [r7, #16]
 80061ea:	4313      	orrs	r3, r2
 80061ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	685a      	ldr	r2, [r3, #4]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	697a      	ldr	r2, [r7, #20]
 8006206:	621a      	str	r2, [r3, #32]
}
 8006208:	bf00      	nop
 800620a:	371c      	adds	r7, #28
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr
 8006214:	40010000 	.word	0x40010000

08006218 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006218:	b480      	push	{r7}
 800621a:	b087      	sub	sp, #28
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f023 0210 	bic.w	r2, r3, #16
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a1b      	ldr	r3, [r3, #32]
 8006232:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006246:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800624e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	021b      	lsls	r3, r3, #8
 8006256:	68fa      	ldr	r2, [r7, #12]
 8006258:	4313      	orrs	r3, r2
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	f023 0320 	bic.w	r3, r3, #32
 8006262:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	689b      	ldr	r3, [r3, #8]
 8006268:	011b      	lsls	r3, r3, #4
 800626a:	697a      	ldr	r2, [r7, #20]
 800626c:	4313      	orrs	r3, r2
 800626e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <TIM_OC2_SetConfig+0xd4>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d10d      	bne.n	8006294 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800627e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	011b      	lsls	r3, r3, #4
 8006286:	697a      	ldr	r2, [r7, #20]
 8006288:	4313      	orrs	r3, r2
 800628a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006292:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a15      	ldr	r2, [pc, #84]	; (80062ec <TIM_OC2_SetConfig+0xd4>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d113      	bne.n	80062c4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800629c:	693b      	ldr	r3, [r7, #16]
 800629e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80062a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80062aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	695b      	ldr	r3, [r3, #20]
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	693a      	ldr	r2, [r7, #16]
 80062b4:	4313      	orrs	r3, r2
 80062b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	699b      	ldr	r3, [r3, #24]
 80062bc:	009b      	lsls	r3, r3, #2
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	4313      	orrs	r3, r2
 80062c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	693a      	ldr	r2, [r7, #16]
 80062c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68fa      	ldr	r2, [r7, #12]
 80062ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	685a      	ldr	r2, [r3, #4]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	697a      	ldr	r2, [r7, #20]
 80062dc:	621a      	str	r2, [r3, #32]
}
 80062de:	bf00      	nop
 80062e0:	371c      	adds	r7, #28
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	40010000 	.word	0x40010000

080062f0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80062f0:	b480      	push	{r7}
 80062f2:	b087      	sub	sp, #28
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
 80062f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6a1b      	ldr	r3, [r3, #32]
 80062fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1b      	ldr	r3, [r3, #32]
 800630a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	685b      	ldr	r3, [r3, #4]
 8006310:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	69db      	ldr	r3, [r3, #28]
 8006316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800631e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f023 0303 	bic.w	r3, r3, #3
 8006326:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	68fa      	ldr	r2, [r7, #12]
 800632e:	4313      	orrs	r3, r2
 8006330:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006332:	697b      	ldr	r3, [r7, #20]
 8006334:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006338:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	689b      	ldr	r3, [r3, #8]
 800633e:	021b      	lsls	r3, r3, #8
 8006340:	697a      	ldr	r2, [r7, #20]
 8006342:	4313      	orrs	r3, r2
 8006344:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a1d      	ldr	r2, [pc, #116]	; (80063c0 <TIM_OC3_SetConfig+0xd0>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d10d      	bne.n	800636a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	021b      	lsls	r3, r3, #8
 800635c:	697a      	ldr	r2, [r7, #20]
 800635e:	4313      	orrs	r3, r2
 8006360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006362:	697b      	ldr	r3, [r7, #20]
 8006364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a14      	ldr	r2, [pc, #80]	; (80063c0 <TIM_OC3_SetConfig+0xd0>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d113      	bne.n	800639a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006378:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800637a:	693b      	ldr	r3, [r7, #16]
 800637c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006380:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	011b      	lsls	r3, r3, #4
 8006388:	693a      	ldr	r2, [r7, #16]
 800638a:	4313      	orrs	r3, r2
 800638c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800638e:	683b      	ldr	r3, [r7, #0]
 8006390:	699b      	ldr	r3, [r3, #24]
 8006392:	011b      	lsls	r3, r3, #4
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	4313      	orrs	r3, r2
 8006398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	697a      	ldr	r2, [r7, #20]
 80063b2:	621a      	str	r2, [r3, #32]
}
 80063b4:	bf00      	nop
 80063b6:	371c      	adds	r7, #28
 80063b8:	46bd      	mov	sp, r7
 80063ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063be:	4770      	bx	lr
 80063c0:	40010000 	.word	0x40010000

080063c4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b087      	sub	sp, #28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a1b      	ldr	r3, [r3, #32]
 80063d2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a1b      	ldr	r3, [r3, #32]
 80063de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	69db      	ldr	r3, [r3, #28]
 80063ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80063f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	021b      	lsls	r3, r3, #8
 8006402:	68fa      	ldr	r2, [r7, #12]
 8006404:	4313      	orrs	r3, r2
 8006406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800640e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006410:	683b      	ldr	r3, [r7, #0]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	031b      	lsls	r3, r3, #12
 8006416:	693a      	ldr	r2, [r7, #16]
 8006418:	4313      	orrs	r3, r2
 800641a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a10      	ldr	r2, [pc, #64]	; (8006460 <TIM_OC4_SetConfig+0x9c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d109      	bne.n	8006438 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006424:	697b      	ldr	r3, [r7, #20]
 8006426:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800642a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	695b      	ldr	r3, [r3, #20]
 8006430:	019b      	lsls	r3, r3, #6
 8006432:	697a      	ldr	r2, [r7, #20]
 8006434:	4313      	orrs	r3, r2
 8006436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	685a      	ldr	r2, [r3, #4]
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	621a      	str	r2, [r3, #32]
}
 8006452:	bf00      	nop
 8006454:	371c      	adds	r7, #28
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	40010000 	.word	0x40010000

08006464 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006464:	b480      	push	{r7}
 8006466:	b087      	sub	sp, #28
 8006468:	af00      	add	r7, sp, #0
 800646a:	60f8      	str	r0, [r7, #12]
 800646c:	60b9      	str	r1, [r7, #8]
 800646e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6a1b      	ldr	r3, [r3, #32]
 8006474:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	6a1b      	ldr	r3, [r3, #32]
 800647a:	f023 0201 	bic.w	r2, r3, #1
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	699b      	ldr	r3, [r3, #24]
 8006486:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800648e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	011b      	lsls	r3, r3, #4
 8006494:	693a      	ldr	r2, [r7, #16]
 8006496:	4313      	orrs	r3, r2
 8006498:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	f023 030a 	bic.w	r3, r3, #10
 80064a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064a2:	697a      	ldr	r2, [r7, #20]
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	4313      	orrs	r3, r2
 80064a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	697a      	ldr	r2, [r7, #20]
 80064b4:	621a      	str	r2, [r3, #32]
}
 80064b6:	bf00      	nop
 80064b8:	371c      	adds	r7, #28
 80064ba:	46bd      	mov	sp, r7
 80064bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c0:	4770      	bx	lr

080064c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b087      	sub	sp, #28
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6a1b      	ldr	r3, [r3, #32]
 80064d2:	f023 0210 	bic.w	r2, r3, #16
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	699b      	ldr	r3, [r3, #24]
 80064de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6a1b      	ldr	r3, [r3, #32]
 80064e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80064ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	031b      	lsls	r3, r3, #12
 80064f2:	697a      	ldr	r2, [r7, #20]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80064fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	011b      	lsls	r3, r3, #4
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	4313      	orrs	r3, r2
 8006508:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	697a      	ldr	r2, [r7, #20]
 800650e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	693a      	ldr	r2, [r7, #16]
 8006514:	621a      	str	r2, [r3, #32]
}
 8006516:	bf00      	nop
 8006518:	371c      	adds	r7, #28
 800651a:	46bd      	mov	sp, r7
 800651c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006520:	4770      	bx	lr

08006522 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006522:	b480      	push	{r7}
 8006524:	b085      	sub	sp, #20
 8006526:	af00      	add	r7, sp, #0
 8006528:	6078      	str	r0, [r7, #4]
 800652a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	689b      	ldr	r3, [r3, #8]
 8006530:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006538:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800653a:	683a      	ldr	r2, [r7, #0]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	4313      	orrs	r3, r2
 8006540:	f043 0307 	orr.w	r3, r3, #7
 8006544:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	68fa      	ldr	r2, [r7, #12]
 800654a:	609a      	str	r2, [r3, #8]
}
 800654c:	bf00      	nop
 800654e:	3714      	adds	r7, #20
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006558:	b480      	push	{r7}
 800655a:	b087      	sub	sp, #28
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	607a      	str	r2, [r7, #4]
 8006564:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	689b      	ldr	r3, [r3, #8]
 800656a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006572:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	021a      	lsls	r2, r3, #8
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	431a      	orrs	r2, r3
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	4313      	orrs	r3, r2
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	4313      	orrs	r3, r2
 8006584:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	697a      	ldr	r2, [r7, #20]
 800658a:	609a      	str	r2, [r3, #8]
}
 800658c:	bf00      	nop
 800658e:	371c      	adds	r7, #28
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr

08006598 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	f003 031f 	and.w	r3, r3, #31
 80065aa:	2201      	movs	r2, #1
 80065ac:	fa02 f303 	lsl.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6a1a      	ldr	r2, [r3, #32]
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	43db      	mvns	r3, r3
 80065ba:	401a      	ands	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	6a1a      	ldr	r2, [r3, #32]
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	f003 031f 	and.w	r3, r3, #31
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	fa01 f303 	lsl.w	r3, r1, r3
 80065d0:	431a      	orrs	r2, r3
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	621a      	str	r2, [r3, #32]
}
 80065d6:	bf00      	nop
 80065d8:	371c      	adds	r7, #28
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b084      	sub	sp, #16
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
 80065ea:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2204      	movs	r2, #4
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	4618      	mov	r0, r3
 80065f6:	f000 f8df 	bl	80067b8 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006608:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	f003 0307 	and.w	r3, r3, #7
 8006614:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	2b06      	cmp	r3, #6
 800661a:	d007      	beq.n	800662c <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f042 0201 	orr.w	r2, r2, #1
 800662a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3710      	adds	r7, #16
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
	...

08006638 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006638:	b480      	push	{r7}
 800663a:	b085      	sub	sp, #20
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006648:	2b01      	cmp	r3, #1
 800664a:	d101      	bne.n	8006650 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800664c:	2302      	movs	r3, #2
 800664e:	e050      	b.n	80066f2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2201      	movs	r2, #1
 8006654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2202      	movs	r2, #2
 800665c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006676:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	68fa      	ldr	r2, [r7, #12]
 800667e:	4313      	orrs	r3, r2
 8006680:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a1c      	ldr	r2, [pc, #112]	; (8006700 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d018      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800669c:	d013      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a18      	ldr	r2, [pc, #96]	; (8006704 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d00e      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a16      	ldr	r2, [pc, #88]	; (8006708 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d009      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a15      	ldr	r2, [pc, #84]	; (800670c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d004      	beq.n	80066c6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a13      	ldr	r2, [pc, #76]	; (8006710 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d10c      	bne.n	80066e0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80066cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68ba      	ldr	r2, [r7, #8]
 80066de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2200      	movs	r2, #0
 80066ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3714      	adds	r7, #20
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	40010000 	.word	0x40010000
 8006704:	40000400 	.word	0x40000400
 8006708:	40000800 	.word	0x40000800
 800670c:	40000c00 	.word	0x40000c00
 8006710:	40014000 	.word	0x40014000

08006714 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006728:	2b01      	cmp	r3, #1
 800672a:	d101      	bne.n	8006730 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800672c:	2302      	movs	r3, #2
 800672e:	e03d      	b.n	80067ac <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2201      	movs	r2, #1
 8006734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	4313      	orrs	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	689b      	ldr	r3, [r3, #8]
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	4313      	orrs	r3, r2
 8006760:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4313      	orrs	r3, r2
 800676e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	691b      	ldr	r3, [r3, #16]
 800677a:	4313      	orrs	r3, r2
 800677c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	695b      	ldr	r3, [r3, #20]
 8006788:	4313      	orrs	r3, r2
 800678a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	4313      	orrs	r3, r2
 8006798:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067aa:	2300      	movs	r3, #0
}
 80067ac:	4618      	mov	r0, r3
 80067ae:	3714      	adds	r7, #20
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr

080067b8 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b087      	sub	sp, #28
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	f003 031f 	and.w	r3, r3, #31
 80067ca:	2204      	movs	r2, #4
 80067cc:	fa02 f303 	lsl.w	r3, r2, r3
 80067d0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	6a1a      	ldr	r2, [r3, #32]
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	43db      	mvns	r3, r3
 80067da:	401a      	ands	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a1a      	ldr	r2, [r3, #32]
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	f003 031f 	and.w	r3, r3, #31
 80067ea:	6879      	ldr	r1, [r7, #4]
 80067ec:	fa01 f303 	lsl.w	r3, r1, r3
 80067f0:	431a      	orrs	r2, r3
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	621a      	str	r2, [r3, #32]
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006802:	b084      	sub	sp, #16
 8006804:	b580      	push	{r7, lr}
 8006806:	b084      	sub	sp, #16
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	f107 001c 	add.w	r0, r7, #28
 8006810:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006814:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006816:	2b01      	cmp	r3, #1
 8006818:	d122      	bne.n	8006860 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800681e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800682e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006832:	687a      	ldr	r2, [r7, #4]
 8006834:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006842:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006844:	2b01      	cmp	r3, #1
 8006846:	d105      	bne.n	8006854 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68db      	ldr	r3, [r3, #12]
 800684c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f001 fac5 	bl	8007de4 <USB_CoreReset>
 800685a:	4603      	mov	r3, r0
 800685c:	73fb      	strb	r3, [r7, #15]
 800685e:	e01a      	b.n	8006896 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f001 fab9 	bl	8007de4 <USB_CoreReset>
 8006872:	4603      	mov	r3, r0
 8006874:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006876:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006878:	2b00      	cmp	r3, #0
 800687a:	d106      	bne.n	800688a <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006880:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	639a      	str	r2, [r3, #56]	; 0x38
 8006888:	e005      	b.n	8006896 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006898:	2b01      	cmp	r3, #1
 800689a:	d10b      	bne.n	80068b4 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f043 0206 	orr.w	r2, r3, #6
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	689b      	ldr	r3, [r3, #8]
 80068ac:	f043 0220 	orr.w	r2, r3, #32
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80068b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3710      	adds	r7, #16
 80068ba:	46bd      	mov	sp, r7
 80068bc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80068c0:	b004      	add	sp, #16
 80068c2:	4770      	bx	lr

080068c4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b087      	sub	sp, #28
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	4613      	mov	r3, r2
 80068d0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80068d2:	79fb      	ldrb	r3, [r7, #7]
 80068d4:	2b02      	cmp	r3, #2
 80068d6:	d165      	bne.n	80069a4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	4a41      	ldr	r2, [pc, #260]	; (80069e0 <USB_SetTurnaroundTime+0x11c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d906      	bls.n	80068ee <USB_SetTurnaroundTime+0x2a>
 80068e0:	68bb      	ldr	r3, [r7, #8]
 80068e2:	4a40      	ldr	r2, [pc, #256]	; (80069e4 <USB_SetTurnaroundTime+0x120>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d802      	bhi.n	80068ee <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80068e8:	230f      	movs	r3, #15
 80068ea:	617b      	str	r3, [r7, #20]
 80068ec:	e062      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	4a3c      	ldr	r2, [pc, #240]	; (80069e4 <USB_SetTurnaroundTime+0x120>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d906      	bls.n	8006904 <USB_SetTurnaroundTime+0x40>
 80068f6:	68bb      	ldr	r3, [r7, #8]
 80068f8:	4a3b      	ldr	r2, [pc, #236]	; (80069e8 <USB_SetTurnaroundTime+0x124>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d802      	bhi.n	8006904 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80068fe:	230e      	movs	r3, #14
 8006900:	617b      	str	r3, [r7, #20]
 8006902:	e057      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	4a38      	ldr	r2, [pc, #224]	; (80069e8 <USB_SetTurnaroundTime+0x124>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d906      	bls.n	800691a <USB_SetTurnaroundTime+0x56>
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	4a37      	ldr	r2, [pc, #220]	; (80069ec <USB_SetTurnaroundTime+0x128>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d802      	bhi.n	800691a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006914:	230d      	movs	r3, #13
 8006916:	617b      	str	r3, [r7, #20]
 8006918:	e04c      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	4a33      	ldr	r2, [pc, #204]	; (80069ec <USB_SetTurnaroundTime+0x128>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d906      	bls.n	8006930 <USB_SetTurnaroundTime+0x6c>
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	4a32      	ldr	r2, [pc, #200]	; (80069f0 <USB_SetTurnaroundTime+0x12c>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d802      	bhi.n	8006930 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800692a:	230c      	movs	r3, #12
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	e041      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	4a2f      	ldr	r2, [pc, #188]	; (80069f0 <USB_SetTurnaroundTime+0x12c>)
 8006934:	4293      	cmp	r3, r2
 8006936:	d906      	bls.n	8006946 <USB_SetTurnaroundTime+0x82>
 8006938:	68bb      	ldr	r3, [r7, #8]
 800693a:	4a2e      	ldr	r2, [pc, #184]	; (80069f4 <USB_SetTurnaroundTime+0x130>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d802      	bhi.n	8006946 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006940:	230b      	movs	r3, #11
 8006942:	617b      	str	r3, [r7, #20]
 8006944:	e036      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	4a2a      	ldr	r2, [pc, #168]	; (80069f4 <USB_SetTurnaroundTime+0x130>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d906      	bls.n	800695c <USB_SetTurnaroundTime+0x98>
 800694e:	68bb      	ldr	r3, [r7, #8]
 8006950:	4a29      	ldr	r2, [pc, #164]	; (80069f8 <USB_SetTurnaroundTime+0x134>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d802      	bhi.n	800695c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006956:	230a      	movs	r3, #10
 8006958:	617b      	str	r3, [r7, #20]
 800695a:	e02b      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	4a26      	ldr	r2, [pc, #152]	; (80069f8 <USB_SetTurnaroundTime+0x134>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d906      	bls.n	8006972 <USB_SetTurnaroundTime+0xae>
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	4a25      	ldr	r2, [pc, #148]	; (80069fc <USB_SetTurnaroundTime+0x138>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d802      	bhi.n	8006972 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800696c:	2309      	movs	r3, #9
 800696e:	617b      	str	r3, [r7, #20]
 8006970:	e020      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	4a21      	ldr	r2, [pc, #132]	; (80069fc <USB_SetTurnaroundTime+0x138>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d906      	bls.n	8006988 <USB_SetTurnaroundTime+0xc4>
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	4a20      	ldr	r2, [pc, #128]	; (8006a00 <USB_SetTurnaroundTime+0x13c>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d802      	bhi.n	8006988 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006982:	2308      	movs	r3, #8
 8006984:	617b      	str	r3, [r7, #20]
 8006986:	e015      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	4a1d      	ldr	r2, [pc, #116]	; (8006a00 <USB_SetTurnaroundTime+0x13c>)
 800698c:	4293      	cmp	r3, r2
 800698e:	d906      	bls.n	800699e <USB_SetTurnaroundTime+0xda>
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	4a1c      	ldr	r2, [pc, #112]	; (8006a04 <USB_SetTurnaroundTime+0x140>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d802      	bhi.n	800699e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006998:	2307      	movs	r3, #7
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	e00a      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800699e:	2306      	movs	r3, #6
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	e007      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80069a4:	79fb      	ldrb	r3, [r7, #7]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d102      	bne.n	80069b0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80069aa:	2309      	movs	r3, #9
 80069ac:	617b      	str	r3, [r7, #20]
 80069ae:	e001      	b.n	80069b4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80069b0:	2309      	movs	r3, #9
 80069b2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	68da      	ldr	r2, [r3, #12]
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	029b      	lsls	r3, r3, #10
 80069c8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80069cc:	431a      	orrs	r2, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	371c      	adds	r7, #28
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr
 80069e0:	00d8acbf 	.word	0x00d8acbf
 80069e4:	00e4e1bf 	.word	0x00e4e1bf
 80069e8:	00f423ff 	.word	0x00f423ff
 80069ec:	0106737f 	.word	0x0106737f
 80069f0:	011a499f 	.word	0x011a499f
 80069f4:	01312cff 	.word	0x01312cff
 80069f8:	014ca43f 	.word	0x014ca43f
 80069fc:	016e35ff 	.word	0x016e35ff
 8006a00:	01a6ab1f 	.word	0x01a6ab1f
 8006a04:	01e847ff 	.word	0x01e847ff

08006a08 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f043 0201 	orr.w	r2, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	370c      	adds	r7, #12
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b083      	sub	sp, #12
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f023 0201 	bic.w	r2, r3, #1
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b082      	sub	sp, #8
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
 8006a54:	460b      	mov	r3, r1
 8006a56:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	2b01      	cmp	r3, #1
 8006a68:	d106      	bne.n	8006a78 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	60da      	str	r2, [r3, #12]
 8006a76:	e00b      	b.n	8006a90 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006a78:	78fb      	ldrb	r3, [r7, #3]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d106      	bne.n	8006a8c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	68db      	ldr	r3, [r3, #12]
 8006a82:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	60da      	str	r2, [r3, #12]
 8006a8a:	e001      	b.n	8006a90 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	e003      	b.n	8006a98 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006a90:	2032      	movs	r0, #50	; 0x32
 8006a92:	f7fb fe5d 	bl	8002750 <HAL_Delay>

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	3708      	adds	r7, #8
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	bd80      	pop	{r7, pc}

08006aa0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006aa0:	b084      	sub	sp, #16
 8006aa2:	b580      	push	{r7, lr}
 8006aa4:	b086      	sub	sp, #24
 8006aa6:	af00      	add	r7, sp, #0
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006aae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006aba:	2300      	movs	r3, #0
 8006abc:	613b      	str	r3, [r7, #16]
 8006abe:	e009      	b.n	8006ad4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	3340      	adds	r3, #64	; 0x40
 8006ac6:	009b      	lsls	r3, r3, #2
 8006ac8:	4413      	add	r3, r2
 8006aca:	2200      	movs	r2, #0
 8006acc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	3301      	adds	r3, #1
 8006ad2:	613b      	str	r3, [r7, #16]
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	2b0e      	cmp	r3, #14
 8006ad8:	d9f2      	bls.n	8006ac0 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006ada:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d11c      	bne.n	8006b1a <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ae6:	685b      	ldr	r3, [r3, #4]
 8006ae8:	68fa      	ldr	r2, [r7, #12]
 8006aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006aee:	f043 0302 	orr.w	r3, r3, #2
 8006af2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b04:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b10:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	639a      	str	r2, [r3, #56]	; 0x38
 8006b18:	e00b      	b.n	8006b32 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006b38:	461a      	mov	r2, r3
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b44:	4619      	mov	r1, r3
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b4c:	461a      	mov	r2, r3
 8006b4e:	680b      	ldr	r3, [r1, #0]
 8006b50:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d10c      	bne.n	8006b72 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d104      	bne.n	8006b68 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006b5e:	2100      	movs	r1, #0
 8006b60:	6878      	ldr	r0, [r7, #4]
 8006b62:	f000 f949 	bl	8006df8 <USB_SetDevSpeed>
 8006b66:	e008      	b.n	8006b7a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006b68:	2101      	movs	r1, #1
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f944 	bl	8006df8 <USB_SetDevSpeed>
 8006b70:	e003      	b.n	8006b7a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006b72:	2103      	movs	r1, #3
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f93f 	bl	8006df8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006b7a:	2110      	movs	r1, #16
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f000 f8f3 	bl	8006d68 <USB_FlushTxFifo>
 8006b82:	4603      	mov	r3, r0
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d001      	beq.n	8006b8c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f000 f911 	bl	8006db4 <USB_FlushRxFifo>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d001      	beq.n	8006b9c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ba2:	461a      	mov	r2, r3
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bae:	461a      	mov	r2, r3
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bba:	461a      	mov	r2, r3
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	613b      	str	r3, [r7, #16]
 8006bc4:	e043      	b.n	8006c4e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006bd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bdc:	d118      	bne.n	8006c10 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10a      	bne.n	8006bfa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	015a      	lsls	r2, r3, #5
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	4413      	add	r3, r2
 8006bec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006bf6:	6013      	str	r3, [r2, #0]
 8006bf8:	e013      	b.n	8006c22 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	015a      	lsls	r2, r3, #5
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	4413      	add	r3, r2
 8006c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c06:	461a      	mov	r2, r3
 8006c08:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006c0c:	6013      	str	r3, [r2, #0]
 8006c0e:	e008      	b.n	8006c22 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	015a      	lsls	r2, r3, #5
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	4413      	add	r3, r2
 8006c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	2300      	movs	r3, #0
 8006c20:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	015a      	lsls	r2, r3, #5
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	4413      	add	r3, r2
 8006c2a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c2e:	461a      	mov	r2, r3
 8006c30:	2300      	movs	r3, #0
 8006c32:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	015a      	lsls	r2, r3, #5
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	4413      	add	r3, r2
 8006c3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c40:	461a      	mov	r2, r3
 8006c42:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006c46:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	613b      	str	r3, [r7, #16]
 8006c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c50:	693a      	ldr	r2, [r7, #16]
 8006c52:	429a      	cmp	r2, r3
 8006c54:	d3b7      	bcc.n	8006bc6 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006c56:	2300      	movs	r3, #0
 8006c58:	613b      	str	r3, [r7, #16]
 8006c5a:	e043      	b.n	8006ce4 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006c6e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c72:	d118      	bne.n	8006ca6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8006c74:	693b      	ldr	r3, [r7, #16]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10a      	bne.n	8006c90 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	015a      	lsls	r2, r3, #5
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	4413      	add	r3, r2
 8006c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c86:	461a      	mov	r2, r3
 8006c88:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006c8c:	6013      	str	r3, [r2, #0]
 8006c8e:	e013      	b.n	8006cb8 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	015a      	lsls	r2, r3, #5
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	4413      	add	r3, r2
 8006c98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006ca2:	6013      	str	r3, [r2, #0]
 8006ca4:	e008      	b.n	8006cb8 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	015a      	lsls	r2, r3, #5
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	4413      	add	r3, r2
 8006cae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	015a      	lsls	r2, r3, #5
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	4413      	add	r3, r2
 8006cc0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	015a      	lsls	r2, r3, #5
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006cdc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	613b      	str	r3, [r7, #16]
 8006ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d3b7      	bcc.n	8006c5c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cf2:	691b      	ldr	r3, [r3, #16]
 8006cf4:	68fa      	ldr	r2, [r7, #12]
 8006cf6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cfa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006cfe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006d0c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d105      	bne.n	8006d20 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	f043 0210 	orr.w	r2, r3, #16
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	699a      	ldr	r2, [r3, #24]
 8006d24:	4b0f      	ldr	r3, [pc, #60]	; (8006d64 <USB_DevInit+0x2c4>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006d2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d005      	beq.n	8006d3e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	f043 0208 	orr.w	r2, r3, #8
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006d3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006d40:	2b01      	cmp	r3, #1
 8006d42:	d107      	bne.n	8006d54 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	699b      	ldr	r3, [r3, #24]
 8006d48:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d4c:	f043 0304 	orr.w	r3, r3, #4
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	3718      	adds	r7, #24
 8006d5a:	46bd      	mov	sp, r7
 8006d5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006d60:	b004      	add	sp, #16
 8006d62:	4770      	bx	lr
 8006d64:	803c3800 	.word	0x803c3800

08006d68 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006d72:	2300      	movs	r3, #0
 8006d74:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	019b      	lsls	r3, r3, #6
 8006d7a:	f043 0220 	orr.w	r2, r3, #32
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	3301      	adds	r3, #1
 8006d86:	60fb      	str	r3, [r7, #12]
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	4a09      	ldr	r2, [pc, #36]	; (8006db0 <USB_FlushTxFifo+0x48>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d901      	bls.n	8006d94 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006d90:	2303      	movs	r3, #3
 8006d92:	e006      	b.n	8006da2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	f003 0320 	and.w	r3, r3, #32
 8006d9c:	2b20      	cmp	r3, #32
 8006d9e:	d0f0      	beq.n	8006d82 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	00030d40 	.word	0x00030d40

08006db4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2210      	movs	r2, #16
 8006dc4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	3301      	adds	r3, #1
 8006dca:	60fb      	str	r3, [r7, #12]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	4a09      	ldr	r2, [pc, #36]	; (8006df4 <USB_FlushRxFifo+0x40>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d901      	bls.n	8006dd8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006dd4:	2303      	movs	r3, #3
 8006dd6:	e006      	b.n	8006de6 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	691b      	ldr	r3, [r3, #16]
 8006ddc:	f003 0310 	and.w	r3, r3, #16
 8006de0:	2b10      	cmp	r3, #16
 8006de2:	d0f0      	beq.n	8006dc6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	00030d40 	.word	0x00030d40

08006df8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	460b      	mov	r3, r1
 8006e02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	78fb      	ldrb	r3, [r7, #3]
 8006e12:	68f9      	ldr	r1, [r7, #12]
 8006e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006e1c:	2300      	movs	r3, #0
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3714      	adds	r7, #20
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr

08006e2a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006e2a:	b480      	push	{r7}
 8006e2c:	b087      	sub	sp, #28
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f003 0306 	and.w	r3, r3, #6
 8006e42:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d102      	bne.n	8006e50 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	75fb      	strb	r3, [r7, #23]
 8006e4e:	e00a      	b.n	8006e66 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d002      	beq.n	8006e5c <USB_GetDevSpeed+0x32>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2b06      	cmp	r3, #6
 8006e5a:	d102      	bne.n	8006e62 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006e5c:	2302      	movs	r3, #2
 8006e5e:	75fb      	strb	r3, [r7, #23]
 8006e60:	e001      	b.n	8006e66 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006e62:	230f      	movs	r3, #15
 8006e64:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006e66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	371c      	adds	r7, #28
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e72:	4770      	bx	lr

08006e74 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	781b      	ldrb	r3, [r3, #0]
 8006e86:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	785b      	ldrb	r3, [r3, #1]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d13a      	bne.n	8006f06 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e96:	69da      	ldr	r2, [r3, #28]
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	f003 030f 	and.w	r3, r3, #15
 8006ea0:	2101      	movs	r1, #1
 8006ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	68f9      	ldr	r1, [r7, #12]
 8006eaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006eae:	4313      	orrs	r3, r2
 8006eb0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	015a      	lsls	r2, r3, #5
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	4413      	add	r3, r2
 8006eba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d155      	bne.n	8006f74 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ec8:	68bb      	ldr	r3, [r7, #8]
 8006eca:	015a      	lsls	r2, r3, #5
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	4413      	add	r3, r2
 8006ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	78db      	ldrb	r3, [r3, #3]
 8006ee2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ee4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	059b      	lsls	r3, r3, #22
 8006eea:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006eec:	4313      	orrs	r3, r2
 8006eee:	68ba      	ldr	r2, [r7, #8]
 8006ef0:	0151      	lsls	r1, r2, #5
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	440a      	add	r2, r1
 8006ef6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006efa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006efe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f02:	6013      	str	r3, [r2, #0]
 8006f04:	e036      	b.n	8006f74 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006f0c:	69da      	ldr	r2, [r3, #28]
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	f003 030f 	and.w	r3, r3, #15
 8006f16:	2101      	movs	r1, #1
 8006f18:	fa01 f303 	lsl.w	r3, r1, r3
 8006f1c:	041b      	lsls	r3, r3, #16
 8006f1e:	68f9      	ldr	r1, [r7, #12]
 8006f20:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006f24:	4313      	orrs	r3, r2
 8006f26:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	015a      	lsls	r2, r3, #5
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	4413      	add	r3, r2
 8006f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d11a      	bne.n	8006f74 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	015a      	lsls	r2, r3, #5
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	4413      	add	r3, r2
 8006f46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	78db      	ldrb	r3, [r3, #3]
 8006f58:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f5a:	430b      	orrs	r3, r1
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	68ba      	ldr	r2, [r7, #8]
 8006f60:	0151      	lsls	r1, r2, #5
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	440a      	add	r2, r1
 8006f66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f72:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3714      	adds	r7, #20
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006f84:	b480      	push	{r7}
 8006f86:	b085      	sub	sp, #20
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	781b      	ldrb	r3, [r3, #0]
 8006f96:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	785b      	ldrb	r3, [r3, #1]
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	d161      	bne.n	8007064 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	015a      	lsls	r2, r3, #5
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4413      	add	r3, r2
 8006fa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006fb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006fb6:	d11f      	bne.n	8006ff8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006fb8:	68bb      	ldr	r3, [r7, #8]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	68ba      	ldr	r2, [r7, #8]
 8006fc8:	0151      	lsls	r1, r2, #5
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	440a      	add	r2, r1
 8006fce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fd2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006fd6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	015a      	lsls	r2, r3, #5
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	4413      	add	r3, r2
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68ba      	ldr	r2, [r7, #8]
 8006fe8:	0151      	lsls	r1, r2, #5
 8006fea:	68fa      	ldr	r2, [r7, #12]
 8006fec:	440a      	add	r2, r1
 8006fee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ff2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006ff6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ffe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	781b      	ldrb	r3, [r3, #0]
 8007004:	f003 030f 	and.w	r3, r3, #15
 8007008:	2101      	movs	r1, #1
 800700a:	fa01 f303 	lsl.w	r3, r1, r3
 800700e:	b29b      	uxth	r3, r3
 8007010:	43db      	mvns	r3, r3
 8007012:	68f9      	ldr	r1, [r7, #12]
 8007014:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007018:	4013      	ands	r3, r2
 800701a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007022:	69da      	ldr	r2, [r3, #28]
 8007024:	683b      	ldr	r3, [r7, #0]
 8007026:	781b      	ldrb	r3, [r3, #0]
 8007028:	f003 030f 	and.w	r3, r3, #15
 800702c:	2101      	movs	r1, #1
 800702e:	fa01 f303 	lsl.w	r3, r1, r3
 8007032:	b29b      	uxth	r3, r3
 8007034:	43db      	mvns	r3, r3
 8007036:	68f9      	ldr	r1, [r7, #12]
 8007038:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800703c:	4013      	ands	r3, r2
 800703e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	015a      	lsls	r2, r3, #5
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	4413      	add	r3, r2
 8007048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800704c:	681a      	ldr	r2, [r3, #0]
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	0159      	lsls	r1, r3, #5
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	440b      	add	r3, r1
 8007056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800705a:	4619      	mov	r1, r3
 800705c:	4b35      	ldr	r3, [pc, #212]	; (8007134 <USB_DeactivateEndpoint+0x1b0>)
 800705e:	4013      	ands	r3, r2
 8007060:	600b      	str	r3, [r1, #0]
 8007062:	e060      	b.n	8007126 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	015a      	lsls	r2, r3, #5
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	4413      	add	r3, r2
 800706c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007076:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800707a:	d11f      	bne.n	80070bc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	015a      	lsls	r2, r3, #5
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	4413      	add	r3, r2
 8007084:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	0151      	lsls	r1, r2, #5
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	440a      	add	r2, r1
 8007092:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007096:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800709a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800709c:	68bb      	ldr	r3, [r7, #8]
 800709e:	015a      	lsls	r2, r3, #5
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	4413      	add	r3, r2
 80070a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68ba      	ldr	r2, [r7, #8]
 80070ac:	0151      	lsls	r1, r2, #5
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	440a      	add	r2, r1
 80070b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80070b6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80070ba:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070c2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	f003 030f 	and.w	r3, r3, #15
 80070cc:	2101      	movs	r1, #1
 80070ce:	fa01 f303 	lsl.w	r3, r1, r3
 80070d2:	041b      	lsls	r3, r3, #16
 80070d4:	43db      	mvns	r3, r3
 80070d6:	68f9      	ldr	r1, [r7, #12]
 80070d8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80070dc:	4013      	ands	r3, r2
 80070de:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070e6:	69da      	ldr	r2, [r3, #28]
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	f003 030f 	and.w	r3, r3, #15
 80070f0:	2101      	movs	r1, #1
 80070f2:	fa01 f303 	lsl.w	r3, r1, r3
 80070f6:	041b      	lsls	r3, r3, #16
 80070f8:	43db      	mvns	r3, r3
 80070fa:	68f9      	ldr	r1, [r7, #12]
 80070fc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007100:	4013      	ands	r3, r2
 8007102:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	015a      	lsls	r2, r3, #5
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	4413      	add	r3, r2
 800710c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	0159      	lsls	r1, r3, #5
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	440b      	add	r3, r1
 800711a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800711e:	4619      	mov	r1, r3
 8007120:	4b05      	ldr	r3, [pc, #20]	; (8007138 <USB_DeactivateEndpoint+0x1b4>)
 8007122:	4013      	ands	r3, r2
 8007124:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007126:	2300      	movs	r3, #0
}
 8007128:	4618      	mov	r0, r3
 800712a:	3714      	adds	r7, #20
 800712c:	46bd      	mov	sp, r7
 800712e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007132:	4770      	bx	lr
 8007134:	ec337800 	.word	0xec337800
 8007138:	eff37800 	.word	0xeff37800

0800713c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b08a      	sub	sp, #40	; 0x28
 8007140:	af02      	add	r7, sp, #8
 8007142:	60f8      	str	r0, [r7, #12]
 8007144:	60b9      	str	r1, [r7, #8]
 8007146:	4613      	mov	r3, r2
 8007148:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	785b      	ldrb	r3, [r3, #1]
 8007158:	2b01      	cmp	r3, #1
 800715a:	f040 815c 	bne.w	8007416 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800715e:	68bb      	ldr	r3, [r7, #8]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	2b00      	cmp	r3, #0
 8007164:	d132      	bne.n	80071cc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	015a      	lsls	r2, r3, #5
 800716a:	69fb      	ldr	r3, [r7, #28]
 800716c:	4413      	add	r3, r2
 800716e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007172:	691b      	ldr	r3, [r3, #16]
 8007174:	69ba      	ldr	r2, [r7, #24]
 8007176:	0151      	lsls	r1, r2, #5
 8007178:	69fa      	ldr	r2, [r7, #28]
 800717a:	440a      	add	r2, r1
 800717c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007180:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007184:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007188:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	015a      	lsls	r2, r3, #5
 800718e:	69fb      	ldr	r3, [r7, #28]
 8007190:	4413      	add	r3, r2
 8007192:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	69ba      	ldr	r2, [r7, #24]
 800719a:	0151      	lsls	r1, r2, #5
 800719c:	69fa      	ldr	r2, [r7, #28]
 800719e:	440a      	add	r2, r1
 80071a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80071a8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	015a      	lsls	r2, r3, #5
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	4413      	add	r3, r2
 80071b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	69ba      	ldr	r2, [r7, #24]
 80071ba:	0151      	lsls	r1, r2, #5
 80071bc:	69fa      	ldr	r2, [r7, #28]
 80071be:	440a      	add	r2, r1
 80071c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071c4:	0cdb      	lsrs	r3, r3, #19
 80071c6:	04db      	lsls	r3, r3, #19
 80071c8:	6113      	str	r3, [r2, #16]
 80071ca:	e074      	b.n	80072b6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80071cc:	69bb      	ldr	r3, [r7, #24]
 80071ce:	015a      	lsls	r2, r3, #5
 80071d0:	69fb      	ldr	r3, [r7, #28]
 80071d2:	4413      	add	r3, r2
 80071d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	69ba      	ldr	r2, [r7, #24]
 80071dc:	0151      	lsls	r1, r2, #5
 80071de:	69fa      	ldr	r2, [r7, #28]
 80071e0:	440a      	add	r2, r1
 80071e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071e6:	0cdb      	lsrs	r3, r3, #19
 80071e8:	04db      	lsls	r3, r3, #19
 80071ea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80071ec:	69bb      	ldr	r3, [r7, #24]
 80071ee:	015a      	lsls	r2, r3, #5
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	4413      	add	r3, r2
 80071f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	69ba      	ldr	r2, [r7, #24]
 80071fc:	0151      	lsls	r1, r2, #5
 80071fe:	69fa      	ldr	r2, [r7, #28]
 8007200:	440a      	add	r2, r1
 8007202:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007206:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800720a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800720e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007210:	69bb      	ldr	r3, [r7, #24]
 8007212:	015a      	lsls	r2, r3, #5
 8007214:	69fb      	ldr	r3, [r7, #28]
 8007216:	4413      	add	r3, r2
 8007218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800721c:	691a      	ldr	r2, [r3, #16]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	6959      	ldr	r1, [r3, #20]
 8007222:	68bb      	ldr	r3, [r7, #8]
 8007224:	689b      	ldr	r3, [r3, #8]
 8007226:	440b      	add	r3, r1
 8007228:	1e59      	subs	r1, r3, #1
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	689b      	ldr	r3, [r3, #8]
 800722e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007232:	04d9      	lsls	r1, r3, #19
 8007234:	4b9d      	ldr	r3, [pc, #628]	; (80074ac <USB_EPStartXfer+0x370>)
 8007236:	400b      	ands	r3, r1
 8007238:	69b9      	ldr	r1, [r7, #24]
 800723a:	0148      	lsls	r0, r1, #5
 800723c:	69f9      	ldr	r1, [r7, #28]
 800723e:	4401      	add	r1, r0
 8007240:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007244:	4313      	orrs	r3, r2
 8007246:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007248:	69bb      	ldr	r3, [r7, #24]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	69fb      	ldr	r3, [r7, #28]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007254:	691a      	ldr	r2, [r3, #16]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	695b      	ldr	r3, [r3, #20]
 800725a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800725e:	69b9      	ldr	r1, [r7, #24]
 8007260:	0148      	lsls	r0, r1, #5
 8007262:	69f9      	ldr	r1, [r7, #28]
 8007264:	4401      	add	r1, r0
 8007266:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800726a:	4313      	orrs	r3, r2
 800726c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	78db      	ldrb	r3, [r3, #3]
 8007272:	2b01      	cmp	r3, #1
 8007274:	d11f      	bne.n	80072b6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	015a      	lsls	r2, r3, #5
 800727a:	69fb      	ldr	r3, [r7, #28]
 800727c:	4413      	add	r3, r2
 800727e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007282:	691b      	ldr	r3, [r3, #16]
 8007284:	69ba      	ldr	r2, [r7, #24]
 8007286:	0151      	lsls	r1, r2, #5
 8007288:	69fa      	ldr	r2, [r7, #28]
 800728a:	440a      	add	r2, r1
 800728c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007290:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007294:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007296:	69bb      	ldr	r3, [r7, #24]
 8007298:	015a      	lsls	r2, r3, #5
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	4413      	add	r3, r2
 800729e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072a2:	691b      	ldr	r3, [r3, #16]
 80072a4:	69ba      	ldr	r2, [r7, #24]
 80072a6:	0151      	lsls	r1, r2, #5
 80072a8:	69fa      	ldr	r2, [r7, #28]
 80072aa:	440a      	add	r2, r1
 80072ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80072b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80072b4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 80072b6:	79fb      	ldrb	r3, [r7, #7]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d14b      	bne.n	8007354 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d009      	beq.n	80072d8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80072c4:	69bb      	ldr	r3, [r7, #24]
 80072c6:	015a      	lsls	r2, r3, #5
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	4413      	add	r3, r2
 80072cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072d0:	461a      	mov	r2, r3
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	78db      	ldrb	r3, [r3, #3]
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d128      	bne.n	8007332 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d110      	bne.n	8007312 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	015a      	lsls	r2, r3, #5
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	4413      	add	r3, r2
 80072f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	69ba      	ldr	r2, [r7, #24]
 8007300:	0151      	lsls	r1, r2, #5
 8007302:	69fa      	ldr	r2, [r7, #28]
 8007304:	440a      	add	r2, r1
 8007306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800730a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800730e:	6013      	str	r3, [r2, #0]
 8007310:	e00f      	b.n	8007332 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	015a      	lsls	r2, r3, #5
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	4413      	add	r3, r2
 800731a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	69ba      	ldr	r2, [r7, #24]
 8007322:	0151      	lsls	r1, r2, #5
 8007324:	69fa      	ldr	r2, [r7, #28]
 8007326:	440a      	add	r2, r1
 8007328:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800732c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007330:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	015a      	lsls	r2, r3, #5
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	4413      	add	r3, r2
 800733a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	69ba      	ldr	r2, [r7, #24]
 8007342:	0151      	lsls	r1, r2, #5
 8007344:	69fa      	ldr	r2, [r7, #28]
 8007346:	440a      	add	r2, r1
 8007348:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800734c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	e12f      	b.n	80075b4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007354:	69bb      	ldr	r3, [r7, #24]
 8007356:	015a      	lsls	r2, r3, #5
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	4413      	add	r3, r2
 800735c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	69ba      	ldr	r2, [r7, #24]
 8007364:	0151      	lsls	r1, r2, #5
 8007366:	69fa      	ldr	r2, [r7, #28]
 8007368:	440a      	add	r2, r1
 800736a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800736e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007372:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	78db      	ldrb	r3, [r3, #3]
 8007378:	2b01      	cmp	r3, #1
 800737a:	d015      	beq.n	80073a8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	695b      	ldr	r3, [r3, #20]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f000 8117 	beq.w	80075b4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800738c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	781b      	ldrb	r3, [r3, #0]
 8007392:	f003 030f 	and.w	r3, r3, #15
 8007396:	2101      	movs	r1, #1
 8007398:	fa01 f303 	lsl.w	r3, r1, r3
 800739c:	69f9      	ldr	r1, [r7, #28]
 800739e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80073a2:	4313      	orrs	r3, r2
 80073a4:	634b      	str	r3, [r1, #52]	; 0x34
 80073a6:	e105      	b.n	80075b4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80073a8:	69fb      	ldr	r3, [r7, #28]
 80073aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d110      	bne.n	80073da <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80073b8:	69bb      	ldr	r3, [r7, #24]
 80073ba:	015a      	lsls	r2, r3, #5
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	4413      	add	r3, r2
 80073c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	69ba      	ldr	r2, [r7, #24]
 80073c8:	0151      	lsls	r1, r2, #5
 80073ca:	69fa      	ldr	r2, [r7, #28]
 80073cc:	440a      	add	r2, r1
 80073ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80073d6:	6013      	str	r3, [r2, #0]
 80073d8:	e00f      	b.n	80073fa <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80073da:	69bb      	ldr	r3, [r7, #24]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	69ba      	ldr	r2, [r7, #24]
 80073ea:	0151      	lsls	r1, r2, #5
 80073ec:	69fa      	ldr	r2, [r7, #28]
 80073ee:	440a      	add	r2, r1
 80073f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073f8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	68d9      	ldr	r1, [r3, #12]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	781a      	ldrb	r2, [r3, #0]
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	b298      	uxth	r0, r3
 8007408:	79fb      	ldrb	r3, [r7, #7]
 800740a:	9300      	str	r3, [sp, #0]
 800740c:	4603      	mov	r3, r0
 800740e:	68f8      	ldr	r0, [r7, #12]
 8007410:	f000 fa2b 	bl	800786a <USB_WritePacket>
 8007414:	e0ce      	b.n	80075b4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007416:	69bb      	ldr	r3, [r7, #24]
 8007418:	015a      	lsls	r2, r3, #5
 800741a:	69fb      	ldr	r3, [r7, #28]
 800741c:	4413      	add	r3, r2
 800741e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	69ba      	ldr	r2, [r7, #24]
 8007426:	0151      	lsls	r1, r2, #5
 8007428:	69fa      	ldr	r2, [r7, #28]
 800742a:	440a      	add	r2, r1
 800742c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007430:	0cdb      	lsrs	r3, r3, #19
 8007432:	04db      	lsls	r3, r3, #19
 8007434:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007436:	69bb      	ldr	r3, [r7, #24]
 8007438:	015a      	lsls	r2, r3, #5
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	4413      	add	r3, r2
 800743e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	69ba      	ldr	r2, [r7, #24]
 8007446:	0151      	lsls	r1, r2, #5
 8007448:	69fa      	ldr	r2, [r7, #28]
 800744a:	440a      	add	r2, r1
 800744c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007450:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007454:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007458:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d126      	bne.n	80074b0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	69fb      	ldr	r3, [r7, #28]
 8007468:	4413      	add	r3, r2
 800746a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800746e:	691a      	ldr	r2, [r3, #16]
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	689b      	ldr	r3, [r3, #8]
 8007474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007478:	69b9      	ldr	r1, [r7, #24]
 800747a:	0148      	lsls	r0, r1, #5
 800747c:	69f9      	ldr	r1, [r7, #28]
 800747e:	4401      	add	r1, r0
 8007480:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007484:	4313      	orrs	r3, r2
 8007486:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	015a      	lsls	r2, r3, #5
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	4413      	add	r3, r2
 8007490:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007494:	691b      	ldr	r3, [r3, #16]
 8007496:	69ba      	ldr	r2, [r7, #24]
 8007498:	0151      	lsls	r1, r2, #5
 800749a:	69fa      	ldr	r2, [r7, #28]
 800749c:	440a      	add	r2, r1
 800749e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80074a2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074a6:	6113      	str	r3, [r2, #16]
 80074a8:	e036      	b.n	8007518 <USB_EPStartXfer+0x3dc>
 80074aa:	bf00      	nop
 80074ac:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80074b0:	68bb      	ldr	r3, [r7, #8]
 80074b2:	695a      	ldr	r2, [r3, #20]
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	4413      	add	r3, r2
 80074ba:	1e5a      	subs	r2, r3, #1
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	689b      	ldr	r3, [r3, #8]
 80074c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80074c4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80074c6:	69bb      	ldr	r3, [r7, #24]
 80074c8:	015a      	lsls	r2, r3, #5
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	4413      	add	r3, r2
 80074ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074d2:	691a      	ldr	r2, [r3, #16]
 80074d4:	8afb      	ldrh	r3, [r7, #22]
 80074d6:	04d9      	lsls	r1, r3, #19
 80074d8:	4b39      	ldr	r3, [pc, #228]	; (80075c0 <USB_EPStartXfer+0x484>)
 80074da:	400b      	ands	r3, r1
 80074dc:	69b9      	ldr	r1, [r7, #24]
 80074de:	0148      	lsls	r0, r1, #5
 80074e0:	69f9      	ldr	r1, [r7, #28]
 80074e2:	4401      	add	r1, r0
 80074e4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80074e8:	4313      	orrs	r3, r2
 80074ea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	015a      	lsls	r2, r3, #5
 80074f0:	69fb      	ldr	r3, [r7, #28]
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80074f8:	691a      	ldr	r2, [r3, #16]
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	689b      	ldr	r3, [r3, #8]
 80074fe:	8af9      	ldrh	r1, [r7, #22]
 8007500:	fb01 f303 	mul.w	r3, r1, r3
 8007504:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007508:	69b9      	ldr	r1, [r7, #24]
 800750a:	0148      	lsls	r0, r1, #5
 800750c:	69f9      	ldr	r1, [r7, #28]
 800750e:	4401      	add	r1, r0
 8007510:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007514:	4313      	orrs	r3, r2
 8007516:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007518:	79fb      	ldrb	r3, [r7, #7]
 800751a:	2b01      	cmp	r3, #1
 800751c:	d10d      	bne.n	800753a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d009      	beq.n	800753a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	68d9      	ldr	r1, [r3, #12]
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	4413      	add	r3, r2
 8007532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007536:	460a      	mov	r2, r1
 8007538:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800753a:	68bb      	ldr	r3, [r7, #8]
 800753c:	78db      	ldrb	r3, [r3, #3]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d128      	bne.n	8007594 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007548:	689b      	ldr	r3, [r3, #8]
 800754a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800754e:	2b00      	cmp	r3, #0
 8007550:	d110      	bne.n	8007574 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	015a      	lsls	r2, r3, #5
 8007556:	69fb      	ldr	r3, [r7, #28]
 8007558:	4413      	add	r3, r2
 800755a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	69ba      	ldr	r2, [r7, #24]
 8007562:	0151      	lsls	r1, r2, #5
 8007564:	69fa      	ldr	r2, [r7, #28]
 8007566:	440a      	add	r2, r1
 8007568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800756c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007570:	6013      	str	r3, [r2, #0]
 8007572:	e00f      	b.n	8007594 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	015a      	lsls	r2, r3, #5
 8007578:	69fb      	ldr	r3, [r7, #28]
 800757a:	4413      	add	r3, r2
 800757c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	0151      	lsls	r1, r2, #5
 8007586:	69fa      	ldr	r2, [r7, #28]
 8007588:	440a      	add	r2, r1
 800758a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800758e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007592:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007594:	69bb      	ldr	r3, [r7, #24]
 8007596:	015a      	lsls	r2, r3, #5
 8007598:	69fb      	ldr	r3, [r7, #28]
 800759a:	4413      	add	r3, r2
 800759c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69ba      	ldr	r2, [r7, #24]
 80075a4:	0151      	lsls	r1, r2, #5
 80075a6:	69fa      	ldr	r2, [r7, #28]
 80075a8:	440a      	add	r2, r1
 80075aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80075b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80075b4:	2300      	movs	r3, #0
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3720      	adds	r7, #32
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	1ff80000 	.word	0x1ff80000

080075c4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80075c4:	b480      	push	{r7}
 80075c6:	b087      	sub	sp, #28
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	4613      	mov	r3, r2
 80075d0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	781b      	ldrb	r3, [r3, #0]
 80075da:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	785b      	ldrb	r3, [r3, #1]
 80075e0:	2b01      	cmp	r3, #1
 80075e2:	f040 80cd 	bne.w	8007780 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	695b      	ldr	r3, [r3, #20]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d132      	bne.n	8007654 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	015a      	lsls	r2, r3, #5
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	4413      	add	r3, r2
 80075f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80075fa:	691b      	ldr	r3, [r3, #16]
 80075fc:	693a      	ldr	r2, [r7, #16]
 80075fe:	0151      	lsls	r1, r2, #5
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	440a      	add	r2, r1
 8007604:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007608:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800760c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007610:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	015a      	lsls	r2, r3, #5
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	4413      	add	r3, r2
 800761a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800761e:	691b      	ldr	r3, [r3, #16]
 8007620:	693a      	ldr	r2, [r7, #16]
 8007622:	0151      	lsls	r1, r2, #5
 8007624:	697a      	ldr	r2, [r7, #20]
 8007626:	440a      	add	r2, r1
 8007628:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800762c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007630:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007632:	693b      	ldr	r3, [r7, #16]
 8007634:	015a      	lsls	r2, r3, #5
 8007636:	697b      	ldr	r3, [r7, #20]
 8007638:	4413      	add	r3, r2
 800763a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	693a      	ldr	r2, [r7, #16]
 8007642:	0151      	lsls	r1, r2, #5
 8007644:	697a      	ldr	r2, [r7, #20]
 8007646:	440a      	add	r2, r1
 8007648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800764c:	0cdb      	lsrs	r3, r3, #19
 800764e:	04db      	lsls	r3, r3, #19
 8007650:	6113      	str	r3, [r2, #16]
 8007652:	e04e      	b.n	80076f2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	015a      	lsls	r2, r3, #5
 8007658:	697b      	ldr	r3, [r7, #20]
 800765a:	4413      	add	r3, r2
 800765c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007660:	691b      	ldr	r3, [r3, #16]
 8007662:	693a      	ldr	r2, [r7, #16]
 8007664:	0151      	lsls	r1, r2, #5
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	440a      	add	r2, r1
 800766a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800766e:	0cdb      	lsrs	r3, r3, #19
 8007670:	04db      	lsls	r3, r3, #19
 8007672:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	015a      	lsls	r2, r3, #5
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	4413      	add	r3, r2
 800767c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007680:	691b      	ldr	r3, [r3, #16]
 8007682:	693a      	ldr	r2, [r7, #16]
 8007684:	0151      	lsls	r1, r2, #5
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	440a      	add	r2, r1
 800768a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800768e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007692:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007696:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	695a      	ldr	r2, [r3, #20]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	689b      	ldr	r3, [r3, #8]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d903      	bls.n	80076ac <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	689a      	ldr	r2, [r3, #8]
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	015a      	lsls	r2, r3, #5
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	4413      	add	r3, r2
 80076b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	693a      	ldr	r2, [r7, #16]
 80076bc:	0151      	lsls	r1, r2, #5
 80076be:	697a      	ldr	r2, [r7, #20]
 80076c0:	440a      	add	r2, r1
 80076c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076c6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80076ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	015a      	lsls	r2, r3, #5
 80076d0:	697b      	ldr	r3, [r7, #20]
 80076d2:	4413      	add	r3, r2
 80076d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076d8:	691a      	ldr	r2, [r3, #16]
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	695b      	ldr	r3, [r3, #20]
 80076de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076e2:	6939      	ldr	r1, [r7, #16]
 80076e4:	0148      	lsls	r0, r1, #5
 80076e6:	6979      	ldr	r1, [r7, #20]
 80076e8:	4401      	add	r1, r0
 80076ea:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80076ee:	4313      	orrs	r3, r2
 80076f0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80076f2:	79fb      	ldrb	r3, [r7, #7]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d11e      	bne.n	8007736 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d009      	beq.n	8007714 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007700:	693b      	ldr	r3, [r7, #16]
 8007702:	015a      	lsls	r2, r3, #5
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	4413      	add	r3, r2
 8007708:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800770c:	461a      	mov	r2, r3
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	691b      	ldr	r3, [r3, #16]
 8007712:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007714:	693b      	ldr	r3, [r7, #16]
 8007716:	015a      	lsls	r2, r3, #5
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	4413      	add	r3, r2
 800771c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	693a      	ldr	r2, [r7, #16]
 8007724:	0151      	lsls	r1, r2, #5
 8007726:	697a      	ldr	r2, [r7, #20]
 8007728:	440a      	add	r2, r1
 800772a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800772e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007732:	6013      	str	r3, [r2, #0]
 8007734:	e092      	b.n	800785c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007736:	693b      	ldr	r3, [r7, #16]
 8007738:	015a      	lsls	r2, r3, #5
 800773a:	697b      	ldr	r3, [r7, #20]
 800773c:	4413      	add	r3, r2
 800773e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	693a      	ldr	r2, [r7, #16]
 8007746:	0151      	lsls	r1, r2, #5
 8007748:	697a      	ldr	r2, [r7, #20]
 800774a:	440a      	add	r2, r1
 800774c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007750:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007754:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d07e      	beq.n	800785c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007764:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	f003 030f 	and.w	r3, r3, #15
 800776e:	2101      	movs	r1, #1
 8007770:	fa01 f303 	lsl.w	r3, r1, r3
 8007774:	6979      	ldr	r1, [r7, #20]
 8007776:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800777a:	4313      	orrs	r3, r2
 800777c:	634b      	str	r3, [r1, #52]	; 0x34
 800777e:	e06d      	b.n	800785c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	015a      	lsls	r2, r3, #5
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	4413      	add	r3, r2
 8007788:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	693a      	ldr	r2, [r7, #16]
 8007790:	0151      	lsls	r1, r2, #5
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	440a      	add	r2, r1
 8007796:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800779a:	0cdb      	lsrs	r3, r3, #19
 800779c:	04db      	lsls	r3, r3, #19
 800779e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80077a0:	693b      	ldr	r3, [r7, #16]
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077ac:	691b      	ldr	r3, [r3, #16]
 80077ae:	693a      	ldr	r2, [r7, #16]
 80077b0:	0151      	lsls	r1, r2, #5
 80077b2:	697a      	ldr	r2, [r7, #20]
 80077b4:	440a      	add	r2, r1
 80077b6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077ba:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80077be:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80077c2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	695b      	ldr	r3, [r3, #20]
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d003      	beq.n	80077d4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	689a      	ldr	r2, [r3, #8]
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80077d4:	693b      	ldr	r3, [r7, #16]
 80077d6:	015a      	lsls	r2, r3, #5
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	4413      	add	r3, r2
 80077dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80077e0:	691b      	ldr	r3, [r3, #16]
 80077e2:	693a      	ldr	r2, [r7, #16]
 80077e4:	0151      	lsls	r1, r2, #5
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	440a      	add	r2, r1
 80077ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80077ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80077f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80077f4:	693b      	ldr	r3, [r7, #16]
 80077f6:	015a      	lsls	r2, r3, #5
 80077f8:	697b      	ldr	r3, [r7, #20]
 80077fa:	4413      	add	r3, r2
 80077fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007800:	691a      	ldr	r2, [r3, #16]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	689b      	ldr	r3, [r3, #8]
 8007806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800780a:	6939      	ldr	r1, [r7, #16]
 800780c:	0148      	lsls	r0, r1, #5
 800780e:	6979      	ldr	r1, [r7, #20]
 8007810:	4401      	add	r1, r0
 8007812:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007816:	4313      	orrs	r3, r2
 8007818:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800781a:	79fb      	ldrb	r3, [r7, #7]
 800781c:	2b01      	cmp	r3, #1
 800781e:	d10d      	bne.n	800783c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	68db      	ldr	r3, [r3, #12]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d009      	beq.n	800783c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	68d9      	ldr	r1, [r3, #12]
 800782c:	693b      	ldr	r3, [r7, #16]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	4413      	add	r3, r2
 8007834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007838:	460a      	mov	r2, r1
 800783a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	015a      	lsls	r2, r3, #5
 8007840:	697b      	ldr	r3, [r7, #20]
 8007842:	4413      	add	r3, r2
 8007844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	693a      	ldr	r2, [r7, #16]
 800784c:	0151      	lsls	r1, r2, #5
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	440a      	add	r2, r1
 8007852:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007856:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800785a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800785c:	2300      	movs	r3, #0
}
 800785e:	4618      	mov	r0, r3
 8007860:	371c      	adds	r7, #28
 8007862:	46bd      	mov	sp, r7
 8007864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007868:	4770      	bx	lr

0800786a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800786a:	b480      	push	{r7}
 800786c:	b089      	sub	sp, #36	; 0x24
 800786e:	af00      	add	r7, sp, #0
 8007870:	60f8      	str	r0, [r7, #12]
 8007872:	60b9      	str	r1, [r7, #8]
 8007874:	4611      	mov	r1, r2
 8007876:	461a      	mov	r2, r3
 8007878:	460b      	mov	r3, r1
 800787a:	71fb      	strb	r3, [r7, #7]
 800787c:	4613      	mov	r3, r2
 800787e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8007888:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800788c:	2b00      	cmp	r3, #0
 800788e:	d11a      	bne.n	80078c6 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007890:	88bb      	ldrh	r3, [r7, #4]
 8007892:	3303      	adds	r3, #3
 8007894:	089b      	lsrs	r3, r3, #2
 8007896:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007898:	2300      	movs	r3, #0
 800789a:	61bb      	str	r3, [r7, #24]
 800789c:	e00f      	b.n	80078be <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800789e:	79fb      	ldrb	r3, [r7, #7]
 80078a0:	031a      	lsls	r2, r3, #12
 80078a2:	697b      	ldr	r3, [r7, #20]
 80078a4:	4413      	add	r3, r2
 80078a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078aa:	461a      	mov	r2, r3
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6013      	str	r3, [r2, #0]
      pSrc++;
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	3304      	adds	r3, #4
 80078b6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80078b8:	69bb      	ldr	r3, [r7, #24]
 80078ba:	3301      	adds	r3, #1
 80078bc:	61bb      	str	r3, [r7, #24]
 80078be:	69ba      	ldr	r2, [r7, #24]
 80078c0:	693b      	ldr	r3, [r7, #16]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d3eb      	bcc.n	800789e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80078c6:	2300      	movs	r3, #0
}
 80078c8:	4618      	mov	r0, r3
 80078ca:	3724      	adds	r7, #36	; 0x24
 80078cc:	46bd      	mov	sp, r7
 80078ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d2:	4770      	bx	lr

080078d4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b089      	sub	sp, #36	; 0x24
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	4613      	mov	r3, r2
 80078e0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 80078ea:	88fb      	ldrh	r3, [r7, #6]
 80078ec:	3303      	adds	r3, #3
 80078ee:	089b      	lsrs	r3, r3, #2
 80078f0:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 80078f2:	2300      	movs	r3, #0
 80078f4:	61bb      	str	r3, [r7, #24]
 80078f6:	e00b      	b.n	8007910 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	69fb      	ldr	r3, [r7, #28]
 8007902:	601a      	str	r2, [r3, #0]
    pDest++;
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	3304      	adds	r3, #4
 8007908:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	3301      	adds	r3, #1
 800790e:	61bb      	str	r3, [r7, #24]
 8007910:	69ba      	ldr	r2, [r7, #24]
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	429a      	cmp	r2, r3
 8007916:	d3ef      	bcc.n	80078f8 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8007918:	69fb      	ldr	r3, [r7, #28]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3724      	adds	r7, #36	; 0x24
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr

08007926 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007926:	b480      	push	{r7}
 8007928:	b085      	sub	sp, #20
 800792a:	af00      	add	r7, sp, #0
 800792c:	6078      	str	r0, [r7, #4]
 800792e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	781b      	ldrb	r3, [r3, #0]
 8007938:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800793a:	683b      	ldr	r3, [r7, #0]
 800793c:	785b      	ldrb	r3, [r3, #1]
 800793e:	2b01      	cmp	r3, #1
 8007940:	d12c      	bne.n	800799c <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007942:	68bb      	ldr	r3, [r7, #8]
 8007944:	015a      	lsls	r2, r3, #5
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	4413      	add	r3, r2
 800794a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	db12      	blt.n	800797a <USB_EPSetStall+0x54>
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00f      	beq.n	800797a <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	0151      	lsls	r1, r2, #5
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	440a      	add	r2, r1
 8007970:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007974:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007978:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	015a      	lsls	r2, r3, #5
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	4413      	add	r3, r2
 8007982:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	68ba      	ldr	r2, [r7, #8]
 800798a:	0151      	lsls	r1, r2, #5
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	440a      	add	r2, r1
 8007990:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007994:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007998:	6013      	str	r3, [r2, #0]
 800799a:	e02b      	b.n	80079f4 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	015a      	lsls	r2, r3, #5
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	4413      	add	r3, r2
 80079a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	db12      	blt.n	80079d4 <USB_EPSetStall+0xae>
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00f      	beq.n	80079d4 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	015a      	lsls	r2, r3, #5
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	4413      	add	r3, r2
 80079bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	68ba      	ldr	r2, [r7, #8]
 80079c4:	0151      	lsls	r1, r2, #5
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	440a      	add	r2, r1
 80079ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80079d2:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	68ba      	ldr	r2, [r7, #8]
 80079e4:	0151      	lsls	r1, r2, #5
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	440a      	add	r2, r1
 80079ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80079ee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80079f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079f4:	2300      	movs	r3, #0
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3714      	adds	r7, #20
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b085      	sub	sp, #20
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
 8007a0a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	781b      	ldrb	r3, [r3, #0]
 8007a14:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	785b      	ldrb	r3, [r3, #1]
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d128      	bne.n	8007a70 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	0151      	lsls	r1, r2, #5
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	440a      	add	r2, r1
 8007a34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a3c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	78db      	ldrb	r3, [r3, #3]
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	d003      	beq.n	8007a4e <USB_EPClearStall+0x4c>
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	78db      	ldrb	r3, [r3, #3]
 8007a4a:	2b02      	cmp	r3, #2
 8007a4c:	d138      	bne.n	8007ac0 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	015a      	lsls	r2, r3, #5
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	4413      	add	r3, r2
 8007a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	0151      	lsls	r1, r2, #5
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	440a      	add	r2, r1
 8007a64:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a6c:	6013      	str	r3, [r2, #0]
 8007a6e:	e027      	b.n	8007ac0 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68ba      	ldr	r2, [r7, #8]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a8a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	78db      	ldrb	r3, [r3, #3]
 8007a94:	2b03      	cmp	r3, #3
 8007a96:	d003      	beq.n	8007aa0 <USB_EPClearStall+0x9e>
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	78db      	ldrb	r3, [r3, #3]
 8007a9c:	2b02      	cmp	r3, #2
 8007a9e:	d10f      	bne.n	8007ac0 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	015a      	lsls	r2, r3, #5
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	4413      	add	r3, r2
 8007aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68ba      	ldr	r2, [r7, #8]
 8007ab0:	0151      	lsls	r1, r2, #5
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	440a      	add	r2, r1
 8007ab6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007abe:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007acc:	4770      	bx	lr

08007ace <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007ace:	b480      	push	{r7}
 8007ad0:	b085      	sub	sp, #20
 8007ad2:	af00      	add	r7, sp, #0
 8007ad4:	6078      	str	r0, [r7, #4]
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68fa      	ldr	r2, [r7, #12]
 8007ae8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007aec:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007af0:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	78fb      	ldrb	r3, [r7, #3]
 8007afc:	011b      	lsls	r3, r3, #4
 8007afe:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007b02:	68f9      	ldr	r1, [r7, #12]
 8007b04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3714      	adds	r7, #20
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr

08007b1a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007b1a:	b480      	push	{r7}
 8007b1c:	b085      	sub	sp, #20
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007b34:	f023 0303 	bic.w	r3, r3, #3
 8007b38:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b40:	685b      	ldr	r3, [r3, #4]
 8007b42:	68fa      	ldr	r2, [r7, #12]
 8007b44:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b48:	f023 0302 	bic.w	r3, r3, #2
 8007b4c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3714      	adds	r7, #20
 8007b54:	46bd      	mov	sp, r7
 8007b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b5a:	4770      	bx	lr

08007b5c <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68fa      	ldr	r2, [r7, #12]
 8007b72:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007b76:	f023 0303 	bic.w	r3, r3, #3
 8007b7a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b82:	685b      	ldr	r3, [r3, #4]
 8007b84:	68fa      	ldr	r2, [r7, #12]
 8007b86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b8a:	f043 0302 	orr.w	r3, r3, #2
 8007b8e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b90:	2300      	movs	r3, #0
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3714      	adds	r7, #20
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007b9e:	b480      	push	{r7}
 8007ba0:	b085      	sub	sp, #20
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	695b      	ldr	r3, [r3, #20]
 8007baa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	699b      	ldr	r3, [r3, #24]
 8007bb0:	68fa      	ldr	r2, [r7, #12]
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3714      	adds	r7, #20
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr

08007bc4 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b085      	sub	sp, #20
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	4013      	ands	r3, r2
 8007be6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	0c1b      	lsrs	r3, r3, #16
}
 8007bec:	4618      	mov	r0, r3
 8007bee:	3714      	adds	r7, #20
 8007bf0:	46bd      	mov	sp, r7
 8007bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf6:	4770      	bx	lr

08007bf8 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007bf8:	b480      	push	{r7}
 8007bfa:	b085      	sub	sp, #20
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0a:	699b      	ldr	r3, [r3, #24]
 8007c0c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c14:	69db      	ldr	r3, [r3, #28]
 8007c16:	68ba      	ldr	r2, [r7, #8]
 8007c18:	4013      	ands	r3, r2
 8007c1a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	b29b      	uxth	r3, r3
}
 8007c20:	4618      	mov	r0, r3
 8007c22:	3714      	adds	r7, #20
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b085      	sub	sp, #20
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007c3c:	78fb      	ldrb	r3, [r7, #3]
 8007c3e:	015a      	lsls	r2, r3, #5
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4413      	add	r3, r2
 8007c44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c52:	695b      	ldr	r3, [r3, #20]
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	4013      	ands	r3, r2
 8007c58:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c5a:	68bb      	ldr	r3, [r7, #8]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	3714      	adds	r7, #20
 8007c60:	46bd      	mov	sp, r7
 8007c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c66:	4770      	bx	lr

08007c68 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b087      	sub	sp, #28
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	460b      	mov	r3, r1
 8007c72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c7e:	691b      	ldr	r3, [r3, #16]
 8007c80:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c8a:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007c8c:	78fb      	ldrb	r3, [r7, #3]
 8007c8e:	f003 030f 	and.w	r3, r3, #15
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	fa22 f303 	lsr.w	r3, r2, r3
 8007c98:	01db      	lsls	r3, r3, #7
 8007c9a:	b2db      	uxtb	r3, r3
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ca2:	78fb      	ldrb	r3, [r7, #3]
 8007ca4:	015a      	lsls	r2, r3, #5
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cae:	689b      	ldr	r3, [r3, #8]
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
}
 8007cb8:	4618      	mov	r0, r3
 8007cba:	371c      	adds	r7, #28
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc2:	4770      	bx	lr

08007cc4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	f003 0301 	and.w	r3, r3, #1
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b085      	sub	sp, #20
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	68fa      	ldr	r2, [r7, #12]
 8007cf6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cfa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007cfe:	f023 0307 	bic.w	r3, r3, #7
 8007d02:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	68fa      	ldr	r2, [r7, #12]
 8007d0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d16:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3714      	adds	r7, #20
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
	...

08007d28 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	460b      	mov	r3, r1
 8007d32:	607a      	str	r2, [r7, #4]
 8007d34:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	333c      	adds	r3, #60	; 0x3c
 8007d3e:	3304      	adds	r3, #4
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	4a26      	ldr	r2, [pc, #152]	; (8007de0 <USB_EP0_OutStart+0xb8>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d90a      	bls.n	8007d62 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d4c:	697b      	ldr	r3, [r7, #20]
 8007d4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d5c:	d101      	bne.n	8007d62 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	e037      	b.n	8007dd2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d68:	461a      	mov	r2, r3
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d74:	691b      	ldr	r3, [r3, #16]
 8007d76:	697a      	ldr	r2, [r7, #20]
 8007d78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007d80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d88:	691b      	ldr	r3, [r3, #16]
 8007d8a:	697a      	ldr	r2, [r7, #20]
 8007d8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d90:	f043 0318 	orr.w	r3, r3, #24
 8007d94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d9c:	691b      	ldr	r3, [r3, #16]
 8007d9e:	697a      	ldr	r2, [r7, #20]
 8007da0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007da4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007da8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007daa:	7afb      	ldrb	r3, [r7, #11]
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d10f      	bne.n	8007dd0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007db6:	461a      	mov	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	697a      	ldr	r2, [r7, #20]
 8007dc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007dca:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007dce:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	371c      	adds	r7, #28
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	4f54300a 	.word	0x4f54300a

08007de4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b085      	sub	sp, #20
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	3301      	adds	r3, #1
 8007df4:	60fb      	str	r3, [r7, #12]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4a13      	ldr	r2, [pc, #76]	; (8007e48 <USB_CoreReset+0x64>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d901      	bls.n	8007e02 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e01b      	b.n	8007e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	691b      	ldr	r3, [r3, #16]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	daf2      	bge.n	8007df0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	691b      	ldr	r3, [r3, #16]
 8007e12:	f043 0201 	orr.w	r2, r3, #1
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3301      	adds	r3, #1
 8007e1e:	60fb      	str	r3, [r7, #12]
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	4a09      	ldr	r2, [pc, #36]	; (8007e48 <USB_CoreReset+0x64>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d901      	bls.n	8007e2c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e006      	b.n	8007e3a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	f003 0301 	and.w	r3, r3, #1
 8007e34:	2b01      	cmp	r3, #1
 8007e36:	d0f0      	beq.n	8007e1a <USB_CoreReset+0x36>

  return HAL_OK;
 8007e38:	2300      	movs	r3, #0
}
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	3714      	adds	r7, #20
 8007e3e:	46bd      	mov	sp, r7
 8007e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e44:	4770      	bx	lr
 8007e46:	bf00      	nop
 8007e48:	00030d40 	.word	0x00030d40

08007e4c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	b084      	sub	sp, #16
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	460b      	mov	r3, r1
 8007e56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007e58:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007e5c:	f002 f952 	bl	800a104 <malloc>
 8007e60:	4603      	mov	r3, r0
 8007e62:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d105      	bne.n	8007e76 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007e72:	2302      	movs	r3, #2
 8007e74:	e066      	b.n	8007f44 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	7c1b      	ldrb	r3, [r3, #16]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d119      	bne.n	8007eba <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007e86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e8a:	2202      	movs	r2, #2
 8007e8c:	2181      	movs	r1, #129	; 0x81
 8007e8e:	6878      	ldr	r0, [r7, #4]
 8007e90:	f001 ffbf 	bl	8009e12 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007e9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e9e:	2202      	movs	r2, #2
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	6878      	ldr	r0, [r7, #4]
 8007ea4:	f001 ffb5 	bl	8009e12 <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2210      	movs	r2, #16
 8007eb4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8007eb8:	e016      	b.n	8007ee8 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007eba:	2340      	movs	r3, #64	; 0x40
 8007ebc:	2202      	movs	r2, #2
 8007ebe:	2181      	movs	r1, #129	; 0x81
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f001 ffa6 	bl	8009e12 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2201      	movs	r2, #1
 8007eca:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007ecc:	2340      	movs	r3, #64	; 0x40
 8007ece:	2202      	movs	r2, #2
 8007ed0:	2101      	movs	r1, #1
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f001 ff9d 	bl	8009e12 <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2210      	movs	r2, #16
 8007ee4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007ee8:	2308      	movs	r3, #8
 8007eea:	2203      	movs	r2, #3
 8007eec:	2182      	movs	r1, #130	; 0x82
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f001 ff8f 	bl	8009e12 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	2200      	movs	r2, #0
 8007f12:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	7c1b      	ldrb	r3, [r3, #16]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d109      	bne.n	8007f32 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f24:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f28:	2101      	movs	r1, #1
 8007f2a:	6878      	ldr	r0, [r7, #4]
 8007f2c:	f002 f860 	bl	8009ff0 <USBD_LL_PrepareReceive>
 8007f30:	e007      	b.n	8007f42 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f38:	2340      	movs	r3, #64	; 0x40
 8007f3a:	2101      	movs	r1, #1
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f002 f857 	bl	8009ff0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3710      	adds	r7, #16
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bd80      	pop	{r7, pc}

08007f4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	b084      	sub	sp, #16
 8007f50:	af00      	add	r7, sp, #0
 8007f52:	6078      	str	r0, [r7, #4]
 8007f54:	460b      	mov	r3, r1
 8007f56:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 8007f58:	2300      	movs	r3, #0
 8007f5a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007f5c:	2181      	movs	r1, #129	; 0x81
 8007f5e:	6878      	ldr	r0, [r7, #4]
 8007f60:	f001 ff7d 	bl	8009e5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007f6a:	2101      	movs	r1, #1
 8007f6c:	6878      	ldr	r0, [r7, #4]
 8007f6e:	f001 ff76 	bl	8009e5e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007f7a:	2182      	movs	r1, #130	; 0x82
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f001 ff6e 	bl	8009e5e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00e      	beq.n	8007fba <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fac:	4618      	mov	r0, r3
 8007fae:	f002 f8b1 	bl	800a114 <free>
    pdev->pClassData = NULL;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 8007fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	3710      	adds	r7, #16
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bd80      	pop	{r7, pc}

08007fc4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b086      	sub	sp, #24
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007fd4:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	781b      	ldrb	r3, [r3, #0]
 8007fe6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d03a      	beq.n	8008064 <USBD_CDC_Setup+0xa0>
 8007fee:	2b20      	cmp	r3, #32
 8007ff0:	f040 8097 	bne.w	8008122 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	88db      	ldrh	r3, [r3, #6]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d029      	beq.n	8008050 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	781b      	ldrb	r3, [r3, #0]
 8008000:	b25b      	sxtb	r3, r3
 8008002:	2b00      	cmp	r3, #0
 8008004:	da11      	bge.n	800802a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800800c:	689b      	ldr	r3, [r3, #8]
 800800e:	683a      	ldr	r2, [r7, #0]
 8008010:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8008012:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008014:	683a      	ldr	r2, [r7, #0]
 8008016:	88d2      	ldrh	r2, [r2, #6]
 8008018:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800801a:	6939      	ldr	r1, [r7, #16]
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	88db      	ldrh	r3, [r3, #6]
 8008020:	461a      	mov	r2, r3
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f001 fa9d 	bl	8009562 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 8008028:	e082      	b.n	8008130 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	785a      	ldrb	r2, [r3, #1]
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	88db      	ldrh	r3, [r3, #6]
 8008038:	b2da      	uxtb	r2, r3
 800803a:	693b      	ldr	r3, [r7, #16]
 800803c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8008040:	6939      	ldr	r1, [r7, #16]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	88db      	ldrh	r3, [r3, #6]
 8008046:	461a      	mov	r2, r3
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f001 fab6 	bl	80095ba <USBD_CtlPrepareRx>
    break;
 800804e:	e06f      	b.n	8008130 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	683a      	ldr	r2, [r7, #0]
 800805a:	7850      	ldrb	r0, [r2, #1]
 800805c:	2200      	movs	r2, #0
 800805e:	6839      	ldr	r1, [r7, #0]
 8008060:	4798      	blx	r3
    break;
 8008062:	e065      	b.n	8008130 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	785b      	ldrb	r3, [r3, #1]
 8008068:	2b0b      	cmp	r3, #11
 800806a:	d84f      	bhi.n	800810c <USBD_CDC_Setup+0x148>
 800806c:	a201      	add	r2, pc, #4	; (adr r2, 8008074 <USBD_CDC_Setup+0xb0>)
 800806e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008072:	bf00      	nop
 8008074:	080080a5 	.word	0x080080a5
 8008078:	0800811b 	.word	0x0800811b
 800807c:	0800810d 	.word	0x0800810d
 8008080:	0800810d 	.word	0x0800810d
 8008084:	0800810d 	.word	0x0800810d
 8008088:	0800810d 	.word	0x0800810d
 800808c:	0800810d 	.word	0x0800810d
 8008090:	0800810d 	.word	0x0800810d
 8008094:	0800810d 	.word	0x0800810d
 8008098:	0800810d 	.word	0x0800810d
 800809c:	080080cd 	.word	0x080080cd
 80080a0:	080080f5 	.word	0x080080f5
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080aa:	2b03      	cmp	r3, #3
 80080ac:	d107      	bne.n	80080be <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80080ae:	f107 030c 	add.w	r3, r7, #12
 80080b2:	2202      	movs	r2, #2
 80080b4:	4619      	mov	r1, r3
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f001 fa53 	bl	8009562 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80080bc:	e030      	b.n	8008120 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80080be:	6839      	ldr	r1, [r7, #0]
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f001 f9dd 	bl	8009480 <USBD_CtlError>
        ret = USBD_FAIL;
 80080c6:	2303      	movs	r3, #3
 80080c8:	75fb      	strb	r3, [r7, #23]
      break;
 80080ca:	e029      	b.n	8008120 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080d2:	2b03      	cmp	r3, #3
 80080d4:	d107      	bne.n	80080e6 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80080d6:	f107 030f 	add.w	r3, r7, #15
 80080da:	2201      	movs	r2, #1
 80080dc:	4619      	mov	r1, r3
 80080de:	6878      	ldr	r0, [r7, #4]
 80080e0:	f001 fa3f 	bl	8009562 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 80080e4:	e01c      	b.n	8008120 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 80080e6:	6839      	ldr	r1, [r7, #0]
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f001 f9c9 	bl	8009480 <USBD_CtlError>
        ret = USBD_FAIL;
 80080ee:	2303      	movs	r3, #3
 80080f0:	75fb      	strb	r3, [r7, #23]
      break;
 80080f2:	e015      	b.n	8008120 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080fa:	2b03      	cmp	r3, #3
 80080fc:	d00f      	beq.n	800811e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 80080fe:	6839      	ldr	r1, [r7, #0]
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f001 f9bd 	bl	8009480 <USBD_CtlError>
        ret = USBD_FAIL;
 8008106:	2303      	movs	r3, #3
 8008108:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800810a:	e008      	b.n	800811e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800810c:	6839      	ldr	r1, [r7, #0]
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f001 f9b6 	bl	8009480 <USBD_CtlError>
      ret = USBD_FAIL;
 8008114:	2303      	movs	r3, #3
 8008116:	75fb      	strb	r3, [r7, #23]
      break;
 8008118:	e002      	b.n	8008120 <USBD_CDC_Setup+0x15c>
      break;
 800811a:	bf00      	nop
 800811c:	e008      	b.n	8008130 <USBD_CDC_Setup+0x16c>
      break;
 800811e:	bf00      	nop
    }
    break;
 8008120:	e006      	b.n	8008130 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 8008122:	6839      	ldr	r1, [r7, #0]
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f001 f9ab 	bl	8009480 <USBD_CtlError>
    ret = USBD_FAIL;
 800812a:	2303      	movs	r3, #3
 800812c:	75fb      	strb	r3, [r7, #23]
    break;
 800812e:	bf00      	nop
  }

  return (uint8_t)ret;
 8008130:	7dfb      	ldrb	r3, [r7, #23]
}
 8008132:	4618      	mov	r0, r3
 8008134:	3718      	adds	r7, #24
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}
 800813a:	bf00      	nop

0800813c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	460b      	mov	r3, r1
 8008146:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800814e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008156:	2b00      	cmp	r3, #0
 8008158:	d101      	bne.n	800815e <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800815a:	2303      	movs	r3, #3
 800815c:	e049      	b.n	80081f2 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008164:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8008166:	78fa      	ldrb	r2, [r7, #3]
 8008168:	6879      	ldr	r1, [r7, #4]
 800816a:	4613      	mov	r3, r2
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	4413      	add	r3, r2
 8008170:	009b      	lsls	r3, r3, #2
 8008172:	440b      	add	r3, r1
 8008174:	3318      	adds	r3, #24
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d029      	beq.n	80081d0 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800817c:	78fa      	ldrb	r2, [r7, #3]
 800817e:	6879      	ldr	r1, [r7, #4]
 8008180:	4613      	mov	r3, r2
 8008182:	009b      	lsls	r3, r3, #2
 8008184:	4413      	add	r3, r2
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	440b      	add	r3, r1
 800818a:	3318      	adds	r3, #24
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	78f9      	ldrb	r1, [r7, #3]
 8008190:	68f8      	ldr	r0, [r7, #12]
 8008192:	460b      	mov	r3, r1
 8008194:	00db      	lsls	r3, r3, #3
 8008196:	1a5b      	subs	r3, r3, r1
 8008198:	009b      	lsls	r3, r3, #2
 800819a:	4403      	add	r3, r0
 800819c:	3344      	adds	r3, #68	; 0x44
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80081a4:	fb03 f301 	mul.w	r3, r3, r1
 80081a8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d110      	bne.n	80081d0 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80081ae:	78fa      	ldrb	r2, [r7, #3]
 80081b0:	6879      	ldr	r1, [r7, #4]
 80081b2:	4613      	mov	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	4413      	add	r3, r2
 80081b8:	009b      	lsls	r3, r3, #2
 80081ba:	440b      	add	r3, r1
 80081bc:	3318      	adds	r3, #24
 80081be:	2200      	movs	r2, #0
 80081c0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80081c2:	78f9      	ldrb	r1, [r7, #3]
 80081c4:	2300      	movs	r3, #0
 80081c6:	2200      	movs	r2, #0
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f001 fef0 	bl	8009fae <USBD_LL_Transmit>
 80081ce:	e00f      	b.n	80081f0 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 80081d0:	68bb      	ldr	r3, [r7, #8]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081de:	691b      	ldr	r3, [r3, #16]
 80081e0:	68ba      	ldr	r2, [r7, #8]
 80081e2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80081e6:	68ba      	ldr	r2, [r7, #8]
 80081e8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80081ec:	78fa      	ldrb	r2, [r7, #3]
 80081ee:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 80081f0:	2300      	movs	r3, #0
}
 80081f2:	4618      	mov	r0, r3
 80081f4:	3710      	adds	r7, #16
 80081f6:	46bd      	mov	sp, r7
 80081f8:	bd80      	pop	{r7, pc}

080081fa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80081fa:	b580      	push	{r7, lr}
 80081fc:	b084      	sub	sp, #16
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	460b      	mov	r3, r1
 8008204:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800820c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008214:	2b00      	cmp	r3, #0
 8008216:	d101      	bne.n	800821c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008218:	2303      	movs	r3, #3
 800821a:	e015      	b.n	8008248 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800821c:	78fb      	ldrb	r3, [r7, #3]
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 ff06 	bl	800a032 <USBD_LL_GetRxDataSize>
 8008226:	4602      	mov	r2, r0
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	68fa      	ldr	r2, [r7, #12]
 8008238:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800823c:	68fa      	ldr	r2, [r7, #12]
 800823e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008242:	4611      	mov	r1, r2
 8008244:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008246:	2300      	movs	r3, #0
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800825e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d015      	beq.n	8008296 <USBD_CDC_EP0_RxReady+0x46>
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008270:	2bff      	cmp	r3, #255	; 0xff
 8008272:	d010      	beq.n	8008296 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8008282:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008284:	68fa      	ldr	r2, [r7, #12]
 8008286:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800828a:	b292      	uxth	r2, r2
 800828c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	22ff      	movs	r2, #255	; 0xff
 8008292:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 8008296:	2300      	movs	r3, #0
}
 8008298:	4618      	mov	r0, r3
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b083      	sub	sp, #12
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2243      	movs	r2, #67	; 0x43
 80082ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80082ae:	4b03      	ldr	r3, [pc, #12]	; (80082bc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	370c      	adds	r7, #12
 80082b4:	46bd      	mov	sp, r7
 80082b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ba:	4770      	bx	lr
 80082bc:	200000f4 	.word	0x200000f4

080082c0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2243      	movs	r2, #67	; 0x43
 80082cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80082ce:	4b03      	ldr	r3, [pc, #12]	; (80082dc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80082d0:	4618      	mov	r0, r3
 80082d2:	370c      	adds	r7, #12
 80082d4:	46bd      	mov	sp, r7
 80082d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082da:	4770      	bx	lr
 80082dc:	200000b0 	.word	0x200000b0

080082e0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80082e0:	b480      	push	{r7}
 80082e2:	b083      	sub	sp, #12
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2243      	movs	r2, #67	; 0x43
 80082ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80082ee:	4b03      	ldr	r3, [pc, #12]	; (80082fc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	20000138 	.word	0x20000138

08008300 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	220a      	movs	r2, #10
 800830c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800830e:	4b03      	ldr	r3, [pc, #12]	; (800831c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008310:	4618      	mov	r0, r3
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr
 800831c:	2000006c 	.word	0x2000006c

08008320 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008320:	b480      	push	{r7}
 8008322:	b083      	sub	sp, #12
 8008324:	af00      	add	r7, sp, #0
 8008326:	6078      	str	r0, [r7, #4]
 8008328:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d101      	bne.n	8008334 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008330:	2303      	movs	r3, #3
 8008332:	e004      	b.n	800833e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	683a      	ldr	r2, [r7, #0]
 8008338:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	4618      	mov	r0, r3
 8008340:	370c      	adds	r7, #12
 8008342:	46bd      	mov	sp, r7
 8008344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008348:	4770      	bx	lr

0800834a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800834a:	b480      	push	{r7}
 800834c:	b087      	sub	sp, #28
 800834e:	af00      	add	r7, sp, #0
 8008350:	60f8      	str	r0, [r7, #12]
 8008352:	60b9      	str	r1, [r7, #8]
 8008354:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800835c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	68ba      	ldr	r2, [r7, #8]
 8008362:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800836e:	2300      	movs	r3, #0
}
 8008370:	4618      	mov	r0, r3
 8008372:	371c      	adds	r7, #28
 8008374:	46bd      	mov	sp, r7
 8008376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837a:	4770      	bx	lr

0800837c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800837c:	b480      	push	{r7}
 800837e:	b085      	sub	sp, #20
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800838c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	4618      	mov	r0, r3
 800839a:	3714      	adds	r7, #20
 800839c:	46bd      	mov	sp, r7
 800839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a2:	4770      	bx	lr

080083a4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80083a4:	b580      	push	{r7, lr}
 80083a6:	b084      	sub	sp, #16
 80083a8:	af00      	add	r7, sp, #0
 80083aa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083b2:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 80083b4:	2301      	movs	r3, #1
 80083b6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d101      	bne.n	80083c6 <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80083c2:	2303      	movs	r3, #3
 80083c4:	e01a      	b.n	80083fc <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d114      	bne.n	80083fa <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	2201      	movs	r2, #1
 80083d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80083ee:	2181      	movs	r1, #129	; 0x81
 80083f0:	6878      	ldr	r0, [r7, #4]
 80083f2:	f001 fddc 	bl	8009fae <USBD_LL_Transmit>

    ret = USBD_OK;
 80083f6:	2300      	movs	r3, #0
 80083f8:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80083fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3710      	adds	r7, #16
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b084      	sub	sp, #16
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008412:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800841a:	2b00      	cmp	r3, #0
 800841c:	d101      	bne.n	8008422 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800841e:	2303      	movs	r3, #3
 8008420:	e016      	b.n	8008450 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	7c1b      	ldrb	r3, [r3, #16]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d109      	bne.n	800843e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008430:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008434:	2101      	movs	r1, #1
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f001 fdda 	bl	8009ff0 <USBD_LL_PrepareReceive>
 800843c:	e007      	b.n	800844e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008444:	2340      	movs	r3, #64	; 0x40
 8008446:	2101      	movs	r1, #1
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f001 fdd1 	bl	8009ff0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	4613      	mov	r3, r2
 8008464:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d101      	bne.n	8008470 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800846c:	2303      	movs	r3, #3
 800846e:	e025      	b.n	80084bc <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008476:	2b00      	cmp	r3, #0
 8008478:	d003      	beq.n	8008482 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	2200      	movs	r2, #0
 800847e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8008488:	2b00      	cmp	r3, #0
 800848a:	d003      	beq.n	8008494 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d003      	beq.n	80084a2 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800849a:	68fb      	ldr	r3, [r7, #12]
 800849c:	68ba      	ldr	r2, [r7, #8]
 800849e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2201      	movs	r2, #1
 80084a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	79fa      	ldrb	r2, [r7, #7]
 80084ae:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80084b0:	68f8      	ldr	r0, [r7, #12]
 80084b2:	f001 fc47 	bl	8009d44 <USBD_LL_Init>
 80084b6:	4603      	mov	r3, r0
 80084b8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80084ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3718      	adds	r7, #24
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b084      	sub	sp, #16
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
 80084cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80084ce:	2300      	movs	r3, #0
 80084d0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d101      	bne.n	80084dc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 80084d8:	2303      	movs	r3, #3
 80084da:	e010      	b.n	80084fe <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	683a      	ldr	r2, [r7, #0]
 80084e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80084ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ec:	f107 020e 	add.w	r2, r7, #14
 80084f0:	4610      	mov	r0, r2
 80084f2:	4798      	blx	r3
 80084f4:	4602      	mov	r2, r0
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 80084fc:	2300      	movs	r3, #0
}
 80084fe:	4618      	mov	r0, r3
 8008500:	3710      	adds	r7, #16
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008506:	b580      	push	{r7, lr}
 8008508:	b082      	sub	sp, #8
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800850e:	6878      	ldr	r0, [r7, #4]
 8008510:	f001 fc64 	bl	8009ddc <USBD_LL_Start>
 8008514:	4603      	mov	r3, r0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3708      	adds	r7, #8
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800851e:	b480      	push	{r7}
 8008520:	b083      	sub	sp, #12
 8008522:	af00      	add	r7, sp, #0
 8008524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008534:	b580      	push	{r7, lr}
 8008536:	b084      	sub	sp, #16
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	460b      	mov	r3, r1
 800853e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008540:	2303      	movs	r3, #3
 8008542:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800854a:	2b00      	cmp	r3, #0
 800854c:	d009      	beq.n	8008562 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	78fa      	ldrb	r2, [r7, #3]
 8008558:	4611      	mov	r1, r2
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	4798      	blx	r3
 800855e:	4603      	mov	r3, r0
 8008560:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008562:	7bfb      	ldrb	r3, [r7, #15]
}
 8008564:	4618      	mov	r0, r3
 8008566:	3710      	adds	r7, #16
 8008568:	46bd      	mov	sp, r7
 800856a:	bd80      	pop	{r7, pc}

0800856c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b082      	sub	sp, #8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	460b      	mov	r3, r1
 8008576:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800857e:	2b00      	cmp	r3, #0
 8008580:	d007      	beq.n	8008592 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	78fa      	ldrb	r2, [r7, #3]
 800858c:	4611      	mov	r1, r2
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	4798      	blx	r3
  }

  return USBD_OK;
 8008592:	2300      	movs	r3, #0
}
 8008594:	4618      	mov	r0, r3
 8008596:	3708      	adds	r7, #8
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085ac:	6839      	ldr	r1, [r7, #0]
 80085ae:	4618      	mov	r0, r3
 80085b0:	f000 ff2c 	bl	800940c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	2201      	movs	r2, #1
 80085b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 80085c2:	461a      	mov	r2, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80085d0:	f003 031f 	and.w	r3, r3, #31
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d00e      	beq.n	80085f6 <USBD_LL_SetupStage+0x5a>
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d302      	bcc.n	80085e2 <USBD_LL_SetupStage+0x46>
 80085dc:	2b02      	cmp	r3, #2
 80085de:	d014      	beq.n	800860a <USBD_LL_SetupStage+0x6e>
 80085e0:	e01d      	b.n	800861e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085e8:	4619      	mov	r1, r3
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 fa18 	bl	8008a20 <USBD_StdDevReq>
 80085f0:	4603      	mov	r3, r0
 80085f2:	73fb      	strb	r3, [r7, #15]
      break;
 80085f4:	e020      	b.n	8008638 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80085fc:	4619      	mov	r1, r3
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fa7c 	bl	8008afc <USBD_StdItfReq>
 8008604:	4603      	mov	r3, r0
 8008606:	73fb      	strb	r3, [r7, #15]
      break;
 8008608:	e016      	b.n	8008638 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008610:	4619      	mov	r1, r3
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fab8 	bl	8008b88 <USBD_StdEPReq>
 8008618:	4603      	mov	r3, r0
 800861a:	73fb      	strb	r3, [r7, #15]
      break;
 800861c:	e00c      	b.n	8008638 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008624:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008628:	b2db      	uxtb	r3, r3
 800862a:	4619      	mov	r1, r3
 800862c:	6878      	ldr	r0, [r7, #4]
 800862e:	f001 fc35 	bl	8009e9c <USBD_LL_StallEP>
 8008632:	4603      	mov	r3, r0
 8008634:	73fb      	strb	r3, [r7, #15]
      break;
 8008636:	bf00      	nop
  }

  return ret;
 8008638:	7bfb      	ldrb	r3, [r7, #15]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b086      	sub	sp, #24
 8008646:	af00      	add	r7, sp, #0
 8008648:	60f8      	str	r0, [r7, #12]
 800864a:	460b      	mov	r3, r1
 800864c:	607a      	str	r2, [r7, #4]
 800864e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008650:	7afb      	ldrb	r3, [r7, #11]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d137      	bne.n	80086c6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800865c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008664:	2b03      	cmp	r3, #3
 8008666:	d14a      	bne.n	80086fe <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8008668:	693b      	ldr	r3, [r7, #16]
 800866a:	689a      	ldr	r2, [r3, #8]
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	68db      	ldr	r3, [r3, #12]
 8008670:	429a      	cmp	r2, r3
 8008672:	d913      	bls.n	800869c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008674:	693b      	ldr	r3, [r7, #16]
 8008676:	689a      	ldr	r2, [r3, #8]
 8008678:	693b      	ldr	r3, [r7, #16]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	1ad2      	subs	r2, r2, r3
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	68da      	ldr	r2, [r3, #12]
 8008686:	693b      	ldr	r3, [r7, #16]
 8008688:	689b      	ldr	r3, [r3, #8]
 800868a:	4293      	cmp	r3, r2
 800868c:	bf28      	it	cs
 800868e:	4613      	movcs	r3, r2
 8008690:	461a      	mov	r2, r3
 8008692:	6879      	ldr	r1, [r7, #4]
 8008694:	68f8      	ldr	r0, [r7, #12]
 8008696:	f000 ffad 	bl	80095f4 <USBD_CtlContinueRx>
 800869a:	e030      	b.n	80086fe <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00a      	beq.n	80086be <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80086ae:	2b03      	cmp	r3, #3
 80086b0:	d105      	bne.n	80086be <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086b8:	691b      	ldr	r3, [r3, #16]
 80086ba:	68f8      	ldr	r0, [r7, #12]
 80086bc:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f000 ffa9 	bl	8009616 <USBD_CtlSendStatus>
 80086c4:	e01b      	b.n	80086fe <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086cc:	699b      	ldr	r3, [r3, #24]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d013      	beq.n	80086fa <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80086d8:	2b03      	cmp	r3, #3
 80086da:	d10e      	bne.n	80086fa <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086e2:	699b      	ldr	r3, [r3, #24]
 80086e4:	7afa      	ldrb	r2, [r7, #11]
 80086e6:	4611      	mov	r1, r2
 80086e8:	68f8      	ldr	r0, [r7, #12]
 80086ea:	4798      	blx	r3
 80086ec:	4603      	mov	r3, r0
 80086ee:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 80086f0:	7dfb      	ldrb	r3, [r7, #23]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d003      	beq.n	80086fe <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 80086f6:	7dfb      	ldrb	r3, [r7, #23]
 80086f8:	e002      	b.n	8008700 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80086fa:	2303      	movs	r3, #3
 80086fc:	e000      	b.n	8008700 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 80086fe:	2300      	movs	r3, #0
}
 8008700:	4618      	mov	r0, r3
 8008702:	3718      	adds	r7, #24
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	460b      	mov	r3, r1
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008716:	7afb      	ldrb	r3, [r7, #11]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d16a      	bne.n	80087f2 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	3314      	adds	r3, #20
 8008720:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008728:	2b02      	cmp	r3, #2
 800872a:	d155      	bne.n	80087d8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800872c:	693b      	ldr	r3, [r7, #16]
 800872e:	689a      	ldr	r2, [r3, #8]
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	429a      	cmp	r2, r3
 8008736:	d914      	bls.n	8008762 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	689a      	ldr	r2, [r3, #8]
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	1ad2      	subs	r2, r2, r3
 8008742:	693b      	ldr	r3, [r7, #16]
 8008744:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008746:	693b      	ldr	r3, [r7, #16]
 8008748:	689b      	ldr	r3, [r3, #8]
 800874a:	461a      	mov	r2, r3
 800874c:	6879      	ldr	r1, [r7, #4]
 800874e:	68f8      	ldr	r0, [r7, #12]
 8008750:	f000 ff22 	bl	8009598 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008754:	2300      	movs	r3, #0
 8008756:	2200      	movs	r2, #0
 8008758:	2100      	movs	r1, #0
 800875a:	68f8      	ldr	r0, [r7, #12]
 800875c:	f001 fc48 	bl	8009ff0 <USBD_LL_PrepareReceive>
 8008760:	e03a      	b.n	80087d8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008762:	693b      	ldr	r3, [r7, #16]
 8008764:	68da      	ldr	r2, [r3, #12]
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	429a      	cmp	r2, r3
 800876c:	d11c      	bne.n	80087a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800876e:	693b      	ldr	r3, [r7, #16]
 8008770:	685a      	ldr	r2, [r3, #4]
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008776:	429a      	cmp	r2, r3
 8008778:	d316      	bcc.n	80087a8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800877a:	693b      	ldr	r3, [r7, #16]
 800877c:	685a      	ldr	r2, [r3, #4]
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008784:	429a      	cmp	r2, r3
 8008786:	d20f      	bcs.n	80087a8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008788:	2200      	movs	r2, #0
 800878a:	2100      	movs	r1, #0
 800878c:	68f8      	ldr	r0, [r7, #12]
 800878e:	f000 ff03 	bl	8009598 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	2200      	movs	r2, #0
 8008796:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800879a:	2300      	movs	r3, #0
 800879c:	2200      	movs	r2, #0
 800879e:	2100      	movs	r1, #0
 80087a0:	68f8      	ldr	r0, [r7, #12]
 80087a2:	f001 fc25 	bl	8009ff0 <USBD_LL_PrepareReceive>
 80087a6:	e017      	b.n	80087d8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ae:	68db      	ldr	r3, [r3, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d00a      	beq.n	80087ca <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80087ba:	2b03      	cmp	r3, #3
 80087bc:	d105      	bne.n	80087ca <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087c4:	68db      	ldr	r3, [r3, #12]
 80087c6:	68f8      	ldr	r0, [r7, #12]
 80087c8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80087ca:	2180      	movs	r1, #128	; 0x80
 80087cc:	68f8      	ldr	r0, [r7, #12]
 80087ce:	f001 fb65 	bl	8009e9c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80087d2:	68f8      	ldr	r0, [r7, #12]
 80087d4:	f000 ff32 	bl	800963c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d123      	bne.n	800882a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f7ff fe9b 	bl	800851e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	2200      	movs	r2, #0
 80087ec:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80087f0:	e01b      	b.n	800882a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087f8:	695b      	ldr	r3, [r3, #20]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d013      	beq.n	8008826 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8008804:	2b03      	cmp	r3, #3
 8008806:	d10e      	bne.n	8008826 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800880e:	695b      	ldr	r3, [r3, #20]
 8008810:	7afa      	ldrb	r2, [r7, #11]
 8008812:	4611      	mov	r1, r2
 8008814:	68f8      	ldr	r0, [r7, #12]
 8008816:	4798      	blx	r3
 8008818:	4603      	mov	r3, r0
 800881a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800881c:	7dfb      	ldrb	r3, [r7, #23]
 800881e:	2b00      	cmp	r3, #0
 8008820:	d003      	beq.n	800882a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8008822:	7dfb      	ldrb	r3, [r7, #23]
 8008824:	e002      	b.n	800882c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008826:	2303      	movs	r3, #3
 8008828:	e000      	b.n	800882c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	3718      	adds	r7, #24
 8008830:	46bd      	mov	sp, r7
 8008832:	bd80      	pop	{r7, pc}

08008834 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b082      	sub	sp, #8
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2200      	movs	r2, #0
 8008850:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2200      	movs	r2, #0
 8008856:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008860:	2b00      	cmp	r3, #0
 8008862:	d009      	beq.n	8008878 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	6852      	ldr	r2, [r2, #4]
 8008870:	b2d2      	uxtb	r2, r2
 8008872:	4611      	mov	r1, r2
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008878:	2340      	movs	r3, #64	; 0x40
 800887a:	2200      	movs	r2, #0
 800887c:	2100      	movs	r1, #0
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f001 fac7 	bl	8009e12 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2240      	movs	r2, #64	; 0x40
 8008890:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008894:	2340      	movs	r3, #64	; 0x40
 8008896:	2200      	movs	r2, #0
 8008898:	2180      	movs	r1, #128	; 0x80
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f001 fab9 	bl	8009e12 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	2201      	movs	r2, #1
 80088a4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2240      	movs	r2, #64	; 0x40
 80088aa:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 80088ac:	2300      	movs	r3, #0
}
 80088ae:	4618      	mov	r0, r3
 80088b0:	3708      	adds	r7, #8
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}

080088b6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80088b6:	b480      	push	{r7}
 80088b8:	b083      	sub	sp, #12
 80088ba:	af00      	add	r7, sp, #0
 80088bc:	6078      	str	r0, [r7, #4]
 80088be:	460b      	mov	r3, r1
 80088c0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	78fa      	ldrb	r2, [r7, #3]
 80088c6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80088c8:	2300      	movs	r3, #0
}
 80088ca:	4618      	mov	r0, r3
 80088cc:	370c      	adds	r7, #12
 80088ce:	46bd      	mov	sp, r7
 80088d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d4:	4770      	bx	lr

080088d6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80088d6:	b480      	push	{r7}
 80088d8:	b083      	sub	sp, #12
 80088da:	af00      	add	r7, sp, #0
 80088dc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2204      	movs	r2, #4
 80088ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80088f2:	2300      	movs	r3, #0
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800890e:	2b04      	cmp	r3, #4
 8008910:	d105      	bne.n	800891e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800891e:	2300      	movs	r3, #0
}
 8008920:	4618      	mov	r0, r3
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b082      	sub	sp, #8
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800893a:	2b03      	cmp	r3, #3
 800893c:	d10b      	bne.n	8008956 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008944:	69db      	ldr	r3, [r3, #28]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d005      	beq.n	8008956 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008950:	69db      	ldr	r3, [r3, #28]
 8008952:	6878      	ldr	r0, [r7, #4]
 8008954:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008956:	2300      	movs	r3, #0
}
 8008958:	4618      	mov	r0, r3
 800895a:	3708      	adds	r7, #8
 800895c:	46bd      	mov	sp, r7
 800895e:	bd80      	pop	{r7, pc}

08008960 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008960:	b480      	push	{r7}
 8008962:	b083      	sub	sp, #12
 8008964:	af00      	add	r7, sp, #0
 8008966:	6078      	str	r0, [r7, #4]
 8008968:	460b      	mov	r3, r1
 800896a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800896c:	2300      	movs	r3, #0
}
 800896e:	4618      	mov	r0, r3
 8008970:	370c      	adds	r7, #12
 8008972:	46bd      	mov	sp, r7
 8008974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008978:	4770      	bx	lr

0800897a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800897a:	b480      	push	{r7}
 800897c:	b083      	sub	sp, #12
 800897e:	af00      	add	r7, sp, #0
 8008980:	6078      	str	r0, [r7, #4]
 8008982:	460b      	mov	r3, r1
 8008984:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8008986:	2300      	movs	r3, #0
}
 8008988:	4618      	mov	r0, r3
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008994:	b480      	push	{r7}
 8008996:	b083      	sub	sp, #12
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	370c      	adds	r7, #12
 80089a2:	46bd      	mov	sp, r7
 80089a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a8:	4770      	bx	lr

080089aa <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b082      	sub	sp, #8
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2201      	movs	r2, #1
 80089b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d009      	beq.n	80089d8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	6852      	ldr	r2, [r2, #4]
 80089d0:	b2d2      	uxtb	r2, r2
 80089d2:	4611      	mov	r1, r2
 80089d4:	6878      	ldr	r0, [r7, #4]
 80089d6:	4798      	blx	r3
  }

  return USBD_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3708      	adds	r7, #8
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b087      	sub	sp, #28
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80089ee:	697b      	ldr	r3, [r7, #20]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	3301      	adds	r3, #1
 80089f8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80089fa:	697b      	ldr	r3, [r7, #20]
 80089fc:	781b      	ldrb	r3, [r3, #0]
 80089fe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008a00:	8a3b      	ldrh	r3, [r7, #16]
 8008a02:	021b      	lsls	r3, r3, #8
 8008a04:	b21a      	sxth	r2, r3
 8008a06:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	b21b      	sxth	r3, r3
 8008a0e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008a10:	89fb      	ldrh	r3, [r7, #14]
}
 8008a12:	4618      	mov	r0, r3
 8008a14:	371c      	adds	r7, #28
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr
	...

08008a20 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a2e:	683b      	ldr	r3, [r7, #0]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a36:	2b20      	cmp	r3, #32
 8008a38:	d004      	beq.n	8008a44 <USBD_StdDevReq+0x24>
 8008a3a:	2b40      	cmp	r3, #64	; 0x40
 8008a3c:	d002      	beq.n	8008a44 <USBD_StdDevReq+0x24>
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d00a      	beq.n	8008a58 <USBD_StdDevReq+0x38>
 8008a42:	e050      	b.n	8008ae6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	6839      	ldr	r1, [r7, #0]
 8008a4e:	6878      	ldr	r0, [r7, #4]
 8008a50:	4798      	blx	r3
 8008a52:	4603      	mov	r3, r0
 8008a54:	73fb      	strb	r3, [r7, #15]
    break;
 8008a56:	e04b      	b.n	8008af0 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	785b      	ldrb	r3, [r3, #1]
 8008a5c:	2b09      	cmp	r3, #9
 8008a5e:	d83c      	bhi.n	8008ada <USBD_StdDevReq+0xba>
 8008a60:	a201      	add	r2, pc, #4	; (adr r2, 8008a68 <USBD_StdDevReq+0x48>)
 8008a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a66:	bf00      	nop
 8008a68:	08008abd 	.word	0x08008abd
 8008a6c:	08008ad1 	.word	0x08008ad1
 8008a70:	08008adb 	.word	0x08008adb
 8008a74:	08008ac7 	.word	0x08008ac7
 8008a78:	08008adb 	.word	0x08008adb
 8008a7c:	08008a9b 	.word	0x08008a9b
 8008a80:	08008a91 	.word	0x08008a91
 8008a84:	08008adb 	.word	0x08008adb
 8008a88:	08008ab3 	.word	0x08008ab3
 8008a8c:	08008aa5 	.word	0x08008aa5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8008a90:	6839      	ldr	r1, [r7, #0]
 8008a92:	6878      	ldr	r0, [r7, #4]
 8008a94:	f000 f9ce 	bl	8008e34 <USBD_GetDescriptor>
      break;
 8008a98:	e024      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8008a9a:	6839      	ldr	r1, [r7, #0]
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 fb33 	bl	8009108 <USBD_SetAddress>
      break;
 8008aa2:	e01f      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8008aa4:	6839      	ldr	r1, [r7, #0]
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fb70 	bl	800918c <USBD_SetConfig>
 8008aac:	4603      	mov	r3, r0
 8008aae:	73fb      	strb	r3, [r7, #15]
      break;
 8008ab0:	e018      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8008ab2:	6839      	ldr	r1, [r7, #0]
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f000 fc0d 	bl	80092d4 <USBD_GetConfig>
      break;
 8008aba:	e013      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8008abc:	6839      	ldr	r1, [r7, #0]
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f000 fc3c 	bl	800933c <USBD_GetStatus>
      break;
 8008ac4:	e00e      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	f000 fc6a 	bl	80093a2 <USBD_SetFeature>
      break;
 8008ace:	e009      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8008ad0:	6839      	ldr	r1, [r7, #0]
 8008ad2:	6878      	ldr	r0, [r7, #4]
 8008ad4:	f000 fc79 	bl	80093ca <USBD_ClrFeature>
      break;
 8008ad8:	e004      	b.n	8008ae4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8008ada:	6839      	ldr	r1, [r7, #0]
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fccf 	bl	8009480 <USBD_CtlError>
      break;
 8008ae2:	bf00      	nop
    }
    break;
 8008ae4:	e004      	b.n	8008af0 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8008ae6:	6839      	ldr	r1, [r7, #0]
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 fcc9 	bl	8009480 <USBD_CtlError>
    break;
 8008aee:	bf00      	nop
  }

  return ret;
 8008af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}
 8008afa:	bf00      	nop

08008afc <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008afc:	b580      	push	{r7, lr}
 8008afe:	b084      	sub	sp, #16
 8008b00:	af00      	add	r7, sp, #0
 8008b02:	6078      	str	r0, [r7, #4]
 8008b04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008b06:	2300      	movs	r3, #0
 8008b08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008b12:	2b20      	cmp	r3, #32
 8008b14:	d003      	beq.n	8008b1e <USBD_StdItfReq+0x22>
 8008b16:	2b40      	cmp	r3, #64	; 0x40
 8008b18:	d001      	beq.n	8008b1e <USBD_StdItfReq+0x22>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d12a      	bne.n	8008b74 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b24:	3b01      	subs	r3, #1
 8008b26:	2b02      	cmp	r3, #2
 8008b28:	d81d      	bhi.n	8008b66 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	889b      	ldrh	r3, [r3, #4]
 8008b2e:	b2db      	uxtb	r3, r3
 8008b30:	2b01      	cmp	r3, #1
 8008b32:	d813      	bhi.n	8008b5c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	6839      	ldr	r1, [r7, #0]
 8008b3e:	6878      	ldr	r0, [r7, #4]
 8008b40:	4798      	blx	r3
 8008b42:	4603      	mov	r3, r0
 8008b44:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	88db      	ldrh	r3, [r3, #6]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d110      	bne.n	8008b70 <USBD_StdItfReq+0x74>
 8008b4e:	7bfb      	ldrb	r3, [r7, #15]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d10d      	bne.n	8008b70 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8008b54:	6878      	ldr	r0, [r7, #4]
 8008b56:	f000 fd5e 	bl	8009616 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8008b5a:	e009      	b.n	8008b70 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8008b5c:	6839      	ldr	r1, [r7, #0]
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 fc8e 	bl	8009480 <USBD_CtlError>
      break;
 8008b64:	e004      	b.n	8008b70 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8008b66:	6839      	ldr	r1, [r7, #0]
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 fc89 	bl	8009480 <USBD_CtlError>
      break;
 8008b6e:	e000      	b.n	8008b72 <USBD_StdItfReq+0x76>
      break;
 8008b70:	bf00      	nop
    }
    break;
 8008b72:	e004      	b.n	8008b7e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8008b74:	6839      	ldr	r1, [r7, #0]
 8008b76:	6878      	ldr	r0, [r7, #4]
 8008b78:	f000 fc82 	bl	8009480 <USBD_CtlError>
    break;
 8008b7c:	bf00      	nop
  }

  return ret;
 8008b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	3710      	adds	r7, #16
 8008b84:	46bd      	mov	sp, r7
 8008b86:	bd80      	pop	{r7, pc}

08008b88 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b084      	sub	sp, #16
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	6078      	str	r0, [r7, #4]
 8008b90:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008b92:	2300      	movs	r3, #0
 8008b94:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	889b      	ldrh	r3, [r3, #4]
 8008b9a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	781b      	ldrb	r3, [r3, #0]
 8008ba0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008ba4:	2b20      	cmp	r3, #32
 8008ba6:	d004      	beq.n	8008bb2 <USBD_StdEPReq+0x2a>
 8008ba8:	2b40      	cmp	r3, #64	; 0x40
 8008baa:	d002      	beq.n	8008bb2 <USBD_StdEPReq+0x2a>
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00a      	beq.n	8008bc6 <USBD_StdEPReq+0x3e>
 8008bb0:	e135      	b.n	8008e1e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	6839      	ldr	r1, [r7, #0]
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	4798      	blx	r3
 8008bc0:	4603      	mov	r3, r0
 8008bc2:	73fb      	strb	r3, [r7, #15]
    break;
 8008bc4:	e130      	b.n	8008e28 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	785b      	ldrb	r3, [r3, #1]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d03e      	beq.n	8008c4c <USBD_StdEPReq+0xc4>
 8008bce:	2b03      	cmp	r3, #3
 8008bd0:	d002      	beq.n	8008bd8 <USBD_StdEPReq+0x50>
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d077      	beq.n	8008cc6 <USBD_StdEPReq+0x13e>
 8008bd6:	e11c      	b.n	8008e12 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bde:	2b02      	cmp	r3, #2
 8008be0:	d002      	beq.n	8008be8 <USBD_StdEPReq+0x60>
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	d015      	beq.n	8008c12 <USBD_StdEPReq+0x8a>
 8008be6:	e02b      	b.n	8008c40 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00c      	beq.n	8008c08 <USBD_StdEPReq+0x80>
 8008bee:	7bbb      	ldrb	r3, [r7, #14]
 8008bf0:	2b80      	cmp	r3, #128	; 0x80
 8008bf2:	d009      	beq.n	8008c08 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008bf4:	7bbb      	ldrb	r3, [r7, #14]
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	6878      	ldr	r0, [r7, #4]
 8008bfa:	f001 f94f 	bl	8009e9c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bfe:	2180      	movs	r1, #128	; 0x80
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f001 f94b 	bl	8009e9c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008c06:	e020      	b.n	8008c4a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8008c08:	6839      	ldr	r1, [r7, #0]
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 fc38 	bl	8009480 <USBD_CtlError>
        break;
 8008c10:	e01b      	b.n	8008c4a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	885b      	ldrh	r3, [r3, #2]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d10e      	bne.n	8008c38 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008c1a:	7bbb      	ldrb	r3, [r7, #14]
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d00b      	beq.n	8008c38 <USBD_StdEPReq+0xb0>
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b80      	cmp	r3, #128	; 0x80
 8008c24:	d008      	beq.n	8008c38 <USBD_StdEPReq+0xb0>
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	88db      	ldrh	r3, [r3, #6]
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d104      	bne.n	8008c38 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c2e:	7bbb      	ldrb	r3, [r7, #14]
 8008c30:	4619      	mov	r1, r3
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f001 f932 	bl	8009e9c <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8008c38:	6878      	ldr	r0, [r7, #4]
 8008c3a:	f000 fcec 	bl	8009616 <USBD_CtlSendStatus>

        break;
 8008c3e:	e004      	b.n	8008c4a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8008c40:	6839      	ldr	r1, [r7, #0]
 8008c42:	6878      	ldr	r0, [r7, #4]
 8008c44:	f000 fc1c 	bl	8009480 <USBD_CtlError>
        break;
 8008c48:	bf00      	nop
      }
      break;
 8008c4a:	e0e7      	b.n	8008e1c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d002      	beq.n	8008c5c <USBD_StdEPReq+0xd4>
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	d015      	beq.n	8008c86 <USBD_StdEPReq+0xfe>
 8008c5a:	e02d      	b.n	8008cb8 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008c5c:	7bbb      	ldrb	r3, [r7, #14]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d00c      	beq.n	8008c7c <USBD_StdEPReq+0xf4>
 8008c62:	7bbb      	ldrb	r3, [r7, #14]
 8008c64:	2b80      	cmp	r3, #128	; 0x80
 8008c66:	d009      	beq.n	8008c7c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8008c68:	7bbb      	ldrb	r3, [r7, #14]
 8008c6a:	4619      	mov	r1, r3
 8008c6c:	6878      	ldr	r0, [r7, #4]
 8008c6e:	f001 f915 	bl	8009e9c <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008c72:	2180      	movs	r1, #128	; 0x80
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f001 f911 	bl	8009e9c <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8008c7a:	e023      	b.n	8008cc4 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8008c7c:	6839      	ldr	r1, [r7, #0]
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 fbfe 	bl	8009480 <USBD_CtlError>
        break;
 8008c84:	e01e      	b.n	8008cc4 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	885b      	ldrh	r3, [r3, #2]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d119      	bne.n	8008cc2 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8008c8e:	7bbb      	ldrb	r3, [r7, #14]
 8008c90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d004      	beq.n	8008ca2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008c98:	7bbb      	ldrb	r3, [r7, #14]
 8008c9a:	4619      	mov	r1, r3
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f001 f91c 	bl	8009eda <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 fcb7 	bl	8009616 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	6839      	ldr	r1, [r7, #0]
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	4798      	blx	r3
        }
        break;
 8008cb6:	e004      	b.n	8008cc2 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 8008cb8:	6839      	ldr	r1, [r7, #0]
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f000 fbe0 	bl	8009480 <USBD_CtlError>
        break;
 8008cc0:	e000      	b.n	8008cc4 <USBD_StdEPReq+0x13c>
        break;
 8008cc2:	bf00      	nop
      }
      break;
 8008cc4:	e0aa      	b.n	8008e1c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008ccc:	2b02      	cmp	r3, #2
 8008cce:	d002      	beq.n	8008cd6 <USBD_StdEPReq+0x14e>
 8008cd0:	2b03      	cmp	r3, #3
 8008cd2:	d032      	beq.n	8008d3a <USBD_StdEPReq+0x1b2>
 8008cd4:	e097      	b.n	8008e06 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008cd6:	7bbb      	ldrb	r3, [r7, #14]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d007      	beq.n	8008cec <USBD_StdEPReq+0x164>
 8008cdc:	7bbb      	ldrb	r3, [r7, #14]
 8008cde:	2b80      	cmp	r3, #128	; 0x80
 8008ce0:	d004      	beq.n	8008cec <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8008ce2:	6839      	ldr	r1, [r7, #0]
 8008ce4:	6878      	ldr	r0, [r7, #4]
 8008ce6:	f000 fbcb 	bl	8009480 <USBD_CtlError>
          break;
 8008cea:	e091      	b.n	8008e10 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	da0b      	bge.n	8008d0c <USBD_StdEPReq+0x184>
 8008cf4:	7bbb      	ldrb	r3, [r7, #14]
 8008cf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cfa:	4613      	mov	r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	4413      	add	r3, r2
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	3310      	adds	r3, #16
 8008d04:	687a      	ldr	r2, [r7, #4]
 8008d06:	4413      	add	r3, r2
 8008d08:	3304      	adds	r3, #4
 8008d0a:	e00b      	b.n	8008d24 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008d0c:	7bbb      	ldrb	r3, [r7, #14]
 8008d0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d12:	4613      	mov	r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	4413      	add	r3, r2
 8008d18:	009b      	lsls	r3, r3, #2
 8008d1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008d1e:	687a      	ldr	r2, [r7, #4]
 8008d20:	4413      	add	r3, r2
 8008d22:	3304      	adds	r3, #4
 8008d24:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	2202      	movs	r2, #2
 8008d30:	4619      	mov	r1, r3
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f000 fc15 	bl	8009562 <USBD_CtlSendData>
        break;
 8008d38:	e06a      	b.n	8008e10 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 8008d3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	da11      	bge.n	8008d66 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008d42:	7bbb      	ldrb	r3, [r7, #14]
 8008d44:	f003 020f 	and.w	r2, r3, #15
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	009b      	lsls	r3, r3, #2
 8008d4e:	4413      	add	r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	3324      	adds	r3, #36	; 0x24
 8008d56:	881b      	ldrh	r3, [r3, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d117      	bne.n	8008d8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008d5c:	6839      	ldr	r1, [r7, #0]
 8008d5e:	6878      	ldr	r0, [r7, #4]
 8008d60:	f000 fb8e 	bl	8009480 <USBD_CtlError>
            break;
 8008d64:	e054      	b.n	8008e10 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008d66:	7bbb      	ldrb	r3, [r7, #14]
 8008d68:	f003 020f 	and.w	r2, r3, #15
 8008d6c:	6879      	ldr	r1, [r7, #4]
 8008d6e:	4613      	mov	r3, r2
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	009b      	lsls	r3, r3, #2
 8008d76:	440b      	add	r3, r1
 8008d78:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008d7c:	881b      	ldrh	r3, [r3, #0]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d104      	bne.n	8008d8c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8008d82:	6839      	ldr	r1, [r7, #0]
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	f000 fb7b 	bl	8009480 <USBD_CtlError>
            break;
 8008d8a:	e041      	b.n	8008e10 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008d8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	da0b      	bge.n	8008dac <USBD_StdEPReq+0x224>
 8008d94:	7bbb      	ldrb	r3, [r7, #14]
 8008d96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008d9a:	4613      	mov	r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	4413      	add	r3, r2
 8008da0:	009b      	lsls	r3, r3, #2
 8008da2:	3310      	adds	r3, #16
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	4413      	add	r3, r2
 8008da8:	3304      	adds	r3, #4
 8008daa:	e00b      	b.n	8008dc4 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008db2:	4613      	mov	r3, r2
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4413      	add	r3, r2
 8008db8:	009b      	lsls	r3, r3, #2
 8008dba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	3304      	adds	r3, #4
 8008dc4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008dc6:	7bbb      	ldrb	r3, [r7, #14]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d002      	beq.n	8008dd2 <USBD_StdEPReq+0x24a>
 8008dcc:	7bbb      	ldrb	r3, [r7, #14]
 8008dce:	2b80      	cmp	r3, #128	; 0x80
 8008dd0:	d103      	bne.n	8008dda <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	601a      	str	r2, [r3, #0]
 8008dd8:	e00e      	b.n	8008df8 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008dda:	7bbb      	ldrb	r3, [r7, #14]
 8008ddc:	4619      	mov	r1, r3
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f001 f89a 	bl	8009f18 <USBD_LL_IsStallEP>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d003      	beq.n	8008df2 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	2201      	movs	r2, #1
 8008dee:	601a      	str	r2, [r3, #0]
 8008df0:	e002      	b.n	8008df8 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	2200      	movs	r2, #0
 8008df6:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	2202      	movs	r2, #2
 8008dfc:	4619      	mov	r1, r3
 8008dfe:	6878      	ldr	r0, [r7, #4]
 8008e00:	f000 fbaf 	bl	8009562 <USBD_CtlSendData>
          break;
 8008e04:	e004      	b.n	8008e10 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 8008e06:	6839      	ldr	r1, [r7, #0]
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fb39 	bl	8009480 <USBD_CtlError>
        break;
 8008e0e:	bf00      	nop
      }
      break;
 8008e10:	e004      	b.n	8008e1c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 8008e12:	6839      	ldr	r1, [r7, #0]
 8008e14:	6878      	ldr	r0, [r7, #4]
 8008e16:	f000 fb33 	bl	8009480 <USBD_CtlError>
      break;
 8008e1a:	bf00      	nop
    }
    break;
 8008e1c:	e004      	b.n	8008e28 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 8008e1e:	6839      	ldr	r1, [r7, #0]
 8008e20:	6878      	ldr	r0, [r7, #4]
 8008e22:	f000 fb2d 	bl	8009480 <USBD_CtlError>
    break;
 8008e26:	bf00      	nop
  }

  return ret;
 8008e28:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e2a:	4618      	mov	r0, r3
 8008e2c:	3710      	adds	r7, #16
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bd80      	pop	{r7, pc}
	...

08008e34 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
 8008e3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008e3e:	2300      	movs	r3, #0
 8008e40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008e42:	2300      	movs	r3, #0
 8008e44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008e46:	2300      	movs	r3, #0
 8008e48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	885b      	ldrh	r3, [r3, #2]
 8008e4e:	0a1b      	lsrs	r3, r3, #8
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	3b01      	subs	r3, #1
 8008e54:	2b06      	cmp	r3, #6
 8008e56:	f200 8128 	bhi.w	80090aa <USBD_GetDescriptor+0x276>
 8008e5a:	a201      	add	r2, pc, #4	; (adr r2, 8008e60 <USBD_GetDescriptor+0x2c>)
 8008e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e60:	08008e7d 	.word	0x08008e7d
 8008e64:	08008e95 	.word	0x08008e95
 8008e68:	08008ed5 	.word	0x08008ed5
 8008e6c:	080090ab 	.word	0x080090ab
 8008e70:	080090ab 	.word	0x080090ab
 8008e74:	0800904b 	.word	0x0800904b
 8008e78:	08009077 	.word	0x08009077
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	687a      	ldr	r2, [r7, #4]
 8008e86:	7c12      	ldrb	r2, [r2, #16]
 8008e88:	f107 0108 	add.w	r1, r7, #8
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	4798      	blx	r3
 8008e90:	60f8      	str	r0, [r7, #12]
    break;
 8008e92:	e112      	b.n	80090ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	7c1b      	ldrb	r3, [r3, #16]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d10d      	bne.n	8008eb8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea4:	f107 0208 	add.w	r2, r7, #8
 8008ea8:	4610      	mov	r0, r2
 8008eaa:	4798      	blx	r3
 8008eac:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	3301      	adds	r3, #1
 8008eb2:	2202      	movs	r2, #2
 8008eb4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 8008eb6:	e100      	b.n	80090ba <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ec0:	f107 0208 	add.w	r2, r7, #8
 8008ec4:	4610      	mov	r0, r2
 8008ec6:	4798      	blx	r3
 8008ec8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	2202      	movs	r2, #2
 8008ed0:	701a      	strb	r2, [r3, #0]
    break;
 8008ed2:	e0f2      	b.n	80090ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	885b      	ldrh	r3, [r3, #2]
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b05      	cmp	r3, #5
 8008edc:	f200 80ac 	bhi.w	8009038 <USBD_GetDescriptor+0x204>
 8008ee0:	a201      	add	r2, pc, #4	; (adr r2, 8008ee8 <USBD_GetDescriptor+0xb4>)
 8008ee2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ee6:	bf00      	nop
 8008ee8:	08008f01 	.word	0x08008f01
 8008eec:	08008f35 	.word	0x08008f35
 8008ef0:	08008f69 	.word	0x08008f69
 8008ef4:	08008f9d 	.word	0x08008f9d
 8008ef8:	08008fd1 	.word	0x08008fd1
 8008efc:	08009005 	.word	0x08009005
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d00b      	beq.n	8008f24 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f12:	685b      	ldr	r3, [r3, #4]
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	7c12      	ldrb	r2, [r2, #16]
 8008f18:	f107 0108 	add.w	r1, r7, #8
 8008f1c:	4610      	mov	r0, r2
 8008f1e:	4798      	blx	r3
 8008f20:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f22:	e091      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f24:	6839      	ldr	r1, [r7, #0]
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	f000 faaa 	bl	8009480 <USBD_CtlError>
        err++;
 8008f2c:	7afb      	ldrb	r3, [r7, #11]
 8008f2e:	3301      	adds	r3, #1
 8008f30:	72fb      	strb	r3, [r7, #11]
      break;
 8008f32:	e089      	b.n	8009048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d00b      	beq.n	8008f58 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	687a      	ldr	r2, [r7, #4]
 8008f4a:	7c12      	ldrb	r2, [r2, #16]
 8008f4c:	f107 0108 	add.w	r1, r7, #8
 8008f50:	4610      	mov	r0, r2
 8008f52:	4798      	blx	r3
 8008f54:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f56:	e077      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 fa90 	bl	8009480 <USBD_CtlError>
        err++;
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	3301      	adds	r3, #1
 8008f64:	72fb      	strb	r3, [r7, #11]
      break;
 8008f66:	e06f      	b.n	8009048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f7a:	68db      	ldr	r3, [r3, #12]
 8008f7c:	687a      	ldr	r2, [r7, #4]
 8008f7e:	7c12      	ldrb	r2, [r2, #16]
 8008f80:	f107 0108 	add.w	r1, r7, #8
 8008f84:	4610      	mov	r0, r2
 8008f86:	4798      	blx	r3
 8008f88:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f8a:	e05d      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008f8c:	6839      	ldr	r1, [r7, #0]
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	f000 fa76 	bl	8009480 <USBD_CtlError>
        err++;
 8008f94:	7afb      	ldrb	r3, [r7, #11]
 8008f96:	3301      	adds	r3, #1
 8008f98:	72fb      	strb	r3, [r7, #11]
      break;
 8008f9a:	e055      	b.n	8009048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fa2:	691b      	ldr	r3, [r3, #16]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d00b      	beq.n	8008fc0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fae:	691b      	ldr	r3, [r3, #16]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	7c12      	ldrb	r2, [r2, #16]
 8008fb4:	f107 0108 	add.w	r1, r7, #8
 8008fb8:	4610      	mov	r0, r2
 8008fba:	4798      	blx	r3
 8008fbc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fbe:	e043      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008fc0:	6839      	ldr	r1, [r7, #0]
 8008fc2:	6878      	ldr	r0, [r7, #4]
 8008fc4:	f000 fa5c 	bl	8009480 <USBD_CtlError>
        err++;
 8008fc8:	7afb      	ldrb	r3, [r7, #11]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	72fb      	strb	r3, [r7, #11]
      break;
 8008fce:	e03b      	b.n	8009048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fd6:	695b      	ldr	r3, [r3, #20]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00b      	beq.n	8008ff4 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008fe2:	695b      	ldr	r3, [r3, #20]
 8008fe4:	687a      	ldr	r2, [r7, #4]
 8008fe6:	7c12      	ldrb	r2, [r2, #16]
 8008fe8:	f107 0108 	add.w	r1, r7, #8
 8008fec:	4610      	mov	r0, r2
 8008fee:	4798      	blx	r3
 8008ff0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008ff2:	e029      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8008ff4:	6839      	ldr	r1, [r7, #0]
 8008ff6:	6878      	ldr	r0, [r7, #4]
 8008ff8:	f000 fa42 	bl	8009480 <USBD_CtlError>
        err++;
 8008ffc:	7afb      	ldrb	r3, [r7, #11]
 8008ffe:	3301      	adds	r3, #1
 8009000:	72fb      	strb	r3, [r7, #11]
      break;
 8009002:	e021      	b.n	8009048 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800900a:	699b      	ldr	r3, [r3, #24]
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00b      	beq.n	8009028 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009016:	699b      	ldr	r3, [r3, #24]
 8009018:	687a      	ldr	r2, [r7, #4]
 800901a:	7c12      	ldrb	r2, [r2, #16]
 800901c:	f107 0108 	add.w	r1, r7, #8
 8009020:	4610      	mov	r0, r2
 8009022:	4798      	blx	r3
 8009024:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009026:	e00f      	b.n	8009048 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8009028:	6839      	ldr	r1, [r7, #0]
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f000 fa28 	bl	8009480 <USBD_CtlError>
        err++;
 8009030:	7afb      	ldrb	r3, [r7, #11]
 8009032:	3301      	adds	r3, #1
 8009034:	72fb      	strb	r3, [r7, #11]
      break;
 8009036:	e007      	b.n	8009048 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 8009038:	6839      	ldr	r1, [r7, #0]
 800903a:	6878      	ldr	r0, [r7, #4]
 800903c:	f000 fa20 	bl	8009480 <USBD_CtlError>
      err++;
 8009040:	7afb      	ldrb	r3, [r7, #11]
 8009042:	3301      	adds	r3, #1
 8009044:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 8009046:	bf00      	nop
    }
    break;
 8009048:	e037      	b.n	80090ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	7c1b      	ldrb	r3, [r3, #16]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d109      	bne.n	8009066 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800905a:	f107 0208 	add.w	r2, r7, #8
 800905e:	4610      	mov	r0, r2
 8009060:	4798      	blx	r3
 8009062:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009064:	e029      	b.n	80090ba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 8009066:	6839      	ldr	r1, [r7, #0]
 8009068:	6878      	ldr	r0, [r7, #4]
 800906a:	f000 fa09 	bl	8009480 <USBD_CtlError>
      err++;
 800906e:	7afb      	ldrb	r3, [r7, #11]
 8009070:	3301      	adds	r3, #1
 8009072:	72fb      	strb	r3, [r7, #11]
    break;
 8009074:	e021      	b.n	80090ba <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	7c1b      	ldrb	r3, [r3, #16]
 800907a:	2b00      	cmp	r3, #0
 800907c:	d10d      	bne.n	800909a <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009086:	f107 0208 	add.w	r2, r7, #8
 800908a:	4610      	mov	r0, r2
 800908c:	4798      	blx	r3
 800908e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	3301      	adds	r3, #1
 8009094:	2207      	movs	r2, #7
 8009096:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8009098:	e00f      	b.n	80090ba <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800909a:	6839      	ldr	r1, [r7, #0]
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 f9ef 	bl	8009480 <USBD_CtlError>
      err++;
 80090a2:	7afb      	ldrb	r3, [r7, #11]
 80090a4:	3301      	adds	r3, #1
 80090a6:	72fb      	strb	r3, [r7, #11]
    break;
 80090a8:	e007      	b.n	80090ba <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 80090aa:	6839      	ldr	r1, [r7, #0]
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 f9e7 	bl	8009480 <USBD_CtlError>
    err++;
 80090b2:	7afb      	ldrb	r3, [r7, #11]
 80090b4:	3301      	adds	r3, #1
 80090b6:	72fb      	strb	r3, [r7, #11]
    break;
 80090b8:	bf00      	nop
  }

  if (err != 0U)
 80090ba:	7afb      	ldrb	r3, [r7, #11]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d11e      	bne.n	80090fe <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	88db      	ldrh	r3, [r3, #6]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d016      	beq.n	80090f6 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 80090c8:	893b      	ldrh	r3, [r7, #8]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d00e      	beq.n	80090ec <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	88da      	ldrh	r2, [r3, #6]
 80090d2:	893b      	ldrh	r3, [r7, #8]
 80090d4:	4293      	cmp	r3, r2
 80090d6:	bf28      	it	cs
 80090d8:	4613      	movcs	r3, r2
 80090da:	b29b      	uxth	r3, r3
 80090dc:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 80090de:	893b      	ldrh	r3, [r7, #8]
 80090e0:	461a      	mov	r2, r3
 80090e2:	68f9      	ldr	r1, [r7, #12]
 80090e4:	6878      	ldr	r0, [r7, #4]
 80090e6:	f000 fa3c 	bl	8009562 <USBD_CtlSendData>
 80090ea:	e009      	b.n	8009100 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 80090ec:	6839      	ldr	r1, [r7, #0]
 80090ee:	6878      	ldr	r0, [r7, #4]
 80090f0:	f000 f9c6 	bl	8009480 <USBD_CtlError>
 80090f4:	e004      	b.n	8009100 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 fa8d 	bl	8009616 <USBD_CtlSendStatus>
 80090fc:	e000      	b.n	8009100 <USBD_GetDescriptor+0x2cc>
    return;
 80090fe:	bf00      	nop
    }
  }
}
 8009100:	3710      	adds	r7, #16
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}
 8009106:	bf00      	nop

08009108 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	889b      	ldrh	r3, [r3, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d130      	bne.n	800917c <USBD_SetAddress+0x74>
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	88db      	ldrh	r3, [r3, #6]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d12c      	bne.n	800917c <USBD_SetAddress+0x74>
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	885b      	ldrh	r3, [r3, #2]
 8009126:	2b7f      	cmp	r3, #127	; 0x7f
 8009128:	d828      	bhi.n	800917c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	885b      	ldrh	r3, [r3, #2]
 800912e:	b2db      	uxtb	r3, r3
 8009130:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009134:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800913c:	2b03      	cmp	r3, #3
 800913e:	d104      	bne.n	800914a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009140:	6839      	ldr	r1, [r7, #0]
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	f000 f99c 	bl	8009480 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009148:	e01c      	b.n	8009184 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	7bfa      	ldrb	r2, [r7, #15]
 800914e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009152:	7bfb      	ldrb	r3, [r7, #15]
 8009154:	4619      	mov	r1, r3
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f000 ff0a 	bl	8009f70 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800915c:	6878      	ldr	r0, [r7, #4]
 800915e:	f000 fa5a 	bl	8009616 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d004      	beq.n	8009172 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2202      	movs	r2, #2
 800916c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009170:	e008      	b.n	8009184 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	2201      	movs	r2, #1
 8009176:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800917a:	e003      	b.n	8009184 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f97e 	bl	8009480 <USBD_CtlError>
  }
}
 8009184:	bf00      	nop
 8009186:	3710      	adds	r7, #16
 8009188:	46bd      	mov	sp, r7
 800918a:	bd80      	pop	{r7, pc}

0800918c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800918c:	b580      	push	{r7, lr}
 800918e:	b084      	sub	sp, #16
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
 8009194:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009196:	2300      	movs	r3, #0
 8009198:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	885b      	ldrh	r3, [r3, #2]
 800919e:	b2da      	uxtb	r2, r3
 80091a0:	4b4b      	ldr	r3, [pc, #300]	; (80092d0 <USBD_SetConfig+0x144>)
 80091a2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80091a4:	4b4a      	ldr	r3, [pc, #296]	; (80092d0 <USBD_SetConfig+0x144>)
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	2b01      	cmp	r3, #1
 80091aa:	d905      	bls.n	80091b8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80091ac:	6839      	ldr	r1, [r7, #0]
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	f000 f966 	bl	8009480 <USBD_CtlError>
    return USBD_FAIL;
 80091b4:	2303      	movs	r3, #3
 80091b6:	e087      	b.n	80092c8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d002      	beq.n	80091c8 <USBD_SetConfig+0x3c>
 80091c2:	2b03      	cmp	r3, #3
 80091c4:	d025      	beq.n	8009212 <USBD_SetConfig+0x86>
 80091c6:	e071      	b.n	80092ac <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 80091c8:	4b41      	ldr	r3, [pc, #260]	; (80092d0 <USBD_SetConfig+0x144>)
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d01c      	beq.n	800920a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 80091d0:	4b3f      	ldr	r3, [pc, #252]	; (80092d0 <USBD_SetConfig+0x144>)
 80091d2:	781b      	ldrb	r3, [r3, #0]
 80091d4:	461a      	mov	r2, r3
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 80091da:	4b3d      	ldr	r3, [pc, #244]	; (80092d0 <USBD_SetConfig+0x144>)
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	4619      	mov	r1, r3
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7ff f9a7 	bl	8008534 <USBD_SetClassConfig>
 80091e6:	4603      	mov	r3, r0
 80091e8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d004      	beq.n	80091fa <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 80091f0:	6839      	ldr	r1, [r7, #0]
 80091f2:	6878      	ldr	r0, [r7, #4]
 80091f4:	f000 f944 	bl	8009480 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80091f8:	e065      	b.n	80092c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 80091fa:	6878      	ldr	r0, [r7, #4]
 80091fc:	f000 fa0b 	bl	8009616 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2203      	movs	r2, #3
 8009204:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 8009208:	e05d      	b.n	80092c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800920a:	6878      	ldr	r0, [r7, #4]
 800920c:	f000 fa03 	bl	8009616 <USBD_CtlSendStatus>
    break;
 8009210:	e059      	b.n	80092c6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 8009212:	4b2f      	ldr	r3, [pc, #188]	; (80092d0 <USBD_SetConfig+0x144>)
 8009214:	781b      	ldrb	r3, [r3, #0]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d112      	bne.n	8009240 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2202      	movs	r2, #2
 800921e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 8009222:	4b2b      	ldr	r3, [pc, #172]	; (80092d0 <USBD_SetConfig+0x144>)
 8009224:	781b      	ldrb	r3, [r3, #0]
 8009226:	461a      	mov	r2, r3
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800922c:	4b28      	ldr	r3, [pc, #160]	; (80092d0 <USBD_SetConfig+0x144>)
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	4619      	mov	r1, r3
 8009232:	6878      	ldr	r0, [r7, #4]
 8009234:	f7ff f99a 	bl	800856c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 8009238:	6878      	ldr	r0, [r7, #4]
 800923a:	f000 f9ec 	bl	8009616 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800923e:	e042      	b.n	80092c6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 8009240:	4b23      	ldr	r3, [pc, #140]	; (80092d0 <USBD_SetConfig+0x144>)
 8009242:	781b      	ldrb	r3, [r3, #0]
 8009244:	461a      	mov	r2, r3
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	429a      	cmp	r2, r3
 800924c:	d02a      	beq.n	80092a4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	685b      	ldr	r3, [r3, #4]
 8009252:	b2db      	uxtb	r3, r3
 8009254:	4619      	mov	r1, r3
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff f988 	bl	800856c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800925c:	4b1c      	ldr	r3, [pc, #112]	; (80092d0 <USBD_SetConfig+0x144>)
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	461a      	mov	r2, r3
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 8009266:	4b1a      	ldr	r3, [pc, #104]	; (80092d0 <USBD_SetConfig+0x144>)
 8009268:	781b      	ldrb	r3, [r3, #0]
 800926a:	4619      	mov	r1, r3
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	f7ff f961 	bl	8008534 <USBD_SetClassConfig>
 8009272:	4603      	mov	r3, r0
 8009274:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 8009276:	7bfb      	ldrb	r3, [r7, #15]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d00f      	beq.n	800929c <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800927c:	6839      	ldr	r1, [r7, #0]
 800927e:	6878      	ldr	r0, [r7, #4]
 8009280:	f000 f8fe 	bl	8009480 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	685b      	ldr	r3, [r3, #4]
 8009288:	b2db      	uxtb	r3, r3
 800928a:	4619      	mov	r1, r3
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f7ff f96d 	bl	800856c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2202      	movs	r2, #2
 8009296:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800929a:	e014      	b.n	80092c6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	f000 f9ba 	bl	8009616 <USBD_CtlSendStatus>
    break;
 80092a2:	e010      	b.n	80092c6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 f9b6 	bl	8009616 <USBD_CtlSendStatus>
    break;
 80092aa:	e00c      	b.n	80092c6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 80092ac:	6839      	ldr	r1, [r7, #0]
 80092ae:	6878      	ldr	r0, [r7, #4]
 80092b0:	f000 f8e6 	bl	8009480 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 80092b4:	4b06      	ldr	r3, [pc, #24]	; (80092d0 <USBD_SetConfig+0x144>)
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	4619      	mov	r1, r3
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f7ff f956 	bl	800856c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 80092c0:	2303      	movs	r3, #3
 80092c2:	73fb      	strb	r3, [r7, #15]
    break;
 80092c4:	bf00      	nop
  }

  return ret;
 80092c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}
 80092d0:	200003e4 	.word	0x200003e4

080092d4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092d4:	b580      	push	{r7, lr}
 80092d6:	b082      	sub	sp, #8
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	88db      	ldrh	r3, [r3, #6]
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d004      	beq.n	80092f0 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80092e6:	6839      	ldr	r1, [r7, #0]
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f000 f8c9 	bl	8009480 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 80092ee:	e021      	b.n	8009334 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	db17      	blt.n	800932a <USBD_GetConfig+0x56>
 80092fa:	2b02      	cmp	r3, #2
 80092fc:	dd02      	ble.n	8009304 <USBD_GetConfig+0x30>
 80092fe:	2b03      	cmp	r3, #3
 8009300:	d00b      	beq.n	800931a <USBD_GetConfig+0x46>
 8009302:	e012      	b.n	800932a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	3308      	adds	r3, #8
 800930e:	2201      	movs	r2, #1
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f000 f925 	bl	8009562 <USBD_CtlSendData>
      break;
 8009318:	e00c      	b.n	8009334 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	3304      	adds	r3, #4
 800931e:	2201      	movs	r2, #1
 8009320:	4619      	mov	r1, r3
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f000 f91d 	bl	8009562 <USBD_CtlSendData>
      break;
 8009328:	e004      	b.n	8009334 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 f8a7 	bl	8009480 <USBD_CtlError>
      break;
 8009332:	bf00      	nop
}
 8009334:	bf00      	nop
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b082      	sub	sp, #8
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800934c:	3b01      	subs	r3, #1
 800934e:	2b02      	cmp	r3, #2
 8009350:	d81e      	bhi.n	8009390 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	88db      	ldrh	r3, [r3, #6]
 8009356:	2b02      	cmp	r3, #2
 8009358:	d004      	beq.n	8009364 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800935a:	6839      	ldr	r1, [r7, #0]
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f000 f88f 	bl	8009480 <USBD_CtlError>
      break;
 8009362:	e01a      	b.n	800939a <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	2201      	movs	r2, #1
 8009368:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009370:	2b00      	cmp	r3, #0
 8009372:	d005      	beq.n	8009380 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	f043 0202 	orr.w	r2, r3, #2
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	330c      	adds	r3, #12
 8009384:	2202      	movs	r2, #2
 8009386:	4619      	mov	r1, r3
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f000 f8ea 	bl	8009562 <USBD_CtlSendData>
    break;
 800938e:	e004      	b.n	800939a <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8009390:	6839      	ldr	r1, [r7, #0]
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 f874 	bl	8009480 <USBD_CtlError>
    break;
 8009398:	bf00      	nop
  }
}
 800939a:	bf00      	nop
 800939c:	3708      	adds	r7, #8
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b082      	sub	sp, #8
 80093a6:	af00      	add	r7, sp, #0
 80093a8:	6078      	str	r0, [r7, #4]
 80093aa:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	885b      	ldrh	r3, [r3, #2]
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d106      	bne.n	80093c2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	2201      	movs	r2, #1
 80093b8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 f92a 	bl	8009616 <USBD_CtlSendStatus>
  }
}
 80093c2:	bf00      	nop
 80093c4:	3708      	adds	r7, #8
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bd80      	pop	{r7, pc}

080093ca <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093ca:	b580      	push	{r7, lr}
 80093cc:	b082      	sub	sp, #8
 80093ce:	af00      	add	r7, sp, #0
 80093d0:	6078      	str	r0, [r7, #4]
 80093d2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80093da:	3b01      	subs	r3, #1
 80093dc:	2b02      	cmp	r3, #2
 80093de:	d80b      	bhi.n	80093f8 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	885b      	ldrh	r3, [r3, #2]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	d10c      	bne.n	8009402 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80093f0:	6878      	ldr	r0, [r7, #4]
 80093f2:	f000 f910 	bl	8009616 <USBD_CtlSendStatus>
      }
      break;
 80093f6:	e004      	b.n	8009402 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80093f8:	6839      	ldr	r1, [r7, #0]
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f000 f840 	bl	8009480 <USBD_CtlError>
      break;
 8009400:	e000      	b.n	8009404 <USBD_ClrFeature+0x3a>
      break;
 8009402:	bf00      	nop
  }
}
 8009404:	bf00      	nop
 8009406:	3708      	adds	r7, #8
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	781a      	ldrb	r2, [r3, #0]
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	3301      	adds	r3, #1
 8009426:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	781a      	ldrb	r2, [r3, #0]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	3301      	adds	r3, #1
 8009434:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009436:	68f8      	ldr	r0, [r7, #12]
 8009438:	f7ff fad3 	bl	80089e2 <SWAPBYTE>
 800943c:	4603      	mov	r3, r0
 800943e:	461a      	mov	r2, r3
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	3301      	adds	r3, #1
 8009448:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	3301      	adds	r3, #1
 800944e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f7ff fac6 	bl	80089e2 <SWAPBYTE>
 8009456:	4603      	mov	r3, r0
 8009458:	461a      	mov	r2, r3
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	3301      	adds	r3, #1
 8009462:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	3301      	adds	r3, #1
 8009468:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800946a:	68f8      	ldr	r0, [r7, #12]
 800946c:	f7ff fab9 	bl	80089e2 <SWAPBYTE>
 8009470:	4603      	mov	r3, r0
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	80da      	strh	r2, [r3, #6]
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b082      	sub	sp, #8
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800948a:	2180      	movs	r1, #128	; 0x80
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fd05 	bl	8009e9c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009492:	2100      	movs	r1, #0
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f000 fd01 	bl	8009e9c <USBD_LL_StallEP>
}
 800949a:	bf00      	nop
 800949c:	3708      	adds	r7, #8
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}

080094a2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80094a2:	b580      	push	{r7, lr}
 80094a4:	b086      	sub	sp, #24
 80094a6:	af00      	add	r7, sp, #0
 80094a8:	60f8      	str	r0, [r7, #12]
 80094aa:	60b9      	str	r1, [r7, #8]
 80094ac:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80094ae:	2300      	movs	r3, #0
 80094b0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d036      	beq.n	8009526 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80094bc:	6938      	ldr	r0, [r7, #16]
 80094be:	f000 f836 	bl	800952e <USBD_GetLen>
 80094c2:	4603      	mov	r3, r0
 80094c4:	3301      	adds	r3, #1
 80094c6:	b29b      	uxth	r3, r3
 80094c8:	005b      	lsls	r3, r3, #1
 80094ca:	b29a      	uxth	r2, r3
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80094d0:	7dfb      	ldrb	r3, [r7, #23]
 80094d2:	68ba      	ldr	r2, [r7, #8]
 80094d4:	4413      	add	r3, r2
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	7812      	ldrb	r2, [r2, #0]
 80094da:	701a      	strb	r2, [r3, #0]
  idx++;
 80094dc:	7dfb      	ldrb	r3, [r7, #23]
 80094de:	3301      	adds	r3, #1
 80094e0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80094e2:	7dfb      	ldrb	r3, [r7, #23]
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	4413      	add	r3, r2
 80094e8:	2203      	movs	r2, #3
 80094ea:	701a      	strb	r2, [r3, #0]
  idx++;
 80094ec:	7dfb      	ldrb	r3, [r7, #23]
 80094ee:	3301      	adds	r3, #1
 80094f0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80094f2:	e013      	b.n	800951c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80094f4:	7dfb      	ldrb	r3, [r7, #23]
 80094f6:	68ba      	ldr	r2, [r7, #8]
 80094f8:	4413      	add	r3, r2
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	7812      	ldrb	r2, [r2, #0]
 80094fe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	3301      	adds	r3, #1
 8009504:	613b      	str	r3, [r7, #16]
    idx++;
 8009506:	7dfb      	ldrb	r3, [r7, #23]
 8009508:	3301      	adds	r3, #1
 800950a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800950c:	7dfb      	ldrb	r3, [r7, #23]
 800950e:	68ba      	ldr	r2, [r7, #8]
 8009510:	4413      	add	r3, r2
 8009512:	2200      	movs	r2, #0
 8009514:	701a      	strb	r2, [r3, #0]
    idx++;
 8009516:	7dfb      	ldrb	r3, [r7, #23]
 8009518:	3301      	adds	r3, #1
 800951a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800951c:	693b      	ldr	r3, [r7, #16]
 800951e:	781b      	ldrb	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1e7      	bne.n	80094f4 <USBD_GetString+0x52>
 8009524:	e000      	b.n	8009528 <USBD_GetString+0x86>
    return;
 8009526:	bf00      	nop
  }
}
 8009528:	3718      	adds	r7, #24
 800952a:	46bd      	mov	sp, r7
 800952c:	bd80      	pop	{r7, pc}

0800952e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800952e:	b480      	push	{r7}
 8009530:	b085      	sub	sp, #20
 8009532:	af00      	add	r7, sp, #0
 8009534:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009536:	2300      	movs	r3, #0
 8009538:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800953e:	e005      	b.n	800954c <USBD_GetLen+0x1e>
  {
    len++;
 8009540:	7bfb      	ldrb	r3, [r7, #15]
 8009542:	3301      	adds	r3, #1
 8009544:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	3301      	adds	r3, #1
 800954a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800954c:	68bb      	ldr	r3, [r7, #8]
 800954e:	781b      	ldrb	r3, [r3, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d1f5      	bne.n	8009540 <USBD_GetLen+0x12>
  }

  return len;
 8009554:	7bfb      	ldrb	r3, [r7, #15]
}
 8009556:	4618      	mov	r0, r3
 8009558:	3714      	adds	r7, #20
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr

08009562 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009562:	b580      	push	{r7, lr}
 8009564:	b084      	sub	sp, #16
 8009566:	af00      	add	r7, sp, #0
 8009568:	60f8      	str	r0, [r7, #12]
 800956a:	60b9      	str	r1, [r7, #8]
 800956c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2202      	movs	r2, #2
 8009572:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	687a      	ldr	r2, [r7, #4]
 800957a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	68ba      	ldr	r2, [r7, #8]
 8009586:	2100      	movs	r1, #0
 8009588:	68f8      	ldr	r0, [r7, #12]
 800958a:	f000 fd10 	bl	8009fae <USBD_LL_Transmit>

  return USBD_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3710      	adds	r7, #16
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b084      	sub	sp, #16
 800959c:	af00      	add	r7, sp, #0
 800959e:	60f8      	str	r0, [r7, #12]
 80095a0:	60b9      	str	r1, [r7, #8]
 80095a2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	68ba      	ldr	r2, [r7, #8]
 80095a8:	2100      	movs	r1, #0
 80095aa:	68f8      	ldr	r0, [r7, #12]
 80095ac:	f000 fcff 	bl	8009fae <USBD_LL_Transmit>

  return USBD_OK;
 80095b0:	2300      	movs	r3, #0
}
 80095b2:	4618      	mov	r0, r3
 80095b4:	3710      	adds	r7, #16
 80095b6:	46bd      	mov	sp, r7
 80095b8:	bd80      	pop	{r7, pc}

080095ba <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	b084      	sub	sp, #16
 80095be:	af00      	add	r7, sp, #0
 80095c0:	60f8      	str	r0, [r7, #12]
 80095c2:	60b9      	str	r1, [r7, #8]
 80095c4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2203      	movs	r2, #3
 80095ca:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	687a      	ldr	r2, [r7, #4]
 80095d2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	68ba      	ldr	r2, [r7, #8]
 80095e2:	2100      	movs	r1, #0
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f000 fd03 	bl	8009ff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	3710      	adds	r7, #16
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b084      	sub	sp, #16
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	60f8      	str	r0, [r7, #12]
 80095fc:	60b9      	str	r1, [r7, #8]
 80095fe:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	68ba      	ldr	r2, [r7, #8]
 8009604:	2100      	movs	r1, #0
 8009606:	68f8      	ldr	r0, [r7, #12]
 8009608:	f000 fcf2 	bl	8009ff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800960c:	2300      	movs	r3, #0
}
 800960e:	4618      	mov	r0, r3
 8009610:	3710      	adds	r7, #16
 8009612:	46bd      	mov	sp, r7
 8009614:	bd80      	pop	{r7, pc}

08009616 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b082      	sub	sp, #8
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2204      	movs	r2, #4
 8009622:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009626:	2300      	movs	r3, #0
 8009628:	2200      	movs	r2, #0
 800962a:	2100      	movs	r1, #0
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 fcbe 	bl	8009fae <USBD_LL_Transmit>

  return USBD_OK;
 8009632:	2300      	movs	r3, #0
}
 8009634:	4618      	mov	r0, r3
 8009636:	3708      	adds	r7, #8
 8009638:	46bd      	mov	sp, r7
 800963a:	bd80      	pop	{r7, pc}

0800963c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b082      	sub	sp, #8
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2205      	movs	r2, #5
 8009648:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800964c:	2300      	movs	r3, #0
 800964e:	2200      	movs	r2, #0
 8009650:	2100      	movs	r1, #0
 8009652:	6878      	ldr	r0, [r7, #4]
 8009654:	f000 fccc 	bl	8009ff0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009668:	2200      	movs	r2, #0
 800966a:	4912      	ldr	r1, [pc, #72]	; (80096b4 <MX_USB_DEVICE_Init+0x50>)
 800966c:	4812      	ldr	r0, [pc, #72]	; (80096b8 <MX_USB_DEVICE_Init+0x54>)
 800966e:	f7fe fef3 	bl	8008458 <USBD_Init>
 8009672:	4603      	mov	r3, r0
 8009674:	2b00      	cmp	r3, #0
 8009676:	d001      	beq.n	800967c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009678:	f7f8 fbe6 	bl	8001e48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800967c:	490f      	ldr	r1, [pc, #60]	; (80096bc <MX_USB_DEVICE_Init+0x58>)
 800967e:	480e      	ldr	r0, [pc, #56]	; (80096b8 <MX_USB_DEVICE_Init+0x54>)
 8009680:	f7fe ff20 	bl	80084c4 <USBD_RegisterClass>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800968a:	f7f8 fbdd 	bl	8001e48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800968e:	490c      	ldr	r1, [pc, #48]	; (80096c0 <MX_USB_DEVICE_Init+0x5c>)
 8009690:	4809      	ldr	r0, [pc, #36]	; (80096b8 <MX_USB_DEVICE_Init+0x54>)
 8009692:	f7fe fe45 	bl	8008320 <USBD_CDC_RegisterInterface>
 8009696:	4603      	mov	r3, r0
 8009698:	2b00      	cmp	r3, #0
 800969a:	d001      	beq.n	80096a0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800969c:	f7f8 fbd4 	bl	8001e48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80096a0:	4805      	ldr	r0, [pc, #20]	; (80096b8 <MX_USB_DEVICE_Init+0x54>)
 80096a2:	f7fe ff30 	bl	8008506 <USBD_Start>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80096ac:	f7f8 fbcc 	bl	8001e48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80096b0:	bf00      	nop
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	20000198 	.word	0x20000198
 80096b8:	20000708 	.word	0x20000708
 80096bc:	20000078 	.word	0x20000078
 80096c0:	2000017c 	.word	0x2000017c

080096c4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80096c4:	b580      	push	{r7, lr}
 80096c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80096c8:	2200      	movs	r2, #0
 80096ca:	4905      	ldr	r1, [pc, #20]	; (80096e0 <CDC_Init_FS+0x1c>)
 80096cc:	4805      	ldr	r0, [pc, #20]	; (80096e4 <CDC_Init_FS+0x20>)
 80096ce:	f7fe fe3c 	bl	800834a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80096d2:	4905      	ldr	r1, [pc, #20]	; (80096e8 <CDC_Init_FS+0x24>)
 80096d4:	4803      	ldr	r0, [pc, #12]	; (80096e4 <CDC_Init_FS+0x20>)
 80096d6:	f7fe fe51 	bl	800837c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80096da:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80096dc:	4618      	mov	r0, r3
 80096de:	bd80      	pop	{r7, pc}
 80096e0:	20000a3c 	.word	0x20000a3c
 80096e4:	20000708 	.word	0x20000708
 80096e8:	200009d8 	.word	0x200009d8

080096ec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80096ec:	b480      	push	{r7}
 80096ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80096f0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80096f2:	4618      	mov	r0, r3
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr

080096fc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b083      	sub	sp, #12
 8009700:	af00      	add	r7, sp, #0
 8009702:	4603      	mov	r3, r0
 8009704:	6039      	str	r1, [r7, #0]
 8009706:	71fb      	strb	r3, [r7, #7]
 8009708:	4613      	mov	r3, r2
 800970a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	static uint8_t lineCoding[7] = { 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 115200bps, 1stop, no parity, 8bit

  switch(cmd)
 800970c:	79fb      	ldrb	r3, [r7, #7]
 800970e:	2b23      	cmp	r3, #35	; 0x23
 8009710:	d85c      	bhi.n	80097cc <CDC_Control_FS+0xd0>
 8009712:	a201      	add	r2, pc, #4	; (adr r2, 8009718 <CDC_Control_FS+0x1c>)
 8009714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009718:	080097cd 	.word	0x080097cd
 800971c:	080097cd 	.word	0x080097cd
 8009720:	080097cd 	.word	0x080097cd
 8009724:	080097cd 	.word	0x080097cd
 8009728:	080097cd 	.word	0x080097cd
 800972c:	080097cd 	.word	0x080097cd
 8009730:	080097cd 	.word	0x080097cd
 8009734:	080097cd 	.word	0x080097cd
 8009738:	080097cd 	.word	0x080097cd
 800973c:	080097cd 	.word	0x080097cd
 8009740:	080097cd 	.word	0x080097cd
 8009744:	080097cd 	.word	0x080097cd
 8009748:	080097cd 	.word	0x080097cd
 800974c:	080097cd 	.word	0x080097cd
 8009750:	080097cd 	.word	0x080097cd
 8009754:	080097cd 	.word	0x080097cd
 8009758:	080097cd 	.word	0x080097cd
 800975c:	080097cd 	.word	0x080097cd
 8009760:	080097cd 	.word	0x080097cd
 8009764:	080097cd 	.word	0x080097cd
 8009768:	080097cd 	.word	0x080097cd
 800976c:	080097cd 	.word	0x080097cd
 8009770:	080097cd 	.word	0x080097cd
 8009774:	080097cd 	.word	0x080097cd
 8009778:	080097cd 	.word	0x080097cd
 800977c:	080097cd 	.word	0x080097cd
 8009780:	080097cd 	.word	0x080097cd
 8009784:	080097cd 	.word	0x080097cd
 8009788:	080097cd 	.word	0x080097cd
 800978c:	080097cd 	.word	0x080097cd
 8009790:	080097cd 	.word	0x080097cd
 8009794:	080097cd 	.word	0x080097cd
 8009798:	080097a9 	.word	0x080097a9
 800979c:	080097bb 	.word	0x080097bb
 80097a0:	080097cd 	.word	0x080097cd
 80097a4:	080097cd 	.word	0x080097cd
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	memcpy(lineCoding, pbuf, sizeof(lineCoding));
 80097a8:	4b0c      	ldr	r3, [pc, #48]	; (80097dc <CDC_Control_FS+0xe0>)
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	6810      	ldr	r0, [r2, #0]
 80097ae:	6018      	str	r0, [r3, #0]
 80097b0:	8891      	ldrh	r1, [r2, #4]
 80097b2:	7992      	ldrb	r2, [r2, #6]
 80097b4:	8099      	strh	r1, [r3, #4]
 80097b6:	719a      	strb	r2, [r3, #6]
    break;
 80097b8:	e009      	b.n	80097ce <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
    	memcpy(pbuf, lineCoding, sizeof(lineCoding));
 80097ba:	683b      	ldr	r3, [r7, #0]
 80097bc:	4a07      	ldr	r2, [pc, #28]	; (80097dc <CDC_Control_FS+0xe0>)
 80097be:	6810      	ldr	r0, [r2, #0]
 80097c0:	6018      	str	r0, [r3, #0]
 80097c2:	8891      	ldrh	r1, [r2, #4]
 80097c4:	7992      	ldrb	r2, [r2, #6]
 80097c6:	8099      	strh	r1, [r3, #4]
 80097c8:	719a      	strb	r2, [r3, #6]
    break;
 80097ca:	e000      	b.n	80097ce <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80097cc:	bf00      	nop
  }

  return (USBD_OK);
 80097ce:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr
 80097dc:	20000190 	.word	0x20000190

080097e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80097ea:	6879      	ldr	r1, [r7, #4]
 80097ec:	4811      	ldr	r0, [pc, #68]	; (8009834 <CDC_Receive_FS+0x54>)
 80097ee:	f7fe fdc5 	bl	800837c <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80097f2:	4810      	ldr	r0, [pc, #64]	; (8009834 <CDC_Receive_FS+0x54>)
 80097f4:	f7fe fe06 	bl	8008404 <USBD_CDC_ReceivePacket>
	  extern uint8_t ReceivedData[100]; // Tablica przechowujaca odebrane dane
	  extern uint8_t ReceivedDataFlag; // Flaga informujaca o odebraniu danych

	  // Wyczyszczenie tablicy odebranych danych
	  uint8_t iter;
	  for(iter = 0; iter<100; ++iter){
 80097f8:	2300      	movs	r3, #0
 80097fa:	73fb      	strb	r3, [r7, #15]
 80097fc:	e006      	b.n	800980c <CDC_Receive_FS+0x2c>
		  ReceivedData[iter] = 0;
 80097fe:	7bfb      	ldrb	r3, [r7, #15]
 8009800:	4a0d      	ldr	r2, [pc, #52]	; (8009838 <CDC_Receive_FS+0x58>)
 8009802:	2100      	movs	r1, #0
 8009804:	54d1      	strb	r1, [r2, r3]
	  for(iter = 0; iter<100; ++iter){
 8009806:	7bfb      	ldrb	r3, [r7, #15]
 8009808:	3301      	adds	r3, #1
 800980a:	73fb      	strb	r3, [r7, #15]
 800980c:	7bfb      	ldrb	r3, [r7, #15]
 800980e:	2b63      	cmp	r3, #99	; 0x63
 8009810:	d9f5      	bls.n	80097fe <CDC_Receive_FS+0x1e>
	  }

	  strlcpy(ReceivedData, Buf, (*Len) + 1); // Przekopiowanie danych do naszej tablicy
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	3301      	adds	r3, #1
 8009818:	461a      	mov	r2, r3
 800981a:	6879      	ldr	r1, [r7, #4]
 800981c:	4806      	ldr	r0, [pc, #24]	; (8009838 <CDC_Receive_FS+0x58>)
 800981e:	f001 fc90 	bl	800b142 <strlcpy>
	  ReceivedDataFlag = 1; // Ustawienie flagi odebrania danych
 8009822:	4b06      	ldr	r3, [pc, #24]	; (800983c <CDC_Receive_FS+0x5c>)
 8009824:	2201      	movs	r2, #1
 8009826:	701a      	strb	r2, [r3, #0]

	  return (USBD_OK);
 8009828:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800982a:	4618      	mov	r0, r3
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	20000708 	.word	0x20000708
 8009838:	20000578 	.word	0x20000578
 800983c:	200003dc 	.word	0x200003dc

08009840 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	460b      	mov	r3, r1
 800984a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800984c:	2300      	movs	r3, #0
 800984e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009850:	4b0d      	ldr	r3, [pc, #52]	; (8009888 <CDC_Transmit_FS+0x48>)
 8009852:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009856:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8009862:	2301      	movs	r3, #1
 8009864:	e00b      	b.n	800987e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009866:	887b      	ldrh	r3, [r7, #2]
 8009868:	461a      	mov	r2, r3
 800986a:	6879      	ldr	r1, [r7, #4]
 800986c:	4806      	ldr	r0, [pc, #24]	; (8009888 <CDC_Transmit_FS+0x48>)
 800986e:	f7fe fd6c 	bl	800834a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009872:	4805      	ldr	r0, [pc, #20]	; (8009888 <CDC_Transmit_FS+0x48>)
 8009874:	f7fe fd96 	bl	80083a4 <USBD_CDC_TransmitPacket>
 8009878:	4603      	mov	r3, r0
 800987a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800987c:	7bfb      	ldrb	r3, [r7, #15]
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	20000708 	.word	0x20000708

0800988c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800988c:	b480      	push	{r7}
 800988e:	b087      	sub	sp, #28
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	60b9      	str	r1, [r7, #8]
 8009896:	4613      	mov	r3, r2
 8009898:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800989a:	2300      	movs	r3, #0
 800989c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800989e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80098a2:	4618      	mov	r0, r3
 80098a4:	371c      	adds	r7, #28
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr
	...

080098b0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098b0:	b480      	push	{r7}
 80098b2:	b083      	sub	sp, #12
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	4603      	mov	r3, r0
 80098b8:	6039      	str	r1, [r7, #0]
 80098ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	2212      	movs	r2, #18
 80098c0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80098c2:	4b03      	ldr	r3, [pc, #12]	; (80098d0 <USBD_FS_DeviceDescriptor+0x20>)
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	370c      	adds	r7, #12
 80098c8:	46bd      	mov	sp, r7
 80098ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ce:	4770      	bx	lr
 80098d0:	200001b4 	.word	0x200001b4

080098d4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b083      	sub	sp, #12
 80098d8:	af00      	add	r7, sp, #0
 80098da:	4603      	mov	r3, r0
 80098dc:	6039      	str	r1, [r7, #0]
 80098de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	2204      	movs	r2, #4
 80098e4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80098e6:	4b03      	ldr	r3, [pc, #12]	; (80098f4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80098e8:	4618      	mov	r0, r3
 80098ea:	370c      	adds	r7, #12
 80098ec:	46bd      	mov	sp, r7
 80098ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f2:	4770      	bx	lr
 80098f4:	200001c8 	.word	0x200001c8

080098f8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	4603      	mov	r3, r0
 8009900:	6039      	str	r1, [r7, #0]
 8009902:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009904:	79fb      	ldrb	r3, [r7, #7]
 8009906:	2b00      	cmp	r3, #0
 8009908:	d105      	bne.n	8009916 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800990a:	683a      	ldr	r2, [r7, #0]
 800990c:	4907      	ldr	r1, [pc, #28]	; (800992c <USBD_FS_ProductStrDescriptor+0x34>)
 800990e:	4808      	ldr	r0, [pc, #32]	; (8009930 <USBD_FS_ProductStrDescriptor+0x38>)
 8009910:	f7ff fdc7 	bl	80094a2 <USBD_GetString>
 8009914:	e004      	b.n	8009920 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009916:	683a      	ldr	r2, [r7, #0]
 8009918:	4904      	ldr	r1, [pc, #16]	; (800992c <USBD_FS_ProductStrDescriptor+0x34>)
 800991a:	4805      	ldr	r0, [pc, #20]	; (8009930 <USBD_FS_ProductStrDescriptor+0x38>)
 800991c:	f7ff fdc1 	bl	80094a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009920:	4b02      	ldr	r3, [pc, #8]	; (800992c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009922:	4618      	mov	r0, r3
 8009924:	3708      	adds	r7, #8
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20000aa0 	.word	0x20000aa0
 8009930:	08011af0 	.word	0x08011af0

08009934 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b082      	sub	sp, #8
 8009938:	af00      	add	r7, sp, #0
 800993a:	4603      	mov	r3, r0
 800993c:	6039      	str	r1, [r7, #0]
 800993e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009940:	683a      	ldr	r2, [r7, #0]
 8009942:	4904      	ldr	r1, [pc, #16]	; (8009954 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009944:	4804      	ldr	r0, [pc, #16]	; (8009958 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009946:	f7ff fdac 	bl	80094a2 <USBD_GetString>
  return USBD_StrDesc;
 800994a:	4b02      	ldr	r3, [pc, #8]	; (8009954 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800994c:	4618      	mov	r0, r3
 800994e:	3708      	adds	r7, #8
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}
 8009954:	20000aa0 	.word	0x20000aa0
 8009958:	08011b08 	.word	0x08011b08

0800995c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	4603      	mov	r3, r0
 8009964:	6039      	str	r1, [r7, #0]
 8009966:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	221a      	movs	r2, #26
 800996c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800996e:	f000 f843 	bl	80099f8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009972:	4b02      	ldr	r3, [pc, #8]	; (800997c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009974:	4618      	mov	r0, r3
 8009976:	3708      	adds	r7, #8
 8009978:	46bd      	mov	sp, r7
 800997a:	bd80      	pop	{r7, pc}
 800997c:	200001cc 	.word	0x200001cc

08009980 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
 8009986:	4603      	mov	r3, r0
 8009988:	6039      	str	r1, [r7, #0]
 800998a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800998c:	79fb      	ldrb	r3, [r7, #7]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d105      	bne.n	800999e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009992:	683a      	ldr	r2, [r7, #0]
 8009994:	4907      	ldr	r1, [pc, #28]	; (80099b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009996:	4808      	ldr	r0, [pc, #32]	; (80099b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009998:	f7ff fd83 	bl	80094a2 <USBD_GetString>
 800999c:	e004      	b.n	80099a8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800999e:	683a      	ldr	r2, [r7, #0]
 80099a0:	4904      	ldr	r1, [pc, #16]	; (80099b4 <USBD_FS_ConfigStrDescriptor+0x34>)
 80099a2:	4805      	ldr	r0, [pc, #20]	; (80099b8 <USBD_FS_ConfigStrDescriptor+0x38>)
 80099a4:	f7ff fd7d 	bl	80094a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099a8:	4b02      	ldr	r3, [pc, #8]	; (80099b4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3708      	adds	r7, #8
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}
 80099b2:	bf00      	nop
 80099b4:	20000aa0 	.word	0x20000aa0
 80099b8:	08011b1c 	.word	0x08011b1c

080099bc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	4603      	mov	r3, r0
 80099c4:	6039      	str	r1, [r7, #0]
 80099c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80099c8:	79fb      	ldrb	r3, [r7, #7]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d105      	bne.n	80099da <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099ce:	683a      	ldr	r2, [r7, #0]
 80099d0:	4907      	ldr	r1, [pc, #28]	; (80099f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099d2:	4808      	ldr	r0, [pc, #32]	; (80099f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099d4:	f7ff fd65 	bl	80094a2 <USBD_GetString>
 80099d8:	e004      	b.n	80099e4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80099da:	683a      	ldr	r2, [r7, #0]
 80099dc:	4904      	ldr	r1, [pc, #16]	; (80099f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80099de:	4805      	ldr	r0, [pc, #20]	; (80099f4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80099e0:	f7ff fd5f 	bl	80094a2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80099e4:	4b02      	ldr	r3, [pc, #8]	; (80099f0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80099e6:	4618      	mov	r0, r3
 80099e8:	3708      	adds	r7, #8
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
 80099ee:	bf00      	nop
 80099f0:	20000aa0 	.word	0x20000aa0
 80099f4:	08011b28 	.word	0x08011b28

080099f8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b084      	sub	sp, #16
 80099fc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80099fe:	4b0f      	ldr	r3, [pc, #60]	; (8009a3c <Get_SerialNum+0x44>)
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009a04:	4b0e      	ldr	r3, [pc, #56]	; (8009a40 <Get_SerialNum+0x48>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009a0a:	4b0e      	ldr	r3, [pc, #56]	; (8009a44 <Get_SerialNum+0x4c>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	4413      	add	r3, r2
 8009a16:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d009      	beq.n	8009a32 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009a1e:	2208      	movs	r2, #8
 8009a20:	4909      	ldr	r1, [pc, #36]	; (8009a48 <Get_SerialNum+0x50>)
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 f814 	bl	8009a50 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009a28:	2204      	movs	r2, #4
 8009a2a:	4908      	ldr	r1, [pc, #32]	; (8009a4c <Get_SerialNum+0x54>)
 8009a2c:	68b8      	ldr	r0, [r7, #8]
 8009a2e:	f000 f80f 	bl	8009a50 <IntToUnicode>
  }
}
 8009a32:	bf00      	nop
 8009a34:	3710      	adds	r7, #16
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bd80      	pop	{r7, pc}
 8009a3a:	bf00      	nop
 8009a3c:	1fff7a10 	.word	0x1fff7a10
 8009a40:	1fff7a14 	.word	0x1fff7a14
 8009a44:	1fff7a18 	.word	0x1fff7a18
 8009a48:	200001ce 	.word	0x200001ce
 8009a4c:	200001de 	.word	0x200001de

08009a50 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009a50:	b480      	push	{r7}
 8009a52:	b087      	sub	sp, #28
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	60b9      	str	r1, [r7, #8]
 8009a5a:	4613      	mov	r3, r2
 8009a5c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009a62:	2300      	movs	r3, #0
 8009a64:	75fb      	strb	r3, [r7, #23]
 8009a66:	e027      	b.n	8009ab8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	0f1b      	lsrs	r3, r3, #28
 8009a6c:	2b09      	cmp	r3, #9
 8009a6e:	d80b      	bhi.n	8009a88 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	0f1b      	lsrs	r3, r3, #28
 8009a74:	b2da      	uxtb	r2, r3
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
 8009a78:	005b      	lsls	r3, r3, #1
 8009a7a:	4619      	mov	r1, r3
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	440b      	add	r3, r1
 8009a80:	3230      	adds	r2, #48	; 0x30
 8009a82:	b2d2      	uxtb	r2, r2
 8009a84:	701a      	strb	r2, [r3, #0]
 8009a86:	e00a      	b.n	8009a9e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	0f1b      	lsrs	r3, r3, #28
 8009a8c:	b2da      	uxtb	r2, r3
 8009a8e:	7dfb      	ldrb	r3, [r7, #23]
 8009a90:	005b      	lsls	r3, r3, #1
 8009a92:	4619      	mov	r1, r3
 8009a94:	68bb      	ldr	r3, [r7, #8]
 8009a96:	440b      	add	r3, r1
 8009a98:	3237      	adds	r2, #55	; 0x37
 8009a9a:	b2d2      	uxtb	r2, r2
 8009a9c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	011b      	lsls	r3, r3, #4
 8009aa2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009aa4:	7dfb      	ldrb	r3, [r7, #23]
 8009aa6:	005b      	lsls	r3, r3, #1
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	68ba      	ldr	r2, [r7, #8]
 8009aac:	4413      	add	r3, r2
 8009aae:	2200      	movs	r2, #0
 8009ab0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009ab2:	7dfb      	ldrb	r3, [r7, #23]
 8009ab4:	3301      	adds	r3, #1
 8009ab6:	75fb      	strb	r3, [r7, #23]
 8009ab8:	7dfa      	ldrb	r2, [r7, #23]
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	429a      	cmp	r2, r3
 8009abe:	d3d3      	bcc.n	8009a68 <IntToUnicode+0x18>
  }
}
 8009ac0:	bf00      	nop
 8009ac2:	371c      	adds	r7, #28
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aca:	4770      	bx	lr

08009acc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b08a      	sub	sp, #40	; 0x28
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ad4:	f107 0314 	add.w	r3, r7, #20
 8009ad8:	2200      	movs	r2, #0
 8009ada:	601a      	str	r2, [r3, #0]
 8009adc:	605a      	str	r2, [r3, #4]
 8009ade:	609a      	str	r2, [r3, #8]
 8009ae0:	60da      	str	r2, [r3, #12]
 8009ae2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009aec:	d13a      	bne.n	8009b64 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009aee:	2300      	movs	r3, #0
 8009af0:	613b      	str	r3, [r7, #16]
 8009af2:	4b1e      	ldr	r3, [pc, #120]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af6:	4a1d      	ldr	r2, [pc, #116]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009af8:	f043 0301 	orr.w	r3, r3, #1
 8009afc:	6313      	str	r3, [r2, #48]	; 0x30
 8009afe:	4b1b      	ldr	r3, [pc, #108]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	613b      	str	r3, [r7, #16]
 8009b08:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b0a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b10:	2302      	movs	r3, #2
 8009b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b14:	2300      	movs	r3, #0
 8009b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009b18:	2303      	movs	r3, #3
 8009b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8009b1c:	230a      	movs	r3, #10
 8009b1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b20:	f107 0314 	add.w	r3, r7, #20
 8009b24:	4619      	mov	r1, r3
 8009b26:	4812      	ldr	r0, [pc, #72]	; (8009b70 <HAL_PCD_MspInit+0xa4>)
 8009b28:	f7f9 ffee 	bl	8003b08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009b2c:	4b0f      	ldr	r3, [pc, #60]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b30:	4a0e      	ldr	r2, [pc, #56]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b36:	6353      	str	r3, [r2, #52]	; 0x34
 8009b38:	2300      	movs	r3, #0
 8009b3a:	60fb      	str	r3, [r7, #12]
 8009b3c:	4b0b      	ldr	r3, [pc, #44]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b40:	4a0a      	ldr	r2, [pc, #40]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b42:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009b46:	6453      	str	r3, [r2, #68]	; 0x44
 8009b48:	4b08      	ldr	r3, [pc, #32]	; (8009b6c <HAL_PCD_MspInit+0xa0>)
 8009b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009b50:	60fb      	str	r3, [r7, #12]
 8009b52:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009b54:	2200      	movs	r2, #0
 8009b56:	2100      	movs	r1, #0
 8009b58:	2043      	movs	r0, #67	; 0x43
 8009b5a:	f7f9 fc30 	bl	80033be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009b5e:	2043      	movs	r0, #67	; 0x43
 8009b60:	f7f9 fc49 	bl	80033f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009b64:	bf00      	nop
 8009b66:	3728      	adds	r7, #40	; 0x28
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}
 8009b6c:	40023800 	.word	0x40023800
 8009b70:	40020000 	.word	0x40020000

08009b74 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
 8009b7a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b88:	4619      	mov	r1, r3
 8009b8a:	4610      	mov	r0, r2
 8009b8c:	f7fe fd06 	bl	800859c <USBD_LL_SetupStage>
}
 8009b90:	bf00      	nop
 8009b92:	3708      	adds	r7, #8
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009baa:	78fa      	ldrb	r2, [r7, #3]
 8009bac:	6879      	ldr	r1, [r7, #4]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	00db      	lsls	r3, r3, #3
 8009bb2:	1a9b      	subs	r3, r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	440b      	add	r3, r1
 8009bb8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009bbc:	681a      	ldr	r2, [r3, #0]
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	f7fe fd3e 	bl	8008642 <USBD_LL_DataOutStage>
}
 8009bc6:	bf00      	nop
 8009bc8:	3708      	adds	r7, #8
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b082      	sub	sp, #8
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	6078      	str	r0, [r7, #4]
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009be0:	78fa      	ldrb	r2, [r7, #3]
 8009be2:	6879      	ldr	r1, [r7, #4]
 8009be4:	4613      	mov	r3, r2
 8009be6:	00db      	lsls	r3, r3, #3
 8009be8:	1a9b      	subs	r3, r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	440b      	add	r3, r1
 8009bee:	3348      	adds	r3, #72	; 0x48
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	78fb      	ldrb	r3, [r7, #3]
 8009bf4:	4619      	mov	r1, r3
 8009bf6:	f7fe fd87 	bl	8008708 <USBD_LL_DataInStage>
}
 8009bfa:	bf00      	nop
 8009bfc:	3708      	adds	r7, #8
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	bd80      	pop	{r7, pc}

08009c02 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c02:	b580      	push	{r7, lr}
 8009c04:	b082      	sub	sp, #8
 8009c06:	af00      	add	r7, sp, #0
 8009c08:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c10:	4618      	mov	r0, r3
 8009c12:	f7fe fe8b 	bl	800892c <USBD_LL_SOF>
}
 8009c16:	bf00      	nop
 8009c18:	3708      	adds	r7, #8
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	bd80      	pop	{r7, pc}

08009c1e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8009c1e:	b580      	push	{r7, lr}
 8009c20:	b084      	sub	sp, #16
 8009c22:	af00      	add	r7, sp, #0
 8009c24:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009c26:	2301      	movs	r3, #1
 8009c28:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	2b02      	cmp	r3, #2
 8009c30:	d001      	beq.n	8009c36 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8009c32:	f7f8 f909 	bl	8001e48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c3c:	7bfa      	ldrb	r2, [r7, #15]
 8009c3e:	4611      	mov	r1, r2
 8009c40:	4618      	mov	r0, r3
 8009c42:	f7fe fe38 	bl	80088b6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	f7fe fdf1 	bl	8008834 <USBD_LL_Reset>
}
 8009c52:	bf00      	nop
 8009c54:	3710      	adds	r7, #16
 8009c56:	46bd      	mov	sp, r7
 8009c58:	bd80      	pop	{r7, pc}
	...

08009c5c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009c6a:	4618      	mov	r0, r3
 8009c6c:	f7fe fe33 	bl	80088d6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	687a      	ldr	r2, [r7, #4]
 8009c7c:	6812      	ldr	r2, [r2, #0]
 8009c7e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009c82:	f043 0301 	orr.w	r3, r3, #1
 8009c86:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	6a1b      	ldr	r3, [r3, #32]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d005      	beq.n	8009c9c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009c90:	4b04      	ldr	r3, [pc, #16]	; (8009ca4 <HAL_PCD_SuspendCallback+0x48>)
 8009c92:	691b      	ldr	r3, [r3, #16]
 8009c94:	4a03      	ldr	r2, [pc, #12]	; (8009ca4 <HAL_PCD_SuspendCallback+0x48>)
 8009c96:	f043 0306 	orr.w	r3, r3, #6
 8009c9a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009c9c:	bf00      	nop
 8009c9e:	3708      	adds	r7, #8
 8009ca0:	46bd      	mov	sp, r7
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	e000ed00 	.word	0xe000ed00

08009ca8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ca8:	b580      	push	{r7, lr}
 8009caa:	b082      	sub	sp, #8
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7fe fe22 	bl	8008900 <USBD_LL_Resume>
}
 8009cbc:	bf00      	nop
 8009cbe:	3708      	adds	r7, #8
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	460b      	mov	r3, r1
 8009cce:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cd6:	78fa      	ldrb	r2, [r7, #3]
 8009cd8:	4611      	mov	r1, r2
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f7fe fe4d 	bl	800897a <USBD_LL_IsoOUTIncomplete>
}
 8009ce0:	bf00      	nop
 8009ce2:	3708      	adds	r7, #8
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b082      	sub	sp, #8
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	6078      	str	r0, [r7, #4]
 8009cf0:	460b      	mov	r3, r1
 8009cf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009cfa:	78fa      	ldrb	r2, [r7, #3]
 8009cfc:	4611      	mov	r1, r2
 8009cfe:	4618      	mov	r0, r3
 8009d00:	f7fe fe2e 	bl	8008960 <USBD_LL_IsoINIncomplete>
}
 8009d04:	bf00      	nop
 8009d06:	3708      	adds	r7, #8
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f7fe fe3a 	bl	8008994 <USBD_LL_DevConnected>
}
 8009d20:	bf00      	nop
 8009d22:	3708      	adds	r7, #8
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009d28:	b580      	push	{r7, lr}
 8009d2a:	b082      	sub	sp, #8
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009d36:	4618      	mov	r0, r3
 8009d38:	f7fe fe37 	bl	80089aa <USBD_LL_DevDisconnected>
}
 8009d3c:	bf00      	nop
 8009d3e:	3708      	adds	r7, #8
 8009d40:	46bd      	mov	sp, r7
 8009d42:	bd80      	pop	{r7, pc}

08009d44 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b082      	sub	sp, #8
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d13c      	bne.n	8009dce <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009d54:	4a20      	ldr	r2, [pc, #128]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	4a1e      	ldr	r2, [pc, #120]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d60:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009d64:	4b1c      	ldr	r3, [pc, #112]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d66:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009d6a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8009d6c:	4b1a      	ldr	r3, [pc, #104]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d6e:	2204      	movs	r2, #4
 8009d70:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009d72:	4b19      	ldr	r3, [pc, #100]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d74:	2202      	movs	r2, #2
 8009d76:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009d78:	4b17      	ldr	r3, [pc, #92]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009d7e:	4b16      	ldr	r3, [pc, #88]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d80:	2202      	movs	r2, #2
 8009d82:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009d84:	4b14      	ldr	r3, [pc, #80]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d86:	2200      	movs	r2, #0
 8009d88:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009d8a:	4b13      	ldr	r3, [pc, #76]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009d90:	4b11      	ldr	r3, [pc, #68]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009d96:	4b10      	ldr	r3, [pc, #64]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009d9c:	4b0e      	ldr	r3, [pc, #56]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009d9e:	2200      	movs	r2, #0
 8009da0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009da2:	480d      	ldr	r0, [pc, #52]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009da4:	f7fa f84b 	bl	8003e3e <HAL_PCD_Init>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d001      	beq.n	8009db2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8009dae:	f7f8 f84b 	bl	8001e48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009db2:	2180      	movs	r1, #128	; 0x80
 8009db4:	4808      	ldr	r0, [pc, #32]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009db6:	f7fb f9a8 	bl	800510a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009dba:	2240      	movs	r2, #64	; 0x40
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	4806      	ldr	r0, [pc, #24]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009dc0:	f7fb f95c 	bl	800507c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009dc4:	2280      	movs	r2, #128	; 0x80
 8009dc6:	2101      	movs	r1, #1
 8009dc8:	4803      	ldr	r0, [pc, #12]	; (8009dd8 <USBD_LL_Init+0x94>)
 8009dca:	f7fb f957 	bl	800507c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009dce:	2300      	movs	r3, #0
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	3708      	adds	r7, #8
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}
 8009dd8:	20000ca0 	.word	0x20000ca0

08009ddc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009de4:	2300      	movs	r3, #0
 8009de6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009de8:	2300      	movs	r3, #0
 8009dea:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009df2:	4618      	mov	r0, r3
 8009df4:	f7fa f940 	bl	8004078 <HAL_PCD_Start>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 8009dfc:	7bfb      	ldrb	r3, [r7, #15]
 8009dfe:	4618      	mov	r0, r3
 8009e00:	f000 f92a 	bl	800a058 <USBD_Get_USB_Status>
 8009e04:	4603      	mov	r3, r0
 8009e06:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009e08:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}

08009e12 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009e12:	b580      	push	{r7, lr}
 8009e14:	b084      	sub	sp, #16
 8009e16:	af00      	add	r7, sp, #0
 8009e18:	6078      	str	r0, [r7, #4]
 8009e1a:	4608      	mov	r0, r1
 8009e1c:	4611      	mov	r1, r2
 8009e1e:	461a      	mov	r2, r3
 8009e20:	4603      	mov	r3, r0
 8009e22:	70fb      	strb	r3, [r7, #3]
 8009e24:	460b      	mov	r3, r1
 8009e26:	70bb      	strb	r3, [r7, #2]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e2c:	2300      	movs	r3, #0
 8009e2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e30:	2300      	movs	r3, #0
 8009e32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009e3a:	78bb      	ldrb	r3, [r7, #2]
 8009e3c:	883a      	ldrh	r2, [r7, #0]
 8009e3e:	78f9      	ldrb	r1, [r7, #3]
 8009e40:	f7fa fd24 	bl	800488c <HAL_PCD_EP_Open>
 8009e44:	4603      	mov	r3, r0
 8009e46:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e48:	7bfb      	ldrb	r3, [r7, #15]
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f000 f904 	bl	800a058 <USBD_Get_USB_Status>
 8009e50:	4603      	mov	r3, r0
 8009e52:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8009e54:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3710      	adds	r7, #16
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b084      	sub	sp, #16
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	460b      	mov	r3, r1
 8009e68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e6e:	2300      	movs	r3, #0
 8009e70:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009e78:	78fa      	ldrb	r2, [r7, #3]
 8009e7a:	4611      	mov	r1, r2
 8009e7c:	4618      	mov	r0, r3
 8009e7e:	f7fa fd6d 	bl	800495c <HAL_PCD_EP_Close>
 8009e82:	4603      	mov	r3, r0
 8009e84:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 8009e86:	7bfb      	ldrb	r3, [r7, #15]
 8009e88:	4618      	mov	r0, r3
 8009e8a:	f000 f8e5 	bl	800a058 <USBD_Get_USB_Status>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3710      	adds	r7, #16
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}

08009e9c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009e9c:	b580      	push	{r7, lr}
 8009e9e:	b084      	sub	sp, #16
 8009ea0:	af00      	add	r7, sp, #0
 8009ea2:	6078      	str	r0, [r7, #4]
 8009ea4:	460b      	mov	r3, r1
 8009ea6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ea8:	2300      	movs	r3, #0
 8009eaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eac:	2300      	movs	r3, #0
 8009eae:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009eb6:	78fa      	ldrb	r2, [r7, #3]
 8009eb8:	4611      	mov	r1, r2
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f7fa fe45 	bl	8004b4a <HAL_PCD_EP_SetStall>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ec4:	7bfb      	ldrb	r3, [r7, #15]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f000 f8c6 	bl	800a058 <USBD_Get_USB_Status>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8009ed0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	3710      	adds	r7, #16
 8009ed6:	46bd      	mov	sp, r7
 8009ed8:	bd80      	pop	{r7, pc}

08009eda <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009eda:	b580      	push	{r7, lr}
 8009edc:	b084      	sub	sp, #16
 8009ede:	af00      	add	r7, sp, #0
 8009ee0:	6078      	str	r0, [r7, #4]
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009eea:	2300      	movs	r3, #0
 8009eec:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009ef4:	78fa      	ldrb	r2, [r7, #3]
 8009ef6:	4611      	mov	r1, r2
 8009ef8:	4618      	mov	r0, r3
 8009efa:	f7fa fe8a 	bl	8004c12 <HAL_PCD_EP_ClrStall>
 8009efe:	4603      	mov	r3, r0
 8009f00:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 8009f02:	7bfb      	ldrb	r3, [r7, #15]
 8009f04:	4618      	mov	r0, r3
 8009f06:	f000 f8a7 	bl	800a058 <USBD_Get_USB_Status>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 8009f0e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3710      	adds	r7, #16
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b085      	sub	sp, #20
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	460b      	mov	r3, r1
 8009f22:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f2a:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8009f2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	da0b      	bge.n	8009f4c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8009f34:	78fb      	ldrb	r3, [r7, #3]
 8009f36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f3a:	68f9      	ldr	r1, [r7, #12]
 8009f3c:	4613      	mov	r3, r2
 8009f3e:	00db      	lsls	r3, r3, #3
 8009f40:	1a9b      	subs	r3, r3, r2
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	440b      	add	r3, r1
 8009f46:	333e      	adds	r3, #62	; 0x3e
 8009f48:	781b      	ldrb	r3, [r3, #0]
 8009f4a:	e00b      	b.n	8009f64 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8009f4c:	78fb      	ldrb	r3, [r7, #3]
 8009f4e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009f52:	68f9      	ldr	r1, [r7, #12]
 8009f54:	4613      	mov	r3, r2
 8009f56:	00db      	lsls	r3, r3, #3
 8009f58:	1a9b      	subs	r3, r3, r2
 8009f5a:	009b      	lsls	r3, r3, #2
 8009f5c:	440b      	add	r3, r1
 8009f5e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009f62:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009f64:	4618      	mov	r0, r3
 8009f66:	3714      	adds	r7, #20
 8009f68:	46bd      	mov	sp, r7
 8009f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6e:	4770      	bx	lr

08009f70 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009f70:	b580      	push	{r7, lr}
 8009f72:	b084      	sub	sp, #16
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
 8009f78:	460b      	mov	r3, r1
 8009f7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f80:	2300      	movs	r3, #0
 8009f82:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f8a:	78fa      	ldrb	r2, [r7, #3]
 8009f8c:	4611      	mov	r1, r2
 8009f8e:	4618      	mov	r0, r3
 8009f90:	f7fa fc57 	bl	8004842 <HAL_PCD_SetAddress>
 8009f94:	4603      	mov	r3, r0
 8009f96:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	f000 f85c 	bl	800a058 <USBD_Get_USB_Status>
 8009fa0:	4603      	mov	r3, r0
 8009fa2:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8009fa4:	7bbb      	ldrb	r3, [r7, #14]
}
 8009fa6:	4618      	mov	r0, r3
 8009fa8:	3710      	adds	r7, #16
 8009faa:	46bd      	mov	sp, r7
 8009fac:	bd80      	pop	{r7, pc}

08009fae <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009fae:	b580      	push	{r7, lr}
 8009fb0:	b086      	sub	sp, #24
 8009fb2:	af00      	add	r7, sp, #0
 8009fb4:	60f8      	str	r0, [r7, #12]
 8009fb6:	607a      	str	r2, [r7, #4]
 8009fb8:	603b      	str	r3, [r7, #0]
 8009fba:	460b      	mov	r3, r1
 8009fbc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009fcc:	7af9      	ldrb	r1, [r7, #11]
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	f7fa fd70 	bl	8004ab6 <HAL_PCD_EP_Transmit>
 8009fd6:	4603      	mov	r3, r0
 8009fd8:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8009fda:	7dfb      	ldrb	r3, [r7, #23]
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f000 f83b 	bl	800a058 <USBD_Get_USB_Status>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8009fe6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3718      	adds	r7, #24
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	607a      	str	r2, [r7, #4]
 8009ffa:	603b      	str	r3, [r7, #0]
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a000:	2300      	movs	r3, #0
 800a002:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800a00e:	7af9      	ldrb	r1, [r7, #11]
 800a010:	683b      	ldr	r3, [r7, #0]
 800a012:	687a      	ldr	r2, [r7, #4]
 800a014:	f7fa fcec 	bl	80049f0 <HAL_PCD_EP_Receive>
 800a018:	4603      	mov	r3, r0
 800a01a:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800a01c:	7dfb      	ldrb	r3, [r7, #23]
 800a01e:	4618      	mov	r0, r3
 800a020:	f000 f81a 	bl	800a058 <USBD_Get_USB_Status>
 800a024:	4603      	mov	r3, r0
 800a026:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800a028:	7dbb      	ldrb	r3, [r7, #22]
}
 800a02a:	4618      	mov	r0, r3
 800a02c:	3718      	adds	r7, #24
 800a02e:	46bd      	mov	sp, r7
 800a030:	bd80      	pop	{r7, pc}

0800a032 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a032:	b580      	push	{r7, lr}
 800a034:	b082      	sub	sp, #8
 800a036:	af00      	add	r7, sp, #0
 800a038:	6078      	str	r0, [r7, #4]
 800a03a:	460b      	mov	r3, r1
 800a03c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a044:	78fa      	ldrb	r2, [r7, #3]
 800a046:	4611      	mov	r1, r2
 800a048:	4618      	mov	r0, r3
 800a04a:	f7fa fd1c 	bl	8004a86 <HAL_PCD_EP_GetRxCount>
 800a04e:	4603      	mov	r3, r0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3708      	adds	r7, #8
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}

0800a058 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a058:	b480      	push	{r7}
 800a05a:	b085      	sub	sp, #20
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	4603      	mov	r3, r0
 800a060:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a066:	79fb      	ldrb	r3, [r7, #7]
 800a068:	2b03      	cmp	r3, #3
 800a06a:	d817      	bhi.n	800a09c <USBD_Get_USB_Status+0x44>
 800a06c:	a201      	add	r2, pc, #4	; (adr r2, 800a074 <USBD_Get_USB_Status+0x1c>)
 800a06e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a072:	bf00      	nop
 800a074:	0800a085 	.word	0x0800a085
 800a078:	0800a08b 	.word	0x0800a08b
 800a07c:	0800a091 	.word	0x0800a091
 800a080:	0800a097 	.word	0x0800a097
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a084:	2300      	movs	r3, #0
 800a086:	73fb      	strb	r3, [r7, #15]
    break;
 800a088:	e00b      	b.n	800a0a2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a08a:	2303      	movs	r3, #3
 800a08c:	73fb      	strb	r3, [r7, #15]
    break;
 800a08e:	e008      	b.n	800a0a2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a090:	2301      	movs	r3, #1
 800a092:	73fb      	strb	r3, [r7, #15]
    break;
 800a094:	e005      	b.n	800a0a2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a096:	2303      	movs	r3, #3
 800a098:	73fb      	strb	r3, [r7, #15]
    break;
 800a09a:	e002      	b.n	800a0a2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a09c:	2303      	movs	r3, #3
 800a09e:	73fb      	strb	r3, [r7, #15]
    break;
 800a0a0:	bf00      	nop
  }
  return usb_status;
 800a0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0a4:	4618      	mov	r0, r3
 800a0a6:	3714      	adds	r7, #20
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr

0800a0b0 <__errno>:
 800a0b0:	4b01      	ldr	r3, [pc, #4]	; (800a0b8 <__errno+0x8>)
 800a0b2:	6818      	ldr	r0, [r3, #0]
 800a0b4:	4770      	bx	lr
 800a0b6:	bf00      	nop
 800a0b8:	200001e8 	.word	0x200001e8

0800a0bc <__libc_init_array>:
 800a0bc:	b570      	push	{r4, r5, r6, lr}
 800a0be:	4e0d      	ldr	r6, [pc, #52]	; (800a0f4 <__libc_init_array+0x38>)
 800a0c0:	4c0d      	ldr	r4, [pc, #52]	; (800a0f8 <__libc_init_array+0x3c>)
 800a0c2:	1ba4      	subs	r4, r4, r6
 800a0c4:	10a4      	asrs	r4, r4, #2
 800a0c6:	2500      	movs	r5, #0
 800a0c8:	42a5      	cmp	r5, r4
 800a0ca:	d109      	bne.n	800a0e0 <__libc_init_array+0x24>
 800a0cc:	4e0b      	ldr	r6, [pc, #44]	; (800a0fc <__libc_init_array+0x40>)
 800a0ce:	4c0c      	ldr	r4, [pc, #48]	; (800a100 <__libc_init_array+0x44>)
 800a0d0:	f007 fc60 	bl	8011994 <_init>
 800a0d4:	1ba4      	subs	r4, r4, r6
 800a0d6:	10a4      	asrs	r4, r4, #2
 800a0d8:	2500      	movs	r5, #0
 800a0da:	42a5      	cmp	r5, r4
 800a0dc:	d105      	bne.n	800a0ea <__libc_init_array+0x2e>
 800a0de:	bd70      	pop	{r4, r5, r6, pc}
 800a0e0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0e4:	4798      	blx	r3
 800a0e6:	3501      	adds	r5, #1
 800a0e8:	e7ee      	b.n	800a0c8 <__libc_init_array+0xc>
 800a0ea:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0ee:	4798      	blx	r3
 800a0f0:	3501      	adds	r5, #1
 800a0f2:	e7f2      	b.n	800a0da <__libc_init_array+0x1e>
 800a0f4:	08012100 	.word	0x08012100
 800a0f8:	08012100 	.word	0x08012100
 800a0fc:	08012100 	.word	0x08012100
 800a100:	08012104 	.word	0x08012104

0800a104 <malloc>:
 800a104:	4b02      	ldr	r3, [pc, #8]	; (800a110 <malloc+0xc>)
 800a106:	4601      	mov	r1, r0
 800a108:	6818      	ldr	r0, [r3, #0]
 800a10a:	f000 b861 	b.w	800a1d0 <_malloc_r>
 800a10e:	bf00      	nop
 800a110:	200001e8 	.word	0x200001e8

0800a114 <free>:
 800a114:	4b02      	ldr	r3, [pc, #8]	; (800a120 <free+0xc>)
 800a116:	4601      	mov	r1, r0
 800a118:	6818      	ldr	r0, [r3, #0]
 800a11a:	f000 b80b 	b.w	800a134 <_free_r>
 800a11e:	bf00      	nop
 800a120:	200001e8 	.word	0x200001e8

0800a124 <memset>:
 800a124:	4402      	add	r2, r0
 800a126:	4603      	mov	r3, r0
 800a128:	4293      	cmp	r3, r2
 800a12a:	d100      	bne.n	800a12e <memset+0xa>
 800a12c:	4770      	bx	lr
 800a12e:	f803 1b01 	strb.w	r1, [r3], #1
 800a132:	e7f9      	b.n	800a128 <memset+0x4>

0800a134 <_free_r>:
 800a134:	b538      	push	{r3, r4, r5, lr}
 800a136:	4605      	mov	r5, r0
 800a138:	2900      	cmp	r1, #0
 800a13a:	d045      	beq.n	800a1c8 <_free_r+0x94>
 800a13c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a140:	1f0c      	subs	r4, r1, #4
 800a142:	2b00      	cmp	r3, #0
 800a144:	bfb8      	it	lt
 800a146:	18e4      	addlt	r4, r4, r3
 800a148:	f003 fb3b 	bl	800d7c2 <__malloc_lock>
 800a14c:	4a1f      	ldr	r2, [pc, #124]	; (800a1cc <_free_r+0x98>)
 800a14e:	6813      	ldr	r3, [r2, #0]
 800a150:	4610      	mov	r0, r2
 800a152:	b933      	cbnz	r3, 800a162 <_free_r+0x2e>
 800a154:	6063      	str	r3, [r4, #4]
 800a156:	6014      	str	r4, [r2, #0]
 800a158:	4628      	mov	r0, r5
 800a15a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a15e:	f003 bb31 	b.w	800d7c4 <__malloc_unlock>
 800a162:	42a3      	cmp	r3, r4
 800a164:	d90c      	bls.n	800a180 <_free_r+0x4c>
 800a166:	6821      	ldr	r1, [r4, #0]
 800a168:	1862      	adds	r2, r4, r1
 800a16a:	4293      	cmp	r3, r2
 800a16c:	bf04      	itt	eq
 800a16e:	681a      	ldreq	r2, [r3, #0]
 800a170:	685b      	ldreq	r3, [r3, #4]
 800a172:	6063      	str	r3, [r4, #4]
 800a174:	bf04      	itt	eq
 800a176:	1852      	addeq	r2, r2, r1
 800a178:	6022      	streq	r2, [r4, #0]
 800a17a:	6004      	str	r4, [r0, #0]
 800a17c:	e7ec      	b.n	800a158 <_free_r+0x24>
 800a17e:	4613      	mov	r3, r2
 800a180:	685a      	ldr	r2, [r3, #4]
 800a182:	b10a      	cbz	r2, 800a188 <_free_r+0x54>
 800a184:	42a2      	cmp	r2, r4
 800a186:	d9fa      	bls.n	800a17e <_free_r+0x4a>
 800a188:	6819      	ldr	r1, [r3, #0]
 800a18a:	1858      	adds	r0, r3, r1
 800a18c:	42a0      	cmp	r0, r4
 800a18e:	d10b      	bne.n	800a1a8 <_free_r+0x74>
 800a190:	6820      	ldr	r0, [r4, #0]
 800a192:	4401      	add	r1, r0
 800a194:	1858      	adds	r0, r3, r1
 800a196:	4282      	cmp	r2, r0
 800a198:	6019      	str	r1, [r3, #0]
 800a19a:	d1dd      	bne.n	800a158 <_free_r+0x24>
 800a19c:	6810      	ldr	r0, [r2, #0]
 800a19e:	6852      	ldr	r2, [r2, #4]
 800a1a0:	605a      	str	r2, [r3, #4]
 800a1a2:	4401      	add	r1, r0
 800a1a4:	6019      	str	r1, [r3, #0]
 800a1a6:	e7d7      	b.n	800a158 <_free_r+0x24>
 800a1a8:	d902      	bls.n	800a1b0 <_free_r+0x7c>
 800a1aa:	230c      	movs	r3, #12
 800a1ac:	602b      	str	r3, [r5, #0]
 800a1ae:	e7d3      	b.n	800a158 <_free_r+0x24>
 800a1b0:	6820      	ldr	r0, [r4, #0]
 800a1b2:	1821      	adds	r1, r4, r0
 800a1b4:	428a      	cmp	r2, r1
 800a1b6:	bf04      	itt	eq
 800a1b8:	6811      	ldreq	r1, [r2, #0]
 800a1ba:	6852      	ldreq	r2, [r2, #4]
 800a1bc:	6062      	str	r2, [r4, #4]
 800a1be:	bf04      	itt	eq
 800a1c0:	1809      	addeq	r1, r1, r0
 800a1c2:	6021      	streq	r1, [r4, #0]
 800a1c4:	605c      	str	r4, [r3, #4]
 800a1c6:	e7c7      	b.n	800a158 <_free_r+0x24>
 800a1c8:	bd38      	pop	{r3, r4, r5, pc}
 800a1ca:	bf00      	nop
 800a1cc:	200003e8 	.word	0x200003e8

0800a1d0 <_malloc_r>:
 800a1d0:	b570      	push	{r4, r5, r6, lr}
 800a1d2:	1ccd      	adds	r5, r1, #3
 800a1d4:	f025 0503 	bic.w	r5, r5, #3
 800a1d8:	3508      	adds	r5, #8
 800a1da:	2d0c      	cmp	r5, #12
 800a1dc:	bf38      	it	cc
 800a1de:	250c      	movcc	r5, #12
 800a1e0:	2d00      	cmp	r5, #0
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	db01      	blt.n	800a1ea <_malloc_r+0x1a>
 800a1e6:	42a9      	cmp	r1, r5
 800a1e8:	d903      	bls.n	800a1f2 <_malloc_r+0x22>
 800a1ea:	230c      	movs	r3, #12
 800a1ec:	6033      	str	r3, [r6, #0]
 800a1ee:	2000      	movs	r0, #0
 800a1f0:	bd70      	pop	{r4, r5, r6, pc}
 800a1f2:	f003 fae6 	bl	800d7c2 <__malloc_lock>
 800a1f6:	4a21      	ldr	r2, [pc, #132]	; (800a27c <_malloc_r+0xac>)
 800a1f8:	6814      	ldr	r4, [r2, #0]
 800a1fa:	4621      	mov	r1, r4
 800a1fc:	b991      	cbnz	r1, 800a224 <_malloc_r+0x54>
 800a1fe:	4c20      	ldr	r4, [pc, #128]	; (800a280 <_malloc_r+0xb0>)
 800a200:	6823      	ldr	r3, [r4, #0]
 800a202:	b91b      	cbnz	r3, 800a20c <_malloc_r+0x3c>
 800a204:	4630      	mov	r0, r6
 800a206:	f000 fef7 	bl	800aff8 <_sbrk_r>
 800a20a:	6020      	str	r0, [r4, #0]
 800a20c:	4629      	mov	r1, r5
 800a20e:	4630      	mov	r0, r6
 800a210:	f000 fef2 	bl	800aff8 <_sbrk_r>
 800a214:	1c43      	adds	r3, r0, #1
 800a216:	d124      	bne.n	800a262 <_malloc_r+0x92>
 800a218:	230c      	movs	r3, #12
 800a21a:	6033      	str	r3, [r6, #0]
 800a21c:	4630      	mov	r0, r6
 800a21e:	f003 fad1 	bl	800d7c4 <__malloc_unlock>
 800a222:	e7e4      	b.n	800a1ee <_malloc_r+0x1e>
 800a224:	680b      	ldr	r3, [r1, #0]
 800a226:	1b5b      	subs	r3, r3, r5
 800a228:	d418      	bmi.n	800a25c <_malloc_r+0x8c>
 800a22a:	2b0b      	cmp	r3, #11
 800a22c:	d90f      	bls.n	800a24e <_malloc_r+0x7e>
 800a22e:	600b      	str	r3, [r1, #0]
 800a230:	50cd      	str	r5, [r1, r3]
 800a232:	18cc      	adds	r4, r1, r3
 800a234:	4630      	mov	r0, r6
 800a236:	f003 fac5 	bl	800d7c4 <__malloc_unlock>
 800a23a:	f104 000b 	add.w	r0, r4, #11
 800a23e:	1d23      	adds	r3, r4, #4
 800a240:	f020 0007 	bic.w	r0, r0, #7
 800a244:	1ac3      	subs	r3, r0, r3
 800a246:	d0d3      	beq.n	800a1f0 <_malloc_r+0x20>
 800a248:	425a      	negs	r2, r3
 800a24a:	50e2      	str	r2, [r4, r3]
 800a24c:	e7d0      	b.n	800a1f0 <_malloc_r+0x20>
 800a24e:	428c      	cmp	r4, r1
 800a250:	684b      	ldr	r3, [r1, #4]
 800a252:	bf16      	itet	ne
 800a254:	6063      	strne	r3, [r4, #4]
 800a256:	6013      	streq	r3, [r2, #0]
 800a258:	460c      	movne	r4, r1
 800a25a:	e7eb      	b.n	800a234 <_malloc_r+0x64>
 800a25c:	460c      	mov	r4, r1
 800a25e:	6849      	ldr	r1, [r1, #4]
 800a260:	e7cc      	b.n	800a1fc <_malloc_r+0x2c>
 800a262:	1cc4      	adds	r4, r0, #3
 800a264:	f024 0403 	bic.w	r4, r4, #3
 800a268:	42a0      	cmp	r0, r4
 800a26a:	d005      	beq.n	800a278 <_malloc_r+0xa8>
 800a26c:	1a21      	subs	r1, r4, r0
 800a26e:	4630      	mov	r0, r6
 800a270:	f000 fec2 	bl	800aff8 <_sbrk_r>
 800a274:	3001      	adds	r0, #1
 800a276:	d0cf      	beq.n	800a218 <_malloc_r+0x48>
 800a278:	6025      	str	r5, [r4, #0]
 800a27a:	e7db      	b.n	800a234 <_malloc_r+0x64>
 800a27c:	200003e8 	.word	0x200003e8
 800a280:	200003ec 	.word	0x200003ec

0800a284 <__cvt>:
 800a284:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a288:	ec55 4b10 	vmov	r4, r5, d0
 800a28c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800a28e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a292:	2d00      	cmp	r5, #0
 800a294:	460e      	mov	r6, r1
 800a296:	4691      	mov	r9, r2
 800a298:	4619      	mov	r1, r3
 800a29a:	bfb8      	it	lt
 800a29c:	4622      	movlt	r2, r4
 800a29e:	462b      	mov	r3, r5
 800a2a0:	f027 0720 	bic.w	r7, r7, #32
 800a2a4:	bfbb      	ittet	lt
 800a2a6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a2aa:	461d      	movlt	r5, r3
 800a2ac:	2300      	movge	r3, #0
 800a2ae:	232d      	movlt	r3, #45	; 0x2d
 800a2b0:	bfb8      	it	lt
 800a2b2:	4614      	movlt	r4, r2
 800a2b4:	2f46      	cmp	r7, #70	; 0x46
 800a2b6:	700b      	strb	r3, [r1, #0]
 800a2b8:	d004      	beq.n	800a2c4 <__cvt+0x40>
 800a2ba:	2f45      	cmp	r7, #69	; 0x45
 800a2bc:	d100      	bne.n	800a2c0 <__cvt+0x3c>
 800a2be:	3601      	adds	r6, #1
 800a2c0:	2102      	movs	r1, #2
 800a2c2:	e000      	b.n	800a2c6 <__cvt+0x42>
 800a2c4:	2103      	movs	r1, #3
 800a2c6:	ab03      	add	r3, sp, #12
 800a2c8:	9301      	str	r3, [sp, #4]
 800a2ca:	ab02      	add	r3, sp, #8
 800a2cc:	9300      	str	r3, [sp, #0]
 800a2ce:	4632      	mov	r2, r6
 800a2d0:	4653      	mov	r3, sl
 800a2d2:	ec45 4b10 	vmov	d0, r4, r5
 800a2d6:	f001 ff67 	bl	800c1a8 <_dtoa_r>
 800a2da:	2f47      	cmp	r7, #71	; 0x47
 800a2dc:	4680      	mov	r8, r0
 800a2de:	d102      	bne.n	800a2e6 <__cvt+0x62>
 800a2e0:	f019 0f01 	tst.w	r9, #1
 800a2e4:	d026      	beq.n	800a334 <__cvt+0xb0>
 800a2e6:	2f46      	cmp	r7, #70	; 0x46
 800a2e8:	eb08 0906 	add.w	r9, r8, r6
 800a2ec:	d111      	bne.n	800a312 <__cvt+0x8e>
 800a2ee:	f898 3000 	ldrb.w	r3, [r8]
 800a2f2:	2b30      	cmp	r3, #48	; 0x30
 800a2f4:	d10a      	bne.n	800a30c <__cvt+0x88>
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	4620      	mov	r0, r4
 800a2fc:	4629      	mov	r1, r5
 800a2fe:	f7f6 fbeb 	bl	8000ad8 <__aeabi_dcmpeq>
 800a302:	b918      	cbnz	r0, 800a30c <__cvt+0x88>
 800a304:	f1c6 0601 	rsb	r6, r6, #1
 800a308:	f8ca 6000 	str.w	r6, [sl]
 800a30c:	f8da 3000 	ldr.w	r3, [sl]
 800a310:	4499      	add	r9, r3
 800a312:	2200      	movs	r2, #0
 800a314:	2300      	movs	r3, #0
 800a316:	4620      	mov	r0, r4
 800a318:	4629      	mov	r1, r5
 800a31a:	f7f6 fbdd 	bl	8000ad8 <__aeabi_dcmpeq>
 800a31e:	b938      	cbnz	r0, 800a330 <__cvt+0xac>
 800a320:	2230      	movs	r2, #48	; 0x30
 800a322:	9b03      	ldr	r3, [sp, #12]
 800a324:	454b      	cmp	r3, r9
 800a326:	d205      	bcs.n	800a334 <__cvt+0xb0>
 800a328:	1c59      	adds	r1, r3, #1
 800a32a:	9103      	str	r1, [sp, #12]
 800a32c:	701a      	strb	r2, [r3, #0]
 800a32e:	e7f8      	b.n	800a322 <__cvt+0x9e>
 800a330:	f8cd 900c 	str.w	r9, [sp, #12]
 800a334:	9b03      	ldr	r3, [sp, #12]
 800a336:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a338:	eba3 0308 	sub.w	r3, r3, r8
 800a33c:	4640      	mov	r0, r8
 800a33e:	6013      	str	r3, [r2, #0]
 800a340:	b004      	add	sp, #16
 800a342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800a346 <__exponent>:
 800a346:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a348:	2900      	cmp	r1, #0
 800a34a:	4604      	mov	r4, r0
 800a34c:	bfba      	itte	lt
 800a34e:	4249      	neglt	r1, r1
 800a350:	232d      	movlt	r3, #45	; 0x2d
 800a352:	232b      	movge	r3, #43	; 0x2b
 800a354:	2909      	cmp	r1, #9
 800a356:	f804 2b02 	strb.w	r2, [r4], #2
 800a35a:	7043      	strb	r3, [r0, #1]
 800a35c:	dd20      	ble.n	800a3a0 <__exponent+0x5a>
 800a35e:	f10d 0307 	add.w	r3, sp, #7
 800a362:	461f      	mov	r7, r3
 800a364:	260a      	movs	r6, #10
 800a366:	fb91 f5f6 	sdiv	r5, r1, r6
 800a36a:	fb06 1115 	mls	r1, r6, r5, r1
 800a36e:	3130      	adds	r1, #48	; 0x30
 800a370:	2d09      	cmp	r5, #9
 800a372:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a376:	f103 32ff 	add.w	r2, r3, #4294967295
 800a37a:	4629      	mov	r1, r5
 800a37c:	dc09      	bgt.n	800a392 <__exponent+0x4c>
 800a37e:	3130      	adds	r1, #48	; 0x30
 800a380:	3b02      	subs	r3, #2
 800a382:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a386:	42bb      	cmp	r3, r7
 800a388:	4622      	mov	r2, r4
 800a38a:	d304      	bcc.n	800a396 <__exponent+0x50>
 800a38c:	1a10      	subs	r0, r2, r0
 800a38e:	b003      	add	sp, #12
 800a390:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a392:	4613      	mov	r3, r2
 800a394:	e7e7      	b.n	800a366 <__exponent+0x20>
 800a396:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a39a:	f804 2b01 	strb.w	r2, [r4], #1
 800a39e:	e7f2      	b.n	800a386 <__exponent+0x40>
 800a3a0:	2330      	movs	r3, #48	; 0x30
 800a3a2:	4419      	add	r1, r3
 800a3a4:	7083      	strb	r3, [r0, #2]
 800a3a6:	1d02      	adds	r2, r0, #4
 800a3a8:	70c1      	strb	r1, [r0, #3]
 800a3aa:	e7ef      	b.n	800a38c <__exponent+0x46>

0800a3ac <_printf_float>:
 800a3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b0:	b08d      	sub	sp, #52	; 0x34
 800a3b2:	460c      	mov	r4, r1
 800a3b4:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800a3b8:	4616      	mov	r6, r2
 800a3ba:	461f      	mov	r7, r3
 800a3bc:	4605      	mov	r5, r0
 800a3be:	f003 f95f 	bl	800d680 <_localeconv_r>
 800a3c2:	6803      	ldr	r3, [r0, #0]
 800a3c4:	9304      	str	r3, [sp, #16]
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7f5 ff0a 	bl	80001e0 <strlen>
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800a3d0:	f8d8 3000 	ldr.w	r3, [r8]
 800a3d4:	9005      	str	r0, [sp, #20]
 800a3d6:	3307      	adds	r3, #7
 800a3d8:	f023 0307 	bic.w	r3, r3, #7
 800a3dc:	f103 0208 	add.w	r2, r3, #8
 800a3e0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a3e4:	f8d4 b000 	ldr.w	fp, [r4]
 800a3e8:	f8c8 2000 	str.w	r2, [r8]
 800a3ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3f0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a3f4:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a3f8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a3fc:	9307      	str	r3, [sp, #28]
 800a3fe:	f8cd 8018 	str.w	r8, [sp, #24]
 800a402:	f04f 32ff 	mov.w	r2, #4294967295
 800a406:	4ba7      	ldr	r3, [pc, #668]	; (800a6a4 <_printf_float+0x2f8>)
 800a408:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a40c:	f7f6 fb96 	bl	8000b3c <__aeabi_dcmpun>
 800a410:	bb70      	cbnz	r0, 800a470 <_printf_float+0xc4>
 800a412:	f04f 32ff 	mov.w	r2, #4294967295
 800a416:	4ba3      	ldr	r3, [pc, #652]	; (800a6a4 <_printf_float+0x2f8>)
 800a418:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a41c:	f7f6 fb70 	bl	8000b00 <__aeabi_dcmple>
 800a420:	bb30      	cbnz	r0, 800a470 <_printf_float+0xc4>
 800a422:	2200      	movs	r2, #0
 800a424:	2300      	movs	r3, #0
 800a426:	4640      	mov	r0, r8
 800a428:	4649      	mov	r1, r9
 800a42a:	f7f6 fb5f 	bl	8000aec <__aeabi_dcmplt>
 800a42e:	b110      	cbz	r0, 800a436 <_printf_float+0x8a>
 800a430:	232d      	movs	r3, #45	; 0x2d
 800a432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a436:	4a9c      	ldr	r2, [pc, #624]	; (800a6a8 <_printf_float+0x2fc>)
 800a438:	4b9c      	ldr	r3, [pc, #624]	; (800a6ac <_printf_float+0x300>)
 800a43a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a43e:	bf8c      	ite	hi
 800a440:	4690      	movhi	r8, r2
 800a442:	4698      	movls	r8, r3
 800a444:	2303      	movs	r3, #3
 800a446:	f02b 0204 	bic.w	r2, fp, #4
 800a44a:	6123      	str	r3, [r4, #16]
 800a44c:	6022      	str	r2, [r4, #0]
 800a44e:	f04f 0900 	mov.w	r9, #0
 800a452:	9700      	str	r7, [sp, #0]
 800a454:	4633      	mov	r3, r6
 800a456:	aa0b      	add	r2, sp, #44	; 0x2c
 800a458:	4621      	mov	r1, r4
 800a45a:	4628      	mov	r0, r5
 800a45c:	f000 f9e6 	bl	800a82c <_printf_common>
 800a460:	3001      	adds	r0, #1
 800a462:	f040 808d 	bne.w	800a580 <_printf_float+0x1d4>
 800a466:	f04f 30ff 	mov.w	r0, #4294967295
 800a46a:	b00d      	add	sp, #52	; 0x34
 800a46c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a470:	4642      	mov	r2, r8
 800a472:	464b      	mov	r3, r9
 800a474:	4640      	mov	r0, r8
 800a476:	4649      	mov	r1, r9
 800a478:	f7f6 fb60 	bl	8000b3c <__aeabi_dcmpun>
 800a47c:	b110      	cbz	r0, 800a484 <_printf_float+0xd8>
 800a47e:	4a8c      	ldr	r2, [pc, #560]	; (800a6b0 <_printf_float+0x304>)
 800a480:	4b8c      	ldr	r3, [pc, #560]	; (800a6b4 <_printf_float+0x308>)
 800a482:	e7da      	b.n	800a43a <_printf_float+0x8e>
 800a484:	6861      	ldr	r1, [r4, #4]
 800a486:	1c4b      	adds	r3, r1, #1
 800a488:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800a48c:	a80a      	add	r0, sp, #40	; 0x28
 800a48e:	d13e      	bne.n	800a50e <_printf_float+0x162>
 800a490:	2306      	movs	r3, #6
 800a492:	6063      	str	r3, [r4, #4]
 800a494:	2300      	movs	r3, #0
 800a496:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a49a:	ab09      	add	r3, sp, #36	; 0x24
 800a49c:	9300      	str	r3, [sp, #0]
 800a49e:	ec49 8b10 	vmov	d0, r8, r9
 800a4a2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a4a6:	6022      	str	r2, [r4, #0]
 800a4a8:	f8cd a004 	str.w	sl, [sp, #4]
 800a4ac:	6861      	ldr	r1, [r4, #4]
 800a4ae:	4628      	mov	r0, r5
 800a4b0:	f7ff fee8 	bl	800a284 <__cvt>
 800a4b4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800a4b8:	2b47      	cmp	r3, #71	; 0x47
 800a4ba:	4680      	mov	r8, r0
 800a4bc:	d109      	bne.n	800a4d2 <_printf_float+0x126>
 800a4be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c0:	1cd8      	adds	r0, r3, #3
 800a4c2:	db02      	blt.n	800a4ca <_printf_float+0x11e>
 800a4c4:	6862      	ldr	r2, [r4, #4]
 800a4c6:	4293      	cmp	r3, r2
 800a4c8:	dd47      	ble.n	800a55a <_printf_float+0x1ae>
 800a4ca:	f1aa 0a02 	sub.w	sl, sl, #2
 800a4ce:	fa5f fa8a 	uxtb.w	sl, sl
 800a4d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a4d6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a4d8:	d824      	bhi.n	800a524 <_printf_float+0x178>
 800a4da:	3901      	subs	r1, #1
 800a4dc:	4652      	mov	r2, sl
 800a4de:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a4e2:	9109      	str	r1, [sp, #36]	; 0x24
 800a4e4:	f7ff ff2f 	bl	800a346 <__exponent>
 800a4e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4ea:	1813      	adds	r3, r2, r0
 800a4ec:	2a01      	cmp	r2, #1
 800a4ee:	4681      	mov	r9, r0
 800a4f0:	6123      	str	r3, [r4, #16]
 800a4f2:	dc02      	bgt.n	800a4fa <_printf_float+0x14e>
 800a4f4:	6822      	ldr	r2, [r4, #0]
 800a4f6:	07d1      	lsls	r1, r2, #31
 800a4f8:	d501      	bpl.n	800a4fe <_printf_float+0x152>
 800a4fa:	3301      	adds	r3, #1
 800a4fc:	6123      	str	r3, [r4, #16]
 800a4fe:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a502:	2b00      	cmp	r3, #0
 800a504:	d0a5      	beq.n	800a452 <_printf_float+0xa6>
 800a506:	232d      	movs	r3, #45	; 0x2d
 800a508:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a50c:	e7a1      	b.n	800a452 <_printf_float+0xa6>
 800a50e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800a512:	f000 8177 	beq.w	800a804 <_printf_float+0x458>
 800a516:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800a51a:	d1bb      	bne.n	800a494 <_printf_float+0xe8>
 800a51c:	2900      	cmp	r1, #0
 800a51e:	d1b9      	bne.n	800a494 <_printf_float+0xe8>
 800a520:	2301      	movs	r3, #1
 800a522:	e7b6      	b.n	800a492 <_printf_float+0xe6>
 800a524:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800a528:	d119      	bne.n	800a55e <_printf_float+0x1b2>
 800a52a:	2900      	cmp	r1, #0
 800a52c:	6863      	ldr	r3, [r4, #4]
 800a52e:	dd0c      	ble.n	800a54a <_printf_float+0x19e>
 800a530:	6121      	str	r1, [r4, #16]
 800a532:	b913      	cbnz	r3, 800a53a <_printf_float+0x18e>
 800a534:	6822      	ldr	r2, [r4, #0]
 800a536:	07d2      	lsls	r2, r2, #31
 800a538:	d502      	bpl.n	800a540 <_printf_float+0x194>
 800a53a:	3301      	adds	r3, #1
 800a53c:	440b      	add	r3, r1
 800a53e:	6123      	str	r3, [r4, #16]
 800a540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a542:	65a3      	str	r3, [r4, #88]	; 0x58
 800a544:	f04f 0900 	mov.w	r9, #0
 800a548:	e7d9      	b.n	800a4fe <_printf_float+0x152>
 800a54a:	b913      	cbnz	r3, 800a552 <_printf_float+0x1a6>
 800a54c:	6822      	ldr	r2, [r4, #0]
 800a54e:	07d0      	lsls	r0, r2, #31
 800a550:	d501      	bpl.n	800a556 <_printf_float+0x1aa>
 800a552:	3302      	adds	r3, #2
 800a554:	e7f3      	b.n	800a53e <_printf_float+0x192>
 800a556:	2301      	movs	r3, #1
 800a558:	e7f1      	b.n	800a53e <_printf_float+0x192>
 800a55a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800a55e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a562:	4293      	cmp	r3, r2
 800a564:	db05      	blt.n	800a572 <_printf_float+0x1c6>
 800a566:	6822      	ldr	r2, [r4, #0]
 800a568:	6123      	str	r3, [r4, #16]
 800a56a:	07d1      	lsls	r1, r2, #31
 800a56c:	d5e8      	bpl.n	800a540 <_printf_float+0x194>
 800a56e:	3301      	adds	r3, #1
 800a570:	e7e5      	b.n	800a53e <_printf_float+0x192>
 800a572:	2b00      	cmp	r3, #0
 800a574:	bfd4      	ite	le
 800a576:	f1c3 0302 	rsble	r3, r3, #2
 800a57a:	2301      	movgt	r3, #1
 800a57c:	4413      	add	r3, r2
 800a57e:	e7de      	b.n	800a53e <_printf_float+0x192>
 800a580:	6823      	ldr	r3, [r4, #0]
 800a582:	055a      	lsls	r2, r3, #21
 800a584:	d407      	bmi.n	800a596 <_printf_float+0x1ea>
 800a586:	6923      	ldr	r3, [r4, #16]
 800a588:	4642      	mov	r2, r8
 800a58a:	4631      	mov	r1, r6
 800a58c:	4628      	mov	r0, r5
 800a58e:	47b8      	blx	r7
 800a590:	3001      	adds	r0, #1
 800a592:	d12b      	bne.n	800a5ec <_printf_float+0x240>
 800a594:	e767      	b.n	800a466 <_printf_float+0xba>
 800a596:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800a59a:	f240 80dc 	bls.w	800a756 <_printf_float+0x3aa>
 800a59e:	2200      	movs	r2, #0
 800a5a0:	2300      	movs	r3, #0
 800a5a2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a5a6:	f7f6 fa97 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5aa:	2800      	cmp	r0, #0
 800a5ac:	d033      	beq.n	800a616 <_printf_float+0x26a>
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	4a41      	ldr	r2, [pc, #260]	; (800a6b8 <_printf_float+0x30c>)
 800a5b2:	4631      	mov	r1, r6
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	47b8      	blx	r7
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	f43f af54 	beq.w	800a466 <_printf_float+0xba>
 800a5be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	db02      	blt.n	800a5cc <_printf_float+0x220>
 800a5c6:	6823      	ldr	r3, [r4, #0]
 800a5c8:	07d8      	lsls	r0, r3, #31
 800a5ca:	d50f      	bpl.n	800a5ec <_printf_float+0x240>
 800a5cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5d0:	4631      	mov	r1, r6
 800a5d2:	4628      	mov	r0, r5
 800a5d4:	47b8      	blx	r7
 800a5d6:	3001      	adds	r0, #1
 800a5d8:	f43f af45 	beq.w	800a466 <_printf_float+0xba>
 800a5dc:	f04f 0800 	mov.w	r8, #0
 800a5e0:	f104 091a 	add.w	r9, r4, #26
 800a5e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	4543      	cmp	r3, r8
 800a5ea:	dc09      	bgt.n	800a600 <_printf_float+0x254>
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	079b      	lsls	r3, r3, #30
 800a5f0:	f100 8103 	bmi.w	800a7fa <_printf_float+0x44e>
 800a5f4:	68e0      	ldr	r0, [r4, #12]
 800a5f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5f8:	4298      	cmp	r0, r3
 800a5fa:	bfb8      	it	lt
 800a5fc:	4618      	movlt	r0, r3
 800a5fe:	e734      	b.n	800a46a <_printf_float+0xbe>
 800a600:	2301      	movs	r3, #1
 800a602:	464a      	mov	r2, r9
 800a604:	4631      	mov	r1, r6
 800a606:	4628      	mov	r0, r5
 800a608:	47b8      	blx	r7
 800a60a:	3001      	adds	r0, #1
 800a60c:	f43f af2b 	beq.w	800a466 <_printf_float+0xba>
 800a610:	f108 0801 	add.w	r8, r8, #1
 800a614:	e7e6      	b.n	800a5e4 <_printf_float+0x238>
 800a616:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a618:	2b00      	cmp	r3, #0
 800a61a:	dc2b      	bgt.n	800a674 <_printf_float+0x2c8>
 800a61c:	2301      	movs	r3, #1
 800a61e:	4a26      	ldr	r2, [pc, #152]	; (800a6b8 <_printf_float+0x30c>)
 800a620:	4631      	mov	r1, r6
 800a622:	4628      	mov	r0, r5
 800a624:	47b8      	blx	r7
 800a626:	3001      	adds	r0, #1
 800a628:	f43f af1d 	beq.w	800a466 <_printf_float+0xba>
 800a62c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a62e:	b923      	cbnz	r3, 800a63a <_printf_float+0x28e>
 800a630:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a632:	b913      	cbnz	r3, 800a63a <_printf_float+0x28e>
 800a634:	6823      	ldr	r3, [r4, #0]
 800a636:	07d9      	lsls	r1, r3, #31
 800a638:	d5d8      	bpl.n	800a5ec <_printf_float+0x240>
 800a63a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a63e:	4631      	mov	r1, r6
 800a640:	4628      	mov	r0, r5
 800a642:	47b8      	blx	r7
 800a644:	3001      	adds	r0, #1
 800a646:	f43f af0e 	beq.w	800a466 <_printf_float+0xba>
 800a64a:	f04f 0900 	mov.w	r9, #0
 800a64e:	f104 0a1a 	add.w	sl, r4, #26
 800a652:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a654:	425b      	negs	r3, r3
 800a656:	454b      	cmp	r3, r9
 800a658:	dc01      	bgt.n	800a65e <_printf_float+0x2b2>
 800a65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a65c:	e794      	b.n	800a588 <_printf_float+0x1dc>
 800a65e:	2301      	movs	r3, #1
 800a660:	4652      	mov	r2, sl
 800a662:	4631      	mov	r1, r6
 800a664:	4628      	mov	r0, r5
 800a666:	47b8      	blx	r7
 800a668:	3001      	adds	r0, #1
 800a66a:	f43f aefc 	beq.w	800a466 <_printf_float+0xba>
 800a66e:	f109 0901 	add.w	r9, r9, #1
 800a672:	e7ee      	b.n	800a652 <_printf_float+0x2a6>
 800a674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a678:	429a      	cmp	r2, r3
 800a67a:	bfa8      	it	ge
 800a67c:	461a      	movge	r2, r3
 800a67e:	2a00      	cmp	r2, #0
 800a680:	4691      	mov	r9, r2
 800a682:	dd07      	ble.n	800a694 <_printf_float+0x2e8>
 800a684:	4613      	mov	r3, r2
 800a686:	4631      	mov	r1, r6
 800a688:	4642      	mov	r2, r8
 800a68a:	4628      	mov	r0, r5
 800a68c:	47b8      	blx	r7
 800a68e:	3001      	adds	r0, #1
 800a690:	f43f aee9 	beq.w	800a466 <_printf_float+0xba>
 800a694:	f104 031a 	add.w	r3, r4, #26
 800a698:	f04f 0b00 	mov.w	fp, #0
 800a69c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a6a0:	9306      	str	r3, [sp, #24]
 800a6a2:	e015      	b.n	800a6d0 <_printf_float+0x324>
 800a6a4:	7fefffff 	.word	0x7fefffff
 800a6a8:	08011b64 	.word	0x08011b64
 800a6ac:	08011b60 	.word	0x08011b60
 800a6b0:	08011b6c 	.word	0x08011b6c
 800a6b4:	08011b68 	.word	0x08011b68
 800a6b8:	08011d8b 	.word	0x08011d8b
 800a6bc:	2301      	movs	r3, #1
 800a6be:	9a06      	ldr	r2, [sp, #24]
 800a6c0:	4631      	mov	r1, r6
 800a6c2:	4628      	mov	r0, r5
 800a6c4:	47b8      	blx	r7
 800a6c6:	3001      	adds	r0, #1
 800a6c8:	f43f aecd 	beq.w	800a466 <_printf_float+0xba>
 800a6cc:	f10b 0b01 	add.w	fp, fp, #1
 800a6d0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a6d4:	ebaa 0309 	sub.w	r3, sl, r9
 800a6d8:	455b      	cmp	r3, fp
 800a6da:	dcef      	bgt.n	800a6bc <_printf_float+0x310>
 800a6dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a6e0:	429a      	cmp	r2, r3
 800a6e2:	44d0      	add	r8, sl
 800a6e4:	db15      	blt.n	800a712 <_printf_float+0x366>
 800a6e6:	6823      	ldr	r3, [r4, #0]
 800a6e8:	07da      	lsls	r2, r3, #31
 800a6ea:	d412      	bmi.n	800a712 <_printf_float+0x366>
 800a6ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6f0:	eba3 020a 	sub.w	r2, r3, sl
 800a6f4:	eba3 0a01 	sub.w	sl, r3, r1
 800a6f8:	4592      	cmp	sl, r2
 800a6fa:	bfa8      	it	ge
 800a6fc:	4692      	movge	sl, r2
 800a6fe:	f1ba 0f00 	cmp.w	sl, #0
 800a702:	dc0e      	bgt.n	800a722 <_printf_float+0x376>
 800a704:	f04f 0800 	mov.w	r8, #0
 800a708:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a70c:	f104 091a 	add.w	r9, r4, #26
 800a710:	e019      	b.n	800a746 <_printf_float+0x39a>
 800a712:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a716:	4631      	mov	r1, r6
 800a718:	4628      	mov	r0, r5
 800a71a:	47b8      	blx	r7
 800a71c:	3001      	adds	r0, #1
 800a71e:	d1e5      	bne.n	800a6ec <_printf_float+0x340>
 800a720:	e6a1      	b.n	800a466 <_printf_float+0xba>
 800a722:	4653      	mov	r3, sl
 800a724:	4642      	mov	r2, r8
 800a726:	4631      	mov	r1, r6
 800a728:	4628      	mov	r0, r5
 800a72a:	47b8      	blx	r7
 800a72c:	3001      	adds	r0, #1
 800a72e:	d1e9      	bne.n	800a704 <_printf_float+0x358>
 800a730:	e699      	b.n	800a466 <_printf_float+0xba>
 800a732:	2301      	movs	r3, #1
 800a734:	464a      	mov	r2, r9
 800a736:	4631      	mov	r1, r6
 800a738:	4628      	mov	r0, r5
 800a73a:	47b8      	blx	r7
 800a73c:	3001      	adds	r0, #1
 800a73e:	f43f ae92 	beq.w	800a466 <_printf_float+0xba>
 800a742:	f108 0801 	add.w	r8, r8, #1
 800a746:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a74a:	1a9b      	subs	r3, r3, r2
 800a74c:	eba3 030a 	sub.w	r3, r3, sl
 800a750:	4543      	cmp	r3, r8
 800a752:	dcee      	bgt.n	800a732 <_printf_float+0x386>
 800a754:	e74a      	b.n	800a5ec <_printf_float+0x240>
 800a756:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a758:	2a01      	cmp	r2, #1
 800a75a:	dc01      	bgt.n	800a760 <_printf_float+0x3b4>
 800a75c:	07db      	lsls	r3, r3, #31
 800a75e:	d53a      	bpl.n	800a7d6 <_printf_float+0x42a>
 800a760:	2301      	movs	r3, #1
 800a762:	4642      	mov	r2, r8
 800a764:	4631      	mov	r1, r6
 800a766:	4628      	mov	r0, r5
 800a768:	47b8      	blx	r7
 800a76a:	3001      	adds	r0, #1
 800a76c:	f43f ae7b 	beq.w	800a466 <_printf_float+0xba>
 800a770:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a774:	4631      	mov	r1, r6
 800a776:	4628      	mov	r0, r5
 800a778:	47b8      	blx	r7
 800a77a:	3001      	adds	r0, #1
 800a77c:	f108 0801 	add.w	r8, r8, #1
 800a780:	f43f ae71 	beq.w	800a466 <_printf_float+0xba>
 800a784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a786:	2200      	movs	r2, #0
 800a788:	f103 3aff 	add.w	sl, r3, #4294967295
 800a78c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a790:	2300      	movs	r3, #0
 800a792:	f7f6 f9a1 	bl	8000ad8 <__aeabi_dcmpeq>
 800a796:	b9c8      	cbnz	r0, 800a7cc <_printf_float+0x420>
 800a798:	4653      	mov	r3, sl
 800a79a:	4642      	mov	r2, r8
 800a79c:	4631      	mov	r1, r6
 800a79e:	4628      	mov	r0, r5
 800a7a0:	47b8      	blx	r7
 800a7a2:	3001      	adds	r0, #1
 800a7a4:	d10e      	bne.n	800a7c4 <_printf_float+0x418>
 800a7a6:	e65e      	b.n	800a466 <_printf_float+0xba>
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	4652      	mov	r2, sl
 800a7ac:	4631      	mov	r1, r6
 800a7ae:	4628      	mov	r0, r5
 800a7b0:	47b8      	blx	r7
 800a7b2:	3001      	adds	r0, #1
 800a7b4:	f43f ae57 	beq.w	800a466 <_printf_float+0xba>
 800a7b8:	f108 0801 	add.w	r8, r8, #1
 800a7bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a7be:	3b01      	subs	r3, #1
 800a7c0:	4543      	cmp	r3, r8
 800a7c2:	dcf1      	bgt.n	800a7a8 <_printf_float+0x3fc>
 800a7c4:	464b      	mov	r3, r9
 800a7c6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a7ca:	e6de      	b.n	800a58a <_printf_float+0x1de>
 800a7cc:	f04f 0800 	mov.w	r8, #0
 800a7d0:	f104 0a1a 	add.w	sl, r4, #26
 800a7d4:	e7f2      	b.n	800a7bc <_printf_float+0x410>
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	e7df      	b.n	800a79a <_printf_float+0x3ee>
 800a7da:	2301      	movs	r3, #1
 800a7dc:	464a      	mov	r2, r9
 800a7de:	4631      	mov	r1, r6
 800a7e0:	4628      	mov	r0, r5
 800a7e2:	47b8      	blx	r7
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	f43f ae3e 	beq.w	800a466 <_printf_float+0xba>
 800a7ea:	f108 0801 	add.w	r8, r8, #1
 800a7ee:	68e3      	ldr	r3, [r4, #12]
 800a7f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a7f2:	1a9b      	subs	r3, r3, r2
 800a7f4:	4543      	cmp	r3, r8
 800a7f6:	dcf0      	bgt.n	800a7da <_printf_float+0x42e>
 800a7f8:	e6fc      	b.n	800a5f4 <_printf_float+0x248>
 800a7fa:	f04f 0800 	mov.w	r8, #0
 800a7fe:	f104 0919 	add.w	r9, r4, #25
 800a802:	e7f4      	b.n	800a7ee <_printf_float+0x442>
 800a804:	2900      	cmp	r1, #0
 800a806:	f43f ae8b 	beq.w	800a520 <_printf_float+0x174>
 800a80a:	2300      	movs	r3, #0
 800a80c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a810:	ab09      	add	r3, sp, #36	; 0x24
 800a812:	9300      	str	r3, [sp, #0]
 800a814:	ec49 8b10 	vmov	d0, r8, r9
 800a818:	6022      	str	r2, [r4, #0]
 800a81a:	f8cd a004 	str.w	sl, [sp, #4]
 800a81e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a822:	4628      	mov	r0, r5
 800a824:	f7ff fd2e 	bl	800a284 <__cvt>
 800a828:	4680      	mov	r8, r0
 800a82a:	e648      	b.n	800a4be <_printf_float+0x112>

0800a82c <_printf_common>:
 800a82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a830:	4691      	mov	r9, r2
 800a832:	461f      	mov	r7, r3
 800a834:	688a      	ldr	r2, [r1, #8]
 800a836:	690b      	ldr	r3, [r1, #16]
 800a838:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a83c:	4293      	cmp	r3, r2
 800a83e:	bfb8      	it	lt
 800a840:	4613      	movlt	r3, r2
 800a842:	f8c9 3000 	str.w	r3, [r9]
 800a846:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a84a:	4606      	mov	r6, r0
 800a84c:	460c      	mov	r4, r1
 800a84e:	b112      	cbz	r2, 800a856 <_printf_common+0x2a>
 800a850:	3301      	adds	r3, #1
 800a852:	f8c9 3000 	str.w	r3, [r9]
 800a856:	6823      	ldr	r3, [r4, #0]
 800a858:	0699      	lsls	r1, r3, #26
 800a85a:	bf42      	ittt	mi
 800a85c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a860:	3302      	addmi	r3, #2
 800a862:	f8c9 3000 	strmi.w	r3, [r9]
 800a866:	6825      	ldr	r5, [r4, #0]
 800a868:	f015 0506 	ands.w	r5, r5, #6
 800a86c:	d107      	bne.n	800a87e <_printf_common+0x52>
 800a86e:	f104 0a19 	add.w	sl, r4, #25
 800a872:	68e3      	ldr	r3, [r4, #12]
 800a874:	f8d9 2000 	ldr.w	r2, [r9]
 800a878:	1a9b      	subs	r3, r3, r2
 800a87a:	42ab      	cmp	r3, r5
 800a87c:	dc28      	bgt.n	800a8d0 <_printf_common+0xa4>
 800a87e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a882:	6822      	ldr	r2, [r4, #0]
 800a884:	3300      	adds	r3, #0
 800a886:	bf18      	it	ne
 800a888:	2301      	movne	r3, #1
 800a88a:	0692      	lsls	r2, r2, #26
 800a88c:	d42d      	bmi.n	800a8ea <_printf_common+0xbe>
 800a88e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a892:	4639      	mov	r1, r7
 800a894:	4630      	mov	r0, r6
 800a896:	47c0      	blx	r8
 800a898:	3001      	adds	r0, #1
 800a89a:	d020      	beq.n	800a8de <_printf_common+0xb2>
 800a89c:	6823      	ldr	r3, [r4, #0]
 800a89e:	68e5      	ldr	r5, [r4, #12]
 800a8a0:	f8d9 2000 	ldr.w	r2, [r9]
 800a8a4:	f003 0306 	and.w	r3, r3, #6
 800a8a8:	2b04      	cmp	r3, #4
 800a8aa:	bf08      	it	eq
 800a8ac:	1aad      	subeq	r5, r5, r2
 800a8ae:	68a3      	ldr	r3, [r4, #8]
 800a8b0:	6922      	ldr	r2, [r4, #16]
 800a8b2:	bf0c      	ite	eq
 800a8b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8b8:	2500      	movne	r5, #0
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	bfc4      	itt	gt
 800a8be:	1a9b      	subgt	r3, r3, r2
 800a8c0:	18ed      	addgt	r5, r5, r3
 800a8c2:	f04f 0900 	mov.w	r9, #0
 800a8c6:	341a      	adds	r4, #26
 800a8c8:	454d      	cmp	r5, r9
 800a8ca:	d11a      	bne.n	800a902 <_printf_common+0xd6>
 800a8cc:	2000      	movs	r0, #0
 800a8ce:	e008      	b.n	800a8e2 <_printf_common+0xb6>
 800a8d0:	2301      	movs	r3, #1
 800a8d2:	4652      	mov	r2, sl
 800a8d4:	4639      	mov	r1, r7
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	47c0      	blx	r8
 800a8da:	3001      	adds	r0, #1
 800a8dc:	d103      	bne.n	800a8e6 <_printf_common+0xba>
 800a8de:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8e6:	3501      	adds	r5, #1
 800a8e8:	e7c3      	b.n	800a872 <_printf_common+0x46>
 800a8ea:	18e1      	adds	r1, r4, r3
 800a8ec:	1c5a      	adds	r2, r3, #1
 800a8ee:	2030      	movs	r0, #48	; 0x30
 800a8f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a8f4:	4422      	add	r2, r4
 800a8f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a8fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a8fe:	3302      	adds	r3, #2
 800a900:	e7c5      	b.n	800a88e <_printf_common+0x62>
 800a902:	2301      	movs	r3, #1
 800a904:	4622      	mov	r2, r4
 800a906:	4639      	mov	r1, r7
 800a908:	4630      	mov	r0, r6
 800a90a:	47c0      	blx	r8
 800a90c:	3001      	adds	r0, #1
 800a90e:	d0e6      	beq.n	800a8de <_printf_common+0xb2>
 800a910:	f109 0901 	add.w	r9, r9, #1
 800a914:	e7d8      	b.n	800a8c8 <_printf_common+0x9c>
	...

0800a918 <_printf_i>:
 800a918:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a91c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a920:	460c      	mov	r4, r1
 800a922:	7e09      	ldrb	r1, [r1, #24]
 800a924:	b085      	sub	sp, #20
 800a926:	296e      	cmp	r1, #110	; 0x6e
 800a928:	4617      	mov	r7, r2
 800a92a:	4606      	mov	r6, r0
 800a92c:	4698      	mov	r8, r3
 800a92e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a930:	f000 80b3 	beq.w	800aa9a <_printf_i+0x182>
 800a934:	d822      	bhi.n	800a97c <_printf_i+0x64>
 800a936:	2963      	cmp	r1, #99	; 0x63
 800a938:	d036      	beq.n	800a9a8 <_printf_i+0x90>
 800a93a:	d80a      	bhi.n	800a952 <_printf_i+0x3a>
 800a93c:	2900      	cmp	r1, #0
 800a93e:	f000 80b9 	beq.w	800aab4 <_printf_i+0x19c>
 800a942:	2958      	cmp	r1, #88	; 0x58
 800a944:	f000 8083 	beq.w	800aa4e <_printf_i+0x136>
 800a948:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a94c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a950:	e032      	b.n	800a9b8 <_printf_i+0xa0>
 800a952:	2964      	cmp	r1, #100	; 0x64
 800a954:	d001      	beq.n	800a95a <_printf_i+0x42>
 800a956:	2969      	cmp	r1, #105	; 0x69
 800a958:	d1f6      	bne.n	800a948 <_printf_i+0x30>
 800a95a:	6820      	ldr	r0, [r4, #0]
 800a95c:	6813      	ldr	r3, [r2, #0]
 800a95e:	0605      	lsls	r5, r0, #24
 800a960:	f103 0104 	add.w	r1, r3, #4
 800a964:	d52a      	bpl.n	800a9bc <_printf_i+0xa4>
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	6011      	str	r1, [r2, #0]
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	da03      	bge.n	800a976 <_printf_i+0x5e>
 800a96e:	222d      	movs	r2, #45	; 0x2d
 800a970:	425b      	negs	r3, r3
 800a972:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a976:	486f      	ldr	r0, [pc, #444]	; (800ab34 <_printf_i+0x21c>)
 800a978:	220a      	movs	r2, #10
 800a97a:	e039      	b.n	800a9f0 <_printf_i+0xd8>
 800a97c:	2973      	cmp	r1, #115	; 0x73
 800a97e:	f000 809d 	beq.w	800aabc <_printf_i+0x1a4>
 800a982:	d808      	bhi.n	800a996 <_printf_i+0x7e>
 800a984:	296f      	cmp	r1, #111	; 0x6f
 800a986:	d020      	beq.n	800a9ca <_printf_i+0xb2>
 800a988:	2970      	cmp	r1, #112	; 0x70
 800a98a:	d1dd      	bne.n	800a948 <_printf_i+0x30>
 800a98c:	6823      	ldr	r3, [r4, #0]
 800a98e:	f043 0320 	orr.w	r3, r3, #32
 800a992:	6023      	str	r3, [r4, #0]
 800a994:	e003      	b.n	800a99e <_printf_i+0x86>
 800a996:	2975      	cmp	r1, #117	; 0x75
 800a998:	d017      	beq.n	800a9ca <_printf_i+0xb2>
 800a99a:	2978      	cmp	r1, #120	; 0x78
 800a99c:	d1d4      	bne.n	800a948 <_printf_i+0x30>
 800a99e:	2378      	movs	r3, #120	; 0x78
 800a9a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a9a4:	4864      	ldr	r0, [pc, #400]	; (800ab38 <_printf_i+0x220>)
 800a9a6:	e055      	b.n	800aa54 <_printf_i+0x13c>
 800a9a8:	6813      	ldr	r3, [r2, #0]
 800a9aa:	1d19      	adds	r1, r3, #4
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	6011      	str	r1, [r2, #0]
 800a9b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9b8:	2301      	movs	r3, #1
 800a9ba:	e08c      	b.n	800aad6 <_printf_i+0x1be>
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	6011      	str	r1, [r2, #0]
 800a9c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a9c4:	bf18      	it	ne
 800a9c6:	b21b      	sxthne	r3, r3
 800a9c8:	e7cf      	b.n	800a96a <_printf_i+0x52>
 800a9ca:	6813      	ldr	r3, [r2, #0]
 800a9cc:	6825      	ldr	r5, [r4, #0]
 800a9ce:	1d18      	adds	r0, r3, #4
 800a9d0:	6010      	str	r0, [r2, #0]
 800a9d2:	0628      	lsls	r0, r5, #24
 800a9d4:	d501      	bpl.n	800a9da <_printf_i+0xc2>
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	e002      	b.n	800a9e0 <_printf_i+0xc8>
 800a9da:	0668      	lsls	r0, r5, #25
 800a9dc:	d5fb      	bpl.n	800a9d6 <_printf_i+0xbe>
 800a9de:	881b      	ldrh	r3, [r3, #0]
 800a9e0:	4854      	ldr	r0, [pc, #336]	; (800ab34 <_printf_i+0x21c>)
 800a9e2:	296f      	cmp	r1, #111	; 0x6f
 800a9e4:	bf14      	ite	ne
 800a9e6:	220a      	movne	r2, #10
 800a9e8:	2208      	moveq	r2, #8
 800a9ea:	2100      	movs	r1, #0
 800a9ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9f0:	6865      	ldr	r5, [r4, #4]
 800a9f2:	60a5      	str	r5, [r4, #8]
 800a9f4:	2d00      	cmp	r5, #0
 800a9f6:	f2c0 8095 	blt.w	800ab24 <_printf_i+0x20c>
 800a9fa:	6821      	ldr	r1, [r4, #0]
 800a9fc:	f021 0104 	bic.w	r1, r1, #4
 800aa00:	6021      	str	r1, [r4, #0]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d13d      	bne.n	800aa82 <_printf_i+0x16a>
 800aa06:	2d00      	cmp	r5, #0
 800aa08:	f040 808e 	bne.w	800ab28 <_printf_i+0x210>
 800aa0c:	4665      	mov	r5, ip
 800aa0e:	2a08      	cmp	r2, #8
 800aa10:	d10b      	bne.n	800aa2a <_printf_i+0x112>
 800aa12:	6823      	ldr	r3, [r4, #0]
 800aa14:	07db      	lsls	r3, r3, #31
 800aa16:	d508      	bpl.n	800aa2a <_printf_i+0x112>
 800aa18:	6923      	ldr	r3, [r4, #16]
 800aa1a:	6862      	ldr	r2, [r4, #4]
 800aa1c:	429a      	cmp	r2, r3
 800aa1e:	bfde      	ittt	le
 800aa20:	2330      	movle	r3, #48	; 0x30
 800aa22:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa26:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa2a:	ebac 0305 	sub.w	r3, ip, r5
 800aa2e:	6123      	str	r3, [r4, #16]
 800aa30:	f8cd 8000 	str.w	r8, [sp]
 800aa34:	463b      	mov	r3, r7
 800aa36:	aa03      	add	r2, sp, #12
 800aa38:	4621      	mov	r1, r4
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f7ff fef6 	bl	800a82c <_printf_common>
 800aa40:	3001      	adds	r0, #1
 800aa42:	d14d      	bne.n	800aae0 <_printf_i+0x1c8>
 800aa44:	f04f 30ff 	mov.w	r0, #4294967295
 800aa48:	b005      	add	sp, #20
 800aa4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa4e:	4839      	ldr	r0, [pc, #228]	; (800ab34 <_printf_i+0x21c>)
 800aa50:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800aa54:	6813      	ldr	r3, [r2, #0]
 800aa56:	6821      	ldr	r1, [r4, #0]
 800aa58:	1d1d      	adds	r5, r3, #4
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	6015      	str	r5, [r2, #0]
 800aa5e:	060a      	lsls	r2, r1, #24
 800aa60:	d50b      	bpl.n	800aa7a <_printf_i+0x162>
 800aa62:	07ca      	lsls	r2, r1, #31
 800aa64:	bf44      	itt	mi
 800aa66:	f041 0120 	orrmi.w	r1, r1, #32
 800aa6a:	6021      	strmi	r1, [r4, #0]
 800aa6c:	b91b      	cbnz	r3, 800aa76 <_printf_i+0x15e>
 800aa6e:	6822      	ldr	r2, [r4, #0]
 800aa70:	f022 0220 	bic.w	r2, r2, #32
 800aa74:	6022      	str	r2, [r4, #0]
 800aa76:	2210      	movs	r2, #16
 800aa78:	e7b7      	b.n	800a9ea <_printf_i+0xd2>
 800aa7a:	064d      	lsls	r5, r1, #25
 800aa7c:	bf48      	it	mi
 800aa7e:	b29b      	uxthmi	r3, r3
 800aa80:	e7ef      	b.n	800aa62 <_printf_i+0x14a>
 800aa82:	4665      	mov	r5, ip
 800aa84:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa88:	fb02 3311 	mls	r3, r2, r1, r3
 800aa8c:	5cc3      	ldrb	r3, [r0, r3]
 800aa8e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800aa92:	460b      	mov	r3, r1
 800aa94:	2900      	cmp	r1, #0
 800aa96:	d1f5      	bne.n	800aa84 <_printf_i+0x16c>
 800aa98:	e7b9      	b.n	800aa0e <_printf_i+0xf6>
 800aa9a:	6813      	ldr	r3, [r2, #0]
 800aa9c:	6825      	ldr	r5, [r4, #0]
 800aa9e:	6961      	ldr	r1, [r4, #20]
 800aaa0:	1d18      	adds	r0, r3, #4
 800aaa2:	6010      	str	r0, [r2, #0]
 800aaa4:	0628      	lsls	r0, r5, #24
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	d501      	bpl.n	800aaae <_printf_i+0x196>
 800aaaa:	6019      	str	r1, [r3, #0]
 800aaac:	e002      	b.n	800aab4 <_printf_i+0x19c>
 800aaae:	066a      	lsls	r2, r5, #25
 800aab0:	d5fb      	bpl.n	800aaaa <_printf_i+0x192>
 800aab2:	8019      	strh	r1, [r3, #0]
 800aab4:	2300      	movs	r3, #0
 800aab6:	6123      	str	r3, [r4, #16]
 800aab8:	4665      	mov	r5, ip
 800aaba:	e7b9      	b.n	800aa30 <_printf_i+0x118>
 800aabc:	6813      	ldr	r3, [r2, #0]
 800aabe:	1d19      	adds	r1, r3, #4
 800aac0:	6011      	str	r1, [r2, #0]
 800aac2:	681d      	ldr	r5, [r3, #0]
 800aac4:	6862      	ldr	r2, [r4, #4]
 800aac6:	2100      	movs	r1, #0
 800aac8:	4628      	mov	r0, r5
 800aaca:	f7f5 fb91 	bl	80001f0 <memchr>
 800aace:	b108      	cbz	r0, 800aad4 <_printf_i+0x1bc>
 800aad0:	1b40      	subs	r0, r0, r5
 800aad2:	6060      	str	r0, [r4, #4]
 800aad4:	6863      	ldr	r3, [r4, #4]
 800aad6:	6123      	str	r3, [r4, #16]
 800aad8:	2300      	movs	r3, #0
 800aada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aade:	e7a7      	b.n	800aa30 <_printf_i+0x118>
 800aae0:	6923      	ldr	r3, [r4, #16]
 800aae2:	462a      	mov	r2, r5
 800aae4:	4639      	mov	r1, r7
 800aae6:	4630      	mov	r0, r6
 800aae8:	47c0      	blx	r8
 800aaea:	3001      	adds	r0, #1
 800aaec:	d0aa      	beq.n	800aa44 <_printf_i+0x12c>
 800aaee:	6823      	ldr	r3, [r4, #0]
 800aaf0:	079b      	lsls	r3, r3, #30
 800aaf2:	d413      	bmi.n	800ab1c <_printf_i+0x204>
 800aaf4:	68e0      	ldr	r0, [r4, #12]
 800aaf6:	9b03      	ldr	r3, [sp, #12]
 800aaf8:	4298      	cmp	r0, r3
 800aafa:	bfb8      	it	lt
 800aafc:	4618      	movlt	r0, r3
 800aafe:	e7a3      	b.n	800aa48 <_printf_i+0x130>
 800ab00:	2301      	movs	r3, #1
 800ab02:	464a      	mov	r2, r9
 800ab04:	4639      	mov	r1, r7
 800ab06:	4630      	mov	r0, r6
 800ab08:	47c0      	blx	r8
 800ab0a:	3001      	adds	r0, #1
 800ab0c:	d09a      	beq.n	800aa44 <_printf_i+0x12c>
 800ab0e:	3501      	adds	r5, #1
 800ab10:	68e3      	ldr	r3, [r4, #12]
 800ab12:	9a03      	ldr	r2, [sp, #12]
 800ab14:	1a9b      	subs	r3, r3, r2
 800ab16:	42ab      	cmp	r3, r5
 800ab18:	dcf2      	bgt.n	800ab00 <_printf_i+0x1e8>
 800ab1a:	e7eb      	b.n	800aaf4 <_printf_i+0x1dc>
 800ab1c:	2500      	movs	r5, #0
 800ab1e:	f104 0919 	add.w	r9, r4, #25
 800ab22:	e7f5      	b.n	800ab10 <_printf_i+0x1f8>
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d1ac      	bne.n	800aa82 <_printf_i+0x16a>
 800ab28:	7803      	ldrb	r3, [r0, #0]
 800ab2a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab32:	e76c      	b.n	800aa0e <_printf_i+0xf6>
 800ab34:	08011b70 	.word	0x08011b70
 800ab38:	08011b81 	.word	0x08011b81

0800ab3c <_scanf_float>:
 800ab3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab40:	469a      	mov	sl, r3
 800ab42:	688b      	ldr	r3, [r1, #8]
 800ab44:	4616      	mov	r6, r2
 800ab46:	1e5a      	subs	r2, r3, #1
 800ab48:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ab4c:	b087      	sub	sp, #28
 800ab4e:	bf83      	ittte	hi
 800ab50:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ab54:	189b      	addhi	r3, r3, r2
 800ab56:	9301      	strhi	r3, [sp, #4]
 800ab58:	2300      	movls	r3, #0
 800ab5a:	bf86      	itte	hi
 800ab5c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ab60:	608b      	strhi	r3, [r1, #8]
 800ab62:	9301      	strls	r3, [sp, #4]
 800ab64:	680b      	ldr	r3, [r1, #0]
 800ab66:	4688      	mov	r8, r1
 800ab68:	f04f 0b00 	mov.w	fp, #0
 800ab6c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ab70:	f848 3b1c 	str.w	r3, [r8], #28
 800ab74:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800ab78:	4607      	mov	r7, r0
 800ab7a:	460c      	mov	r4, r1
 800ab7c:	4645      	mov	r5, r8
 800ab7e:	465a      	mov	r2, fp
 800ab80:	46d9      	mov	r9, fp
 800ab82:	f8cd b008 	str.w	fp, [sp, #8]
 800ab86:	68a1      	ldr	r1, [r4, #8]
 800ab88:	b181      	cbz	r1, 800abac <_scanf_float+0x70>
 800ab8a:	6833      	ldr	r3, [r6, #0]
 800ab8c:	781b      	ldrb	r3, [r3, #0]
 800ab8e:	2b49      	cmp	r3, #73	; 0x49
 800ab90:	d071      	beq.n	800ac76 <_scanf_float+0x13a>
 800ab92:	d84d      	bhi.n	800ac30 <_scanf_float+0xf4>
 800ab94:	2b39      	cmp	r3, #57	; 0x39
 800ab96:	d840      	bhi.n	800ac1a <_scanf_float+0xde>
 800ab98:	2b31      	cmp	r3, #49	; 0x31
 800ab9a:	f080 8088 	bcs.w	800acae <_scanf_float+0x172>
 800ab9e:	2b2d      	cmp	r3, #45	; 0x2d
 800aba0:	f000 8090 	beq.w	800acc4 <_scanf_float+0x188>
 800aba4:	d815      	bhi.n	800abd2 <_scanf_float+0x96>
 800aba6:	2b2b      	cmp	r3, #43	; 0x2b
 800aba8:	f000 808c 	beq.w	800acc4 <_scanf_float+0x188>
 800abac:	f1b9 0f00 	cmp.w	r9, #0
 800abb0:	d003      	beq.n	800abba <_scanf_float+0x7e>
 800abb2:	6823      	ldr	r3, [r4, #0]
 800abb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abb8:	6023      	str	r3, [r4, #0]
 800abba:	3a01      	subs	r2, #1
 800abbc:	2a01      	cmp	r2, #1
 800abbe:	f200 80ea 	bhi.w	800ad96 <_scanf_float+0x25a>
 800abc2:	4545      	cmp	r5, r8
 800abc4:	f200 80dc 	bhi.w	800ad80 <_scanf_float+0x244>
 800abc8:	2601      	movs	r6, #1
 800abca:	4630      	mov	r0, r6
 800abcc:	b007      	add	sp, #28
 800abce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abd2:	2b2e      	cmp	r3, #46	; 0x2e
 800abd4:	f000 809f 	beq.w	800ad16 <_scanf_float+0x1da>
 800abd8:	2b30      	cmp	r3, #48	; 0x30
 800abda:	d1e7      	bne.n	800abac <_scanf_float+0x70>
 800abdc:	6820      	ldr	r0, [r4, #0]
 800abde:	f410 7f80 	tst.w	r0, #256	; 0x100
 800abe2:	d064      	beq.n	800acae <_scanf_float+0x172>
 800abe4:	9b01      	ldr	r3, [sp, #4]
 800abe6:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800abea:	6020      	str	r0, [r4, #0]
 800abec:	f109 0901 	add.w	r9, r9, #1
 800abf0:	b11b      	cbz	r3, 800abfa <_scanf_float+0xbe>
 800abf2:	3b01      	subs	r3, #1
 800abf4:	3101      	adds	r1, #1
 800abf6:	9301      	str	r3, [sp, #4]
 800abf8:	60a1      	str	r1, [r4, #8]
 800abfa:	68a3      	ldr	r3, [r4, #8]
 800abfc:	3b01      	subs	r3, #1
 800abfe:	60a3      	str	r3, [r4, #8]
 800ac00:	6923      	ldr	r3, [r4, #16]
 800ac02:	3301      	adds	r3, #1
 800ac04:	6123      	str	r3, [r4, #16]
 800ac06:	6873      	ldr	r3, [r6, #4]
 800ac08:	3b01      	subs	r3, #1
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	6073      	str	r3, [r6, #4]
 800ac0e:	f340 80ac 	ble.w	800ad6a <_scanf_float+0x22e>
 800ac12:	6833      	ldr	r3, [r6, #0]
 800ac14:	3301      	adds	r3, #1
 800ac16:	6033      	str	r3, [r6, #0]
 800ac18:	e7b5      	b.n	800ab86 <_scanf_float+0x4a>
 800ac1a:	2b45      	cmp	r3, #69	; 0x45
 800ac1c:	f000 8085 	beq.w	800ad2a <_scanf_float+0x1ee>
 800ac20:	2b46      	cmp	r3, #70	; 0x46
 800ac22:	d06a      	beq.n	800acfa <_scanf_float+0x1be>
 800ac24:	2b41      	cmp	r3, #65	; 0x41
 800ac26:	d1c1      	bne.n	800abac <_scanf_float+0x70>
 800ac28:	2a01      	cmp	r2, #1
 800ac2a:	d1bf      	bne.n	800abac <_scanf_float+0x70>
 800ac2c:	2202      	movs	r2, #2
 800ac2e:	e046      	b.n	800acbe <_scanf_float+0x182>
 800ac30:	2b65      	cmp	r3, #101	; 0x65
 800ac32:	d07a      	beq.n	800ad2a <_scanf_float+0x1ee>
 800ac34:	d818      	bhi.n	800ac68 <_scanf_float+0x12c>
 800ac36:	2b54      	cmp	r3, #84	; 0x54
 800ac38:	d066      	beq.n	800ad08 <_scanf_float+0x1cc>
 800ac3a:	d811      	bhi.n	800ac60 <_scanf_float+0x124>
 800ac3c:	2b4e      	cmp	r3, #78	; 0x4e
 800ac3e:	d1b5      	bne.n	800abac <_scanf_float+0x70>
 800ac40:	2a00      	cmp	r2, #0
 800ac42:	d146      	bne.n	800acd2 <_scanf_float+0x196>
 800ac44:	f1b9 0f00 	cmp.w	r9, #0
 800ac48:	d145      	bne.n	800acd6 <_scanf_float+0x19a>
 800ac4a:	6821      	ldr	r1, [r4, #0]
 800ac4c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ac50:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ac54:	d13f      	bne.n	800acd6 <_scanf_float+0x19a>
 800ac56:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ac5a:	6021      	str	r1, [r4, #0]
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	e02e      	b.n	800acbe <_scanf_float+0x182>
 800ac60:	2b59      	cmp	r3, #89	; 0x59
 800ac62:	d01e      	beq.n	800aca2 <_scanf_float+0x166>
 800ac64:	2b61      	cmp	r3, #97	; 0x61
 800ac66:	e7de      	b.n	800ac26 <_scanf_float+0xea>
 800ac68:	2b6e      	cmp	r3, #110	; 0x6e
 800ac6a:	d0e9      	beq.n	800ac40 <_scanf_float+0x104>
 800ac6c:	d815      	bhi.n	800ac9a <_scanf_float+0x15e>
 800ac6e:	2b66      	cmp	r3, #102	; 0x66
 800ac70:	d043      	beq.n	800acfa <_scanf_float+0x1be>
 800ac72:	2b69      	cmp	r3, #105	; 0x69
 800ac74:	d19a      	bne.n	800abac <_scanf_float+0x70>
 800ac76:	f1bb 0f00 	cmp.w	fp, #0
 800ac7a:	d138      	bne.n	800acee <_scanf_float+0x1b2>
 800ac7c:	f1b9 0f00 	cmp.w	r9, #0
 800ac80:	d197      	bne.n	800abb2 <_scanf_float+0x76>
 800ac82:	6821      	ldr	r1, [r4, #0]
 800ac84:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ac88:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ac8c:	d195      	bne.n	800abba <_scanf_float+0x7e>
 800ac8e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ac92:	6021      	str	r1, [r4, #0]
 800ac94:	f04f 0b01 	mov.w	fp, #1
 800ac98:	e011      	b.n	800acbe <_scanf_float+0x182>
 800ac9a:	2b74      	cmp	r3, #116	; 0x74
 800ac9c:	d034      	beq.n	800ad08 <_scanf_float+0x1cc>
 800ac9e:	2b79      	cmp	r3, #121	; 0x79
 800aca0:	d184      	bne.n	800abac <_scanf_float+0x70>
 800aca2:	f1bb 0f07 	cmp.w	fp, #7
 800aca6:	d181      	bne.n	800abac <_scanf_float+0x70>
 800aca8:	f04f 0b08 	mov.w	fp, #8
 800acac:	e007      	b.n	800acbe <_scanf_float+0x182>
 800acae:	eb12 0f0b 	cmn.w	r2, fp
 800acb2:	f47f af7b 	bne.w	800abac <_scanf_float+0x70>
 800acb6:	6821      	ldr	r1, [r4, #0]
 800acb8:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800acbc:	6021      	str	r1, [r4, #0]
 800acbe:	702b      	strb	r3, [r5, #0]
 800acc0:	3501      	adds	r5, #1
 800acc2:	e79a      	b.n	800abfa <_scanf_float+0xbe>
 800acc4:	6821      	ldr	r1, [r4, #0]
 800acc6:	0608      	lsls	r0, r1, #24
 800acc8:	f57f af70 	bpl.w	800abac <_scanf_float+0x70>
 800accc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800acd0:	e7f4      	b.n	800acbc <_scanf_float+0x180>
 800acd2:	2a02      	cmp	r2, #2
 800acd4:	d047      	beq.n	800ad66 <_scanf_float+0x22a>
 800acd6:	f1bb 0f01 	cmp.w	fp, #1
 800acda:	d003      	beq.n	800ace4 <_scanf_float+0x1a8>
 800acdc:	f1bb 0f04 	cmp.w	fp, #4
 800ace0:	f47f af64 	bne.w	800abac <_scanf_float+0x70>
 800ace4:	f10b 0b01 	add.w	fp, fp, #1
 800ace8:	fa5f fb8b 	uxtb.w	fp, fp
 800acec:	e7e7      	b.n	800acbe <_scanf_float+0x182>
 800acee:	f1bb 0f03 	cmp.w	fp, #3
 800acf2:	d0f7      	beq.n	800ace4 <_scanf_float+0x1a8>
 800acf4:	f1bb 0f05 	cmp.w	fp, #5
 800acf8:	e7f2      	b.n	800ace0 <_scanf_float+0x1a4>
 800acfa:	f1bb 0f02 	cmp.w	fp, #2
 800acfe:	f47f af55 	bne.w	800abac <_scanf_float+0x70>
 800ad02:	f04f 0b03 	mov.w	fp, #3
 800ad06:	e7da      	b.n	800acbe <_scanf_float+0x182>
 800ad08:	f1bb 0f06 	cmp.w	fp, #6
 800ad0c:	f47f af4e 	bne.w	800abac <_scanf_float+0x70>
 800ad10:	f04f 0b07 	mov.w	fp, #7
 800ad14:	e7d3      	b.n	800acbe <_scanf_float+0x182>
 800ad16:	6821      	ldr	r1, [r4, #0]
 800ad18:	0588      	lsls	r0, r1, #22
 800ad1a:	f57f af47 	bpl.w	800abac <_scanf_float+0x70>
 800ad1e:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800ad22:	6021      	str	r1, [r4, #0]
 800ad24:	f8cd 9008 	str.w	r9, [sp, #8]
 800ad28:	e7c9      	b.n	800acbe <_scanf_float+0x182>
 800ad2a:	6821      	ldr	r1, [r4, #0]
 800ad2c:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800ad30:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800ad34:	d006      	beq.n	800ad44 <_scanf_float+0x208>
 800ad36:	0548      	lsls	r0, r1, #21
 800ad38:	f57f af38 	bpl.w	800abac <_scanf_float+0x70>
 800ad3c:	f1b9 0f00 	cmp.w	r9, #0
 800ad40:	f43f af3b 	beq.w	800abba <_scanf_float+0x7e>
 800ad44:	0588      	lsls	r0, r1, #22
 800ad46:	bf58      	it	pl
 800ad48:	9802      	ldrpl	r0, [sp, #8]
 800ad4a:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ad4e:	bf58      	it	pl
 800ad50:	eba9 0000 	subpl.w	r0, r9, r0
 800ad54:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ad58:	bf58      	it	pl
 800ad5a:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ad5e:	6021      	str	r1, [r4, #0]
 800ad60:	f04f 0900 	mov.w	r9, #0
 800ad64:	e7ab      	b.n	800acbe <_scanf_float+0x182>
 800ad66:	2203      	movs	r2, #3
 800ad68:	e7a9      	b.n	800acbe <_scanf_float+0x182>
 800ad6a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ad6e:	9205      	str	r2, [sp, #20]
 800ad70:	4631      	mov	r1, r6
 800ad72:	4638      	mov	r0, r7
 800ad74:	4798      	blx	r3
 800ad76:	9a05      	ldr	r2, [sp, #20]
 800ad78:	2800      	cmp	r0, #0
 800ad7a:	f43f af04 	beq.w	800ab86 <_scanf_float+0x4a>
 800ad7e:	e715      	b.n	800abac <_scanf_float+0x70>
 800ad80:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad84:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ad88:	4632      	mov	r2, r6
 800ad8a:	4638      	mov	r0, r7
 800ad8c:	4798      	blx	r3
 800ad8e:	6923      	ldr	r3, [r4, #16]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	6123      	str	r3, [r4, #16]
 800ad94:	e715      	b.n	800abc2 <_scanf_float+0x86>
 800ad96:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ad9a:	2b06      	cmp	r3, #6
 800ad9c:	d80a      	bhi.n	800adb4 <_scanf_float+0x278>
 800ad9e:	f1bb 0f02 	cmp.w	fp, #2
 800ada2:	d968      	bls.n	800ae76 <_scanf_float+0x33a>
 800ada4:	f1ab 0b03 	sub.w	fp, fp, #3
 800ada8:	fa5f fb8b 	uxtb.w	fp, fp
 800adac:	eba5 0b0b 	sub.w	fp, r5, fp
 800adb0:	455d      	cmp	r5, fp
 800adb2:	d14b      	bne.n	800ae4c <_scanf_float+0x310>
 800adb4:	6823      	ldr	r3, [r4, #0]
 800adb6:	05da      	lsls	r2, r3, #23
 800adb8:	d51f      	bpl.n	800adfa <_scanf_float+0x2be>
 800adba:	055b      	lsls	r3, r3, #21
 800adbc:	d468      	bmi.n	800ae90 <_scanf_float+0x354>
 800adbe:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800adc2:	6923      	ldr	r3, [r4, #16]
 800adc4:	2965      	cmp	r1, #101	; 0x65
 800adc6:	f103 33ff 	add.w	r3, r3, #4294967295
 800adca:	f105 3bff 	add.w	fp, r5, #4294967295
 800adce:	6123      	str	r3, [r4, #16]
 800add0:	d00d      	beq.n	800adee <_scanf_float+0x2b2>
 800add2:	2945      	cmp	r1, #69	; 0x45
 800add4:	d00b      	beq.n	800adee <_scanf_float+0x2b2>
 800add6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800adda:	4632      	mov	r2, r6
 800addc:	4638      	mov	r0, r7
 800adde:	4798      	blx	r3
 800ade0:	6923      	ldr	r3, [r4, #16]
 800ade2:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ade6:	3b01      	subs	r3, #1
 800ade8:	f1a5 0b02 	sub.w	fp, r5, #2
 800adec:	6123      	str	r3, [r4, #16]
 800adee:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800adf2:	4632      	mov	r2, r6
 800adf4:	4638      	mov	r0, r7
 800adf6:	4798      	blx	r3
 800adf8:	465d      	mov	r5, fp
 800adfa:	6826      	ldr	r6, [r4, #0]
 800adfc:	f016 0610 	ands.w	r6, r6, #16
 800ae00:	d17a      	bne.n	800aef8 <_scanf_float+0x3bc>
 800ae02:	702e      	strb	r6, [r5, #0]
 800ae04:	6823      	ldr	r3, [r4, #0]
 800ae06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ae0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae0e:	d142      	bne.n	800ae96 <_scanf_float+0x35a>
 800ae10:	9b02      	ldr	r3, [sp, #8]
 800ae12:	eba9 0303 	sub.w	r3, r9, r3
 800ae16:	425a      	negs	r2, r3
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d149      	bne.n	800aeb0 <_scanf_float+0x374>
 800ae1c:	2200      	movs	r2, #0
 800ae1e:	4641      	mov	r1, r8
 800ae20:	4638      	mov	r0, r7
 800ae22:	f000 ffb5 	bl	800bd90 <_strtod_r>
 800ae26:	6825      	ldr	r5, [r4, #0]
 800ae28:	f8da 3000 	ldr.w	r3, [sl]
 800ae2c:	f015 0f02 	tst.w	r5, #2
 800ae30:	f103 0204 	add.w	r2, r3, #4
 800ae34:	ec59 8b10 	vmov	r8, r9, d0
 800ae38:	f8ca 2000 	str.w	r2, [sl]
 800ae3c:	d043      	beq.n	800aec6 <_scanf_float+0x38a>
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	e9c3 8900 	strd	r8, r9, [r3]
 800ae44:	68e3      	ldr	r3, [r4, #12]
 800ae46:	3301      	adds	r3, #1
 800ae48:	60e3      	str	r3, [r4, #12]
 800ae4a:	e6be      	b.n	800abca <_scanf_float+0x8e>
 800ae4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ae50:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ae54:	4632      	mov	r2, r6
 800ae56:	4638      	mov	r0, r7
 800ae58:	4798      	blx	r3
 800ae5a:	6923      	ldr	r3, [r4, #16]
 800ae5c:	3b01      	subs	r3, #1
 800ae5e:	6123      	str	r3, [r4, #16]
 800ae60:	e7a6      	b.n	800adb0 <_scanf_float+0x274>
 800ae62:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ae66:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ae6a:	4632      	mov	r2, r6
 800ae6c:	4638      	mov	r0, r7
 800ae6e:	4798      	blx	r3
 800ae70:	6923      	ldr	r3, [r4, #16]
 800ae72:	3b01      	subs	r3, #1
 800ae74:	6123      	str	r3, [r4, #16]
 800ae76:	4545      	cmp	r5, r8
 800ae78:	d8f3      	bhi.n	800ae62 <_scanf_float+0x326>
 800ae7a:	e6a5      	b.n	800abc8 <_scanf_float+0x8c>
 800ae7c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ae80:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ae84:	4632      	mov	r2, r6
 800ae86:	4638      	mov	r0, r7
 800ae88:	4798      	blx	r3
 800ae8a:	6923      	ldr	r3, [r4, #16]
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	6123      	str	r3, [r4, #16]
 800ae90:	4545      	cmp	r5, r8
 800ae92:	d8f3      	bhi.n	800ae7c <_scanf_float+0x340>
 800ae94:	e698      	b.n	800abc8 <_scanf_float+0x8c>
 800ae96:	9b03      	ldr	r3, [sp, #12]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d0bf      	beq.n	800ae1c <_scanf_float+0x2e0>
 800ae9c:	9904      	ldr	r1, [sp, #16]
 800ae9e:	230a      	movs	r3, #10
 800aea0:	4632      	mov	r2, r6
 800aea2:	3101      	adds	r1, #1
 800aea4:	4638      	mov	r0, r7
 800aea6:	f000 ffff 	bl	800bea8 <_strtol_r>
 800aeaa:	9b03      	ldr	r3, [sp, #12]
 800aeac:	9d04      	ldr	r5, [sp, #16]
 800aeae:	1ac2      	subs	r2, r0, r3
 800aeb0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800aeb4:	429d      	cmp	r5, r3
 800aeb6:	bf28      	it	cs
 800aeb8:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800aebc:	490f      	ldr	r1, [pc, #60]	; (800aefc <_scanf_float+0x3c0>)
 800aebe:	4628      	mov	r0, r5
 800aec0:	f000 f8b0 	bl	800b024 <siprintf>
 800aec4:	e7aa      	b.n	800ae1c <_scanf_float+0x2e0>
 800aec6:	f015 0504 	ands.w	r5, r5, #4
 800aeca:	d1b8      	bne.n	800ae3e <_scanf_float+0x302>
 800aecc:	681f      	ldr	r7, [r3, #0]
 800aece:	ee10 2a10 	vmov	r2, s0
 800aed2:	464b      	mov	r3, r9
 800aed4:	ee10 0a10 	vmov	r0, s0
 800aed8:	4649      	mov	r1, r9
 800aeda:	f7f5 fe2f 	bl	8000b3c <__aeabi_dcmpun>
 800aede:	b128      	cbz	r0, 800aeec <_scanf_float+0x3b0>
 800aee0:	4628      	mov	r0, r5
 800aee2:	f000 f899 	bl	800b018 <nanf>
 800aee6:	ed87 0a00 	vstr	s0, [r7]
 800aeea:	e7ab      	b.n	800ae44 <_scanf_float+0x308>
 800aeec:	4640      	mov	r0, r8
 800aeee:	4649      	mov	r1, r9
 800aef0:	f7f5 fe82 	bl	8000bf8 <__aeabi_d2f>
 800aef4:	6038      	str	r0, [r7, #0]
 800aef6:	e7a5      	b.n	800ae44 <_scanf_float+0x308>
 800aef8:	2600      	movs	r6, #0
 800aefa:	e666      	b.n	800abca <_scanf_float+0x8e>
 800aefc:	08011b92 	.word	0x08011b92

0800af00 <iprintf>:
 800af00:	b40f      	push	{r0, r1, r2, r3}
 800af02:	4b0a      	ldr	r3, [pc, #40]	; (800af2c <iprintf+0x2c>)
 800af04:	b513      	push	{r0, r1, r4, lr}
 800af06:	681c      	ldr	r4, [r3, #0]
 800af08:	b124      	cbz	r4, 800af14 <iprintf+0x14>
 800af0a:	69a3      	ldr	r3, [r4, #24]
 800af0c:	b913      	cbnz	r3, 800af14 <iprintf+0x14>
 800af0e:	4620      	mov	r0, r4
 800af10:	f001 fff2 	bl	800cef8 <__sinit>
 800af14:	ab05      	add	r3, sp, #20
 800af16:	9a04      	ldr	r2, [sp, #16]
 800af18:	68a1      	ldr	r1, [r4, #8]
 800af1a:	9301      	str	r3, [sp, #4]
 800af1c:	4620      	mov	r0, r4
 800af1e:	f003 fb85 	bl	800e62c <_vfiprintf_r>
 800af22:	b002      	add	sp, #8
 800af24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800af28:	b004      	add	sp, #16
 800af2a:	4770      	bx	lr
 800af2c:	200001e8 	.word	0x200001e8

0800af30 <_puts_r>:
 800af30:	b570      	push	{r4, r5, r6, lr}
 800af32:	460e      	mov	r6, r1
 800af34:	4605      	mov	r5, r0
 800af36:	b118      	cbz	r0, 800af40 <_puts_r+0x10>
 800af38:	6983      	ldr	r3, [r0, #24]
 800af3a:	b90b      	cbnz	r3, 800af40 <_puts_r+0x10>
 800af3c:	f001 ffdc 	bl	800cef8 <__sinit>
 800af40:	69ab      	ldr	r3, [r5, #24]
 800af42:	68ac      	ldr	r4, [r5, #8]
 800af44:	b913      	cbnz	r3, 800af4c <_puts_r+0x1c>
 800af46:	4628      	mov	r0, r5
 800af48:	f001 ffd6 	bl	800cef8 <__sinit>
 800af4c:	4b23      	ldr	r3, [pc, #140]	; (800afdc <_puts_r+0xac>)
 800af4e:	429c      	cmp	r4, r3
 800af50:	d117      	bne.n	800af82 <_puts_r+0x52>
 800af52:	686c      	ldr	r4, [r5, #4]
 800af54:	89a3      	ldrh	r3, [r4, #12]
 800af56:	071b      	lsls	r3, r3, #28
 800af58:	d51d      	bpl.n	800af96 <_puts_r+0x66>
 800af5a:	6923      	ldr	r3, [r4, #16]
 800af5c:	b1db      	cbz	r3, 800af96 <_puts_r+0x66>
 800af5e:	3e01      	subs	r6, #1
 800af60:	68a3      	ldr	r3, [r4, #8]
 800af62:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af66:	3b01      	subs	r3, #1
 800af68:	60a3      	str	r3, [r4, #8]
 800af6a:	b9e9      	cbnz	r1, 800afa8 <_puts_r+0x78>
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	da2e      	bge.n	800afce <_puts_r+0x9e>
 800af70:	4622      	mov	r2, r4
 800af72:	210a      	movs	r1, #10
 800af74:	4628      	mov	r0, r5
 800af76:	f000 ffa9 	bl	800becc <__swbuf_r>
 800af7a:	3001      	adds	r0, #1
 800af7c:	d011      	beq.n	800afa2 <_puts_r+0x72>
 800af7e:	200a      	movs	r0, #10
 800af80:	e011      	b.n	800afa6 <_puts_r+0x76>
 800af82:	4b17      	ldr	r3, [pc, #92]	; (800afe0 <_puts_r+0xb0>)
 800af84:	429c      	cmp	r4, r3
 800af86:	d101      	bne.n	800af8c <_puts_r+0x5c>
 800af88:	68ac      	ldr	r4, [r5, #8]
 800af8a:	e7e3      	b.n	800af54 <_puts_r+0x24>
 800af8c:	4b15      	ldr	r3, [pc, #84]	; (800afe4 <_puts_r+0xb4>)
 800af8e:	429c      	cmp	r4, r3
 800af90:	bf08      	it	eq
 800af92:	68ec      	ldreq	r4, [r5, #12]
 800af94:	e7de      	b.n	800af54 <_puts_r+0x24>
 800af96:	4621      	mov	r1, r4
 800af98:	4628      	mov	r0, r5
 800af9a:	f000 fffb 	bl	800bf94 <__swsetup_r>
 800af9e:	2800      	cmp	r0, #0
 800afa0:	d0dd      	beq.n	800af5e <_puts_r+0x2e>
 800afa2:	f04f 30ff 	mov.w	r0, #4294967295
 800afa6:	bd70      	pop	{r4, r5, r6, pc}
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	da04      	bge.n	800afb6 <_puts_r+0x86>
 800afac:	69a2      	ldr	r2, [r4, #24]
 800afae:	429a      	cmp	r2, r3
 800afb0:	dc06      	bgt.n	800afc0 <_puts_r+0x90>
 800afb2:	290a      	cmp	r1, #10
 800afb4:	d004      	beq.n	800afc0 <_puts_r+0x90>
 800afb6:	6823      	ldr	r3, [r4, #0]
 800afb8:	1c5a      	adds	r2, r3, #1
 800afba:	6022      	str	r2, [r4, #0]
 800afbc:	7019      	strb	r1, [r3, #0]
 800afbe:	e7cf      	b.n	800af60 <_puts_r+0x30>
 800afc0:	4622      	mov	r2, r4
 800afc2:	4628      	mov	r0, r5
 800afc4:	f000 ff82 	bl	800becc <__swbuf_r>
 800afc8:	3001      	adds	r0, #1
 800afca:	d1c9      	bne.n	800af60 <_puts_r+0x30>
 800afcc:	e7e9      	b.n	800afa2 <_puts_r+0x72>
 800afce:	6823      	ldr	r3, [r4, #0]
 800afd0:	200a      	movs	r0, #10
 800afd2:	1c5a      	adds	r2, r3, #1
 800afd4:	6022      	str	r2, [r4, #0]
 800afd6:	7018      	strb	r0, [r3, #0]
 800afd8:	e7e5      	b.n	800afa6 <_puts_r+0x76>
 800afda:	bf00      	nop
 800afdc:	08011c18 	.word	0x08011c18
 800afe0:	08011c38 	.word	0x08011c38
 800afe4:	08011bf8 	.word	0x08011bf8

0800afe8 <puts>:
 800afe8:	4b02      	ldr	r3, [pc, #8]	; (800aff4 <puts+0xc>)
 800afea:	4601      	mov	r1, r0
 800afec:	6818      	ldr	r0, [r3, #0]
 800afee:	f7ff bf9f 	b.w	800af30 <_puts_r>
 800aff2:	bf00      	nop
 800aff4:	200001e8 	.word	0x200001e8

0800aff8 <_sbrk_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4c06      	ldr	r4, [pc, #24]	; (800b014 <_sbrk_r+0x1c>)
 800affc:	2300      	movs	r3, #0
 800affe:	4605      	mov	r5, r0
 800b000:	4608      	mov	r0, r1
 800b002:	6023      	str	r3, [r4, #0]
 800b004:	f7f7 f892 	bl	800212c <_sbrk>
 800b008:	1c43      	adds	r3, r0, #1
 800b00a:	d102      	bne.n	800b012 <_sbrk_r+0x1a>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	b103      	cbz	r3, 800b012 <_sbrk_r+0x1a>
 800b010:	602b      	str	r3, [r5, #0]
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	200010a8 	.word	0x200010a8

0800b018 <nanf>:
 800b018:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b020 <nanf+0x8>
 800b01c:	4770      	bx	lr
 800b01e:	bf00      	nop
 800b020:	7fc00000 	.word	0x7fc00000

0800b024 <siprintf>:
 800b024:	b40e      	push	{r1, r2, r3}
 800b026:	b500      	push	{lr}
 800b028:	b09c      	sub	sp, #112	; 0x70
 800b02a:	ab1d      	add	r3, sp, #116	; 0x74
 800b02c:	9002      	str	r0, [sp, #8]
 800b02e:	9006      	str	r0, [sp, #24]
 800b030:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b034:	4809      	ldr	r0, [pc, #36]	; (800b05c <siprintf+0x38>)
 800b036:	9107      	str	r1, [sp, #28]
 800b038:	9104      	str	r1, [sp, #16]
 800b03a:	4909      	ldr	r1, [pc, #36]	; (800b060 <siprintf+0x3c>)
 800b03c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b040:	9105      	str	r1, [sp, #20]
 800b042:	6800      	ldr	r0, [r0, #0]
 800b044:	9301      	str	r3, [sp, #4]
 800b046:	a902      	add	r1, sp, #8
 800b048:	f003 f824 	bl	800e094 <_svfiprintf_r>
 800b04c:	9b02      	ldr	r3, [sp, #8]
 800b04e:	2200      	movs	r2, #0
 800b050:	701a      	strb	r2, [r3, #0]
 800b052:	b01c      	add	sp, #112	; 0x70
 800b054:	f85d eb04 	ldr.w	lr, [sp], #4
 800b058:	b003      	add	sp, #12
 800b05a:	4770      	bx	lr
 800b05c:	200001e8 	.word	0x200001e8
 800b060:	ffff0208 	.word	0xffff0208

0800b064 <siscanf>:
 800b064:	b40e      	push	{r1, r2, r3}
 800b066:	b530      	push	{r4, r5, lr}
 800b068:	b09c      	sub	sp, #112	; 0x70
 800b06a:	ac1f      	add	r4, sp, #124	; 0x7c
 800b06c:	f44f 7201 	mov.w	r2, #516	; 0x204
 800b070:	f854 5b04 	ldr.w	r5, [r4], #4
 800b074:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b078:	9002      	str	r0, [sp, #8]
 800b07a:	9006      	str	r0, [sp, #24]
 800b07c:	f7f5 f8b0 	bl	80001e0 <strlen>
 800b080:	4b0b      	ldr	r3, [pc, #44]	; (800b0b0 <siscanf+0x4c>)
 800b082:	9003      	str	r0, [sp, #12]
 800b084:	9007      	str	r0, [sp, #28]
 800b086:	930b      	str	r3, [sp, #44]	; 0x2c
 800b088:	480a      	ldr	r0, [pc, #40]	; (800b0b4 <siscanf+0x50>)
 800b08a:	9401      	str	r4, [sp, #4]
 800b08c:	2300      	movs	r3, #0
 800b08e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b090:	9314      	str	r3, [sp, #80]	; 0x50
 800b092:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b096:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b09a:	462a      	mov	r2, r5
 800b09c:	4623      	mov	r3, r4
 800b09e:	a902      	add	r1, sp, #8
 800b0a0:	6800      	ldr	r0, [r0, #0]
 800b0a2:	f003 f949 	bl	800e338 <__ssvfiscanf_r>
 800b0a6:	b01c      	add	sp, #112	; 0x70
 800b0a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0ac:	b003      	add	sp, #12
 800b0ae:	4770      	bx	lr
 800b0b0:	0800b0db 	.word	0x0800b0db
 800b0b4:	200001e8 	.word	0x200001e8

0800b0b8 <__sread>:
 800b0b8:	b510      	push	{r4, lr}
 800b0ba:	460c      	mov	r4, r1
 800b0bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c0:	f003 fd22 	bl	800eb08 <_read_r>
 800b0c4:	2800      	cmp	r0, #0
 800b0c6:	bfab      	itete	ge
 800b0c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b0ca:	89a3      	ldrhlt	r3, [r4, #12]
 800b0cc:	181b      	addge	r3, r3, r0
 800b0ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b0d2:	bfac      	ite	ge
 800b0d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800b0d6:	81a3      	strhlt	r3, [r4, #12]
 800b0d8:	bd10      	pop	{r4, pc}

0800b0da <__seofread>:
 800b0da:	2000      	movs	r0, #0
 800b0dc:	4770      	bx	lr

0800b0de <__swrite>:
 800b0de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0e2:	461f      	mov	r7, r3
 800b0e4:	898b      	ldrh	r3, [r1, #12]
 800b0e6:	05db      	lsls	r3, r3, #23
 800b0e8:	4605      	mov	r5, r0
 800b0ea:	460c      	mov	r4, r1
 800b0ec:	4616      	mov	r6, r2
 800b0ee:	d505      	bpl.n	800b0fc <__swrite+0x1e>
 800b0f0:	2302      	movs	r3, #2
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0f8:	f002 fad0 	bl	800d69c <_lseek_r>
 800b0fc:	89a3      	ldrh	r3, [r4, #12]
 800b0fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b106:	81a3      	strh	r3, [r4, #12]
 800b108:	4632      	mov	r2, r6
 800b10a:	463b      	mov	r3, r7
 800b10c:	4628      	mov	r0, r5
 800b10e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b112:	f000 bf2d 	b.w	800bf70 <_write_r>

0800b116 <__sseek>:
 800b116:	b510      	push	{r4, lr}
 800b118:	460c      	mov	r4, r1
 800b11a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b11e:	f002 fabd 	bl	800d69c <_lseek_r>
 800b122:	1c43      	adds	r3, r0, #1
 800b124:	89a3      	ldrh	r3, [r4, #12]
 800b126:	bf15      	itete	ne
 800b128:	6560      	strne	r0, [r4, #84]	; 0x54
 800b12a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b12e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b132:	81a3      	strheq	r3, [r4, #12]
 800b134:	bf18      	it	ne
 800b136:	81a3      	strhne	r3, [r4, #12]
 800b138:	bd10      	pop	{r4, pc}

0800b13a <__sclose>:
 800b13a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b13e:	f000 bf97 	b.w	800c070 <_close_r>

0800b142 <strlcpy>:
 800b142:	b510      	push	{r4, lr}
 800b144:	460b      	mov	r3, r1
 800b146:	b162      	cbz	r2, 800b162 <strlcpy+0x20>
 800b148:	3a01      	subs	r2, #1
 800b14a:	d008      	beq.n	800b15e <strlcpy+0x1c>
 800b14c:	f813 4b01 	ldrb.w	r4, [r3], #1
 800b150:	f800 4b01 	strb.w	r4, [r0], #1
 800b154:	2c00      	cmp	r4, #0
 800b156:	d1f7      	bne.n	800b148 <strlcpy+0x6>
 800b158:	1a58      	subs	r0, r3, r1
 800b15a:	3801      	subs	r0, #1
 800b15c:	bd10      	pop	{r4, pc}
 800b15e:	2200      	movs	r2, #0
 800b160:	7002      	strb	r2, [r0, #0]
 800b162:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b166:	2a00      	cmp	r2, #0
 800b168:	d1fb      	bne.n	800b162 <strlcpy+0x20>
 800b16a:	e7f5      	b.n	800b158 <strlcpy+0x16>

0800b16c <sulp>:
 800b16c:	b570      	push	{r4, r5, r6, lr}
 800b16e:	4604      	mov	r4, r0
 800b170:	460d      	mov	r5, r1
 800b172:	ec45 4b10 	vmov	d0, r4, r5
 800b176:	4616      	mov	r6, r2
 800b178:	f002 fdf0 	bl	800dd5c <__ulp>
 800b17c:	ec51 0b10 	vmov	r0, r1, d0
 800b180:	b17e      	cbz	r6, 800b1a2 <sulp+0x36>
 800b182:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b186:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	dd09      	ble.n	800b1a2 <sulp+0x36>
 800b18e:	051b      	lsls	r3, r3, #20
 800b190:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b194:	2400      	movs	r4, #0
 800b196:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b19a:	4622      	mov	r2, r4
 800b19c:	462b      	mov	r3, r5
 800b19e:	f7f5 fa33 	bl	8000608 <__aeabi_dmul>
 800b1a2:	bd70      	pop	{r4, r5, r6, pc}
 800b1a4:	0000      	movs	r0, r0
	...

0800b1a8 <_strtod_l>:
 800b1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ac:	461f      	mov	r7, r3
 800b1ae:	b0a1      	sub	sp, #132	; 0x84
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	4681      	mov	r9, r0
 800b1b4:	4638      	mov	r0, r7
 800b1b6:	460e      	mov	r6, r1
 800b1b8:	9217      	str	r2, [sp, #92]	; 0x5c
 800b1ba:	931c      	str	r3, [sp, #112]	; 0x70
 800b1bc:	f002 fa5e 	bl	800d67c <__localeconv_l>
 800b1c0:	4680      	mov	r8, r0
 800b1c2:	6800      	ldr	r0, [r0, #0]
 800b1c4:	f7f5 f80c 	bl	80001e0 <strlen>
 800b1c8:	f04f 0a00 	mov.w	sl, #0
 800b1cc:	4604      	mov	r4, r0
 800b1ce:	f04f 0b00 	mov.w	fp, #0
 800b1d2:	961b      	str	r6, [sp, #108]	; 0x6c
 800b1d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b1d6:	781a      	ldrb	r2, [r3, #0]
 800b1d8:	2a0d      	cmp	r2, #13
 800b1da:	d832      	bhi.n	800b242 <_strtod_l+0x9a>
 800b1dc:	2a09      	cmp	r2, #9
 800b1de:	d236      	bcs.n	800b24e <_strtod_l+0xa6>
 800b1e0:	2a00      	cmp	r2, #0
 800b1e2:	d03e      	beq.n	800b262 <_strtod_l+0xba>
 800b1e4:	2300      	movs	r3, #0
 800b1e6:	930d      	str	r3, [sp, #52]	; 0x34
 800b1e8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b1ea:	782b      	ldrb	r3, [r5, #0]
 800b1ec:	2b30      	cmp	r3, #48	; 0x30
 800b1ee:	f040 80ac 	bne.w	800b34a <_strtod_l+0x1a2>
 800b1f2:	786b      	ldrb	r3, [r5, #1]
 800b1f4:	2b58      	cmp	r3, #88	; 0x58
 800b1f6:	d001      	beq.n	800b1fc <_strtod_l+0x54>
 800b1f8:	2b78      	cmp	r3, #120	; 0x78
 800b1fa:	d167      	bne.n	800b2cc <_strtod_l+0x124>
 800b1fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b1fe:	9301      	str	r3, [sp, #4]
 800b200:	ab1c      	add	r3, sp, #112	; 0x70
 800b202:	9300      	str	r3, [sp, #0]
 800b204:	9702      	str	r7, [sp, #8]
 800b206:	ab1d      	add	r3, sp, #116	; 0x74
 800b208:	4a88      	ldr	r2, [pc, #544]	; (800b42c <_strtod_l+0x284>)
 800b20a:	a91b      	add	r1, sp, #108	; 0x6c
 800b20c:	4648      	mov	r0, r9
 800b20e:	f001 ff4c 	bl	800d0aa <__gethex>
 800b212:	f010 0407 	ands.w	r4, r0, #7
 800b216:	4606      	mov	r6, r0
 800b218:	d005      	beq.n	800b226 <_strtod_l+0x7e>
 800b21a:	2c06      	cmp	r4, #6
 800b21c:	d12b      	bne.n	800b276 <_strtod_l+0xce>
 800b21e:	3501      	adds	r5, #1
 800b220:	2300      	movs	r3, #0
 800b222:	951b      	str	r5, [sp, #108]	; 0x6c
 800b224:	930d      	str	r3, [sp, #52]	; 0x34
 800b226:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b228:	2b00      	cmp	r3, #0
 800b22a:	f040 859a 	bne.w	800bd62 <_strtod_l+0xbba>
 800b22e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b230:	b1e3      	cbz	r3, 800b26c <_strtod_l+0xc4>
 800b232:	4652      	mov	r2, sl
 800b234:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b238:	ec43 2b10 	vmov	d0, r2, r3
 800b23c:	b021      	add	sp, #132	; 0x84
 800b23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b242:	2a2b      	cmp	r2, #43	; 0x2b
 800b244:	d015      	beq.n	800b272 <_strtod_l+0xca>
 800b246:	2a2d      	cmp	r2, #45	; 0x2d
 800b248:	d004      	beq.n	800b254 <_strtod_l+0xac>
 800b24a:	2a20      	cmp	r2, #32
 800b24c:	d1ca      	bne.n	800b1e4 <_strtod_l+0x3c>
 800b24e:	3301      	adds	r3, #1
 800b250:	931b      	str	r3, [sp, #108]	; 0x6c
 800b252:	e7bf      	b.n	800b1d4 <_strtod_l+0x2c>
 800b254:	2201      	movs	r2, #1
 800b256:	920d      	str	r2, [sp, #52]	; 0x34
 800b258:	1c5a      	adds	r2, r3, #1
 800b25a:	921b      	str	r2, [sp, #108]	; 0x6c
 800b25c:	785b      	ldrb	r3, [r3, #1]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d1c2      	bne.n	800b1e8 <_strtod_l+0x40>
 800b262:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b264:	961b      	str	r6, [sp, #108]	; 0x6c
 800b266:	2b00      	cmp	r3, #0
 800b268:	f040 8579 	bne.w	800bd5e <_strtod_l+0xbb6>
 800b26c:	4652      	mov	r2, sl
 800b26e:	465b      	mov	r3, fp
 800b270:	e7e2      	b.n	800b238 <_strtod_l+0x90>
 800b272:	2200      	movs	r2, #0
 800b274:	e7ef      	b.n	800b256 <_strtod_l+0xae>
 800b276:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b278:	b13a      	cbz	r2, 800b28a <_strtod_l+0xe2>
 800b27a:	2135      	movs	r1, #53	; 0x35
 800b27c:	a81e      	add	r0, sp, #120	; 0x78
 800b27e:	f002 fe65 	bl	800df4c <__copybits>
 800b282:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b284:	4648      	mov	r0, r9
 800b286:	f002 fad2 	bl	800d82e <_Bfree>
 800b28a:	3c01      	subs	r4, #1
 800b28c:	2c04      	cmp	r4, #4
 800b28e:	d806      	bhi.n	800b29e <_strtod_l+0xf6>
 800b290:	e8df f004 	tbb	[pc, r4]
 800b294:	1714030a 	.word	0x1714030a
 800b298:	0a          	.byte	0x0a
 800b299:	00          	.byte	0x00
 800b29a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800b29e:	0730      	lsls	r0, r6, #28
 800b2a0:	d5c1      	bpl.n	800b226 <_strtod_l+0x7e>
 800b2a2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800b2a6:	e7be      	b.n	800b226 <_strtod_l+0x7e>
 800b2a8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800b2ac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800b2ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b2b2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b2b6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b2ba:	e7f0      	b.n	800b29e <_strtod_l+0xf6>
 800b2bc:	f8df b170 	ldr.w	fp, [pc, #368]	; 800b430 <_strtod_l+0x288>
 800b2c0:	e7ed      	b.n	800b29e <_strtod_l+0xf6>
 800b2c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b2c6:	f04f 3aff 	mov.w	sl, #4294967295
 800b2ca:	e7e8      	b.n	800b29e <_strtod_l+0xf6>
 800b2cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2ce:	1c5a      	adds	r2, r3, #1
 800b2d0:	921b      	str	r2, [sp, #108]	; 0x6c
 800b2d2:	785b      	ldrb	r3, [r3, #1]
 800b2d4:	2b30      	cmp	r3, #48	; 0x30
 800b2d6:	d0f9      	beq.n	800b2cc <_strtod_l+0x124>
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d0a4      	beq.n	800b226 <_strtod_l+0x7e>
 800b2dc:	2301      	movs	r3, #1
 800b2de:	2500      	movs	r5, #0
 800b2e0:	9306      	str	r3, [sp, #24]
 800b2e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b2e4:	9308      	str	r3, [sp, #32]
 800b2e6:	9507      	str	r5, [sp, #28]
 800b2e8:	9505      	str	r5, [sp, #20]
 800b2ea:	220a      	movs	r2, #10
 800b2ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b2ee:	7807      	ldrb	r7, [r0, #0]
 800b2f0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800b2f4:	b2d9      	uxtb	r1, r3
 800b2f6:	2909      	cmp	r1, #9
 800b2f8:	d929      	bls.n	800b34e <_strtod_l+0x1a6>
 800b2fa:	4622      	mov	r2, r4
 800b2fc:	f8d8 1000 	ldr.w	r1, [r8]
 800b300:	f003 fc46 	bl	800eb90 <strncmp>
 800b304:	2800      	cmp	r0, #0
 800b306:	d031      	beq.n	800b36c <_strtod_l+0x1c4>
 800b308:	2000      	movs	r0, #0
 800b30a:	9c05      	ldr	r4, [sp, #20]
 800b30c:	9004      	str	r0, [sp, #16]
 800b30e:	463b      	mov	r3, r7
 800b310:	4602      	mov	r2, r0
 800b312:	2b65      	cmp	r3, #101	; 0x65
 800b314:	d001      	beq.n	800b31a <_strtod_l+0x172>
 800b316:	2b45      	cmp	r3, #69	; 0x45
 800b318:	d114      	bne.n	800b344 <_strtod_l+0x19c>
 800b31a:	b924      	cbnz	r4, 800b326 <_strtod_l+0x17e>
 800b31c:	b910      	cbnz	r0, 800b324 <_strtod_l+0x17c>
 800b31e:	9b06      	ldr	r3, [sp, #24]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d09e      	beq.n	800b262 <_strtod_l+0xba>
 800b324:	2400      	movs	r4, #0
 800b326:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800b328:	1c73      	adds	r3, r6, #1
 800b32a:	931b      	str	r3, [sp, #108]	; 0x6c
 800b32c:	7873      	ldrb	r3, [r6, #1]
 800b32e:	2b2b      	cmp	r3, #43	; 0x2b
 800b330:	d078      	beq.n	800b424 <_strtod_l+0x27c>
 800b332:	2b2d      	cmp	r3, #45	; 0x2d
 800b334:	d070      	beq.n	800b418 <_strtod_l+0x270>
 800b336:	f04f 0c00 	mov.w	ip, #0
 800b33a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800b33e:	2f09      	cmp	r7, #9
 800b340:	d97c      	bls.n	800b43c <_strtod_l+0x294>
 800b342:	961b      	str	r6, [sp, #108]	; 0x6c
 800b344:	f04f 0e00 	mov.w	lr, #0
 800b348:	e09a      	b.n	800b480 <_strtod_l+0x2d8>
 800b34a:	2300      	movs	r3, #0
 800b34c:	e7c7      	b.n	800b2de <_strtod_l+0x136>
 800b34e:	9905      	ldr	r1, [sp, #20]
 800b350:	2908      	cmp	r1, #8
 800b352:	bfdd      	ittte	le
 800b354:	9907      	ldrle	r1, [sp, #28]
 800b356:	fb02 3301 	mlale	r3, r2, r1, r3
 800b35a:	9307      	strle	r3, [sp, #28]
 800b35c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800b360:	9b05      	ldr	r3, [sp, #20]
 800b362:	3001      	adds	r0, #1
 800b364:	3301      	adds	r3, #1
 800b366:	9305      	str	r3, [sp, #20]
 800b368:	901b      	str	r0, [sp, #108]	; 0x6c
 800b36a:	e7bf      	b.n	800b2ec <_strtod_l+0x144>
 800b36c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b36e:	191a      	adds	r2, r3, r4
 800b370:	921b      	str	r2, [sp, #108]	; 0x6c
 800b372:	9a05      	ldr	r2, [sp, #20]
 800b374:	5d1b      	ldrb	r3, [r3, r4]
 800b376:	2a00      	cmp	r2, #0
 800b378:	d037      	beq.n	800b3ea <_strtod_l+0x242>
 800b37a:	9c05      	ldr	r4, [sp, #20]
 800b37c:	4602      	mov	r2, r0
 800b37e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800b382:	2909      	cmp	r1, #9
 800b384:	d913      	bls.n	800b3ae <_strtod_l+0x206>
 800b386:	2101      	movs	r1, #1
 800b388:	9104      	str	r1, [sp, #16]
 800b38a:	e7c2      	b.n	800b312 <_strtod_l+0x16a>
 800b38c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b38e:	1c5a      	adds	r2, r3, #1
 800b390:	921b      	str	r2, [sp, #108]	; 0x6c
 800b392:	785b      	ldrb	r3, [r3, #1]
 800b394:	3001      	adds	r0, #1
 800b396:	2b30      	cmp	r3, #48	; 0x30
 800b398:	d0f8      	beq.n	800b38c <_strtod_l+0x1e4>
 800b39a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800b39e:	2a08      	cmp	r2, #8
 800b3a0:	f200 84e4 	bhi.w	800bd6c <_strtod_l+0xbc4>
 800b3a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b3a6:	9208      	str	r2, [sp, #32]
 800b3a8:	4602      	mov	r2, r0
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	4604      	mov	r4, r0
 800b3ae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800b3b2:	f100 0101 	add.w	r1, r0, #1
 800b3b6:	d012      	beq.n	800b3de <_strtod_l+0x236>
 800b3b8:	440a      	add	r2, r1
 800b3ba:	eb00 0c04 	add.w	ip, r0, r4
 800b3be:	4621      	mov	r1, r4
 800b3c0:	270a      	movs	r7, #10
 800b3c2:	458c      	cmp	ip, r1
 800b3c4:	d113      	bne.n	800b3ee <_strtod_l+0x246>
 800b3c6:	1821      	adds	r1, r4, r0
 800b3c8:	2908      	cmp	r1, #8
 800b3ca:	f104 0401 	add.w	r4, r4, #1
 800b3ce:	4404      	add	r4, r0
 800b3d0:	dc19      	bgt.n	800b406 <_strtod_l+0x25e>
 800b3d2:	9b07      	ldr	r3, [sp, #28]
 800b3d4:	210a      	movs	r1, #10
 800b3d6:	fb01 e303 	mla	r3, r1, r3, lr
 800b3da:	9307      	str	r3, [sp, #28]
 800b3dc:	2100      	movs	r1, #0
 800b3de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b3e0:	1c58      	adds	r0, r3, #1
 800b3e2:	901b      	str	r0, [sp, #108]	; 0x6c
 800b3e4:	785b      	ldrb	r3, [r3, #1]
 800b3e6:	4608      	mov	r0, r1
 800b3e8:	e7c9      	b.n	800b37e <_strtod_l+0x1d6>
 800b3ea:	9805      	ldr	r0, [sp, #20]
 800b3ec:	e7d3      	b.n	800b396 <_strtod_l+0x1ee>
 800b3ee:	2908      	cmp	r1, #8
 800b3f0:	f101 0101 	add.w	r1, r1, #1
 800b3f4:	dc03      	bgt.n	800b3fe <_strtod_l+0x256>
 800b3f6:	9b07      	ldr	r3, [sp, #28]
 800b3f8:	437b      	muls	r3, r7
 800b3fa:	9307      	str	r3, [sp, #28]
 800b3fc:	e7e1      	b.n	800b3c2 <_strtod_l+0x21a>
 800b3fe:	2910      	cmp	r1, #16
 800b400:	bfd8      	it	le
 800b402:	437d      	mulle	r5, r7
 800b404:	e7dd      	b.n	800b3c2 <_strtod_l+0x21a>
 800b406:	2c10      	cmp	r4, #16
 800b408:	bfdc      	itt	le
 800b40a:	210a      	movle	r1, #10
 800b40c:	fb01 e505 	mlale	r5, r1, r5, lr
 800b410:	e7e4      	b.n	800b3dc <_strtod_l+0x234>
 800b412:	2301      	movs	r3, #1
 800b414:	9304      	str	r3, [sp, #16]
 800b416:	e781      	b.n	800b31c <_strtod_l+0x174>
 800b418:	f04f 0c01 	mov.w	ip, #1
 800b41c:	1cb3      	adds	r3, r6, #2
 800b41e:	931b      	str	r3, [sp, #108]	; 0x6c
 800b420:	78b3      	ldrb	r3, [r6, #2]
 800b422:	e78a      	b.n	800b33a <_strtod_l+0x192>
 800b424:	f04f 0c00 	mov.w	ip, #0
 800b428:	e7f8      	b.n	800b41c <_strtod_l+0x274>
 800b42a:	bf00      	nop
 800b42c:	08011b98 	.word	0x08011b98
 800b430:	7ff00000 	.word	0x7ff00000
 800b434:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b436:	1c5f      	adds	r7, r3, #1
 800b438:	971b      	str	r7, [sp, #108]	; 0x6c
 800b43a:	785b      	ldrb	r3, [r3, #1]
 800b43c:	2b30      	cmp	r3, #48	; 0x30
 800b43e:	d0f9      	beq.n	800b434 <_strtod_l+0x28c>
 800b440:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800b444:	2f08      	cmp	r7, #8
 800b446:	f63f af7d 	bhi.w	800b344 <_strtod_l+0x19c>
 800b44a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800b44e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b450:	930a      	str	r3, [sp, #40]	; 0x28
 800b452:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b454:	1c5f      	adds	r7, r3, #1
 800b456:	971b      	str	r7, [sp, #108]	; 0x6c
 800b458:	785b      	ldrb	r3, [r3, #1]
 800b45a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800b45e:	f1b8 0f09 	cmp.w	r8, #9
 800b462:	d937      	bls.n	800b4d4 <_strtod_l+0x32c>
 800b464:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b466:	1a7f      	subs	r7, r7, r1
 800b468:	2f08      	cmp	r7, #8
 800b46a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b46e:	dc37      	bgt.n	800b4e0 <_strtod_l+0x338>
 800b470:	45be      	cmp	lr, r7
 800b472:	bfa8      	it	ge
 800b474:	46be      	movge	lr, r7
 800b476:	f1bc 0f00 	cmp.w	ip, #0
 800b47a:	d001      	beq.n	800b480 <_strtod_l+0x2d8>
 800b47c:	f1ce 0e00 	rsb	lr, lr, #0
 800b480:	2c00      	cmp	r4, #0
 800b482:	d151      	bne.n	800b528 <_strtod_l+0x380>
 800b484:	2800      	cmp	r0, #0
 800b486:	f47f aece 	bne.w	800b226 <_strtod_l+0x7e>
 800b48a:	9a06      	ldr	r2, [sp, #24]
 800b48c:	2a00      	cmp	r2, #0
 800b48e:	f47f aeca 	bne.w	800b226 <_strtod_l+0x7e>
 800b492:	9a04      	ldr	r2, [sp, #16]
 800b494:	2a00      	cmp	r2, #0
 800b496:	f47f aee4 	bne.w	800b262 <_strtod_l+0xba>
 800b49a:	2b4e      	cmp	r3, #78	; 0x4e
 800b49c:	d027      	beq.n	800b4ee <_strtod_l+0x346>
 800b49e:	dc21      	bgt.n	800b4e4 <_strtod_l+0x33c>
 800b4a0:	2b49      	cmp	r3, #73	; 0x49
 800b4a2:	f47f aede 	bne.w	800b262 <_strtod_l+0xba>
 800b4a6:	49a0      	ldr	r1, [pc, #640]	; (800b728 <_strtod_l+0x580>)
 800b4a8:	a81b      	add	r0, sp, #108	; 0x6c
 800b4aa:	f002 f831 	bl	800d510 <__match>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	f43f aed7 	beq.w	800b262 <_strtod_l+0xba>
 800b4b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b4b6:	499d      	ldr	r1, [pc, #628]	; (800b72c <_strtod_l+0x584>)
 800b4b8:	3b01      	subs	r3, #1
 800b4ba:	a81b      	add	r0, sp, #108	; 0x6c
 800b4bc:	931b      	str	r3, [sp, #108]	; 0x6c
 800b4be:	f002 f827 	bl	800d510 <__match>
 800b4c2:	b910      	cbnz	r0, 800b4ca <_strtod_l+0x322>
 800b4c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b4c6:	3301      	adds	r3, #1
 800b4c8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b4ca:	f8df b274 	ldr.w	fp, [pc, #628]	; 800b740 <_strtod_l+0x598>
 800b4ce:	f04f 0a00 	mov.w	sl, #0
 800b4d2:	e6a8      	b.n	800b226 <_strtod_l+0x7e>
 800b4d4:	210a      	movs	r1, #10
 800b4d6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800b4da:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b4de:	e7b8      	b.n	800b452 <_strtod_l+0x2aa>
 800b4e0:	46be      	mov	lr, r7
 800b4e2:	e7c8      	b.n	800b476 <_strtod_l+0x2ce>
 800b4e4:	2b69      	cmp	r3, #105	; 0x69
 800b4e6:	d0de      	beq.n	800b4a6 <_strtod_l+0x2fe>
 800b4e8:	2b6e      	cmp	r3, #110	; 0x6e
 800b4ea:	f47f aeba 	bne.w	800b262 <_strtod_l+0xba>
 800b4ee:	4990      	ldr	r1, [pc, #576]	; (800b730 <_strtod_l+0x588>)
 800b4f0:	a81b      	add	r0, sp, #108	; 0x6c
 800b4f2:	f002 f80d 	bl	800d510 <__match>
 800b4f6:	2800      	cmp	r0, #0
 800b4f8:	f43f aeb3 	beq.w	800b262 <_strtod_l+0xba>
 800b4fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b4fe:	781b      	ldrb	r3, [r3, #0]
 800b500:	2b28      	cmp	r3, #40	; 0x28
 800b502:	d10e      	bne.n	800b522 <_strtod_l+0x37a>
 800b504:	aa1e      	add	r2, sp, #120	; 0x78
 800b506:	498b      	ldr	r1, [pc, #556]	; (800b734 <_strtod_l+0x58c>)
 800b508:	a81b      	add	r0, sp, #108	; 0x6c
 800b50a:	f002 f815 	bl	800d538 <__hexnan>
 800b50e:	2805      	cmp	r0, #5
 800b510:	d107      	bne.n	800b522 <_strtod_l+0x37a>
 800b512:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800b514:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800b518:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b51c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b520:	e681      	b.n	800b226 <_strtod_l+0x7e>
 800b522:	f8df b224 	ldr.w	fp, [pc, #548]	; 800b748 <_strtod_l+0x5a0>
 800b526:	e7d2      	b.n	800b4ce <_strtod_l+0x326>
 800b528:	ebae 0302 	sub.w	r3, lr, r2
 800b52c:	9306      	str	r3, [sp, #24]
 800b52e:	9b05      	ldr	r3, [sp, #20]
 800b530:	9807      	ldr	r0, [sp, #28]
 800b532:	2b00      	cmp	r3, #0
 800b534:	bf08      	it	eq
 800b536:	4623      	moveq	r3, r4
 800b538:	2c10      	cmp	r4, #16
 800b53a:	9305      	str	r3, [sp, #20]
 800b53c:	46a0      	mov	r8, r4
 800b53e:	bfa8      	it	ge
 800b540:	f04f 0810 	movge.w	r8, #16
 800b544:	f7f4 ffe6 	bl	8000514 <__aeabi_ui2d>
 800b548:	2c09      	cmp	r4, #9
 800b54a:	4682      	mov	sl, r0
 800b54c:	468b      	mov	fp, r1
 800b54e:	dc13      	bgt.n	800b578 <_strtod_l+0x3d0>
 800b550:	9b06      	ldr	r3, [sp, #24]
 800b552:	2b00      	cmp	r3, #0
 800b554:	f43f ae67 	beq.w	800b226 <_strtod_l+0x7e>
 800b558:	9b06      	ldr	r3, [sp, #24]
 800b55a:	dd7a      	ble.n	800b652 <_strtod_l+0x4aa>
 800b55c:	2b16      	cmp	r3, #22
 800b55e:	dc61      	bgt.n	800b624 <_strtod_l+0x47c>
 800b560:	4a75      	ldr	r2, [pc, #468]	; (800b738 <_strtod_l+0x590>)
 800b562:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800b566:	e9de 0100 	ldrd	r0, r1, [lr]
 800b56a:	4652      	mov	r2, sl
 800b56c:	465b      	mov	r3, fp
 800b56e:	f7f5 f84b 	bl	8000608 <__aeabi_dmul>
 800b572:	4682      	mov	sl, r0
 800b574:	468b      	mov	fp, r1
 800b576:	e656      	b.n	800b226 <_strtod_l+0x7e>
 800b578:	4b6f      	ldr	r3, [pc, #444]	; (800b738 <_strtod_l+0x590>)
 800b57a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b57e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b582:	f7f5 f841 	bl	8000608 <__aeabi_dmul>
 800b586:	4606      	mov	r6, r0
 800b588:	4628      	mov	r0, r5
 800b58a:	460f      	mov	r7, r1
 800b58c:	f7f4 ffc2 	bl	8000514 <__aeabi_ui2d>
 800b590:	4602      	mov	r2, r0
 800b592:	460b      	mov	r3, r1
 800b594:	4630      	mov	r0, r6
 800b596:	4639      	mov	r1, r7
 800b598:	f7f4 fe80 	bl	800029c <__adddf3>
 800b59c:	2c0f      	cmp	r4, #15
 800b59e:	4682      	mov	sl, r0
 800b5a0:	468b      	mov	fp, r1
 800b5a2:	ddd5      	ble.n	800b550 <_strtod_l+0x3a8>
 800b5a4:	9b06      	ldr	r3, [sp, #24]
 800b5a6:	eba4 0808 	sub.w	r8, r4, r8
 800b5aa:	4498      	add	r8, r3
 800b5ac:	f1b8 0f00 	cmp.w	r8, #0
 800b5b0:	f340 8096 	ble.w	800b6e0 <_strtod_l+0x538>
 800b5b4:	f018 030f 	ands.w	r3, r8, #15
 800b5b8:	d00a      	beq.n	800b5d0 <_strtod_l+0x428>
 800b5ba:	495f      	ldr	r1, [pc, #380]	; (800b738 <_strtod_l+0x590>)
 800b5bc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b5c0:	4652      	mov	r2, sl
 800b5c2:	465b      	mov	r3, fp
 800b5c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b5c8:	f7f5 f81e 	bl	8000608 <__aeabi_dmul>
 800b5cc:	4682      	mov	sl, r0
 800b5ce:	468b      	mov	fp, r1
 800b5d0:	f038 080f 	bics.w	r8, r8, #15
 800b5d4:	d073      	beq.n	800b6be <_strtod_l+0x516>
 800b5d6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b5da:	dd47      	ble.n	800b66c <_strtod_l+0x4c4>
 800b5dc:	2400      	movs	r4, #0
 800b5de:	46a0      	mov	r8, r4
 800b5e0:	9407      	str	r4, [sp, #28]
 800b5e2:	9405      	str	r4, [sp, #20]
 800b5e4:	2322      	movs	r3, #34	; 0x22
 800b5e6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800b740 <_strtod_l+0x598>
 800b5ea:	f8c9 3000 	str.w	r3, [r9]
 800b5ee:	f04f 0a00 	mov.w	sl, #0
 800b5f2:	9b07      	ldr	r3, [sp, #28]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	f43f ae16 	beq.w	800b226 <_strtod_l+0x7e>
 800b5fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b5fc:	4648      	mov	r0, r9
 800b5fe:	f002 f916 	bl	800d82e <_Bfree>
 800b602:	9905      	ldr	r1, [sp, #20]
 800b604:	4648      	mov	r0, r9
 800b606:	f002 f912 	bl	800d82e <_Bfree>
 800b60a:	4641      	mov	r1, r8
 800b60c:	4648      	mov	r0, r9
 800b60e:	f002 f90e 	bl	800d82e <_Bfree>
 800b612:	9907      	ldr	r1, [sp, #28]
 800b614:	4648      	mov	r0, r9
 800b616:	f002 f90a 	bl	800d82e <_Bfree>
 800b61a:	4621      	mov	r1, r4
 800b61c:	4648      	mov	r0, r9
 800b61e:	f002 f906 	bl	800d82e <_Bfree>
 800b622:	e600      	b.n	800b226 <_strtod_l+0x7e>
 800b624:	9a06      	ldr	r2, [sp, #24]
 800b626:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b62a:	4293      	cmp	r3, r2
 800b62c:	dbba      	blt.n	800b5a4 <_strtod_l+0x3fc>
 800b62e:	4d42      	ldr	r5, [pc, #264]	; (800b738 <_strtod_l+0x590>)
 800b630:	f1c4 040f 	rsb	r4, r4, #15
 800b634:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b638:	4652      	mov	r2, sl
 800b63a:	465b      	mov	r3, fp
 800b63c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b640:	f7f4 ffe2 	bl	8000608 <__aeabi_dmul>
 800b644:	9b06      	ldr	r3, [sp, #24]
 800b646:	1b1c      	subs	r4, r3, r4
 800b648:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b64c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b650:	e78d      	b.n	800b56e <_strtod_l+0x3c6>
 800b652:	f113 0f16 	cmn.w	r3, #22
 800b656:	dba5      	blt.n	800b5a4 <_strtod_l+0x3fc>
 800b658:	4a37      	ldr	r2, [pc, #220]	; (800b738 <_strtod_l+0x590>)
 800b65a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800b65e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800b662:	4650      	mov	r0, sl
 800b664:	4659      	mov	r1, fp
 800b666:	f7f5 f8f9 	bl	800085c <__aeabi_ddiv>
 800b66a:	e782      	b.n	800b572 <_strtod_l+0x3ca>
 800b66c:	2300      	movs	r3, #0
 800b66e:	4e33      	ldr	r6, [pc, #204]	; (800b73c <_strtod_l+0x594>)
 800b670:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b674:	4650      	mov	r0, sl
 800b676:	4659      	mov	r1, fp
 800b678:	461d      	mov	r5, r3
 800b67a:	f1b8 0f01 	cmp.w	r8, #1
 800b67e:	dc21      	bgt.n	800b6c4 <_strtod_l+0x51c>
 800b680:	b10b      	cbz	r3, 800b686 <_strtod_l+0x4de>
 800b682:	4682      	mov	sl, r0
 800b684:	468b      	mov	fp, r1
 800b686:	4b2d      	ldr	r3, [pc, #180]	; (800b73c <_strtod_l+0x594>)
 800b688:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b68c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b690:	4652      	mov	r2, sl
 800b692:	465b      	mov	r3, fp
 800b694:	e9d5 0100 	ldrd	r0, r1, [r5]
 800b698:	f7f4 ffb6 	bl	8000608 <__aeabi_dmul>
 800b69c:	4b28      	ldr	r3, [pc, #160]	; (800b740 <_strtod_l+0x598>)
 800b69e:	460a      	mov	r2, r1
 800b6a0:	400b      	ands	r3, r1
 800b6a2:	4928      	ldr	r1, [pc, #160]	; (800b744 <_strtod_l+0x59c>)
 800b6a4:	428b      	cmp	r3, r1
 800b6a6:	4682      	mov	sl, r0
 800b6a8:	d898      	bhi.n	800b5dc <_strtod_l+0x434>
 800b6aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b6ae:	428b      	cmp	r3, r1
 800b6b0:	bf86      	itte	hi
 800b6b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800b74c <_strtod_l+0x5a4>
 800b6b6:	f04f 3aff 	movhi.w	sl, #4294967295
 800b6ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b6be:	2300      	movs	r3, #0
 800b6c0:	9304      	str	r3, [sp, #16]
 800b6c2:	e077      	b.n	800b7b4 <_strtod_l+0x60c>
 800b6c4:	f018 0f01 	tst.w	r8, #1
 800b6c8:	d006      	beq.n	800b6d8 <_strtod_l+0x530>
 800b6ca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800b6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d2:	f7f4 ff99 	bl	8000608 <__aeabi_dmul>
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	3501      	adds	r5, #1
 800b6da:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b6de:	e7cc      	b.n	800b67a <_strtod_l+0x4d2>
 800b6e0:	d0ed      	beq.n	800b6be <_strtod_l+0x516>
 800b6e2:	f1c8 0800 	rsb	r8, r8, #0
 800b6e6:	f018 020f 	ands.w	r2, r8, #15
 800b6ea:	d00a      	beq.n	800b702 <_strtod_l+0x55a>
 800b6ec:	4b12      	ldr	r3, [pc, #72]	; (800b738 <_strtod_l+0x590>)
 800b6ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b6f2:	4650      	mov	r0, sl
 800b6f4:	4659      	mov	r1, fp
 800b6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6fa:	f7f5 f8af 	bl	800085c <__aeabi_ddiv>
 800b6fe:	4682      	mov	sl, r0
 800b700:	468b      	mov	fp, r1
 800b702:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b706:	d0da      	beq.n	800b6be <_strtod_l+0x516>
 800b708:	f1b8 0f1f 	cmp.w	r8, #31
 800b70c:	dd20      	ble.n	800b750 <_strtod_l+0x5a8>
 800b70e:	2400      	movs	r4, #0
 800b710:	46a0      	mov	r8, r4
 800b712:	9407      	str	r4, [sp, #28]
 800b714:	9405      	str	r4, [sp, #20]
 800b716:	2322      	movs	r3, #34	; 0x22
 800b718:	f04f 0a00 	mov.w	sl, #0
 800b71c:	f04f 0b00 	mov.w	fp, #0
 800b720:	f8c9 3000 	str.w	r3, [r9]
 800b724:	e765      	b.n	800b5f2 <_strtod_l+0x44a>
 800b726:	bf00      	nop
 800b728:	08011b65 	.word	0x08011b65
 800b72c:	08011beb 	.word	0x08011beb
 800b730:	08011b6d 	.word	0x08011b6d
 800b734:	08011bac 	.word	0x08011bac
 800b738:	08011c90 	.word	0x08011c90
 800b73c:	08011c68 	.word	0x08011c68
 800b740:	7ff00000 	.word	0x7ff00000
 800b744:	7ca00000 	.word	0x7ca00000
 800b748:	fff80000 	.word	0xfff80000
 800b74c:	7fefffff 	.word	0x7fefffff
 800b750:	f018 0310 	ands.w	r3, r8, #16
 800b754:	bf18      	it	ne
 800b756:	236a      	movne	r3, #106	; 0x6a
 800b758:	4da0      	ldr	r5, [pc, #640]	; (800b9dc <_strtod_l+0x834>)
 800b75a:	9304      	str	r3, [sp, #16]
 800b75c:	4650      	mov	r0, sl
 800b75e:	4659      	mov	r1, fp
 800b760:	2300      	movs	r3, #0
 800b762:	f1b8 0f00 	cmp.w	r8, #0
 800b766:	f300 810a 	bgt.w	800b97e <_strtod_l+0x7d6>
 800b76a:	b10b      	cbz	r3, 800b770 <_strtod_l+0x5c8>
 800b76c:	4682      	mov	sl, r0
 800b76e:	468b      	mov	fp, r1
 800b770:	9b04      	ldr	r3, [sp, #16]
 800b772:	b1bb      	cbz	r3, 800b7a4 <_strtod_l+0x5fc>
 800b774:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800b778:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	4659      	mov	r1, fp
 800b780:	dd10      	ble.n	800b7a4 <_strtod_l+0x5fc>
 800b782:	2b1f      	cmp	r3, #31
 800b784:	f340 8107 	ble.w	800b996 <_strtod_l+0x7ee>
 800b788:	2b34      	cmp	r3, #52	; 0x34
 800b78a:	bfde      	ittt	le
 800b78c:	3b20      	suble	r3, #32
 800b78e:	f04f 32ff 	movle.w	r2, #4294967295
 800b792:	fa02 f303 	lslle.w	r3, r2, r3
 800b796:	f04f 0a00 	mov.w	sl, #0
 800b79a:	bfcc      	ite	gt
 800b79c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b7a0:	ea03 0b01 	andle.w	fp, r3, r1
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	4650      	mov	r0, sl
 800b7aa:	4659      	mov	r1, fp
 800b7ac:	f7f5 f994 	bl	8000ad8 <__aeabi_dcmpeq>
 800b7b0:	2800      	cmp	r0, #0
 800b7b2:	d1ac      	bne.n	800b70e <_strtod_l+0x566>
 800b7b4:	9b07      	ldr	r3, [sp, #28]
 800b7b6:	9300      	str	r3, [sp, #0]
 800b7b8:	9a05      	ldr	r2, [sp, #20]
 800b7ba:	9908      	ldr	r1, [sp, #32]
 800b7bc:	4623      	mov	r3, r4
 800b7be:	4648      	mov	r0, r9
 800b7c0:	f002 f887 	bl	800d8d2 <__s2b>
 800b7c4:	9007      	str	r0, [sp, #28]
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	f43f af08 	beq.w	800b5dc <_strtod_l+0x434>
 800b7cc:	9a06      	ldr	r2, [sp, #24]
 800b7ce:	9b06      	ldr	r3, [sp, #24]
 800b7d0:	2a00      	cmp	r2, #0
 800b7d2:	f1c3 0300 	rsb	r3, r3, #0
 800b7d6:	bfa8      	it	ge
 800b7d8:	2300      	movge	r3, #0
 800b7da:	930e      	str	r3, [sp, #56]	; 0x38
 800b7dc:	2400      	movs	r4, #0
 800b7de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b7e2:	9316      	str	r3, [sp, #88]	; 0x58
 800b7e4:	46a0      	mov	r8, r4
 800b7e6:	9b07      	ldr	r3, [sp, #28]
 800b7e8:	4648      	mov	r0, r9
 800b7ea:	6859      	ldr	r1, [r3, #4]
 800b7ec:	f001 ffeb 	bl	800d7c6 <_Balloc>
 800b7f0:	9005      	str	r0, [sp, #20]
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	f43f aef6 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b7f8:	9b07      	ldr	r3, [sp, #28]
 800b7fa:	691a      	ldr	r2, [r3, #16]
 800b7fc:	3202      	adds	r2, #2
 800b7fe:	f103 010c 	add.w	r1, r3, #12
 800b802:	0092      	lsls	r2, r2, #2
 800b804:	300c      	adds	r0, #12
 800b806:	f001 ffd1 	bl	800d7ac <memcpy>
 800b80a:	aa1e      	add	r2, sp, #120	; 0x78
 800b80c:	a91d      	add	r1, sp, #116	; 0x74
 800b80e:	ec4b ab10 	vmov	d0, sl, fp
 800b812:	4648      	mov	r0, r9
 800b814:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800b818:	f002 fb16 	bl	800de48 <__d2b>
 800b81c:	901c      	str	r0, [sp, #112]	; 0x70
 800b81e:	2800      	cmp	r0, #0
 800b820:	f43f aee0 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b824:	2101      	movs	r1, #1
 800b826:	4648      	mov	r0, r9
 800b828:	f002 f8df 	bl	800d9ea <__i2b>
 800b82c:	4680      	mov	r8, r0
 800b82e:	2800      	cmp	r0, #0
 800b830:	f43f aed8 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b834:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800b836:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800b838:	2e00      	cmp	r6, #0
 800b83a:	bfab      	itete	ge
 800b83c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800b83e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800b840:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800b842:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800b844:	bfac      	ite	ge
 800b846:	18f7      	addge	r7, r6, r3
 800b848:	1b9d      	sublt	r5, r3, r6
 800b84a:	9b04      	ldr	r3, [sp, #16]
 800b84c:	1af6      	subs	r6, r6, r3
 800b84e:	4416      	add	r6, r2
 800b850:	4b63      	ldr	r3, [pc, #396]	; (800b9e0 <_strtod_l+0x838>)
 800b852:	3e01      	subs	r6, #1
 800b854:	429e      	cmp	r6, r3
 800b856:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b85a:	f280 80af 	bge.w	800b9bc <_strtod_l+0x814>
 800b85e:	1b9b      	subs	r3, r3, r6
 800b860:	2b1f      	cmp	r3, #31
 800b862:	eba2 0203 	sub.w	r2, r2, r3
 800b866:	f04f 0101 	mov.w	r1, #1
 800b86a:	f300 809b 	bgt.w	800b9a4 <_strtod_l+0x7fc>
 800b86e:	fa01 f303 	lsl.w	r3, r1, r3
 800b872:	930f      	str	r3, [sp, #60]	; 0x3c
 800b874:	2300      	movs	r3, #0
 800b876:	930a      	str	r3, [sp, #40]	; 0x28
 800b878:	18be      	adds	r6, r7, r2
 800b87a:	9b04      	ldr	r3, [sp, #16]
 800b87c:	42b7      	cmp	r7, r6
 800b87e:	4415      	add	r5, r2
 800b880:	441d      	add	r5, r3
 800b882:	463b      	mov	r3, r7
 800b884:	bfa8      	it	ge
 800b886:	4633      	movge	r3, r6
 800b888:	42ab      	cmp	r3, r5
 800b88a:	bfa8      	it	ge
 800b88c:	462b      	movge	r3, r5
 800b88e:	2b00      	cmp	r3, #0
 800b890:	bfc2      	ittt	gt
 800b892:	1af6      	subgt	r6, r6, r3
 800b894:	1aed      	subgt	r5, r5, r3
 800b896:	1aff      	subgt	r7, r7, r3
 800b898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b89a:	b1bb      	cbz	r3, 800b8cc <_strtod_l+0x724>
 800b89c:	4641      	mov	r1, r8
 800b89e:	461a      	mov	r2, r3
 800b8a0:	4648      	mov	r0, r9
 800b8a2:	f002 f941 	bl	800db28 <__pow5mult>
 800b8a6:	4680      	mov	r8, r0
 800b8a8:	2800      	cmp	r0, #0
 800b8aa:	f43f ae9b 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b8ae:	4601      	mov	r1, r0
 800b8b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b8b2:	4648      	mov	r0, r9
 800b8b4:	f002 f8a2 	bl	800d9fc <__multiply>
 800b8b8:	900c      	str	r0, [sp, #48]	; 0x30
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	f43f ae92 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b8c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b8c2:	4648      	mov	r0, r9
 800b8c4:	f001 ffb3 	bl	800d82e <_Bfree>
 800b8c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b8ca:	931c      	str	r3, [sp, #112]	; 0x70
 800b8cc:	2e00      	cmp	r6, #0
 800b8ce:	dc7a      	bgt.n	800b9c6 <_strtod_l+0x81e>
 800b8d0:	9b06      	ldr	r3, [sp, #24]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	dd08      	ble.n	800b8e8 <_strtod_l+0x740>
 800b8d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b8d8:	9905      	ldr	r1, [sp, #20]
 800b8da:	4648      	mov	r0, r9
 800b8dc:	f002 f924 	bl	800db28 <__pow5mult>
 800b8e0:	9005      	str	r0, [sp, #20]
 800b8e2:	2800      	cmp	r0, #0
 800b8e4:	f43f ae7e 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b8e8:	2d00      	cmp	r5, #0
 800b8ea:	dd08      	ble.n	800b8fe <_strtod_l+0x756>
 800b8ec:	462a      	mov	r2, r5
 800b8ee:	9905      	ldr	r1, [sp, #20]
 800b8f0:	4648      	mov	r0, r9
 800b8f2:	f002 f967 	bl	800dbc4 <__lshift>
 800b8f6:	9005      	str	r0, [sp, #20]
 800b8f8:	2800      	cmp	r0, #0
 800b8fa:	f43f ae73 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b8fe:	2f00      	cmp	r7, #0
 800b900:	dd08      	ble.n	800b914 <_strtod_l+0x76c>
 800b902:	4641      	mov	r1, r8
 800b904:	463a      	mov	r2, r7
 800b906:	4648      	mov	r0, r9
 800b908:	f002 f95c 	bl	800dbc4 <__lshift>
 800b90c:	4680      	mov	r8, r0
 800b90e:	2800      	cmp	r0, #0
 800b910:	f43f ae68 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b914:	9a05      	ldr	r2, [sp, #20]
 800b916:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b918:	4648      	mov	r0, r9
 800b91a:	f002 f9c1 	bl	800dca0 <__mdiff>
 800b91e:	4604      	mov	r4, r0
 800b920:	2800      	cmp	r0, #0
 800b922:	f43f ae5f 	beq.w	800b5e4 <_strtod_l+0x43c>
 800b926:	68c3      	ldr	r3, [r0, #12]
 800b928:	930c      	str	r3, [sp, #48]	; 0x30
 800b92a:	2300      	movs	r3, #0
 800b92c:	60c3      	str	r3, [r0, #12]
 800b92e:	4641      	mov	r1, r8
 800b930:	f002 f99c 	bl	800dc6c <__mcmp>
 800b934:	2800      	cmp	r0, #0
 800b936:	da55      	bge.n	800b9e4 <_strtod_l+0x83c>
 800b938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b93a:	b9e3      	cbnz	r3, 800b976 <_strtod_l+0x7ce>
 800b93c:	f1ba 0f00 	cmp.w	sl, #0
 800b940:	d119      	bne.n	800b976 <_strtod_l+0x7ce>
 800b942:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b946:	b9b3      	cbnz	r3, 800b976 <_strtod_l+0x7ce>
 800b948:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b94c:	0d1b      	lsrs	r3, r3, #20
 800b94e:	051b      	lsls	r3, r3, #20
 800b950:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b954:	d90f      	bls.n	800b976 <_strtod_l+0x7ce>
 800b956:	6963      	ldr	r3, [r4, #20]
 800b958:	b913      	cbnz	r3, 800b960 <_strtod_l+0x7b8>
 800b95a:	6923      	ldr	r3, [r4, #16]
 800b95c:	2b01      	cmp	r3, #1
 800b95e:	dd0a      	ble.n	800b976 <_strtod_l+0x7ce>
 800b960:	4621      	mov	r1, r4
 800b962:	2201      	movs	r2, #1
 800b964:	4648      	mov	r0, r9
 800b966:	f002 f92d 	bl	800dbc4 <__lshift>
 800b96a:	4641      	mov	r1, r8
 800b96c:	4604      	mov	r4, r0
 800b96e:	f002 f97d 	bl	800dc6c <__mcmp>
 800b972:	2800      	cmp	r0, #0
 800b974:	dc67      	bgt.n	800ba46 <_strtod_l+0x89e>
 800b976:	9b04      	ldr	r3, [sp, #16]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d171      	bne.n	800ba60 <_strtod_l+0x8b8>
 800b97c:	e63d      	b.n	800b5fa <_strtod_l+0x452>
 800b97e:	f018 0f01 	tst.w	r8, #1
 800b982:	d004      	beq.n	800b98e <_strtod_l+0x7e6>
 800b984:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b988:	f7f4 fe3e 	bl	8000608 <__aeabi_dmul>
 800b98c:	2301      	movs	r3, #1
 800b98e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b992:	3508      	adds	r5, #8
 800b994:	e6e5      	b.n	800b762 <_strtod_l+0x5ba>
 800b996:	f04f 32ff 	mov.w	r2, #4294967295
 800b99a:	fa02 f303 	lsl.w	r3, r2, r3
 800b99e:	ea03 0a0a 	and.w	sl, r3, sl
 800b9a2:	e6ff      	b.n	800b7a4 <_strtod_l+0x5fc>
 800b9a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b9a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b9ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b9b0:	36e2      	adds	r6, #226	; 0xe2
 800b9b2:	fa01 f306 	lsl.w	r3, r1, r6
 800b9b6:	930a      	str	r3, [sp, #40]	; 0x28
 800b9b8:	910f      	str	r1, [sp, #60]	; 0x3c
 800b9ba:	e75d      	b.n	800b878 <_strtod_l+0x6d0>
 800b9bc:	2300      	movs	r3, #0
 800b9be:	930a      	str	r3, [sp, #40]	; 0x28
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	930f      	str	r3, [sp, #60]	; 0x3c
 800b9c4:	e758      	b.n	800b878 <_strtod_l+0x6d0>
 800b9c6:	4632      	mov	r2, r6
 800b9c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b9ca:	4648      	mov	r0, r9
 800b9cc:	f002 f8fa 	bl	800dbc4 <__lshift>
 800b9d0:	901c      	str	r0, [sp, #112]	; 0x70
 800b9d2:	2800      	cmp	r0, #0
 800b9d4:	f47f af7c 	bne.w	800b8d0 <_strtod_l+0x728>
 800b9d8:	e604      	b.n	800b5e4 <_strtod_l+0x43c>
 800b9da:	bf00      	nop
 800b9dc:	08011bc0 	.word	0x08011bc0
 800b9e0:	fffffc02 	.word	0xfffffc02
 800b9e4:	465d      	mov	r5, fp
 800b9e6:	f040 8086 	bne.w	800baf6 <_strtod_l+0x94e>
 800b9ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b9ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9f0:	b32a      	cbz	r2, 800ba3e <_strtod_l+0x896>
 800b9f2:	4aaf      	ldr	r2, [pc, #700]	; (800bcb0 <_strtod_l+0xb08>)
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d153      	bne.n	800baa0 <_strtod_l+0x8f8>
 800b9f8:	9b04      	ldr	r3, [sp, #16]
 800b9fa:	4650      	mov	r0, sl
 800b9fc:	b1d3      	cbz	r3, 800ba34 <_strtod_l+0x88c>
 800b9fe:	4aad      	ldr	r2, [pc, #692]	; (800bcb4 <_strtod_l+0xb0c>)
 800ba00:	402a      	ands	r2, r5
 800ba02:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800ba06:	f04f 31ff 	mov.w	r1, #4294967295
 800ba0a:	d816      	bhi.n	800ba3a <_strtod_l+0x892>
 800ba0c:	0d12      	lsrs	r2, r2, #20
 800ba0e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ba12:	fa01 f303 	lsl.w	r3, r1, r3
 800ba16:	4298      	cmp	r0, r3
 800ba18:	d142      	bne.n	800baa0 <_strtod_l+0x8f8>
 800ba1a:	4ba7      	ldr	r3, [pc, #668]	; (800bcb8 <_strtod_l+0xb10>)
 800ba1c:	429d      	cmp	r5, r3
 800ba1e:	d102      	bne.n	800ba26 <_strtod_l+0x87e>
 800ba20:	3001      	adds	r0, #1
 800ba22:	f43f addf 	beq.w	800b5e4 <_strtod_l+0x43c>
 800ba26:	4ba3      	ldr	r3, [pc, #652]	; (800bcb4 <_strtod_l+0xb0c>)
 800ba28:	402b      	ands	r3, r5
 800ba2a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ba2e:	f04f 0a00 	mov.w	sl, #0
 800ba32:	e7a0      	b.n	800b976 <_strtod_l+0x7ce>
 800ba34:	f04f 33ff 	mov.w	r3, #4294967295
 800ba38:	e7ed      	b.n	800ba16 <_strtod_l+0x86e>
 800ba3a:	460b      	mov	r3, r1
 800ba3c:	e7eb      	b.n	800ba16 <_strtod_l+0x86e>
 800ba3e:	bb7b      	cbnz	r3, 800baa0 <_strtod_l+0x8f8>
 800ba40:	f1ba 0f00 	cmp.w	sl, #0
 800ba44:	d12c      	bne.n	800baa0 <_strtod_l+0x8f8>
 800ba46:	9904      	ldr	r1, [sp, #16]
 800ba48:	4a9a      	ldr	r2, [pc, #616]	; (800bcb4 <_strtod_l+0xb0c>)
 800ba4a:	465b      	mov	r3, fp
 800ba4c:	b1f1      	cbz	r1, 800ba8c <_strtod_l+0x8e4>
 800ba4e:	ea02 010b 	and.w	r1, r2, fp
 800ba52:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ba56:	dc19      	bgt.n	800ba8c <_strtod_l+0x8e4>
 800ba58:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ba5c:	f77f ae5b 	ble.w	800b716 <_strtod_l+0x56e>
 800ba60:	4a96      	ldr	r2, [pc, #600]	; (800bcbc <_strtod_l+0xb14>)
 800ba62:	2300      	movs	r3, #0
 800ba64:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800ba68:	4650      	mov	r0, sl
 800ba6a:	4659      	mov	r1, fp
 800ba6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ba70:	f7f4 fdca 	bl	8000608 <__aeabi_dmul>
 800ba74:	4682      	mov	sl, r0
 800ba76:	468b      	mov	fp, r1
 800ba78:	2900      	cmp	r1, #0
 800ba7a:	f47f adbe 	bne.w	800b5fa <_strtod_l+0x452>
 800ba7e:	2800      	cmp	r0, #0
 800ba80:	f47f adbb 	bne.w	800b5fa <_strtod_l+0x452>
 800ba84:	2322      	movs	r3, #34	; 0x22
 800ba86:	f8c9 3000 	str.w	r3, [r9]
 800ba8a:	e5b6      	b.n	800b5fa <_strtod_l+0x452>
 800ba8c:	4013      	ands	r3, r2
 800ba8e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ba92:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ba96:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ba9a:	f04f 3aff 	mov.w	sl, #4294967295
 800ba9e:	e76a      	b.n	800b976 <_strtod_l+0x7ce>
 800baa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800baa2:	b193      	cbz	r3, 800baca <_strtod_l+0x922>
 800baa4:	422b      	tst	r3, r5
 800baa6:	f43f af66 	beq.w	800b976 <_strtod_l+0x7ce>
 800baaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baac:	9a04      	ldr	r2, [sp, #16]
 800baae:	4650      	mov	r0, sl
 800bab0:	4659      	mov	r1, fp
 800bab2:	b173      	cbz	r3, 800bad2 <_strtod_l+0x92a>
 800bab4:	f7ff fb5a 	bl	800b16c <sulp>
 800bab8:	4602      	mov	r2, r0
 800baba:	460b      	mov	r3, r1
 800babc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bac0:	f7f4 fbec 	bl	800029c <__adddf3>
 800bac4:	4682      	mov	sl, r0
 800bac6:	468b      	mov	fp, r1
 800bac8:	e755      	b.n	800b976 <_strtod_l+0x7ce>
 800baca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bacc:	ea13 0f0a 	tst.w	r3, sl
 800bad0:	e7e9      	b.n	800baa6 <_strtod_l+0x8fe>
 800bad2:	f7ff fb4b 	bl	800b16c <sulp>
 800bad6:	4602      	mov	r2, r0
 800bad8:	460b      	mov	r3, r1
 800bada:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800bade:	f7f4 fbdb 	bl	8000298 <__aeabi_dsub>
 800bae2:	2200      	movs	r2, #0
 800bae4:	2300      	movs	r3, #0
 800bae6:	4682      	mov	sl, r0
 800bae8:	468b      	mov	fp, r1
 800baea:	f7f4 fff5 	bl	8000ad8 <__aeabi_dcmpeq>
 800baee:	2800      	cmp	r0, #0
 800baf0:	f47f ae11 	bne.w	800b716 <_strtod_l+0x56e>
 800baf4:	e73f      	b.n	800b976 <_strtod_l+0x7ce>
 800baf6:	4641      	mov	r1, r8
 800baf8:	4620      	mov	r0, r4
 800bafa:	f002 f9f4 	bl	800dee6 <__ratio>
 800bafe:	ec57 6b10 	vmov	r6, r7, d0
 800bb02:	2200      	movs	r2, #0
 800bb04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bb08:	ee10 0a10 	vmov	r0, s0
 800bb0c:	4639      	mov	r1, r7
 800bb0e:	f7f4 fff7 	bl	8000b00 <__aeabi_dcmple>
 800bb12:	2800      	cmp	r0, #0
 800bb14:	d077      	beq.n	800bc06 <_strtod_l+0xa5e>
 800bb16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d04a      	beq.n	800bbb2 <_strtod_l+0xa0a>
 800bb1c:	4b68      	ldr	r3, [pc, #416]	; (800bcc0 <_strtod_l+0xb18>)
 800bb1e:	2200      	movs	r2, #0
 800bb20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bb24:	4f66      	ldr	r7, [pc, #408]	; (800bcc0 <_strtod_l+0xb18>)
 800bb26:	2600      	movs	r6, #0
 800bb28:	4b62      	ldr	r3, [pc, #392]	; (800bcb4 <_strtod_l+0xb0c>)
 800bb2a:	402b      	ands	r3, r5
 800bb2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bb30:	4b64      	ldr	r3, [pc, #400]	; (800bcc4 <_strtod_l+0xb1c>)
 800bb32:	429a      	cmp	r2, r3
 800bb34:	f040 80ce 	bne.w	800bcd4 <_strtod_l+0xb2c>
 800bb38:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bb3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bb40:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800bb44:	ec4b ab10 	vmov	d0, sl, fp
 800bb48:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800bb4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800bb50:	f002 f904 	bl	800dd5c <__ulp>
 800bb54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800bb58:	ec53 2b10 	vmov	r2, r3, d0
 800bb5c:	f7f4 fd54 	bl	8000608 <__aeabi_dmul>
 800bb60:	4652      	mov	r2, sl
 800bb62:	465b      	mov	r3, fp
 800bb64:	f7f4 fb9a 	bl	800029c <__adddf3>
 800bb68:	460b      	mov	r3, r1
 800bb6a:	4952      	ldr	r1, [pc, #328]	; (800bcb4 <_strtod_l+0xb0c>)
 800bb6c:	4a56      	ldr	r2, [pc, #344]	; (800bcc8 <_strtod_l+0xb20>)
 800bb6e:	4019      	ands	r1, r3
 800bb70:	4291      	cmp	r1, r2
 800bb72:	4682      	mov	sl, r0
 800bb74:	d95b      	bls.n	800bc2e <_strtod_l+0xa86>
 800bb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb78:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800bb7c:	4293      	cmp	r3, r2
 800bb7e:	d103      	bne.n	800bb88 <_strtod_l+0x9e0>
 800bb80:	9b08      	ldr	r3, [sp, #32]
 800bb82:	3301      	adds	r3, #1
 800bb84:	f43f ad2e 	beq.w	800b5e4 <_strtod_l+0x43c>
 800bb88:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800bcb8 <_strtod_l+0xb10>
 800bb8c:	f04f 3aff 	mov.w	sl, #4294967295
 800bb90:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bb92:	4648      	mov	r0, r9
 800bb94:	f001 fe4b 	bl	800d82e <_Bfree>
 800bb98:	9905      	ldr	r1, [sp, #20]
 800bb9a:	4648      	mov	r0, r9
 800bb9c:	f001 fe47 	bl	800d82e <_Bfree>
 800bba0:	4641      	mov	r1, r8
 800bba2:	4648      	mov	r0, r9
 800bba4:	f001 fe43 	bl	800d82e <_Bfree>
 800bba8:	4621      	mov	r1, r4
 800bbaa:	4648      	mov	r0, r9
 800bbac:	f001 fe3f 	bl	800d82e <_Bfree>
 800bbb0:	e619      	b.n	800b7e6 <_strtod_l+0x63e>
 800bbb2:	f1ba 0f00 	cmp.w	sl, #0
 800bbb6:	d11a      	bne.n	800bbee <_strtod_l+0xa46>
 800bbb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bbbc:	b9eb      	cbnz	r3, 800bbfa <_strtod_l+0xa52>
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	4b3f      	ldr	r3, [pc, #252]	; (800bcc0 <_strtod_l+0xb18>)
 800bbc2:	4630      	mov	r0, r6
 800bbc4:	4639      	mov	r1, r7
 800bbc6:	f7f4 ff91 	bl	8000aec <__aeabi_dcmplt>
 800bbca:	b9c8      	cbnz	r0, 800bc00 <_strtod_l+0xa58>
 800bbcc:	4630      	mov	r0, r6
 800bbce:	4639      	mov	r1, r7
 800bbd0:	2200      	movs	r2, #0
 800bbd2:	4b3e      	ldr	r3, [pc, #248]	; (800bccc <_strtod_l+0xb24>)
 800bbd4:	f7f4 fd18 	bl	8000608 <__aeabi_dmul>
 800bbd8:	4606      	mov	r6, r0
 800bbda:	460f      	mov	r7, r1
 800bbdc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bbe0:	9618      	str	r6, [sp, #96]	; 0x60
 800bbe2:	9319      	str	r3, [sp, #100]	; 0x64
 800bbe4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800bbe8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bbec:	e79c      	b.n	800bb28 <_strtod_l+0x980>
 800bbee:	f1ba 0f01 	cmp.w	sl, #1
 800bbf2:	d102      	bne.n	800bbfa <_strtod_l+0xa52>
 800bbf4:	2d00      	cmp	r5, #0
 800bbf6:	f43f ad8e 	beq.w	800b716 <_strtod_l+0x56e>
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	4b34      	ldr	r3, [pc, #208]	; (800bcd0 <_strtod_l+0xb28>)
 800bbfe:	e78f      	b.n	800bb20 <_strtod_l+0x978>
 800bc00:	2600      	movs	r6, #0
 800bc02:	4f32      	ldr	r7, [pc, #200]	; (800bccc <_strtod_l+0xb24>)
 800bc04:	e7ea      	b.n	800bbdc <_strtod_l+0xa34>
 800bc06:	4b31      	ldr	r3, [pc, #196]	; (800bccc <_strtod_l+0xb24>)
 800bc08:	4630      	mov	r0, r6
 800bc0a:	4639      	mov	r1, r7
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f7f4 fcfb 	bl	8000608 <__aeabi_dmul>
 800bc12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc14:	4606      	mov	r6, r0
 800bc16:	460f      	mov	r7, r1
 800bc18:	b933      	cbnz	r3, 800bc28 <_strtod_l+0xa80>
 800bc1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bc1e:	9010      	str	r0, [sp, #64]	; 0x40
 800bc20:	9311      	str	r3, [sp, #68]	; 0x44
 800bc22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bc26:	e7df      	b.n	800bbe8 <_strtod_l+0xa40>
 800bc28:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bc2c:	e7f9      	b.n	800bc22 <_strtod_l+0xa7a>
 800bc2e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800bc32:	9b04      	ldr	r3, [sp, #16]
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d1ab      	bne.n	800bb90 <_strtod_l+0x9e8>
 800bc38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800bc3c:	0d1b      	lsrs	r3, r3, #20
 800bc3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bc40:	051b      	lsls	r3, r3, #20
 800bc42:	429a      	cmp	r2, r3
 800bc44:	465d      	mov	r5, fp
 800bc46:	d1a3      	bne.n	800bb90 <_strtod_l+0x9e8>
 800bc48:	4639      	mov	r1, r7
 800bc4a:	4630      	mov	r0, r6
 800bc4c:	f7f4 ff8c 	bl	8000b68 <__aeabi_d2iz>
 800bc50:	f7f4 fc70 	bl	8000534 <__aeabi_i2d>
 800bc54:	460b      	mov	r3, r1
 800bc56:	4602      	mov	r2, r0
 800bc58:	4639      	mov	r1, r7
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	f7f4 fb1c 	bl	8000298 <__aeabi_dsub>
 800bc60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bc62:	4606      	mov	r6, r0
 800bc64:	460f      	mov	r7, r1
 800bc66:	b933      	cbnz	r3, 800bc76 <_strtod_l+0xace>
 800bc68:	f1ba 0f00 	cmp.w	sl, #0
 800bc6c:	d103      	bne.n	800bc76 <_strtod_l+0xace>
 800bc6e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800bc72:	2d00      	cmp	r5, #0
 800bc74:	d06d      	beq.n	800bd52 <_strtod_l+0xbaa>
 800bc76:	a30a      	add	r3, pc, #40	; (adr r3, 800bca0 <_strtod_l+0xaf8>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	4630      	mov	r0, r6
 800bc7e:	4639      	mov	r1, r7
 800bc80:	f7f4 ff34 	bl	8000aec <__aeabi_dcmplt>
 800bc84:	2800      	cmp	r0, #0
 800bc86:	f47f acb8 	bne.w	800b5fa <_strtod_l+0x452>
 800bc8a:	a307      	add	r3, pc, #28	; (adr r3, 800bca8 <_strtod_l+0xb00>)
 800bc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc90:	4630      	mov	r0, r6
 800bc92:	4639      	mov	r1, r7
 800bc94:	f7f4 ff48 	bl	8000b28 <__aeabi_dcmpgt>
 800bc98:	2800      	cmp	r0, #0
 800bc9a:	f43f af79 	beq.w	800bb90 <_strtod_l+0x9e8>
 800bc9e:	e4ac      	b.n	800b5fa <_strtod_l+0x452>
 800bca0:	94a03595 	.word	0x94a03595
 800bca4:	3fdfffff 	.word	0x3fdfffff
 800bca8:	35afe535 	.word	0x35afe535
 800bcac:	3fe00000 	.word	0x3fe00000
 800bcb0:	000fffff 	.word	0x000fffff
 800bcb4:	7ff00000 	.word	0x7ff00000
 800bcb8:	7fefffff 	.word	0x7fefffff
 800bcbc:	39500000 	.word	0x39500000
 800bcc0:	3ff00000 	.word	0x3ff00000
 800bcc4:	7fe00000 	.word	0x7fe00000
 800bcc8:	7c9fffff 	.word	0x7c9fffff
 800bccc:	3fe00000 	.word	0x3fe00000
 800bcd0:	bff00000 	.word	0xbff00000
 800bcd4:	9b04      	ldr	r3, [sp, #16]
 800bcd6:	b333      	cbz	r3, 800bd26 <_strtod_l+0xb7e>
 800bcd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bcda:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bcde:	d822      	bhi.n	800bd26 <_strtod_l+0xb7e>
 800bce0:	a327      	add	r3, pc, #156	; (adr r3, 800bd80 <_strtod_l+0xbd8>)
 800bce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce6:	4630      	mov	r0, r6
 800bce8:	4639      	mov	r1, r7
 800bcea:	f7f4 ff09 	bl	8000b00 <__aeabi_dcmple>
 800bcee:	b1a0      	cbz	r0, 800bd1a <_strtod_l+0xb72>
 800bcf0:	4639      	mov	r1, r7
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	f7f4 ff60 	bl	8000bb8 <__aeabi_d2uiz>
 800bcf8:	2800      	cmp	r0, #0
 800bcfa:	bf08      	it	eq
 800bcfc:	2001      	moveq	r0, #1
 800bcfe:	f7f4 fc09 	bl	8000514 <__aeabi_ui2d>
 800bd02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bd04:	4606      	mov	r6, r0
 800bd06:	460f      	mov	r7, r1
 800bd08:	bb03      	cbnz	r3, 800bd4c <_strtod_l+0xba4>
 800bd0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd0e:	9012      	str	r0, [sp, #72]	; 0x48
 800bd10:	9313      	str	r3, [sp, #76]	; 0x4c
 800bd12:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800bd16:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800bd1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd1e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bd22:	1a9b      	subs	r3, r3, r2
 800bd24:	930b      	str	r3, [sp, #44]	; 0x2c
 800bd26:	ed9d 0b08 	vldr	d0, [sp, #32]
 800bd2a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800bd2e:	f002 f815 	bl	800dd5c <__ulp>
 800bd32:	4650      	mov	r0, sl
 800bd34:	ec53 2b10 	vmov	r2, r3, d0
 800bd38:	4659      	mov	r1, fp
 800bd3a:	f7f4 fc65 	bl	8000608 <__aeabi_dmul>
 800bd3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800bd42:	f7f4 faab 	bl	800029c <__adddf3>
 800bd46:	4682      	mov	sl, r0
 800bd48:	468b      	mov	fp, r1
 800bd4a:	e772      	b.n	800bc32 <_strtod_l+0xa8a>
 800bd4c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800bd50:	e7df      	b.n	800bd12 <_strtod_l+0xb6a>
 800bd52:	a30d      	add	r3, pc, #52	; (adr r3, 800bd88 <_strtod_l+0xbe0>)
 800bd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd58:	f7f4 fec8 	bl	8000aec <__aeabi_dcmplt>
 800bd5c:	e79c      	b.n	800bc98 <_strtod_l+0xaf0>
 800bd5e:	2300      	movs	r3, #0
 800bd60:	930d      	str	r3, [sp, #52]	; 0x34
 800bd62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bd64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bd66:	6013      	str	r3, [r2, #0]
 800bd68:	f7ff ba61 	b.w	800b22e <_strtod_l+0x86>
 800bd6c:	2b65      	cmp	r3, #101	; 0x65
 800bd6e:	f04f 0200 	mov.w	r2, #0
 800bd72:	f43f ab4e 	beq.w	800b412 <_strtod_l+0x26a>
 800bd76:	2101      	movs	r1, #1
 800bd78:	4614      	mov	r4, r2
 800bd7a:	9104      	str	r1, [sp, #16]
 800bd7c:	f7ff bacb 	b.w	800b316 <_strtod_l+0x16e>
 800bd80:	ffc00000 	.word	0xffc00000
 800bd84:	41dfffff 	.word	0x41dfffff
 800bd88:	94a03595 	.word	0x94a03595
 800bd8c:	3fcfffff 	.word	0x3fcfffff

0800bd90 <_strtod_r>:
 800bd90:	4b05      	ldr	r3, [pc, #20]	; (800bda8 <_strtod_r+0x18>)
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	b410      	push	{r4}
 800bd96:	6a1b      	ldr	r3, [r3, #32]
 800bd98:	4c04      	ldr	r4, [pc, #16]	; (800bdac <_strtod_r+0x1c>)
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	bf08      	it	eq
 800bd9e:	4623      	moveq	r3, r4
 800bda0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bda4:	f7ff ba00 	b.w	800b1a8 <_strtod_l>
 800bda8:	200001e8 	.word	0x200001e8
 800bdac:	2000024c 	.word	0x2000024c

0800bdb0 <_strtol_l.isra.0>:
 800bdb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdb4:	4680      	mov	r8, r0
 800bdb6:	4689      	mov	r9, r1
 800bdb8:	4692      	mov	sl, r2
 800bdba:	461e      	mov	r6, r3
 800bdbc:	460f      	mov	r7, r1
 800bdbe:	463d      	mov	r5, r7
 800bdc0:	9808      	ldr	r0, [sp, #32]
 800bdc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bdc6:	f001 fc47 	bl	800d658 <__locale_ctype_ptr_l>
 800bdca:	4420      	add	r0, r4
 800bdcc:	7843      	ldrb	r3, [r0, #1]
 800bdce:	f013 0308 	ands.w	r3, r3, #8
 800bdd2:	d132      	bne.n	800be3a <_strtol_l.isra.0+0x8a>
 800bdd4:	2c2d      	cmp	r4, #45	; 0x2d
 800bdd6:	d132      	bne.n	800be3e <_strtol_l.isra.0+0x8e>
 800bdd8:	787c      	ldrb	r4, [r7, #1]
 800bdda:	1cbd      	adds	r5, r7, #2
 800bddc:	2201      	movs	r2, #1
 800bdde:	2e00      	cmp	r6, #0
 800bde0:	d05d      	beq.n	800be9e <_strtol_l.isra.0+0xee>
 800bde2:	2e10      	cmp	r6, #16
 800bde4:	d109      	bne.n	800bdfa <_strtol_l.isra.0+0x4a>
 800bde6:	2c30      	cmp	r4, #48	; 0x30
 800bde8:	d107      	bne.n	800bdfa <_strtol_l.isra.0+0x4a>
 800bdea:	782b      	ldrb	r3, [r5, #0]
 800bdec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bdf0:	2b58      	cmp	r3, #88	; 0x58
 800bdf2:	d14f      	bne.n	800be94 <_strtol_l.isra.0+0xe4>
 800bdf4:	786c      	ldrb	r4, [r5, #1]
 800bdf6:	2610      	movs	r6, #16
 800bdf8:	3502      	adds	r5, #2
 800bdfa:	2a00      	cmp	r2, #0
 800bdfc:	bf14      	ite	ne
 800bdfe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800be02:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800be06:	2700      	movs	r7, #0
 800be08:	fbb1 fcf6 	udiv	ip, r1, r6
 800be0c:	4638      	mov	r0, r7
 800be0e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800be12:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800be16:	2b09      	cmp	r3, #9
 800be18:	d817      	bhi.n	800be4a <_strtol_l.isra.0+0x9a>
 800be1a:	461c      	mov	r4, r3
 800be1c:	42a6      	cmp	r6, r4
 800be1e:	dd23      	ble.n	800be68 <_strtol_l.isra.0+0xb8>
 800be20:	1c7b      	adds	r3, r7, #1
 800be22:	d007      	beq.n	800be34 <_strtol_l.isra.0+0x84>
 800be24:	4584      	cmp	ip, r0
 800be26:	d31c      	bcc.n	800be62 <_strtol_l.isra.0+0xb2>
 800be28:	d101      	bne.n	800be2e <_strtol_l.isra.0+0x7e>
 800be2a:	45a6      	cmp	lr, r4
 800be2c:	db19      	blt.n	800be62 <_strtol_l.isra.0+0xb2>
 800be2e:	fb00 4006 	mla	r0, r0, r6, r4
 800be32:	2701      	movs	r7, #1
 800be34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be38:	e7eb      	b.n	800be12 <_strtol_l.isra.0+0x62>
 800be3a:	462f      	mov	r7, r5
 800be3c:	e7bf      	b.n	800bdbe <_strtol_l.isra.0+0xe>
 800be3e:	2c2b      	cmp	r4, #43	; 0x2b
 800be40:	bf04      	itt	eq
 800be42:	1cbd      	addeq	r5, r7, #2
 800be44:	787c      	ldrbeq	r4, [r7, #1]
 800be46:	461a      	mov	r2, r3
 800be48:	e7c9      	b.n	800bdde <_strtol_l.isra.0+0x2e>
 800be4a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800be4e:	2b19      	cmp	r3, #25
 800be50:	d801      	bhi.n	800be56 <_strtol_l.isra.0+0xa6>
 800be52:	3c37      	subs	r4, #55	; 0x37
 800be54:	e7e2      	b.n	800be1c <_strtol_l.isra.0+0x6c>
 800be56:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800be5a:	2b19      	cmp	r3, #25
 800be5c:	d804      	bhi.n	800be68 <_strtol_l.isra.0+0xb8>
 800be5e:	3c57      	subs	r4, #87	; 0x57
 800be60:	e7dc      	b.n	800be1c <_strtol_l.isra.0+0x6c>
 800be62:	f04f 37ff 	mov.w	r7, #4294967295
 800be66:	e7e5      	b.n	800be34 <_strtol_l.isra.0+0x84>
 800be68:	1c7b      	adds	r3, r7, #1
 800be6a:	d108      	bne.n	800be7e <_strtol_l.isra.0+0xce>
 800be6c:	2322      	movs	r3, #34	; 0x22
 800be6e:	f8c8 3000 	str.w	r3, [r8]
 800be72:	4608      	mov	r0, r1
 800be74:	f1ba 0f00 	cmp.w	sl, #0
 800be78:	d107      	bne.n	800be8a <_strtol_l.isra.0+0xda>
 800be7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be7e:	b102      	cbz	r2, 800be82 <_strtol_l.isra.0+0xd2>
 800be80:	4240      	negs	r0, r0
 800be82:	f1ba 0f00 	cmp.w	sl, #0
 800be86:	d0f8      	beq.n	800be7a <_strtol_l.isra.0+0xca>
 800be88:	b10f      	cbz	r7, 800be8e <_strtol_l.isra.0+0xde>
 800be8a:	f105 39ff 	add.w	r9, r5, #4294967295
 800be8e:	f8ca 9000 	str.w	r9, [sl]
 800be92:	e7f2      	b.n	800be7a <_strtol_l.isra.0+0xca>
 800be94:	2430      	movs	r4, #48	; 0x30
 800be96:	2e00      	cmp	r6, #0
 800be98:	d1af      	bne.n	800bdfa <_strtol_l.isra.0+0x4a>
 800be9a:	2608      	movs	r6, #8
 800be9c:	e7ad      	b.n	800bdfa <_strtol_l.isra.0+0x4a>
 800be9e:	2c30      	cmp	r4, #48	; 0x30
 800bea0:	d0a3      	beq.n	800bdea <_strtol_l.isra.0+0x3a>
 800bea2:	260a      	movs	r6, #10
 800bea4:	e7a9      	b.n	800bdfa <_strtol_l.isra.0+0x4a>
	...

0800bea8 <_strtol_r>:
 800bea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800beaa:	4c06      	ldr	r4, [pc, #24]	; (800bec4 <_strtol_r+0x1c>)
 800beac:	4d06      	ldr	r5, [pc, #24]	; (800bec8 <_strtol_r+0x20>)
 800beae:	6824      	ldr	r4, [r4, #0]
 800beb0:	6a24      	ldr	r4, [r4, #32]
 800beb2:	2c00      	cmp	r4, #0
 800beb4:	bf08      	it	eq
 800beb6:	462c      	moveq	r4, r5
 800beb8:	9400      	str	r4, [sp, #0]
 800beba:	f7ff ff79 	bl	800bdb0 <_strtol_l.isra.0>
 800bebe:	b003      	add	sp, #12
 800bec0:	bd30      	pop	{r4, r5, pc}
 800bec2:	bf00      	nop
 800bec4:	200001e8 	.word	0x200001e8
 800bec8:	2000024c 	.word	0x2000024c

0800becc <__swbuf_r>:
 800becc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bece:	460e      	mov	r6, r1
 800bed0:	4614      	mov	r4, r2
 800bed2:	4605      	mov	r5, r0
 800bed4:	b118      	cbz	r0, 800bede <__swbuf_r+0x12>
 800bed6:	6983      	ldr	r3, [r0, #24]
 800bed8:	b90b      	cbnz	r3, 800bede <__swbuf_r+0x12>
 800beda:	f001 f80d 	bl	800cef8 <__sinit>
 800bede:	4b21      	ldr	r3, [pc, #132]	; (800bf64 <__swbuf_r+0x98>)
 800bee0:	429c      	cmp	r4, r3
 800bee2:	d12a      	bne.n	800bf3a <__swbuf_r+0x6e>
 800bee4:	686c      	ldr	r4, [r5, #4]
 800bee6:	69a3      	ldr	r3, [r4, #24]
 800bee8:	60a3      	str	r3, [r4, #8]
 800beea:	89a3      	ldrh	r3, [r4, #12]
 800beec:	071a      	lsls	r2, r3, #28
 800beee:	d52e      	bpl.n	800bf4e <__swbuf_r+0x82>
 800bef0:	6923      	ldr	r3, [r4, #16]
 800bef2:	b363      	cbz	r3, 800bf4e <__swbuf_r+0x82>
 800bef4:	6923      	ldr	r3, [r4, #16]
 800bef6:	6820      	ldr	r0, [r4, #0]
 800bef8:	1ac0      	subs	r0, r0, r3
 800befa:	6963      	ldr	r3, [r4, #20]
 800befc:	b2f6      	uxtb	r6, r6
 800befe:	4283      	cmp	r3, r0
 800bf00:	4637      	mov	r7, r6
 800bf02:	dc04      	bgt.n	800bf0e <__swbuf_r+0x42>
 800bf04:	4621      	mov	r1, r4
 800bf06:	4628      	mov	r0, r5
 800bf08:	f000 ff8c 	bl	800ce24 <_fflush_r>
 800bf0c:	bb28      	cbnz	r0, 800bf5a <__swbuf_r+0x8e>
 800bf0e:	68a3      	ldr	r3, [r4, #8]
 800bf10:	3b01      	subs	r3, #1
 800bf12:	60a3      	str	r3, [r4, #8]
 800bf14:	6823      	ldr	r3, [r4, #0]
 800bf16:	1c5a      	adds	r2, r3, #1
 800bf18:	6022      	str	r2, [r4, #0]
 800bf1a:	701e      	strb	r6, [r3, #0]
 800bf1c:	6963      	ldr	r3, [r4, #20]
 800bf1e:	3001      	adds	r0, #1
 800bf20:	4283      	cmp	r3, r0
 800bf22:	d004      	beq.n	800bf2e <__swbuf_r+0x62>
 800bf24:	89a3      	ldrh	r3, [r4, #12]
 800bf26:	07db      	lsls	r3, r3, #31
 800bf28:	d519      	bpl.n	800bf5e <__swbuf_r+0x92>
 800bf2a:	2e0a      	cmp	r6, #10
 800bf2c:	d117      	bne.n	800bf5e <__swbuf_r+0x92>
 800bf2e:	4621      	mov	r1, r4
 800bf30:	4628      	mov	r0, r5
 800bf32:	f000 ff77 	bl	800ce24 <_fflush_r>
 800bf36:	b190      	cbz	r0, 800bf5e <__swbuf_r+0x92>
 800bf38:	e00f      	b.n	800bf5a <__swbuf_r+0x8e>
 800bf3a:	4b0b      	ldr	r3, [pc, #44]	; (800bf68 <__swbuf_r+0x9c>)
 800bf3c:	429c      	cmp	r4, r3
 800bf3e:	d101      	bne.n	800bf44 <__swbuf_r+0x78>
 800bf40:	68ac      	ldr	r4, [r5, #8]
 800bf42:	e7d0      	b.n	800bee6 <__swbuf_r+0x1a>
 800bf44:	4b09      	ldr	r3, [pc, #36]	; (800bf6c <__swbuf_r+0xa0>)
 800bf46:	429c      	cmp	r4, r3
 800bf48:	bf08      	it	eq
 800bf4a:	68ec      	ldreq	r4, [r5, #12]
 800bf4c:	e7cb      	b.n	800bee6 <__swbuf_r+0x1a>
 800bf4e:	4621      	mov	r1, r4
 800bf50:	4628      	mov	r0, r5
 800bf52:	f000 f81f 	bl	800bf94 <__swsetup_r>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d0cc      	beq.n	800bef4 <__swbuf_r+0x28>
 800bf5a:	f04f 37ff 	mov.w	r7, #4294967295
 800bf5e:	4638      	mov	r0, r7
 800bf60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bf62:	bf00      	nop
 800bf64:	08011c18 	.word	0x08011c18
 800bf68:	08011c38 	.word	0x08011c38
 800bf6c:	08011bf8 	.word	0x08011bf8

0800bf70 <_write_r>:
 800bf70:	b538      	push	{r3, r4, r5, lr}
 800bf72:	4c07      	ldr	r4, [pc, #28]	; (800bf90 <_write_r+0x20>)
 800bf74:	4605      	mov	r5, r0
 800bf76:	4608      	mov	r0, r1
 800bf78:	4611      	mov	r1, r2
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	6022      	str	r2, [r4, #0]
 800bf7e:	461a      	mov	r2, r3
 800bf80:	f7f5 f96a 	bl	8001258 <_write>
 800bf84:	1c43      	adds	r3, r0, #1
 800bf86:	d102      	bne.n	800bf8e <_write_r+0x1e>
 800bf88:	6823      	ldr	r3, [r4, #0]
 800bf8a:	b103      	cbz	r3, 800bf8e <_write_r+0x1e>
 800bf8c:	602b      	str	r3, [r5, #0]
 800bf8e:	bd38      	pop	{r3, r4, r5, pc}
 800bf90:	200010a8 	.word	0x200010a8

0800bf94 <__swsetup_r>:
 800bf94:	4b32      	ldr	r3, [pc, #200]	; (800c060 <__swsetup_r+0xcc>)
 800bf96:	b570      	push	{r4, r5, r6, lr}
 800bf98:	681d      	ldr	r5, [r3, #0]
 800bf9a:	4606      	mov	r6, r0
 800bf9c:	460c      	mov	r4, r1
 800bf9e:	b125      	cbz	r5, 800bfaa <__swsetup_r+0x16>
 800bfa0:	69ab      	ldr	r3, [r5, #24]
 800bfa2:	b913      	cbnz	r3, 800bfaa <__swsetup_r+0x16>
 800bfa4:	4628      	mov	r0, r5
 800bfa6:	f000 ffa7 	bl	800cef8 <__sinit>
 800bfaa:	4b2e      	ldr	r3, [pc, #184]	; (800c064 <__swsetup_r+0xd0>)
 800bfac:	429c      	cmp	r4, r3
 800bfae:	d10f      	bne.n	800bfd0 <__swsetup_r+0x3c>
 800bfb0:	686c      	ldr	r4, [r5, #4]
 800bfb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bfb6:	b29a      	uxth	r2, r3
 800bfb8:	0715      	lsls	r5, r2, #28
 800bfba:	d42c      	bmi.n	800c016 <__swsetup_r+0x82>
 800bfbc:	06d0      	lsls	r0, r2, #27
 800bfbe:	d411      	bmi.n	800bfe4 <__swsetup_r+0x50>
 800bfc0:	2209      	movs	r2, #9
 800bfc2:	6032      	str	r2, [r6, #0]
 800bfc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfc8:	81a3      	strh	r3, [r4, #12]
 800bfca:	f04f 30ff 	mov.w	r0, #4294967295
 800bfce:	e03e      	b.n	800c04e <__swsetup_r+0xba>
 800bfd0:	4b25      	ldr	r3, [pc, #148]	; (800c068 <__swsetup_r+0xd4>)
 800bfd2:	429c      	cmp	r4, r3
 800bfd4:	d101      	bne.n	800bfda <__swsetup_r+0x46>
 800bfd6:	68ac      	ldr	r4, [r5, #8]
 800bfd8:	e7eb      	b.n	800bfb2 <__swsetup_r+0x1e>
 800bfda:	4b24      	ldr	r3, [pc, #144]	; (800c06c <__swsetup_r+0xd8>)
 800bfdc:	429c      	cmp	r4, r3
 800bfde:	bf08      	it	eq
 800bfe0:	68ec      	ldreq	r4, [r5, #12]
 800bfe2:	e7e6      	b.n	800bfb2 <__swsetup_r+0x1e>
 800bfe4:	0751      	lsls	r1, r2, #29
 800bfe6:	d512      	bpl.n	800c00e <__swsetup_r+0x7a>
 800bfe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bfea:	b141      	cbz	r1, 800bffe <__swsetup_r+0x6a>
 800bfec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bff0:	4299      	cmp	r1, r3
 800bff2:	d002      	beq.n	800bffa <__swsetup_r+0x66>
 800bff4:	4630      	mov	r0, r6
 800bff6:	f7fe f89d 	bl	800a134 <_free_r>
 800bffa:	2300      	movs	r3, #0
 800bffc:	6363      	str	r3, [r4, #52]	; 0x34
 800bffe:	89a3      	ldrh	r3, [r4, #12]
 800c000:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c004:	81a3      	strh	r3, [r4, #12]
 800c006:	2300      	movs	r3, #0
 800c008:	6063      	str	r3, [r4, #4]
 800c00a:	6923      	ldr	r3, [r4, #16]
 800c00c:	6023      	str	r3, [r4, #0]
 800c00e:	89a3      	ldrh	r3, [r4, #12]
 800c010:	f043 0308 	orr.w	r3, r3, #8
 800c014:	81a3      	strh	r3, [r4, #12]
 800c016:	6923      	ldr	r3, [r4, #16]
 800c018:	b94b      	cbnz	r3, 800c02e <__swsetup_r+0x9a>
 800c01a:	89a3      	ldrh	r3, [r4, #12]
 800c01c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c024:	d003      	beq.n	800c02e <__swsetup_r+0x9a>
 800c026:	4621      	mov	r1, r4
 800c028:	4630      	mov	r0, r6
 800c02a:	f001 fb6d 	bl	800d708 <__smakebuf_r>
 800c02e:	89a2      	ldrh	r2, [r4, #12]
 800c030:	f012 0301 	ands.w	r3, r2, #1
 800c034:	d00c      	beq.n	800c050 <__swsetup_r+0xbc>
 800c036:	2300      	movs	r3, #0
 800c038:	60a3      	str	r3, [r4, #8]
 800c03a:	6963      	ldr	r3, [r4, #20]
 800c03c:	425b      	negs	r3, r3
 800c03e:	61a3      	str	r3, [r4, #24]
 800c040:	6923      	ldr	r3, [r4, #16]
 800c042:	b953      	cbnz	r3, 800c05a <__swsetup_r+0xc6>
 800c044:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c048:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800c04c:	d1ba      	bne.n	800bfc4 <__swsetup_r+0x30>
 800c04e:	bd70      	pop	{r4, r5, r6, pc}
 800c050:	0792      	lsls	r2, r2, #30
 800c052:	bf58      	it	pl
 800c054:	6963      	ldrpl	r3, [r4, #20]
 800c056:	60a3      	str	r3, [r4, #8]
 800c058:	e7f2      	b.n	800c040 <__swsetup_r+0xac>
 800c05a:	2000      	movs	r0, #0
 800c05c:	e7f7      	b.n	800c04e <__swsetup_r+0xba>
 800c05e:	bf00      	nop
 800c060:	200001e8 	.word	0x200001e8
 800c064:	08011c18 	.word	0x08011c18
 800c068:	08011c38 	.word	0x08011c38
 800c06c:	08011bf8 	.word	0x08011bf8

0800c070 <_close_r>:
 800c070:	b538      	push	{r3, r4, r5, lr}
 800c072:	4c06      	ldr	r4, [pc, #24]	; (800c08c <_close_r+0x1c>)
 800c074:	2300      	movs	r3, #0
 800c076:	4605      	mov	r5, r0
 800c078:	4608      	mov	r0, r1
 800c07a:	6023      	str	r3, [r4, #0]
 800c07c:	f7f6 f821 	bl	80020c2 <_close>
 800c080:	1c43      	adds	r3, r0, #1
 800c082:	d102      	bne.n	800c08a <_close_r+0x1a>
 800c084:	6823      	ldr	r3, [r4, #0]
 800c086:	b103      	cbz	r3, 800c08a <_close_r+0x1a>
 800c088:	602b      	str	r3, [r5, #0]
 800c08a:	bd38      	pop	{r3, r4, r5, pc}
 800c08c:	200010a8 	.word	0x200010a8

0800c090 <quorem>:
 800c090:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c094:	6903      	ldr	r3, [r0, #16]
 800c096:	690c      	ldr	r4, [r1, #16]
 800c098:	42a3      	cmp	r3, r4
 800c09a:	4680      	mov	r8, r0
 800c09c:	f2c0 8082 	blt.w	800c1a4 <quorem+0x114>
 800c0a0:	3c01      	subs	r4, #1
 800c0a2:	f101 0714 	add.w	r7, r1, #20
 800c0a6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800c0aa:	f100 0614 	add.w	r6, r0, #20
 800c0ae:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800c0b2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800c0b6:	eb06 030c 	add.w	r3, r6, ip
 800c0ba:	3501      	adds	r5, #1
 800c0bc:	eb07 090c 	add.w	r9, r7, ip
 800c0c0:	9301      	str	r3, [sp, #4]
 800c0c2:	fbb0 f5f5 	udiv	r5, r0, r5
 800c0c6:	b395      	cbz	r5, 800c12e <quorem+0x9e>
 800c0c8:	f04f 0a00 	mov.w	sl, #0
 800c0cc:	4638      	mov	r0, r7
 800c0ce:	46b6      	mov	lr, r6
 800c0d0:	46d3      	mov	fp, sl
 800c0d2:	f850 2b04 	ldr.w	r2, [r0], #4
 800c0d6:	b293      	uxth	r3, r2
 800c0d8:	fb05 a303 	mla	r3, r5, r3, sl
 800c0dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	ebab 0303 	sub.w	r3, fp, r3
 800c0e6:	0c12      	lsrs	r2, r2, #16
 800c0e8:	f8de b000 	ldr.w	fp, [lr]
 800c0ec:	fb05 a202 	mla	r2, r5, r2, sl
 800c0f0:	fa13 f38b 	uxtah	r3, r3, fp
 800c0f4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800c0f8:	fa1f fb82 	uxth.w	fp, r2
 800c0fc:	f8de 2000 	ldr.w	r2, [lr]
 800c100:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800c104:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c108:	b29b      	uxth	r3, r3
 800c10a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c10e:	4581      	cmp	r9, r0
 800c110:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800c114:	f84e 3b04 	str.w	r3, [lr], #4
 800c118:	d2db      	bcs.n	800c0d2 <quorem+0x42>
 800c11a:	f856 300c 	ldr.w	r3, [r6, ip]
 800c11e:	b933      	cbnz	r3, 800c12e <quorem+0x9e>
 800c120:	9b01      	ldr	r3, [sp, #4]
 800c122:	3b04      	subs	r3, #4
 800c124:	429e      	cmp	r6, r3
 800c126:	461a      	mov	r2, r3
 800c128:	d330      	bcc.n	800c18c <quorem+0xfc>
 800c12a:	f8c8 4010 	str.w	r4, [r8, #16]
 800c12e:	4640      	mov	r0, r8
 800c130:	f001 fd9c 	bl	800dc6c <__mcmp>
 800c134:	2800      	cmp	r0, #0
 800c136:	db25      	blt.n	800c184 <quorem+0xf4>
 800c138:	3501      	adds	r5, #1
 800c13a:	4630      	mov	r0, r6
 800c13c:	f04f 0c00 	mov.w	ip, #0
 800c140:	f857 2b04 	ldr.w	r2, [r7], #4
 800c144:	f8d0 e000 	ldr.w	lr, [r0]
 800c148:	b293      	uxth	r3, r2
 800c14a:	ebac 0303 	sub.w	r3, ip, r3
 800c14e:	0c12      	lsrs	r2, r2, #16
 800c150:	fa13 f38e 	uxtah	r3, r3, lr
 800c154:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c158:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c15c:	b29b      	uxth	r3, r3
 800c15e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c162:	45b9      	cmp	r9, r7
 800c164:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c168:	f840 3b04 	str.w	r3, [r0], #4
 800c16c:	d2e8      	bcs.n	800c140 <quorem+0xb0>
 800c16e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800c172:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800c176:	b92a      	cbnz	r2, 800c184 <quorem+0xf4>
 800c178:	3b04      	subs	r3, #4
 800c17a:	429e      	cmp	r6, r3
 800c17c:	461a      	mov	r2, r3
 800c17e:	d30b      	bcc.n	800c198 <quorem+0x108>
 800c180:	f8c8 4010 	str.w	r4, [r8, #16]
 800c184:	4628      	mov	r0, r5
 800c186:	b003      	add	sp, #12
 800c188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c18c:	6812      	ldr	r2, [r2, #0]
 800c18e:	3b04      	subs	r3, #4
 800c190:	2a00      	cmp	r2, #0
 800c192:	d1ca      	bne.n	800c12a <quorem+0x9a>
 800c194:	3c01      	subs	r4, #1
 800c196:	e7c5      	b.n	800c124 <quorem+0x94>
 800c198:	6812      	ldr	r2, [r2, #0]
 800c19a:	3b04      	subs	r3, #4
 800c19c:	2a00      	cmp	r2, #0
 800c19e:	d1ef      	bne.n	800c180 <quorem+0xf0>
 800c1a0:	3c01      	subs	r4, #1
 800c1a2:	e7ea      	b.n	800c17a <quorem+0xea>
 800c1a4:	2000      	movs	r0, #0
 800c1a6:	e7ee      	b.n	800c186 <quorem+0xf6>

0800c1a8 <_dtoa_r>:
 800c1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1ac:	ec57 6b10 	vmov	r6, r7, d0
 800c1b0:	b097      	sub	sp, #92	; 0x5c
 800c1b2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c1b4:	9106      	str	r1, [sp, #24]
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	920b      	str	r2, [sp, #44]	; 0x2c
 800c1ba:	9312      	str	r3, [sp, #72]	; 0x48
 800c1bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c1c0:	e9cd 6700 	strd	r6, r7, [sp]
 800c1c4:	b93d      	cbnz	r5, 800c1d6 <_dtoa_r+0x2e>
 800c1c6:	2010      	movs	r0, #16
 800c1c8:	f7fd ff9c 	bl	800a104 <malloc>
 800c1cc:	6260      	str	r0, [r4, #36]	; 0x24
 800c1ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c1d2:	6005      	str	r5, [r0, #0]
 800c1d4:	60c5      	str	r5, [r0, #12]
 800c1d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1d8:	6819      	ldr	r1, [r3, #0]
 800c1da:	b151      	cbz	r1, 800c1f2 <_dtoa_r+0x4a>
 800c1dc:	685a      	ldr	r2, [r3, #4]
 800c1de:	604a      	str	r2, [r1, #4]
 800c1e0:	2301      	movs	r3, #1
 800c1e2:	4093      	lsls	r3, r2
 800c1e4:	608b      	str	r3, [r1, #8]
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	f001 fb21 	bl	800d82e <_Bfree>
 800c1ec:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	601a      	str	r2, [r3, #0]
 800c1f2:	1e3b      	subs	r3, r7, #0
 800c1f4:	bfbb      	ittet	lt
 800c1f6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c1fa:	9301      	strlt	r3, [sp, #4]
 800c1fc:	2300      	movge	r3, #0
 800c1fe:	2201      	movlt	r2, #1
 800c200:	bfac      	ite	ge
 800c202:	f8c8 3000 	strge.w	r3, [r8]
 800c206:	f8c8 2000 	strlt.w	r2, [r8]
 800c20a:	4baf      	ldr	r3, [pc, #700]	; (800c4c8 <_dtoa_r+0x320>)
 800c20c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800c210:	ea33 0308 	bics.w	r3, r3, r8
 800c214:	d114      	bne.n	800c240 <_dtoa_r+0x98>
 800c216:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c218:	f242 730f 	movw	r3, #9999	; 0x270f
 800c21c:	6013      	str	r3, [r2, #0]
 800c21e:	9b00      	ldr	r3, [sp, #0]
 800c220:	b923      	cbnz	r3, 800c22c <_dtoa_r+0x84>
 800c222:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800c226:	2800      	cmp	r0, #0
 800c228:	f000 8542 	beq.w	800ccb0 <_dtoa_r+0xb08>
 800c22c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c22e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800c4dc <_dtoa_r+0x334>
 800c232:	2b00      	cmp	r3, #0
 800c234:	f000 8544 	beq.w	800ccc0 <_dtoa_r+0xb18>
 800c238:	f10b 0303 	add.w	r3, fp, #3
 800c23c:	f000 bd3e 	b.w	800ccbc <_dtoa_r+0xb14>
 800c240:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c244:	2200      	movs	r2, #0
 800c246:	2300      	movs	r3, #0
 800c248:	4630      	mov	r0, r6
 800c24a:	4639      	mov	r1, r7
 800c24c:	f7f4 fc44 	bl	8000ad8 <__aeabi_dcmpeq>
 800c250:	4681      	mov	r9, r0
 800c252:	b168      	cbz	r0, 800c270 <_dtoa_r+0xc8>
 800c254:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c256:	2301      	movs	r3, #1
 800c258:	6013      	str	r3, [r2, #0]
 800c25a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	f000 8524 	beq.w	800ccaa <_dtoa_r+0xb02>
 800c262:	4b9a      	ldr	r3, [pc, #616]	; (800c4cc <_dtoa_r+0x324>)
 800c264:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c266:	f103 3bff 	add.w	fp, r3, #4294967295
 800c26a:	6013      	str	r3, [r2, #0]
 800c26c:	f000 bd28 	b.w	800ccc0 <_dtoa_r+0xb18>
 800c270:	aa14      	add	r2, sp, #80	; 0x50
 800c272:	a915      	add	r1, sp, #84	; 0x54
 800c274:	ec47 6b10 	vmov	d0, r6, r7
 800c278:	4620      	mov	r0, r4
 800c27a:	f001 fde5 	bl	800de48 <__d2b>
 800c27e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c282:	9004      	str	r0, [sp, #16]
 800c284:	2d00      	cmp	r5, #0
 800c286:	d07c      	beq.n	800c382 <_dtoa_r+0x1da>
 800c288:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c28c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800c290:	46b2      	mov	sl, r6
 800c292:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800c296:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c29a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800c29e:	2200      	movs	r2, #0
 800c2a0:	4b8b      	ldr	r3, [pc, #556]	; (800c4d0 <_dtoa_r+0x328>)
 800c2a2:	4650      	mov	r0, sl
 800c2a4:	4659      	mov	r1, fp
 800c2a6:	f7f3 fff7 	bl	8000298 <__aeabi_dsub>
 800c2aa:	a381      	add	r3, pc, #516	; (adr r3, 800c4b0 <_dtoa_r+0x308>)
 800c2ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b0:	f7f4 f9aa 	bl	8000608 <__aeabi_dmul>
 800c2b4:	a380      	add	r3, pc, #512	; (adr r3, 800c4b8 <_dtoa_r+0x310>)
 800c2b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ba:	f7f3 ffef 	bl	800029c <__adddf3>
 800c2be:	4606      	mov	r6, r0
 800c2c0:	4628      	mov	r0, r5
 800c2c2:	460f      	mov	r7, r1
 800c2c4:	f7f4 f936 	bl	8000534 <__aeabi_i2d>
 800c2c8:	a37d      	add	r3, pc, #500	; (adr r3, 800c4c0 <_dtoa_r+0x318>)
 800c2ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ce:	f7f4 f99b 	bl	8000608 <__aeabi_dmul>
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	4639      	mov	r1, r7
 800c2da:	f7f3 ffdf 	bl	800029c <__adddf3>
 800c2de:	4606      	mov	r6, r0
 800c2e0:	460f      	mov	r7, r1
 800c2e2:	f7f4 fc41 	bl	8000b68 <__aeabi_d2iz>
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	4682      	mov	sl, r0
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	4630      	mov	r0, r6
 800c2ee:	4639      	mov	r1, r7
 800c2f0:	f7f4 fbfc 	bl	8000aec <__aeabi_dcmplt>
 800c2f4:	b148      	cbz	r0, 800c30a <_dtoa_r+0x162>
 800c2f6:	4650      	mov	r0, sl
 800c2f8:	f7f4 f91c 	bl	8000534 <__aeabi_i2d>
 800c2fc:	4632      	mov	r2, r6
 800c2fe:	463b      	mov	r3, r7
 800c300:	f7f4 fbea 	bl	8000ad8 <__aeabi_dcmpeq>
 800c304:	b908      	cbnz	r0, 800c30a <_dtoa_r+0x162>
 800c306:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c30a:	f1ba 0f16 	cmp.w	sl, #22
 800c30e:	d859      	bhi.n	800c3c4 <_dtoa_r+0x21c>
 800c310:	4970      	ldr	r1, [pc, #448]	; (800c4d4 <_dtoa_r+0x32c>)
 800c312:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c31a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c31e:	f7f4 fc03 	bl	8000b28 <__aeabi_dcmpgt>
 800c322:	2800      	cmp	r0, #0
 800c324:	d050      	beq.n	800c3c8 <_dtoa_r+0x220>
 800c326:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c32a:	2300      	movs	r3, #0
 800c32c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c32e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c330:	1b5d      	subs	r5, r3, r5
 800c332:	f1b5 0801 	subs.w	r8, r5, #1
 800c336:	bf49      	itett	mi
 800c338:	f1c5 0301 	rsbmi	r3, r5, #1
 800c33c:	2300      	movpl	r3, #0
 800c33e:	9305      	strmi	r3, [sp, #20]
 800c340:	f04f 0800 	movmi.w	r8, #0
 800c344:	bf58      	it	pl
 800c346:	9305      	strpl	r3, [sp, #20]
 800c348:	f1ba 0f00 	cmp.w	sl, #0
 800c34c:	db3e      	blt.n	800c3cc <_dtoa_r+0x224>
 800c34e:	2300      	movs	r3, #0
 800c350:	44d0      	add	r8, sl
 800c352:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c356:	9307      	str	r3, [sp, #28]
 800c358:	9b06      	ldr	r3, [sp, #24]
 800c35a:	2b09      	cmp	r3, #9
 800c35c:	f200 8090 	bhi.w	800c480 <_dtoa_r+0x2d8>
 800c360:	2b05      	cmp	r3, #5
 800c362:	bfc4      	itt	gt
 800c364:	3b04      	subgt	r3, #4
 800c366:	9306      	strgt	r3, [sp, #24]
 800c368:	9b06      	ldr	r3, [sp, #24]
 800c36a:	f1a3 0302 	sub.w	r3, r3, #2
 800c36e:	bfcc      	ite	gt
 800c370:	2500      	movgt	r5, #0
 800c372:	2501      	movle	r5, #1
 800c374:	2b03      	cmp	r3, #3
 800c376:	f200 808f 	bhi.w	800c498 <_dtoa_r+0x2f0>
 800c37a:	e8df f003 	tbb	[pc, r3]
 800c37e:	7f7d      	.short	0x7f7d
 800c380:	7131      	.short	0x7131
 800c382:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800c386:	441d      	add	r5, r3
 800c388:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800c38c:	2820      	cmp	r0, #32
 800c38e:	dd13      	ble.n	800c3b8 <_dtoa_r+0x210>
 800c390:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800c394:	9b00      	ldr	r3, [sp, #0]
 800c396:	fa08 f800 	lsl.w	r8, r8, r0
 800c39a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800c39e:	fa23 f000 	lsr.w	r0, r3, r0
 800c3a2:	ea48 0000 	orr.w	r0, r8, r0
 800c3a6:	f7f4 f8b5 	bl	8000514 <__aeabi_ui2d>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	4682      	mov	sl, r0
 800c3ae:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800c3b2:	3d01      	subs	r5, #1
 800c3b4:	9313      	str	r3, [sp, #76]	; 0x4c
 800c3b6:	e772      	b.n	800c29e <_dtoa_r+0xf6>
 800c3b8:	9b00      	ldr	r3, [sp, #0]
 800c3ba:	f1c0 0020 	rsb	r0, r0, #32
 800c3be:	fa03 f000 	lsl.w	r0, r3, r0
 800c3c2:	e7f0      	b.n	800c3a6 <_dtoa_r+0x1fe>
 800c3c4:	2301      	movs	r3, #1
 800c3c6:	e7b1      	b.n	800c32c <_dtoa_r+0x184>
 800c3c8:	900f      	str	r0, [sp, #60]	; 0x3c
 800c3ca:	e7b0      	b.n	800c32e <_dtoa_r+0x186>
 800c3cc:	9b05      	ldr	r3, [sp, #20]
 800c3ce:	eba3 030a 	sub.w	r3, r3, sl
 800c3d2:	9305      	str	r3, [sp, #20]
 800c3d4:	f1ca 0300 	rsb	r3, sl, #0
 800c3d8:	9307      	str	r3, [sp, #28]
 800c3da:	2300      	movs	r3, #0
 800c3dc:	930e      	str	r3, [sp, #56]	; 0x38
 800c3de:	e7bb      	b.n	800c358 <_dtoa_r+0x1b0>
 800c3e0:	2301      	movs	r3, #1
 800c3e2:	930a      	str	r3, [sp, #40]	; 0x28
 800c3e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	dd59      	ble.n	800c49e <_dtoa_r+0x2f6>
 800c3ea:	9302      	str	r3, [sp, #8]
 800c3ec:	4699      	mov	r9, r3
 800c3ee:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c3f0:	2200      	movs	r2, #0
 800c3f2:	6072      	str	r2, [r6, #4]
 800c3f4:	2204      	movs	r2, #4
 800c3f6:	f102 0014 	add.w	r0, r2, #20
 800c3fa:	4298      	cmp	r0, r3
 800c3fc:	6871      	ldr	r1, [r6, #4]
 800c3fe:	d953      	bls.n	800c4a8 <_dtoa_r+0x300>
 800c400:	4620      	mov	r0, r4
 800c402:	f001 f9e0 	bl	800d7c6 <_Balloc>
 800c406:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c408:	6030      	str	r0, [r6, #0]
 800c40a:	f1b9 0f0e 	cmp.w	r9, #14
 800c40e:	f8d3 b000 	ldr.w	fp, [r3]
 800c412:	f200 80e6 	bhi.w	800c5e2 <_dtoa_r+0x43a>
 800c416:	2d00      	cmp	r5, #0
 800c418:	f000 80e3 	beq.w	800c5e2 <_dtoa_r+0x43a>
 800c41c:	ed9d 7b00 	vldr	d7, [sp]
 800c420:	f1ba 0f00 	cmp.w	sl, #0
 800c424:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800c428:	dd74      	ble.n	800c514 <_dtoa_r+0x36c>
 800c42a:	4a2a      	ldr	r2, [pc, #168]	; (800c4d4 <_dtoa_r+0x32c>)
 800c42c:	f00a 030f 	and.w	r3, sl, #15
 800c430:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c434:	ed93 7b00 	vldr	d7, [r3]
 800c438:	ea4f 162a 	mov.w	r6, sl, asr #4
 800c43c:	06f0      	lsls	r0, r6, #27
 800c43e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800c442:	d565      	bpl.n	800c510 <_dtoa_r+0x368>
 800c444:	4b24      	ldr	r3, [pc, #144]	; (800c4d8 <_dtoa_r+0x330>)
 800c446:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c44a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c44e:	f7f4 fa05 	bl	800085c <__aeabi_ddiv>
 800c452:	e9cd 0100 	strd	r0, r1, [sp]
 800c456:	f006 060f 	and.w	r6, r6, #15
 800c45a:	2503      	movs	r5, #3
 800c45c:	4f1e      	ldr	r7, [pc, #120]	; (800c4d8 <_dtoa_r+0x330>)
 800c45e:	e04c      	b.n	800c4fa <_dtoa_r+0x352>
 800c460:	2301      	movs	r3, #1
 800c462:	930a      	str	r3, [sp, #40]	; 0x28
 800c464:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c466:	4453      	add	r3, sl
 800c468:	f103 0901 	add.w	r9, r3, #1
 800c46c:	9302      	str	r3, [sp, #8]
 800c46e:	464b      	mov	r3, r9
 800c470:	2b01      	cmp	r3, #1
 800c472:	bfb8      	it	lt
 800c474:	2301      	movlt	r3, #1
 800c476:	e7ba      	b.n	800c3ee <_dtoa_r+0x246>
 800c478:	2300      	movs	r3, #0
 800c47a:	e7b2      	b.n	800c3e2 <_dtoa_r+0x23a>
 800c47c:	2300      	movs	r3, #0
 800c47e:	e7f0      	b.n	800c462 <_dtoa_r+0x2ba>
 800c480:	2501      	movs	r5, #1
 800c482:	2300      	movs	r3, #0
 800c484:	9306      	str	r3, [sp, #24]
 800c486:	950a      	str	r5, [sp, #40]	; 0x28
 800c488:	f04f 33ff 	mov.w	r3, #4294967295
 800c48c:	9302      	str	r3, [sp, #8]
 800c48e:	4699      	mov	r9, r3
 800c490:	2200      	movs	r2, #0
 800c492:	2312      	movs	r3, #18
 800c494:	920b      	str	r2, [sp, #44]	; 0x2c
 800c496:	e7aa      	b.n	800c3ee <_dtoa_r+0x246>
 800c498:	2301      	movs	r3, #1
 800c49a:	930a      	str	r3, [sp, #40]	; 0x28
 800c49c:	e7f4      	b.n	800c488 <_dtoa_r+0x2e0>
 800c49e:	2301      	movs	r3, #1
 800c4a0:	9302      	str	r3, [sp, #8]
 800c4a2:	4699      	mov	r9, r3
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	e7f5      	b.n	800c494 <_dtoa_r+0x2ec>
 800c4a8:	3101      	adds	r1, #1
 800c4aa:	6071      	str	r1, [r6, #4]
 800c4ac:	0052      	lsls	r2, r2, #1
 800c4ae:	e7a2      	b.n	800c3f6 <_dtoa_r+0x24e>
 800c4b0:	636f4361 	.word	0x636f4361
 800c4b4:	3fd287a7 	.word	0x3fd287a7
 800c4b8:	8b60c8b3 	.word	0x8b60c8b3
 800c4bc:	3fc68a28 	.word	0x3fc68a28
 800c4c0:	509f79fb 	.word	0x509f79fb
 800c4c4:	3fd34413 	.word	0x3fd34413
 800c4c8:	7ff00000 	.word	0x7ff00000
 800c4cc:	08011d8c 	.word	0x08011d8c
 800c4d0:	3ff80000 	.word	0x3ff80000
 800c4d4:	08011c90 	.word	0x08011c90
 800c4d8:	08011c68 	.word	0x08011c68
 800c4dc:	08011bf1 	.word	0x08011bf1
 800c4e0:	07f1      	lsls	r1, r6, #31
 800c4e2:	d508      	bpl.n	800c4f6 <_dtoa_r+0x34e>
 800c4e4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c4e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4ec:	f7f4 f88c 	bl	8000608 <__aeabi_dmul>
 800c4f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c4f4:	3501      	adds	r5, #1
 800c4f6:	1076      	asrs	r6, r6, #1
 800c4f8:	3708      	adds	r7, #8
 800c4fa:	2e00      	cmp	r6, #0
 800c4fc:	d1f0      	bne.n	800c4e0 <_dtoa_r+0x338>
 800c4fe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c502:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c506:	f7f4 f9a9 	bl	800085c <__aeabi_ddiv>
 800c50a:	e9cd 0100 	strd	r0, r1, [sp]
 800c50e:	e01a      	b.n	800c546 <_dtoa_r+0x39e>
 800c510:	2502      	movs	r5, #2
 800c512:	e7a3      	b.n	800c45c <_dtoa_r+0x2b4>
 800c514:	f000 80a0 	beq.w	800c658 <_dtoa_r+0x4b0>
 800c518:	f1ca 0600 	rsb	r6, sl, #0
 800c51c:	4b9f      	ldr	r3, [pc, #636]	; (800c79c <_dtoa_r+0x5f4>)
 800c51e:	4fa0      	ldr	r7, [pc, #640]	; (800c7a0 <_dtoa_r+0x5f8>)
 800c520:	f006 020f 	and.w	r2, r6, #15
 800c524:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c52c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c530:	f7f4 f86a 	bl	8000608 <__aeabi_dmul>
 800c534:	e9cd 0100 	strd	r0, r1, [sp]
 800c538:	1136      	asrs	r6, r6, #4
 800c53a:	2300      	movs	r3, #0
 800c53c:	2502      	movs	r5, #2
 800c53e:	2e00      	cmp	r6, #0
 800c540:	d17f      	bne.n	800c642 <_dtoa_r+0x49a>
 800c542:	2b00      	cmp	r3, #0
 800c544:	d1e1      	bne.n	800c50a <_dtoa_r+0x362>
 800c546:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c548:	2b00      	cmp	r3, #0
 800c54a:	f000 8087 	beq.w	800c65c <_dtoa_r+0x4b4>
 800c54e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c552:	2200      	movs	r2, #0
 800c554:	4b93      	ldr	r3, [pc, #588]	; (800c7a4 <_dtoa_r+0x5fc>)
 800c556:	4630      	mov	r0, r6
 800c558:	4639      	mov	r1, r7
 800c55a:	f7f4 fac7 	bl	8000aec <__aeabi_dcmplt>
 800c55e:	2800      	cmp	r0, #0
 800c560:	d07c      	beq.n	800c65c <_dtoa_r+0x4b4>
 800c562:	f1b9 0f00 	cmp.w	r9, #0
 800c566:	d079      	beq.n	800c65c <_dtoa_r+0x4b4>
 800c568:	9b02      	ldr	r3, [sp, #8]
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	dd35      	ble.n	800c5da <_dtoa_r+0x432>
 800c56e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c572:	9308      	str	r3, [sp, #32]
 800c574:	4639      	mov	r1, r7
 800c576:	2200      	movs	r2, #0
 800c578:	4b8b      	ldr	r3, [pc, #556]	; (800c7a8 <_dtoa_r+0x600>)
 800c57a:	4630      	mov	r0, r6
 800c57c:	f7f4 f844 	bl	8000608 <__aeabi_dmul>
 800c580:	e9cd 0100 	strd	r0, r1, [sp]
 800c584:	9f02      	ldr	r7, [sp, #8]
 800c586:	3501      	adds	r5, #1
 800c588:	4628      	mov	r0, r5
 800c58a:	f7f3 ffd3 	bl	8000534 <__aeabi_i2d>
 800c58e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c592:	f7f4 f839 	bl	8000608 <__aeabi_dmul>
 800c596:	2200      	movs	r2, #0
 800c598:	4b84      	ldr	r3, [pc, #528]	; (800c7ac <_dtoa_r+0x604>)
 800c59a:	f7f3 fe7f 	bl	800029c <__adddf3>
 800c59e:	4605      	mov	r5, r0
 800c5a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c5a4:	2f00      	cmp	r7, #0
 800c5a6:	d15d      	bne.n	800c664 <_dtoa_r+0x4bc>
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	4b81      	ldr	r3, [pc, #516]	; (800c7b0 <_dtoa_r+0x608>)
 800c5ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5b0:	f7f3 fe72 	bl	8000298 <__aeabi_dsub>
 800c5b4:	462a      	mov	r2, r5
 800c5b6:	4633      	mov	r3, r6
 800c5b8:	e9cd 0100 	strd	r0, r1, [sp]
 800c5bc:	f7f4 fab4 	bl	8000b28 <__aeabi_dcmpgt>
 800c5c0:	2800      	cmp	r0, #0
 800c5c2:	f040 8288 	bne.w	800cad6 <_dtoa_r+0x92e>
 800c5c6:	462a      	mov	r2, r5
 800c5c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c5cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5d0:	f7f4 fa8c 	bl	8000aec <__aeabi_dcmplt>
 800c5d4:	2800      	cmp	r0, #0
 800c5d6:	f040 827c 	bne.w	800cad2 <_dtoa_r+0x92a>
 800c5da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c5de:	e9cd 2300 	strd	r2, r3, [sp]
 800c5e2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	f2c0 8150 	blt.w	800c88a <_dtoa_r+0x6e2>
 800c5ea:	f1ba 0f0e 	cmp.w	sl, #14
 800c5ee:	f300 814c 	bgt.w	800c88a <_dtoa_r+0x6e2>
 800c5f2:	4b6a      	ldr	r3, [pc, #424]	; (800c79c <_dtoa_r+0x5f4>)
 800c5f4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c5f8:	ed93 7b00 	vldr	d7, [r3]
 800c5fc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c604:	f280 80d8 	bge.w	800c7b8 <_dtoa_r+0x610>
 800c608:	f1b9 0f00 	cmp.w	r9, #0
 800c60c:	f300 80d4 	bgt.w	800c7b8 <_dtoa_r+0x610>
 800c610:	f040 825e 	bne.w	800cad0 <_dtoa_r+0x928>
 800c614:	2200      	movs	r2, #0
 800c616:	4b66      	ldr	r3, [pc, #408]	; (800c7b0 <_dtoa_r+0x608>)
 800c618:	ec51 0b17 	vmov	r0, r1, d7
 800c61c:	f7f3 fff4 	bl	8000608 <__aeabi_dmul>
 800c620:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c624:	f7f4 fa76 	bl	8000b14 <__aeabi_dcmpge>
 800c628:	464f      	mov	r7, r9
 800c62a:	464e      	mov	r6, r9
 800c62c:	2800      	cmp	r0, #0
 800c62e:	f040 8234 	bne.w	800ca9a <_dtoa_r+0x8f2>
 800c632:	2331      	movs	r3, #49	; 0x31
 800c634:	f10b 0501 	add.w	r5, fp, #1
 800c638:	f88b 3000 	strb.w	r3, [fp]
 800c63c:	f10a 0a01 	add.w	sl, sl, #1
 800c640:	e22f      	b.n	800caa2 <_dtoa_r+0x8fa>
 800c642:	07f2      	lsls	r2, r6, #31
 800c644:	d505      	bpl.n	800c652 <_dtoa_r+0x4aa>
 800c646:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c64a:	f7f3 ffdd 	bl	8000608 <__aeabi_dmul>
 800c64e:	3501      	adds	r5, #1
 800c650:	2301      	movs	r3, #1
 800c652:	1076      	asrs	r6, r6, #1
 800c654:	3708      	adds	r7, #8
 800c656:	e772      	b.n	800c53e <_dtoa_r+0x396>
 800c658:	2502      	movs	r5, #2
 800c65a:	e774      	b.n	800c546 <_dtoa_r+0x39e>
 800c65c:	f8cd a020 	str.w	sl, [sp, #32]
 800c660:	464f      	mov	r7, r9
 800c662:	e791      	b.n	800c588 <_dtoa_r+0x3e0>
 800c664:	4b4d      	ldr	r3, [pc, #308]	; (800c79c <_dtoa_r+0x5f4>)
 800c666:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c66a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800c66e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c670:	2b00      	cmp	r3, #0
 800c672:	d047      	beq.n	800c704 <_dtoa_r+0x55c>
 800c674:	4602      	mov	r2, r0
 800c676:	460b      	mov	r3, r1
 800c678:	2000      	movs	r0, #0
 800c67a:	494e      	ldr	r1, [pc, #312]	; (800c7b4 <_dtoa_r+0x60c>)
 800c67c:	f7f4 f8ee 	bl	800085c <__aeabi_ddiv>
 800c680:	462a      	mov	r2, r5
 800c682:	4633      	mov	r3, r6
 800c684:	f7f3 fe08 	bl	8000298 <__aeabi_dsub>
 800c688:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c68c:	465d      	mov	r5, fp
 800c68e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c692:	f7f4 fa69 	bl	8000b68 <__aeabi_d2iz>
 800c696:	4606      	mov	r6, r0
 800c698:	f7f3 ff4c 	bl	8000534 <__aeabi_i2d>
 800c69c:	4602      	mov	r2, r0
 800c69e:	460b      	mov	r3, r1
 800c6a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6a4:	f7f3 fdf8 	bl	8000298 <__aeabi_dsub>
 800c6a8:	3630      	adds	r6, #48	; 0x30
 800c6aa:	f805 6b01 	strb.w	r6, [r5], #1
 800c6ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c6b2:	e9cd 0100 	strd	r0, r1, [sp]
 800c6b6:	f7f4 fa19 	bl	8000aec <__aeabi_dcmplt>
 800c6ba:	2800      	cmp	r0, #0
 800c6bc:	d163      	bne.n	800c786 <_dtoa_r+0x5de>
 800c6be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6c2:	2000      	movs	r0, #0
 800c6c4:	4937      	ldr	r1, [pc, #220]	; (800c7a4 <_dtoa_r+0x5fc>)
 800c6c6:	f7f3 fde7 	bl	8000298 <__aeabi_dsub>
 800c6ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c6ce:	f7f4 fa0d 	bl	8000aec <__aeabi_dcmplt>
 800c6d2:	2800      	cmp	r0, #0
 800c6d4:	f040 80b7 	bne.w	800c846 <_dtoa_r+0x69e>
 800c6d8:	eba5 030b 	sub.w	r3, r5, fp
 800c6dc:	429f      	cmp	r7, r3
 800c6de:	f77f af7c 	ble.w	800c5da <_dtoa_r+0x432>
 800c6e2:	2200      	movs	r2, #0
 800c6e4:	4b30      	ldr	r3, [pc, #192]	; (800c7a8 <_dtoa_r+0x600>)
 800c6e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c6ea:	f7f3 ff8d 	bl	8000608 <__aeabi_dmul>
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c6f4:	4b2c      	ldr	r3, [pc, #176]	; (800c7a8 <_dtoa_r+0x600>)
 800c6f6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c6fa:	f7f3 ff85 	bl	8000608 <__aeabi_dmul>
 800c6fe:	e9cd 0100 	strd	r0, r1, [sp]
 800c702:	e7c4      	b.n	800c68e <_dtoa_r+0x4e6>
 800c704:	462a      	mov	r2, r5
 800c706:	4633      	mov	r3, r6
 800c708:	f7f3 ff7e 	bl	8000608 <__aeabi_dmul>
 800c70c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800c710:	eb0b 0507 	add.w	r5, fp, r7
 800c714:	465e      	mov	r6, fp
 800c716:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c71a:	f7f4 fa25 	bl	8000b68 <__aeabi_d2iz>
 800c71e:	4607      	mov	r7, r0
 800c720:	f7f3 ff08 	bl	8000534 <__aeabi_i2d>
 800c724:	3730      	adds	r7, #48	; 0x30
 800c726:	4602      	mov	r2, r0
 800c728:	460b      	mov	r3, r1
 800c72a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c72e:	f7f3 fdb3 	bl	8000298 <__aeabi_dsub>
 800c732:	f806 7b01 	strb.w	r7, [r6], #1
 800c736:	42ae      	cmp	r6, r5
 800c738:	e9cd 0100 	strd	r0, r1, [sp]
 800c73c:	f04f 0200 	mov.w	r2, #0
 800c740:	d126      	bne.n	800c790 <_dtoa_r+0x5e8>
 800c742:	4b1c      	ldr	r3, [pc, #112]	; (800c7b4 <_dtoa_r+0x60c>)
 800c744:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c748:	f7f3 fda8 	bl	800029c <__adddf3>
 800c74c:	4602      	mov	r2, r0
 800c74e:	460b      	mov	r3, r1
 800c750:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c754:	f7f4 f9e8 	bl	8000b28 <__aeabi_dcmpgt>
 800c758:	2800      	cmp	r0, #0
 800c75a:	d174      	bne.n	800c846 <_dtoa_r+0x69e>
 800c75c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c760:	2000      	movs	r0, #0
 800c762:	4914      	ldr	r1, [pc, #80]	; (800c7b4 <_dtoa_r+0x60c>)
 800c764:	f7f3 fd98 	bl	8000298 <__aeabi_dsub>
 800c768:	4602      	mov	r2, r0
 800c76a:	460b      	mov	r3, r1
 800c76c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c770:	f7f4 f9bc 	bl	8000aec <__aeabi_dcmplt>
 800c774:	2800      	cmp	r0, #0
 800c776:	f43f af30 	beq.w	800c5da <_dtoa_r+0x432>
 800c77a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c77e:	2b30      	cmp	r3, #48	; 0x30
 800c780:	f105 32ff 	add.w	r2, r5, #4294967295
 800c784:	d002      	beq.n	800c78c <_dtoa_r+0x5e4>
 800c786:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c78a:	e04a      	b.n	800c822 <_dtoa_r+0x67a>
 800c78c:	4615      	mov	r5, r2
 800c78e:	e7f4      	b.n	800c77a <_dtoa_r+0x5d2>
 800c790:	4b05      	ldr	r3, [pc, #20]	; (800c7a8 <_dtoa_r+0x600>)
 800c792:	f7f3 ff39 	bl	8000608 <__aeabi_dmul>
 800c796:	e9cd 0100 	strd	r0, r1, [sp]
 800c79a:	e7bc      	b.n	800c716 <_dtoa_r+0x56e>
 800c79c:	08011c90 	.word	0x08011c90
 800c7a0:	08011c68 	.word	0x08011c68
 800c7a4:	3ff00000 	.word	0x3ff00000
 800c7a8:	40240000 	.word	0x40240000
 800c7ac:	401c0000 	.word	0x401c0000
 800c7b0:	40140000 	.word	0x40140000
 800c7b4:	3fe00000 	.word	0x3fe00000
 800c7b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c7bc:	465d      	mov	r5, fp
 800c7be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c7c2:	4630      	mov	r0, r6
 800c7c4:	4639      	mov	r1, r7
 800c7c6:	f7f4 f849 	bl	800085c <__aeabi_ddiv>
 800c7ca:	f7f4 f9cd 	bl	8000b68 <__aeabi_d2iz>
 800c7ce:	4680      	mov	r8, r0
 800c7d0:	f7f3 feb0 	bl	8000534 <__aeabi_i2d>
 800c7d4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c7d8:	f7f3 ff16 	bl	8000608 <__aeabi_dmul>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	460b      	mov	r3, r1
 800c7e0:	4630      	mov	r0, r6
 800c7e2:	4639      	mov	r1, r7
 800c7e4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800c7e8:	f7f3 fd56 	bl	8000298 <__aeabi_dsub>
 800c7ec:	f805 6b01 	strb.w	r6, [r5], #1
 800c7f0:	eba5 060b 	sub.w	r6, r5, fp
 800c7f4:	45b1      	cmp	r9, r6
 800c7f6:	4602      	mov	r2, r0
 800c7f8:	460b      	mov	r3, r1
 800c7fa:	d139      	bne.n	800c870 <_dtoa_r+0x6c8>
 800c7fc:	f7f3 fd4e 	bl	800029c <__adddf3>
 800c800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c804:	4606      	mov	r6, r0
 800c806:	460f      	mov	r7, r1
 800c808:	f7f4 f98e 	bl	8000b28 <__aeabi_dcmpgt>
 800c80c:	b9c8      	cbnz	r0, 800c842 <_dtoa_r+0x69a>
 800c80e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c812:	4630      	mov	r0, r6
 800c814:	4639      	mov	r1, r7
 800c816:	f7f4 f95f 	bl	8000ad8 <__aeabi_dcmpeq>
 800c81a:	b110      	cbz	r0, 800c822 <_dtoa_r+0x67a>
 800c81c:	f018 0f01 	tst.w	r8, #1
 800c820:	d10f      	bne.n	800c842 <_dtoa_r+0x69a>
 800c822:	9904      	ldr	r1, [sp, #16]
 800c824:	4620      	mov	r0, r4
 800c826:	f001 f802 	bl	800d82e <_Bfree>
 800c82a:	2300      	movs	r3, #0
 800c82c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c82e:	702b      	strb	r3, [r5, #0]
 800c830:	f10a 0301 	add.w	r3, sl, #1
 800c834:	6013      	str	r3, [r2, #0]
 800c836:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c838:	2b00      	cmp	r3, #0
 800c83a:	f000 8241 	beq.w	800ccc0 <_dtoa_r+0xb18>
 800c83e:	601d      	str	r5, [r3, #0]
 800c840:	e23e      	b.n	800ccc0 <_dtoa_r+0xb18>
 800c842:	f8cd a020 	str.w	sl, [sp, #32]
 800c846:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c84a:	2a39      	cmp	r2, #57	; 0x39
 800c84c:	f105 33ff 	add.w	r3, r5, #4294967295
 800c850:	d108      	bne.n	800c864 <_dtoa_r+0x6bc>
 800c852:	459b      	cmp	fp, r3
 800c854:	d10a      	bne.n	800c86c <_dtoa_r+0x6c4>
 800c856:	9b08      	ldr	r3, [sp, #32]
 800c858:	3301      	adds	r3, #1
 800c85a:	9308      	str	r3, [sp, #32]
 800c85c:	2330      	movs	r3, #48	; 0x30
 800c85e:	f88b 3000 	strb.w	r3, [fp]
 800c862:	465b      	mov	r3, fp
 800c864:	781a      	ldrb	r2, [r3, #0]
 800c866:	3201      	adds	r2, #1
 800c868:	701a      	strb	r2, [r3, #0]
 800c86a:	e78c      	b.n	800c786 <_dtoa_r+0x5de>
 800c86c:	461d      	mov	r5, r3
 800c86e:	e7ea      	b.n	800c846 <_dtoa_r+0x69e>
 800c870:	2200      	movs	r2, #0
 800c872:	4b9b      	ldr	r3, [pc, #620]	; (800cae0 <_dtoa_r+0x938>)
 800c874:	f7f3 fec8 	bl	8000608 <__aeabi_dmul>
 800c878:	2200      	movs	r2, #0
 800c87a:	2300      	movs	r3, #0
 800c87c:	4606      	mov	r6, r0
 800c87e:	460f      	mov	r7, r1
 800c880:	f7f4 f92a 	bl	8000ad8 <__aeabi_dcmpeq>
 800c884:	2800      	cmp	r0, #0
 800c886:	d09a      	beq.n	800c7be <_dtoa_r+0x616>
 800c888:	e7cb      	b.n	800c822 <_dtoa_r+0x67a>
 800c88a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c88c:	2a00      	cmp	r2, #0
 800c88e:	f000 808b 	beq.w	800c9a8 <_dtoa_r+0x800>
 800c892:	9a06      	ldr	r2, [sp, #24]
 800c894:	2a01      	cmp	r2, #1
 800c896:	dc6e      	bgt.n	800c976 <_dtoa_r+0x7ce>
 800c898:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c89a:	2a00      	cmp	r2, #0
 800c89c:	d067      	beq.n	800c96e <_dtoa_r+0x7c6>
 800c89e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c8a2:	9f07      	ldr	r7, [sp, #28]
 800c8a4:	9d05      	ldr	r5, [sp, #20]
 800c8a6:	9a05      	ldr	r2, [sp, #20]
 800c8a8:	2101      	movs	r1, #1
 800c8aa:	441a      	add	r2, r3
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	9205      	str	r2, [sp, #20]
 800c8b0:	4498      	add	r8, r3
 800c8b2:	f001 f89a 	bl	800d9ea <__i2b>
 800c8b6:	4606      	mov	r6, r0
 800c8b8:	2d00      	cmp	r5, #0
 800c8ba:	dd0c      	ble.n	800c8d6 <_dtoa_r+0x72e>
 800c8bc:	f1b8 0f00 	cmp.w	r8, #0
 800c8c0:	dd09      	ble.n	800c8d6 <_dtoa_r+0x72e>
 800c8c2:	4545      	cmp	r5, r8
 800c8c4:	9a05      	ldr	r2, [sp, #20]
 800c8c6:	462b      	mov	r3, r5
 800c8c8:	bfa8      	it	ge
 800c8ca:	4643      	movge	r3, r8
 800c8cc:	1ad2      	subs	r2, r2, r3
 800c8ce:	9205      	str	r2, [sp, #20]
 800c8d0:	1aed      	subs	r5, r5, r3
 800c8d2:	eba8 0803 	sub.w	r8, r8, r3
 800c8d6:	9b07      	ldr	r3, [sp, #28]
 800c8d8:	b1eb      	cbz	r3, 800c916 <_dtoa_r+0x76e>
 800c8da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d067      	beq.n	800c9b0 <_dtoa_r+0x808>
 800c8e0:	b18f      	cbz	r7, 800c906 <_dtoa_r+0x75e>
 800c8e2:	4631      	mov	r1, r6
 800c8e4:	463a      	mov	r2, r7
 800c8e6:	4620      	mov	r0, r4
 800c8e8:	f001 f91e 	bl	800db28 <__pow5mult>
 800c8ec:	9a04      	ldr	r2, [sp, #16]
 800c8ee:	4601      	mov	r1, r0
 800c8f0:	4606      	mov	r6, r0
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	f001 f882 	bl	800d9fc <__multiply>
 800c8f8:	9904      	ldr	r1, [sp, #16]
 800c8fa:	9008      	str	r0, [sp, #32]
 800c8fc:	4620      	mov	r0, r4
 800c8fe:	f000 ff96 	bl	800d82e <_Bfree>
 800c902:	9b08      	ldr	r3, [sp, #32]
 800c904:	9304      	str	r3, [sp, #16]
 800c906:	9b07      	ldr	r3, [sp, #28]
 800c908:	1bda      	subs	r2, r3, r7
 800c90a:	d004      	beq.n	800c916 <_dtoa_r+0x76e>
 800c90c:	9904      	ldr	r1, [sp, #16]
 800c90e:	4620      	mov	r0, r4
 800c910:	f001 f90a 	bl	800db28 <__pow5mult>
 800c914:	9004      	str	r0, [sp, #16]
 800c916:	2101      	movs	r1, #1
 800c918:	4620      	mov	r0, r4
 800c91a:	f001 f866 	bl	800d9ea <__i2b>
 800c91e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c920:	4607      	mov	r7, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	f000 81d0 	beq.w	800ccc8 <_dtoa_r+0xb20>
 800c928:	461a      	mov	r2, r3
 800c92a:	4601      	mov	r1, r0
 800c92c:	4620      	mov	r0, r4
 800c92e:	f001 f8fb 	bl	800db28 <__pow5mult>
 800c932:	9b06      	ldr	r3, [sp, #24]
 800c934:	2b01      	cmp	r3, #1
 800c936:	4607      	mov	r7, r0
 800c938:	dc40      	bgt.n	800c9bc <_dtoa_r+0x814>
 800c93a:	9b00      	ldr	r3, [sp, #0]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d139      	bne.n	800c9b4 <_dtoa_r+0x80c>
 800c940:	9b01      	ldr	r3, [sp, #4]
 800c942:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c946:	2b00      	cmp	r3, #0
 800c948:	d136      	bne.n	800c9b8 <_dtoa_r+0x810>
 800c94a:	9b01      	ldr	r3, [sp, #4]
 800c94c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c950:	0d1b      	lsrs	r3, r3, #20
 800c952:	051b      	lsls	r3, r3, #20
 800c954:	b12b      	cbz	r3, 800c962 <_dtoa_r+0x7ba>
 800c956:	9b05      	ldr	r3, [sp, #20]
 800c958:	3301      	adds	r3, #1
 800c95a:	9305      	str	r3, [sp, #20]
 800c95c:	f108 0801 	add.w	r8, r8, #1
 800c960:	2301      	movs	r3, #1
 800c962:	9307      	str	r3, [sp, #28]
 800c964:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c966:	2b00      	cmp	r3, #0
 800c968:	d12a      	bne.n	800c9c0 <_dtoa_r+0x818>
 800c96a:	2001      	movs	r0, #1
 800c96c:	e030      	b.n	800c9d0 <_dtoa_r+0x828>
 800c96e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c970:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c974:	e795      	b.n	800c8a2 <_dtoa_r+0x6fa>
 800c976:	9b07      	ldr	r3, [sp, #28]
 800c978:	f109 37ff 	add.w	r7, r9, #4294967295
 800c97c:	42bb      	cmp	r3, r7
 800c97e:	bfbf      	itttt	lt
 800c980:	9b07      	ldrlt	r3, [sp, #28]
 800c982:	9707      	strlt	r7, [sp, #28]
 800c984:	1afa      	sublt	r2, r7, r3
 800c986:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c988:	bfbb      	ittet	lt
 800c98a:	189b      	addlt	r3, r3, r2
 800c98c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c98e:	1bdf      	subge	r7, r3, r7
 800c990:	2700      	movlt	r7, #0
 800c992:	f1b9 0f00 	cmp.w	r9, #0
 800c996:	bfb5      	itete	lt
 800c998:	9b05      	ldrlt	r3, [sp, #20]
 800c99a:	9d05      	ldrge	r5, [sp, #20]
 800c99c:	eba3 0509 	sublt.w	r5, r3, r9
 800c9a0:	464b      	movge	r3, r9
 800c9a2:	bfb8      	it	lt
 800c9a4:	2300      	movlt	r3, #0
 800c9a6:	e77e      	b.n	800c8a6 <_dtoa_r+0x6fe>
 800c9a8:	9f07      	ldr	r7, [sp, #28]
 800c9aa:	9d05      	ldr	r5, [sp, #20]
 800c9ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800c9ae:	e783      	b.n	800c8b8 <_dtoa_r+0x710>
 800c9b0:	9a07      	ldr	r2, [sp, #28]
 800c9b2:	e7ab      	b.n	800c90c <_dtoa_r+0x764>
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	e7d4      	b.n	800c962 <_dtoa_r+0x7ba>
 800c9b8:	9b00      	ldr	r3, [sp, #0]
 800c9ba:	e7d2      	b.n	800c962 <_dtoa_r+0x7ba>
 800c9bc:	2300      	movs	r3, #0
 800c9be:	9307      	str	r3, [sp, #28]
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800c9c6:	6918      	ldr	r0, [r3, #16]
 800c9c8:	f000 ffc1 	bl	800d94e <__hi0bits>
 800c9cc:	f1c0 0020 	rsb	r0, r0, #32
 800c9d0:	4440      	add	r0, r8
 800c9d2:	f010 001f 	ands.w	r0, r0, #31
 800c9d6:	d047      	beq.n	800ca68 <_dtoa_r+0x8c0>
 800c9d8:	f1c0 0320 	rsb	r3, r0, #32
 800c9dc:	2b04      	cmp	r3, #4
 800c9de:	dd3b      	ble.n	800ca58 <_dtoa_r+0x8b0>
 800c9e0:	9b05      	ldr	r3, [sp, #20]
 800c9e2:	f1c0 001c 	rsb	r0, r0, #28
 800c9e6:	4403      	add	r3, r0
 800c9e8:	9305      	str	r3, [sp, #20]
 800c9ea:	4405      	add	r5, r0
 800c9ec:	4480      	add	r8, r0
 800c9ee:	9b05      	ldr	r3, [sp, #20]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	dd05      	ble.n	800ca00 <_dtoa_r+0x858>
 800c9f4:	461a      	mov	r2, r3
 800c9f6:	9904      	ldr	r1, [sp, #16]
 800c9f8:	4620      	mov	r0, r4
 800c9fa:	f001 f8e3 	bl	800dbc4 <__lshift>
 800c9fe:	9004      	str	r0, [sp, #16]
 800ca00:	f1b8 0f00 	cmp.w	r8, #0
 800ca04:	dd05      	ble.n	800ca12 <_dtoa_r+0x86a>
 800ca06:	4639      	mov	r1, r7
 800ca08:	4642      	mov	r2, r8
 800ca0a:	4620      	mov	r0, r4
 800ca0c:	f001 f8da 	bl	800dbc4 <__lshift>
 800ca10:	4607      	mov	r7, r0
 800ca12:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ca14:	b353      	cbz	r3, 800ca6c <_dtoa_r+0x8c4>
 800ca16:	4639      	mov	r1, r7
 800ca18:	9804      	ldr	r0, [sp, #16]
 800ca1a:	f001 f927 	bl	800dc6c <__mcmp>
 800ca1e:	2800      	cmp	r0, #0
 800ca20:	da24      	bge.n	800ca6c <_dtoa_r+0x8c4>
 800ca22:	2300      	movs	r3, #0
 800ca24:	220a      	movs	r2, #10
 800ca26:	9904      	ldr	r1, [sp, #16]
 800ca28:	4620      	mov	r0, r4
 800ca2a:	f000 ff17 	bl	800d85c <__multadd>
 800ca2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca30:	9004      	str	r0, [sp, #16]
 800ca32:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	f000 814d 	beq.w	800ccd6 <_dtoa_r+0xb2e>
 800ca3c:	2300      	movs	r3, #0
 800ca3e:	4631      	mov	r1, r6
 800ca40:	220a      	movs	r2, #10
 800ca42:	4620      	mov	r0, r4
 800ca44:	f000 ff0a 	bl	800d85c <__multadd>
 800ca48:	9b02      	ldr	r3, [sp, #8]
 800ca4a:	2b00      	cmp	r3, #0
 800ca4c:	4606      	mov	r6, r0
 800ca4e:	dc4f      	bgt.n	800caf0 <_dtoa_r+0x948>
 800ca50:	9b06      	ldr	r3, [sp, #24]
 800ca52:	2b02      	cmp	r3, #2
 800ca54:	dd4c      	ble.n	800caf0 <_dtoa_r+0x948>
 800ca56:	e011      	b.n	800ca7c <_dtoa_r+0x8d4>
 800ca58:	d0c9      	beq.n	800c9ee <_dtoa_r+0x846>
 800ca5a:	9a05      	ldr	r2, [sp, #20]
 800ca5c:	331c      	adds	r3, #28
 800ca5e:	441a      	add	r2, r3
 800ca60:	9205      	str	r2, [sp, #20]
 800ca62:	441d      	add	r5, r3
 800ca64:	4498      	add	r8, r3
 800ca66:	e7c2      	b.n	800c9ee <_dtoa_r+0x846>
 800ca68:	4603      	mov	r3, r0
 800ca6a:	e7f6      	b.n	800ca5a <_dtoa_r+0x8b2>
 800ca6c:	f1b9 0f00 	cmp.w	r9, #0
 800ca70:	dc38      	bgt.n	800cae4 <_dtoa_r+0x93c>
 800ca72:	9b06      	ldr	r3, [sp, #24]
 800ca74:	2b02      	cmp	r3, #2
 800ca76:	dd35      	ble.n	800cae4 <_dtoa_r+0x93c>
 800ca78:	f8cd 9008 	str.w	r9, [sp, #8]
 800ca7c:	9b02      	ldr	r3, [sp, #8]
 800ca7e:	b963      	cbnz	r3, 800ca9a <_dtoa_r+0x8f2>
 800ca80:	4639      	mov	r1, r7
 800ca82:	2205      	movs	r2, #5
 800ca84:	4620      	mov	r0, r4
 800ca86:	f000 fee9 	bl	800d85c <__multadd>
 800ca8a:	4601      	mov	r1, r0
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	9804      	ldr	r0, [sp, #16]
 800ca90:	f001 f8ec 	bl	800dc6c <__mcmp>
 800ca94:	2800      	cmp	r0, #0
 800ca96:	f73f adcc 	bgt.w	800c632 <_dtoa_r+0x48a>
 800ca9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca9c:	465d      	mov	r5, fp
 800ca9e:	ea6f 0a03 	mvn.w	sl, r3
 800caa2:	f04f 0900 	mov.w	r9, #0
 800caa6:	4639      	mov	r1, r7
 800caa8:	4620      	mov	r0, r4
 800caaa:	f000 fec0 	bl	800d82e <_Bfree>
 800caae:	2e00      	cmp	r6, #0
 800cab0:	f43f aeb7 	beq.w	800c822 <_dtoa_r+0x67a>
 800cab4:	f1b9 0f00 	cmp.w	r9, #0
 800cab8:	d005      	beq.n	800cac6 <_dtoa_r+0x91e>
 800caba:	45b1      	cmp	r9, r6
 800cabc:	d003      	beq.n	800cac6 <_dtoa_r+0x91e>
 800cabe:	4649      	mov	r1, r9
 800cac0:	4620      	mov	r0, r4
 800cac2:	f000 feb4 	bl	800d82e <_Bfree>
 800cac6:	4631      	mov	r1, r6
 800cac8:	4620      	mov	r0, r4
 800caca:	f000 feb0 	bl	800d82e <_Bfree>
 800cace:	e6a8      	b.n	800c822 <_dtoa_r+0x67a>
 800cad0:	2700      	movs	r7, #0
 800cad2:	463e      	mov	r6, r7
 800cad4:	e7e1      	b.n	800ca9a <_dtoa_r+0x8f2>
 800cad6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800cada:	463e      	mov	r6, r7
 800cadc:	e5a9      	b.n	800c632 <_dtoa_r+0x48a>
 800cade:	bf00      	nop
 800cae0:	40240000 	.word	0x40240000
 800cae4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cae6:	f8cd 9008 	str.w	r9, [sp, #8]
 800caea:	2b00      	cmp	r3, #0
 800caec:	f000 80fa 	beq.w	800cce4 <_dtoa_r+0xb3c>
 800caf0:	2d00      	cmp	r5, #0
 800caf2:	dd05      	ble.n	800cb00 <_dtoa_r+0x958>
 800caf4:	4631      	mov	r1, r6
 800caf6:	462a      	mov	r2, r5
 800caf8:	4620      	mov	r0, r4
 800cafa:	f001 f863 	bl	800dbc4 <__lshift>
 800cafe:	4606      	mov	r6, r0
 800cb00:	9b07      	ldr	r3, [sp, #28]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d04c      	beq.n	800cba0 <_dtoa_r+0x9f8>
 800cb06:	6871      	ldr	r1, [r6, #4]
 800cb08:	4620      	mov	r0, r4
 800cb0a:	f000 fe5c 	bl	800d7c6 <_Balloc>
 800cb0e:	6932      	ldr	r2, [r6, #16]
 800cb10:	3202      	adds	r2, #2
 800cb12:	4605      	mov	r5, r0
 800cb14:	0092      	lsls	r2, r2, #2
 800cb16:	f106 010c 	add.w	r1, r6, #12
 800cb1a:	300c      	adds	r0, #12
 800cb1c:	f000 fe46 	bl	800d7ac <memcpy>
 800cb20:	2201      	movs	r2, #1
 800cb22:	4629      	mov	r1, r5
 800cb24:	4620      	mov	r0, r4
 800cb26:	f001 f84d 	bl	800dbc4 <__lshift>
 800cb2a:	9b00      	ldr	r3, [sp, #0]
 800cb2c:	f8cd b014 	str.w	fp, [sp, #20]
 800cb30:	f003 0301 	and.w	r3, r3, #1
 800cb34:	46b1      	mov	r9, r6
 800cb36:	9307      	str	r3, [sp, #28]
 800cb38:	4606      	mov	r6, r0
 800cb3a:	4639      	mov	r1, r7
 800cb3c:	9804      	ldr	r0, [sp, #16]
 800cb3e:	f7ff faa7 	bl	800c090 <quorem>
 800cb42:	4649      	mov	r1, r9
 800cb44:	4605      	mov	r5, r0
 800cb46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800cb4a:	9804      	ldr	r0, [sp, #16]
 800cb4c:	f001 f88e 	bl	800dc6c <__mcmp>
 800cb50:	4632      	mov	r2, r6
 800cb52:	9000      	str	r0, [sp, #0]
 800cb54:	4639      	mov	r1, r7
 800cb56:	4620      	mov	r0, r4
 800cb58:	f001 f8a2 	bl	800dca0 <__mdiff>
 800cb5c:	68c3      	ldr	r3, [r0, #12]
 800cb5e:	4602      	mov	r2, r0
 800cb60:	bb03      	cbnz	r3, 800cba4 <_dtoa_r+0x9fc>
 800cb62:	4601      	mov	r1, r0
 800cb64:	9008      	str	r0, [sp, #32]
 800cb66:	9804      	ldr	r0, [sp, #16]
 800cb68:	f001 f880 	bl	800dc6c <__mcmp>
 800cb6c:	9a08      	ldr	r2, [sp, #32]
 800cb6e:	4603      	mov	r3, r0
 800cb70:	4611      	mov	r1, r2
 800cb72:	4620      	mov	r0, r4
 800cb74:	9308      	str	r3, [sp, #32]
 800cb76:	f000 fe5a 	bl	800d82e <_Bfree>
 800cb7a:	9b08      	ldr	r3, [sp, #32]
 800cb7c:	b9a3      	cbnz	r3, 800cba8 <_dtoa_r+0xa00>
 800cb7e:	9a06      	ldr	r2, [sp, #24]
 800cb80:	b992      	cbnz	r2, 800cba8 <_dtoa_r+0xa00>
 800cb82:	9a07      	ldr	r2, [sp, #28]
 800cb84:	b982      	cbnz	r2, 800cba8 <_dtoa_r+0xa00>
 800cb86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cb8a:	d029      	beq.n	800cbe0 <_dtoa_r+0xa38>
 800cb8c:	9b00      	ldr	r3, [sp, #0]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	dd01      	ble.n	800cb96 <_dtoa_r+0x9ee>
 800cb92:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800cb96:	9b05      	ldr	r3, [sp, #20]
 800cb98:	1c5d      	adds	r5, r3, #1
 800cb9a:	f883 8000 	strb.w	r8, [r3]
 800cb9e:	e782      	b.n	800caa6 <_dtoa_r+0x8fe>
 800cba0:	4630      	mov	r0, r6
 800cba2:	e7c2      	b.n	800cb2a <_dtoa_r+0x982>
 800cba4:	2301      	movs	r3, #1
 800cba6:	e7e3      	b.n	800cb70 <_dtoa_r+0x9c8>
 800cba8:	9a00      	ldr	r2, [sp, #0]
 800cbaa:	2a00      	cmp	r2, #0
 800cbac:	db04      	blt.n	800cbb8 <_dtoa_r+0xa10>
 800cbae:	d125      	bne.n	800cbfc <_dtoa_r+0xa54>
 800cbb0:	9a06      	ldr	r2, [sp, #24]
 800cbb2:	bb1a      	cbnz	r2, 800cbfc <_dtoa_r+0xa54>
 800cbb4:	9a07      	ldr	r2, [sp, #28]
 800cbb6:	bb0a      	cbnz	r2, 800cbfc <_dtoa_r+0xa54>
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	ddec      	ble.n	800cb96 <_dtoa_r+0x9ee>
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	9904      	ldr	r1, [sp, #16]
 800cbc0:	4620      	mov	r0, r4
 800cbc2:	f000 ffff 	bl	800dbc4 <__lshift>
 800cbc6:	4639      	mov	r1, r7
 800cbc8:	9004      	str	r0, [sp, #16]
 800cbca:	f001 f84f 	bl	800dc6c <__mcmp>
 800cbce:	2800      	cmp	r0, #0
 800cbd0:	dc03      	bgt.n	800cbda <_dtoa_r+0xa32>
 800cbd2:	d1e0      	bne.n	800cb96 <_dtoa_r+0x9ee>
 800cbd4:	f018 0f01 	tst.w	r8, #1
 800cbd8:	d0dd      	beq.n	800cb96 <_dtoa_r+0x9ee>
 800cbda:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cbde:	d1d8      	bne.n	800cb92 <_dtoa_r+0x9ea>
 800cbe0:	9b05      	ldr	r3, [sp, #20]
 800cbe2:	9a05      	ldr	r2, [sp, #20]
 800cbe4:	1c5d      	adds	r5, r3, #1
 800cbe6:	2339      	movs	r3, #57	; 0x39
 800cbe8:	7013      	strb	r3, [r2, #0]
 800cbea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cbee:	2b39      	cmp	r3, #57	; 0x39
 800cbf0:	f105 32ff 	add.w	r2, r5, #4294967295
 800cbf4:	d04f      	beq.n	800cc96 <_dtoa_r+0xaee>
 800cbf6:	3301      	adds	r3, #1
 800cbf8:	7013      	strb	r3, [r2, #0]
 800cbfa:	e754      	b.n	800caa6 <_dtoa_r+0x8fe>
 800cbfc:	9a05      	ldr	r2, [sp, #20]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	f102 0501 	add.w	r5, r2, #1
 800cc04:	dd06      	ble.n	800cc14 <_dtoa_r+0xa6c>
 800cc06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800cc0a:	d0e9      	beq.n	800cbe0 <_dtoa_r+0xa38>
 800cc0c:	f108 0801 	add.w	r8, r8, #1
 800cc10:	9b05      	ldr	r3, [sp, #20]
 800cc12:	e7c2      	b.n	800cb9a <_dtoa_r+0x9f2>
 800cc14:	9a02      	ldr	r2, [sp, #8]
 800cc16:	f805 8c01 	strb.w	r8, [r5, #-1]
 800cc1a:	eba5 030b 	sub.w	r3, r5, fp
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d021      	beq.n	800cc66 <_dtoa_r+0xabe>
 800cc22:	2300      	movs	r3, #0
 800cc24:	220a      	movs	r2, #10
 800cc26:	9904      	ldr	r1, [sp, #16]
 800cc28:	4620      	mov	r0, r4
 800cc2a:	f000 fe17 	bl	800d85c <__multadd>
 800cc2e:	45b1      	cmp	r9, r6
 800cc30:	9004      	str	r0, [sp, #16]
 800cc32:	f04f 0300 	mov.w	r3, #0
 800cc36:	f04f 020a 	mov.w	r2, #10
 800cc3a:	4649      	mov	r1, r9
 800cc3c:	4620      	mov	r0, r4
 800cc3e:	d105      	bne.n	800cc4c <_dtoa_r+0xaa4>
 800cc40:	f000 fe0c 	bl	800d85c <__multadd>
 800cc44:	4681      	mov	r9, r0
 800cc46:	4606      	mov	r6, r0
 800cc48:	9505      	str	r5, [sp, #20]
 800cc4a:	e776      	b.n	800cb3a <_dtoa_r+0x992>
 800cc4c:	f000 fe06 	bl	800d85c <__multadd>
 800cc50:	4631      	mov	r1, r6
 800cc52:	4681      	mov	r9, r0
 800cc54:	2300      	movs	r3, #0
 800cc56:	220a      	movs	r2, #10
 800cc58:	4620      	mov	r0, r4
 800cc5a:	f000 fdff 	bl	800d85c <__multadd>
 800cc5e:	4606      	mov	r6, r0
 800cc60:	e7f2      	b.n	800cc48 <_dtoa_r+0xaa0>
 800cc62:	f04f 0900 	mov.w	r9, #0
 800cc66:	2201      	movs	r2, #1
 800cc68:	9904      	ldr	r1, [sp, #16]
 800cc6a:	4620      	mov	r0, r4
 800cc6c:	f000 ffaa 	bl	800dbc4 <__lshift>
 800cc70:	4639      	mov	r1, r7
 800cc72:	9004      	str	r0, [sp, #16]
 800cc74:	f000 fffa 	bl	800dc6c <__mcmp>
 800cc78:	2800      	cmp	r0, #0
 800cc7a:	dcb6      	bgt.n	800cbea <_dtoa_r+0xa42>
 800cc7c:	d102      	bne.n	800cc84 <_dtoa_r+0xadc>
 800cc7e:	f018 0f01 	tst.w	r8, #1
 800cc82:	d1b2      	bne.n	800cbea <_dtoa_r+0xa42>
 800cc84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cc88:	2b30      	cmp	r3, #48	; 0x30
 800cc8a:	f105 32ff 	add.w	r2, r5, #4294967295
 800cc8e:	f47f af0a 	bne.w	800caa6 <_dtoa_r+0x8fe>
 800cc92:	4615      	mov	r5, r2
 800cc94:	e7f6      	b.n	800cc84 <_dtoa_r+0xadc>
 800cc96:	4593      	cmp	fp, r2
 800cc98:	d105      	bne.n	800cca6 <_dtoa_r+0xafe>
 800cc9a:	2331      	movs	r3, #49	; 0x31
 800cc9c:	f10a 0a01 	add.w	sl, sl, #1
 800cca0:	f88b 3000 	strb.w	r3, [fp]
 800cca4:	e6ff      	b.n	800caa6 <_dtoa_r+0x8fe>
 800cca6:	4615      	mov	r5, r2
 800cca8:	e79f      	b.n	800cbea <_dtoa_r+0xa42>
 800ccaa:	f8df b064 	ldr.w	fp, [pc, #100]	; 800cd10 <_dtoa_r+0xb68>
 800ccae:	e007      	b.n	800ccc0 <_dtoa_r+0xb18>
 800ccb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccb2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800cd14 <_dtoa_r+0xb6c>
 800ccb6:	b11b      	cbz	r3, 800ccc0 <_dtoa_r+0xb18>
 800ccb8:	f10b 0308 	add.w	r3, fp, #8
 800ccbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccbe:	6013      	str	r3, [r2, #0]
 800ccc0:	4658      	mov	r0, fp
 800ccc2:	b017      	add	sp, #92	; 0x5c
 800ccc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccc8:	9b06      	ldr	r3, [sp, #24]
 800ccca:	2b01      	cmp	r3, #1
 800cccc:	f77f ae35 	ble.w	800c93a <_dtoa_r+0x792>
 800ccd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ccd2:	9307      	str	r3, [sp, #28]
 800ccd4:	e649      	b.n	800c96a <_dtoa_r+0x7c2>
 800ccd6:	9b02      	ldr	r3, [sp, #8]
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	dc03      	bgt.n	800cce4 <_dtoa_r+0xb3c>
 800ccdc:	9b06      	ldr	r3, [sp, #24]
 800ccde:	2b02      	cmp	r3, #2
 800cce0:	f73f aecc 	bgt.w	800ca7c <_dtoa_r+0x8d4>
 800cce4:	465d      	mov	r5, fp
 800cce6:	4639      	mov	r1, r7
 800cce8:	9804      	ldr	r0, [sp, #16]
 800ccea:	f7ff f9d1 	bl	800c090 <quorem>
 800ccee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ccf2:	f805 8b01 	strb.w	r8, [r5], #1
 800ccf6:	9a02      	ldr	r2, [sp, #8]
 800ccf8:	eba5 030b 	sub.w	r3, r5, fp
 800ccfc:	429a      	cmp	r2, r3
 800ccfe:	ddb0      	ble.n	800cc62 <_dtoa_r+0xaba>
 800cd00:	2300      	movs	r3, #0
 800cd02:	220a      	movs	r2, #10
 800cd04:	9904      	ldr	r1, [sp, #16]
 800cd06:	4620      	mov	r0, r4
 800cd08:	f000 fda8 	bl	800d85c <__multadd>
 800cd0c:	9004      	str	r0, [sp, #16]
 800cd0e:	e7ea      	b.n	800cce6 <_dtoa_r+0xb3e>
 800cd10:	08011d8b 	.word	0x08011d8b
 800cd14:	08011be8 	.word	0x08011be8

0800cd18 <__sflush_r>:
 800cd18:	898a      	ldrh	r2, [r1, #12]
 800cd1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd1e:	4605      	mov	r5, r0
 800cd20:	0710      	lsls	r0, r2, #28
 800cd22:	460c      	mov	r4, r1
 800cd24:	d458      	bmi.n	800cdd8 <__sflush_r+0xc0>
 800cd26:	684b      	ldr	r3, [r1, #4]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	dc05      	bgt.n	800cd38 <__sflush_r+0x20>
 800cd2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cd2e:	2b00      	cmp	r3, #0
 800cd30:	dc02      	bgt.n	800cd38 <__sflush_r+0x20>
 800cd32:	2000      	movs	r0, #0
 800cd34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd3a:	2e00      	cmp	r6, #0
 800cd3c:	d0f9      	beq.n	800cd32 <__sflush_r+0x1a>
 800cd3e:	2300      	movs	r3, #0
 800cd40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cd44:	682f      	ldr	r7, [r5, #0]
 800cd46:	6a21      	ldr	r1, [r4, #32]
 800cd48:	602b      	str	r3, [r5, #0]
 800cd4a:	d032      	beq.n	800cdb2 <__sflush_r+0x9a>
 800cd4c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cd4e:	89a3      	ldrh	r3, [r4, #12]
 800cd50:	075a      	lsls	r2, r3, #29
 800cd52:	d505      	bpl.n	800cd60 <__sflush_r+0x48>
 800cd54:	6863      	ldr	r3, [r4, #4]
 800cd56:	1ac0      	subs	r0, r0, r3
 800cd58:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cd5a:	b10b      	cbz	r3, 800cd60 <__sflush_r+0x48>
 800cd5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cd5e:	1ac0      	subs	r0, r0, r3
 800cd60:	2300      	movs	r3, #0
 800cd62:	4602      	mov	r2, r0
 800cd64:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cd66:	6a21      	ldr	r1, [r4, #32]
 800cd68:	4628      	mov	r0, r5
 800cd6a:	47b0      	blx	r6
 800cd6c:	1c43      	adds	r3, r0, #1
 800cd6e:	89a3      	ldrh	r3, [r4, #12]
 800cd70:	d106      	bne.n	800cd80 <__sflush_r+0x68>
 800cd72:	6829      	ldr	r1, [r5, #0]
 800cd74:	291d      	cmp	r1, #29
 800cd76:	d848      	bhi.n	800ce0a <__sflush_r+0xf2>
 800cd78:	4a29      	ldr	r2, [pc, #164]	; (800ce20 <__sflush_r+0x108>)
 800cd7a:	40ca      	lsrs	r2, r1
 800cd7c:	07d6      	lsls	r6, r2, #31
 800cd7e:	d544      	bpl.n	800ce0a <__sflush_r+0xf2>
 800cd80:	2200      	movs	r2, #0
 800cd82:	6062      	str	r2, [r4, #4]
 800cd84:	04d9      	lsls	r1, r3, #19
 800cd86:	6922      	ldr	r2, [r4, #16]
 800cd88:	6022      	str	r2, [r4, #0]
 800cd8a:	d504      	bpl.n	800cd96 <__sflush_r+0x7e>
 800cd8c:	1c42      	adds	r2, r0, #1
 800cd8e:	d101      	bne.n	800cd94 <__sflush_r+0x7c>
 800cd90:	682b      	ldr	r3, [r5, #0]
 800cd92:	b903      	cbnz	r3, 800cd96 <__sflush_r+0x7e>
 800cd94:	6560      	str	r0, [r4, #84]	; 0x54
 800cd96:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cd98:	602f      	str	r7, [r5, #0]
 800cd9a:	2900      	cmp	r1, #0
 800cd9c:	d0c9      	beq.n	800cd32 <__sflush_r+0x1a>
 800cd9e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cda2:	4299      	cmp	r1, r3
 800cda4:	d002      	beq.n	800cdac <__sflush_r+0x94>
 800cda6:	4628      	mov	r0, r5
 800cda8:	f7fd f9c4 	bl	800a134 <_free_r>
 800cdac:	2000      	movs	r0, #0
 800cdae:	6360      	str	r0, [r4, #52]	; 0x34
 800cdb0:	e7c0      	b.n	800cd34 <__sflush_r+0x1c>
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	4628      	mov	r0, r5
 800cdb6:	47b0      	blx	r6
 800cdb8:	1c41      	adds	r1, r0, #1
 800cdba:	d1c8      	bne.n	800cd4e <__sflush_r+0x36>
 800cdbc:	682b      	ldr	r3, [r5, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d0c5      	beq.n	800cd4e <__sflush_r+0x36>
 800cdc2:	2b1d      	cmp	r3, #29
 800cdc4:	d001      	beq.n	800cdca <__sflush_r+0xb2>
 800cdc6:	2b16      	cmp	r3, #22
 800cdc8:	d101      	bne.n	800cdce <__sflush_r+0xb6>
 800cdca:	602f      	str	r7, [r5, #0]
 800cdcc:	e7b1      	b.n	800cd32 <__sflush_r+0x1a>
 800cdce:	89a3      	ldrh	r3, [r4, #12]
 800cdd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cdd4:	81a3      	strh	r3, [r4, #12]
 800cdd6:	e7ad      	b.n	800cd34 <__sflush_r+0x1c>
 800cdd8:	690f      	ldr	r7, [r1, #16]
 800cdda:	2f00      	cmp	r7, #0
 800cddc:	d0a9      	beq.n	800cd32 <__sflush_r+0x1a>
 800cdde:	0793      	lsls	r3, r2, #30
 800cde0:	680e      	ldr	r6, [r1, #0]
 800cde2:	bf08      	it	eq
 800cde4:	694b      	ldreq	r3, [r1, #20]
 800cde6:	600f      	str	r7, [r1, #0]
 800cde8:	bf18      	it	ne
 800cdea:	2300      	movne	r3, #0
 800cdec:	eba6 0807 	sub.w	r8, r6, r7
 800cdf0:	608b      	str	r3, [r1, #8]
 800cdf2:	f1b8 0f00 	cmp.w	r8, #0
 800cdf6:	dd9c      	ble.n	800cd32 <__sflush_r+0x1a>
 800cdf8:	4643      	mov	r3, r8
 800cdfa:	463a      	mov	r2, r7
 800cdfc:	6a21      	ldr	r1, [r4, #32]
 800cdfe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ce00:	4628      	mov	r0, r5
 800ce02:	47b0      	blx	r6
 800ce04:	2800      	cmp	r0, #0
 800ce06:	dc06      	bgt.n	800ce16 <__sflush_r+0xfe>
 800ce08:	89a3      	ldrh	r3, [r4, #12]
 800ce0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce0e:	81a3      	strh	r3, [r4, #12]
 800ce10:	f04f 30ff 	mov.w	r0, #4294967295
 800ce14:	e78e      	b.n	800cd34 <__sflush_r+0x1c>
 800ce16:	4407      	add	r7, r0
 800ce18:	eba8 0800 	sub.w	r8, r8, r0
 800ce1c:	e7e9      	b.n	800cdf2 <__sflush_r+0xda>
 800ce1e:	bf00      	nop
 800ce20:	20400001 	.word	0x20400001

0800ce24 <_fflush_r>:
 800ce24:	b538      	push	{r3, r4, r5, lr}
 800ce26:	690b      	ldr	r3, [r1, #16]
 800ce28:	4605      	mov	r5, r0
 800ce2a:	460c      	mov	r4, r1
 800ce2c:	b1db      	cbz	r3, 800ce66 <_fflush_r+0x42>
 800ce2e:	b118      	cbz	r0, 800ce38 <_fflush_r+0x14>
 800ce30:	6983      	ldr	r3, [r0, #24]
 800ce32:	b90b      	cbnz	r3, 800ce38 <_fflush_r+0x14>
 800ce34:	f000 f860 	bl	800cef8 <__sinit>
 800ce38:	4b0c      	ldr	r3, [pc, #48]	; (800ce6c <_fflush_r+0x48>)
 800ce3a:	429c      	cmp	r4, r3
 800ce3c:	d109      	bne.n	800ce52 <_fflush_r+0x2e>
 800ce3e:	686c      	ldr	r4, [r5, #4]
 800ce40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce44:	b17b      	cbz	r3, 800ce66 <_fflush_r+0x42>
 800ce46:	4621      	mov	r1, r4
 800ce48:	4628      	mov	r0, r5
 800ce4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce4e:	f7ff bf63 	b.w	800cd18 <__sflush_r>
 800ce52:	4b07      	ldr	r3, [pc, #28]	; (800ce70 <_fflush_r+0x4c>)
 800ce54:	429c      	cmp	r4, r3
 800ce56:	d101      	bne.n	800ce5c <_fflush_r+0x38>
 800ce58:	68ac      	ldr	r4, [r5, #8]
 800ce5a:	e7f1      	b.n	800ce40 <_fflush_r+0x1c>
 800ce5c:	4b05      	ldr	r3, [pc, #20]	; (800ce74 <_fflush_r+0x50>)
 800ce5e:	429c      	cmp	r4, r3
 800ce60:	bf08      	it	eq
 800ce62:	68ec      	ldreq	r4, [r5, #12]
 800ce64:	e7ec      	b.n	800ce40 <_fflush_r+0x1c>
 800ce66:	2000      	movs	r0, #0
 800ce68:	bd38      	pop	{r3, r4, r5, pc}
 800ce6a:	bf00      	nop
 800ce6c:	08011c18 	.word	0x08011c18
 800ce70:	08011c38 	.word	0x08011c38
 800ce74:	08011bf8 	.word	0x08011bf8

0800ce78 <std>:
 800ce78:	2300      	movs	r3, #0
 800ce7a:	b510      	push	{r4, lr}
 800ce7c:	4604      	mov	r4, r0
 800ce7e:	e9c0 3300 	strd	r3, r3, [r0]
 800ce82:	6083      	str	r3, [r0, #8]
 800ce84:	8181      	strh	r1, [r0, #12]
 800ce86:	6643      	str	r3, [r0, #100]	; 0x64
 800ce88:	81c2      	strh	r2, [r0, #14]
 800ce8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce8e:	6183      	str	r3, [r0, #24]
 800ce90:	4619      	mov	r1, r3
 800ce92:	2208      	movs	r2, #8
 800ce94:	305c      	adds	r0, #92	; 0x5c
 800ce96:	f7fd f945 	bl	800a124 <memset>
 800ce9a:	4b05      	ldr	r3, [pc, #20]	; (800ceb0 <std+0x38>)
 800ce9c:	6263      	str	r3, [r4, #36]	; 0x24
 800ce9e:	4b05      	ldr	r3, [pc, #20]	; (800ceb4 <std+0x3c>)
 800cea0:	62a3      	str	r3, [r4, #40]	; 0x28
 800cea2:	4b05      	ldr	r3, [pc, #20]	; (800ceb8 <std+0x40>)
 800cea4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cea6:	4b05      	ldr	r3, [pc, #20]	; (800cebc <std+0x44>)
 800cea8:	6224      	str	r4, [r4, #32]
 800ceaa:	6323      	str	r3, [r4, #48]	; 0x30
 800ceac:	bd10      	pop	{r4, pc}
 800ceae:	bf00      	nop
 800ceb0:	0800b0b9 	.word	0x0800b0b9
 800ceb4:	0800b0df 	.word	0x0800b0df
 800ceb8:	0800b117 	.word	0x0800b117
 800cebc:	0800b13b 	.word	0x0800b13b

0800cec0 <_cleanup_r>:
 800cec0:	4901      	ldr	r1, [pc, #4]	; (800cec8 <_cleanup_r+0x8>)
 800cec2:	f000 b885 	b.w	800cfd0 <_fwalk_reent>
 800cec6:	bf00      	nop
 800cec8:	0800ce25 	.word	0x0800ce25

0800cecc <__sfmoreglue>:
 800cecc:	b570      	push	{r4, r5, r6, lr}
 800cece:	1e4a      	subs	r2, r1, #1
 800ced0:	2568      	movs	r5, #104	; 0x68
 800ced2:	4355      	muls	r5, r2
 800ced4:	460e      	mov	r6, r1
 800ced6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ceda:	f7fd f979 	bl	800a1d0 <_malloc_r>
 800cede:	4604      	mov	r4, r0
 800cee0:	b140      	cbz	r0, 800cef4 <__sfmoreglue+0x28>
 800cee2:	2100      	movs	r1, #0
 800cee4:	e9c0 1600 	strd	r1, r6, [r0]
 800cee8:	300c      	adds	r0, #12
 800ceea:	60a0      	str	r0, [r4, #8]
 800ceec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cef0:	f7fd f918 	bl	800a124 <memset>
 800cef4:	4620      	mov	r0, r4
 800cef6:	bd70      	pop	{r4, r5, r6, pc}

0800cef8 <__sinit>:
 800cef8:	6983      	ldr	r3, [r0, #24]
 800cefa:	b510      	push	{r4, lr}
 800cefc:	4604      	mov	r4, r0
 800cefe:	bb33      	cbnz	r3, 800cf4e <__sinit+0x56>
 800cf00:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800cf04:	6503      	str	r3, [r0, #80]	; 0x50
 800cf06:	4b12      	ldr	r3, [pc, #72]	; (800cf50 <__sinit+0x58>)
 800cf08:	4a12      	ldr	r2, [pc, #72]	; (800cf54 <__sinit+0x5c>)
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	6282      	str	r2, [r0, #40]	; 0x28
 800cf0e:	4298      	cmp	r0, r3
 800cf10:	bf04      	itt	eq
 800cf12:	2301      	moveq	r3, #1
 800cf14:	6183      	streq	r3, [r0, #24]
 800cf16:	f000 f81f 	bl	800cf58 <__sfp>
 800cf1a:	6060      	str	r0, [r4, #4]
 800cf1c:	4620      	mov	r0, r4
 800cf1e:	f000 f81b 	bl	800cf58 <__sfp>
 800cf22:	60a0      	str	r0, [r4, #8]
 800cf24:	4620      	mov	r0, r4
 800cf26:	f000 f817 	bl	800cf58 <__sfp>
 800cf2a:	2200      	movs	r2, #0
 800cf2c:	60e0      	str	r0, [r4, #12]
 800cf2e:	2104      	movs	r1, #4
 800cf30:	6860      	ldr	r0, [r4, #4]
 800cf32:	f7ff ffa1 	bl	800ce78 <std>
 800cf36:	2201      	movs	r2, #1
 800cf38:	2109      	movs	r1, #9
 800cf3a:	68a0      	ldr	r0, [r4, #8]
 800cf3c:	f7ff ff9c 	bl	800ce78 <std>
 800cf40:	2202      	movs	r2, #2
 800cf42:	2112      	movs	r1, #18
 800cf44:	68e0      	ldr	r0, [r4, #12]
 800cf46:	f7ff ff97 	bl	800ce78 <std>
 800cf4a:	2301      	movs	r3, #1
 800cf4c:	61a3      	str	r3, [r4, #24]
 800cf4e:	bd10      	pop	{r4, pc}
 800cf50:	08011b5c 	.word	0x08011b5c
 800cf54:	0800cec1 	.word	0x0800cec1

0800cf58 <__sfp>:
 800cf58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf5a:	4b1b      	ldr	r3, [pc, #108]	; (800cfc8 <__sfp+0x70>)
 800cf5c:	681e      	ldr	r6, [r3, #0]
 800cf5e:	69b3      	ldr	r3, [r6, #24]
 800cf60:	4607      	mov	r7, r0
 800cf62:	b913      	cbnz	r3, 800cf6a <__sfp+0x12>
 800cf64:	4630      	mov	r0, r6
 800cf66:	f7ff ffc7 	bl	800cef8 <__sinit>
 800cf6a:	3648      	adds	r6, #72	; 0x48
 800cf6c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cf70:	3b01      	subs	r3, #1
 800cf72:	d503      	bpl.n	800cf7c <__sfp+0x24>
 800cf74:	6833      	ldr	r3, [r6, #0]
 800cf76:	b133      	cbz	r3, 800cf86 <__sfp+0x2e>
 800cf78:	6836      	ldr	r6, [r6, #0]
 800cf7a:	e7f7      	b.n	800cf6c <__sfp+0x14>
 800cf7c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cf80:	b16d      	cbz	r5, 800cf9e <__sfp+0x46>
 800cf82:	3468      	adds	r4, #104	; 0x68
 800cf84:	e7f4      	b.n	800cf70 <__sfp+0x18>
 800cf86:	2104      	movs	r1, #4
 800cf88:	4638      	mov	r0, r7
 800cf8a:	f7ff ff9f 	bl	800cecc <__sfmoreglue>
 800cf8e:	6030      	str	r0, [r6, #0]
 800cf90:	2800      	cmp	r0, #0
 800cf92:	d1f1      	bne.n	800cf78 <__sfp+0x20>
 800cf94:	230c      	movs	r3, #12
 800cf96:	603b      	str	r3, [r7, #0]
 800cf98:	4604      	mov	r4, r0
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf9e:	4b0b      	ldr	r3, [pc, #44]	; (800cfcc <__sfp+0x74>)
 800cfa0:	6665      	str	r5, [r4, #100]	; 0x64
 800cfa2:	e9c4 5500 	strd	r5, r5, [r4]
 800cfa6:	60a5      	str	r5, [r4, #8]
 800cfa8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800cfac:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800cfb0:	2208      	movs	r2, #8
 800cfb2:	4629      	mov	r1, r5
 800cfb4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cfb8:	f7fd f8b4 	bl	800a124 <memset>
 800cfbc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cfc0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cfc4:	e7e9      	b.n	800cf9a <__sfp+0x42>
 800cfc6:	bf00      	nop
 800cfc8:	08011b5c 	.word	0x08011b5c
 800cfcc:	ffff0001 	.word	0xffff0001

0800cfd0 <_fwalk_reent>:
 800cfd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfd4:	4680      	mov	r8, r0
 800cfd6:	4689      	mov	r9, r1
 800cfd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cfdc:	2600      	movs	r6, #0
 800cfde:	b914      	cbnz	r4, 800cfe6 <_fwalk_reent+0x16>
 800cfe0:	4630      	mov	r0, r6
 800cfe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfe6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800cfea:	3f01      	subs	r7, #1
 800cfec:	d501      	bpl.n	800cff2 <_fwalk_reent+0x22>
 800cfee:	6824      	ldr	r4, [r4, #0]
 800cff0:	e7f5      	b.n	800cfde <_fwalk_reent+0xe>
 800cff2:	89ab      	ldrh	r3, [r5, #12]
 800cff4:	2b01      	cmp	r3, #1
 800cff6:	d907      	bls.n	800d008 <_fwalk_reent+0x38>
 800cff8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cffc:	3301      	adds	r3, #1
 800cffe:	d003      	beq.n	800d008 <_fwalk_reent+0x38>
 800d000:	4629      	mov	r1, r5
 800d002:	4640      	mov	r0, r8
 800d004:	47c8      	blx	r9
 800d006:	4306      	orrs	r6, r0
 800d008:	3568      	adds	r5, #104	; 0x68
 800d00a:	e7ee      	b.n	800cfea <_fwalk_reent+0x1a>

0800d00c <rshift>:
 800d00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d00e:	6906      	ldr	r6, [r0, #16]
 800d010:	114b      	asrs	r3, r1, #5
 800d012:	429e      	cmp	r6, r3
 800d014:	f100 0414 	add.w	r4, r0, #20
 800d018:	dd30      	ble.n	800d07c <rshift+0x70>
 800d01a:	f011 011f 	ands.w	r1, r1, #31
 800d01e:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800d022:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800d026:	d108      	bne.n	800d03a <rshift+0x2e>
 800d028:	4621      	mov	r1, r4
 800d02a:	42b2      	cmp	r2, r6
 800d02c:	460b      	mov	r3, r1
 800d02e:	d211      	bcs.n	800d054 <rshift+0x48>
 800d030:	f852 3b04 	ldr.w	r3, [r2], #4
 800d034:	f841 3b04 	str.w	r3, [r1], #4
 800d038:	e7f7      	b.n	800d02a <rshift+0x1e>
 800d03a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800d03e:	f1c1 0c20 	rsb	ip, r1, #32
 800d042:	40cd      	lsrs	r5, r1
 800d044:	3204      	adds	r2, #4
 800d046:	4623      	mov	r3, r4
 800d048:	42b2      	cmp	r2, r6
 800d04a:	4617      	mov	r7, r2
 800d04c:	d30c      	bcc.n	800d068 <rshift+0x5c>
 800d04e:	601d      	str	r5, [r3, #0]
 800d050:	b105      	cbz	r5, 800d054 <rshift+0x48>
 800d052:	3304      	adds	r3, #4
 800d054:	1b1a      	subs	r2, r3, r4
 800d056:	42a3      	cmp	r3, r4
 800d058:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d05c:	bf08      	it	eq
 800d05e:	2300      	moveq	r3, #0
 800d060:	6102      	str	r2, [r0, #16]
 800d062:	bf08      	it	eq
 800d064:	6143      	streq	r3, [r0, #20]
 800d066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d068:	683f      	ldr	r7, [r7, #0]
 800d06a:	fa07 f70c 	lsl.w	r7, r7, ip
 800d06e:	433d      	orrs	r5, r7
 800d070:	f843 5b04 	str.w	r5, [r3], #4
 800d074:	f852 5b04 	ldr.w	r5, [r2], #4
 800d078:	40cd      	lsrs	r5, r1
 800d07a:	e7e5      	b.n	800d048 <rshift+0x3c>
 800d07c:	4623      	mov	r3, r4
 800d07e:	e7e9      	b.n	800d054 <rshift+0x48>

0800d080 <__hexdig_fun>:
 800d080:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d084:	2b09      	cmp	r3, #9
 800d086:	d802      	bhi.n	800d08e <__hexdig_fun+0xe>
 800d088:	3820      	subs	r0, #32
 800d08a:	b2c0      	uxtb	r0, r0
 800d08c:	4770      	bx	lr
 800d08e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d092:	2b05      	cmp	r3, #5
 800d094:	d801      	bhi.n	800d09a <__hexdig_fun+0x1a>
 800d096:	3847      	subs	r0, #71	; 0x47
 800d098:	e7f7      	b.n	800d08a <__hexdig_fun+0xa>
 800d09a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d09e:	2b05      	cmp	r3, #5
 800d0a0:	d801      	bhi.n	800d0a6 <__hexdig_fun+0x26>
 800d0a2:	3827      	subs	r0, #39	; 0x27
 800d0a4:	e7f1      	b.n	800d08a <__hexdig_fun+0xa>
 800d0a6:	2000      	movs	r0, #0
 800d0a8:	4770      	bx	lr

0800d0aa <__gethex>:
 800d0aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ae:	b08b      	sub	sp, #44	; 0x2c
 800d0b0:	468a      	mov	sl, r1
 800d0b2:	9002      	str	r0, [sp, #8]
 800d0b4:	9816      	ldr	r0, [sp, #88]	; 0x58
 800d0b6:	9306      	str	r3, [sp, #24]
 800d0b8:	4690      	mov	r8, r2
 800d0ba:	f000 fadf 	bl	800d67c <__localeconv_l>
 800d0be:	6803      	ldr	r3, [r0, #0]
 800d0c0:	9303      	str	r3, [sp, #12]
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	f7f3 f88c 	bl	80001e0 <strlen>
 800d0c8:	9b03      	ldr	r3, [sp, #12]
 800d0ca:	9001      	str	r0, [sp, #4]
 800d0cc:	4403      	add	r3, r0
 800d0ce:	f04f 0b00 	mov.w	fp, #0
 800d0d2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d0d6:	9307      	str	r3, [sp, #28]
 800d0d8:	f8da 3000 	ldr.w	r3, [sl]
 800d0dc:	3302      	adds	r3, #2
 800d0de:	461f      	mov	r7, r3
 800d0e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d0e4:	2830      	cmp	r0, #48	; 0x30
 800d0e6:	d06c      	beq.n	800d1c2 <__gethex+0x118>
 800d0e8:	f7ff ffca 	bl	800d080 <__hexdig_fun>
 800d0ec:	4604      	mov	r4, r0
 800d0ee:	2800      	cmp	r0, #0
 800d0f0:	d16a      	bne.n	800d1c8 <__gethex+0x11e>
 800d0f2:	9a01      	ldr	r2, [sp, #4]
 800d0f4:	9903      	ldr	r1, [sp, #12]
 800d0f6:	4638      	mov	r0, r7
 800d0f8:	f001 fd4a 	bl	800eb90 <strncmp>
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	d166      	bne.n	800d1ce <__gethex+0x124>
 800d100:	9b01      	ldr	r3, [sp, #4]
 800d102:	5cf8      	ldrb	r0, [r7, r3]
 800d104:	18fe      	adds	r6, r7, r3
 800d106:	f7ff ffbb 	bl	800d080 <__hexdig_fun>
 800d10a:	2800      	cmp	r0, #0
 800d10c:	d062      	beq.n	800d1d4 <__gethex+0x12a>
 800d10e:	4633      	mov	r3, r6
 800d110:	7818      	ldrb	r0, [r3, #0]
 800d112:	2830      	cmp	r0, #48	; 0x30
 800d114:	461f      	mov	r7, r3
 800d116:	f103 0301 	add.w	r3, r3, #1
 800d11a:	d0f9      	beq.n	800d110 <__gethex+0x66>
 800d11c:	f7ff ffb0 	bl	800d080 <__hexdig_fun>
 800d120:	fab0 f580 	clz	r5, r0
 800d124:	096d      	lsrs	r5, r5, #5
 800d126:	4634      	mov	r4, r6
 800d128:	f04f 0b01 	mov.w	fp, #1
 800d12c:	463a      	mov	r2, r7
 800d12e:	4616      	mov	r6, r2
 800d130:	3201      	adds	r2, #1
 800d132:	7830      	ldrb	r0, [r6, #0]
 800d134:	f7ff ffa4 	bl	800d080 <__hexdig_fun>
 800d138:	2800      	cmp	r0, #0
 800d13a:	d1f8      	bne.n	800d12e <__gethex+0x84>
 800d13c:	9a01      	ldr	r2, [sp, #4]
 800d13e:	9903      	ldr	r1, [sp, #12]
 800d140:	4630      	mov	r0, r6
 800d142:	f001 fd25 	bl	800eb90 <strncmp>
 800d146:	b950      	cbnz	r0, 800d15e <__gethex+0xb4>
 800d148:	b954      	cbnz	r4, 800d160 <__gethex+0xb6>
 800d14a:	9b01      	ldr	r3, [sp, #4]
 800d14c:	18f4      	adds	r4, r6, r3
 800d14e:	4622      	mov	r2, r4
 800d150:	4616      	mov	r6, r2
 800d152:	3201      	adds	r2, #1
 800d154:	7830      	ldrb	r0, [r6, #0]
 800d156:	f7ff ff93 	bl	800d080 <__hexdig_fun>
 800d15a:	2800      	cmp	r0, #0
 800d15c:	d1f8      	bne.n	800d150 <__gethex+0xa6>
 800d15e:	b10c      	cbz	r4, 800d164 <__gethex+0xba>
 800d160:	1ba4      	subs	r4, r4, r6
 800d162:	00a4      	lsls	r4, r4, #2
 800d164:	7833      	ldrb	r3, [r6, #0]
 800d166:	2b50      	cmp	r3, #80	; 0x50
 800d168:	d001      	beq.n	800d16e <__gethex+0xc4>
 800d16a:	2b70      	cmp	r3, #112	; 0x70
 800d16c:	d140      	bne.n	800d1f0 <__gethex+0x146>
 800d16e:	7873      	ldrb	r3, [r6, #1]
 800d170:	2b2b      	cmp	r3, #43	; 0x2b
 800d172:	d031      	beq.n	800d1d8 <__gethex+0x12e>
 800d174:	2b2d      	cmp	r3, #45	; 0x2d
 800d176:	d033      	beq.n	800d1e0 <__gethex+0x136>
 800d178:	1c71      	adds	r1, r6, #1
 800d17a:	f04f 0900 	mov.w	r9, #0
 800d17e:	7808      	ldrb	r0, [r1, #0]
 800d180:	f7ff ff7e 	bl	800d080 <__hexdig_fun>
 800d184:	1e43      	subs	r3, r0, #1
 800d186:	b2db      	uxtb	r3, r3
 800d188:	2b18      	cmp	r3, #24
 800d18a:	d831      	bhi.n	800d1f0 <__gethex+0x146>
 800d18c:	f1a0 0210 	sub.w	r2, r0, #16
 800d190:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d194:	f7ff ff74 	bl	800d080 <__hexdig_fun>
 800d198:	1e43      	subs	r3, r0, #1
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	2b18      	cmp	r3, #24
 800d19e:	d922      	bls.n	800d1e6 <__gethex+0x13c>
 800d1a0:	f1b9 0f00 	cmp.w	r9, #0
 800d1a4:	d000      	beq.n	800d1a8 <__gethex+0xfe>
 800d1a6:	4252      	negs	r2, r2
 800d1a8:	4414      	add	r4, r2
 800d1aa:	f8ca 1000 	str.w	r1, [sl]
 800d1ae:	b30d      	cbz	r5, 800d1f4 <__gethex+0x14a>
 800d1b0:	f1bb 0f00 	cmp.w	fp, #0
 800d1b4:	bf0c      	ite	eq
 800d1b6:	2706      	moveq	r7, #6
 800d1b8:	2700      	movne	r7, #0
 800d1ba:	4638      	mov	r0, r7
 800d1bc:	b00b      	add	sp, #44	; 0x2c
 800d1be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1c2:	f10b 0b01 	add.w	fp, fp, #1
 800d1c6:	e78a      	b.n	800d0de <__gethex+0x34>
 800d1c8:	2500      	movs	r5, #0
 800d1ca:	462c      	mov	r4, r5
 800d1cc:	e7ae      	b.n	800d12c <__gethex+0x82>
 800d1ce:	463e      	mov	r6, r7
 800d1d0:	2501      	movs	r5, #1
 800d1d2:	e7c7      	b.n	800d164 <__gethex+0xba>
 800d1d4:	4604      	mov	r4, r0
 800d1d6:	e7fb      	b.n	800d1d0 <__gethex+0x126>
 800d1d8:	f04f 0900 	mov.w	r9, #0
 800d1dc:	1cb1      	adds	r1, r6, #2
 800d1de:	e7ce      	b.n	800d17e <__gethex+0xd4>
 800d1e0:	f04f 0901 	mov.w	r9, #1
 800d1e4:	e7fa      	b.n	800d1dc <__gethex+0x132>
 800d1e6:	230a      	movs	r3, #10
 800d1e8:	fb03 0202 	mla	r2, r3, r2, r0
 800d1ec:	3a10      	subs	r2, #16
 800d1ee:	e7cf      	b.n	800d190 <__gethex+0xe6>
 800d1f0:	4631      	mov	r1, r6
 800d1f2:	e7da      	b.n	800d1aa <__gethex+0x100>
 800d1f4:	1bf3      	subs	r3, r6, r7
 800d1f6:	3b01      	subs	r3, #1
 800d1f8:	4629      	mov	r1, r5
 800d1fa:	2b07      	cmp	r3, #7
 800d1fc:	dc49      	bgt.n	800d292 <__gethex+0x1e8>
 800d1fe:	9802      	ldr	r0, [sp, #8]
 800d200:	f000 fae1 	bl	800d7c6 <_Balloc>
 800d204:	9b01      	ldr	r3, [sp, #4]
 800d206:	f100 0914 	add.w	r9, r0, #20
 800d20a:	f04f 0b00 	mov.w	fp, #0
 800d20e:	f1c3 0301 	rsb	r3, r3, #1
 800d212:	4605      	mov	r5, r0
 800d214:	f8cd 9010 	str.w	r9, [sp, #16]
 800d218:	46da      	mov	sl, fp
 800d21a:	9308      	str	r3, [sp, #32]
 800d21c:	42b7      	cmp	r7, r6
 800d21e:	d33b      	bcc.n	800d298 <__gethex+0x1ee>
 800d220:	9804      	ldr	r0, [sp, #16]
 800d222:	f840 ab04 	str.w	sl, [r0], #4
 800d226:	eba0 0009 	sub.w	r0, r0, r9
 800d22a:	1080      	asrs	r0, r0, #2
 800d22c:	6128      	str	r0, [r5, #16]
 800d22e:	0147      	lsls	r7, r0, #5
 800d230:	4650      	mov	r0, sl
 800d232:	f000 fb8c 	bl	800d94e <__hi0bits>
 800d236:	f8d8 6000 	ldr.w	r6, [r8]
 800d23a:	1a3f      	subs	r7, r7, r0
 800d23c:	42b7      	cmp	r7, r6
 800d23e:	dd64      	ble.n	800d30a <__gethex+0x260>
 800d240:	1bbf      	subs	r7, r7, r6
 800d242:	4639      	mov	r1, r7
 800d244:	4628      	mov	r0, r5
 800d246:	f000 fe9b 	bl	800df80 <__any_on>
 800d24a:	4682      	mov	sl, r0
 800d24c:	b178      	cbz	r0, 800d26e <__gethex+0x1c4>
 800d24e:	1e7b      	subs	r3, r7, #1
 800d250:	1159      	asrs	r1, r3, #5
 800d252:	f003 021f 	and.w	r2, r3, #31
 800d256:	f04f 0a01 	mov.w	sl, #1
 800d25a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d25e:	fa0a f202 	lsl.w	r2, sl, r2
 800d262:	420a      	tst	r2, r1
 800d264:	d003      	beq.n	800d26e <__gethex+0x1c4>
 800d266:	4553      	cmp	r3, sl
 800d268:	dc46      	bgt.n	800d2f8 <__gethex+0x24e>
 800d26a:	f04f 0a02 	mov.w	sl, #2
 800d26e:	4639      	mov	r1, r7
 800d270:	4628      	mov	r0, r5
 800d272:	f7ff fecb 	bl	800d00c <rshift>
 800d276:	443c      	add	r4, r7
 800d278:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d27c:	42a3      	cmp	r3, r4
 800d27e:	da52      	bge.n	800d326 <__gethex+0x27c>
 800d280:	4629      	mov	r1, r5
 800d282:	9802      	ldr	r0, [sp, #8]
 800d284:	f000 fad3 	bl	800d82e <_Bfree>
 800d288:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d28a:	2300      	movs	r3, #0
 800d28c:	6013      	str	r3, [r2, #0]
 800d28e:	27a3      	movs	r7, #163	; 0xa3
 800d290:	e793      	b.n	800d1ba <__gethex+0x110>
 800d292:	3101      	adds	r1, #1
 800d294:	105b      	asrs	r3, r3, #1
 800d296:	e7b0      	b.n	800d1fa <__gethex+0x150>
 800d298:	1e73      	subs	r3, r6, #1
 800d29a:	9305      	str	r3, [sp, #20]
 800d29c:	9a07      	ldr	r2, [sp, #28]
 800d29e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d2a2:	4293      	cmp	r3, r2
 800d2a4:	d018      	beq.n	800d2d8 <__gethex+0x22e>
 800d2a6:	f1bb 0f20 	cmp.w	fp, #32
 800d2aa:	d107      	bne.n	800d2bc <__gethex+0x212>
 800d2ac:	9b04      	ldr	r3, [sp, #16]
 800d2ae:	f8c3 a000 	str.w	sl, [r3]
 800d2b2:	3304      	adds	r3, #4
 800d2b4:	f04f 0a00 	mov.w	sl, #0
 800d2b8:	9304      	str	r3, [sp, #16]
 800d2ba:	46d3      	mov	fp, sl
 800d2bc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d2c0:	f7ff fede 	bl	800d080 <__hexdig_fun>
 800d2c4:	f000 000f 	and.w	r0, r0, #15
 800d2c8:	fa00 f00b 	lsl.w	r0, r0, fp
 800d2cc:	ea4a 0a00 	orr.w	sl, sl, r0
 800d2d0:	f10b 0b04 	add.w	fp, fp, #4
 800d2d4:	9b05      	ldr	r3, [sp, #20]
 800d2d6:	e00d      	b.n	800d2f4 <__gethex+0x24a>
 800d2d8:	9b05      	ldr	r3, [sp, #20]
 800d2da:	9a08      	ldr	r2, [sp, #32]
 800d2dc:	4413      	add	r3, r2
 800d2de:	42bb      	cmp	r3, r7
 800d2e0:	d3e1      	bcc.n	800d2a6 <__gethex+0x1fc>
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	9a01      	ldr	r2, [sp, #4]
 800d2e6:	9903      	ldr	r1, [sp, #12]
 800d2e8:	9309      	str	r3, [sp, #36]	; 0x24
 800d2ea:	f001 fc51 	bl	800eb90 <strncmp>
 800d2ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	d1d8      	bne.n	800d2a6 <__gethex+0x1fc>
 800d2f4:	461e      	mov	r6, r3
 800d2f6:	e791      	b.n	800d21c <__gethex+0x172>
 800d2f8:	1eb9      	subs	r1, r7, #2
 800d2fa:	4628      	mov	r0, r5
 800d2fc:	f000 fe40 	bl	800df80 <__any_on>
 800d300:	2800      	cmp	r0, #0
 800d302:	d0b2      	beq.n	800d26a <__gethex+0x1c0>
 800d304:	f04f 0a03 	mov.w	sl, #3
 800d308:	e7b1      	b.n	800d26e <__gethex+0x1c4>
 800d30a:	da09      	bge.n	800d320 <__gethex+0x276>
 800d30c:	1bf7      	subs	r7, r6, r7
 800d30e:	4629      	mov	r1, r5
 800d310:	463a      	mov	r2, r7
 800d312:	9802      	ldr	r0, [sp, #8]
 800d314:	f000 fc56 	bl	800dbc4 <__lshift>
 800d318:	1be4      	subs	r4, r4, r7
 800d31a:	4605      	mov	r5, r0
 800d31c:	f100 0914 	add.w	r9, r0, #20
 800d320:	f04f 0a00 	mov.w	sl, #0
 800d324:	e7a8      	b.n	800d278 <__gethex+0x1ce>
 800d326:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d32a:	42a0      	cmp	r0, r4
 800d32c:	dd6a      	ble.n	800d404 <__gethex+0x35a>
 800d32e:	1b04      	subs	r4, r0, r4
 800d330:	42a6      	cmp	r6, r4
 800d332:	dc2e      	bgt.n	800d392 <__gethex+0x2e8>
 800d334:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d338:	2b02      	cmp	r3, #2
 800d33a:	d022      	beq.n	800d382 <__gethex+0x2d8>
 800d33c:	2b03      	cmp	r3, #3
 800d33e:	d024      	beq.n	800d38a <__gethex+0x2e0>
 800d340:	2b01      	cmp	r3, #1
 800d342:	d115      	bne.n	800d370 <__gethex+0x2c6>
 800d344:	42a6      	cmp	r6, r4
 800d346:	d113      	bne.n	800d370 <__gethex+0x2c6>
 800d348:	2e01      	cmp	r6, #1
 800d34a:	dc0b      	bgt.n	800d364 <__gethex+0x2ba>
 800d34c:	9a06      	ldr	r2, [sp, #24]
 800d34e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d352:	6013      	str	r3, [r2, #0]
 800d354:	2301      	movs	r3, #1
 800d356:	612b      	str	r3, [r5, #16]
 800d358:	f8c9 3000 	str.w	r3, [r9]
 800d35c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d35e:	2762      	movs	r7, #98	; 0x62
 800d360:	601d      	str	r5, [r3, #0]
 800d362:	e72a      	b.n	800d1ba <__gethex+0x110>
 800d364:	1e71      	subs	r1, r6, #1
 800d366:	4628      	mov	r0, r5
 800d368:	f000 fe0a 	bl	800df80 <__any_on>
 800d36c:	2800      	cmp	r0, #0
 800d36e:	d1ed      	bne.n	800d34c <__gethex+0x2a2>
 800d370:	4629      	mov	r1, r5
 800d372:	9802      	ldr	r0, [sp, #8]
 800d374:	f000 fa5b 	bl	800d82e <_Bfree>
 800d378:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d37a:	2300      	movs	r3, #0
 800d37c:	6013      	str	r3, [r2, #0]
 800d37e:	2750      	movs	r7, #80	; 0x50
 800d380:	e71b      	b.n	800d1ba <__gethex+0x110>
 800d382:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d384:	2b00      	cmp	r3, #0
 800d386:	d0e1      	beq.n	800d34c <__gethex+0x2a2>
 800d388:	e7f2      	b.n	800d370 <__gethex+0x2c6>
 800d38a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d1dd      	bne.n	800d34c <__gethex+0x2a2>
 800d390:	e7ee      	b.n	800d370 <__gethex+0x2c6>
 800d392:	1e67      	subs	r7, r4, #1
 800d394:	f1ba 0f00 	cmp.w	sl, #0
 800d398:	d131      	bne.n	800d3fe <__gethex+0x354>
 800d39a:	b127      	cbz	r7, 800d3a6 <__gethex+0x2fc>
 800d39c:	4639      	mov	r1, r7
 800d39e:	4628      	mov	r0, r5
 800d3a0:	f000 fdee 	bl	800df80 <__any_on>
 800d3a4:	4682      	mov	sl, r0
 800d3a6:	117a      	asrs	r2, r7, #5
 800d3a8:	2301      	movs	r3, #1
 800d3aa:	f007 071f 	and.w	r7, r7, #31
 800d3ae:	fa03 f707 	lsl.w	r7, r3, r7
 800d3b2:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800d3b6:	4621      	mov	r1, r4
 800d3b8:	421f      	tst	r7, r3
 800d3ba:	4628      	mov	r0, r5
 800d3bc:	bf18      	it	ne
 800d3be:	f04a 0a02 	orrne.w	sl, sl, #2
 800d3c2:	1b36      	subs	r6, r6, r4
 800d3c4:	f7ff fe22 	bl	800d00c <rshift>
 800d3c8:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800d3cc:	2702      	movs	r7, #2
 800d3ce:	f1ba 0f00 	cmp.w	sl, #0
 800d3d2:	d048      	beq.n	800d466 <__gethex+0x3bc>
 800d3d4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d3d8:	2b02      	cmp	r3, #2
 800d3da:	d015      	beq.n	800d408 <__gethex+0x35e>
 800d3dc:	2b03      	cmp	r3, #3
 800d3de:	d017      	beq.n	800d410 <__gethex+0x366>
 800d3e0:	2b01      	cmp	r3, #1
 800d3e2:	d109      	bne.n	800d3f8 <__gethex+0x34e>
 800d3e4:	f01a 0f02 	tst.w	sl, #2
 800d3e8:	d006      	beq.n	800d3f8 <__gethex+0x34e>
 800d3ea:	f8d9 3000 	ldr.w	r3, [r9]
 800d3ee:	ea4a 0a03 	orr.w	sl, sl, r3
 800d3f2:	f01a 0f01 	tst.w	sl, #1
 800d3f6:	d10e      	bne.n	800d416 <__gethex+0x36c>
 800d3f8:	f047 0710 	orr.w	r7, r7, #16
 800d3fc:	e033      	b.n	800d466 <__gethex+0x3bc>
 800d3fe:	f04f 0a01 	mov.w	sl, #1
 800d402:	e7d0      	b.n	800d3a6 <__gethex+0x2fc>
 800d404:	2701      	movs	r7, #1
 800d406:	e7e2      	b.n	800d3ce <__gethex+0x324>
 800d408:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d40a:	f1c3 0301 	rsb	r3, r3, #1
 800d40e:	9315      	str	r3, [sp, #84]	; 0x54
 800d410:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d412:	2b00      	cmp	r3, #0
 800d414:	d0f0      	beq.n	800d3f8 <__gethex+0x34e>
 800d416:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800d41a:	f105 0314 	add.w	r3, r5, #20
 800d41e:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800d422:	eb03 010a 	add.w	r1, r3, sl
 800d426:	f04f 0c00 	mov.w	ip, #0
 800d42a:	4618      	mov	r0, r3
 800d42c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d430:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d434:	d01c      	beq.n	800d470 <__gethex+0x3c6>
 800d436:	3201      	adds	r2, #1
 800d438:	6002      	str	r2, [r0, #0]
 800d43a:	2f02      	cmp	r7, #2
 800d43c:	f105 0314 	add.w	r3, r5, #20
 800d440:	d138      	bne.n	800d4b4 <__gethex+0x40a>
 800d442:	f8d8 2000 	ldr.w	r2, [r8]
 800d446:	3a01      	subs	r2, #1
 800d448:	42b2      	cmp	r2, r6
 800d44a:	d10a      	bne.n	800d462 <__gethex+0x3b8>
 800d44c:	1171      	asrs	r1, r6, #5
 800d44e:	2201      	movs	r2, #1
 800d450:	f006 061f 	and.w	r6, r6, #31
 800d454:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d458:	fa02 f606 	lsl.w	r6, r2, r6
 800d45c:	421e      	tst	r6, r3
 800d45e:	bf18      	it	ne
 800d460:	4617      	movne	r7, r2
 800d462:	f047 0720 	orr.w	r7, r7, #32
 800d466:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d468:	601d      	str	r5, [r3, #0]
 800d46a:	9b06      	ldr	r3, [sp, #24]
 800d46c:	601c      	str	r4, [r3, #0]
 800d46e:	e6a4      	b.n	800d1ba <__gethex+0x110>
 800d470:	4299      	cmp	r1, r3
 800d472:	f843 cc04 	str.w	ip, [r3, #-4]
 800d476:	d8d8      	bhi.n	800d42a <__gethex+0x380>
 800d478:	68ab      	ldr	r3, [r5, #8]
 800d47a:	4599      	cmp	r9, r3
 800d47c:	db12      	blt.n	800d4a4 <__gethex+0x3fa>
 800d47e:	6869      	ldr	r1, [r5, #4]
 800d480:	9802      	ldr	r0, [sp, #8]
 800d482:	3101      	adds	r1, #1
 800d484:	f000 f99f 	bl	800d7c6 <_Balloc>
 800d488:	692a      	ldr	r2, [r5, #16]
 800d48a:	3202      	adds	r2, #2
 800d48c:	f105 010c 	add.w	r1, r5, #12
 800d490:	4683      	mov	fp, r0
 800d492:	0092      	lsls	r2, r2, #2
 800d494:	300c      	adds	r0, #12
 800d496:	f000 f989 	bl	800d7ac <memcpy>
 800d49a:	4629      	mov	r1, r5
 800d49c:	9802      	ldr	r0, [sp, #8]
 800d49e:	f000 f9c6 	bl	800d82e <_Bfree>
 800d4a2:	465d      	mov	r5, fp
 800d4a4:	692b      	ldr	r3, [r5, #16]
 800d4a6:	1c5a      	adds	r2, r3, #1
 800d4a8:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800d4ac:	612a      	str	r2, [r5, #16]
 800d4ae:	2201      	movs	r2, #1
 800d4b0:	615a      	str	r2, [r3, #20]
 800d4b2:	e7c2      	b.n	800d43a <__gethex+0x390>
 800d4b4:	692a      	ldr	r2, [r5, #16]
 800d4b6:	454a      	cmp	r2, r9
 800d4b8:	dd0b      	ble.n	800d4d2 <__gethex+0x428>
 800d4ba:	2101      	movs	r1, #1
 800d4bc:	4628      	mov	r0, r5
 800d4be:	f7ff fda5 	bl	800d00c <rshift>
 800d4c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d4c6:	3401      	adds	r4, #1
 800d4c8:	42a3      	cmp	r3, r4
 800d4ca:	f6ff aed9 	blt.w	800d280 <__gethex+0x1d6>
 800d4ce:	2701      	movs	r7, #1
 800d4d0:	e7c7      	b.n	800d462 <__gethex+0x3b8>
 800d4d2:	f016 061f 	ands.w	r6, r6, #31
 800d4d6:	d0fa      	beq.n	800d4ce <__gethex+0x424>
 800d4d8:	449a      	add	sl, r3
 800d4da:	f1c6 0620 	rsb	r6, r6, #32
 800d4de:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800d4e2:	f000 fa34 	bl	800d94e <__hi0bits>
 800d4e6:	42b0      	cmp	r0, r6
 800d4e8:	dbe7      	blt.n	800d4ba <__gethex+0x410>
 800d4ea:	e7f0      	b.n	800d4ce <__gethex+0x424>

0800d4ec <L_shift>:
 800d4ec:	f1c2 0208 	rsb	r2, r2, #8
 800d4f0:	0092      	lsls	r2, r2, #2
 800d4f2:	b570      	push	{r4, r5, r6, lr}
 800d4f4:	f1c2 0620 	rsb	r6, r2, #32
 800d4f8:	6843      	ldr	r3, [r0, #4]
 800d4fa:	6804      	ldr	r4, [r0, #0]
 800d4fc:	fa03 f506 	lsl.w	r5, r3, r6
 800d500:	432c      	orrs	r4, r5
 800d502:	40d3      	lsrs	r3, r2
 800d504:	6004      	str	r4, [r0, #0]
 800d506:	f840 3f04 	str.w	r3, [r0, #4]!
 800d50a:	4288      	cmp	r0, r1
 800d50c:	d3f4      	bcc.n	800d4f8 <L_shift+0xc>
 800d50e:	bd70      	pop	{r4, r5, r6, pc}

0800d510 <__match>:
 800d510:	b530      	push	{r4, r5, lr}
 800d512:	6803      	ldr	r3, [r0, #0]
 800d514:	3301      	adds	r3, #1
 800d516:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d51a:	b914      	cbnz	r4, 800d522 <__match+0x12>
 800d51c:	6003      	str	r3, [r0, #0]
 800d51e:	2001      	movs	r0, #1
 800d520:	bd30      	pop	{r4, r5, pc}
 800d522:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d526:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d52a:	2d19      	cmp	r5, #25
 800d52c:	bf98      	it	ls
 800d52e:	3220      	addls	r2, #32
 800d530:	42a2      	cmp	r2, r4
 800d532:	d0f0      	beq.n	800d516 <__match+0x6>
 800d534:	2000      	movs	r0, #0
 800d536:	e7f3      	b.n	800d520 <__match+0x10>

0800d538 <__hexnan>:
 800d538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d53c:	680b      	ldr	r3, [r1, #0]
 800d53e:	6801      	ldr	r1, [r0, #0]
 800d540:	115f      	asrs	r7, r3, #5
 800d542:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800d546:	f013 031f 	ands.w	r3, r3, #31
 800d54a:	b087      	sub	sp, #28
 800d54c:	bf18      	it	ne
 800d54e:	3704      	addne	r7, #4
 800d550:	2500      	movs	r5, #0
 800d552:	1f3e      	subs	r6, r7, #4
 800d554:	4682      	mov	sl, r0
 800d556:	4690      	mov	r8, r2
 800d558:	9301      	str	r3, [sp, #4]
 800d55a:	f847 5c04 	str.w	r5, [r7, #-4]
 800d55e:	46b1      	mov	r9, r6
 800d560:	4634      	mov	r4, r6
 800d562:	9502      	str	r5, [sp, #8]
 800d564:	46ab      	mov	fp, r5
 800d566:	784a      	ldrb	r2, [r1, #1]
 800d568:	1c4b      	adds	r3, r1, #1
 800d56a:	9303      	str	r3, [sp, #12]
 800d56c:	b342      	cbz	r2, 800d5c0 <__hexnan+0x88>
 800d56e:	4610      	mov	r0, r2
 800d570:	9105      	str	r1, [sp, #20]
 800d572:	9204      	str	r2, [sp, #16]
 800d574:	f7ff fd84 	bl	800d080 <__hexdig_fun>
 800d578:	2800      	cmp	r0, #0
 800d57a:	d143      	bne.n	800d604 <__hexnan+0xcc>
 800d57c:	9a04      	ldr	r2, [sp, #16]
 800d57e:	9905      	ldr	r1, [sp, #20]
 800d580:	2a20      	cmp	r2, #32
 800d582:	d818      	bhi.n	800d5b6 <__hexnan+0x7e>
 800d584:	9b02      	ldr	r3, [sp, #8]
 800d586:	459b      	cmp	fp, r3
 800d588:	dd13      	ble.n	800d5b2 <__hexnan+0x7a>
 800d58a:	454c      	cmp	r4, r9
 800d58c:	d206      	bcs.n	800d59c <__hexnan+0x64>
 800d58e:	2d07      	cmp	r5, #7
 800d590:	dc04      	bgt.n	800d59c <__hexnan+0x64>
 800d592:	462a      	mov	r2, r5
 800d594:	4649      	mov	r1, r9
 800d596:	4620      	mov	r0, r4
 800d598:	f7ff ffa8 	bl	800d4ec <L_shift>
 800d59c:	4544      	cmp	r4, r8
 800d59e:	d944      	bls.n	800d62a <__hexnan+0xf2>
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	f1a4 0904 	sub.w	r9, r4, #4
 800d5a6:	f844 3c04 	str.w	r3, [r4, #-4]
 800d5aa:	f8cd b008 	str.w	fp, [sp, #8]
 800d5ae:	464c      	mov	r4, r9
 800d5b0:	461d      	mov	r5, r3
 800d5b2:	9903      	ldr	r1, [sp, #12]
 800d5b4:	e7d7      	b.n	800d566 <__hexnan+0x2e>
 800d5b6:	2a29      	cmp	r2, #41	; 0x29
 800d5b8:	d14a      	bne.n	800d650 <__hexnan+0x118>
 800d5ba:	3102      	adds	r1, #2
 800d5bc:	f8ca 1000 	str.w	r1, [sl]
 800d5c0:	f1bb 0f00 	cmp.w	fp, #0
 800d5c4:	d044      	beq.n	800d650 <__hexnan+0x118>
 800d5c6:	454c      	cmp	r4, r9
 800d5c8:	d206      	bcs.n	800d5d8 <__hexnan+0xa0>
 800d5ca:	2d07      	cmp	r5, #7
 800d5cc:	dc04      	bgt.n	800d5d8 <__hexnan+0xa0>
 800d5ce:	462a      	mov	r2, r5
 800d5d0:	4649      	mov	r1, r9
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f7ff ff8a 	bl	800d4ec <L_shift>
 800d5d8:	4544      	cmp	r4, r8
 800d5da:	d928      	bls.n	800d62e <__hexnan+0xf6>
 800d5dc:	4643      	mov	r3, r8
 800d5de:	f854 2b04 	ldr.w	r2, [r4], #4
 800d5e2:	f843 2b04 	str.w	r2, [r3], #4
 800d5e6:	42a6      	cmp	r6, r4
 800d5e8:	d2f9      	bcs.n	800d5de <__hexnan+0xa6>
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	f843 2b04 	str.w	r2, [r3], #4
 800d5f0:	429e      	cmp	r6, r3
 800d5f2:	d2fb      	bcs.n	800d5ec <__hexnan+0xb4>
 800d5f4:	6833      	ldr	r3, [r6, #0]
 800d5f6:	b91b      	cbnz	r3, 800d600 <__hexnan+0xc8>
 800d5f8:	4546      	cmp	r6, r8
 800d5fa:	d127      	bne.n	800d64c <__hexnan+0x114>
 800d5fc:	2301      	movs	r3, #1
 800d5fe:	6033      	str	r3, [r6, #0]
 800d600:	2005      	movs	r0, #5
 800d602:	e026      	b.n	800d652 <__hexnan+0x11a>
 800d604:	3501      	adds	r5, #1
 800d606:	2d08      	cmp	r5, #8
 800d608:	f10b 0b01 	add.w	fp, fp, #1
 800d60c:	dd06      	ble.n	800d61c <__hexnan+0xe4>
 800d60e:	4544      	cmp	r4, r8
 800d610:	d9cf      	bls.n	800d5b2 <__hexnan+0x7a>
 800d612:	2300      	movs	r3, #0
 800d614:	f844 3c04 	str.w	r3, [r4, #-4]
 800d618:	2501      	movs	r5, #1
 800d61a:	3c04      	subs	r4, #4
 800d61c:	6822      	ldr	r2, [r4, #0]
 800d61e:	f000 000f 	and.w	r0, r0, #15
 800d622:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d626:	6020      	str	r0, [r4, #0]
 800d628:	e7c3      	b.n	800d5b2 <__hexnan+0x7a>
 800d62a:	2508      	movs	r5, #8
 800d62c:	e7c1      	b.n	800d5b2 <__hexnan+0x7a>
 800d62e:	9b01      	ldr	r3, [sp, #4]
 800d630:	2b00      	cmp	r3, #0
 800d632:	d0df      	beq.n	800d5f4 <__hexnan+0xbc>
 800d634:	f04f 32ff 	mov.w	r2, #4294967295
 800d638:	f1c3 0320 	rsb	r3, r3, #32
 800d63c:	fa22 f303 	lsr.w	r3, r2, r3
 800d640:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800d644:	401a      	ands	r2, r3
 800d646:	f847 2c04 	str.w	r2, [r7, #-4]
 800d64a:	e7d3      	b.n	800d5f4 <__hexnan+0xbc>
 800d64c:	3e04      	subs	r6, #4
 800d64e:	e7d1      	b.n	800d5f4 <__hexnan+0xbc>
 800d650:	2004      	movs	r0, #4
 800d652:	b007      	add	sp, #28
 800d654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d658 <__locale_ctype_ptr_l>:
 800d658:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800d65c:	4770      	bx	lr
	...

0800d660 <__locale_ctype_ptr>:
 800d660:	4b04      	ldr	r3, [pc, #16]	; (800d674 <__locale_ctype_ptr+0x14>)
 800d662:	4a05      	ldr	r2, [pc, #20]	; (800d678 <__locale_ctype_ptr+0x18>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	6a1b      	ldr	r3, [r3, #32]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	bf08      	it	eq
 800d66c:	4613      	moveq	r3, r2
 800d66e:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800d672:	4770      	bx	lr
 800d674:	200001e8 	.word	0x200001e8
 800d678:	2000024c 	.word	0x2000024c

0800d67c <__localeconv_l>:
 800d67c:	30f0      	adds	r0, #240	; 0xf0
 800d67e:	4770      	bx	lr

0800d680 <_localeconv_r>:
 800d680:	4b04      	ldr	r3, [pc, #16]	; (800d694 <_localeconv_r+0x14>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	6a18      	ldr	r0, [r3, #32]
 800d686:	4b04      	ldr	r3, [pc, #16]	; (800d698 <_localeconv_r+0x18>)
 800d688:	2800      	cmp	r0, #0
 800d68a:	bf08      	it	eq
 800d68c:	4618      	moveq	r0, r3
 800d68e:	30f0      	adds	r0, #240	; 0xf0
 800d690:	4770      	bx	lr
 800d692:	bf00      	nop
 800d694:	200001e8 	.word	0x200001e8
 800d698:	2000024c 	.word	0x2000024c

0800d69c <_lseek_r>:
 800d69c:	b538      	push	{r3, r4, r5, lr}
 800d69e:	4c07      	ldr	r4, [pc, #28]	; (800d6bc <_lseek_r+0x20>)
 800d6a0:	4605      	mov	r5, r0
 800d6a2:	4608      	mov	r0, r1
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	6022      	str	r2, [r4, #0]
 800d6aa:	461a      	mov	r2, r3
 800d6ac:	f7f4 fd30 	bl	8002110 <_lseek>
 800d6b0:	1c43      	adds	r3, r0, #1
 800d6b2:	d102      	bne.n	800d6ba <_lseek_r+0x1e>
 800d6b4:	6823      	ldr	r3, [r4, #0]
 800d6b6:	b103      	cbz	r3, 800d6ba <_lseek_r+0x1e>
 800d6b8:	602b      	str	r3, [r5, #0]
 800d6ba:	bd38      	pop	{r3, r4, r5, pc}
 800d6bc:	200010a8 	.word	0x200010a8

0800d6c0 <__swhatbuf_r>:
 800d6c0:	b570      	push	{r4, r5, r6, lr}
 800d6c2:	460e      	mov	r6, r1
 800d6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d6c8:	2900      	cmp	r1, #0
 800d6ca:	b096      	sub	sp, #88	; 0x58
 800d6cc:	4614      	mov	r4, r2
 800d6ce:	461d      	mov	r5, r3
 800d6d0:	da07      	bge.n	800d6e2 <__swhatbuf_r+0x22>
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	602b      	str	r3, [r5, #0]
 800d6d6:	89b3      	ldrh	r3, [r6, #12]
 800d6d8:	061a      	lsls	r2, r3, #24
 800d6da:	d410      	bmi.n	800d6fe <__swhatbuf_r+0x3e>
 800d6dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6e0:	e00e      	b.n	800d700 <__swhatbuf_r+0x40>
 800d6e2:	466a      	mov	r2, sp
 800d6e4:	f001 fb3a 	bl	800ed5c <_fstat_r>
 800d6e8:	2800      	cmp	r0, #0
 800d6ea:	dbf2      	blt.n	800d6d2 <__swhatbuf_r+0x12>
 800d6ec:	9a01      	ldr	r2, [sp, #4]
 800d6ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d6f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d6f6:	425a      	negs	r2, r3
 800d6f8:	415a      	adcs	r2, r3
 800d6fa:	602a      	str	r2, [r5, #0]
 800d6fc:	e7ee      	b.n	800d6dc <__swhatbuf_r+0x1c>
 800d6fe:	2340      	movs	r3, #64	; 0x40
 800d700:	2000      	movs	r0, #0
 800d702:	6023      	str	r3, [r4, #0]
 800d704:	b016      	add	sp, #88	; 0x58
 800d706:	bd70      	pop	{r4, r5, r6, pc}

0800d708 <__smakebuf_r>:
 800d708:	898b      	ldrh	r3, [r1, #12]
 800d70a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d70c:	079d      	lsls	r5, r3, #30
 800d70e:	4606      	mov	r6, r0
 800d710:	460c      	mov	r4, r1
 800d712:	d507      	bpl.n	800d724 <__smakebuf_r+0x1c>
 800d714:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d718:	6023      	str	r3, [r4, #0]
 800d71a:	6123      	str	r3, [r4, #16]
 800d71c:	2301      	movs	r3, #1
 800d71e:	6163      	str	r3, [r4, #20]
 800d720:	b002      	add	sp, #8
 800d722:	bd70      	pop	{r4, r5, r6, pc}
 800d724:	ab01      	add	r3, sp, #4
 800d726:	466a      	mov	r2, sp
 800d728:	f7ff ffca 	bl	800d6c0 <__swhatbuf_r>
 800d72c:	9900      	ldr	r1, [sp, #0]
 800d72e:	4605      	mov	r5, r0
 800d730:	4630      	mov	r0, r6
 800d732:	f7fc fd4d 	bl	800a1d0 <_malloc_r>
 800d736:	b948      	cbnz	r0, 800d74c <__smakebuf_r+0x44>
 800d738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d73c:	059a      	lsls	r2, r3, #22
 800d73e:	d4ef      	bmi.n	800d720 <__smakebuf_r+0x18>
 800d740:	f023 0303 	bic.w	r3, r3, #3
 800d744:	f043 0302 	orr.w	r3, r3, #2
 800d748:	81a3      	strh	r3, [r4, #12]
 800d74a:	e7e3      	b.n	800d714 <__smakebuf_r+0xc>
 800d74c:	4b0d      	ldr	r3, [pc, #52]	; (800d784 <__smakebuf_r+0x7c>)
 800d74e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d750:	89a3      	ldrh	r3, [r4, #12]
 800d752:	6020      	str	r0, [r4, #0]
 800d754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d758:	81a3      	strh	r3, [r4, #12]
 800d75a:	9b00      	ldr	r3, [sp, #0]
 800d75c:	6163      	str	r3, [r4, #20]
 800d75e:	9b01      	ldr	r3, [sp, #4]
 800d760:	6120      	str	r0, [r4, #16]
 800d762:	b15b      	cbz	r3, 800d77c <__smakebuf_r+0x74>
 800d764:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d768:	4630      	mov	r0, r6
 800d76a:	f001 fb09 	bl	800ed80 <_isatty_r>
 800d76e:	b128      	cbz	r0, 800d77c <__smakebuf_r+0x74>
 800d770:	89a3      	ldrh	r3, [r4, #12]
 800d772:	f023 0303 	bic.w	r3, r3, #3
 800d776:	f043 0301 	orr.w	r3, r3, #1
 800d77a:	81a3      	strh	r3, [r4, #12]
 800d77c:	89a3      	ldrh	r3, [r4, #12]
 800d77e:	431d      	orrs	r5, r3
 800d780:	81a5      	strh	r5, [r4, #12]
 800d782:	e7cd      	b.n	800d720 <__smakebuf_r+0x18>
 800d784:	0800cec1 	.word	0x0800cec1

0800d788 <__ascii_mbtowc>:
 800d788:	b082      	sub	sp, #8
 800d78a:	b901      	cbnz	r1, 800d78e <__ascii_mbtowc+0x6>
 800d78c:	a901      	add	r1, sp, #4
 800d78e:	b142      	cbz	r2, 800d7a2 <__ascii_mbtowc+0x1a>
 800d790:	b14b      	cbz	r3, 800d7a6 <__ascii_mbtowc+0x1e>
 800d792:	7813      	ldrb	r3, [r2, #0]
 800d794:	600b      	str	r3, [r1, #0]
 800d796:	7812      	ldrb	r2, [r2, #0]
 800d798:	1c10      	adds	r0, r2, #0
 800d79a:	bf18      	it	ne
 800d79c:	2001      	movne	r0, #1
 800d79e:	b002      	add	sp, #8
 800d7a0:	4770      	bx	lr
 800d7a2:	4610      	mov	r0, r2
 800d7a4:	e7fb      	b.n	800d79e <__ascii_mbtowc+0x16>
 800d7a6:	f06f 0001 	mvn.w	r0, #1
 800d7aa:	e7f8      	b.n	800d79e <__ascii_mbtowc+0x16>

0800d7ac <memcpy>:
 800d7ac:	b510      	push	{r4, lr}
 800d7ae:	1e43      	subs	r3, r0, #1
 800d7b0:	440a      	add	r2, r1
 800d7b2:	4291      	cmp	r1, r2
 800d7b4:	d100      	bne.n	800d7b8 <memcpy+0xc>
 800d7b6:	bd10      	pop	{r4, pc}
 800d7b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d7bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d7c0:	e7f7      	b.n	800d7b2 <memcpy+0x6>

0800d7c2 <__malloc_lock>:
 800d7c2:	4770      	bx	lr

0800d7c4 <__malloc_unlock>:
 800d7c4:	4770      	bx	lr

0800d7c6 <_Balloc>:
 800d7c6:	b570      	push	{r4, r5, r6, lr}
 800d7c8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800d7ca:	4604      	mov	r4, r0
 800d7cc:	460e      	mov	r6, r1
 800d7ce:	b93d      	cbnz	r5, 800d7e0 <_Balloc+0x1a>
 800d7d0:	2010      	movs	r0, #16
 800d7d2:	f7fc fc97 	bl	800a104 <malloc>
 800d7d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d7d8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800d7dc:	6005      	str	r5, [r0, #0]
 800d7de:	60c5      	str	r5, [r0, #12]
 800d7e0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800d7e2:	68eb      	ldr	r3, [r5, #12]
 800d7e4:	b183      	cbz	r3, 800d808 <_Balloc+0x42>
 800d7e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d7e8:	68db      	ldr	r3, [r3, #12]
 800d7ea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d7ee:	b9b8      	cbnz	r0, 800d820 <_Balloc+0x5a>
 800d7f0:	2101      	movs	r1, #1
 800d7f2:	fa01 f506 	lsl.w	r5, r1, r6
 800d7f6:	1d6a      	adds	r2, r5, #5
 800d7f8:	0092      	lsls	r2, r2, #2
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	f000 fbe1 	bl	800dfc2 <_calloc_r>
 800d800:	b160      	cbz	r0, 800d81c <_Balloc+0x56>
 800d802:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800d806:	e00e      	b.n	800d826 <_Balloc+0x60>
 800d808:	2221      	movs	r2, #33	; 0x21
 800d80a:	2104      	movs	r1, #4
 800d80c:	4620      	mov	r0, r4
 800d80e:	f000 fbd8 	bl	800dfc2 <_calloc_r>
 800d812:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d814:	60e8      	str	r0, [r5, #12]
 800d816:	68db      	ldr	r3, [r3, #12]
 800d818:	2b00      	cmp	r3, #0
 800d81a:	d1e4      	bne.n	800d7e6 <_Balloc+0x20>
 800d81c:	2000      	movs	r0, #0
 800d81e:	bd70      	pop	{r4, r5, r6, pc}
 800d820:	6802      	ldr	r2, [r0, #0]
 800d822:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800d826:	2300      	movs	r3, #0
 800d828:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d82c:	e7f7      	b.n	800d81e <_Balloc+0x58>

0800d82e <_Bfree>:
 800d82e:	b570      	push	{r4, r5, r6, lr}
 800d830:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800d832:	4606      	mov	r6, r0
 800d834:	460d      	mov	r5, r1
 800d836:	b93c      	cbnz	r4, 800d848 <_Bfree+0x1a>
 800d838:	2010      	movs	r0, #16
 800d83a:	f7fc fc63 	bl	800a104 <malloc>
 800d83e:	6270      	str	r0, [r6, #36]	; 0x24
 800d840:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d844:	6004      	str	r4, [r0, #0]
 800d846:	60c4      	str	r4, [r0, #12]
 800d848:	b13d      	cbz	r5, 800d85a <_Bfree+0x2c>
 800d84a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800d84c:	686a      	ldr	r2, [r5, #4]
 800d84e:	68db      	ldr	r3, [r3, #12]
 800d850:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d854:	6029      	str	r1, [r5, #0]
 800d856:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800d85a:	bd70      	pop	{r4, r5, r6, pc}

0800d85c <__multadd>:
 800d85c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d860:	690d      	ldr	r5, [r1, #16]
 800d862:	461f      	mov	r7, r3
 800d864:	4606      	mov	r6, r0
 800d866:	460c      	mov	r4, r1
 800d868:	f101 0c14 	add.w	ip, r1, #20
 800d86c:	2300      	movs	r3, #0
 800d86e:	f8dc 0000 	ldr.w	r0, [ip]
 800d872:	b281      	uxth	r1, r0
 800d874:	fb02 7101 	mla	r1, r2, r1, r7
 800d878:	0c0f      	lsrs	r7, r1, #16
 800d87a:	0c00      	lsrs	r0, r0, #16
 800d87c:	fb02 7000 	mla	r0, r2, r0, r7
 800d880:	b289      	uxth	r1, r1
 800d882:	3301      	adds	r3, #1
 800d884:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800d888:	429d      	cmp	r5, r3
 800d88a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800d88e:	f84c 1b04 	str.w	r1, [ip], #4
 800d892:	dcec      	bgt.n	800d86e <__multadd+0x12>
 800d894:	b1d7      	cbz	r7, 800d8cc <__multadd+0x70>
 800d896:	68a3      	ldr	r3, [r4, #8]
 800d898:	42ab      	cmp	r3, r5
 800d89a:	dc12      	bgt.n	800d8c2 <__multadd+0x66>
 800d89c:	6861      	ldr	r1, [r4, #4]
 800d89e:	4630      	mov	r0, r6
 800d8a0:	3101      	adds	r1, #1
 800d8a2:	f7ff ff90 	bl	800d7c6 <_Balloc>
 800d8a6:	6922      	ldr	r2, [r4, #16]
 800d8a8:	3202      	adds	r2, #2
 800d8aa:	f104 010c 	add.w	r1, r4, #12
 800d8ae:	4680      	mov	r8, r0
 800d8b0:	0092      	lsls	r2, r2, #2
 800d8b2:	300c      	adds	r0, #12
 800d8b4:	f7ff ff7a 	bl	800d7ac <memcpy>
 800d8b8:	4621      	mov	r1, r4
 800d8ba:	4630      	mov	r0, r6
 800d8bc:	f7ff ffb7 	bl	800d82e <_Bfree>
 800d8c0:	4644      	mov	r4, r8
 800d8c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d8c6:	3501      	adds	r5, #1
 800d8c8:	615f      	str	r7, [r3, #20]
 800d8ca:	6125      	str	r5, [r4, #16]
 800d8cc:	4620      	mov	r0, r4
 800d8ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d8d2 <__s2b>:
 800d8d2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8d6:	460c      	mov	r4, r1
 800d8d8:	4615      	mov	r5, r2
 800d8da:	461f      	mov	r7, r3
 800d8dc:	2209      	movs	r2, #9
 800d8de:	3308      	adds	r3, #8
 800d8e0:	4606      	mov	r6, r0
 800d8e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d8e6:	2100      	movs	r1, #0
 800d8e8:	2201      	movs	r2, #1
 800d8ea:	429a      	cmp	r2, r3
 800d8ec:	db20      	blt.n	800d930 <__s2b+0x5e>
 800d8ee:	4630      	mov	r0, r6
 800d8f0:	f7ff ff69 	bl	800d7c6 <_Balloc>
 800d8f4:	9b08      	ldr	r3, [sp, #32]
 800d8f6:	6143      	str	r3, [r0, #20]
 800d8f8:	2d09      	cmp	r5, #9
 800d8fa:	f04f 0301 	mov.w	r3, #1
 800d8fe:	6103      	str	r3, [r0, #16]
 800d900:	dd19      	ble.n	800d936 <__s2b+0x64>
 800d902:	f104 0809 	add.w	r8, r4, #9
 800d906:	46c1      	mov	r9, r8
 800d908:	442c      	add	r4, r5
 800d90a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800d90e:	4601      	mov	r1, r0
 800d910:	3b30      	subs	r3, #48	; 0x30
 800d912:	220a      	movs	r2, #10
 800d914:	4630      	mov	r0, r6
 800d916:	f7ff ffa1 	bl	800d85c <__multadd>
 800d91a:	45a1      	cmp	r9, r4
 800d91c:	d1f5      	bne.n	800d90a <__s2b+0x38>
 800d91e:	eb08 0405 	add.w	r4, r8, r5
 800d922:	3c08      	subs	r4, #8
 800d924:	1b2d      	subs	r5, r5, r4
 800d926:	1963      	adds	r3, r4, r5
 800d928:	42bb      	cmp	r3, r7
 800d92a:	db07      	blt.n	800d93c <__s2b+0x6a>
 800d92c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d930:	0052      	lsls	r2, r2, #1
 800d932:	3101      	adds	r1, #1
 800d934:	e7d9      	b.n	800d8ea <__s2b+0x18>
 800d936:	340a      	adds	r4, #10
 800d938:	2509      	movs	r5, #9
 800d93a:	e7f3      	b.n	800d924 <__s2b+0x52>
 800d93c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d940:	4601      	mov	r1, r0
 800d942:	3b30      	subs	r3, #48	; 0x30
 800d944:	220a      	movs	r2, #10
 800d946:	4630      	mov	r0, r6
 800d948:	f7ff ff88 	bl	800d85c <__multadd>
 800d94c:	e7eb      	b.n	800d926 <__s2b+0x54>

0800d94e <__hi0bits>:
 800d94e:	0c02      	lsrs	r2, r0, #16
 800d950:	0412      	lsls	r2, r2, #16
 800d952:	4603      	mov	r3, r0
 800d954:	b9b2      	cbnz	r2, 800d984 <__hi0bits+0x36>
 800d956:	0403      	lsls	r3, r0, #16
 800d958:	2010      	movs	r0, #16
 800d95a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d95e:	bf04      	itt	eq
 800d960:	021b      	lsleq	r3, r3, #8
 800d962:	3008      	addeq	r0, #8
 800d964:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d968:	bf04      	itt	eq
 800d96a:	011b      	lsleq	r3, r3, #4
 800d96c:	3004      	addeq	r0, #4
 800d96e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d972:	bf04      	itt	eq
 800d974:	009b      	lsleq	r3, r3, #2
 800d976:	3002      	addeq	r0, #2
 800d978:	2b00      	cmp	r3, #0
 800d97a:	db06      	blt.n	800d98a <__hi0bits+0x3c>
 800d97c:	005b      	lsls	r3, r3, #1
 800d97e:	d503      	bpl.n	800d988 <__hi0bits+0x3a>
 800d980:	3001      	adds	r0, #1
 800d982:	4770      	bx	lr
 800d984:	2000      	movs	r0, #0
 800d986:	e7e8      	b.n	800d95a <__hi0bits+0xc>
 800d988:	2020      	movs	r0, #32
 800d98a:	4770      	bx	lr

0800d98c <__lo0bits>:
 800d98c:	6803      	ldr	r3, [r0, #0]
 800d98e:	f013 0207 	ands.w	r2, r3, #7
 800d992:	4601      	mov	r1, r0
 800d994:	d00b      	beq.n	800d9ae <__lo0bits+0x22>
 800d996:	07da      	lsls	r2, r3, #31
 800d998:	d423      	bmi.n	800d9e2 <__lo0bits+0x56>
 800d99a:	0798      	lsls	r0, r3, #30
 800d99c:	bf49      	itett	mi
 800d99e:	085b      	lsrmi	r3, r3, #1
 800d9a0:	089b      	lsrpl	r3, r3, #2
 800d9a2:	2001      	movmi	r0, #1
 800d9a4:	600b      	strmi	r3, [r1, #0]
 800d9a6:	bf5c      	itt	pl
 800d9a8:	600b      	strpl	r3, [r1, #0]
 800d9aa:	2002      	movpl	r0, #2
 800d9ac:	4770      	bx	lr
 800d9ae:	b298      	uxth	r0, r3
 800d9b0:	b9a8      	cbnz	r0, 800d9de <__lo0bits+0x52>
 800d9b2:	0c1b      	lsrs	r3, r3, #16
 800d9b4:	2010      	movs	r0, #16
 800d9b6:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d9ba:	bf04      	itt	eq
 800d9bc:	0a1b      	lsreq	r3, r3, #8
 800d9be:	3008      	addeq	r0, #8
 800d9c0:	071a      	lsls	r2, r3, #28
 800d9c2:	bf04      	itt	eq
 800d9c4:	091b      	lsreq	r3, r3, #4
 800d9c6:	3004      	addeq	r0, #4
 800d9c8:	079a      	lsls	r2, r3, #30
 800d9ca:	bf04      	itt	eq
 800d9cc:	089b      	lsreq	r3, r3, #2
 800d9ce:	3002      	addeq	r0, #2
 800d9d0:	07da      	lsls	r2, r3, #31
 800d9d2:	d402      	bmi.n	800d9da <__lo0bits+0x4e>
 800d9d4:	085b      	lsrs	r3, r3, #1
 800d9d6:	d006      	beq.n	800d9e6 <__lo0bits+0x5a>
 800d9d8:	3001      	adds	r0, #1
 800d9da:	600b      	str	r3, [r1, #0]
 800d9dc:	4770      	bx	lr
 800d9de:	4610      	mov	r0, r2
 800d9e0:	e7e9      	b.n	800d9b6 <__lo0bits+0x2a>
 800d9e2:	2000      	movs	r0, #0
 800d9e4:	4770      	bx	lr
 800d9e6:	2020      	movs	r0, #32
 800d9e8:	4770      	bx	lr

0800d9ea <__i2b>:
 800d9ea:	b510      	push	{r4, lr}
 800d9ec:	460c      	mov	r4, r1
 800d9ee:	2101      	movs	r1, #1
 800d9f0:	f7ff fee9 	bl	800d7c6 <_Balloc>
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	6144      	str	r4, [r0, #20]
 800d9f8:	6102      	str	r2, [r0, #16]
 800d9fa:	bd10      	pop	{r4, pc}

0800d9fc <__multiply>:
 800d9fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da00:	4614      	mov	r4, r2
 800da02:	690a      	ldr	r2, [r1, #16]
 800da04:	6923      	ldr	r3, [r4, #16]
 800da06:	429a      	cmp	r2, r3
 800da08:	bfb8      	it	lt
 800da0a:	460b      	movlt	r3, r1
 800da0c:	4688      	mov	r8, r1
 800da0e:	bfbc      	itt	lt
 800da10:	46a0      	movlt	r8, r4
 800da12:	461c      	movlt	r4, r3
 800da14:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800da18:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800da1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800da20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800da24:	eb07 0609 	add.w	r6, r7, r9
 800da28:	42b3      	cmp	r3, r6
 800da2a:	bfb8      	it	lt
 800da2c:	3101      	addlt	r1, #1
 800da2e:	f7ff feca 	bl	800d7c6 <_Balloc>
 800da32:	f100 0514 	add.w	r5, r0, #20
 800da36:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800da3a:	462b      	mov	r3, r5
 800da3c:	2200      	movs	r2, #0
 800da3e:	4573      	cmp	r3, lr
 800da40:	d316      	bcc.n	800da70 <__multiply+0x74>
 800da42:	f104 0214 	add.w	r2, r4, #20
 800da46:	f108 0114 	add.w	r1, r8, #20
 800da4a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800da4e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800da52:	9300      	str	r3, [sp, #0]
 800da54:	9b00      	ldr	r3, [sp, #0]
 800da56:	9201      	str	r2, [sp, #4]
 800da58:	4293      	cmp	r3, r2
 800da5a:	d80c      	bhi.n	800da76 <__multiply+0x7a>
 800da5c:	2e00      	cmp	r6, #0
 800da5e:	dd03      	ble.n	800da68 <__multiply+0x6c>
 800da60:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800da64:	2b00      	cmp	r3, #0
 800da66:	d05d      	beq.n	800db24 <__multiply+0x128>
 800da68:	6106      	str	r6, [r0, #16]
 800da6a:	b003      	add	sp, #12
 800da6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da70:	f843 2b04 	str.w	r2, [r3], #4
 800da74:	e7e3      	b.n	800da3e <__multiply+0x42>
 800da76:	f8b2 b000 	ldrh.w	fp, [r2]
 800da7a:	f1bb 0f00 	cmp.w	fp, #0
 800da7e:	d023      	beq.n	800dac8 <__multiply+0xcc>
 800da80:	4689      	mov	r9, r1
 800da82:	46ac      	mov	ip, r5
 800da84:	f04f 0800 	mov.w	r8, #0
 800da88:	f859 4b04 	ldr.w	r4, [r9], #4
 800da8c:	f8dc a000 	ldr.w	sl, [ip]
 800da90:	b2a3      	uxth	r3, r4
 800da92:	fa1f fa8a 	uxth.w	sl, sl
 800da96:	fb0b a303 	mla	r3, fp, r3, sl
 800da9a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800da9e:	f8dc 4000 	ldr.w	r4, [ip]
 800daa2:	4443      	add	r3, r8
 800daa4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800daa8:	fb0b 840a 	mla	r4, fp, sl, r8
 800daac:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800dab0:	46e2      	mov	sl, ip
 800dab2:	b29b      	uxth	r3, r3
 800dab4:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800dab8:	454f      	cmp	r7, r9
 800daba:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800dabe:	f84a 3b04 	str.w	r3, [sl], #4
 800dac2:	d82b      	bhi.n	800db1c <__multiply+0x120>
 800dac4:	f8cc 8004 	str.w	r8, [ip, #4]
 800dac8:	9b01      	ldr	r3, [sp, #4]
 800daca:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800dace:	3204      	adds	r2, #4
 800dad0:	f1ba 0f00 	cmp.w	sl, #0
 800dad4:	d020      	beq.n	800db18 <__multiply+0x11c>
 800dad6:	682b      	ldr	r3, [r5, #0]
 800dad8:	4689      	mov	r9, r1
 800dada:	46a8      	mov	r8, r5
 800dadc:	f04f 0b00 	mov.w	fp, #0
 800dae0:	f8b9 c000 	ldrh.w	ip, [r9]
 800dae4:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800dae8:	fb0a 440c 	mla	r4, sl, ip, r4
 800daec:	445c      	add	r4, fp
 800daee:	46c4      	mov	ip, r8
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800daf6:	f84c 3b04 	str.w	r3, [ip], #4
 800dafa:	f859 3b04 	ldr.w	r3, [r9], #4
 800dafe:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800db02:	0c1b      	lsrs	r3, r3, #16
 800db04:	fb0a b303 	mla	r3, sl, r3, fp
 800db08:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800db0c:	454f      	cmp	r7, r9
 800db0e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800db12:	d805      	bhi.n	800db20 <__multiply+0x124>
 800db14:	f8c8 3004 	str.w	r3, [r8, #4]
 800db18:	3504      	adds	r5, #4
 800db1a:	e79b      	b.n	800da54 <__multiply+0x58>
 800db1c:	46d4      	mov	ip, sl
 800db1e:	e7b3      	b.n	800da88 <__multiply+0x8c>
 800db20:	46e0      	mov	r8, ip
 800db22:	e7dd      	b.n	800dae0 <__multiply+0xe4>
 800db24:	3e01      	subs	r6, #1
 800db26:	e799      	b.n	800da5c <__multiply+0x60>

0800db28 <__pow5mult>:
 800db28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db2c:	4615      	mov	r5, r2
 800db2e:	f012 0203 	ands.w	r2, r2, #3
 800db32:	4606      	mov	r6, r0
 800db34:	460f      	mov	r7, r1
 800db36:	d007      	beq.n	800db48 <__pow5mult+0x20>
 800db38:	3a01      	subs	r2, #1
 800db3a:	4c21      	ldr	r4, [pc, #132]	; (800dbc0 <__pow5mult+0x98>)
 800db3c:	2300      	movs	r3, #0
 800db3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800db42:	f7ff fe8b 	bl	800d85c <__multadd>
 800db46:	4607      	mov	r7, r0
 800db48:	10ad      	asrs	r5, r5, #2
 800db4a:	d035      	beq.n	800dbb8 <__pow5mult+0x90>
 800db4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800db4e:	b93c      	cbnz	r4, 800db60 <__pow5mult+0x38>
 800db50:	2010      	movs	r0, #16
 800db52:	f7fc fad7 	bl	800a104 <malloc>
 800db56:	6270      	str	r0, [r6, #36]	; 0x24
 800db58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800db5c:	6004      	str	r4, [r0, #0]
 800db5e:	60c4      	str	r4, [r0, #12]
 800db60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800db64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800db68:	b94c      	cbnz	r4, 800db7e <__pow5mult+0x56>
 800db6a:	f240 2171 	movw	r1, #625	; 0x271
 800db6e:	4630      	mov	r0, r6
 800db70:	f7ff ff3b 	bl	800d9ea <__i2b>
 800db74:	2300      	movs	r3, #0
 800db76:	f8c8 0008 	str.w	r0, [r8, #8]
 800db7a:	4604      	mov	r4, r0
 800db7c:	6003      	str	r3, [r0, #0]
 800db7e:	f04f 0800 	mov.w	r8, #0
 800db82:	07eb      	lsls	r3, r5, #31
 800db84:	d50a      	bpl.n	800db9c <__pow5mult+0x74>
 800db86:	4639      	mov	r1, r7
 800db88:	4622      	mov	r2, r4
 800db8a:	4630      	mov	r0, r6
 800db8c:	f7ff ff36 	bl	800d9fc <__multiply>
 800db90:	4639      	mov	r1, r7
 800db92:	4681      	mov	r9, r0
 800db94:	4630      	mov	r0, r6
 800db96:	f7ff fe4a 	bl	800d82e <_Bfree>
 800db9a:	464f      	mov	r7, r9
 800db9c:	106d      	asrs	r5, r5, #1
 800db9e:	d00b      	beq.n	800dbb8 <__pow5mult+0x90>
 800dba0:	6820      	ldr	r0, [r4, #0]
 800dba2:	b938      	cbnz	r0, 800dbb4 <__pow5mult+0x8c>
 800dba4:	4622      	mov	r2, r4
 800dba6:	4621      	mov	r1, r4
 800dba8:	4630      	mov	r0, r6
 800dbaa:	f7ff ff27 	bl	800d9fc <__multiply>
 800dbae:	6020      	str	r0, [r4, #0]
 800dbb0:	f8c0 8000 	str.w	r8, [r0]
 800dbb4:	4604      	mov	r4, r0
 800dbb6:	e7e4      	b.n	800db82 <__pow5mult+0x5a>
 800dbb8:	4638      	mov	r0, r7
 800dbba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dbbe:	bf00      	nop
 800dbc0:	08011d58 	.word	0x08011d58

0800dbc4 <__lshift>:
 800dbc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbc8:	460c      	mov	r4, r1
 800dbca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dbce:	6923      	ldr	r3, [r4, #16]
 800dbd0:	6849      	ldr	r1, [r1, #4]
 800dbd2:	eb0a 0903 	add.w	r9, sl, r3
 800dbd6:	68a3      	ldr	r3, [r4, #8]
 800dbd8:	4607      	mov	r7, r0
 800dbda:	4616      	mov	r6, r2
 800dbdc:	f109 0501 	add.w	r5, r9, #1
 800dbe0:	42ab      	cmp	r3, r5
 800dbe2:	db32      	blt.n	800dc4a <__lshift+0x86>
 800dbe4:	4638      	mov	r0, r7
 800dbe6:	f7ff fdee 	bl	800d7c6 <_Balloc>
 800dbea:	2300      	movs	r3, #0
 800dbec:	4680      	mov	r8, r0
 800dbee:	f100 0114 	add.w	r1, r0, #20
 800dbf2:	461a      	mov	r2, r3
 800dbf4:	4553      	cmp	r3, sl
 800dbf6:	db2b      	blt.n	800dc50 <__lshift+0x8c>
 800dbf8:	6920      	ldr	r0, [r4, #16]
 800dbfa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dbfe:	f104 0314 	add.w	r3, r4, #20
 800dc02:	f016 021f 	ands.w	r2, r6, #31
 800dc06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dc0a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dc0e:	d025      	beq.n	800dc5c <__lshift+0x98>
 800dc10:	f1c2 0e20 	rsb	lr, r2, #32
 800dc14:	2000      	movs	r0, #0
 800dc16:	681e      	ldr	r6, [r3, #0]
 800dc18:	468a      	mov	sl, r1
 800dc1a:	4096      	lsls	r6, r2
 800dc1c:	4330      	orrs	r0, r6
 800dc1e:	f84a 0b04 	str.w	r0, [sl], #4
 800dc22:	f853 0b04 	ldr.w	r0, [r3], #4
 800dc26:	459c      	cmp	ip, r3
 800dc28:	fa20 f00e 	lsr.w	r0, r0, lr
 800dc2c:	d814      	bhi.n	800dc58 <__lshift+0x94>
 800dc2e:	6048      	str	r0, [r1, #4]
 800dc30:	b108      	cbz	r0, 800dc36 <__lshift+0x72>
 800dc32:	f109 0502 	add.w	r5, r9, #2
 800dc36:	3d01      	subs	r5, #1
 800dc38:	4638      	mov	r0, r7
 800dc3a:	f8c8 5010 	str.w	r5, [r8, #16]
 800dc3e:	4621      	mov	r1, r4
 800dc40:	f7ff fdf5 	bl	800d82e <_Bfree>
 800dc44:	4640      	mov	r0, r8
 800dc46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc4a:	3101      	adds	r1, #1
 800dc4c:	005b      	lsls	r3, r3, #1
 800dc4e:	e7c7      	b.n	800dbe0 <__lshift+0x1c>
 800dc50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800dc54:	3301      	adds	r3, #1
 800dc56:	e7cd      	b.n	800dbf4 <__lshift+0x30>
 800dc58:	4651      	mov	r1, sl
 800dc5a:	e7dc      	b.n	800dc16 <__lshift+0x52>
 800dc5c:	3904      	subs	r1, #4
 800dc5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc62:	f841 2f04 	str.w	r2, [r1, #4]!
 800dc66:	459c      	cmp	ip, r3
 800dc68:	d8f9      	bhi.n	800dc5e <__lshift+0x9a>
 800dc6a:	e7e4      	b.n	800dc36 <__lshift+0x72>

0800dc6c <__mcmp>:
 800dc6c:	6903      	ldr	r3, [r0, #16]
 800dc6e:	690a      	ldr	r2, [r1, #16]
 800dc70:	1a9b      	subs	r3, r3, r2
 800dc72:	b530      	push	{r4, r5, lr}
 800dc74:	d10c      	bne.n	800dc90 <__mcmp+0x24>
 800dc76:	0092      	lsls	r2, r2, #2
 800dc78:	3014      	adds	r0, #20
 800dc7a:	3114      	adds	r1, #20
 800dc7c:	1884      	adds	r4, r0, r2
 800dc7e:	4411      	add	r1, r2
 800dc80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dc84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dc88:	4295      	cmp	r5, r2
 800dc8a:	d003      	beq.n	800dc94 <__mcmp+0x28>
 800dc8c:	d305      	bcc.n	800dc9a <__mcmp+0x2e>
 800dc8e:	2301      	movs	r3, #1
 800dc90:	4618      	mov	r0, r3
 800dc92:	bd30      	pop	{r4, r5, pc}
 800dc94:	42a0      	cmp	r0, r4
 800dc96:	d3f3      	bcc.n	800dc80 <__mcmp+0x14>
 800dc98:	e7fa      	b.n	800dc90 <__mcmp+0x24>
 800dc9a:	f04f 33ff 	mov.w	r3, #4294967295
 800dc9e:	e7f7      	b.n	800dc90 <__mcmp+0x24>

0800dca0 <__mdiff>:
 800dca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dca4:	460d      	mov	r5, r1
 800dca6:	4607      	mov	r7, r0
 800dca8:	4611      	mov	r1, r2
 800dcaa:	4628      	mov	r0, r5
 800dcac:	4614      	mov	r4, r2
 800dcae:	f7ff ffdd 	bl	800dc6c <__mcmp>
 800dcb2:	1e06      	subs	r6, r0, #0
 800dcb4:	d108      	bne.n	800dcc8 <__mdiff+0x28>
 800dcb6:	4631      	mov	r1, r6
 800dcb8:	4638      	mov	r0, r7
 800dcba:	f7ff fd84 	bl	800d7c6 <_Balloc>
 800dcbe:	2301      	movs	r3, #1
 800dcc0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dcc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcc8:	bfa4      	itt	ge
 800dcca:	4623      	movge	r3, r4
 800dccc:	462c      	movge	r4, r5
 800dcce:	4638      	mov	r0, r7
 800dcd0:	6861      	ldr	r1, [r4, #4]
 800dcd2:	bfa6      	itte	ge
 800dcd4:	461d      	movge	r5, r3
 800dcd6:	2600      	movge	r6, #0
 800dcd8:	2601      	movlt	r6, #1
 800dcda:	f7ff fd74 	bl	800d7c6 <_Balloc>
 800dcde:	692b      	ldr	r3, [r5, #16]
 800dce0:	60c6      	str	r6, [r0, #12]
 800dce2:	6926      	ldr	r6, [r4, #16]
 800dce4:	f105 0914 	add.w	r9, r5, #20
 800dce8:	f104 0214 	add.w	r2, r4, #20
 800dcec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800dcf0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800dcf4:	f100 0514 	add.w	r5, r0, #20
 800dcf8:	f04f 0e00 	mov.w	lr, #0
 800dcfc:	f852 ab04 	ldr.w	sl, [r2], #4
 800dd00:	f859 4b04 	ldr.w	r4, [r9], #4
 800dd04:	fa1e f18a 	uxtah	r1, lr, sl
 800dd08:	b2a3      	uxth	r3, r4
 800dd0a:	1ac9      	subs	r1, r1, r3
 800dd0c:	0c23      	lsrs	r3, r4, #16
 800dd0e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800dd12:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dd16:	b289      	uxth	r1, r1
 800dd18:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800dd1c:	45c8      	cmp	r8, r9
 800dd1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dd22:	4694      	mov	ip, r2
 800dd24:	f845 3b04 	str.w	r3, [r5], #4
 800dd28:	d8e8      	bhi.n	800dcfc <__mdiff+0x5c>
 800dd2a:	45bc      	cmp	ip, r7
 800dd2c:	d304      	bcc.n	800dd38 <__mdiff+0x98>
 800dd2e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800dd32:	b183      	cbz	r3, 800dd56 <__mdiff+0xb6>
 800dd34:	6106      	str	r6, [r0, #16]
 800dd36:	e7c5      	b.n	800dcc4 <__mdiff+0x24>
 800dd38:	f85c 1b04 	ldr.w	r1, [ip], #4
 800dd3c:	fa1e f381 	uxtah	r3, lr, r1
 800dd40:	141a      	asrs	r2, r3, #16
 800dd42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dd4c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800dd50:	f845 3b04 	str.w	r3, [r5], #4
 800dd54:	e7e9      	b.n	800dd2a <__mdiff+0x8a>
 800dd56:	3e01      	subs	r6, #1
 800dd58:	e7e9      	b.n	800dd2e <__mdiff+0x8e>
	...

0800dd5c <__ulp>:
 800dd5c:	4b12      	ldr	r3, [pc, #72]	; (800dda8 <__ulp+0x4c>)
 800dd5e:	ee10 2a90 	vmov	r2, s1
 800dd62:	401a      	ands	r2, r3
 800dd64:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	dd04      	ble.n	800dd76 <__ulp+0x1a>
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	4619      	mov	r1, r3
 800dd70:	ec41 0b10 	vmov	d0, r0, r1
 800dd74:	4770      	bx	lr
 800dd76:	425b      	negs	r3, r3
 800dd78:	151b      	asrs	r3, r3, #20
 800dd7a:	2b13      	cmp	r3, #19
 800dd7c:	f04f 0000 	mov.w	r0, #0
 800dd80:	f04f 0100 	mov.w	r1, #0
 800dd84:	dc04      	bgt.n	800dd90 <__ulp+0x34>
 800dd86:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800dd8a:	fa42 f103 	asr.w	r1, r2, r3
 800dd8e:	e7ef      	b.n	800dd70 <__ulp+0x14>
 800dd90:	3b14      	subs	r3, #20
 800dd92:	2b1e      	cmp	r3, #30
 800dd94:	f04f 0201 	mov.w	r2, #1
 800dd98:	bfda      	itte	le
 800dd9a:	f1c3 031f 	rsble	r3, r3, #31
 800dd9e:	fa02 f303 	lslle.w	r3, r2, r3
 800dda2:	4613      	movgt	r3, r2
 800dda4:	4618      	mov	r0, r3
 800dda6:	e7e3      	b.n	800dd70 <__ulp+0x14>
 800dda8:	7ff00000 	.word	0x7ff00000

0800ddac <__b2d>:
 800ddac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ddae:	6905      	ldr	r5, [r0, #16]
 800ddb0:	f100 0714 	add.w	r7, r0, #20
 800ddb4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800ddb8:	1f2e      	subs	r6, r5, #4
 800ddba:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800ddbe:	4620      	mov	r0, r4
 800ddc0:	f7ff fdc5 	bl	800d94e <__hi0bits>
 800ddc4:	f1c0 0320 	rsb	r3, r0, #32
 800ddc8:	280a      	cmp	r0, #10
 800ddca:	600b      	str	r3, [r1, #0]
 800ddcc:	f8df c074 	ldr.w	ip, [pc, #116]	; 800de44 <__b2d+0x98>
 800ddd0:	dc14      	bgt.n	800ddfc <__b2d+0x50>
 800ddd2:	f1c0 0e0b 	rsb	lr, r0, #11
 800ddd6:	fa24 f10e 	lsr.w	r1, r4, lr
 800ddda:	42b7      	cmp	r7, r6
 800dddc:	ea41 030c 	orr.w	r3, r1, ip
 800dde0:	bf34      	ite	cc
 800dde2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800dde6:	2100      	movcs	r1, #0
 800dde8:	3015      	adds	r0, #21
 800ddea:	fa04 f000 	lsl.w	r0, r4, r0
 800ddee:	fa21 f10e 	lsr.w	r1, r1, lr
 800ddf2:	ea40 0201 	orr.w	r2, r0, r1
 800ddf6:	ec43 2b10 	vmov	d0, r2, r3
 800ddfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ddfc:	42b7      	cmp	r7, r6
 800ddfe:	bf3a      	itte	cc
 800de00:	f1a5 0608 	subcc.w	r6, r5, #8
 800de04:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800de08:	2100      	movcs	r1, #0
 800de0a:	380b      	subs	r0, #11
 800de0c:	d015      	beq.n	800de3a <__b2d+0x8e>
 800de0e:	4084      	lsls	r4, r0
 800de10:	f1c0 0520 	rsb	r5, r0, #32
 800de14:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800de18:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800de1c:	42be      	cmp	r6, r7
 800de1e:	fa21 fc05 	lsr.w	ip, r1, r5
 800de22:	ea44 030c 	orr.w	r3, r4, ip
 800de26:	bf8c      	ite	hi
 800de28:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800de2c:	2400      	movls	r4, #0
 800de2e:	fa01 f000 	lsl.w	r0, r1, r0
 800de32:	40ec      	lsrs	r4, r5
 800de34:	ea40 0204 	orr.w	r2, r0, r4
 800de38:	e7dd      	b.n	800ddf6 <__b2d+0x4a>
 800de3a:	ea44 030c 	orr.w	r3, r4, ip
 800de3e:	460a      	mov	r2, r1
 800de40:	e7d9      	b.n	800ddf6 <__b2d+0x4a>
 800de42:	bf00      	nop
 800de44:	3ff00000 	.word	0x3ff00000

0800de48 <__d2b>:
 800de48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800de4c:	460e      	mov	r6, r1
 800de4e:	2101      	movs	r1, #1
 800de50:	ec59 8b10 	vmov	r8, r9, d0
 800de54:	4615      	mov	r5, r2
 800de56:	f7ff fcb6 	bl	800d7c6 <_Balloc>
 800de5a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800de5e:	4607      	mov	r7, r0
 800de60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800de64:	bb34      	cbnz	r4, 800deb4 <__d2b+0x6c>
 800de66:	9301      	str	r3, [sp, #4]
 800de68:	f1b8 0300 	subs.w	r3, r8, #0
 800de6c:	d027      	beq.n	800debe <__d2b+0x76>
 800de6e:	a802      	add	r0, sp, #8
 800de70:	f840 3d08 	str.w	r3, [r0, #-8]!
 800de74:	f7ff fd8a 	bl	800d98c <__lo0bits>
 800de78:	9900      	ldr	r1, [sp, #0]
 800de7a:	b1f0      	cbz	r0, 800deba <__d2b+0x72>
 800de7c:	9a01      	ldr	r2, [sp, #4]
 800de7e:	f1c0 0320 	rsb	r3, r0, #32
 800de82:	fa02 f303 	lsl.w	r3, r2, r3
 800de86:	430b      	orrs	r3, r1
 800de88:	40c2      	lsrs	r2, r0
 800de8a:	617b      	str	r3, [r7, #20]
 800de8c:	9201      	str	r2, [sp, #4]
 800de8e:	9b01      	ldr	r3, [sp, #4]
 800de90:	61bb      	str	r3, [r7, #24]
 800de92:	2b00      	cmp	r3, #0
 800de94:	bf14      	ite	ne
 800de96:	2102      	movne	r1, #2
 800de98:	2101      	moveq	r1, #1
 800de9a:	6139      	str	r1, [r7, #16]
 800de9c:	b1c4      	cbz	r4, 800ded0 <__d2b+0x88>
 800de9e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800dea2:	4404      	add	r4, r0
 800dea4:	6034      	str	r4, [r6, #0]
 800dea6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800deaa:	6028      	str	r0, [r5, #0]
 800deac:	4638      	mov	r0, r7
 800deae:	b003      	add	sp, #12
 800deb0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800deb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800deb8:	e7d5      	b.n	800de66 <__d2b+0x1e>
 800deba:	6179      	str	r1, [r7, #20]
 800debc:	e7e7      	b.n	800de8e <__d2b+0x46>
 800debe:	a801      	add	r0, sp, #4
 800dec0:	f7ff fd64 	bl	800d98c <__lo0bits>
 800dec4:	9b01      	ldr	r3, [sp, #4]
 800dec6:	617b      	str	r3, [r7, #20]
 800dec8:	2101      	movs	r1, #1
 800deca:	6139      	str	r1, [r7, #16]
 800decc:	3020      	adds	r0, #32
 800dece:	e7e5      	b.n	800de9c <__d2b+0x54>
 800ded0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800ded4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ded8:	6030      	str	r0, [r6, #0]
 800deda:	6918      	ldr	r0, [r3, #16]
 800dedc:	f7ff fd37 	bl	800d94e <__hi0bits>
 800dee0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dee4:	e7e1      	b.n	800deaa <__d2b+0x62>

0800dee6 <__ratio>:
 800dee6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deea:	4688      	mov	r8, r1
 800deec:	4669      	mov	r1, sp
 800deee:	4681      	mov	r9, r0
 800def0:	f7ff ff5c 	bl	800ddac <__b2d>
 800def4:	a901      	add	r1, sp, #4
 800def6:	4640      	mov	r0, r8
 800def8:	ec57 6b10 	vmov	r6, r7, d0
 800defc:	f7ff ff56 	bl	800ddac <__b2d>
 800df00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800df04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800df08:	eba3 0c02 	sub.w	ip, r3, r2
 800df0c:	e9dd 3200 	ldrd	r3, r2, [sp]
 800df10:	1a9b      	subs	r3, r3, r2
 800df12:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800df16:	ec5b ab10 	vmov	sl, fp, d0
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	bfce      	itee	gt
 800df1e:	463a      	movgt	r2, r7
 800df20:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800df24:	465a      	movle	r2, fp
 800df26:	4659      	mov	r1, fp
 800df28:	463d      	mov	r5, r7
 800df2a:	bfd4      	ite	le
 800df2c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800df30:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800df34:	4630      	mov	r0, r6
 800df36:	ee10 2a10 	vmov	r2, s0
 800df3a:	460b      	mov	r3, r1
 800df3c:	4629      	mov	r1, r5
 800df3e:	f7f2 fc8d 	bl	800085c <__aeabi_ddiv>
 800df42:	ec41 0b10 	vmov	d0, r0, r1
 800df46:	b003      	add	sp, #12
 800df48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df4c <__copybits>:
 800df4c:	3901      	subs	r1, #1
 800df4e:	b510      	push	{r4, lr}
 800df50:	1149      	asrs	r1, r1, #5
 800df52:	6914      	ldr	r4, [r2, #16]
 800df54:	3101      	adds	r1, #1
 800df56:	f102 0314 	add.w	r3, r2, #20
 800df5a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df5e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df62:	42a3      	cmp	r3, r4
 800df64:	4602      	mov	r2, r0
 800df66:	d303      	bcc.n	800df70 <__copybits+0x24>
 800df68:	2300      	movs	r3, #0
 800df6a:	428a      	cmp	r2, r1
 800df6c:	d305      	bcc.n	800df7a <__copybits+0x2e>
 800df6e:	bd10      	pop	{r4, pc}
 800df70:	f853 2b04 	ldr.w	r2, [r3], #4
 800df74:	f840 2b04 	str.w	r2, [r0], #4
 800df78:	e7f3      	b.n	800df62 <__copybits+0x16>
 800df7a:	f842 3b04 	str.w	r3, [r2], #4
 800df7e:	e7f4      	b.n	800df6a <__copybits+0x1e>

0800df80 <__any_on>:
 800df80:	f100 0214 	add.w	r2, r0, #20
 800df84:	6900      	ldr	r0, [r0, #16]
 800df86:	114b      	asrs	r3, r1, #5
 800df88:	4298      	cmp	r0, r3
 800df8a:	b510      	push	{r4, lr}
 800df8c:	db11      	blt.n	800dfb2 <__any_on+0x32>
 800df8e:	dd0a      	ble.n	800dfa6 <__any_on+0x26>
 800df90:	f011 011f 	ands.w	r1, r1, #31
 800df94:	d007      	beq.n	800dfa6 <__any_on+0x26>
 800df96:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df9a:	fa24 f001 	lsr.w	r0, r4, r1
 800df9e:	fa00 f101 	lsl.w	r1, r0, r1
 800dfa2:	428c      	cmp	r4, r1
 800dfa4:	d10b      	bne.n	800dfbe <__any_on+0x3e>
 800dfa6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dfaa:	4293      	cmp	r3, r2
 800dfac:	d803      	bhi.n	800dfb6 <__any_on+0x36>
 800dfae:	2000      	movs	r0, #0
 800dfb0:	bd10      	pop	{r4, pc}
 800dfb2:	4603      	mov	r3, r0
 800dfb4:	e7f7      	b.n	800dfa6 <__any_on+0x26>
 800dfb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfba:	2900      	cmp	r1, #0
 800dfbc:	d0f5      	beq.n	800dfaa <__any_on+0x2a>
 800dfbe:	2001      	movs	r0, #1
 800dfc0:	e7f6      	b.n	800dfb0 <__any_on+0x30>

0800dfc2 <_calloc_r>:
 800dfc2:	b538      	push	{r3, r4, r5, lr}
 800dfc4:	fb02 f401 	mul.w	r4, r2, r1
 800dfc8:	4621      	mov	r1, r4
 800dfca:	f7fc f901 	bl	800a1d0 <_malloc_r>
 800dfce:	4605      	mov	r5, r0
 800dfd0:	b118      	cbz	r0, 800dfda <_calloc_r+0x18>
 800dfd2:	4622      	mov	r2, r4
 800dfd4:	2100      	movs	r1, #0
 800dfd6:	f7fc f8a5 	bl	800a124 <memset>
 800dfda:	4628      	mov	r0, r5
 800dfdc:	bd38      	pop	{r3, r4, r5, pc}

0800dfde <__ssputs_r>:
 800dfde:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfe2:	688e      	ldr	r6, [r1, #8]
 800dfe4:	429e      	cmp	r6, r3
 800dfe6:	4682      	mov	sl, r0
 800dfe8:	460c      	mov	r4, r1
 800dfea:	4690      	mov	r8, r2
 800dfec:	4699      	mov	r9, r3
 800dfee:	d837      	bhi.n	800e060 <__ssputs_r+0x82>
 800dff0:	898a      	ldrh	r2, [r1, #12]
 800dff2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dff6:	d031      	beq.n	800e05c <__ssputs_r+0x7e>
 800dff8:	6825      	ldr	r5, [r4, #0]
 800dffa:	6909      	ldr	r1, [r1, #16]
 800dffc:	1a6f      	subs	r7, r5, r1
 800dffe:	6965      	ldr	r5, [r4, #20]
 800e000:	2302      	movs	r3, #2
 800e002:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e006:	fb95 f5f3 	sdiv	r5, r5, r3
 800e00a:	f109 0301 	add.w	r3, r9, #1
 800e00e:	443b      	add	r3, r7
 800e010:	429d      	cmp	r5, r3
 800e012:	bf38      	it	cc
 800e014:	461d      	movcc	r5, r3
 800e016:	0553      	lsls	r3, r2, #21
 800e018:	d530      	bpl.n	800e07c <__ssputs_r+0x9e>
 800e01a:	4629      	mov	r1, r5
 800e01c:	f7fc f8d8 	bl	800a1d0 <_malloc_r>
 800e020:	4606      	mov	r6, r0
 800e022:	b950      	cbnz	r0, 800e03a <__ssputs_r+0x5c>
 800e024:	230c      	movs	r3, #12
 800e026:	f8ca 3000 	str.w	r3, [sl]
 800e02a:	89a3      	ldrh	r3, [r4, #12]
 800e02c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e030:	81a3      	strh	r3, [r4, #12]
 800e032:	f04f 30ff 	mov.w	r0, #4294967295
 800e036:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e03a:	463a      	mov	r2, r7
 800e03c:	6921      	ldr	r1, [r4, #16]
 800e03e:	f7ff fbb5 	bl	800d7ac <memcpy>
 800e042:	89a3      	ldrh	r3, [r4, #12]
 800e044:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e04c:	81a3      	strh	r3, [r4, #12]
 800e04e:	6126      	str	r6, [r4, #16]
 800e050:	6165      	str	r5, [r4, #20]
 800e052:	443e      	add	r6, r7
 800e054:	1bed      	subs	r5, r5, r7
 800e056:	6026      	str	r6, [r4, #0]
 800e058:	60a5      	str	r5, [r4, #8]
 800e05a:	464e      	mov	r6, r9
 800e05c:	454e      	cmp	r6, r9
 800e05e:	d900      	bls.n	800e062 <__ssputs_r+0x84>
 800e060:	464e      	mov	r6, r9
 800e062:	4632      	mov	r2, r6
 800e064:	4641      	mov	r1, r8
 800e066:	6820      	ldr	r0, [r4, #0]
 800e068:	f000 fe9a 	bl	800eda0 <memmove>
 800e06c:	68a3      	ldr	r3, [r4, #8]
 800e06e:	1b9b      	subs	r3, r3, r6
 800e070:	60a3      	str	r3, [r4, #8]
 800e072:	6823      	ldr	r3, [r4, #0]
 800e074:	441e      	add	r6, r3
 800e076:	6026      	str	r6, [r4, #0]
 800e078:	2000      	movs	r0, #0
 800e07a:	e7dc      	b.n	800e036 <__ssputs_r+0x58>
 800e07c:	462a      	mov	r2, r5
 800e07e:	f000 fea8 	bl	800edd2 <_realloc_r>
 800e082:	4606      	mov	r6, r0
 800e084:	2800      	cmp	r0, #0
 800e086:	d1e2      	bne.n	800e04e <__ssputs_r+0x70>
 800e088:	6921      	ldr	r1, [r4, #16]
 800e08a:	4650      	mov	r0, sl
 800e08c:	f7fc f852 	bl	800a134 <_free_r>
 800e090:	e7c8      	b.n	800e024 <__ssputs_r+0x46>
	...

0800e094 <_svfiprintf_r>:
 800e094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e098:	461d      	mov	r5, r3
 800e09a:	898b      	ldrh	r3, [r1, #12]
 800e09c:	061f      	lsls	r7, r3, #24
 800e09e:	b09d      	sub	sp, #116	; 0x74
 800e0a0:	4680      	mov	r8, r0
 800e0a2:	460c      	mov	r4, r1
 800e0a4:	4616      	mov	r6, r2
 800e0a6:	d50f      	bpl.n	800e0c8 <_svfiprintf_r+0x34>
 800e0a8:	690b      	ldr	r3, [r1, #16]
 800e0aa:	b96b      	cbnz	r3, 800e0c8 <_svfiprintf_r+0x34>
 800e0ac:	2140      	movs	r1, #64	; 0x40
 800e0ae:	f7fc f88f 	bl	800a1d0 <_malloc_r>
 800e0b2:	6020      	str	r0, [r4, #0]
 800e0b4:	6120      	str	r0, [r4, #16]
 800e0b6:	b928      	cbnz	r0, 800e0c4 <_svfiprintf_r+0x30>
 800e0b8:	230c      	movs	r3, #12
 800e0ba:	f8c8 3000 	str.w	r3, [r8]
 800e0be:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c2:	e0c8      	b.n	800e256 <_svfiprintf_r+0x1c2>
 800e0c4:	2340      	movs	r3, #64	; 0x40
 800e0c6:	6163      	str	r3, [r4, #20]
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	9309      	str	r3, [sp, #36]	; 0x24
 800e0cc:	2320      	movs	r3, #32
 800e0ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e0d2:	2330      	movs	r3, #48	; 0x30
 800e0d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0d8:	9503      	str	r5, [sp, #12]
 800e0da:	f04f 0b01 	mov.w	fp, #1
 800e0de:	4637      	mov	r7, r6
 800e0e0:	463d      	mov	r5, r7
 800e0e2:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e0e6:	b10b      	cbz	r3, 800e0ec <_svfiprintf_r+0x58>
 800e0e8:	2b25      	cmp	r3, #37	; 0x25
 800e0ea:	d13e      	bne.n	800e16a <_svfiprintf_r+0xd6>
 800e0ec:	ebb7 0a06 	subs.w	sl, r7, r6
 800e0f0:	d00b      	beq.n	800e10a <_svfiprintf_r+0x76>
 800e0f2:	4653      	mov	r3, sl
 800e0f4:	4632      	mov	r2, r6
 800e0f6:	4621      	mov	r1, r4
 800e0f8:	4640      	mov	r0, r8
 800e0fa:	f7ff ff70 	bl	800dfde <__ssputs_r>
 800e0fe:	3001      	adds	r0, #1
 800e100:	f000 80a4 	beq.w	800e24c <_svfiprintf_r+0x1b8>
 800e104:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e106:	4453      	add	r3, sl
 800e108:	9309      	str	r3, [sp, #36]	; 0x24
 800e10a:	783b      	ldrb	r3, [r7, #0]
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	f000 809d 	beq.w	800e24c <_svfiprintf_r+0x1b8>
 800e112:	2300      	movs	r3, #0
 800e114:	f04f 32ff 	mov.w	r2, #4294967295
 800e118:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e11c:	9304      	str	r3, [sp, #16]
 800e11e:	9307      	str	r3, [sp, #28]
 800e120:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e124:	931a      	str	r3, [sp, #104]	; 0x68
 800e126:	462f      	mov	r7, r5
 800e128:	2205      	movs	r2, #5
 800e12a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e12e:	4850      	ldr	r0, [pc, #320]	; (800e270 <_svfiprintf_r+0x1dc>)
 800e130:	f7f2 f85e 	bl	80001f0 <memchr>
 800e134:	9b04      	ldr	r3, [sp, #16]
 800e136:	b9d0      	cbnz	r0, 800e16e <_svfiprintf_r+0xda>
 800e138:	06d9      	lsls	r1, r3, #27
 800e13a:	bf44      	itt	mi
 800e13c:	2220      	movmi	r2, #32
 800e13e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e142:	071a      	lsls	r2, r3, #28
 800e144:	bf44      	itt	mi
 800e146:	222b      	movmi	r2, #43	; 0x2b
 800e148:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e14c:	782a      	ldrb	r2, [r5, #0]
 800e14e:	2a2a      	cmp	r2, #42	; 0x2a
 800e150:	d015      	beq.n	800e17e <_svfiprintf_r+0xea>
 800e152:	9a07      	ldr	r2, [sp, #28]
 800e154:	462f      	mov	r7, r5
 800e156:	2000      	movs	r0, #0
 800e158:	250a      	movs	r5, #10
 800e15a:	4639      	mov	r1, r7
 800e15c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e160:	3b30      	subs	r3, #48	; 0x30
 800e162:	2b09      	cmp	r3, #9
 800e164:	d94d      	bls.n	800e202 <_svfiprintf_r+0x16e>
 800e166:	b1b8      	cbz	r0, 800e198 <_svfiprintf_r+0x104>
 800e168:	e00f      	b.n	800e18a <_svfiprintf_r+0xf6>
 800e16a:	462f      	mov	r7, r5
 800e16c:	e7b8      	b.n	800e0e0 <_svfiprintf_r+0x4c>
 800e16e:	4a40      	ldr	r2, [pc, #256]	; (800e270 <_svfiprintf_r+0x1dc>)
 800e170:	1a80      	subs	r0, r0, r2
 800e172:	fa0b f000 	lsl.w	r0, fp, r0
 800e176:	4318      	orrs	r0, r3
 800e178:	9004      	str	r0, [sp, #16]
 800e17a:	463d      	mov	r5, r7
 800e17c:	e7d3      	b.n	800e126 <_svfiprintf_r+0x92>
 800e17e:	9a03      	ldr	r2, [sp, #12]
 800e180:	1d11      	adds	r1, r2, #4
 800e182:	6812      	ldr	r2, [r2, #0]
 800e184:	9103      	str	r1, [sp, #12]
 800e186:	2a00      	cmp	r2, #0
 800e188:	db01      	blt.n	800e18e <_svfiprintf_r+0xfa>
 800e18a:	9207      	str	r2, [sp, #28]
 800e18c:	e004      	b.n	800e198 <_svfiprintf_r+0x104>
 800e18e:	4252      	negs	r2, r2
 800e190:	f043 0302 	orr.w	r3, r3, #2
 800e194:	9207      	str	r2, [sp, #28]
 800e196:	9304      	str	r3, [sp, #16]
 800e198:	783b      	ldrb	r3, [r7, #0]
 800e19a:	2b2e      	cmp	r3, #46	; 0x2e
 800e19c:	d10c      	bne.n	800e1b8 <_svfiprintf_r+0x124>
 800e19e:	787b      	ldrb	r3, [r7, #1]
 800e1a0:	2b2a      	cmp	r3, #42	; 0x2a
 800e1a2:	d133      	bne.n	800e20c <_svfiprintf_r+0x178>
 800e1a4:	9b03      	ldr	r3, [sp, #12]
 800e1a6:	1d1a      	adds	r2, r3, #4
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	9203      	str	r2, [sp, #12]
 800e1ac:	2b00      	cmp	r3, #0
 800e1ae:	bfb8      	it	lt
 800e1b0:	f04f 33ff 	movlt.w	r3, #4294967295
 800e1b4:	3702      	adds	r7, #2
 800e1b6:	9305      	str	r3, [sp, #20]
 800e1b8:	4d2e      	ldr	r5, [pc, #184]	; (800e274 <_svfiprintf_r+0x1e0>)
 800e1ba:	7839      	ldrb	r1, [r7, #0]
 800e1bc:	2203      	movs	r2, #3
 800e1be:	4628      	mov	r0, r5
 800e1c0:	f7f2 f816 	bl	80001f0 <memchr>
 800e1c4:	b138      	cbz	r0, 800e1d6 <_svfiprintf_r+0x142>
 800e1c6:	2340      	movs	r3, #64	; 0x40
 800e1c8:	1b40      	subs	r0, r0, r5
 800e1ca:	fa03 f000 	lsl.w	r0, r3, r0
 800e1ce:	9b04      	ldr	r3, [sp, #16]
 800e1d0:	4303      	orrs	r3, r0
 800e1d2:	3701      	adds	r7, #1
 800e1d4:	9304      	str	r3, [sp, #16]
 800e1d6:	7839      	ldrb	r1, [r7, #0]
 800e1d8:	4827      	ldr	r0, [pc, #156]	; (800e278 <_svfiprintf_r+0x1e4>)
 800e1da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1de:	2206      	movs	r2, #6
 800e1e0:	1c7e      	adds	r6, r7, #1
 800e1e2:	f7f2 f805 	bl	80001f0 <memchr>
 800e1e6:	2800      	cmp	r0, #0
 800e1e8:	d038      	beq.n	800e25c <_svfiprintf_r+0x1c8>
 800e1ea:	4b24      	ldr	r3, [pc, #144]	; (800e27c <_svfiprintf_r+0x1e8>)
 800e1ec:	bb13      	cbnz	r3, 800e234 <_svfiprintf_r+0x1a0>
 800e1ee:	9b03      	ldr	r3, [sp, #12]
 800e1f0:	3307      	adds	r3, #7
 800e1f2:	f023 0307 	bic.w	r3, r3, #7
 800e1f6:	3308      	adds	r3, #8
 800e1f8:	9303      	str	r3, [sp, #12]
 800e1fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1fc:	444b      	add	r3, r9
 800e1fe:	9309      	str	r3, [sp, #36]	; 0x24
 800e200:	e76d      	b.n	800e0de <_svfiprintf_r+0x4a>
 800e202:	fb05 3202 	mla	r2, r5, r2, r3
 800e206:	2001      	movs	r0, #1
 800e208:	460f      	mov	r7, r1
 800e20a:	e7a6      	b.n	800e15a <_svfiprintf_r+0xc6>
 800e20c:	2300      	movs	r3, #0
 800e20e:	3701      	adds	r7, #1
 800e210:	9305      	str	r3, [sp, #20]
 800e212:	4619      	mov	r1, r3
 800e214:	250a      	movs	r5, #10
 800e216:	4638      	mov	r0, r7
 800e218:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e21c:	3a30      	subs	r2, #48	; 0x30
 800e21e:	2a09      	cmp	r2, #9
 800e220:	d903      	bls.n	800e22a <_svfiprintf_r+0x196>
 800e222:	2b00      	cmp	r3, #0
 800e224:	d0c8      	beq.n	800e1b8 <_svfiprintf_r+0x124>
 800e226:	9105      	str	r1, [sp, #20]
 800e228:	e7c6      	b.n	800e1b8 <_svfiprintf_r+0x124>
 800e22a:	fb05 2101 	mla	r1, r5, r1, r2
 800e22e:	2301      	movs	r3, #1
 800e230:	4607      	mov	r7, r0
 800e232:	e7f0      	b.n	800e216 <_svfiprintf_r+0x182>
 800e234:	ab03      	add	r3, sp, #12
 800e236:	9300      	str	r3, [sp, #0]
 800e238:	4622      	mov	r2, r4
 800e23a:	4b11      	ldr	r3, [pc, #68]	; (800e280 <_svfiprintf_r+0x1ec>)
 800e23c:	a904      	add	r1, sp, #16
 800e23e:	4640      	mov	r0, r8
 800e240:	f7fc f8b4 	bl	800a3ac <_printf_float>
 800e244:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e248:	4681      	mov	r9, r0
 800e24a:	d1d6      	bne.n	800e1fa <_svfiprintf_r+0x166>
 800e24c:	89a3      	ldrh	r3, [r4, #12]
 800e24e:	065b      	lsls	r3, r3, #25
 800e250:	f53f af35 	bmi.w	800e0be <_svfiprintf_r+0x2a>
 800e254:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e256:	b01d      	add	sp, #116	; 0x74
 800e258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e25c:	ab03      	add	r3, sp, #12
 800e25e:	9300      	str	r3, [sp, #0]
 800e260:	4622      	mov	r2, r4
 800e262:	4b07      	ldr	r3, [pc, #28]	; (800e280 <_svfiprintf_r+0x1ec>)
 800e264:	a904      	add	r1, sp, #16
 800e266:	4640      	mov	r0, r8
 800e268:	f7fc fb56 	bl	800a918 <_printf_i>
 800e26c:	e7ea      	b.n	800e244 <_svfiprintf_r+0x1b0>
 800e26e:	bf00      	nop
 800e270:	08011d64 	.word	0x08011d64
 800e274:	08011d6a 	.word	0x08011d6a
 800e278:	08011d6e 	.word	0x08011d6e
 800e27c:	0800a3ad 	.word	0x0800a3ad
 800e280:	0800dfdf 	.word	0x0800dfdf

0800e284 <_sungetc_r>:
 800e284:	b538      	push	{r3, r4, r5, lr}
 800e286:	1c4b      	adds	r3, r1, #1
 800e288:	4614      	mov	r4, r2
 800e28a:	d103      	bne.n	800e294 <_sungetc_r+0x10>
 800e28c:	f04f 35ff 	mov.w	r5, #4294967295
 800e290:	4628      	mov	r0, r5
 800e292:	bd38      	pop	{r3, r4, r5, pc}
 800e294:	8993      	ldrh	r3, [r2, #12]
 800e296:	f023 0320 	bic.w	r3, r3, #32
 800e29a:	8193      	strh	r3, [r2, #12]
 800e29c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e29e:	6852      	ldr	r2, [r2, #4]
 800e2a0:	b2cd      	uxtb	r5, r1
 800e2a2:	b18b      	cbz	r3, 800e2c8 <_sungetc_r+0x44>
 800e2a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800e2a6:	4293      	cmp	r3, r2
 800e2a8:	dd08      	ble.n	800e2bc <_sungetc_r+0x38>
 800e2aa:	6823      	ldr	r3, [r4, #0]
 800e2ac:	1e5a      	subs	r2, r3, #1
 800e2ae:	6022      	str	r2, [r4, #0]
 800e2b0:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e2b4:	6863      	ldr	r3, [r4, #4]
 800e2b6:	3301      	adds	r3, #1
 800e2b8:	6063      	str	r3, [r4, #4]
 800e2ba:	e7e9      	b.n	800e290 <_sungetc_r+0xc>
 800e2bc:	4621      	mov	r1, r4
 800e2be:	f000 fd05 	bl	800eccc <__submore>
 800e2c2:	2800      	cmp	r0, #0
 800e2c4:	d0f1      	beq.n	800e2aa <_sungetc_r+0x26>
 800e2c6:	e7e1      	b.n	800e28c <_sungetc_r+0x8>
 800e2c8:	6921      	ldr	r1, [r4, #16]
 800e2ca:	6823      	ldr	r3, [r4, #0]
 800e2cc:	b151      	cbz	r1, 800e2e4 <_sungetc_r+0x60>
 800e2ce:	4299      	cmp	r1, r3
 800e2d0:	d208      	bcs.n	800e2e4 <_sungetc_r+0x60>
 800e2d2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e2d6:	42a9      	cmp	r1, r5
 800e2d8:	d104      	bne.n	800e2e4 <_sungetc_r+0x60>
 800e2da:	3b01      	subs	r3, #1
 800e2dc:	3201      	adds	r2, #1
 800e2de:	6023      	str	r3, [r4, #0]
 800e2e0:	6062      	str	r2, [r4, #4]
 800e2e2:	e7d5      	b.n	800e290 <_sungetc_r+0xc>
 800e2e4:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800e2e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e2ec:	6363      	str	r3, [r4, #52]	; 0x34
 800e2ee:	2303      	movs	r3, #3
 800e2f0:	63a3      	str	r3, [r4, #56]	; 0x38
 800e2f2:	4623      	mov	r3, r4
 800e2f4:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e2f8:	6023      	str	r3, [r4, #0]
 800e2fa:	2301      	movs	r3, #1
 800e2fc:	e7dc      	b.n	800e2b8 <_sungetc_r+0x34>

0800e2fe <__ssrefill_r>:
 800e2fe:	b510      	push	{r4, lr}
 800e300:	460c      	mov	r4, r1
 800e302:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800e304:	b169      	cbz	r1, 800e322 <__ssrefill_r+0x24>
 800e306:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e30a:	4299      	cmp	r1, r3
 800e30c:	d001      	beq.n	800e312 <__ssrefill_r+0x14>
 800e30e:	f7fb ff11 	bl	800a134 <_free_r>
 800e312:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e314:	6063      	str	r3, [r4, #4]
 800e316:	2000      	movs	r0, #0
 800e318:	6360      	str	r0, [r4, #52]	; 0x34
 800e31a:	b113      	cbz	r3, 800e322 <__ssrefill_r+0x24>
 800e31c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800e31e:	6023      	str	r3, [r4, #0]
 800e320:	bd10      	pop	{r4, pc}
 800e322:	6923      	ldr	r3, [r4, #16]
 800e324:	6023      	str	r3, [r4, #0]
 800e326:	2300      	movs	r3, #0
 800e328:	6063      	str	r3, [r4, #4]
 800e32a:	89a3      	ldrh	r3, [r4, #12]
 800e32c:	f043 0320 	orr.w	r3, r3, #32
 800e330:	81a3      	strh	r3, [r4, #12]
 800e332:	f04f 30ff 	mov.w	r0, #4294967295
 800e336:	e7f3      	b.n	800e320 <__ssrefill_r+0x22>

0800e338 <__ssvfiscanf_r>:
 800e338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e33c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 800e340:	460c      	mov	r4, r1
 800e342:	2100      	movs	r1, #0
 800e344:	9144      	str	r1, [sp, #272]	; 0x110
 800e346:	9145      	str	r1, [sp, #276]	; 0x114
 800e348:	499f      	ldr	r1, [pc, #636]	; (800e5c8 <__ssvfiscanf_r+0x290>)
 800e34a:	91a0      	str	r1, [sp, #640]	; 0x280
 800e34c:	f10d 0804 	add.w	r8, sp, #4
 800e350:	499e      	ldr	r1, [pc, #632]	; (800e5cc <__ssvfiscanf_r+0x294>)
 800e352:	f8df 927c 	ldr.w	r9, [pc, #636]	; 800e5d0 <__ssvfiscanf_r+0x298>
 800e356:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800e35a:	4606      	mov	r6, r0
 800e35c:	4692      	mov	sl, r2
 800e35e:	91a1      	str	r1, [sp, #644]	; 0x284
 800e360:	9300      	str	r3, [sp, #0]
 800e362:	270a      	movs	r7, #10
 800e364:	f89a 3000 	ldrb.w	r3, [sl]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	f000 812a 	beq.w	800e5c2 <__ssvfiscanf_r+0x28a>
 800e36e:	4655      	mov	r5, sl
 800e370:	f7ff f976 	bl	800d660 <__locale_ctype_ptr>
 800e374:	f815 bb01 	ldrb.w	fp, [r5], #1
 800e378:	4458      	add	r0, fp
 800e37a:	7843      	ldrb	r3, [r0, #1]
 800e37c:	f013 0308 	ands.w	r3, r3, #8
 800e380:	d01c      	beq.n	800e3bc <__ssvfiscanf_r+0x84>
 800e382:	6863      	ldr	r3, [r4, #4]
 800e384:	2b00      	cmp	r3, #0
 800e386:	dd12      	ble.n	800e3ae <__ssvfiscanf_r+0x76>
 800e388:	f7ff f96a 	bl	800d660 <__locale_ctype_ptr>
 800e38c:	6823      	ldr	r3, [r4, #0]
 800e38e:	781a      	ldrb	r2, [r3, #0]
 800e390:	4410      	add	r0, r2
 800e392:	7842      	ldrb	r2, [r0, #1]
 800e394:	0712      	lsls	r2, r2, #28
 800e396:	d401      	bmi.n	800e39c <__ssvfiscanf_r+0x64>
 800e398:	46aa      	mov	sl, r5
 800e39a:	e7e3      	b.n	800e364 <__ssvfiscanf_r+0x2c>
 800e39c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e39e:	3201      	adds	r2, #1
 800e3a0:	9245      	str	r2, [sp, #276]	; 0x114
 800e3a2:	6862      	ldr	r2, [r4, #4]
 800e3a4:	3301      	adds	r3, #1
 800e3a6:	3a01      	subs	r2, #1
 800e3a8:	6062      	str	r2, [r4, #4]
 800e3aa:	6023      	str	r3, [r4, #0]
 800e3ac:	e7e9      	b.n	800e382 <__ssvfiscanf_r+0x4a>
 800e3ae:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4630      	mov	r0, r6
 800e3b4:	4798      	blx	r3
 800e3b6:	2800      	cmp	r0, #0
 800e3b8:	d0e6      	beq.n	800e388 <__ssvfiscanf_r+0x50>
 800e3ba:	e7ed      	b.n	800e398 <__ssvfiscanf_r+0x60>
 800e3bc:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 800e3c0:	f040 8082 	bne.w	800e4c8 <__ssvfiscanf_r+0x190>
 800e3c4:	9343      	str	r3, [sp, #268]	; 0x10c
 800e3c6:	9341      	str	r3, [sp, #260]	; 0x104
 800e3c8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800e3cc:	2b2a      	cmp	r3, #42	; 0x2a
 800e3ce:	d103      	bne.n	800e3d8 <__ssvfiscanf_r+0xa0>
 800e3d0:	2310      	movs	r3, #16
 800e3d2:	9341      	str	r3, [sp, #260]	; 0x104
 800e3d4:	f10a 0502 	add.w	r5, sl, #2
 800e3d8:	46aa      	mov	sl, r5
 800e3da:	f815 1b01 	ldrb.w	r1, [r5], #1
 800e3de:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800e3e2:	2a09      	cmp	r2, #9
 800e3e4:	d922      	bls.n	800e42c <__ssvfiscanf_r+0xf4>
 800e3e6:	2203      	movs	r2, #3
 800e3e8:	4879      	ldr	r0, [pc, #484]	; (800e5d0 <__ssvfiscanf_r+0x298>)
 800e3ea:	f7f1 ff01 	bl	80001f0 <memchr>
 800e3ee:	b138      	cbz	r0, 800e400 <__ssvfiscanf_r+0xc8>
 800e3f0:	eba0 0309 	sub.w	r3, r0, r9
 800e3f4:	2001      	movs	r0, #1
 800e3f6:	4098      	lsls	r0, r3
 800e3f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e3fa:	4318      	orrs	r0, r3
 800e3fc:	9041      	str	r0, [sp, #260]	; 0x104
 800e3fe:	46aa      	mov	sl, r5
 800e400:	f89a 3000 	ldrb.w	r3, [sl]
 800e404:	2b67      	cmp	r3, #103	; 0x67
 800e406:	f10a 0501 	add.w	r5, sl, #1
 800e40a:	d82b      	bhi.n	800e464 <__ssvfiscanf_r+0x12c>
 800e40c:	2b65      	cmp	r3, #101	; 0x65
 800e40e:	f080 809f 	bcs.w	800e550 <__ssvfiscanf_r+0x218>
 800e412:	2b47      	cmp	r3, #71	; 0x47
 800e414:	d810      	bhi.n	800e438 <__ssvfiscanf_r+0x100>
 800e416:	2b45      	cmp	r3, #69	; 0x45
 800e418:	f080 809a 	bcs.w	800e550 <__ssvfiscanf_r+0x218>
 800e41c:	2b00      	cmp	r3, #0
 800e41e:	d06c      	beq.n	800e4fa <__ssvfiscanf_r+0x1c2>
 800e420:	2b25      	cmp	r3, #37	; 0x25
 800e422:	d051      	beq.n	800e4c8 <__ssvfiscanf_r+0x190>
 800e424:	2303      	movs	r3, #3
 800e426:	9347      	str	r3, [sp, #284]	; 0x11c
 800e428:	9742      	str	r7, [sp, #264]	; 0x108
 800e42a:	e027      	b.n	800e47c <__ssvfiscanf_r+0x144>
 800e42c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800e42e:	fb07 1303 	mla	r3, r7, r3, r1
 800e432:	3b30      	subs	r3, #48	; 0x30
 800e434:	9343      	str	r3, [sp, #268]	; 0x10c
 800e436:	e7cf      	b.n	800e3d8 <__ssvfiscanf_r+0xa0>
 800e438:	2b5b      	cmp	r3, #91	; 0x5b
 800e43a:	d06a      	beq.n	800e512 <__ssvfiscanf_r+0x1da>
 800e43c:	d80c      	bhi.n	800e458 <__ssvfiscanf_r+0x120>
 800e43e:	2b58      	cmp	r3, #88	; 0x58
 800e440:	d1f0      	bne.n	800e424 <__ssvfiscanf_r+0xec>
 800e442:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e444:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e448:	9241      	str	r2, [sp, #260]	; 0x104
 800e44a:	2210      	movs	r2, #16
 800e44c:	9242      	str	r2, [sp, #264]	; 0x108
 800e44e:	2b6e      	cmp	r3, #110	; 0x6e
 800e450:	bf8c      	ite	hi
 800e452:	2304      	movhi	r3, #4
 800e454:	2303      	movls	r3, #3
 800e456:	e010      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e458:	2b63      	cmp	r3, #99	; 0x63
 800e45a:	d065      	beq.n	800e528 <__ssvfiscanf_r+0x1f0>
 800e45c:	2b64      	cmp	r3, #100	; 0x64
 800e45e:	d1e1      	bne.n	800e424 <__ssvfiscanf_r+0xec>
 800e460:	9742      	str	r7, [sp, #264]	; 0x108
 800e462:	e7f4      	b.n	800e44e <__ssvfiscanf_r+0x116>
 800e464:	2b70      	cmp	r3, #112	; 0x70
 800e466:	d04b      	beq.n	800e500 <__ssvfiscanf_r+0x1c8>
 800e468:	d826      	bhi.n	800e4b8 <__ssvfiscanf_r+0x180>
 800e46a:	2b6e      	cmp	r3, #110	; 0x6e
 800e46c:	d062      	beq.n	800e534 <__ssvfiscanf_r+0x1fc>
 800e46e:	d84c      	bhi.n	800e50a <__ssvfiscanf_r+0x1d2>
 800e470:	2b69      	cmp	r3, #105	; 0x69
 800e472:	d1d7      	bne.n	800e424 <__ssvfiscanf_r+0xec>
 800e474:	2300      	movs	r3, #0
 800e476:	9342      	str	r3, [sp, #264]	; 0x108
 800e478:	2303      	movs	r3, #3
 800e47a:	9347      	str	r3, [sp, #284]	; 0x11c
 800e47c:	6863      	ldr	r3, [r4, #4]
 800e47e:	2b00      	cmp	r3, #0
 800e480:	dd68      	ble.n	800e554 <__ssvfiscanf_r+0x21c>
 800e482:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e484:	0659      	lsls	r1, r3, #25
 800e486:	d407      	bmi.n	800e498 <__ssvfiscanf_r+0x160>
 800e488:	f7ff f8ea 	bl	800d660 <__locale_ctype_ptr>
 800e48c:	6823      	ldr	r3, [r4, #0]
 800e48e:	781a      	ldrb	r2, [r3, #0]
 800e490:	4410      	add	r0, r2
 800e492:	7842      	ldrb	r2, [r0, #1]
 800e494:	0712      	lsls	r2, r2, #28
 800e496:	d464      	bmi.n	800e562 <__ssvfiscanf_r+0x22a>
 800e498:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800e49a:	2b02      	cmp	r3, #2
 800e49c:	dc73      	bgt.n	800e586 <__ssvfiscanf_r+0x24e>
 800e49e:	466b      	mov	r3, sp
 800e4a0:	4622      	mov	r2, r4
 800e4a2:	a941      	add	r1, sp, #260	; 0x104
 800e4a4:	4630      	mov	r0, r6
 800e4a6:	f000 f9d7 	bl	800e858 <_scanf_chars>
 800e4aa:	2801      	cmp	r0, #1
 800e4ac:	f000 8089 	beq.w	800e5c2 <__ssvfiscanf_r+0x28a>
 800e4b0:	2802      	cmp	r0, #2
 800e4b2:	f47f af71 	bne.w	800e398 <__ssvfiscanf_r+0x60>
 800e4b6:	e01d      	b.n	800e4f4 <__ssvfiscanf_r+0x1bc>
 800e4b8:	2b75      	cmp	r3, #117	; 0x75
 800e4ba:	d0d1      	beq.n	800e460 <__ssvfiscanf_r+0x128>
 800e4bc:	2b78      	cmp	r3, #120	; 0x78
 800e4be:	d0c0      	beq.n	800e442 <__ssvfiscanf_r+0x10a>
 800e4c0:	2b73      	cmp	r3, #115	; 0x73
 800e4c2:	d1af      	bne.n	800e424 <__ssvfiscanf_r+0xec>
 800e4c4:	2302      	movs	r3, #2
 800e4c6:	e7d8      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e4c8:	6863      	ldr	r3, [r4, #4]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	dd0c      	ble.n	800e4e8 <__ssvfiscanf_r+0x1b0>
 800e4ce:	6823      	ldr	r3, [r4, #0]
 800e4d0:	781a      	ldrb	r2, [r3, #0]
 800e4d2:	455a      	cmp	r2, fp
 800e4d4:	d175      	bne.n	800e5c2 <__ssvfiscanf_r+0x28a>
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	6862      	ldr	r2, [r4, #4]
 800e4da:	6023      	str	r3, [r4, #0]
 800e4dc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800e4de:	3a01      	subs	r2, #1
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	6062      	str	r2, [r4, #4]
 800e4e4:	9345      	str	r3, [sp, #276]	; 0x114
 800e4e6:	e757      	b.n	800e398 <__ssvfiscanf_r+0x60>
 800e4e8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e4ea:	4621      	mov	r1, r4
 800e4ec:	4630      	mov	r0, r6
 800e4ee:	4798      	blx	r3
 800e4f0:	2800      	cmp	r0, #0
 800e4f2:	d0ec      	beq.n	800e4ce <__ssvfiscanf_r+0x196>
 800e4f4:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	d159      	bne.n	800e5ae <__ssvfiscanf_r+0x276>
 800e4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e4fe:	e05c      	b.n	800e5ba <__ssvfiscanf_r+0x282>
 800e500:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800e502:	f042 0220 	orr.w	r2, r2, #32
 800e506:	9241      	str	r2, [sp, #260]	; 0x104
 800e508:	e79b      	b.n	800e442 <__ssvfiscanf_r+0x10a>
 800e50a:	2308      	movs	r3, #8
 800e50c:	9342      	str	r3, [sp, #264]	; 0x108
 800e50e:	2304      	movs	r3, #4
 800e510:	e7b3      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e512:	4629      	mov	r1, r5
 800e514:	4640      	mov	r0, r8
 800e516:	f000 fb09 	bl	800eb2c <__sccl>
 800e51a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e520:	9341      	str	r3, [sp, #260]	; 0x104
 800e522:	4605      	mov	r5, r0
 800e524:	2301      	movs	r3, #1
 800e526:	e7a8      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e528:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800e52a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e52e:	9341      	str	r3, [sp, #260]	; 0x104
 800e530:	2300      	movs	r3, #0
 800e532:	e7a2      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e534:	9841      	ldr	r0, [sp, #260]	; 0x104
 800e536:	06c3      	lsls	r3, r0, #27
 800e538:	f53f af2e 	bmi.w	800e398 <__ssvfiscanf_r+0x60>
 800e53c:	9b00      	ldr	r3, [sp, #0]
 800e53e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e540:	1d19      	adds	r1, r3, #4
 800e542:	9100      	str	r1, [sp, #0]
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	07c0      	lsls	r0, r0, #31
 800e548:	bf4c      	ite	mi
 800e54a:	801a      	strhmi	r2, [r3, #0]
 800e54c:	601a      	strpl	r2, [r3, #0]
 800e54e:	e723      	b.n	800e398 <__ssvfiscanf_r+0x60>
 800e550:	2305      	movs	r3, #5
 800e552:	e792      	b.n	800e47a <__ssvfiscanf_r+0x142>
 800e554:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e556:	4621      	mov	r1, r4
 800e558:	4630      	mov	r0, r6
 800e55a:	4798      	blx	r3
 800e55c:	2800      	cmp	r0, #0
 800e55e:	d090      	beq.n	800e482 <__ssvfiscanf_r+0x14a>
 800e560:	e7c8      	b.n	800e4f4 <__ssvfiscanf_r+0x1bc>
 800e562:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800e564:	3201      	adds	r2, #1
 800e566:	9245      	str	r2, [sp, #276]	; 0x114
 800e568:	6862      	ldr	r2, [r4, #4]
 800e56a:	3a01      	subs	r2, #1
 800e56c:	2a00      	cmp	r2, #0
 800e56e:	6062      	str	r2, [r4, #4]
 800e570:	dd02      	ble.n	800e578 <__ssvfiscanf_r+0x240>
 800e572:	3301      	adds	r3, #1
 800e574:	6023      	str	r3, [r4, #0]
 800e576:	e787      	b.n	800e488 <__ssvfiscanf_r+0x150>
 800e578:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800e57a:	4621      	mov	r1, r4
 800e57c:	4630      	mov	r0, r6
 800e57e:	4798      	blx	r3
 800e580:	2800      	cmp	r0, #0
 800e582:	d081      	beq.n	800e488 <__ssvfiscanf_r+0x150>
 800e584:	e7b6      	b.n	800e4f4 <__ssvfiscanf_r+0x1bc>
 800e586:	2b04      	cmp	r3, #4
 800e588:	dc06      	bgt.n	800e598 <__ssvfiscanf_r+0x260>
 800e58a:	466b      	mov	r3, sp
 800e58c:	4622      	mov	r2, r4
 800e58e:	a941      	add	r1, sp, #260	; 0x104
 800e590:	4630      	mov	r0, r6
 800e592:	f000 f9c5 	bl	800e920 <_scanf_i>
 800e596:	e788      	b.n	800e4aa <__ssvfiscanf_r+0x172>
 800e598:	4b0e      	ldr	r3, [pc, #56]	; (800e5d4 <__ssvfiscanf_r+0x29c>)
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	f43f aefc 	beq.w	800e398 <__ssvfiscanf_r+0x60>
 800e5a0:	466b      	mov	r3, sp
 800e5a2:	4622      	mov	r2, r4
 800e5a4:	a941      	add	r1, sp, #260	; 0x104
 800e5a6:	4630      	mov	r0, r6
 800e5a8:	f7fc fac8 	bl	800ab3c <_scanf_float>
 800e5ac:	e77d      	b.n	800e4aa <__ssvfiscanf_r+0x172>
 800e5ae:	89a3      	ldrh	r3, [r4, #12]
 800e5b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800e5b4:	bf18      	it	ne
 800e5b6:	f04f 30ff 	movne.w	r0, #4294967295
 800e5ba:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800e5be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5c2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800e5c4:	e7f9      	b.n	800e5ba <__ssvfiscanf_r+0x282>
 800e5c6:	bf00      	nop
 800e5c8:	0800e285 	.word	0x0800e285
 800e5cc:	0800e2ff 	.word	0x0800e2ff
 800e5d0:	08011d6a 	.word	0x08011d6a
 800e5d4:	0800ab3d 	.word	0x0800ab3d

0800e5d8 <__sfputc_r>:
 800e5d8:	6893      	ldr	r3, [r2, #8]
 800e5da:	3b01      	subs	r3, #1
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	b410      	push	{r4}
 800e5e0:	6093      	str	r3, [r2, #8]
 800e5e2:	da08      	bge.n	800e5f6 <__sfputc_r+0x1e>
 800e5e4:	6994      	ldr	r4, [r2, #24]
 800e5e6:	42a3      	cmp	r3, r4
 800e5e8:	db01      	blt.n	800e5ee <__sfputc_r+0x16>
 800e5ea:	290a      	cmp	r1, #10
 800e5ec:	d103      	bne.n	800e5f6 <__sfputc_r+0x1e>
 800e5ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e5f2:	f7fd bc6b 	b.w	800becc <__swbuf_r>
 800e5f6:	6813      	ldr	r3, [r2, #0]
 800e5f8:	1c58      	adds	r0, r3, #1
 800e5fa:	6010      	str	r0, [r2, #0]
 800e5fc:	7019      	strb	r1, [r3, #0]
 800e5fe:	4608      	mov	r0, r1
 800e600:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e604:	4770      	bx	lr

0800e606 <__sfputs_r>:
 800e606:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e608:	4606      	mov	r6, r0
 800e60a:	460f      	mov	r7, r1
 800e60c:	4614      	mov	r4, r2
 800e60e:	18d5      	adds	r5, r2, r3
 800e610:	42ac      	cmp	r4, r5
 800e612:	d101      	bne.n	800e618 <__sfputs_r+0x12>
 800e614:	2000      	movs	r0, #0
 800e616:	e007      	b.n	800e628 <__sfputs_r+0x22>
 800e618:	463a      	mov	r2, r7
 800e61a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e61e:	4630      	mov	r0, r6
 800e620:	f7ff ffda 	bl	800e5d8 <__sfputc_r>
 800e624:	1c43      	adds	r3, r0, #1
 800e626:	d1f3      	bne.n	800e610 <__sfputs_r+0xa>
 800e628:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e62c <_vfiprintf_r>:
 800e62c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e630:	460c      	mov	r4, r1
 800e632:	b09d      	sub	sp, #116	; 0x74
 800e634:	4617      	mov	r7, r2
 800e636:	461d      	mov	r5, r3
 800e638:	4606      	mov	r6, r0
 800e63a:	b118      	cbz	r0, 800e644 <_vfiprintf_r+0x18>
 800e63c:	6983      	ldr	r3, [r0, #24]
 800e63e:	b90b      	cbnz	r3, 800e644 <_vfiprintf_r+0x18>
 800e640:	f7fe fc5a 	bl	800cef8 <__sinit>
 800e644:	4b7c      	ldr	r3, [pc, #496]	; (800e838 <_vfiprintf_r+0x20c>)
 800e646:	429c      	cmp	r4, r3
 800e648:	d158      	bne.n	800e6fc <_vfiprintf_r+0xd0>
 800e64a:	6874      	ldr	r4, [r6, #4]
 800e64c:	89a3      	ldrh	r3, [r4, #12]
 800e64e:	0718      	lsls	r0, r3, #28
 800e650:	d55e      	bpl.n	800e710 <_vfiprintf_r+0xe4>
 800e652:	6923      	ldr	r3, [r4, #16]
 800e654:	2b00      	cmp	r3, #0
 800e656:	d05b      	beq.n	800e710 <_vfiprintf_r+0xe4>
 800e658:	2300      	movs	r3, #0
 800e65a:	9309      	str	r3, [sp, #36]	; 0x24
 800e65c:	2320      	movs	r3, #32
 800e65e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e662:	2330      	movs	r3, #48	; 0x30
 800e664:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e668:	9503      	str	r5, [sp, #12]
 800e66a:	f04f 0b01 	mov.w	fp, #1
 800e66e:	46b8      	mov	r8, r7
 800e670:	4645      	mov	r5, r8
 800e672:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e676:	b10b      	cbz	r3, 800e67c <_vfiprintf_r+0x50>
 800e678:	2b25      	cmp	r3, #37	; 0x25
 800e67a:	d154      	bne.n	800e726 <_vfiprintf_r+0xfa>
 800e67c:	ebb8 0a07 	subs.w	sl, r8, r7
 800e680:	d00b      	beq.n	800e69a <_vfiprintf_r+0x6e>
 800e682:	4653      	mov	r3, sl
 800e684:	463a      	mov	r2, r7
 800e686:	4621      	mov	r1, r4
 800e688:	4630      	mov	r0, r6
 800e68a:	f7ff ffbc 	bl	800e606 <__sfputs_r>
 800e68e:	3001      	adds	r0, #1
 800e690:	f000 80c2 	beq.w	800e818 <_vfiprintf_r+0x1ec>
 800e694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e696:	4453      	add	r3, sl
 800e698:	9309      	str	r3, [sp, #36]	; 0x24
 800e69a:	f898 3000 	ldrb.w	r3, [r8]
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	f000 80ba 	beq.w	800e818 <_vfiprintf_r+0x1ec>
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e6aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e6ae:	9304      	str	r3, [sp, #16]
 800e6b0:	9307      	str	r3, [sp, #28]
 800e6b2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e6b6:	931a      	str	r3, [sp, #104]	; 0x68
 800e6b8:	46a8      	mov	r8, r5
 800e6ba:	2205      	movs	r2, #5
 800e6bc:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e6c0:	485e      	ldr	r0, [pc, #376]	; (800e83c <_vfiprintf_r+0x210>)
 800e6c2:	f7f1 fd95 	bl	80001f0 <memchr>
 800e6c6:	9b04      	ldr	r3, [sp, #16]
 800e6c8:	bb78      	cbnz	r0, 800e72a <_vfiprintf_r+0xfe>
 800e6ca:	06d9      	lsls	r1, r3, #27
 800e6cc:	bf44      	itt	mi
 800e6ce:	2220      	movmi	r2, #32
 800e6d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e6d4:	071a      	lsls	r2, r3, #28
 800e6d6:	bf44      	itt	mi
 800e6d8:	222b      	movmi	r2, #43	; 0x2b
 800e6da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e6de:	782a      	ldrb	r2, [r5, #0]
 800e6e0:	2a2a      	cmp	r2, #42	; 0x2a
 800e6e2:	d02a      	beq.n	800e73a <_vfiprintf_r+0x10e>
 800e6e4:	9a07      	ldr	r2, [sp, #28]
 800e6e6:	46a8      	mov	r8, r5
 800e6e8:	2000      	movs	r0, #0
 800e6ea:	250a      	movs	r5, #10
 800e6ec:	4641      	mov	r1, r8
 800e6ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e6f2:	3b30      	subs	r3, #48	; 0x30
 800e6f4:	2b09      	cmp	r3, #9
 800e6f6:	d969      	bls.n	800e7cc <_vfiprintf_r+0x1a0>
 800e6f8:	b360      	cbz	r0, 800e754 <_vfiprintf_r+0x128>
 800e6fa:	e024      	b.n	800e746 <_vfiprintf_r+0x11a>
 800e6fc:	4b50      	ldr	r3, [pc, #320]	; (800e840 <_vfiprintf_r+0x214>)
 800e6fe:	429c      	cmp	r4, r3
 800e700:	d101      	bne.n	800e706 <_vfiprintf_r+0xda>
 800e702:	68b4      	ldr	r4, [r6, #8]
 800e704:	e7a2      	b.n	800e64c <_vfiprintf_r+0x20>
 800e706:	4b4f      	ldr	r3, [pc, #316]	; (800e844 <_vfiprintf_r+0x218>)
 800e708:	429c      	cmp	r4, r3
 800e70a:	bf08      	it	eq
 800e70c:	68f4      	ldreq	r4, [r6, #12]
 800e70e:	e79d      	b.n	800e64c <_vfiprintf_r+0x20>
 800e710:	4621      	mov	r1, r4
 800e712:	4630      	mov	r0, r6
 800e714:	f7fd fc3e 	bl	800bf94 <__swsetup_r>
 800e718:	2800      	cmp	r0, #0
 800e71a:	d09d      	beq.n	800e658 <_vfiprintf_r+0x2c>
 800e71c:	f04f 30ff 	mov.w	r0, #4294967295
 800e720:	b01d      	add	sp, #116	; 0x74
 800e722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e726:	46a8      	mov	r8, r5
 800e728:	e7a2      	b.n	800e670 <_vfiprintf_r+0x44>
 800e72a:	4a44      	ldr	r2, [pc, #272]	; (800e83c <_vfiprintf_r+0x210>)
 800e72c:	1a80      	subs	r0, r0, r2
 800e72e:	fa0b f000 	lsl.w	r0, fp, r0
 800e732:	4318      	orrs	r0, r3
 800e734:	9004      	str	r0, [sp, #16]
 800e736:	4645      	mov	r5, r8
 800e738:	e7be      	b.n	800e6b8 <_vfiprintf_r+0x8c>
 800e73a:	9a03      	ldr	r2, [sp, #12]
 800e73c:	1d11      	adds	r1, r2, #4
 800e73e:	6812      	ldr	r2, [r2, #0]
 800e740:	9103      	str	r1, [sp, #12]
 800e742:	2a00      	cmp	r2, #0
 800e744:	db01      	blt.n	800e74a <_vfiprintf_r+0x11e>
 800e746:	9207      	str	r2, [sp, #28]
 800e748:	e004      	b.n	800e754 <_vfiprintf_r+0x128>
 800e74a:	4252      	negs	r2, r2
 800e74c:	f043 0302 	orr.w	r3, r3, #2
 800e750:	9207      	str	r2, [sp, #28]
 800e752:	9304      	str	r3, [sp, #16]
 800e754:	f898 3000 	ldrb.w	r3, [r8]
 800e758:	2b2e      	cmp	r3, #46	; 0x2e
 800e75a:	d10e      	bne.n	800e77a <_vfiprintf_r+0x14e>
 800e75c:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e760:	2b2a      	cmp	r3, #42	; 0x2a
 800e762:	d138      	bne.n	800e7d6 <_vfiprintf_r+0x1aa>
 800e764:	9b03      	ldr	r3, [sp, #12]
 800e766:	1d1a      	adds	r2, r3, #4
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	9203      	str	r2, [sp, #12]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	bfb8      	it	lt
 800e770:	f04f 33ff 	movlt.w	r3, #4294967295
 800e774:	f108 0802 	add.w	r8, r8, #2
 800e778:	9305      	str	r3, [sp, #20]
 800e77a:	4d33      	ldr	r5, [pc, #204]	; (800e848 <_vfiprintf_r+0x21c>)
 800e77c:	f898 1000 	ldrb.w	r1, [r8]
 800e780:	2203      	movs	r2, #3
 800e782:	4628      	mov	r0, r5
 800e784:	f7f1 fd34 	bl	80001f0 <memchr>
 800e788:	b140      	cbz	r0, 800e79c <_vfiprintf_r+0x170>
 800e78a:	2340      	movs	r3, #64	; 0x40
 800e78c:	1b40      	subs	r0, r0, r5
 800e78e:	fa03 f000 	lsl.w	r0, r3, r0
 800e792:	9b04      	ldr	r3, [sp, #16]
 800e794:	4303      	orrs	r3, r0
 800e796:	f108 0801 	add.w	r8, r8, #1
 800e79a:	9304      	str	r3, [sp, #16]
 800e79c:	f898 1000 	ldrb.w	r1, [r8]
 800e7a0:	482a      	ldr	r0, [pc, #168]	; (800e84c <_vfiprintf_r+0x220>)
 800e7a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e7a6:	2206      	movs	r2, #6
 800e7a8:	f108 0701 	add.w	r7, r8, #1
 800e7ac:	f7f1 fd20 	bl	80001f0 <memchr>
 800e7b0:	2800      	cmp	r0, #0
 800e7b2:	d037      	beq.n	800e824 <_vfiprintf_r+0x1f8>
 800e7b4:	4b26      	ldr	r3, [pc, #152]	; (800e850 <_vfiprintf_r+0x224>)
 800e7b6:	bb1b      	cbnz	r3, 800e800 <_vfiprintf_r+0x1d4>
 800e7b8:	9b03      	ldr	r3, [sp, #12]
 800e7ba:	3307      	adds	r3, #7
 800e7bc:	f023 0307 	bic.w	r3, r3, #7
 800e7c0:	3308      	adds	r3, #8
 800e7c2:	9303      	str	r3, [sp, #12]
 800e7c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7c6:	444b      	add	r3, r9
 800e7c8:	9309      	str	r3, [sp, #36]	; 0x24
 800e7ca:	e750      	b.n	800e66e <_vfiprintf_r+0x42>
 800e7cc:	fb05 3202 	mla	r2, r5, r2, r3
 800e7d0:	2001      	movs	r0, #1
 800e7d2:	4688      	mov	r8, r1
 800e7d4:	e78a      	b.n	800e6ec <_vfiprintf_r+0xc0>
 800e7d6:	2300      	movs	r3, #0
 800e7d8:	f108 0801 	add.w	r8, r8, #1
 800e7dc:	9305      	str	r3, [sp, #20]
 800e7de:	4619      	mov	r1, r3
 800e7e0:	250a      	movs	r5, #10
 800e7e2:	4640      	mov	r0, r8
 800e7e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e7e8:	3a30      	subs	r2, #48	; 0x30
 800e7ea:	2a09      	cmp	r2, #9
 800e7ec:	d903      	bls.n	800e7f6 <_vfiprintf_r+0x1ca>
 800e7ee:	2b00      	cmp	r3, #0
 800e7f0:	d0c3      	beq.n	800e77a <_vfiprintf_r+0x14e>
 800e7f2:	9105      	str	r1, [sp, #20]
 800e7f4:	e7c1      	b.n	800e77a <_vfiprintf_r+0x14e>
 800e7f6:	fb05 2101 	mla	r1, r5, r1, r2
 800e7fa:	2301      	movs	r3, #1
 800e7fc:	4680      	mov	r8, r0
 800e7fe:	e7f0      	b.n	800e7e2 <_vfiprintf_r+0x1b6>
 800e800:	ab03      	add	r3, sp, #12
 800e802:	9300      	str	r3, [sp, #0]
 800e804:	4622      	mov	r2, r4
 800e806:	4b13      	ldr	r3, [pc, #76]	; (800e854 <_vfiprintf_r+0x228>)
 800e808:	a904      	add	r1, sp, #16
 800e80a:	4630      	mov	r0, r6
 800e80c:	f7fb fdce 	bl	800a3ac <_printf_float>
 800e810:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e814:	4681      	mov	r9, r0
 800e816:	d1d5      	bne.n	800e7c4 <_vfiprintf_r+0x198>
 800e818:	89a3      	ldrh	r3, [r4, #12]
 800e81a:	065b      	lsls	r3, r3, #25
 800e81c:	f53f af7e 	bmi.w	800e71c <_vfiprintf_r+0xf0>
 800e820:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e822:	e77d      	b.n	800e720 <_vfiprintf_r+0xf4>
 800e824:	ab03      	add	r3, sp, #12
 800e826:	9300      	str	r3, [sp, #0]
 800e828:	4622      	mov	r2, r4
 800e82a:	4b0a      	ldr	r3, [pc, #40]	; (800e854 <_vfiprintf_r+0x228>)
 800e82c:	a904      	add	r1, sp, #16
 800e82e:	4630      	mov	r0, r6
 800e830:	f7fc f872 	bl	800a918 <_printf_i>
 800e834:	e7ec      	b.n	800e810 <_vfiprintf_r+0x1e4>
 800e836:	bf00      	nop
 800e838:	08011c18 	.word	0x08011c18
 800e83c:	08011d64 	.word	0x08011d64
 800e840:	08011c38 	.word	0x08011c38
 800e844:	08011bf8 	.word	0x08011bf8
 800e848:	08011d6a 	.word	0x08011d6a
 800e84c:	08011d6e 	.word	0x08011d6e
 800e850:	0800a3ad 	.word	0x0800a3ad
 800e854:	0800e607 	.word	0x0800e607

0800e858 <_scanf_chars>:
 800e858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e85c:	4615      	mov	r5, r2
 800e85e:	688a      	ldr	r2, [r1, #8]
 800e860:	4680      	mov	r8, r0
 800e862:	460c      	mov	r4, r1
 800e864:	b932      	cbnz	r2, 800e874 <_scanf_chars+0x1c>
 800e866:	698a      	ldr	r2, [r1, #24]
 800e868:	2a00      	cmp	r2, #0
 800e86a:	bf14      	ite	ne
 800e86c:	f04f 32ff 	movne.w	r2, #4294967295
 800e870:	2201      	moveq	r2, #1
 800e872:	608a      	str	r2, [r1, #8]
 800e874:	6822      	ldr	r2, [r4, #0]
 800e876:	06d1      	lsls	r1, r2, #27
 800e878:	bf5f      	itttt	pl
 800e87a:	681a      	ldrpl	r2, [r3, #0]
 800e87c:	1d11      	addpl	r1, r2, #4
 800e87e:	6019      	strpl	r1, [r3, #0]
 800e880:	6817      	ldrpl	r7, [r2, #0]
 800e882:	2600      	movs	r6, #0
 800e884:	69a3      	ldr	r3, [r4, #24]
 800e886:	b1db      	cbz	r3, 800e8c0 <_scanf_chars+0x68>
 800e888:	2b01      	cmp	r3, #1
 800e88a:	d107      	bne.n	800e89c <_scanf_chars+0x44>
 800e88c:	682b      	ldr	r3, [r5, #0]
 800e88e:	6962      	ldr	r2, [r4, #20]
 800e890:	781b      	ldrb	r3, [r3, #0]
 800e892:	5cd3      	ldrb	r3, [r2, r3]
 800e894:	b9a3      	cbnz	r3, 800e8c0 <_scanf_chars+0x68>
 800e896:	2e00      	cmp	r6, #0
 800e898:	d132      	bne.n	800e900 <_scanf_chars+0xa8>
 800e89a:	e006      	b.n	800e8aa <_scanf_chars+0x52>
 800e89c:	2b02      	cmp	r3, #2
 800e89e:	d007      	beq.n	800e8b0 <_scanf_chars+0x58>
 800e8a0:	2e00      	cmp	r6, #0
 800e8a2:	d12d      	bne.n	800e900 <_scanf_chars+0xa8>
 800e8a4:	69a3      	ldr	r3, [r4, #24]
 800e8a6:	2b01      	cmp	r3, #1
 800e8a8:	d12a      	bne.n	800e900 <_scanf_chars+0xa8>
 800e8aa:	2001      	movs	r0, #1
 800e8ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8b0:	f7fe fed6 	bl	800d660 <__locale_ctype_ptr>
 800e8b4:	682b      	ldr	r3, [r5, #0]
 800e8b6:	781b      	ldrb	r3, [r3, #0]
 800e8b8:	4418      	add	r0, r3
 800e8ba:	7843      	ldrb	r3, [r0, #1]
 800e8bc:	071b      	lsls	r3, r3, #28
 800e8be:	d4ef      	bmi.n	800e8a0 <_scanf_chars+0x48>
 800e8c0:	6823      	ldr	r3, [r4, #0]
 800e8c2:	06da      	lsls	r2, r3, #27
 800e8c4:	bf5e      	ittt	pl
 800e8c6:	682b      	ldrpl	r3, [r5, #0]
 800e8c8:	781b      	ldrbpl	r3, [r3, #0]
 800e8ca:	703b      	strbpl	r3, [r7, #0]
 800e8cc:	682a      	ldr	r2, [r5, #0]
 800e8ce:	686b      	ldr	r3, [r5, #4]
 800e8d0:	f102 0201 	add.w	r2, r2, #1
 800e8d4:	602a      	str	r2, [r5, #0]
 800e8d6:	68a2      	ldr	r2, [r4, #8]
 800e8d8:	f103 33ff 	add.w	r3, r3, #4294967295
 800e8dc:	f102 32ff 	add.w	r2, r2, #4294967295
 800e8e0:	606b      	str	r3, [r5, #4]
 800e8e2:	f106 0601 	add.w	r6, r6, #1
 800e8e6:	bf58      	it	pl
 800e8e8:	3701      	addpl	r7, #1
 800e8ea:	60a2      	str	r2, [r4, #8]
 800e8ec:	b142      	cbz	r2, 800e900 <_scanf_chars+0xa8>
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	dcc8      	bgt.n	800e884 <_scanf_chars+0x2c>
 800e8f2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e8f6:	4629      	mov	r1, r5
 800e8f8:	4640      	mov	r0, r8
 800e8fa:	4798      	blx	r3
 800e8fc:	2800      	cmp	r0, #0
 800e8fe:	d0c1      	beq.n	800e884 <_scanf_chars+0x2c>
 800e900:	6823      	ldr	r3, [r4, #0]
 800e902:	f013 0310 	ands.w	r3, r3, #16
 800e906:	d105      	bne.n	800e914 <_scanf_chars+0xbc>
 800e908:	68e2      	ldr	r2, [r4, #12]
 800e90a:	3201      	adds	r2, #1
 800e90c:	60e2      	str	r2, [r4, #12]
 800e90e:	69a2      	ldr	r2, [r4, #24]
 800e910:	b102      	cbz	r2, 800e914 <_scanf_chars+0xbc>
 800e912:	703b      	strb	r3, [r7, #0]
 800e914:	6923      	ldr	r3, [r4, #16]
 800e916:	441e      	add	r6, r3
 800e918:	6126      	str	r6, [r4, #16]
 800e91a:	2000      	movs	r0, #0
 800e91c:	e7c6      	b.n	800e8ac <_scanf_chars+0x54>
	...

0800e920 <_scanf_i>:
 800e920:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e924:	469a      	mov	sl, r3
 800e926:	4b74      	ldr	r3, [pc, #464]	; (800eaf8 <_scanf_i+0x1d8>)
 800e928:	460c      	mov	r4, r1
 800e92a:	4683      	mov	fp, r0
 800e92c:	4616      	mov	r6, r2
 800e92e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e932:	b087      	sub	sp, #28
 800e934:	ab03      	add	r3, sp, #12
 800e936:	68a7      	ldr	r7, [r4, #8]
 800e938:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e93c:	4b6f      	ldr	r3, [pc, #444]	; (800eafc <_scanf_i+0x1dc>)
 800e93e:	69a1      	ldr	r1, [r4, #24]
 800e940:	4a6f      	ldr	r2, [pc, #444]	; (800eb00 <_scanf_i+0x1e0>)
 800e942:	2903      	cmp	r1, #3
 800e944:	bf08      	it	eq
 800e946:	461a      	moveq	r2, r3
 800e948:	1e7b      	subs	r3, r7, #1
 800e94a:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 800e94e:	bf84      	itt	hi
 800e950:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e954:	60a3      	strhi	r3, [r4, #8]
 800e956:	6823      	ldr	r3, [r4, #0]
 800e958:	9200      	str	r2, [sp, #0]
 800e95a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800e95e:	bf88      	it	hi
 800e960:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e964:	f104 091c 	add.w	r9, r4, #28
 800e968:	6023      	str	r3, [r4, #0]
 800e96a:	bf8c      	ite	hi
 800e96c:	197f      	addhi	r7, r7, r5
 800e96e:	2700      	movls	r7, #0
 800e970:	464b      	mov	r3, r9
 800e972:	f04f 0800 	mov.w	r8, #0
 800e976:	9301      	str	r3, [sp, #4]
 800e978:	6831      	ldr	r1, [r6, #0]
 800e97a:	ab03      	add	r3, sp, #12
 800e97c:	2202      	movs	r2, #2
 800e97e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e982:	7809      	ldrb	r1, [r1, #0]
 800e984:	f7f1 fc34 	bl	80001f0 <memchr>
 800e988:	9b01      	ldr	r3, [sp, #4]
 800e98a:	b330      	cbz	r0, 800e9da <_scanf_i+0xba>
 800e98c:	f1b8 0f01 	cmp.w	r8, #1
 800e990:	d15a      	bne.n	800ea48 <_scanf_i+0x128>
 800e992:	6862      	ldr	r2, [r4, #4]
 800e994:	b92a      	cbnz	r2, 800e9a2 <_scanf_i+0x82>
 800e996:	6822      	ldr	r2, [r4, #0]
 800e998:	2108      	movs	r1, #8
 800e99a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e99e:	6061      	str	r1, [r4, #4]
 800e9a0:	6022      	str	r2, [r4, #0]
 800e9a2:	6822      	ldr	r2, [r4, #0]
 800e9a4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800e9a8:	6022      	str	r2, [r4, #0]
 800e9aa:	68a2      	ldr	r2, [r4, #8]
 800e9ac:	1e51      	subs	r1, r2, #1
 800e9ae:	60a1      	str	r1, [r4, #8]
 800e9b0:	b19a      	cbz	r2, 800e9da <_scanf_i+0xba>
 800e9b2:	6832      	ldr	r2, [r6, #0]
 800e9b4:	1c51      	adds	r1, r2, #1
 800e9b6:	6031      	str	r1, [r6, #0]
 800e9b8:	7812      	ldrb	r2, [r2, #0]
 800e9ba:	701a      	strb	r2, [r3, #0]
 800e9bc:	1c5d      	adds	r5, r3, #1
 800e9be:	6873      	ldr	r3, [r6, #4]
 800e9c0:	3b01      	subs	r3, #1
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	6073      	str	r3, [r6, #4]
 800e9c6:	dc07      	bgt.n	800e9d8 <_scanf_i+0xb8>
 800e9c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e9cc:	4631      	mov	r1, r6
 800e9ce:	4658      	mov	r0, fp
 800e9d0:	4798      	blx	r3
 800e9d2:	2800      	cmp	r0, #0
 800e9d4:	f040 8086 	bne.w	800eae4 <_scanf_i+0x1c4>
 800e9d8:	462b      	mov	r3, r5
 800e9da:	f108 0801 	add.w	r8, r8, #1
 800e9de:	f1b8 0f03 	cmp.w	r8, #3
 800e9e2:	d1c8      	bne.n	800e976 <_scanf_i+0x56>
 800e9e4:	6862      	ldr	r2, [r4, #4]
 800e9e6:	b90a      	cbnz	r2, 800e9ec <_scanf_i+0xcc>
 800e9e8:	220a      	movs	r2, #10
 800e9ea:	6062      	str	r2, [r4, #4]
 800e9ec:	6862      	ldr	r2, [r4, #4]
 800e9ee:	4945      	ldr	r1, [pc, #276]	; (800eb04 <_scanf_i+0x1e4>)
 800e9f0:	6960      	ldr	r0, [r4, #20]
 800e9f2:	9301      	str	r3, [sp, #4]
 800e9f4:	1a89      	subs	r1, r1, r2
 800e9f6:	f000 f899 	bl	800eb2c <__sccl>
 800e9fa:	9b01      	ldr	r3, [sp, #4]
 800e9fc:	f04f 0800 	mov.w	r8, #0
 800ea00:	461d      	mov	r5, r3
 800ea02:	68a3      	ldr	r3, [r4, #8]
 800ea04:	6822      	ldr	r2, [r4, #0]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d03a      	beq.n	800ea80 <_scanf_i+0x160>
 800ea0a:	6831      	ldr	r1, [r6, #0]
 800ea0c:	6960      	ldr	r0, [r4, #20]
 800ea0e:	f891 c000 	ldrb.w	ip, [r1]
 800ea12:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ea16:	2800      	cmp	r0, #0
 800ea18:	d032      	beq.n	800ea80 <_scanf_i+0x160>
 800ea1a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ea1e:	d121      	bne.n	800ea64 <_scanf_i+0x144>
 800ea20:	0510      	lsls	r0, r2, #20
 800ea22:	d51f      	bpl.n	800ea64 <_scanf_i+0x144>
 800ea24:	f108 0801 	add.w	r8, r8, #1
 800ea28:	b117      	cbz	r7, 800ea30 <_scanf_i+0x110>
 800ea2a:	3301      	adds	r3, #1
 800ea2c:	3f01      	subs	r7, #1
 800ea2e:	60a3      	str	r3, [r4, #8]
 800ea30:	6873      	ldr	r3, [r6, #4]
 800ea32:	3b01      	subs	r3, #1
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	6073      	str	r3, [r6, #4]
 800ea38:	dd1b      	ble.n	800ea72 <_scanf_i+0x152>
 800ea3a:	6833      	ldr	r3, [r6, #0]
 800ea3c:	3301      	adds	r3, #1
 800ea3e:	6033      	str	r3, [r6, #0]
 800ea40:	68a3      	ldr	r3, [r4, #8]
 800ea42:	3b01      	subs	r3, #1
 800ea44:	60a3      	str	r3, [r4, #8]
 800ea46:	e7dc      	b.n	800ea02 <_scanf_i+0xe2>
 800ea48:	f1b8 0f02 	cmp.w	r8, #2
 800ea4c:	d1ad      	bne.n	800e9aa <_scanf_i+0x8a>
 800ea4e:	6822      	ldr	r2, [r4, #0]
 800ea50:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800ea54:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800ea58:	d1bf      	bne.n	800e9da <_scanf_i+0xba>
 800ea5a:	2110      	movs	r1, #16
 800ea5c:	6061      	str	r1, [r4, #4]
 800ea5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ea62:	e7a1      	b.n	800e9a8 <_scanf_i+0x88>
 800ea64:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ea68:	6022      	str	r2, [r4, #0]
 800ea6a:	780b      	ldrb	r3, [r1, #0]
 800ea6c:	702b      	strb	r3, [r5, #0]
 800ea6e:	3501      	adds	r5, #1
 800ea70:	e7de      	b.n	800ea30 <_scanf_i+0x110>
 800ea72:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ea76:	4631      	mov	r1, r6
 800ea78:	4658      	mov	r0, fp
 800ea7a:	4798      	blx	r3
 800ea7c:	2800      	cmp	r0, #0
 800ea7e:	d0df      	beq.n	800ea40 <_scanf_i+0x120>
 800ea80:	6823      	ldr	r3, [r4, #0]
 800ea82:	05d9      	lsls	r1, r3, #23
 800ea84:	d50c      	bpl.n	800eaa0 <_scanf_i+0x180>
 800ea86:	454d      	cmp	r5, r9
 800ea88:	d908      	bls.n	800ea9c <_scanf_i+0x17c>
 800ea8a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ea8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea92:	4632      	mov	r2, r6
 800ea94:	4658      	mov	r0, fp
 800ea96:	4798      	blx	r3
 800ea98:	1e6f      	subs	r7, r5, #1
 800ea9a:	463d      	mov	r5, r7
 800ea9c:	454d      	cmp	r5, r9
 800ea9e:	d029      	beq.n	800eaf4 <_scanf_i+0x1d4>
 800eaa0:	6822      	ldr	r2, [r4, #0]
 800eaa2:	f012 0210 	ands.w	r2, r2, #16
 800eaa6:	d113      	bne.n	800ead0 <_scanf_i+0x1b0>
 800eaa8:	702a      	strb	r2, [r5, #0]
 800eaaa:	6863      	ldr	r3, [r4, #4]
 800eaac:	9e00      	ldr	r6, [sp, #0]
 800eaae:	4649      	mov	r1, r9
 800eab0:	4658      	mov	r0, fp
 800eab2:	47b0      	blx	r6
 800eab4:	f8da 3000 	ldr.w	r3, [sl]
 800eab8:	6821      	ldr	r1, [r4, #0]
 800eaba:	1d1a      	adds	r2, r3, #4
 800eabc:	f8ca 2000 	str.w	r2, [sl]
 800eac0:	f011 0f20 	tst.w	r1, #32
 800eac4:	681b      	ldr	r3, [r3, #0]
 800eac6:	d010      	beq.n	800eaea <_scanf_i+0x1ca>
 800eac8:	6018      	str	r0, [r3, #0]
 800eaca:	68e3      	ldr	r3, [r4, #12]
 800eacc:	3301      	adds	r3, #1
 800eace:	60e3      	str	r3, [r4, #12]
 800ead0:	eba5 0509 	sub.w	r5, r5, r9
 800ead4:	44a8      	add	r8, r5
 800ead6:	6925      	ldr	r5, [r4, #16]
 800ead8:	4445      	add	r5, r8
 800eada:	6125      	str	r5, [r4, #16]
 800eadc:	2000      	movs	r0, #0
 800eade:	b007      	add	sp, #28
 800eae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eae4:	f04f 0800 	mov.w	r8, #0
 800eae8:	e7ca      	b.n	800ea80 <_scanf_i+0x160>
 800eaea:	07ca      	lsls	r2, r1, #31
 800eaec:	bf4c      	ite	mi
 800eaee:	8018      	strhmi	r0, [r3, #0]
 800eaf0:	6018      	strpl	r0, [r3, #0]
 800eaf2:	e7ea      	b.n	800eaca <_scanf_i+0x1aa>
 800eaf4:	2001      	movs	r0, #1
 800eaf6:	e7f2      	b.n	800eade <_scanf_i+0x1be>
 800eaf8:	08011b38 	.word	0x08011b38
 800eafc:	0800bea9 	.word	0x0800bea9
 800eb00:	0800eca9 	.word	0x0800eca9
 800eb04:	08011d85 	.word	0x08011d85

0800eb08 <_read_r>:
 800eb08:	b538      	push	{r3, r4, r5, lr}
 800eb0a:	4c07      	ldr	r4, [pc, #28]	; (800eb28 <_read_r+0x20>)
 800eb0c:	4605      	mov	r5, r0
 800eb0e:	4608      	mov	r0, r1
 800eb10:	4611      	mov	r1, r2
 800eb12:	2200      	movs	r2, #0
 800eb14:	6022      	str	r2, [r4, #0]
 800eb16:	461a      	mov	r2, r3
 800eb18:	f7f3 fab6 	bl	8002088 <_read>
 800eb1c:	1c43      	adds	r3, r0, #1
 800eb1e:	d102      	bne.n	800eb26 <_read_r+0x1e>
 800eb20:	6823      	ldr	r3, [r4, #0]
 800eb22:	b103      	cbz	r3, 800eb26 <_read_r+0x1e>
 800eb24:	602b      	str	r3, [r5, #0]
 800eb26:	bd38      	pop	{r3, r4, r5, pc}
 800eb28:	200010a8 	.word	0x200010a8

0800eb2c <__sccl>:
 800eb2c:	b570      	push	{r4, r5, r6, lr}
 800eb2e:	780b      	ldrb	r3, [r1, #0]
 800eb30:	2b5e      	cmp	r3, #94	; 0x5e
 800eb32:	bf13      	iteet	ne
 800eb34:	1c4a      	addne	r2, r1, #1
 800eb36:	1c8a      	addeq	r2, r1, #2
 800eb38:	784b      	ldrbeq	r3, [r1, #1]
 800eb3a:	2100      	movne	r1, #0
 800eb3c:	bf08      	it	eq
 800eb3e:	2101      	moveq	r1, #1
 800eb40:	1e44      	subs	r4, r0, #1
 800eb42:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800eb46:	f804 1f01 	strb.w	r1, [r4, #1]!
 800eb4a:	42ac      	cmp	r4, r5
 800eb4c:	d1fb      	bne.n	800eb46 <__sccl+0x1a>
 800eb4e:	b913      	cbnz	r3, 800eb56 <__sccl+0x2a>
 800eb50:	3a01      	subs	r2, #1
 800eb52:	4610      	mov	r0, r2
 800eb54:	bd70      	pop	{r4, r5, r6, pc}
 800eb56:	f081 0401 	eor.w	r4, r1, #1
 800eb5a:	54c4      	strb	r4, [r0, r3]
 800eb5c:	1c51      	adds	r1, r2, #1
 800eb5e:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800eb62:	2d2d      	cmp	r5, #45	; 0x2d
 800eb64:	f101 36ff 	add.w	r6, r1, #4294967295
 800eb68:	460a      	mov	r2, r1
 800eb6a:	d006      	beq.n	800eb7a <__sccl+0x4e>
 800eb6c:	2d5d      	cmp	r5, #93	; 0x5d
 800eb6e:	d0f0      	beq.n	800eb52 <__sccl+0x26>
 800eb70:	b90d      	cbnz	r5, 800eb76 <__sccl+0x4a>
 800eb72:	4632      	mov	r2, r6
 800eb74:	e7ed      	b.n	800eb52 <__sccl+0x26>
 800eb76:	462b      	mov	r3, r5
 800eb78:	e7ef      	b.n	800eb5a <__sccl+0x2e>
 800eb7a:	780e      	ldrb	r6, [r1, #0]
 800eb7c:	2e5d      	cmp	r6, #93	; 0x5d
 800eb7e:	d0fa      	beq.n	800eb76 <__sccl+0x4a>
 800eb80:	42b3      	cmp	r3, r6
 800eb82:	dcf8      	bgt.n	800eb76 <__sccl+0x4a>
 800eb84:	3301      	adds	r3, #1
 800eb86:	429e      	cmp	r6, r3
 800eb88:	54c4      	strb	r4, [r0, r3]
 800eb8a:	dcfb      	bgt.n	800eb84 <__sccl+0x58>
 800eb8c:	3102      	adds	r1, #2
 800eb8e:	e7e6      	b.n	800eb5e <__sccl+0x32>

0800eb90 <strncmp>:
 800eb90:	b510      	push	{r4, lr}
 800eb92:	b16a      	cbz	r2, 800ebb0 <strncmp+0x20>
 800eb94:	3901      	subs	r1, #1
 800eb96:	1884      	adds	r4, r0, r2
 800eb98:	f810 3b01 	ldrb.w	r3, [r0], #1
 800eb9c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800eba0:	4293      	cmp	r3, r2
 800eba2:	d103      	bne.n	800ebac <strncmp+0x1c>
 800eba4:	42a0      	cmp	r0, r4
 800eba6:	d001      	beq.n	800ebac <strncmp+0x1c>
 800eba8:	2b00      	cmp	r3, #0
 800ebaa:	d1f5      	bne.n	800eb98 <strncmp+0x8>
 800ebac:	1a98      	subs	r0, r3, r2
 800ebae:	bd10      	pop	{r4, pc}
 800ebb0:	4610      	mov	r0, r2
 800ebb2:	e7fc      	b.n	800ebae <strncmp+0x1e>

0800ebb4 <_strtoul_l.isra.0>:
 800ebb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebb8:	4680      	mov	r8, r0
 800ebba:	4689      	mov	r9, r1
 800ebbc:	4692      	mov	sl, r2
 800ebbe:	461e      	mov	r6, r3
 800ebc0:	460f      	mov	r7, r1
 800ebc2:	463d      	mov	r5, r7
 800ebc4:	9808      	ldr	r0, [sp, #32]
 800ebc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ebca:	f7fe fd45 	bl	800d658 <__locale_ctype_ptr_l>
 800ebce:	4420      	add	r0, r4
 800ebd0:	7843      	ldrb	r3, [r0, #1]
 800ebd2:	f013 0308 	ands.w	r3, r3, #8
 800ebd6:	d130      	bne.n	800ec3a <_strtoul_l.isra.0+0x86>
 800ebd8:	2c2d      	cmp	r4, #45	; 0x2d
 800ebda:	d130      	bne.n	800ec3e <_strtoul_l.isra.0+0x8a>
 800ebdc:	787c      	ldrb	r4, [r7, #1]
 800ebde:	1cbd      	adds	r5, r7, #2
 800ebe0:	2101      	movs	r1, #1
 800ebe2:	2e00      	cmp	r6, #0
 800ebe4:	d05c      	beq.n	800eca0 <_strtoul_l.isra.0+0xec>
 800ebe6:	2e10      	cmp	r6, #16
 800ebe8:	d109      	bne.n	800ebfe <_strtoul_l.isra.0+0x4a>
 800ebea:	2c30      	cmp	r4, #48	; 0x30
 800ebec:	d107      	bne.n	800ebfe <_strtoul_l.isra.0+0x4a>
 800ebee:	782b      	ldrb	r3, [r5, #0]
 800ebf0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ebf4:	2b58      	cmp	r3, #88	; 0x58
 800ebf6:	d14e      	bne.n	800ec96 <_strtoul_l.isra.0+0xe2>
 800ebf8:	786c      	ldrb	r4, [r5, #1]
 800ebfa:	2610      	movs	r6, #16
 800ebfc:	3502      	adds	r5, #2
 800ebfe:	f04f 32ff 	mov.w	r2, #4294967295
 800ec02:	2300      	movs	r3, #0
 800ec04:	fbb2 f2f6 	udiv	r2, r2, r6
 800ec08:	fb06 fc02 	mul.w	ip, r6, r2
 800ec0c:	ea6f 0c0c 	mvn.w	ip, ip
 800ec10:	4618      	mov	r0, r3
 800ec12:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800ec16:	2f09      	cmp	r7, #9
 800ec18:	d817      	bhi.n	800ec4a <_strtoul_l.isra.0+0x96>
 800ec1a:	463c      	mov	r4, r7
 800ec1c:	42a6      	cmp	r6, r4
 800ec1e:	dd23      	ble.n	800ec68 <_strtoul_l.isra.0+0xb4>
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	db1e      	blt.n	800ec62 <_strtoul_l.isra.0+0xae>
 800ec24:	4282      	cmp	r2, r0
 800ec26:	d31c      	bcc.n	800ec62 <_strtoul_l.isra.0+0xae>
 800ec28:	d101      	bne.n	800ec2e <_strtoul_l.isra.0+0x7a>
 800ec2a:	45a4      	cmp	ip, r4
 800ec2c:	db19      	blt.n	800ec62 <_strtoul_l.isra.0+0xae>
 800ec2e:	fb00 4006 	mla	r0, r0, r6, r4
 800ec32:	2301      	movs	r3, #1
 800ec34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ec38:	e7eb      	b.n	800ec12 <_strtoul_l.isra.0+0x5e>
 800ec3a:	462f      	mov	r7, r5
 800ec3c:	e7c1      	b.n	800ebc2 <_strtoul_l.isra.0+0xe>
 800ec3e:	2c2b      	cmp	r4, #43	; 0x2b
 800ec40:	bf04      	itt	eq
 800ec42:	1cbd      	addeq	r5, r7, #2
 800ec44:	787c      	ldrbeq	r4, [r7, #1]
 800ec46:	4619      	mov	r1, r3
 800ec48:	e7cb      	b.n	800ebe2 <_strtoul_l.isra.0+0x2e>
 800ec4a:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800ec4e:	2f19      	cmp	r7, #25
 800ec50:	d801      	bhi.n	800ec56 <_strtoul_l.isra.0+0xa2>
 800ec52:	3c37      	subs	r4, #55	; 0x37
 800ec54:	e7e2      	b.n	800ec1c <_strtoul_l.isra.0+0x68>
 800ec56:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800ec5a:	2f19      	cmp	r7, #25
 800ec5c:	d804      	bhi.n	800ec68 <_strtoul_l.isra.0+0xb4>
 800ec5e:	3c57      	subs	r4, #87	; 0x57
 800ec60:	e7dc      	b.n	800ec1c <_strtoul_l.isra.0+0x68>
 800ec62:	f04f 33ff 	mov.w	r3, #4294967295
 800ec66:	e7e5      	b.n	800ec34 <_strtoul_l.isra.0+0x80>
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	da09      	bge.n	800ec80 <_strtoul_l.isra.0+0xcc>
 800ec6c:	2322      	movs	r3, #34	; 0x22
 800ec6e:	f8c8 3000 	str.w	r3, [r8]
 800ec72:	f04f 30ff 	mov.w	r0, #4294967295
 800ec76:	f1ba 0f00 	cmp.w	sl, #0
 800ec7a:	d107      	bne.n	800ec8c <_strtoul_l.isra.0+0xd8>
 800ec7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec80:	b101      	cbz	r1, 800ec84 <_strtoul_l.isra.0+0xd0>
 800ec82:	4240      	negs	r0, r0
 800ec84:	f1ba 0f00 	cmp.w	sl, #0
 800ec88:	d0f8      	beq.n	800ec7c <_strtoul_l.isra.0+0xc8>
 800ec8a:	b10b      	cbz	r3, 800ec90 <_strtoul_l.isra.0+0xdc>
 800ec8c:	f105 39ff 	add.w	r9, r5, #4294967295
 800ec90:	f8ca 9000 	str.w	r9, [sl]
 800ec94:	e7f2      	b.n	800ec7c <_strtoul_l.isra.0+0xc8>
 800ec96:	2430      	movs	r4, #48	; 0x30
 800ec98:	2e00      	cmp	r6, #0
 800ec9a:	d1b0      	bne.n	800ebfe <_strtoul_l.isra.0+0x4a>
 800ec9c:	2608      	movs	r6, #8
 800ec9e:	e7ae      	b.n	800ebfe <_strtoul_l.isra.0+0x4a>
 800eca0:	2c30      	cmp	r4, #48	; 0x30
 800eca2:	d0a4      	beq.n	800ebee <_strtoul_l.isra.0+0x3a>
 800eca4:	260a      	movs	r6, #10
 800eca6:	e7aa      	b.n	800ebfe <_strtoul_l.isra.0+0x4a>

0800eca8 <_strtoul_r>:
 800eca8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ecaa:	4c06      	ldr	r4, [pc, #24]	; (800ecc4 <_strtoul_r+0x1c>)
 800ecac:	4d06      	ldr	r5, [pc, #24]	; (800ecc8 <_strtoul_r+0x20>)
 800ecae:	6824      	ldr	r4, [r4, #0]
 800ecb0:	6a24      	ldr	r4, [r4, #32]
 800ecb2:	2c00      	cmp	r4, #0
 800ecb4:	bf08      	it	eq
 800ecb6:	462c      	moveq	r4, r5
 800ecb8:	9400      	str	r4, [sp, #0]
 800ecba:	f7ff ff7b 	bl	800ebb4 <_strtoul_l.isra.0>
 800ecbe:	b003      	add	sp, #12
 800ecc0:	bd30      	pop	{r4, r5, pc}
 800ecc2:	bf00      	nop
 800ecc4:	200001e8 	.word	0x200001e8
 800ecc8:	2000024c 	.word	0x2000024c

0800eccc <__submore>:
 800eccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecd0:	460c      	mov	r4, r1
 800ecd2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ecd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ecd8:	4299      	cmp	r1, r3
 800ecda:	d11d      	bne.n	800ed18 <__submore+0x4c>
 800ecdc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ece0:	f7fb fa76 	bl	800a1d0 <_malloc_r>
 800ece4:	b918      	cbnz	r0, 800ecee <__submore+0x22>
 800ece6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecf2:	63a3      	str	r3, [r4, #56]	; 0x38
 800ecf4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ecf8:	6360      	str	r0, [r4, #52]	; 0x34
 800ecfa:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ecfe:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ed02:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ed06:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ed0a:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ed0e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ed12:	6020      	str	r0, [r4, #0]
 800ed14:	2000      	movs	r0, #0
 800ed16:	e7e8      	b.n	800ecea <__submore+0x1e>
 800ed18:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800ed1a:	0077      	lsls	r7, r6, #1
 800ed1c:	463a      	mov	r2, r7
 800ed1e:	f000 f858 	bl	800edd2 <_realloc_r>
 800ed22:	4605      	mov	r5, r0
 800ed24:	2800      	cmp	r0, #0
 800ed26:	d0de      	beq.n	800ece6 <__submore+0x1a>
 800ed28:	eb00 0806 	add.w	r8, r0, r6
 800ed2c:	4601      	mov	r1, r0
 800ed2e:	4632      	mov	r2, r6
 800ed30:	4640      	mov	r0, r8
 800ed32:	f7fe fd3b 	bl	800d7ac <memcpy>
 800ed36:	f8c4 8000 	str.w	r8, [r4]
 800ed3a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800ed3e:	e7e9      	b.n	800ed14 <__submore+0x48>

0800ed40 <__ascii_wctomb>:
 800ed40:	b149      	cbz	r1, 800ed56 <__ascii_wctomb+0x16>
 800ed42:	2aff      	cmp	r2, #255	; 0xff
 800ed44:	bf85      	ittet	hi
 800ed46:	238a      	movhi	r3, #138	; 0x8a
 800ed48:	6003      	strhi	r3, [r0, #0]
 800ed4a:	700a      	strbls	r2, [r1, #0]
 800ed4c:	f04f 30ff 	movhi.w	r0, #4294967295
 800ed50:	bf98      	it	ls
 800ed52:	2001      	movls	r0, #1
 800ed54:	4770      	bx	lr
 800ed56:	4608      	mov	r0, r1
 800ed58:	4770      	bx	lr
	...

0800ed5c <_fstat_r>:
 800ed5c:	b538      	push	{r3, r4, r5, lr}
 800ed5e:	4c07      	ldr	r4, [pc, #28]	; (800ed7c <_fstat_r+0x20>)
 800ed60:	2300      	movs	r3, #0
 800ed62:	4605      	mov	r5, r0
 800ed64:	4608      	mov	r0, r1
 800ed66:	4611      	mov	r1, r2
 800ed68:	6023      	str	r3, [r4, #0]
 800ed6a:	f7f3 f9b6 	bl	80020da <_fstat>
 800ed6e:	1c43      	adds	r3, r0, #1
 800ed70:	d102      	bne.n	800ed78 <_fstat_r+0x1c>
 800ed72:	6823      	ldr	r3, [r4, #0]
 800ed74:	b103      	cbz	r3, 800ed78 <_fstat_r+0x1c>
 800ed76:	602b      	str	r3, [r5, #0]
 800ed78:	bd38      	pop	{r3, r4, r5, pc}
 800ed7a:	bf00      	nop
 800ed7c:	200010a8 	.word	0x200010a8

0800ed80 <_isatty_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4c06      	ldr	r4, [pc, #24]	; (800ed9c <_isatty_r+0x1c>)
 800ed84:	2300      	movs	r3, #0
 800ed86:	4605      	mov	r5, r0
 800ed88:	4608      	mov	r0, r1
 800ed8a:	6023      	str	r3, [r4, #0]
 800ed8c:	f7f3 f9b5 	bl	80020fa <_isatty>
 800ed90:	1c43      	adds	r3, r0, #1
 800ed92:	d102      	bne.n	800ed9a <_isatty_r+0x1a>
 800ed94:	6823      	ldr	r3, [r4, #0]
 800ed96:	b103      	cbz	r3, 800ed9a <_isatty_r+0x1a>
 800ed98:	602b      	str	r3, [r5, #0]
 800ed9a:	bd38      	pop	{r3, r4, r5, pc}
 800ed9c:	200010a8 	.word	0x200010a8

0800eda0 <memmove>:
 800eda0:	4288      	cmp	r0, r1
 800eda2:	b510      	push	{r4, lr}
 800eda4:	eb01 0302 	add.w	r3, r1, r2
 800eda8:	d807      	bhi.n	800edba <memmove+0x1a>
 800edaa:	1e42      	subs	r2, r0, #1
 800edac:	4299      	cmp	r1, r3
 800edae:	d00a      	beq.n	800edc6 <memmove+0x26>
 800edb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800edb4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800edb8:	e7f8      	b.n	800edac <memmove+0xc>
 800edba:	4283      	cmp	r3, r0
 800edbc:	d9f5      	bls.n	800edaa <memmove+0xa>
 800edbe:	1881      	adds	r1, r0, r2
 800edc0:	1ad2      	subs	r2, r2, r3
 800edc2:	42d3      	cmn	r3, r2
 800edc4:	d100      	bne.n	800edc8 <memmove+0x28>
 800edc6:	bd10      	pop	{r4, pc}
 800edc8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800edcc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800edd0:	e7f7      	b.n	800edc2 <memmove+0x22>

0800edd2 <_realloc_r>:
 800edd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800edd4:	4607      	mov	r7, r0
 800edd6:	4614      	mov	r4, r2
 800edd8:	460e      	mov	r6, r1
 800edda:	b921      	cbnz	r1, 800ede6 <_realloc_r+0x14>
 800eddc:	4611      	mov	r1, r2
 800edde:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ede2:	f7fb b9f5 	b.w	800a1d0 <_malloc_r>
 800ede6:	b922      	cbnz	r2, 800edf2 <_realloc_r+0x20>
 800ede8:	f7fb f9a4 	bl	800a134 <_free_r>
 800edec:	4625      	mov	r5, r4
 800edee:	4628      	mov	r0, r5
 800edf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800edf2:	f000 f814 	bl	800ee1e <_malloc_usable_size_r>
 800edf6:	42a0      	cmp	r0, r4
 800edf8:	d20f      	bcs.n	800ee1a <_realloc_r+0x48>
 800edfa:	4621      	mov	r1, r4
 800edfc:	4638      	mov	r0, r7
 800edfe:	f7fb f9e7 	bl	800a1d0 <_malloc_r>
 800ee02:	4605      	mov	r5, r0
 800ee04:	2800      	cmp	r0, #0
 800ee06:	d0f2      	beq.n	800edee <_realloc_r+0x1c>
 800ee08:	4631      	mov	r1, r6
 800ee0a:	4622      	mov	r2, r4
 800ee0c:	f7fe fcce 	bl	800d7ac <memcpy>
 800ee10:	4631      	mov	r1, r6
 800ee12:	4638      	mov	r0, r7
 800ee14:	f7fb f98e 	bl	800a134 <_free_r>
 800ee18:	e7e9      	b.n	800edee <_realloc_r+0x1c>
 800ee1a:	4635      	mov	r5, r6
 800ee1c:	e7e7      	b.n	800edee <_realloc_r+0x1c>

0800ee1e <_malloc_usable_size_r>:
 800ee1e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ee22:	1f18      	subs	r0, r3, #4
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	bfbc      	itt	lt
 800ee28:	580b      	ldrlt	r3, [r1, r0]
 800ee2a:	18c0      	addlt	r0, r0, r3
 800ee2c:	4770      	bx	lr
	...

0800ee30 <cos>:
 800ee30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee32:	ec51 0b10 	vmov	r0, r1, d0
 800ee36:	4a1e      	ldr	r2, [pc, #120]	; (800eeb0 <cos+0x80>)
 800ee38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee3c:	4293      	cmp	r3, r2
 800ee3e:	dc06      	bgt.n	800ee4e <cos+0x1e>
 800ee40:	ed9f 1b19 	vldr	d1, [pc, #100]	; 800eea8 <cos+0x78>
 800ee44:	f001 fd94 	bl	8010970 <__kernel_cos>
 800ee48:	ec51 0b10 	vmov	r0, r1, d0
 800ee4c:	e007      	b.n	800ee5e <cos+0x2e>
 800ee4e:	4a19      	ldr	r2, [pc, #100]	; (800eeb4 <cos+0x84>)
 800ee50:	4293      	cmp	r3, r2
 800ee52:	dd09      	ble.n	800ee68 <cos+0x38>
 800ee54:	ee10 2a10 	vmov	r2, s0
 800ee58:	460b      	mov	r3, r1
 800ee5a:	f7f1 fa1d 	bl	8000298 <__aeabi_dsub>
 800ee5e:	ec41 0b10 	vmov	d0, r0, r1
 800ee62:	b005      	add	sp, #20
 800ee64:	f85d fb04 	ldr.w	pc, [sp], #4
 800ee68:	4668      	mov	r0, sp
 800ee6a:	f001 fadd 	bl	8010428 <__ieee754_rem_pio2>
 800ee6e:	f000 0003 	and.w	r0, r0, #3
 800ee72:	2801      	cmp	r0, #1
 800ee74:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee78:	ed9d 0b00 	vldr	d0, [sp]
 800ee7c:	d007      	beq.n	800ee8e <cos+0x5e>
 800ee7e:	2802      	cmp	r0, #2
 800ee80:	d00e      	beq.n	800eea0 <cos+0x70>
 800ee82:	2800      	cmp	r0, #0
 800ee84:	d0de      	beq.n	800ee44 <cos+0x14>
 800ee86:	2001      	movs	r0, #1
 800ee88:	f002 f97a 	bl	8011180 <__kernel_sin>
 800ee8c:	e7dc      	b.n	800ee48 <cos+0x18>
 800ee8e:	f002 f977 	bl	8011180 <__kernel_sin>
 800ee92:	ec53 2b10 	vmov	r2, r3, d0
 800ee96:	ee10 0a10 	vmov	r0, s0
 800ee9a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ee9e:	e7de      	b.n	800ee5e <cos+0x2e>
 800eea0:	f001 fd66 	bl	8010970 <__kernel_cos>
 800eea4:	e7f5      	b.n	800ee92 <cos+0x62>
 800eea6:	bf00      	nop
	...
 800eeb0:	3fe921fb 	.word	0x3fe921fb
 800eeb4:	7fefffff 	.word	0x7fefffff

0800eeb8 <sin>:
 800eeb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eeba:	ec51 0b10 	vmov	r0, r1, d0
 800eebe:	4a20      	ldr	r2, [pc, #128]	; (800ef40 <sin+0x88>)
 800eec0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eec4:	4293      	cmp	r3, r2
 800eec6:	dc07      	bgt.n	800eed8 <sin+0x20>
 800eec8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 800ef38 <sin+0x80>
 800eecc:	2000      	movs	r0, #0
 800eece:	f002 f957 	bl	8011180 <__kernel_sin>
 800eed2:	ec51 0b10 	vmov	r0, r1, d0
 800eed6:	e007      	b.n	800eee8 <sin+0x30>
 800eed8:	4a1a      	ldr	r2, [pc, #104]	; (800ef44 <sin+0x8c>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	dd09      	ble.n	800eef2 <sin+0x3a>
 800eede:	ee10 2a10 	vmov	r2, s0
 800eee2:	460b      	mov	r3, r1
 800eee4:	f7f1 f9d8 	bl	8000298 <__aeabi_dsub>
 800eee8:	ec41 0b10 	vmov	d0, r0, r1
 800eeec:	b005      	add	sp, #20
 800eeee:	f85d fb04 	ldr.w	pc, [sp], #4
 800eef2:	4668      	mov	r0, sp
 800eef4:	f001 fa98 	bl	8010428 <__ieee754_rem_pio2>
 800eef8:	f000 0003 	and.w	r0, r0, #3
 800eefc:	2801      	cmp	r0, #1
 800eefe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ef02:	ed9d 0b00 	vldr	d0, [sp]
 800ef06:	d004      	beq.n	800ef12 <sin+0x5a>
 800ef08:	2802      	cmp	r0, #2
 800ef0a:	d005      	beq.n	800ef18 <sin+0x60>
 800ef0c:	b970      	cbnz	r0, 800ef2c <sin+0x74>
 800ef0e:	2001      	movs	r0, #1
 800ef10:	e7dd      	b.n	800eece <sin+0x16>
 800ef12:	f001 fd2d 	bl	8010970 <__kernel_cos>
 800ef16:	e7dc      	b.n	800eed2 <sin+0x1a>
 800ef18:	2001      	movs	r0, #1
 800ef1a:	f002 f931 	bl	8011180 <__kernel_sin>
 800ef1e:	ec53 2b10 	vmov	r2, r3, d0
 800ef22:	ee10 0a10 	vmov	r0, s0
 800ef26:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ef2a:	e7dd      	b.n	800eee8 <sin+0x30>
 800ef2c:	f001 fd20 	bl	8010970 <__kernel_cos>
 800ef30:	e7f5      	b.n	800ef1e <sin+0x66>
 800ef32:	bf00      	nop
 800ef34:	f3af 8000 	nop.w
	...
 800ef40:	3fe921fb 	.word	0x3fe921fb
 800ef44:	7fefffff 	.word	0x7fefffff

0800ef48 <acos>:
 800ef48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ef4a:	ed2d 8b02 	vpush	{d8}
 800ef4e:	4e26      	ldr	r6, [pc, #152]	; (800efe8 <acos+0xa0>)
 800ef50:	b08b      	sub	sp, #44	; 0x2c
 800ef52:	ec55 4b10 	vmov	r4, r5, d0
 800ef56:	f000 fa1b 	bl	800f390 <__ieee754_acos>
 800ef5a:	f996 3000 	ldrsb.w	r3, [r6]
 800ef5e:	eeb0 8a40 	vmov.f32	s16, s0
 800ef62:	eef0 8a60 	vmov.f32	s17, s1
 800ef66:	3301      	adds	r3, #1
 800ef68:	d036      	beq.n	800efd8 <acos+0x90>
 800ef6a:	4622      	mov	r2, r4
 800ef6c:	462b      	mov	r3, r5
 800ef6e:	4620      	mov	r0, r4
 800ef70:	4629      	mov	r1, r5
 800ef72:	f7f1 fde3 	bl	8000b3c <__aeabi_dcmpun>
 800ef76:	4607      	mov	r7, r0
 800ef78:	bb70      	cbnz	r0, 800efd8 <acos+0x90>
 800ef7a:	ec45 4b10 	vmov	d0, r4, r5
 800ef7e:	f002 fb5b 	bl	8011638 <fabs>
 800ef82:	2200      	movs	r2, #0
 800ef84:	4b19      	ldr	r3, [pc, #100]	; (800efec <acos+0xa4>)
 800ef86:	ec51 0b10 	vmov	r0, r1, d0
 800ef8a:	f7f1 fdcd 	bl	8000b28 <__aeabi_dcmpgt>
 800ef8e:	b318      	cbz	r0, 800efd8 <acos+0x90>
 800ef90:	2301      	movs	r3, #1
 800ef92:	9300      	str	r3, [sp, #0]
 800ef94:	4816      	ldr	r0, [pc, #88]	; (800eff0 <acos+0xa8>)
 800ef96:	4b17      	ldr	r3, [pc, #92]	; (800eff4 <acos+0xac>)
 800ef98:	9301      	str	r3, [sp, #4]
 800ef9a:	9708      	str	r7, [sp, #32]
 800ef9c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800efa0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800efa4:	f002 fbe4 	bl	8011770 <nan>
 800efa8:	f996 3000 	ldrsb.w	r3, [r6]
 800efac:	2b02      	cmp	r3, #2
 800efae:	ed8d 0b06 	vstr	d0, [sp, #24]
 800efb2:	d104      	bne.n	800efbe <acos+0x76>
 800efb4:	f7fb f87c 	bl	800a0b0 <__errno>
 800efb8:	2321      	movs	r3, #33	; 0x21
 800efba:	6003      	str	r3, [r0, #0]
 800efbc:	e004      	b.n	800efc8 <acos+0x80>
 800efbe:	4668      	mov	r0, sp
 800efc0:	f002 fbd2 	bl	8011768 <matherr>
 800efc4:	2800      	cmp	r0, #0
 800efc6:	d0f5      	beq.n	800efb4 <acos+0x6c>
 800efc8:	9b08      	ldr	r3, [sp, #32]
 800efca:	b11b      	cbz	r3, 800efd4 <acos+0x8c>
 800efcc:	f7fb f870 	bl	800a0b0 <__errno>
 800efd0:	9b08      	ldr	r3, [sp, #32]
 800efd2:	6003      	str	r3, [r0, #0]
 800efd4:	ed9d 8b06 	vldr	d8, [sp, #24]
 800efd8:	eeb0 0a48 	vmov.f32	s0, s16
 800efdc:	eef0 0a68 	vmov.f32	s1, s17
 800efe0:	b00b      	add	sp, #44	; 0x2c
 800efe2:	ecbd 8b02 	vpop	{d8}
 800efe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800efe8:	200003b8 	.word	0x200003b8
 800efec:	3ff00000 	.word	0x3ff00000
 800eff0:	08011d69 	.word	0x08011d69
 800eff4:	08011e91 	.word	0x08011e91

0800eff8 <atan2>:
 800eff8:	f000 bc26 	b.w	800f848 <__ieee754_atan2>

0800effc <pow>:
 800effc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f000:	ed2d 8b04 	vpush	{d8-d9}
 800f004:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800f2d8 <pow+0x2dc>
 800f008:	b08d      	sub	sp, #52	; 0x34
 800f00a:	ec57 6b10 	vmov	r6, r7, d0
 800f00e:	ec55 4b11 	vmov	r4, r5, d1
 800f012:	f000 fcf9 	bl	800fa08 <__ieee754_pow>
 800f016:	f999 3000 	ldrsb.w	r3, [r9]
 800f01a:	9300      	str	r3, [sp, #0]
 800f01c:	3301      	adds	r3, #1
 800f01e:	eeb0 8a40 	vmov.f32	s16, s0
 800f022:	eef0 8a60 	vmov.f32	s17, s1
 800f026:	46c8      	mov	r8, r9
 800f028:	d05f      	beq.n	800f0ea <pow+0xee>
 800f02a:	4622      	mov	r2, r4
 800f02c:	462b      	mov	r3, r5
 800f02e:	4620      	mov	r0, r4
 800f030:	4629      	mov	r1, r5
 800f032:	f7f1 fd83 	bl	8000b3c <__aeabi_dcmpun>
 800f036:	4683      	mov	fp, r0
 800f038:	2800      	cmp	r0, #0
 800f03a:	d156      	bne.n	800f0ea <pow+0xee>
 800f03c:	4632      	mov	r2, r6
 800f03e:	463b      	mov	r3, r7
 800f040:	4630      	mov	r0, r6
 800f042:	4639      	mov	r1, r7
 800f044:	f7f1 fd7a 	bl	8000b3c <__aeabi_dcmpun>
 800f048:	9001      	str	r0, [sp, #4]
 800f04a:	b1e8      	cbz	r0, 800f088 <pow+0x8c>
 800f04c:	2200      	movs	r2, #0
 800f04e:	2300      	movs	r3, #0
 800f050:	4620      	mov	r0, r4
 800f052:	4629      	mov	r1, r5
 800f054:	f7f1 fd40 	bl	8000ad8 <__aeabi_dcmpeq>
 800f058:	2800      	cmp	r0, #0
 800f05a:	d046      	beq.n	800f0ea <pow+0xee>
 800f05c:	2301      	movs	r3, #1
 800f05e:	9302      	str	r3, [sp, #8]
 800f060:	4b96      	ldr	r3, [pc, #600]	; (800f2bc <pow+0x2c0>)
 800f062:	9303      	str	r3, [sp, #12]
 800f064:	4b96      	ldr	r3, [pc, #600]	; (800f2c0 <pow+0x2c4>)
 800f066:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800f06a:	2200      	movs	r2, #0
 800f06c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f070:	9b00      	ldr	r3, [sp, #0]
 800f072:	2b02      	cmp	r3, #2
 800f074:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f078:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f07c:	d033      	beq.n	800f0e6 <pow+0xea>
 800f07e:	a802      	add	r0, sp, #8
 800f080:	f002 fb72 	bl	8011768 <matherr>
 800f084:	bb48      	cbnz	r0, 800f0da <pow+0xde>
 800f086:	e05d      	b.n	800f144 <pow+0x148>
 800f088:	f04f 0a00 	mov.w	sl, #0
 800f08c:	f04f 0b00 	mov.w	fp, #0
 800f090:	4652      	mov	r2, sl
 800f092:	465b      	mov	r3, fp
 800f094:	4630      	mov	r0, r6
 800f096:	4639      	mov	r1, r7
 800f098:	f7f1 fd1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800f09c:	ec4b ab19 	vmov	d9, sl, fp
 800f0a0:	2800      	cmp	r0, #0
 800f0a2:	d054      	beq.n	800f14e <pow+0x152>
 800f0a4:	4652      	mov	r2, sl
 800f0a6:	465b      	mov	r3, fp
 800f0a8:	4620      	mov	r0, r4
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	f7f1 fd14 	bl	8000ad8 <__aeabi_dcmpeq>
 800f0b0:	4680      	mov	r8, r0
 800f0b2:	b318      	cbz	r0, 800f0fc <pow+0x100>
 800f0b4:	2301      	movs	r3, #1
 800f0b6:	9302      	str	r3, [sp, #8]
 800f0b8:	4b80      	ldr	r3, [pc, #512]	; (800f2bc <pow+0x2c0>)
 800f0ba:	9303      	str	r3, [sp, #12]
 800f0bc:	9b01      	ldr	r3, [sp, #4]
 800f0be:	930a      	str	r3, [sp, #40]	; 0x28
 800f0c0:	9b00      	ldr	r3, [sp, #0]
 800f0c2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f0c6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f0ca:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d0d5      	beq.n	800f07e <pow+0x82>
 800f0d2:	4b7b      	ldr	r3, [pc, #492]	; (800f2c0 <pow+0x2c4>)
 800f0d4:	2200      	movs	r2, #0
 800f0d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f0da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0dc:	b11b      	cbz	r3, 800f0e6 <pow+0xea>
 800f0de:	f7fa ffe7 	bl	800a0b0 <__errno>
 800f0e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f0e4:	6003      	str	r3, [r0, #0]
 800f0e6:	ed9d 8b08 	vldr	d8, [sp, #32]
 800f0ea:	eeb0 0a48 	vmov.f32	s0, s16
 800f0ee:	eef0 0a68 	vmov.f32	s1, s17
 800f0f2:	b00d      	add	sp, #52	; 0x34
 800f0f4:	ecbd 8b04 	vpop	{d8-d9}
 800f0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0fc:	ec45 4b10 	vmov	d0, r4, r5
 800f100:	f002 faa3 	bl	801164a <finite>
 800f104:	2800      	cmp	r0, #0
 800f106:	d0f0      	beq.n	800f0ea <pow+0xee>
 800f108:	4652      	mov	r2, sl
 800f10a:	465b      	mov	r3, fp
 800f10c:	4620      	mov	r0, r4
 800f10e:	4629      	mov	r1, r5
 800f110:	f7f1 fcec 	bl	8000aec <__aeabi_dcmplt>
 800f114:	2800      	cmp	r0, #0
 800f116:	d0e8      	beq.n	800f0ea <pow+0xee>
 800f118:	2301      	movs	r3, #1
 800f11a:	9302      	str	r3, [sp, #8]
 800f11c:	4b67      	ldr	r3, [pc, #412]	; (800f2bc <pow+0x2c0>)
 800f11e:	9303      	str	r3, [sp, #12]
 800f120:	f999 3000 	ldrsb.w	r3, [r9]
 800f124:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f128:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f12c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f130:	b913      	cbnz	r3, 800f138 <pow+0x13c>
 800f132:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f136:	e7a2      	b.n	800f07e <pow+0x82>
 800f138:	4962      	ldr	r1, [pc, #392]	; (800f2c4 <pow+0x2c8>)
 800f13a:	2000      	movs	r0, #0
 800f13c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f140:	2b02      	cmp	r3, #2
 800f142:	d19c      	bne.n	800f07e <pow+0x82>
 800f144:	f7fa ffb4 	bl	800a0b0 <__errno>
 800f148:	2321      	movs	r3, #33	; 0x21
 800f14a:	6003      	str	r3, [r0, #0]
 800f14c:	e7c5      	b.n	800f0da <pow+0xde>
 800f14e:	eeb0 0a48 	vmov.f32	s0, s16
 800f152:	eef0 0a68 	vmov.f32	s1, s17
 800f156:	f002 fa78 	bl	801164a <finite>
 800f15a:	9000      	str	r0, [sp, #0]
 800f15c:	2800      	cmp	r0, #0
 800f15e:	f040 8081 	bne.w	800f264 <pow+0x268>
 800f162:	ec47 6b10 	vmov	d0, r6, r7
 800f166:	f002 fa70 	bl	801164a <finite>
 800f16a:	2800      	cmp	r0, #0
 800f16c:	d07a      	beq.n	800f264 <pow+0x268>
 800f16e:	ec45 4b10 	vmov	d0, r4, r5
 800f172:	f002 fa6a 	bl	801164a <finite>
 800f176:	2800      	cmp	r0, #0
 800f178:	d074      	beq.n	800f264 <pow+0x268>
 800f17a:	ec53 2b18 	vmov	r2, r3, d8
 800f17e:	ee18 0a10 	vmov	r0, s16
 800f182:	4619      	mov	r1, r3
 800f184:	f7f1 fcda 	bl	8000b3c <__aeabi_dcmpun>
 800f188:	f999 9000 	ldrsb.w	r9, [r9]
 800f18c:	4b4b      	ldr	r3, [pc, #300]	; (800f2bc <pow+0x2c0>)
 800f18e:	b1b0      	cbz	r0, 800f1be <pow+0x1c2>
 800f190:	2201      	movs	r2, #1
 800f192:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f196:	9b00      	ldr	r3, [sp, #0]
 800f198:	930a      	str	r3, [sp, #40]	; 0x28
 800f19a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f19e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f1a2:	f1b9 0f00 	cmp.w	r9, #0
 800f1a6:	d0c4      	beq.n	800f132 <pow+0x136>
 800f1a8:	4652      	mov	r2, sl
 800f1aa:	465b      	mov	r3, fp
 800f1ac:	4650      	mov	r0, sl
 800f1ae:	4659      	mov	r1, fp
 800f1b0:	f7f1 fb54 	bl	800085c <__aeabi_ddiv>
 800f1b4:	f1b9 0f02 	cmp.w	r9, #2
 800f1b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f1bc:	e7c1      	b.n	800f142 <pow+0x146>
 800f1be:	2203      	movs	r2, #3
 800f1c0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f1c4:	900a      	str	r0, [sp, #40]	; 0x28
 800f1c6:	4629      	mov	r1, r5
 800f1c8:	4620      	mov	r0, r4
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	4b3e      	ldr	r3, [pc, #248]	; (800f2c8 <pow+0x2cc>)
 800f1ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f1d2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f1d6:	f7f1 fa17 	bl	8000608 <__aeabi_dmul>
 800f1da:	4604      	mov	r4, r0
 800f1dc:	460d      	mov	r5, r1
 800f1de:	f1b9 0f00 	cmp.w	r9, #0
 800f1e2:	d124      	bne.n	800f22e <pow+0x232>
 800f1e4:	4b39      	ldr	r3, [pc, #228]	; (800f2cc <pow+0x2d0>)
 800f1e6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f1ea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f1ee:	4630      	mov	r0, r6
 800f1f0:	4652      	mov	r2, sl
 800f1f2:	465b      	mov	r3, fp
 800f1f4:	4639      	mov	r1, r7
 800f1f6:	f7f1 fc79 	bl	8000aec <__aeabi_dcmplt>
 800f1fa:	2800      	cmp	r0, #0
 800f1fc:	d056      	beq.n	800f2ac <pow+0x2b0>
 800f1fe:	ec45 4b10 	vmov	d0, r4, r5
 800f202:	f002 fabd 	bl	8011780 <rint>
 800f206:	4622      	mov	r2, r4
 800f208:	462b      	mov	r3, r5
 800f20a:	ec51 0b10 	vmov	r0, r1, d0
 800f20e:	f7f1 fc63 	bl	8000ad8 <__aeabi_dcmpeq>
 800f212:	b920      	cbnz	r0, 800f21e <pow+0x222>
 800f214:	4b2e      	ldr	r3, [pc, #184]	; (800f2d0 <pow+0x2d4>)
 800f216:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f21a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f21e:	f998 3000 	ldrsb.w	r3, [r8]
 800f222:	2b02      	cmp	r3, #2
 800f224:	d142      	bne.n	800f2ac <pow+0x2b0>
 800f226:	f7fa ff43 	bl	800a0b0 <__errno>
 800f22a:	2322      	movs	r3, #34	; 0x22
 800f22c:	e78d      	b.n	800f14a <pow+0x14e>
 800f22e:	4b29      	ldr	r3, [pc, #164]	; (800f2d4 <pow+0x2d8>)
 800f230:	2200      	movs	r2, #0
 800f232:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f236:	4630      	mov	r0, r6
 800f238:	4652      	mov	r2, sl
 800f23a:	465b      	mov	r3, fp
 800f23c:	4639      	mov	r1, r7
 800f23e:	f7f1 fc55 	bl	8000aec <__aeabi_dcmplt>
 800f242:	2800      	cmp	r0, #0
 800f244:	d0eb      	beq.n	800f21e <pow+0x222>
 800f246:	ec45 4b10 	vmov	d0, r4, r5
 800f24a:	f002 fa99 	bl	8011780 <rint>
 800f24e:	4622      	mov	r2, r4
 800f250:	462b      	mov	r3, r5
 800f252:	ec51 0b10 	vmov	r0, r1, d0
 800f256:	f7f1 fc3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800f25a:	2800      	cmp	r0, #0
 800f25c:	d1df      	bne.n	800f21e <pow+0x222>
 800f25e:	2200      	movs	r2, #0
 800f260:	4b18      	ldr	r3, [pc, #96]	; (800f2c4 <pow+0x2c8>)
 800f262:	e7da      	b.n	800f21a <pow+0x21e>
 800f264:	2200      	movs	r2, #0
 800f266:	2300      	movs	r3, #0
 800f268:	ec51 0b18 	vmov	r0, r1, d8
 800f26c:	f7f1 fc34 	bl	8000ad8 <__aeabi_dcmpeq>
 800f270:	2800      	cmp	r0, #0
 800f272:	f43f af3a 	beq.w	800f0ea <pow+0xee>
 800f276:	ec47 6b10 	vmov	d0, r6, r7
 800f27a:	f002 f9e6 	bl	801164a <finite>
 800f27e:	2800      	cmp	r0, #0
 800f280:	f43f af33 	beq.w	800f0ea <pow+0xee>
 800f284:	ec45 4b10 	vmov	d0, r4, r5
 800f288:	f002 f9df 	bl	801164a <finite>
 800f28c:	2800      	cmp	r0, #0
 800f28e:	f43f af2c 	beq.w	800f0ea <pow+0xee>
 800f292:	2304      	movs	r3, #4
 800f294:	9302      	str	r3, [sp, #8]
 800f296:	4b09      	ldr	r3, [pc, #36]	; (800f2bc <pow+0x2c0>)
 800f298:	9303      	str	r3, [sp, #12]
 800f29a:	2300      	movs	r3, #0
 800f29c:	930a      	str	r3, [sp, #40]	; 0x28
 800f29e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f2a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f2a6:	ed8d 9b08 	vstr	d9, [sp, #32]
 800f2aa:	e7b8      	b.n	800f21e <pow+0x222>
 800f2ac:	a802      	add	r0, sp, #8
 800f2ae:	f002 fa5b 	bl	8011768 <matherr>
 800f2b2:	2800      	cmp	r0, #0
 800f2b4:	f47f af11 	bne.w	800f0da <pow+0xde>
 800f2b8:	e7b5      	b.n	800f226 <pow+0x22a>
 800f2ba:	bf00      	nop
 800f2bc:	08011e96 	.word	0x08011e96
 800f2c0:	3ff00000 	.word	0x3ff00000
 800f2c4:	fff00000 	.word	0xfff00000
 800f2c8:	3fe00000 	.word	0x3fe00000
 800f2cc:	47efffff 	.word	0x47efffff
 800f2d0:	c7efffff 	.word	0xc7efffff
 800f2d4:	7ff00000 	.word	0x7ff00000
 800f2d8:	200003b8 	.word	0x200003b8

0800f2dc <sqrt>:
 800f2dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2e0:	ed2d 8b02 	vpush	{d8}
 800f2e4:	b08b      	sub	sp, #44	; 0x2c
 800f2e6:	ec55 4b10 	vmov	r4, r5, d0
 800f2ea:	f001 fa8f 	bl	801080c <__ieee754_sqrt>
 800f2ee:	4b26      	ldr	r3, [pc, #152]	; (800f388 <sqrt+0xac>)
 800f2f0:	eeb0 8a40 	vmov.f32	s16, s0
 800f2f4:	eef0 8a60 	vmov.f32	s17, s1
 800f2f8:	f993 6000 	ldrsb.w	r6, [r3]
 800f2fc:	1c73      	adds	r3, r6, #1
 800f2fe:	d02a      	beq.n	800f356 <sqrt+0x7a>
 800f300:	4622      	mov	r2, r4
 800f302:	462b      	mov	r3, r5
 800f304:	4620      	mov	r0, r4
 800f306:	4629      	mov	r1, r5
 800f308:	f7f1 fc18 	bl	8000b3c <__aeabi_dcmpun>
 800f30c:	4607      	mov	r7, r0
 800f30e:	bb10      	cbnz	r0, 800f356 <sqrt+0x7a>
 800f310:	f04f 0800 	mov.w	r8, #0
 800f314:	f04f 0900 	mov.w	r9, #0
 800f318:	4642      	mov	r2, r8
 800f31a:	464b      	mov	r3, r9
 800f31c:	4620      	mov	r0, r4
 800f31e:	4629      	mov	r1, r5
 800f320:	f7f1 fbe4 	bl	8000aec <__aeabi_dcmplt>
 800f324:	b1b8      	cbz	r0, 800f356 <sqrt+0x7a>
 800f326:	2301      	movs	r3, #1
 800f328:	9300      	str	r3, [sp, #0]
 800f32a:	4b18      	ldr	r3, [pc, #96]	; (800f38c <sqrt+0xb0>)
 800f32c:	9301      	str	r3, [sp, #4]
 800f32e:	9708      	str	r7, [sp, #32]
 800f330:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f334:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f338:	b9b6      	cbnz	r6, 800f368 <sqrt+0x8c>
 800f33a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f33e:	4668      	mov	r0, sp
 800f340:	f002 fa12 	bl	8011768 <matherr>
 800f344:	b1d0      	cbz	r0, 800f37c <sqrt+0xa0>
 800f346:	9b08      	ldr	r3, [sp, #32]
 800f348:	b11b      	cbz	r3, 800f352 <sqrt+0x76>
 800f34a:	f7fa feb1 	bl	800a0b0 <__errno>
 800f34e:	9b08      	ldr	r3, [sp, #32]
 800f350:	6003      	str	r3, [r0, #0]
 800f352:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f356:	eeb0 0a48 	vmov.f32	s0, s16
 800f35a:	eef0 0a68 	vmov.f32	s1, s17
 800f35e:	b00b      	add	sp, #44	; 0x2c
 800f360:	ecbd 8b02 	vpop	{d8}
 800f364:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f368:	4642      	mov	r2, r8
 800f36a:	464b      	mov	r3, r9
 800f36c:	4640      	mov	r0, r8
 800f36e:	4649      	mov	r1, r9
 800f370:	f7f1 fa74 	bl	800085c <__aeabi_ddiv>
 800f374:	2e02      	cmp	r6, #2
 800f376:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f37a:	d1e0      	bne.n	800f33e <sqrt+0x62>
 800f37c:	f7fa fe98 	bl	800a0b0 <__errno>
 800f380:	2321      	movs	r3, #33	; 0x21
 800f382:	6003      	str	r3, [r0, #0]
 800f384:	e7df      	b.n	800f346 <sqrt+0x6a>
 800f386:	bf00      	nop
 800f388:	200003b8 	.word	0x200003b8
 800f38c:	08011e9a 	.word	0x08011e9a

0800f390 <__ieee754_acos>:
 800f390:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f394:	ec55 4b10 	vmov	r4, r5, d0
 800f398:	49b7      	ldr	r1, [pc, #732]	; (800f678 <__ieee754_acos+0x2e8>)
 800f39a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f39e:	428b      	cmp	r3, r1
 800f3a0:	dd1b      	ble.n	800f3da <__ieee754_acos+0x4a>
 800f3a2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800f3a6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f3aa:	4323      	orrs	r3, r4
 800f3ac:	d109      	bne.n	800f3c2 <__ieee754_acos+0x32>
 800f3ae:	2d00      	cmp	r5, #0
 800f3b0:	f300 8211 	bgt.w	800f7d6 <__ieee754_acos+0x446>
 800f3b4:	a196      	add	r1, pc, #600	; (adr r1, 800f610 <__ieee754_acos+0x280>)
 800f3b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3ba:	ec41 0b10 	vmov	d0, r0, r1
 800f3be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c2:	ee10 2a10 	vmov	r2, s0
 800f3c6:	462b      	mov	r3, r5
 800f3c8:	4620      	mov	r0, r4
 800f3ca:	4629      	mov	r1, r5
 800f3cc:	f7f0 ff64 	bl	8000298 <__aeabi_dsub>
 800f3d0:	4602      	mov	r2, r0
 800f3d2:	460b      	mov	r3, r1
 800f3d4:	f7f1 fa42 	bl	800085c <__aeabi_ddiv>
 800f3d8:	e7ef      	b.n	800f3ba <__ieee754_acos+0x2a>
 800f3da:	49a8      	ldr	r1, [pc, #672]	; (800f67c <__ieee754_acos+0x2ec>)
 800f3dc:	428b      	cmp	r3, r1
 800f3de:	f300 8087 	bgt.w	800f4f0 <__ieee754_acos+0x160>
 800f3e2:	4aa7      	ldr	r2, [pc, #668]	; (800f680 <__ieee754_acos+0x2f0>)
 800f3e4:	4293      	cmp	r3, r2
 800f3e6:	f340 81f9 	ble.w	800f7dc <__ieee754_acos+0x44c>
 800f3ea:	ee10 2a10 	vmov	r2, s0
 800f3ee:	ee10 0a10 	vmov	r0, s0
 800f3f2:	462b      	mov	r3, r5
 800f3f4:	4629      	mov	r1, r5
 800f3f6:	f7f1 f907 	bl	8000608 <__aeabi_dmul>
 800f3fa:	a387      	add	r3, pc, #540	; (adr r3, 800f618 <__ieee754_acos+0x288>)
 800f3fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f400:	4606      	mov	r6, r0
 800f402:	460f      	mov	r7, r1
 800f404:	f7f1 f900 	bl	8000608 <__aeabi_dmul>
 800f408:	a385      	add	r3, pc, #532	; (adr r3, 800f620 <__ieee754_acos+0x290>)
 800f40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40e:	f7f0 ff45 	bl	800029c <__adddf3>
 800f412:	4632      	mov	r2, r6
 800f414:	463b      	mov	r3, r7
 800f416:	f7f1 f8f7 	bl	8000608 <__aeabi_dmul>
 800f41a:	a383      	add	r3, pc, #524	; (adr r3, 800f628 <__ieee754_acos+0x298>)
 800f41c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f420:	f7f0 ff3a 	bl	8000298 <__aeabi_dsub>
 800f424:	4632      	mov	r2, r6
 800f426:	463b      	mov	r3, r7
 800f428:	f7f1 f8ee 	bl	8000608 <__aeabi_dmul>
 800f42c:	a380      	add	r3, pc, #512	; (adr r3, 800f630 <__ieee754_acos+0x2a0>)
 800f42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f432:	f7f0 ff33 	bl	800029c <__adddf3>
 800f436:	4632      	mov	r2, r6
 800f438:	463b      	mov	r3, r7
 800f43a:	f7f1 f8e5 	bl	8000608 <__aeabi_dmul>
 800f43e:	a37e      	add	r3, pc, #504	; (adr r3, 800f638 <__ieee754_acos+0x2a8>)
 800f440:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f444:	f7f0 ff28 	bl	8000298 <__aeabi_dsub>
 800f448:	4632      	mov	r2, r6
 800f44a:	463b      	mov	r3, r7
 800f44c:	f7f1 f8dc 	bl	8000608 <__aeabi_dmul>
 800f450:	a37b      	add	r3, pc, #492	; (adr r3, 800f640 <__ieee754_acos+0x2b0>)
 800f452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f456:	f7f0 ff21 	bl	800029c <__adddf3>
 800f45a:	4632      	mov	r2, r6
 800f45c:	463b      	mov	r3, r7
 800f45e:	f7f1 f8d3 	bl	8000608 <__aeabi_dmul>
 800f462:	a379      	add	r3, pc, #484	; (adr r3, 800f648 <__ieee754_acos+0x2b8>)
 800f464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f468:	4680      	mov	r8, r0
 800f46a:	4689      	mov	r9, r1
 800f46c:	4630      	mov	r0, r6
 800f46e:	4639      	mov	r1, r7
 800f470:	f7f1 f8ca 	bl	8000608 <__aeabi_dmul>
 800f474:	a376      	add	r3, pc, #472	; (adr r3, 800f650 <__ieee754_acos+0x2c0>)
 800f476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f47a:	f7f0 ff0d 	bl	8000298 <__aeabi_dsub>
 800f47e:	4632      	mov	r2, r6
 800f480:	463b      	mov	r3, r7
 800f482:	f7f1 f8c1 	bl	8000608 <__aeabi_dmul>
 800f486:	a374      	add	r3, pc, #464	; (adr r3, 800f658 <__ieee754_acos+0x2c8>)
 800f488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f48c:	f7f0 ff06 	bl	800029c <__adddf3>
 800f490:	4632      	mov	r2, r6
 800f492:	463b      	mov	r3, r7
 800f494:	f7f1 f8b8 	bl	8000608 <__aeabi_dmul>
 800f498:	a371      	add	r3, pc, #452	; (adr r3, 800f660 <__ieee754_acos+0x2d0>)
 800f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f49e:	f7f0 fefb 	bl	8000298 <__aeabi_dsub>
 800f4a2:	4632      	mov	r2, r6
 800f4a4:	463b      	mov	r3, r7
 800f4a6:	f7f1 f8af 	bl	8000608 <__aeabi_dmul>
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	4b75      	ldr	r3, [pc, #468]	; (800f684 <__ieee754_acos+0x2f4>)
 800f4ae:	f7f0 fef5 	bl	800029c <__adddf3>
 800f4b2:	4602      	mov	r2, r0
 800f4b4:	460b      	mov	r3, r1
 800f4b6:	4640      	mov	r0, r8
 800f4b8:	4649      	mov	r1, r9
 800f4ba:	f7f1 f9cf 	bl	800085c <__aeabi_ddiv>
 800f4be:	4622      	mov	r2, r4
 800f4c0:	462b      	mov	r3, r5
 800f4c2:	f7f1 f8a1 	bl	8000608 <__aeabi_dmul>
 800f4c6:	4602      	mov	r2, r0
 800f4c8:	460b      	mov	r3, r1
 800f4ca:	a167      	add	r1, pc, #412	; (adr r1, 800f668 <__ieee754_acos+0x2d8>)
 800f4cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4d0:	f7f0 fee2 	bl	8000298 <__aeabi_dsub>
 800f4d4:	4602      	mov	r2, r0
 800f4d6:	460b      	mov	r3, r1
 800f4d8:	4620      	mov	r0, r4
 800f4da:	4629      	mov	r1, r5
 800f4dc:	f7f0 fedc 	bl	8000298 <__aeabi_dsub>
 800f4e0:	4602      	mov	r2, r0
 800f4e2:	460b      	mov	r3, r1
 800f4e4:	a162      	add	r1, pc, #392	; (adr r1, 800f670 <__ieee754_acos+0x2e0>)
 800f4e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f4ea:	f7f0 fed5 	bl	8000298 <__aeabi_dsub>
 800f4ee:	e764      	b.n	800f3ba <__ieee754_acos+0x2a>
 800f4f0:	2d00      	cmp	r5, #0
 800f4f2:	f280 80cb 	bge.w	800f68c <__ieee754_acos+0x2fc>
 800f4f6:	ee10 0a10 	vmov	r0, s0
 800f4fa:	2200      	movs	r2, #0
 800f4fc:	4b61      	ldr	r3, [pc, #388]	; (800f684 <__ieee754_acos+0x2f4>)
 800f4fe:	4629      	mov	r1, r5
 800f500:	f7f0 fecc 	bl	800029c <__adddf3>
 800f504:	2200      	movs	r2, #0
 800f506:	4b60      	ldr	r3, [pc, #384]	; (800f688 <__ieee754_acos+0x2f8>)
 800f508:	f7f1 f87e 	bl	8000608 <__aeabi_dmul>
 800f50c:	a342      	add	r3, pc, #264	; (adr r3, 800f618 <__ieee754_acos+0x288>)
 800f50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f512:	4604      	mov	r4, r0
 800f514:	460d      	mov	r5, r1
 800f516:	f7f1 f877 	bl	8000608 <__aeabi_dmul>
 800f51a:	a341      	add	r3, pc, #260	; (adr r3, 800f620 <__ieee754_acos+0x290>)
 800f51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f520:	f7f0 febc 	bl	800029c <__adddf3>
 800f524:	4622      	mov	r2, r4
 800f526:	462b      	mov	r3, r5
 800f528:	f7f1 f86e 	bl	8000608 <__aeabi_dmul>
 800f52c:	a33e      	add	r3, pc, #248	; (adr r3, 800f628 <__ieee754_acos+0x298>)
 800f52e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f532:	f7f0 feb1 	bl	8000298 <__aeabi_dsub>
 800f536:	4622      	mov	r2, r4
 800f538:	462b      	mov	r3, r5
 800f53a:	f7f1 f865 	bl	8000608 <__aeabi_dmul>
 800f53e:	a33c      	add	r3, pc, #240	; (adr r3, 800f630 <__ieee754_acos+0x2a0>)
 800f540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f544:	f7f0 feaa 	bl	800029c <__adddf3>
 800f548:	4622      	mov	r2, r4
 800f54a:	462b      	mov	r3, r5
 800f54c:	f7f1 f85c 	bl	8000608 <__aeabi_dmul>
 800f550:	a339      	add	r3, pc, #228	; (adr r3, 800f638 <__ieee754_acos+0x2a8>)
 800f552:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f556:	f7f0 fe9f 	bl	8000298 <__aeabi_dsub>
 800f55a:	4622      	mov	r2, r4
 800f55c:	462b      	mov	r3, r5
 800f55e:	f7f1 f853 	bl	8000608 <__aeabi_dmul>
 800f562:	a337      	add	r3, pc, #220	; (adr r3, 800f640 <__ieee754_acos+0x2b0>)
 800f564:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f568:	f7f0 fe98 	bl	800029c <__adddf3>
 800f56c:	4622      	mov	r2, r4
 800f56e:	462b      	mov	r3, r5
 800f570:	f7f1 f84a 	bl	8000608 <__aeabi_dmul>
 800f574:	ec45 4b10 	vmov	d0, r4, r5
 800f578:	4680      	mov	r8, r0
 800f57a:	4689      	mov	r9, r1
 800f57c:	f001 f946 	bl	801080c <__ieee754_sqrt>
 800f580:	a331      	add	r3, pc, #196	; (adr r3, 800f648 <__ieee754_acos+0x2b8>)
 800f582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f586:	4620      	mov	r0, r4
 800f588:	4629      	mov	r1, r5
 800f58a:	ec57 6b10 	vmov	r6, r7, d0
 800f58e:	f7f1 f83b 	bl	8000608 <__aeabi_dmul>
 800f592:	a32f      	add	r3, pc, #188	; (adr r3, 800f650 <__ieee754_acos+0x2c0>)
 800f594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f598:	f7f0 fe7e 	bl	8000298 <__aeabi_dsub>
 800f59c:	4622      	mov	r2, r4
 800f59e:	462b      	mov	r3, r5
 800f5a0:	f7f1 f832 	bl	8000608 <__aeabi_dmul>
 800f5a4:	a32c      	add	r3, pc, #176	; (adr r3, 800f658 <__ieee754_acos+0x2c8>)
 800f5a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5aa:	f7f0 fe77 	bl	800029c <__adddf3>
 800f5ae:	4622      	mov	r2, r4
 800f5b0:	462b      	mov	r3, r5
 800f5b2:	f7f1 f829 	bl	8000608 <__aeabi_dmul>
 800f5b6:	a32a      	add	r3, pc, #168	; (adr r3, 800f660 <__ieee754_acos+0x2d0>)
 800f5b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5bc:	f7f0 fe6c 	bl	8000298 <__aeabi_dsub>
 800f5c0:	4622      	mov	r2, r4
 800f5c2:	462b      	mov	r3, r5
 800f5c4:	f7f1 f820 	bl	8000608 <__aeabi_dmul>
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	4b2e      	ldr	r3, [pc, #184]	; (800f684 <__ieee754_acos+0x2f4>)
 800f5cc:	f7f0 fe66 	bl	800029c <__adddf3>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	4640      	mov	r0, r8
 800f5d6:	4649      	mov	r1, r9
 800f5d8:	f7f1 f940 	bl	800085c <__aeabi_ddiv>
 800f5dc:	4632      	mov	r2, r6
 800f5de:	463b      	mov	r3, r7
 800f5e0:	f7f1 f812 	bl	8000608 <__aeabi_dmul>
 800f5e4:	a320      	add	r3, pc, #128	; (adr r3, 800f668 <__ieee754_acos+0x2d8>)
 800f5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ea:	f7f0 fe55 	bl	8000298 <__aeabi_dsub>
 800f5ee:	4632      	mov	r2, r6
 800f5f0:	463b      	mov	r3, r7
 800f5f2:	f7f0 fe53 	bl	800029c <__adddf3>
 800f5f6:	4602      	mov	r2, r0
 800f5f8:	460b      	mov	r3, r1
 800f5fa:	f7f0 fe4f 	bl	800029c <__adddf3>
 800f5fe:	4602      	mov	r2, r0
 800f600:	460b      	mov	r3, r1
 800f602:	a103      	add	r1, pc, #12	; (adr r1, 800f610 <__ieee754_acos+0x280>)
 800f604:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f608:	e76f      	b.n	800f4ea <__ieee754_acos+0x15a>
 800f60a:	bf00      	nop
 800f60c:	f3af 8000 	nop.w
 800f610:	54442d18 	.word	0x54442d18
 800f614:	400921fb 	.word	0x400921fb
 800f618:	0dfdf709 	.word	0x0dfdf709
 800f61c:	3f023de1 	.word	0x3f023de1
 800f620:	7501b288 	.word	0x7501b288
 800f624:	3f49efe0 	.word	0x3f49efe0
 800f628:	b5688f3b 	.word	0xb5688f3b
 800f62c:	3fa48228 	.word	0x3fa48228
 800f630:	0e884455 	.word	0x0e884455
 800f634:	3fc9c155 	.word	0x3fc9c155
 800f638:	03eb6f7d 	.word	0x03eb6f7d
 800f63c:	3fd4d612 	.word	0x3fd4d612
 800f640:	55555555 	.word	0x55555555
 800f644:	3fc55555 	.word	0x3fc55555
 800f648:	b12e9282 	.word	0xb12e9282
 800f64c:	3fb3b8c5 	.word	0x3fb3b8c5
 800f650:	1b8d0159 	.word	0x1b8d0159
 800f654:	3fe6066c 	.word	0x3fe6066c
 800f658:	9c598ac8 	.word	0x9c598ac8
 800f65c:	40002ae5 	.word	0x40002ae5
 800f660:	1c8a2d4b 	.word	0x1c8a2d4b
 800f664:	40033a27 	.word	0x40033a27
 800f668:	33145c07 	.word	0x33145c07
 800f66c:	3c91a626 	.word	0x3c91a626
 800f670:	54442d18 	.word	0x54442d18
 800f674:	3ff921fb 	.word	0x3ff921fb
 800f678:	3fefffff 	.word	0x3fefffff
 800f67c:	3fdfffff 	.word	0x3fdfffff
 800f680:	3c600000 	.word	0x3c600000
 800f684:	3ff00000 	.word	0x3ff00000
 800f688:	3fe00000 	.word	0x3fe00000
 800f68c:	ee10 2a10 	vmov	r2, s0
 800f690:	462b      	mov	r3, r5
 800f692:	2000      	movs	r0, #0
 800f694:	496a      	ldr	r1, [pc, #424]	; (800f840 <__ieee754_acos+0x4b0>)
 800f696:	f7f0 fdff 	bl	8000298 <__aeabi_dsub>
 800f69a:	2200      	movs	r2, #0
 800f69c:	4b69      	ldr	r3, [pc, #420]	; (800f844 <__ieee754_acos+0x4b4>)
 800f69e:	f7f0 ffb3 	bl	8000608 <__aeabi_dmul>
 800f6a2:	4604      	mov	r4, r0
 800f6a4:	460d      	mov	r5, r1
 800f6a6:	ec45 4b10 	vmov	d0, r4, r5
 800f6aa:	f001 f8af 	bl	801080c <__ieee754_sqrt>
 800f6ae:	a34e      	add	r3, pc, #312	; (adr r3, 800f7e8 <__ieee754_acos+0x458>)
 800f6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6b4:	4620      	mov	r0, r4
 800f6b6:	4629      	mov	r1, r5
 800f6b8:	ec59 8b10 	vmov	r8, r9, d0
 800f6bc:	f7f0 ffa4 	bl	8000608 <__aeabi_dmul>
 800f6c0:	a34b      	add	r3, pc, #300	; (adr r3, 800f7f0 <__ieee754_acos+0x460>)
 800f6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6c6:	f7f0 fde9 	bl	800029c <__adddf3>
 800f6ca:	4622      	mov	r2, r4
 800f6cc:	462b      	mov	r3, r5
 800f6ce:	f7f0 ff9b 	bl	8000608 <__aeabi_dmul>
 800f6d2:	a349      	add	r3, pc, #292	; (adr r3, 800f7f8 <__ieee754_acos+0x468>)
 800f6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d8:	f7f0 fdde 	bl	8000298 <__aeabi_dsub>
 800f6dc:	4622      	mov	r2, r4
 800f6de:	462b      	mov	r3, r5
 800f6e0:	f7f0 ff92 	bl	8000608 <__aeabi_dmul>
 800f6e4:	a346      	add	r3, pc, #280	; (adr r3, 800f800 <__ieee754_acos+0x470>)
 800f6e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ea:	f7f0 fdd7 	bl	800029c <__adddf3>
 800f6ee:	4622      	mov	r2, r4
 800f6f0:	462b      	mov	r3, r5
 800f6f2:	f7f0 ff89 	bl	8000608 <__aeabi_dmul>
 800f6f6:	a344      	add	r3, pc, #272	; (adr r3, 800f808 <__ieee754_acos+0x478>)
 800f6f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fc:	f7f0 fdcc 	bl	8000298 <__aeabi_dsub>
 800f700:	4622      	mov	r2, r4
 800f702:	462b      	mov	r3, r5
 800f704:	f7f0 ff80 	bl	8000608 <__aeabi_dmul>
 800f708:	a341      	add	r3, pc, #260	; (adr r3, 800f810 <__ieee754_acos+0x480>)
 800f70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f70e:	f7f0 fdc5 	bl	800029c <__adddf3>
 800f712:	4622      	mov	r2, r4
 800f714:	462b      	mov	r3, r5
 800f716:	f7f0 ff77 	bl	8000608 <__aeabi_dmul>
 800f71a:	a33f      	add	r3, pc, #252	; (adr r3, 800f818 <__ieee754_acos+0x488>)
 800f71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f720:	4682      	mov	sl, r0
 800f722:	468b      	mov	fp, r1
 800f724:	4620      	mov	r0, r4
 800f726:	4629      	mov	r1, r5
 800f728:	f7f0 ff6e 	bl	8000608 <__aeabi_dmul>
 800f72c:	a33c      	add	r3, pc, #240	; (adr r3, 800f820 <__ieee754_acos+0x490>)
 800f72e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f732:	f7f0 fdb1 	bl	8000298 <__aeabi_dsub>
 800f736:	4622      	mov	r2, r4
 800f738:	462b      	mov	r3, r5
 800f73a:	f7f0 ff65 	bl	8000608 <__aeabi_dmul>
 800f73e:	a33a      	add	r3, pc, #232	; (adr r3, 800f828 <__ieee754_acos+0x498>)
 800f740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f744:	f7f0 fdaa 	bl	800029c <__adddf3>
 800f748:	4622      	mov	r2, r4
 800f74a:	462b      	mov	r3, r5
 800f74c:	f7f0 ff5c 	bl	8000608 <__aeabi_dmul>
 800f750:	a337      	add	r3, pc, #220	; (adr r3, 800f830 <__ieee754_acos+0x4a0>)
 800f752:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f756:	f7f0 fd9f 	bl	8000298 <__aeabi_dsub>
 800f75a:	4622      	mov	r2, r4
 800f75c:	462b      	mov	r3, r5
 800f75e:	f7f0 ff53 	bl	8000608 <__aeabi_dmul>
 800f762:	2200      	movs	r2, #0
 800f764:	4b36      	ldr	r3, [pc, #216]	; (800f840 <__ieee754_acos+0x4b0>)
 800f766:	f7f0 fd99 	bl	800029c <__adddf3>
 800f76a:	4602      	mov	r2, r0
 800f76c:	460b      	mov	r3, r1
 800f76e:	4650      	mov	r0, sl
 800f770:	4659      	mov	r1, fp
 800f772:	f7f1 f873 	bl	800085c <__aeabi_ddiv>
 800f776:	4642      	mov	r2, r8
 800f778:	464b      	mov	r3, r9
 800f77a:	f7f0 ff45 	bl	8000608 <__aeabi_dmul>
 800f77e:	2600      	movs	r6, #0
 800f780:	4682      	mov	sl, r0
 800f782:	468b      	mov	fp, r1
 800f784:	4632      	mov	r2, r6
 800f786:	464b      	mov	r3, r9
 800f788:	4630      	mov	r0, r6
 800f78a:	4649      	mov	r1, r9
 800f78c:	f7f0 ff3c 	bl	8000608 <__aeabi_dmul>
 800f790:	4602      	mov	r2, r0
 800f792:	460b      	mov	r3, r1
 800f794:	4620      	mov	r0, r4
 800f796:	4629      	mov	r1, r5
 800f798:	f7f0 fd7e 	bl	8000298 <__aeabi_dsub>
 800f79c:	4632      	mov	r2, r6
 800f79e:	4604      	mov	r4, r0
 800f7a0:	460d      	mov	r5, r1
 800f7a2:	464b      	mov	r3, r9
 800f7a4:	4640      	mov	r0, r8
 800f7a6:	4649      	mov	r1, r9
 800f7a8:	f7f0 fd78 	bl	800029c <__adddf3>
 800f7ac:	4602      	mov	r2, r0
 800f7ae:	460b      	mov	r3, r1
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	4629      	mov	r1, r5
 800f7b4:	f7f1 f852 	bl	800085c <__aeabi_ddiv>
 800f7b8:	4602      	mov	r2, r0
 800f7ba:	460b      	mov	r3, r1
 800f7bc:	4650      	mov	r0, sl
 800f7be:	4659      	mov	r1, fp
 800f7c0:	f7f0 fd6c 	bl	800029c <__adddf3>
 800f7c4:	4632      	mov	r2, r6
 800f7c6:	464b      	mov	r3, r9
 800f7c8:	f7f0 fd68 	bl	800029c <__adddf3>
 800f7cc:	4602      	mov	r2, r0
 800f7ce:	460b      	mov	r3, r1
 800f7d0:	f7f0 fd64 	bl	800029c <__adddf3>
 800f7d4:	e5f1      	b.n	800f3ba <__ieee754_acos+0x2a>
 800f7d6:	2000      	movs	r0, #0
 800f7d8:	2100      	movs	r1, #0
 800f7da:	e5ee      	b.n	800f3ba <__ieee754_acos+0x2a>
 800f7dc:	a116      	add	r1, pc, #88	; (adr r1, 800f838 <__ieee754_acos+0x4a8>)
 800f7de:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f7e2:	e5ea      	b.n	800f3ba <__ieee754_acos+0x2a>
 800f7e4:	f3af 8000 	nop.w
 800f7e8:	0dfdf709 	.word	0x0dfdf709
 800f7ec:	3f023de1 	.word	0x3f023de1
 800f7f0:	7501b288 	.word	0x7501b288
 800f7f4:	3f49efe0 	.word	0x3f49efe0
 800f7f8:	b5688f3b 	.word	0xb5688f3b
 800f7fc:	3fa48228 	.word	0x3fa48228
 800f800:	0e884455 	.word	0x0e884455
 800f804:	3fc9c155 	.word	0x3fc9c155
 800f808:	03eb6f7d 	.word	0x03eb6f7d
 800f80c:	3fd4d612 	.word	0x3fd4d612
 800f810:	55555555 	.word	0x55555555
 800f814:	3fc55555 	.word	0x3fc55555
 800f818:	b12e9282 	.word	0xb12e9282
 800f81c:	3fb3b8c5 	.word	0x3fb3b8c5
 800f820:	1b8d0159 	.word	0x1b8d0159
 800f824:	3fe6066c 	.word	0x3fe6066c
 800f828:	9c598ac8 	.word	0x9c598ac8
 800f82c:	40002ae5 	.word	0x40002ae5
 800f830:	1c8a2d4b 	.word	0x1c8a2d4b
 800f834:	40033a27 	.word	0x40033a27
 800f838:	54442d18 	.word	0x54442d18
 800f83c:	3ff921fb 	.word	0x3ff921fb
 800f840:	3ff00000 	.word	0x3ff00000
 800f844:	3fe00000 	.word	0x3fe00000

0800f848 <__ieee754_atan2>:
 800f848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f84c:	ec57 6b11 	vmov	r6, r7, d1
 800f850:	4273      	negs	r3, r6
 800f852:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f856:	4333      	orrs	r3, r6
 800f858:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800fa00 <__ieee754_atan2+0x1b8>
 800f85c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f860:	4573      	cmp	r3, lr
 800f862:	ec51 0b10 	vmov	r0, r1, d0
 800f866:	ee11 8a10 	vmov	r8, s2
 800f86a:	d80a      	bhi.n	800f882 <__ieee754_atan2+0x3a>
 800f86c:	4244      	negs	r4, r0
 800f86e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f872:	4304      	orrs	r4, r0
 800f874:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f878:	4574      	cmp	r4, lr
 800f87a:	468c      	mov	ip, r1
 800f87c:	ee10 9a10 	vmov	r9, s0
 800f880:	d907      	bls.n	800f892 <__ieee754_atan2+0x4a>
 800f882:	4632      	mov	r2, r6
 800f884:	463b      	mov	r3, r7
 800f886:	f7f0 fd09 	bl	800029c <__adddf3>
 800f88a:	ec41 0b10 	vmov	d0, r0, r1
 800f88e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f892:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f896:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f89a:	4334      	orrs	r4, r6
 800f89c:	d103      	bne.n	800f8a6 <__ieee754_atan2+0x5e>
 800f89e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f8a2:	f001 bd29 	b.w	80112f8 <atan>
 800f8a6:	17bc      	asrs	r4, r7, #30
 800f8a8:	f004 0402 	and.w	r4, r4, #2
 800f8ac:	ea53 0909 	orrs.w	r9, r3, r9
 800f8b0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f8b4:	d107      	bne.n	800f8c6 <__ieee754_atan2+0x7e>
 800f8b6:	2c02      	cmp	r4, #2
 800f8b8:	d073      	beq.n	800f9a2 <__ieee754_atan2+0x15a>
 800f8ba:	2c03      	cmp	r4, #3
 800f8bc:	d1e5      	bne.n	800f88a <__ieee754_atan2+0x42>
 800f8be:	a13e      	add	r1, pc, #248	; (adr r1, 800f9b8 <__ieee754_atan2+0x170>)
 800f8c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8c4:	e7e1      	b.n	800f88a <__ieee754_atan2+0x42>
 800f8c6:	ea52 0808 	orrs.w	r8, r2, r8
 800f8ca:	d106      	bne.n	800f8da <__ieee754_atan2+0x92>
 800f8cc:	f1bc 0f00 	cmp.w	ip, #0
 800f8d0:	da6b      	bge.n	800f9aa <__ieee754_atan2+0x162>
 800f8d2:	a13b      	add	r1, pc, #236	; (adr r1, 800f9c0 <__ieee754_atan2+0x178>)
 800f8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8d8:	e7d7      	b.n	800f88a <__ieee754_atan2+0x42>
 800f8da:	4572      	cmp	r2, lr
 800f8dc:	d120      	bne.n	800f920 <__ieee754_atan2+0xd8>
 800f8de:	4293      	cmp	r3, r2
 800f8e0:	d111      	bne.n	800f906 <__ieee754_atan2+0xbe>
 800f8e2:	2c02      	cmp	r4, #2
 800f8e4:	d007      	beq.n	800f8f6 <__ieee754_atan2+0xae>
 800f8e6:	2c03      	cmp	r4, #3
 800f8e8:	d009      	beq.n	800f8fe <__ieee754_atan2+0xb6>
 800f8ea:	2c01      	cmp	r4, #1
 800f8ec:	d155      	bne.n	800f99a <__ieee754_atan2+0x152>
 800f8ee:	a136      	add	r1, pc, #216	; (adr r1, 800f9c8 <__ieee754_atan2+0x180>)
 800f8f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8f4:	e7c9      	b.n	800f88a <__ieee754_atan2+0x42>
 800f8f6:	a136      	add	r1, pc, #216	; (adr r1, 800f9d0 <__ieee754_atan2+0x188>)
 800f8f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f8fc:	e7c5      	b.n	800f88a <__ieee754_atan2+0x42>
 800f8fe:	a136      	add	r1, pc, #216	; (adr r1, 800f9d8 <__ieee754_atan2+0x190>)
 800f900:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f904:	e7c1      	b.n	800f88a <__ieee754_atan2+0x42>
 800f906:	2c02      	cmp	r4, #2
 800f908:	d04b      	beq.n	800f9a2 <__ieee754_atan2+0x15a>
 800f90a:	2c03      	cmp	r4, #3
 800f90c:	d0d7      	beq.n	800f8be <__ieee754_atan2+0x76>
 800f90e:	2c01      	cmp	r4, #1
 800f910:	f04f 0000 	mov.w	r0, #0
 800f914:	d102      	bne.n	800f91c <__ieee754_atan2+0xd4>
 800f916:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800f91a:	e7b6      	b.n	800f88a <__ieee754_atan2+0x42>
 800f91c:	2100      	movs	r1, #0
 800f91e:	e7b4      	b.n	800f88a <__ieee754_atan2+0x42>
 800f920:	4573      	cmp	r3, lr
 800f922:	d0d3      	beq.n	800f8cc <__ieee754_atan2+0x84>
 800f924:	1a9b      	subs	r3, r3, r2
 800f926:	151b      	asrs	r3, r3, #20
 800f928:	2b3c      	cmp	r3, #60	; 0x3c
 800f92a:	dc1e      	bgt.n	800f96a <__ieee754_atan2+0x122>
 800f92c:	2f00      	cmp	r7, #0
 800f92e:	da01      	bge.n	800f934 <__ieee754_atan2+0xec>
 800f930:	333c      	adds	r3, #60	; 0x3c
 800f932:	db1e      	blt.n	800f972 <__ieee754_atan2+0x12a>
 800f934:	4632      	mov	r2, r6
 800f936:	463b      	mov	r3, r7
 800f938:	f7f0 ff90 	bl	800085c <__aeabi_ddiv>
 800f93c:	ec41 0b10 	vmov	d0, r0, r1
 800f940:	f001 fe7a 	bl	8011638 <fabs>
 800f944:	f001 fcd8 	bl	80112f8 <atan>
 800f948:	ec51 0b10 	vmov	r0, r1, d0
 800f94c:	2c01      	cmp	r4, #1
 800f94e:	d013      	beq.n	800f978 <__ieee754_atan2+0x130>
 800f950:	2c02      	cmp	r4, #2
 800f952:	d015      	beq.n	800f980 <__ieee754_atan2+0x138>
 800f954:	2c00      	cmp	r4, #0
 800f956:	d098      	beq.n	800f88a <__ieee754_atan2+0x42>
 800f958:	a321      	add	r3, pc, #132	; (adr r3, 800f9e0 <__ieee754_atan2+0x198>)
 800f95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f95e:	f7f0 fc9b 	bl	8000298 <__aeabi_dsub>
 800f962:	a321      	add	r3, pc, #132	; (adr r3, 800f9e8 <__ieee754_atan2+0x1a0>)
 800f964:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f968:	e014      	b.n	800f994 <__ieee754_atan2+0x14c>
 800f96a:	a121      	add	r1, pc, #132	; (adr r1, 800f9f0 <__ieee754_atan2+0x1a8>)
 800f96c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f970:	e7ec      	b.n	800f94c <__ieee754_atan2+0x104>
 800f972:	2000      	movs	r0, #0
 800f974:	2100      	movs	r1, #0
 800f976:	e7e9      	b.n	800f94c <__ieee754_atan2+0x104>
 800f978:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f97c:	4619      	mov	r1, r3
 800f97e:	e784      	b.n	800f88a <__ieee754_atan2+0x42>
 800f980:	a317      	add	r3, pc, #92	; (adr r3, 800f9e0 <__ieee754_atan2+0x198>)
 800f982:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f986:	f7f0 fc87 	bl	8000298 <__aeabi_dsub>
 800f98a:	4602      	mov	r2, r0
 800f98c:	460b      	mov	r3, r1
 800f98e:	a116      	add	r1, pc, #88	; (adr r1, 800f9e8 <__ieee754_atan2+0x1a0>)
 800f990:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f994:	f7f0 fc80 	bl	8000298 <__aeabi_dsub>
 800f998:	e777      	b.n	800f88a <__ieee754_atan2+0x42>
 800f99a:	a117      	add	r1, pc, #92	; (adr r1, 800f9f8 <__ieee754_atan2+0x1b0>)
 800f99c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9a0:	e773      	b.n	800f88a <__ieee754_atan2+0x42>
 800f9a2:	a111      	add	r1, pc, #68	; (adr r1, 800f9e8 <__ieee754_atan2+0x1a0>)
 800f9a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9a8:	e76f      	b.n	800f88a <__ieee754_atan2+0x42>
 800f9aa:	a111      	add	r1, pc, #68	; (adr r1, 800f9f0 <__ieee754_atan2+0x1a8>)
 800f9ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f9b0:	e76b      	b.n	800f88a <__ieee754_atan2+0x42>
 800f9b2:	bf00      	nop
 800f9b4:	f3af 8000 	nop.w
 800f9b8:	54442d18 	.word	0x54442d18
 800f9bc:	c00921fb 	.word	0xc00921fb
 800f9c0:	54442d18 	.word	0x54442d18
 800f9c4:	bff921fb 	.word	0xbff921fb
 800f9c8:	54442d18 	.word	0x54442d18
 800f9cc:	bfe921fb 	.word	0xbfe921fb
 800f9d0:	7f3321d2 	.word	0x7f3321d2
 800f9d4:	4002d97c 	.word	0x4002d97c
 800f9d8:	7f3321d2 	.word	0x7f3321d2
 800f9dc:	c002d97c 	.word	0xc002d97c
 800f9e0:	33145c07 	.word	0x33145c07
 800f9e4:	3ca1a626 	.word	0x3ca1a626
 800f9e8:	54442d18 	.word	0x54442d18
 800f9ec:	400921fb 	.word	0x400921fb
 800f9f0:	54442d18 	.word	0x54442d18
 800f9f4:	3ff921fb 	.word	0x3ff921fb
 800f9f8:	54442d18 	.word	0x54442d18
 800f9fc:	3fe921fb 	.word	0x3fe921fb
 800fa00:	7ff00000 	.word	0x7ff00000
 800fa04:	00000000 	.word	0x00000000

0800fa08 <__ieee754_pow>:
 800fa08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa0c:	b091      	sub	sp, #68	; 0x44
 800fa0e:	ed8d 1b00 	vstr	d1, [sp]
 800fa12:	e9dd 2900 	ldrd	r2, r9, [sp]
 800fa16:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800fa1a:	ea58 0302 	orrs.w	r3, r8, r2
 800fa1e:	ec57 6b10 	vmov	r6, r7, d0
 800fa22:	f000 84be 	beq.w	80103a2 <__ieee754_pow+0x99a>
 800fa26:	4b7a      	ldr	r3, [pc, #488]	; (800fc10 <__ieee754_pow+0x208>)
 800fa28:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800fa2c:	429c      	cmp	r4, r3
 800fa2e:	463d      	mov	r5, r7
 800fa30:	ee10 aa10 	vmov	sl, s0
 800fa34:	dc09      	bgt.n	800fa4a <__ieee754_pow+0x42>
 800fa36:	d103      	bne.n	800fa40 <__ieee754_pow+0x38>
 800fa38:	b93e      	cbnz	r6, 800fa4a <__ieee754_pow+0x42>
 800fa3a:	45a0      	cmp	r8, r4
 800fa3c:	dc0d      	bgt.n	800fa5a <__ieee754_pow+0x52>
 800fa3e:	e001      	b.n	800fa44 <__ieee754_pow+0x3c>
 800fa40:	4598      	cmp	r8, r3
 800fa42:	dc02      	bgt.n	800fa4a <__ieee754_pow+0x42>
 800fa44:	4598      	cmp	r8, r3
 800fa46:	d10e      	bne.n	800fa66 <__ieee754_pow+0x5e>
 800fa48:	b16a      	cbz	r2, 800fa66 <__ieee754_pow+0x5e>
 800fa4a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800fa4e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fa52:	ea54 030a 	orrs.w	r3, r4, sl
 800fa56:	f000 84a4 	beq.w	80103a2 <__ieee754_pow+0x99a>
 800fa5a:	486e      	ldr	r0, [pc, #440]	; (800fc14 <__ieee754_pow+0x20c>)
 800fa5c:	b011      	add	sp, #68	; 0x44
 800fa5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa62:	f001 be85 	b.w	8011770 <nan>
 800fa66:	2d00      	cmp	r5, #0
 800fa68:	da53      	bge.n	800fb12 <__ieee754_pow+0x10a>
 800fa6a:	4b6b      	ldr	r3, [pc, #428]	; (800fc18 <__ieee754_pow+0x210>)
 800fa6c:	4598      	cmp	r8, r3
 800fa6e:	dc4d      	bgt.n	800fb0c <__ieee754_pow+0x104>
 800fa70:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800fa74:	4598      	cmp	r8, r3
 800fa76:	dd4c      	ble.n	800fb12 <__ieee754_pow+0x10a>
 800fa78:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fa7c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fa80:	2b14      	cmp	r3, #20
 800fa82:	dd26      	ble.n	800fad2 <__ieee754_pow+0xca>
 800fa84:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800fa88:	fa22 f103 	lsr.w	r1, r2, r3
 800fa8c:	fa01 f303 	lsl.w	r3, r1, r3
 800fa90:	4293      	cmp	r3, r2
 800fa92:	d13e      	bne.n	800fb12 <__ieee754_pow+0x10a>
 800fa94:	f001 0101 	and.w	r1, r1, #1
 800fa98:	f1c1 0b02 	rsb	fp, r1, #2
 800fa9c:	2a00      	cmp	r2, #0
 800fa9e:	d15b      	bne.n	800fb58 <__ieee754_pow+0x150>
 800faa0:	4b5b      	ldr	r3, [pc, #364]	; (800fc10 <__ieee754_pow+0x208>)
 800faa2:	4598      	cmp	r8, r3
 800faa4:	d124      	bne.n	800faf0 <__ieee754_pow+0xe8>
 800faa6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800faaa:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800faae:	ea53 030a 	orrs.w	r3, r3, sl
 800fab2:	f000 8476 	beq.w	80103a2 <__ieee754_pow+0x99a>
 800fab6:	4b59      	ldr	r3, [pc, #356]	; (800fc1c <__ieee754_pow+0x214>)
 800fab8:	429c      	cmp	r4, r3
 800faba:	dd2d      	ble.n	800fb18 <__ieee754_pow+0x110>
 800fabc:	f1b9 0f00 	cmp.w	r9, #0
 800fac0:	f280 8473 	bge.w	80103aa <__ieee754_pow+0x9a2>
 800fac4:	2000      	movs	r0, #0
 800fac6:	2100      	movs	r1, #0
 800fac8:	ec41 0b10 	vmov	d0, r0, r1
 800facc:	b011      	add	sp, #68	; 0x44
 800face:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fad2:	2a00      	cmp	r2, #0
 800fad4:	d13e      	bne.n	800fb54 <__ieee754_pow+0x14c>
 800fad6:	f1c3 0314 	rsb	r3, r3, #20
 800fada:	fa48 f103 	asr.w	r1, r8, r3
 800fade:	fa01 f303 	lsl.w	r3, r1, r3
 800fae2:	4543      	cmp	r3, r8
 800fae4:	f040 8469 	bne.w	80103ba <__ieee754_pow+0x9b2>
 800fae8:	f001 0101 	and.w	r1, r1, #1
 800faec:	f1c1 0b02 	rsb	fp, r1, #2
 800faf0:	4b4b      	ldr	r3, [pc, #300]	; (800fc20 <__ieee754_pow+0x218>)
 800faf2:	4598      	cmp	r8, r3
 800faf4:	d118      	bne.n	800fb28 <__ieee754_pow+0x120>
 800faf6:	f1b9 0f00 	cmp.w	r9, #0
 800fafa:	f280 845a 	bge.w	80103b2 <__ieee754_pow+0x9aa>
 800fafe:	4948      	ldr	r1, [pc, #288]	; (800fc20 <__ieee754_pow+0x218>)
 800fb00:	4632      	mov	r2, r6
 800fb02:	463b      	mov	r3, r7
 800fb04:	2000      	movs	r0, #0
 800fb06:	f7f0 fea9 	bl	800085c <__aeabi_ddiv>
 800fb0a:	e7dd      	b.n	800fac8 <__ieee754_pow+0xc0>
 800fb0c:	f04f 0b02 	mov.w	fp, #2
 800fb10:	e7c4      	b.n	800fa9c <__ieee754_pow+0x94>
 800fb12:	f04f 0b00 	mov.w	fp, #0
 800fb16:	e7c1      	b.n	800fa9c <__ieee754_pow+0x94>
 800fb18:	f1b9 0f00 	cmp.w	r9, #0
 800fb1c:	dad2      	bge.n	800fac4 <__ieee754_pow+0xbc>
 800fb1e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800fb22:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fb26:	e7cf      	b.n	800fac8 <__ieee754_pow+0xc0>
 800fb28:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800fb2c:	d106      	bne.n	800fb3c <__ieee754_pow+0x134>
 800fb2e:	4632      	mov	r2, r6
 800fb30:	463b      	mov	r3, r7
 800fb32:	4610      	mov	r0, r2
 800fb34:	4619      	mov	r1, r3
 800fb36:	f7f0 fd67 	bl	8000608 <__aeabi_dmul>
 800fb3a:	e7c5      	b.n	800fac8 <__ieee754_pow+0xc0>
 800fb3c:	4b39      	ldr	r3, [pc, #228]	; (800fc24 <__ieee754_pow+0x21c>)
 800fb3e:	4599      	cmp	r9, r3
 800fb40:	d10a      	bne.n	800fb58 <__ieee754_pow+0x150>
 800fb42:	2d00      	cmp	r5, #0
 800fb44:	db08      	blt.n	800fb58 <__ieee754_pow+0x150>
 800fb46:	ec47 6b10 	vmov	d0, r6, r7
 800fb4a:	b011      	add	sp, #68	; 0x44
 800fb4c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb50:	f000 be5c 	b.w	801080c <__ieee754_sqrt>
 800fb54:	f04f 0b00 	mov.w	fp, #0
 800fb58:	ec47 6b10 	vmov	d0, r6, r7
 800fb5c:	f001 fd6c 	bl	8011638 <fabs>
 800fb60:	ec51 0b10 	vmov	r0, r1, d0
 800fb64:	f1ba 0f00 	cmp.w	sl, #0
 800fb68:	d127      	bne.n	800fbba <__ieee754_pow+0x1b2>
 800fb6a:	b124      	cbz	r4, 800fb76 <__ieee754_pow+0x16e>
 800fb6c:	4b2c      	ldr	r3, [pc, #176]	; (800fc20 <__ieee754_pow+0x218>)
 800fb6e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800fb72:	429a      	cmp	r2, r3
 800fb74:	d121      	bne.n	800fbba <__ieee754_pow+0x1b2>
 800fb76:	f1b9 0f00 	cmp.w	r9, #0
 800fb7a:	da05      	bge.n	800fb88 <__ieee754_pow+0x180>
 800fb7c:	4602      	mov	r2, r0
 800fb7e:	460b      	mov	r3, r1
 800fb80:	2000      	movs	r0, #0
 800fb82:	4927      	ldr	r1, [pc, #156]	; (800fc20 <__ieee754_pow+0x218>)
 800fb84:	f7f0 fe6a 	bl	800085c <__aeabi_ddiv>
 800fb88:	2d00      	cmp	r5, #0
 800fb8a:	da9d      	bge.n	800fac8 <__ieee754_pow+0xc0>
 800fb8c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800fb90:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800fb94:	ea54 030b 	orrs.w	r3, r4, fp
 800fb98:	d108      	bne.n	800fbac <__ieee754_pow+0x1a4>
 800fb9a:	4602      	mov	r2, r0
 800fb9c:	460b      	mov	r3, r1
 800fb9e:	4610      	mov	r0, r2
 800fba0:	4619      	mov	r1, r3
 800fba2:	f7f0 fb79 	bl	8000298 <__aeabi_dsub>
 800fba6:	4602      	mov	r2, r0
 800fba8:	460b      	mov	r3, r1
 800fbaa:	e7ac      	b.n	800fb06 <__ieee754_pow+0xfe>
 800fbac:	f1bb 0f01 	cmp.w	fp, #1
 800fbb0:	d18a      	bne.n	800fac8 <__ieee754_pow+0xc0>
 800fbb2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fbb6:	4619      	mov	r1, r3
 800fbb8:	e786      	b.n	800fac8 <__ieee754_pow+0xc0>
 800fbba:	0fed      	lsrs	r5, r5, #31
 800fbbc:	1e6b      	subs	r3, r5, #1
 800fbbe:	930d      	str	r3, [sp, #52]	; 0x34
 800fbc0:	ea5b 0303 	orrs.w	r3, fp, r3
 800fbc4:	d102      	bne.n	800fbcc <__ieee754_pow+0x1c4>
 800fbc6:	4632      	mov	r2, r6
 800fbc8:	463b      	mov	r3, r7
 800fbca:	e7e8      	b.n	800fb9e <__ieee754_pow+0x196>
 800fbcc:	4b16      	ldr	r3, [pc, #88]	; (800fc28 <__ieee754_pow+0x220>)
 800fbce:	4598      	cmp	r8, r3
 800fbd0:	f340 80fe 	ble.w	800fdd0 <__ieee754_pow+0x3c8>
 800fbd4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800fbd8:	4598      	cmp	r8, r3
 800fbda:	dd0a      	ble.n	800fbf2 <__ieee754_pow+0x1ea>
 800fbdc:	4b0f      	ldr	r3, [pc, #60]	; (800fc1c <__ieee754_pow+0x214>)
 800fbde:	429c      	cmp	r4, r3
 800fbe0:	dc0d      	bgt.n	800fbfe <__ieee754_pow+0x1f6>
 800fbe2:	f1b9 0f00 	cmp.w	r9, #0
 800fbe6:	f6bf af6d 	bge.w	800fac4 <__ieee754_pow+0xbc>
 800fbea:	a307      	add	r3, pc, #28	; (adr r3, 800fc08 <__ieee754_pow+0x200>)
 800fbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbf0:	e79f      	b.n	800fb32 <__ieee754_pow+0x12a>
 800fbf2:	4b0e      	ldr	r3, [pc, #56]	; (800fc2c <__ieee754_pow+0x224>)
 800fbf4:	429c      	cmp	r4, r3
 800fbf6:	ddf4      	ble.n	800fbe2 <__ieee754_pow+0x1da>
 800fbf8:	4b09      	ldr	r3, [pc, #36]	; (800fc20 <__ieee754_pow+0x218>)
 800fbfa:	429c      	cmp	r4, r3
 800fbfc:	dd18      	ble.n	800fc30 <__ieee754_pow+0x228>
 800fbfe:	f1b9 0f00 	cmp.w	r9, #0
 800fc02:	dcf2      	bgt.n	800fbea <__ieee754_pow+0x1e2>
 800fc04:	e75e      	b.n	800fac4 <__ieee754_pow+0xbc>
 800fc06:	bf00      	nop
 800fc08:	8800759c 	.word	0x8800759c
 800fc0c:	7e37e43c 	.word	0x7e37e43c
 800fc10:	7ff00000 	.word	0x7ff00000
 800fc14:	08011d69 	.word	0x08011d69
 800fc18:	433fffff 	.word	0x433fffff
 800fc1c:	3fefffff 	.word	0x3fefffff
 800fc20:	3ff00000 	.word	0x3ff00000
 800fc24:	3fe00000 	.word	0x3fe00000
 800fc28:	41e00000 	.word	0x41e00000
 800fc2c:	3feffffe 	.word	0x3feffffe
 800fc30:	2200      	movs	r2, #0
 800fc32:	4b63      	ldr	r3, [pc, #396]	; (800fdc0 <__ieee754_pow+0x3b8>)
 800fc34:	f7f0 fb30 	bl	8000298 <__aeabi_dsub>
 800fc38:	a355      	add	r3, pc, #340	; (adr r3, 800fd90 <__ieee754_pow+0x388>)
 800fc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3e:	4604      	mov	r4, r0
 800fc40:	460d      	mov	r5, r1
 800fc42:	f7f0 fce1 	bl	8000608 <__aeabi_dmul>
 800fc46:	a354      	add	r3, pc, #336	; (adr r3, 800fd98 <__ieee754_pow+0x390>)
 800fc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4c:	4606      	mov	r6, r0
 800fc4e:	460f      	mov	r7, r1
 800fc50:	4620      	mov	r0, r4
 800fc52:	4629      	mov	r1, r5
 800fc54:	f7f0 fcd8 	bl	8000608 <__aeabi_dmul>
 800fc58:	2200      	movs	r2, #0
 800fc5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fc5e:	4b59      	ldr	r3, [pc, #356]	; (800fdc4 <__ieee754_pow+0x3bc>)
 800fc60:	4620      	mov	r0, r4
 800fc62:	4629      	mov	r1, r5
 800fc64:	f7f0 fcd0 	bl	8000608 <__aeabi_dmul>
 800fc68:	4602      	mov	r2, r0
 800fc6a:	460b      	mov	r3, r1
 800fc6c:	a14c      	add	r1, pc, #304	; (adr r1, 800fda0 <__ieee754_pow+0x398>)
 800fc6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc72:	f7f0 fb11 	bl	8000298 <__aeabi_dsub>
 800fc76:	4622      	mov	r2, r4
 800fc78:	462b      	mov	r3, r5
 800fc7a:	f7f0 fcc5 	bl	8000608 <__aeabi_dmul>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	460b      	mov	r3, r1
 800fc82:	2000      	movs	r0, #0
 800fc84:	4950      	ldr	r1, [pc, #320]	; (800fdc8 <__ieee754_pow+0x3c0>)
 800fc86:	f7f0 fb07 	bl	8000298 <__aeabi_dsub>
 800fc8a:	4622      	mov	r2, r4
 800fc8c:	462b      	mov	r3, r5
 800fc8e:	4680      	mov	r8, r0
 800fc90:	4689      	mov	r9, r1
 800fc92:	4620      	mov	r0, r4
 800fc94:	4629      	mov	r1, r5
 800fc96:	f7f0 fcb7 	bl	8000608 <__aeabi_dmul>
 800fc9a:	4602      	mov	r2, r0
 800fc9c:	460b      	mov	r3, r1
 800fc9e:	4640      	mov	r0, r8
 800fca0:	4649      	mov	r1, r9
 800fca2:	f7f0 fcb1 	bl	8000608 <__aeabi_dmul>
 800fca6:	a340      	add	r3, pc, #256	; (adr r3, 800fda8 <__ieee754_pow+0x3a0>)
 800fca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcac:	f7f0 fcac 	bl	8000608 <__aeabi_dmul>
 800fcb0:	4602      	mov	r2, r0
 800fcb2:	460b      	mov	r3, r1
 800fcb4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fcb8:	f7f0 faee 	bl	8000298 <__aeabi_dsub>
 800fcbc:	4602      	mov	r2, r0
 800fcbe:	460b      	mov	r3, r1
 800fcc0:	4604      	mov	r4, r0
 800fcc2:	460d      	mov	r5, r1
 800fcc4:	4630      	mov	r0, r6
 800fcc6:	4639      	mov	r1, r7
 800fcc8:	f7f0 fae8 	bl	800029c <__adddf3>
 800fccc:	2000      	movs	r0, #0
 800fcce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fcd2:	4632      	mov	r2, r6
 800fcd4:	463b      	mov	r3, r7
 800fcd6:	f7f0 fadf 	bl	8000298 <__aeabi_dsub>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	460b      	mov	r3, r1
 800fcde:	4620      	mov	r0, r4
 800fce0:	4629      	mov	r1, r5
 800fce2:	f7f0 fad9 	bl	8000298 <__aeabi_dsub>
 800fce6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fce8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800fcec:	4313      	orrs	r3, r2
 800fcee:	4606      	mov	r6, r0
 800fcf0:	460f      	mov	r7, r1
 800fcf2:	f040 81eb 	bne.w	80100cc <__ieee754_pow+0x6c4>
 800fcf6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800fdb0 <__ieee754_pow+0x3a8>
 800fcfa:	e9dd 4500 	ldrd	r4, r5, [sp]
 800fcfe:	2400      	movs	r4, #0
 800fd00:	4622      	mov	r2, r4
 800fd02:	462b      	mov	r3, r5
 800fd04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd08:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fd0c:	f7f0 fac4 	bl	8000298 <__aeabi_dsub>
 800fd10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd14:	f7f0 fc78 	bl	8000608 <__aeabi_dmul>
 800fd18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fd1c:	4680      	mov	r8, r0
 800fd1e:	4689      	mov	r9, r1
 800fd20:	4630      	mov	r0, r6
 800fd22:	4639      	mov	r1, r7
 800fd24:	f7f0 fc70 	bl	8000608 <__aeabi_dmul>
 800fd28:	4602      	mov	r2, r0
 800fd2a:	460b      	mov	r3, r1
 800fd2c:	4640      	mov	r0, r8
 800fd2e:	4649      	mov	r1, r9
 800fd30:	f7f0 fab4 	bl	800029c <__adddf3>
 800fd34:	4622      	mov	r2, r4
 800fd36:	462b      	mov	r3, r5
 800fd38:	4680      	mov	r8, r0
 800fd3a:	4689      	mov	r9, r1
 800fd3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fd40:	f7f0 fc62 	bl	8000608 <__aeabi_dmul>
 800fd44:	460b      	mov	r3, r1
 800fd46:	4604      	mov	r4, r0
 800fd48:	460d      	mov	r5, r1
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	4649      	mov	r1, r9
 800fd4e:	4640      	mov	r0, r8
 800fd50:	e9cd 4500 	strd	r4, r5, [sp]
 800fd54:	f7f0 faa2 	bl	800029c <__adddf3>
 800fd58:	4b1c      	ldr	r3, [pc, #112]	; (800fdcc <__ieee754_pow+0x3c4>)
 800fd5a:	4299      	cmp	r1, r3
 800fd5c:	4606      	mov	r6, r0
 800fd5e:	460f      	mov	r7, r1
 800fd60:	468b      	mov	fp, r1
 800fd62:	f340 82f7 	ble.w	8010354 <__ieee754_pow+0x94c>
 800fd66:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800fd6a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800fd6e:	4303      	orrs	r3, r0
 800fd70:	f000 81ea 	beq.w	8010148 <__ieee754_pow+0x740>
 800fd74:	a310      	add	r3, pc, #64	; (adr r3, 800fdb8 <__ieee754_pow+0x3b0>)
 800fd76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fd7e:	f7f0 fc43 	bl	8000608 <__aeabi_dmul>
 800fd82:	a30d      	add	r3, pc, #52	; (adr r3, 800fdb8 <__ieee754_pow+0x3b0>)
 800fd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd88:	e6d5      	b.n	800fb36 <__ieee754_pow+0x12e>
 800fd8a:	bf00      	nop
 800fd8c:	f3af 8000 	nop.w
 800fd90:	60000000 	.word	0x60000000
 800fd94:	3ff71547 	.word	0x3ff71547
 800fd98:	f85ddf44 	.word	0xf85ddf44
 800fd9c:	3e54ae0b 	.word	0x3e54ae0b
 800fda0:	55555555 	.word	0x55555555
 800fda4:	3fd55555 	.word	0x3fd55555
 800fda8:	652b82fe 	.word	0x652b82fe
 800fdac:	3ff71547 	.word	0x3ff71547
 800fdb0:	00000000 	.word	0x00000000
 800fdb4:	bff00000 	.word	0xbff00000
 800fdb8:	8800759c 	.word	0x8800759c
 800fdbc:	7e37e43c 	.word	0x7e37e43c
 800fdc0:	3ff00000 	.word	0x3ff00000
 800fdc4:	3fd00000 	.word	0x3fd00000
 800fdc8:	3fe00000 	.word	0x3fe00000
 800fdcc:	408fffff 	.word	0x408fffff
 800fdd0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fdd4:	f04f 0200 	mov.w	r2, #0
 800fdd8:	da05      	bge.n	800fde6 <__ieee754_pow+0x3de>
 800fdda:	4bd3      	ldr	r3, [pc, #844]	; (8010128 <__ieee754_pow+0x720>)
 800fddc:	f7f0 fc14 	bl	8000608 <__aeabi_dmul>
 800fde0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800fde4:	460c      	mov	r4, r1
 800fde6:	1523      	asrs	r3, r4, #20
 800fde8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fdec:	4413      	add	r3, r2
 800fdee:	9309      	str	r3, [sp, #36]	; 0x24
 800fdf0:	4bce      	ldr	r3, [pc, #824]	; (801012c <__ieee754_pow+0x724>)
 800fdf2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800fdf6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800fdfa:	429c      	cmp	r4, r3
 800fdfc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fe00:	dd08      	ble.n	800fe14 <__ieee754_pow+0x40c>
 800fe02:	4bcb      	ldr	r3, [pc, #812]	; (8010130 <__ieee754_pow+0x728>)
 800fe04:	429c      	cmp	r4, r3
 800fe06:	f340 815e 	ble.w	80100c6 <__ieee754_pow+0x6be>
 800fe0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	9309      	str	r3, [sp, #36]	; 0x24
 800fe10:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800fe14:	f04f 0a00 	mov.w	sl, #0
 800fe18:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800fe1c:	930c      	str	r3, [sp, #48]	; 0x30
 800fe1e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fe20:	4bc4      	ldr	r3, [pc, #784]	; (8010134 <__ieee754_pow+0x72c>)
 800fe22:	4413      	add	r3, r2
 800fe24:	ed93 7b00 	vldr	d7, [r3]
 800fe28:	4629      	mov	r1, r5
 800fe2a:	ec53 2b17 	vmov	r2, r3, d7
 800fe2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800fe32:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800fe36:	f7f0 fa2f 	bl	8000298 <__aeabi_dsub>
 800fe3a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800fe3e:	4606      	mov	r6, r0
 800fe40:	460f      	mov	r7, r1
 800fe42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fe46:	f7f0 fa29 	bl	800029c <__adddf3>
 800fe4a:	4602      	mov	r2, r0
 800fe4c:	460b      	mov	r3, r1
 800fe4e:	2000      	movs	r0, #0
 800fe50:	49b9      	ldr	r1, [pc, #740]	; (8010138 <__ieee754_pow+0x730>)
 800fe52:	f7f0 fd03 	bl	800085c <__aeabi_ddiv>
 800fe56:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800fe5a:	4602      	mov	r2, r0
 800fe5c:	460b      	mov	r3, r1
 800fe5e:	4630      	mov	r0, r6
 800fe60:	4639      	mov	r1, r7
 800fe62:	f7f0 fbd1 	bl	8000608 <__aeabi_dmul>
 800fe66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fe6a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800fe6e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800fe72:	2300      	movs	r3, #0
 800fe74:	9302      	str	r3, [sp, #8]
 800fe76:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800fe7a:	106d      	asrs	r5, r5, #1
 800fe7c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800fe80:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800fe84:	2200      	movs	r2, #0
 800fe86:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800fe8a:	4640      	mov	r0, r8
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	4614      	mov	r4, r2
 800fe90:	461d      	mov	r5, r3
 800fe92:	f7f0 fbb9 	bl	8000608 <__aeabi_dmul>
 800fe96:	4602      	mov	r2, r0
 800fe98:	460b      	mov	r3, r1
 800fe9a:	4630      	mov	r0, r6
 800fe9c:	4639      	mov	r1, r7
 800fe9e:	f7f0 f9fb 	bl	8000298 <__aeabi_dsub>
 800fea2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800fea6:	4606      	mov	r6, r0
 800fea8:	460f      	mov	r7, r1
 800feaa:	4620      	mov	r0, r4
 800feac:	4629      	mov	r1, r5
 800feae:	f7f0 f9f3 	bl	8000298 <__aeabi_dsub>
 800feb2:	4602      	mov	r2, r0
 800feb4:	460b      	mov	r3, r1
 800feb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800feba:	f7f0 f9ed 	bl	8000298 <__aeabi_dsub>
 800febe:	4642      	mov	r2, r8
 800fec0:	464b      	mov	r3, r9
 800fec2:	f7f0 fba1 	bl	8000608 <__aeabi_dmul>
 800fec6:	4602      	mov	r2, r0
 800fec8:	460b      	mov	r3, r1
 800feca:	4630      	mov	r0, r6
 800fecc:	4639      	mov	r1, r7
 800fece:	f7f0 f9e3 	bl	8000298 <__aeabi_dsub>
 800fed2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800fed6:	f7f0 fb97 	bl	8000608 <__aeabi_dmul>
 800feda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fede:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fee2:	4610      	mov	r0, r2
 800fee4:	4619      	mov	r1, r3
 800fee6:	f7f0 fb8f 	bl	8000608 <__aeabi_dmul>
 800feea:	a37b      	add	r3, pc, #492	; (adr r3, 80100d8 <__ieee754_pow+0x6d0>)
 800feec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef0:	4604      	mov	r4, r0
 800fef2:	460d      	mov	r5, r1
 800fef4:	f7f0 fb88 	bl	8000608 <__aeabi_dmul>
 800fef8:	a379      	add	r3, pc, #484	; (adr r3, 80100e0 <__ieee754_pow+0x6d8>)
 800fefa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fefe:	f7f0 f9cd 	bl	800029c <__adddf3>
 800ff02:	4622      	mov	r2, r4
 800ff04:	462b      	mov	r3, r5
 800ff06:	f7f0 fb7f 	bl	8000608 <__aeabi_dmul>
 800ff0a:	a377      	add	r3, pc, #476	; (adr r3, 80100e8 <__ieee754_pow+0x6e0>)
 800ff0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff10:	f7f0 f9c4 	bl	800029c <__adddf3>
 800ff14:	4622      	mov	r2, r4
 800ff16:	462b      	mov	r3, r5
 800ff18:	f7f0 fb76 	bl	8000608 <__aeabi_dmul>
 800ff1c:	a374      	add	r3, pc, #464	; (adr r3, 80100f0 <__ieee754_pow+0x6e8>)
 800ff1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff22:	f7f0 f9bb 	bl	800029c <__adddf3>
 800ff26:	4622      	mov	r2, r4
 800ff28:	462b      	mov	r3, r5
 800ff2a:	f7f0 fb6d 	bl	8000608 <__aeabi_dmul>
 800ff2e:	a372      	add	r3, pc, #456	; (adr r3, 80100f8 <__ieee754_pow+0x6f0>)
 800ff30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff34:	f7f0 f9b2 	bl	800029c <__adddf3>
 800ff38:	4622      	mov	r2, r4
 800ff3a:	462b      	mov	r3, r5
 800ff3c:	f7f0 fb64 	bl	8000608 <__aeabi_dmul>
 800ff40:	a36f      	add	r3, pc, #444	; (adr r3, 8010100 <__ieee754_pow+0x6f8>)
 800ff42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff46:	f7f0 f9a9 	bl	800029c <__adddf3>
 800ff4a:	4622      	mov	r2, r4
 800ff4c:	4606      	mov	r6, r0
 800ff4e:	460f      	mov	r7, r1
 800ff50:	462b      	mov	r3, r5
 800ff52:	4620      	mov	r0, r4
 800ff54:	4629      	mov	r1, r5
 800ff56:	f7f0 fb57 	bl	8000608 <__aeabi_dmul>
 800ff5a:	4602      	mov	r2, r0
 800ff5c:	460b      	mov	r3, r1
 800ff5e:	4630      	mov	r0, r6
 800ff60:	4639      	mov	r1, r7
 800ff62:	f7f0 fb51 	bl	8000608 <__aeabi_dmul>
 800ff66:	4642      	mov	r2, r8
 800ff68:	4604      	mov	r4, r0
 800ff6a:	460d      	mov	r5, r1
 800ff6c:	464b      	mov	r3, r9
 800ff6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ff72:	f7f0 f993 	bl	800029c <__adddf3>
 800ff76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ff7a:	f7f0 fb45 	bl	8000608 <__aeabi_dmul>
 800ff7e:	4622      	mov	r2, r4
 800ff80:	462b      	mov	r3, r5
 800ff82:	f7f0 f98b 	bl	800029c <__adddf3>
 800ff86:	4642      	mov	r2, r8
 800ff88:	4606      	mov	r6, r0
 800ff8a:	460f      	mov	r7, r1
 800ff8c:	464b      	mov	r3, r9
 800ff8e:	4640      	mov	r0, r8
 800ff90:	4649      	mov	r1, r9
 800ff92:	f7f0 fb39 	bl	8000608 <__aeabi_dmul>
 800ff96:	2200      	movs	r2, #0
 800ff98:	4b68      	ldr	r3, [pc, #416]	; (801013c <__ieee754_pow+0x734>)
 800ff9a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800ff9e:	f7f0 f97d 	bl	800029c <__adddf3>
 800ffa2:	4632      	mov	r2, r6
 800ffa4:	463b      	mov	r3, r7
 800ffa6:	f7f0 f979 	bl	800029c <__adddf3>
 800ffaa:	9802      	ldr	r0, [sp, #8]
 800ffac:	460d      	mov	r5, r1
 800ffae:	4604      	mov	r4, r0
 800ffb0:	4602      	mov	r2, r0
 800ffb2:	460b      	mov	r3, r1
 800ffb4:	4640      	mov	r0, r8
 800ffb6:	4649      	mov	r1, r9
 800ffb8:	f7f0 fb26 	bl	8000608 <__aeabi_dmul>
 800ffbc:	2200      	movs	r2, #0
 800ffbe:	4680      	mov	r8, r0
 800ffc0:	4689      	mov	r9, r1
 800ffc2:	4b5e      	ldr	r3, [pc, #376]	; (801013c <__ieee754_pow+0x734>)
 800ffc4:	4620      	mov	r0, r4
 800ffc6:	4629      	mov	r1, r5
 800ffc8:	f7f0 f966 	bl	8000298 <__aeabi_dsub>
 800ffcc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ffd0:	f7f0 f962 	bl	8000298 <__aeabi_dsub>
 800ffd4:	4602      	mov	r2, r0
 800ffd6:	460b      	mov	r3, r1
 800ffd8:	4630      	mov	r0, r6
 800ffda:	4639      	mov	r1, r7
 800ffdc:	f7f0 f95c 	bl	8000298 <__aeabi_dsub>
 800ffe0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ffe4:	f7f0 fb10 	bl	8000608 <__aeabi_dmul>
 800ffe8:	4622      	mov	r2, r4
 800ffea:	4606      	mov	r6, r0
 800ffec:	460f      	mov	r7, r1
 800ffee:	462b      	mov	r3, r5
 800fff0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fff4:	f7f0 fb08 	bl	8000608 <__aeabi_dmul>
 800fff8:	4602      	mov	r2, r0
 800fffa:	460b      	mov	r3, r1
 800fffc:	4630      	mov	r0, r6
 800fffe:	4639      	mov	r1, r7
 8010000:	f7f0 f94c 	bl	800029c <__adddf3>
 8010004:	4606      	mov	r6, r0
 8010006:	460f      	mov	r7, r1
 8010008:	4602      	mov	r2, r0
 801000a:	460b      	mov	r3, r1
 801000c:	4640      	mov	r0, r8
 801000e:	4649      	mov	r1, r9
 8010010:	f7f0 f944 	bl	800029c <__adddf3>
 8010014:	9802      	ldr	r0, [sp, #8]
 8010016:	a33c      	add	r3, pc, #240	; (adr r3, 8010108 <__ieee754_pow+0x700>)
 8010018:	e9d3 2300 	ldrd	r2, r3, [r3]
 801001c:	4604      	mov	r4, r0
 801001e:	460d      	mov	r5, r1
 8010020:	f7f0 faf2 	bl	8000608 <__aeabi_dmul>
 8010024:	4642      	mov	r2, r8
 8010026:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801002a:	464b      	mov	r3, r9
 801002c:	4620      	mov	r0, r4
 801002e:	4629      	mov	r1, r5
 8010030:	f7f0 f932 	bl	8000298 <__aeabi_dsub>
 8010034:	4602      	mov	r2, r0
 8010036:	460b      	mov	r3, r1
 8010038:	4630      	mov	r0, r6
 801003a:	4639      	mov	r1, r7
 801003c:	f7f0 f92c 	bl	8000298 <__aeabi_dsub>
 8010040:	a333      	add	r3, pc, #204	; (adr r3, 8010110 <__ieee754_pow+0x708>)
 8010042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010046:	f7f0 fadf 	bl	8000608 <__aeabi_dmul>
 801004a:	a333      	add	r3, pc, #204	; (adr r3, 8010118 <__ieee754_pow+0x710>)
 801004c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010050:	4606      	mov	r6, r0
 8010052:	460f      	mov	r7, r1
 8010054:	4620      	mov	r0, r4
 8010056:	4629      	mov	r1, r5
 8010058:	f7f0 fad6 	bl	8000608 <__aeabi_dmul>
 801005c:	4602      	mov	r2, r0
 801005e:	460b      	mov	r3, r1
 8010060:	4630      	mov	r0, r6
 8010062:	4639      	mov	r1, r7
 8010064:	f7f0 f91a 	bl	800029c <__adddf3>
 8010068:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801006a:	4b35      	ldr	r3, [pc, #212]	; (8010140 <__ieee754_pow+0x738>)
 801006c:	4413      	add	r3, r2
 801006e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010072:	f7f0 f913 	bl	800029c <__adddf3>
 8010076:	4604      	mov	r4, r0
 8010078:	9809      	ldr	r0, [sp, #36]	; 0x24
 801007a:	460d      	mov	r5, r1
 801007c:	f7f0 fa5a 	bl	8000534 <__aeabi_i2d>
 8010080:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010082:	4b30      	ldr	r3, [pc, #192]	; (8010144 <__ieee754_pow+0x73c>)
 8010084:	4413      	add	r3, r2
 8010086:	e9d3 8900 	ldrd	r8, r9, [r3]
 801008a:	4606      	mov	r6, r0
 801008c:	460f      	mov	r7, r1
 801008e:	4622      	mov	r2, r4
 8010090:	462b      	mov	r3, r5
 8010092:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010096:	f7f0 f901 	bl	800029c <__adddf3>
 801009a:	4642      	mov	r2, r8
 801009c:	464b      	mov	r3, r9
 801009e:	f7f0 f8fd 	bl	800029c <__adddf3>
 80100a2:	4632      	mov	r2, r6
 80100a4:	463b      	mov	r3, r7
 80100a6:	f7f0 f8f9 	bl	800029c <__adddf3>
 80100aa:	9802      	ldr	r0, [sp, #8]
 80100ac:	4632      	mov	r2, r6
 80100ae:	463b      	mov	r3, r7
 80100b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80100b4:	f7f0 f8f0 	bl	8000298 <__aeabi_dsub>
 80100b8:	4642      	mov	r2, r8
 80100ba:	464b      	mov	r3, r9
 80100bc:	f7f0 f8ec 	bl	8000298 <__aeabi_dsub>
 80100c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80100c4:	e607      	b.n	800fcd6 <__ieee754_pow+0x2ce>
 80100c6:	f04f 0a01 	mov.w	sl, #1
 80100ca:	e6a5      	b.n	800fe18 <__ieee754_pow+0x410>
 80100cc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8010120 <__ieee754_pow+0x718>
 80100d0:	e613      	b.n	800fcfa <__ieee754_pow+0x2f2>
 80100d2:	bf00      	nop
 80100d4:	f3af 8000 	nop.w
 80100d8:	4a454eef 	.word	0x4a454eef
 80100dc:	3fca7e28 	.word	0x3fca7e28
 80100e0:	93c9db65 	.word	0x93c9db65
 80100e4:	3fcd864a 	.word	0x3fcd864a
 80100e8:	a91d4101 	.word	0xa91d4101
 80100ec:	3fd17460 	.word	0x3fd17460
 80100f0:	518f264d 	.word	0x518f264d
 80100f4:	3fd55555 	.word	0x3fd55555
 80100f8:	db6fabff 	.word	0xdb6fabff
 80100fc:	3fdb6db6 	.word	0x3fdb6db6
 8010100:	33333303 	.word	0x33333303
 8010104:	3fe33333 	.word	0x3fe33333
 8010108:	e0000000 	.word	0xe0000000
 801010c:	3feec709 	.word	0x3feec709
 8010110:	dc3a03fd 	.word	0xdc3a03fd
 8010114:	3feec709 	.word	0x3feec709
 8010118:	145b01f5 	.word	0x145b01f5
 801011c:	be3e2fe0 	.word	0xbe3e2fe0
 8010120:	00000000 	.word	0x00000000
 8010124:	3ff00000 	.word	0x3ff00000
 8010128:	43400000 	.word	0x43400000
 801012c:	0003988e 	.word	0x0003988e
 8010130:	000bb679 	.word	0x000bb679
 8010134:	08011ea0 	.word	0x08011ea0
 8010138:	3ff00000 	.word	0x3ff00000
 801013c:	40080000 	.word	0x40080000
 8010140:	08011ec0 	.word	0x08011ec0
 8010144:	08011eb0 	.word	0x08011eb0
 8010148:	a3b4      	add	r3, pc, #720	; (adr r3, 801041c <__ieee754_pow+0xa14>)
 801014a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014e:	4640      	mov	r0, r8
 8010150:	4649      	mov	r1, r9
 8010152:	f7f0 f8a3 	bl	800029c <__adddf3>
 8010156:	4622      	mov	r2, r4
 8010158:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801015c:	462b      	mov	r3, r5
 801015e:	4630      	mov	r0, r6
 8010160:	4639      	mov	r1, r7
 8010162:	f7f0 f899 	bl	8000298 <__aeabi_dsub>
 8010166:	4602      	mov	r2, r0
 8010168:	460b      	mov	r3, r1
 801016a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801016e:	f7f0 fcdb 	bl	8000b28 <__aeabi_dcmpgt>
 8010172:	2800      	cmp	r0, #0
 8010174:	f47f adfe 	bne.w	800fd74 <__ieee754_pow+0x36c>
 8010178:	4aa3      	ldr	r2, [pc, #652]	; (8010408 <__ieee754_pow+0xa00>)
 801017a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801017e:	4293      	cmp	r3, r2
 8010180:	f340 810a 	ble.w	8010398 <__ieee754_pow+0x990>
 8010184:	151b      	asrs	r3, r3, #20
 8010186:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801018a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801018e:	fa4a f303 	asr.w	r3, sl, r3
 8010192:	445b      	add	r3, fp
 8010194:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8010198:	4e9c      	ldr	r6, [pc, #624]	; (801040c <__ieee754_pow+0xa04>)
 801019a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801019e:	4116      	asrs	r6, r2
 80101a0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80101a4:	2000      	movs	r0, #0
 80101a6:	ea23 0106 	bic.w	r1, r3, r6
 80101aa:	f1c2 0214 	rsb	r2, r2, #20
 80101ae:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80101b2:	fa4a fa02 	asr.w	sl, sl, r2
 80101b6:	f1bb 0f00 	cmp.w	fp, #0
 80101ba:	4602      	mov	r2, r0
 80101bc:	460b      	mov	r3, r1
 80101be:	4620      	mov	r0, r4
 80101c0:	4629      	mov	r1, r5
 80101c2:	bfb8      	it	lt
 80101c4:	f1ca 0a00 	rsblt	sl, sl, #0
 80101c8:	f7f0 f866 	bl	8000298 <__aeabi_dsub>
 80101cc:	e9cd 0100 	strd	r0, r1, [sp]
 80101d0:	4642      	mov	r2, r8
 80101d2:	464b      	mov	r3, r9
 80101d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80101d8:	f7f0 f860 	bl	800029c <__adddf3>
 80101dc:	2000      	movs	r0, #0
 80101de:	a378      	add	r3, pc, #480	; (adr r3, 80103c0 <__ieee754_pow+0x9b8>)
 80101e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e4:	4604      	mov	r4, r0
 80101e6:	460d      	mov	r5, r1
 80101e8:	f7f0 fa0e 	bl	8000608 <__aeabi_dmul>
 80101ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80101f0:	4606      	mov	r6, r0
 80101f2:	460f      	mov	r7, r1
 80101f4:	4620      	mov	r0, r4
 80101f6:	4629      	mov	r1, r5
 80101f8:	f7f0 f84e 	bl	8000298 <__aeabi_dsub>
 80101fc:	4602      	mov	r2, r0
 80101fe:	460b      	mov	r3, r1
 8010200:	4640      	mov	r0, r8
 8010202:	4649      	mov	r1, r9
 8010204:	f7f0 f848 	bl	8000298 <__aeabi_dsub>
 8010208:	a36f      	add	r3, pc, #444	; (adr r3, 80103c8 <__ieee754_pow+0x9c0>)
 801020a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801020e:	f7f0 f9fb 	bl	8000608 <__aeabi_dmul>
 8010212:	a36f      	add	r3, pc, #444	; (adr r3, 80103d0 <__ieee754_pow+0x9c8>)
 8010214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010218:	4680      	mov	r8, r0
 801021a:	4689      	mov	r9, r1
 801021c:	4620      	mov	r0, r4
 801021e:	4629      	mov	r1, r5
 8010220:	f7f0 f9f2 	bl	8000608 <__aeabi_dmul>
 8010224:	4602      	mov	r2, r0
 8010226:	460b      	mov	r3, r1
 8010228:	4640      	mov	r0, r8
 801022a:	4649      	mov	r1, r9
 801022c:	f7f0 f836 	bl	800029c <__adddf3>
 8010230:	4604      	mov	r4, r0
 8010232:	460d      	mov	r5, r1
 8010234:	4602      	mov	r2, r0
 8010236:	460b      	mov	r3, r1
 8010238:	4630      	mov	r0, r6
 801023a:	4639      	mov	r1, r7
 801023c:	f7f0 f82e 	bl	800029c <__adddf3>
 8010240:	4632      	mov	r2, r6
 8010242:	463b      	mov	r3, r7
 8010244:	4680      	mov	r8, r0
 8010246:	4689      	mov	r9, r1
 8010248:	f7f0 f826 	bl	8000298 <__aeabi_dsub>
 801024c:	4602      	mov	r2, r0
 801024e:	460b      	mov	r3, r1
 8010250:	4620      	mov	r0, r4
 8010252:	4629      	mov	r1, r5
 8010254:	f7f0 f820 	bl	8000298 <__aeabi_dsub>
 8010258:	4642      	mov	r2, r8
 801025a:	4606      	mov	r6, r0
 801025c:	460f      	mov	r7, r1
 801025e:	464b      	mov	r3, r9
 8010260:	4640      	mov	r0, r8
 8010262:	4649      	mov	r1, r9
 8010264:	f7f0 f9d0 	bl	8000608 <__aeabi_dmul>
 8010268:	a35b      	add	r3, pc, #364	; (adr r3, 80103d8 <__ieee754_pow+0x9d0>)
 801026a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801026e:	4604      	mov	r4, r0
 8010270:	460d      	mov	r5, r1
 8010272:	f7f0 f9c9 	bl	8000608 <__aeabi_dmul>
 8010276:	a35a      	add	r3, pc, #360	; (adr r3, 80103e0 <__ieee754_pow+0x9d8>)
 8010278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801027c:	f7f0 f80c 	bl	8000298 <__aeabi_dsub>
 8010280:	4622      	mov	r2, r4
 8010282:	462b      	mov	r3, r5
 8010284:	f7f0 f9c0 	bl	8000608 <__aeabi_dmul>
 8010288:	a357      	add	r3, pc, #348	; (adr r3, 80103e8 <__ieee754_pow+0x9e0>)
 801028a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801028e:	f7f0 f805 	bl	800029c <__adddf3>
 8010292:	4622      	mov	r2, r4
 8010294:	462b      	mov	r3, r5
 8010296:	f7f0 f9b7 	bl	8000608 <__aeabi_dmul>
 801029a:	a355      	add	r3, pc, #340	; (adr r3, 80103f0 <__ieee754_pow+0x9e8>)
 801029c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102a0:	f7ef fffa 	bl	8000298 <__aeabi_dsub>
 80102a4:	4622      	mov	r2, r4
 80102a6:	462b      	mov	r3, r5
 80102a8:	f7f0 f9ae 	bl	8000608 <__aeabi_dmul>
 80102ac:	a352      	add	r3, pc, #328	; (adr r3, 80103f8 <__ieee754_pow+0x9f0>)
 80102ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b2:	f7ef fff3 	bl	800029c <__adddf3>
 80102b6:	4622      	mov	r2, r4
 80102b8:	462b      	mov	r3, r5
 80102ba:	f7f0 f9a5 	bl	8000608 <__aeabi_dmul>
 80102be:	4602      	mov	r2, r0
 80102c0:	460b      	mov	r3, r1
 80102c2:	4640      	mov	r0, r8
 80102c4:	4649      	mov	r1, r9
 80102c6:	f7ef ffe7 	bl	8000298 <__aeabi_dsub>
 80102ca:	4604      	mov	r4, r0
 80102cc:	460d      	mov	r5, r1
 80102ce:	4602      	mov	r2, r0
 80102d0:	460b      	mov	r3, r1
 80102d2:	4640      	mov	r0, r8
 80102d4:	4649      	mov	r1, r9
 80102d6:	f7f0 f997 	bl	8000608 <__aeabi_dmul>
 80102da:	2200      	movs	r2, #0
 80102dc:	e9cd 0100 	strd	r0, r1, [sp]
 80102e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80102e4:	4620      	mov	r0, r4
 80102e6:	4629      	mov	r1, r5
 80102e8:	f7ef ffd6 	bl	8000298 <__aeabi_dsub>
 80102ec:	4602      	mov	r2, r0
 80102ee:	460b      	mov	r3, r1
 80102f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80102f4:	f7f0 fab2 	bl	800085c <__aeabi_ddiv>
 80102f8:	4632      	mov	r2, r6
 80102fa:	4604      	mov	r4, r0
 80102fc:	460d      	mov	r5, r1
 80102fe:	463b      	mov	r3, r7
 8010300:	4640      	mov	r0, r8
 8010302:	4649      	mov	r1, r9
 8010304:	f7f0 f980 	bl	8000608 <__aeabi_dmul>
 8010308:	4632      	mov	r2, r6
 801030a:	463b      	mov	r3, r7
 801030c:	f7ef ffc6 	bl	800029c <__adddf3>
 8010310:	4602      	mov	r2, r0
 8010312:	460b      	mov	r3, r1
 8010314:	4620      	mov	r0, r4
 8010316:	4629      	mov	r1, r5
 8010318:	f7ef ffbe 	bl	8000298 <__aeabi_dsub>
 801031c:	4642      	mov	r2, r8
 801031e:	464b      	mov	r3, r9
 8010320:	f7ef ffba 	bl	8000298 <__aeabi_dsub>
 8010324:	4602      	mov	r2, r0
 8010326:	460b      	mov	r3, r1
 8010328:	2000      	movs	r0, #0
 801032a:	4939      	ldr	r1, [pc, #228]	; (8010410 <__ieee754_pow+0xa08>)
 801032c:	f7ef ffb4 	bl	8000298 <__aeabi_dsub>
 8010330:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8010334:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010338:	4602      	mov	r2, r0
 801033a:	460b      	mov	r3, r1
 801033c:	da2f      	bge.n	801039e <__ieee754_pow+0x996>
 801033e:	4650      	mov	r0, sl
 8010340:	ec43 2b10 	vmov	d0, r2, r3
 8010344:	f001 faa0 	bl	8011888 <scalbn>
 8010348:	ec51 0b10 	vmov	r0, r1, d0
 801034c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010350:	f7ff bbf1 	b.w	800fb36 <__ieee754_pow+0x12e>
 8010354:	4b2f      	ldr	r3, [pc, #188]	; (8010414 <__ieee754_pow+0xa0c>)
 8010356:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801035a:	429e      	cmp	r6, r3
 801035c:	f77f af0c 	ble.w	8010178 <__ieee754_pow+0x770>
 8010360:	4b2d      	ldr	r3, [pc, #180]	; (8010418 <__ieee754_pow+0xa10>)
 8010362:	440b      	add	r3, r1
 8010364:	4303      	orrs	r3, r0
 8010366:	d00b      	beq.n	8010380 <__ieee754_pow+0x978>
 8010368:	a325      	add	r3, pc, #148	; (adr r3, 8010400 <__ieee754_pow+0x9f8>)
 801036a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801036e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010372:	f7f0 f949 	bl	8000608 <__aeabi_dmul>
 8010376:	a322      	add	r3, pc, #136	; (adr r3, 8010400 <__ieee754_pow+0x9f8>)
 8010378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801037c:	f7ff bbdb 	b.w	800fb36 <__ieee754_pow+0x12e>
 8010380:	4622      	mov	r2, r4
 8010382:	462b      	mov	r3, r5
 8010384:	f7ef ff88 	bl	8000298 <__aeabi_dsub>
 8010388:	4642      	mov	r2, r8
 801038a:	464b      	mov	r3, r9
 801038c:	f7f0 fbc2 	bl	8000b14 <__aeabi_dcmpge>
 8010390:	2800      	cmp	r0, #0
 8010392:	f43f aef1 	beq.w	8010178 <__ieee754_pow+0x770>
 8010396:	e7e7      	b.n	8010368 <__ieee754_pow+0x960>
 8010398:	f04f 0a00 	mov.w	sl, #0
 801039c:	e718      	b.n	80101d0 <__ieee754_pow+0x7c8>
 801039e:	4621      	mov	r1, r4
 80103a0:	e7d4      	b.n	801034c <__ieee754_pow+0x944>
 80103a2:	2000      	movs	r0, #0
 80103a4:	491a      	ldr	r1, [pc, #104]	; (8010410 <__ieee754_pow+0xa08>)
 80103a6:	f7ff bb8f 	b.w	800fac8 <__ieee754_pow+0xc0>
 80103aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80103ae:	f7ff bb8b 	b.w	800fac8 <__ieee754_pow+0xc0>
 80103b2:	4630      	mov	r0, r6
 80103b4:	4639      	mov	r1, r7
 80103b6:	f7ff bb87 	b.w	800fac8 <__ieee754_pow+0xc0>
 80103ba:	4693      	mov	fp, r2
 80103bc:	f7ff bb98 	b.w	800faf0 <__ieee754_pow+0xe8>
 80103c0:	00000000 	.word	0x00000000
 80103c4:	3fe62e43 	.word	0x3fe62e43
 80103c8:	fefa39ef 	.word	0xfefa39ef
 80103cc:	3fe62e42 	.word	0x3fe62e42
 80103d0:	0ca86c39 	.word	0x0ca86c39
 80103d4:	be205c61 	.word	0xbe205c61
 80103d8:	72bea4d0 	.word	0x72bea4d0
 80103dc:	3e663769 	.word	0x3e663769
 80103e0:	c5d26bf1 	.word	0xc5d26bf1
 80103e4:	3ebbbd41 	.word	0x3ebbbd41
 80103e8:	af25de2c 	.word	0xaf25de2c
 80103ec:	3f11566a 	.word	0x3f11566a
 80103f0:	16bebd93 	.word	0x16bebd93
 80103f4:	3f66c16c 	.word	0x3f66c16c
 80103f8:	5555553e 	.word	0x5555553e
 80103fc:	3fc55555 	.word	0x3fc55555
 8010400:	c2f8f359 	.word	0xc2f8f359
 8010404:	01a56e1f 	.word	0x01a56e1f
 8010408:	3fe00000 	.word	0x3fe00000
 801040c:	000fffff 	.word	0x000fffff
 8010410:	3ff00000 	.word	0x3ff00000
 8010414:	4090cbff 	.word	0x4090cbff
 8010418:	3f6f3400 	.word	0x3f6f3400
 801041c:	652b82fe 	.word	0x652b82fe
 8010420:	3c971547 	.word	0x3c971547
 8010424:	00000000 	.word	0x00000000

08010428 <__ieee754_rem_pio2>:
 8010428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801042c:	ec57 6b10 	vmov	r6, r7, d0
 8010430:	4bc3      	ldr	r3, [pc, #780]	; (8010740 <__ieee754_rem_pio2+0x318>)
 8010432:	b08d      	sub	sp, #52	; 0x34
 8010434:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8010438:	4598      	cmp	r8, r3
 801043a:	4604      	mov	r4, r0
 801043c:	9704      	str	r7, [sp, #16]
 801043e:	dc07      	bgt.n	8010450 <__ieee754_rem_pio2+0x28>
 8010440:	2200      	movs	r2, #0
 8010442:	2300      	movs	r3, #0
 8010444:	ed84 0b00 	vstr	d0, [r4]
 8010448:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801044c:	2500      	movs	r5, #0
 801044e:	e027      	b.n	80104a0 <__ieee754_rem_pio2+0x78>
 8010450:	4bbc      	ldr	r3, [pc, #752]	; (8010744 <__ieee754_rem_pio2+0x31c>)
 8010452:	4598      	cmp	r8, r3
 8010454:	dc75      	bgt.n	8010542 <__ieee754_rem_pio2+0x11a>
 8010456:	9b04      	ldr	r3, [sp, #16]
 8010458:	4dbb      	ldr	r5, [pc, #748]	; (8010748 <__ieee754_rem_pio2+0x320>)
 801045a:	2b00      	cmp	r3, #0
 801045c:	ee10 0a10 	vmov	r0, s0
 8010460:	a3a9      	add	r3, pc, #676	; (adr r3, 8010708 <__ieee754_rem_pio2+0x2e0>)
 8010462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010466:	4639      	mov	r1, r7
 8010468:	dd36      	ble.n	80104d8 <__ieee754_rem_pio2+0xb0>
 801046a:	f7ef ff15 	bl	8000298 <__aeabi_dsub>
 801046e:	45a8      	cmp	r8, r5
 8010470:	4606      	mov	r6, r0
 8010472:	460f      	mov	r7, r1
 8010474:	d018      	beq.n	80104a8 <__ieee754_rem_pio2+0x80>
 8010476:	a3a6      	add	r3, pc, #664	; (adr r3, 8010710 <__ieee754_rem_pio2+0x2e8>)
 8010478:	e9d3 2300 	ldrd	r2, r3, [r3]
 801047c:	f7ef ff0c 	bl	8000298 <__aeabi_dsub>
 8010480:	4602      	mov	r2, r0
 8010482:	460b      	mov	r3, r1
 8010484:	e9c4 2300 	strd	r2, r3, [r4]
 8010488:	4630      	mov	r0, r6
 801048a:	4639      	mov	r1, r7
 801048c:	f7ef ff04 	bl	8000298 <__aeabi_dsub>
 8010490:	a39f      	add	r3, pc, #636	; (adr r3, 8010710 <__ieee754_rem_pio2+0x2e8>)
 8010492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010496:	f7ef feff 	bl	8000298 <__aeabi_dsub>
 801049a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801049e:	2501      	movs	r5, #1
 80104a0:	4628      	mov	r0, r5
 80104a2:	b00d      	add	sp, #52	; 0x34
 80104a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104a8:	a39b      	add	r3, pc, #620	; (adr r3, 8010718 <__ieee754_rem_pio2+0x2f0>)
 80104aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ae:	f7ef fef3 	bl	8000298 <__aeabi_dsub>
 80104b2:	a39b      	add	r3, pc, #620	; (adr r3, 8010720 <__ieee754_rem_pio2+0x2f8>)
 80104b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104b8:	4606      	mov	r6, r0
 80104ba:	460f      	mov	r7, r1
 80104bc:	f7ef feec 	bl	8000298 <__aeabi_dsub>
 80104c0:	4602      	mov	r2, r0
 80104c2:	460b      	mov	r3, r1
 80104c4:	e9c4 2300 	strd	r2, r3, [r4]
 80104c8:	4630      	mov	r0, r6
 80104ca:	4639      	mov	r1, r7
 80104cc:	f7ef fee4 	bl	8000298 <__aeabi_dsub>
 80104d0:	a393      	add	r3, pc, #588	; (adr r3, 8010720 <__ieee754_rem_pio2+0x2f8>)
 80104d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d6:	e7de      	b.n	8010496 <__ieee754_rem_pio2+0x6e>
 80104d8:	f7ef fee0 	bl	800029c <__adddf3>
 80104dc:	45a8      	cmp	r8, r5
 80104de:	4606      	mov	r6, r0
 80104e0:	460f      	mov	r7, r1
 80104e2:	d016      	beq.n	8010512 <__ieee754_rem_pio2+0xea>
 80104e4:	a38a      	add	r3, pc, #552	; (adr r3, 8010710 <__ieee754_rem_pio2+0x2e8>)
 80104e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104ea:	f7ef fed7 	bl	800029c <__adddf3>
 80104ee:	4602      	mov	r2, r0
 80104f0:	460b      	mov	r3, r1
 80104f2:	e9c4 2300 	strd	r2, r3, [r4]
 80104f6:	4630      	mov	r0, r6
 80104f8:	4639      	mov	r1, r7
 80104fa:	f7ef fecd 	bl	8000298 <__aeabi_dsub>
 80104fe:	a384      	add	r3, pc, #528	; (adr r3, 8010710 <__ieee754_rem_pio2+0x2e8>)
 8010500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010504:	f7ef feca 	bl	800029c <__adddf3>
 8010508:	f04f 35ff 	mov.w	r5, #4294967295
 801050c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010510:	e7c6      	b.n	80104a0 <__ieee754_rem_pio2+0x78>
 8010512:	a381      	add	r3, pc, #516	; (adr r3, 8010718 <__ieee754_rem_pio2+0x2f0>)
 8010514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010518:	f7ef fec0 	bl	800029c <__adddf3>
 801051c:	a380      	add	r3, pc, #512	; (adr r3, 8010720 <__ieee754_rem_pio2+0x2f8>)
 801051e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010522:	4606      	mov	r6, r0
 8010524:	460f      	mov	r7, r1
 8010526:	f7ef feb9 	bl	800029c <__adddf3>
 801052a:	4602      	mov	r2, r0
 801052c:	460b      	mov	r3, r1
 801052e:	e9c4 2300 	strd	r2, r3, [r4]
 8010532:	4630      	mov	r0, r6
 8010534:	4639      	mov	r1, r7
 8010536:	f7ef feaf 	bl	8000298 <__aeabi_dsub>
 801053a:	a379      	add	r3, pc, #484	; (adr r3, 8010720 <__ieee754_rem_pio2+0x2f8>)
 801053c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010540:	e7e0      	b.n	8010504 <__ieee754_rem_pio2+0xdc>
 8010542:	4b82      	ldr	r3, [pc, #520]	; (801074c <__ieee754_rem_pio2+0x324>)
 8010544:	4598      	cmp	r8, r3
 8010546:	f300 80d0 	bgt.w	80106ea <__ieee754_rem_pio2+0x2c2>
 801054a:	f001 f875 	bl	8011638 <fabs>
 801054e:	ec57 6b10 	vmov	r6, r7, d0
 8010552:	ee10 0a10 	vmov	r0, s0
 8010556:	a374      	add	r3, pc, #464	; (adr r3, 8010728 <__ieee754_rem_pio2+0x300>)
 8010558:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055c:	4639      	mov	r1, r7
 801055e:	f7f0 f853 	bl	8000608 <__aeabi_dmul>
 8010562:	2200      	movs	r2, #0
 8010564:	4b7a      	ldr	r3, [pc, #488]	; (8010750 <__ieee754_rem_pio2+0x328>)
 8010566:	f7ef fe99 	bl	800029c <__adddf3>
 801056a:	f7f0 fafd 	bl	8000b68 <__aeabi_d2iz>
 801056e:	4605      	mov	r5, r0
 8010570:	f7ef ffe0 	bl	8000534 <__aeabi_i2d>
 8010574:	a364      	add	r3, pc, #400	; (adr r3, 8010708 <__ieee754_rem_pio2+0x2e0>)
 8010576:	e9d3 2300 	ldrd	r2, r3, [r3]
 801057a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801057e:	f7f0 f843 	bl	8000608 <__aeabi_dmul>
 8010582:	4602      	mov	r2, r0
 8010584:	460b      	mov	r3, r1
 8010586:	4630      	mov	r0, r6
 8010588:	4639      	mov	r1, r7
 801058a:	f7ef fe85 	bl	8000298 <__aeabi_dsub>
 801058e:	a360      	add	r3, pc, #384	; (adr r3, 8010710 <__ieee754_rem_pio2+0x2e8>)
 8010590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010594:	4682      	mov	sl, r0
 8010596:	468b      	mov	fp, r1
 8010598:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801059c:	f7f0 f834 	bl	8000608 <__aeabi_dmul>
 80105a0:	2d1f      	cmp	r5, #31
 80105a2:	4606      	mov	r6, r0
 80105a4:	460f      	mov	r7, r1
 80105a6:	dc0c      	bgt.n	80105c2 <__ieee754_rem_pio2+0x19a>
 80105a8:	1e6a      	subs	r2, r5, #1
 80105aa:	4b6a      	ldr	r3, [pc, #424]	; (8010754 <__ieee754_rem_pio2+0x32c>)
 80105ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105b0:	4543      	cmp	r3, r8
 80105b2:	d006      	beq.n	80105c2 <__ieee754_rem_pio2+0x19a>
 80105b4:	4632      	mov	r2, r6
 80105b6:	463b      	mov	r3, r7
 80105b8:	4650      	mov	r0, sl
 80105ba:	4659      	mov	r1, fp
 80105bc:	f7ef fe6c 	bl	8000298 <__aeabi_dsub>
 80105c0:	e00e      	b.n	80105e0 <__ieee754_rem_pio2+0x1b8>
 80105c2:	4632      	mov	r2, r6
 80105c4:	463b      	mov	r3, r7
 80105c6:	4650      	mov	r0, sl
 80105c8:	4659      	mov	r1, fp
 80105ca:	f7ef fe65 	bl	8000298 <__aeabi_dsub>
 80105ce:	ea4f 5328 	mov.w	r3, r8, asr #20
 80105d2:	9305      	str	r3, [sp, #20]
 80105d4:	9a05      	ldr	r2, [sp, #20]
 80105d6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80105da:	1ad3      	subs	r3, r2, r3
 80105dc:	2b10      	cmp	r3, #16
 80105de:	dc02      	bgt.n	80105e6 <__ieee754_rem_pio2+0x1be>
 80105e0:	e9c4 0100 	strd	r0, r1, [r4]
 80105e4:	e039      	b.n	801065a <__ieee754_rem_pio2+0x232>
 80105e6:	a34c      	add	r3, pc, #304	; (adr r3, 8010718 <__ieee754_rem_pio2+0x2f0>)
 80105e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80105f0:	f7f0 f80a 	bl	8000608 <__aeabi_dmul>
 80105f4:	4606      	mov	r6, r0
 80105f6:	460f      	mov	r7, r1
 80105f8:	4602      	mov	r2, r0
 80105fa:	460b      	mov	r3, r1
 80105fc:	4650      	mov	r0, sl
 80105fe:	4659      	mov	r1, fp
 8010600:	f7ef fe4a 	bl	8000298 <__aeabi_dsub>
 8010604:	4602      	mov	r2, r0
 8010606:	460b      	mov	r3, r1
 8010608:	4680      	mov	r8, r0
 801060a:	4689      	mov	r9, r1
 801060c:	4650      	mov	r0, sl
 801060e:	4659      	mov	r1, fp
 8010610:	f7ef fe42 	bl	8000298 <__aeabi_dsub>
 8010614:	4632      	mov	r2, r6
 8010616:	463b      	mov	r3, r7
 8010618:	f7ef fe3e 	bl	8000298 <__aeabi_dsub>
 801061c:	a340      	add	r3, pc, #256	; (adr r3, 8010720 <__ieee754_rem_pio2+0x2f8>)
 801061e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010622:	4606      	mov	r6, r0
 8010624:	460f      	mov	r7, r1
 8010626:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801062a:	f7ef ffed 	bl	8000608 <__aeabi_dmul>
 801062e:	4632      	mov	r2, r6
 8010630:	463b      	mov	r3, r7
 8010632:	f7ef fe31 	bl	8000298 <__aeabi_dsub>
 8010636:	4602      	mov	r2, r0
 8010638:	460b      	mov	r3, r1
 801063a:	4606      	mov	r6, r0
 801063c:	460f      	mov	r7, r1
 801063e:	4640      	mov	r0, r8
 8010640:	4649      	mov	r1, r9
 8010642:	f7ef fe29 	bl	8000298 <__aeabi_dsub>
 8010646:	9a05      	ldr	r2, [sp, #20]
 8010648:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801064c:	1ad3      	subs	r3, r2, r3
 801064e:	2b31      	cmp	r3, #49	; 0x31
 8010650:	dc20      	bgt.n	8010694 <__ieee754_rem_pio2+0x26c>
 8010652:	e9c4 0100 	strd	r0, r1, [r4]
 8010656:	46c2      	mov	sl, r8
 8010658:	46cb      	mov	fp, r9
 801065a:	e9d4 8900 	ldrd	r8, r9, [r4]
 801065e:	4650      	mov	r0, sl
 8010660:	4642      	mov	r2, r8
 8010662:	464b      	mov	r3, r9
 8010664:	4659      	mov	r1, fp
 8010666:	f7ef fe17 	bl	8000298 <__aeabi_dsub>
 801066a:	463b      	mov	r3, r7
 801066c:	4632      	mov	r2, r6
 801066e:	f7ef fe13 	bl	8000298 <__aeabi_dsub>
 8010672:	9b04      	ldr	r3, [sp, #16]
 8010674:	2b00      	cmp	r3, #0
 8010676:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801067a:	f6bf af11 	bge.w	80104a0 <__ieee754_rem_pio2+0x78>
 801067e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010682:	6063      	str	r3, [r4, #4]
 8010684:	f8c4 8000 	str.w	r8, [r4]
 8010688:	60a0      	str	r0, [r4, #8]
 801068a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801068e:	60e3      	str	r3, [r4, #12]
 8010690:	426d      	negs	r5, r5
 8010692:	e705      	b.n	80104a0 <__ieee754_rem_pio2+0x78>
 8010694:	a326      	add	r3, pc, #152	; (adr r3, 8010730 <__ieee754_rem_pio2+0x308>)
 8010696:	e9d3 2300 	ldrd	r2, r3, [r3]
 801069a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801069e:	f7ef ffb3 	bl	8000608 <__aeabi_dmul>
 80106a2:	4606      	mov	r6, r0
 80106a4:	460f      	mov	r7, r1
 80106a6:	4602      	mov	r2, r0
 80106a8:	460b      	mov	r3, r1
 80106aa:	4640      	mov	r0, r8
 80106ac:	4649      	mov	r1, r9
 80106ae:	f7ef fdf3 	bl	8000298 <__aeabi_dsub>
 80106b2:	4602      	mov	r2, r0
 80106b4:	460b      	mov	r3, r1
 80106b6:	4682      	mov	sl, r0
 80106b8:	468b      	mov	fp, r1
 80106ba:	4640      	mov	r0, r8
 80106bc:	4649      	mov	r1, r9
 80106be:	f7ef fdeb 	bl	8000298 <__aeabi_dsub>
 80106c2:	4632      	mov	r2, r6
 80106c4:	463b      	mov	r3, r7
 80106c6:	f7ef fde7 	bl	8000298 <__aeabi_dsub>
 80106ca:	a31b      	add	r3, pc, #108	; (adr r3, 8010738 <__ieee754_rem_pio2+0x310>)
 80106cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106d0:	4606      	mov	r6, r0
 80106d2:	460f      	mov	r7, r1
 80106d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80106d8:	f7ef ff96 	bl	8000608 <__aeabi_dmul>
 80106dc:	4632      	mov	r2, r6
 80106de:	463b      	mov	r3, r7
 80106e0:	f7ef fdda 	bl	8000298 <__aeabi_dsub>
 80106e4:	4606      	mov	r6, r0
 80106e6:	460f      	mov	r7, r1
 80106e8:	e764      	b.n	80105b4 <__ieee754_rem_pio2+0x18c>
 80106ea:	4b1b      	ldr	r3, [pc, #108]	; (8010758 <__ieee754_rem_pio2+0x330>)
 80106ec:	4598      	cmp	r8, r3
 80106ee:	dd35      	ble.n	801075c <__ieee754_rem_pio2+0x334>
 80106f0:	ee10 2a10 	vmov	r2, s0
 80106f4:	463b      	mov	r3, r7
 80106f6:	4630      	mov	r0, r6
 80106f8:	4639      	mov	r1, r7
 80106fa:	f7ef fdcd 	bl	8000298 <__aeabi_dsub>
 80106fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010702:	e9c4 0100 	strd	r0, r1, [r4]
 8010706:	e6a1      	b.n	801044c <__ieee754_rem_pio2+0x24>
 8010708:	54400000 	.word	0x54400000
 801070c:	3ff921fb 	.word	0x3ff921fb
 8010710:	1a626331 	.word	0x1a626331
 8010714:	3dd0b461 	.word	0x3dd0b461
 8010718:	1a600000 	.word	0x1a600000
 801071c:	3dd0b461 	.word	0x3dd0b461
 8010720:	2e037073 	.word	0x2e037073
 8010724:	3ba3198a 	.word	0x3ba3198a
 8010728:	6dc9c883 	.word	0x6dc9c883
 801072c:	3fe45f30 	.word	0x3fe45f30
 8010730:	2e000000 	.word	0x2e000000
 8010734:	3ba3198a 	.word	0x3ba3198a
 8010738:	252049c1 	.word	0x252049c1
 801073c:	397b839a 	.word	0x397b839a
 8010740:	3fe921fb 	.word	0x3fe921fb
 8010744:	4002d97b 	.word	0x4002d97b
 8010748:	3ff921fb 	.word	0x3ff921fb
 801074c:	413921fb 	.word	0x413921fb
 8010750:	3fe00000 	.word	0x3fe00000
 8010754:	08011ed0 	.word	0x08011ed0
 8010758:	7fefffff 	.word	0x7fefffff
 801075c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8010760:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8010764:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8010768:	4630      	mov	r0, r6
 801076a:	460f      	mov	r7, r1
 801076c:	f7f0 f9fc 	bl	8000b68 <__aeabi_d2iz>
 8010770:	f7ef fee0 	bl	8000534 <__aeabi_i2d>
 8010774:	4602      	mov	r2, r0
 8010776:	460b      	mov	r3, r1
 8010778:	4630      	mov	r0, r6
 801077a:	4639      	mov	r1, r7
 801077c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010780:	f7ef fd8a 	bl	8000298 <__aeabi_dsub>
 8010784:	2200      	movs	r2, #0
 8010786:	4b1f      	ldr	r3, [pc, #124]	; (8010804 <__ieee754_rem_pio2+0x3dc>)
 8010788:	f7ef ff3e 	bl	8000608 <__aeabi_dmul>
 801078c:	460f      	mov	r7, r1
 801078e:	4606      	mov	r6, r0
 8010790:	f7f0 f9ea 	bl	8000b68 <__aeabi_d2iz>
 8010794:	f7ef fece 	bl	8000534 <__aeabi_i2d>
 8010798:	4602      	mov	r2, r0
 801079a:	460b      	mov	r3, r1
 801079c:	4630      	mov	r0, r6
 801079e:	4639      	mov	r1, r7
 80107a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80107a4:	f7ef fd78 	bl	8000298 <__aeabi_dsub>
 80107a8:	2200      	movs	r2, #0
 80107aa:	4b16      	ldr	r3, [pc, #88]	; (8010804 <__ieee754_rem_pio2+0x3dc>)
 80107ac:	f7ef ff2c 	bl	8000608 <__aeabi_dmul>
 80107b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80107b4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80107b8:	f04f 0803 	mov.w	r8, #3
 80107bc:	2600      	movs	r6, #0
 80107be:	2700      	movs	r7, #0
 80107c0:	4632      	mov	r2, r6
 80107c2:	463b      	mov	r3, r7
 80107c4:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80107c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80107cc:	f7f0 f984 	bl	8000ad8 <__aeabi_dcmpeq>
 80107d0:	b9b0      	cbnz	r0, 8010800 <__ieee754_rem_pio2+0x3d8>
 80107d2:	4b0d      	ldr	r3, [pc, #52]	; (8010808 <__ieee754_rem_pio2+0x3e0>)
 80107d4:	9301      	str	r3, [sp, #4]
 80107d6:	2302      	movs	r3, #2
 80107d8:	9300      	str	r3, [sp, #0]
 80107da:	462a      	mov	r2, r5
 80107dc:	4643      	mov	r3, r8
 80107de:	4621      	mov	r1, r4
 80107e0:	a806      	add	r0, sp, #24
 80107e2:	f000 f98d 	bl	8010b00 <__kernel_rem_pio2>
 80107e6:	9b04      	ldr	r3, [sp, #16]
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	4605      	mov	r5, r0
 80107ec:	f6bf ae58 	bge.w	80104a0 <__ieee754_rem_pio2+0x78>
 80107f0:	6863      	ldr	r3, [r4, #4]
 80107f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80107f6:	6063      	str	r3, [r4, #4]
 80107f8:	68e3      	ldr	r3, [r4, #12]
 80107fa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80107fe:	e746      	b.n	801068e <__ieee754_rem_pio2+0x266>
 8010800:	46d0      	mov	r8, sl
 8010802:	e7dd      	b.n	80107c0 <__ieee754_rem_pio2+0x398>
 8010804:	41700000 	.word	0x41700000
 8010808:	08011f50 	.word	0x08011f50

0801080c <__ieee754_sqrt>:
 801080c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010810:	4955      	ldr	r1, [pc, #340]	; (8010968 <__ieee754_sqrt+0x15c>)
 8010812:	ec55 4b10 	vmov	r4, r5, d0
 8010816:	43a9      	bics	r1, r5
 8010818:	462b      	mov	r3, r5
 801081a:	462a      	mov	r2, r5
 801081c:	d112      	bne.n	8010844 <__ieee754_sqrt+0x38>
 801081e:	ee10 2a10 	vmov	r2, s0
 8010822:	ee10 0a10 	vmov	r0, s0
 8010826:	4629      	mov	r1, r5
 8010828:	f7ef feee 	bl	8000608 <__aeabi_dmul>
 801082c:	4602      	mov	r2, r0
 801082e:	460b      	mov	r3, r1
 8010830:	4620      	mov	r0, r4
 8010832:	4629      	mov	r1, r5
 8010834:	f7ef fd32 	bl	800029c <__adddf3>
 8010838:	4604      	mov	r4, r0
 801083a:	460d      	mov	r5, r1
 801083c:	ec45 4b10 	vmov	d0, r4, r5
 8010840:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010844:	2d00      	cmp	r5, #0
 8010846:	ee10 0a10 	vmov	r0, s0
 801084a:	4621      	mov	r1, r4
 801084c:	dc0f      	bgt.n	801086e <__ieee754_sqrt+0x62>
 801084e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010852:	4330      	orrs	r0, r6
 8010854:	d0f2      	beq.n	801083c <__ieee754_sqrt+0x30>
 8010856:	b155      	cbz	r5, 801086e <__ieee754_sqrt+0x62>
 8010858:	ee10 2a10 	vmov	r2, s0
 801085c:	4620      	mov	r0, r4
 801085e:	4629      	mov	r1, r5
 8010860:	f7ef fd1a 	bl	8000298 <__aeabi_dsub>
 8010864:	4602      	mov	r2, r0
 8010866:	460b      	mov	r3, r1
 8010868:	f7ef fff8 	bl	800085c <__aeabi_ddiv>
 801086c:	e7e4      	b.n	8010838 <__ieee754_sqrt+0x2c>
 801086e:	151b      	asrs	r3, r3, #20
 8010870:	d073      	beq.n	801095a <__ieee754_sqrt+0x14e>
 8010872:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010876:	07dd      	lsls	r5, r3, #31
 8010878:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801087c:	bf48      	it	mi
 801087e:	0fc8      	lsrmi	r0, r1, #31
 8010880:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010884:	bf44      	itt	mi
 8010886:	0049      	lslmi	r1, r1, #1
 8010888:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801088c:	2500      	movs	r5, #0
 801088e:	1058      	asrs	r0, r3, #1
 8010890:	0fcb      	lsrs	r3, r1, #31
 8010892:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010896:	0049      	lsls	r1, r1, #1
 8010898:	2316      	movs	r3, #22
 801089a:	462c      	mov	r4, r5
 801089c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80108a0:	19a7      	adds	r7, r4, r6
 80108a2:	4297      	cmp	r7, r2
 80108a4:	bfde      	ittt	le
 80108a6:	19bc      	addle	r4, r7, r6
 80108a8:	1bd2      	suble	r2, r2, r7
 80108aa:	19ad      	addle	r5, r5, r6
 80108ac:	0fcf      	lsrs	r7, r1, #31
 80108ae:	3b01      	subs	r3, #1
 80108b0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80108b4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80108b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80108bc:	d1f0      	bne.n	80108a0 <__ieee754_sqrt+0x94>
 80108be:	f04f 0c20 	mov.w	ip, #32
 80108c2:	469e      	mov	lr, r3
 80108c4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80108c8:	42a2      	cmp	r2, r4
 80108ca:	eb06 070e 	add.w	r7, r6, lr
 80108ce:	dc02      	bgt.n	80108d6 <__ieee754_sqrt+0xca>
 80108d0:	d112      	bne.n	80108f8 <__ieee754_sqrt+0xec>
 80108d2:	428f      	cmp	r7, r1
 80108d4:	d810      	bhi.n	80108f8 <__ieee754_sqrt+0xec>
 80108d6:	2f00      	cmp	r7, #0
 80108d8:	eb07 0e06 	add.w	lr, r7, r6
 80108dc:	da42      	bge.n	8010964 <__ieee754_sqrt+0x158>
 80108de:	f1be 0f00 	cmp.w	lr, #0
 80108e2:	db3f      	blt.n	8010964 <__ieee754_sqrt+0x158>
 80108e4:	f104 0801 	add.w	r8, r4, #1
 80108e8:	1b12      	subs	r2, r2, r4
 80108ea:	428f      	cmp	r7, r1
 80108ec:	bf88      	it	hi
 80108ee:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80108f2:	1bc9      	subs	r1, r1, r7
 80108f4:	4433      	add	r3, r6
 80108f6:	4644      	mov	r4, r8
 80108f8:	0052      	lsls	r2, r2, #1
 80108fa:	f1bc 0c01 	subs.w	ip, ip, #1
 80108fe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8010902:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010906:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801090a:	d1dd      	bne.n	80108c8 <__ieee754_sqrt+0xbc>
 801090c:	430a      	orrs	r2, r1
 801090e:	d006      	beq.n	801091e <__ieee754_sqrt+0x112>
 8010910:	1c5c      	adds	r4, r3, #1
 8010912:	bf13      	iteet	ne
 8010914:	3301      	addne	r3, #1
 8010916:	3501      	addeq	r5, #1
 8010918:	4663      	moveq	r3, ip
 801091a:	f023 0301 	bicne.w	r3, r3, #1
 801091e:	106a      	asrs	r2, r5, #1
 8010920:	085b      	lsrs	r3, r3, #1
 8010922:	07e9      	lsls	r1, r5, #31
 8010924:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8010928:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 801092c:	bf48      	it	mi
 801092e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8010932:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8010936:	461c      	mov	r4, r3
 8010938:	e780      	b.n	801083c <__ieee754_sqrt+0x30>
 801093a:	0aca      	lsrs	r2, r1, #11
 801093c:	3815      	subs	r0, #21
 801093e:	0549      	lsls	r1, r1, #21
 8010940:	2a00      	cmp	r2, #0
 8010942:	d0fa      	beq.n	801093a <__ieee754_sqrt+0x12e>
 8010944:	02d6      	lsls	r6, r2, #11
 8010946:	d50a      	bpl.n	801095e <__ieee754_sqrt+0x152>
 8010948:	f1c3 0420 	rsb	r4, r3, #32
 801094c:	fa21 f404 	lsr.w	r4, r1, r4
 8010950:	1e5d      	subs	r5, r3, #1
 8010952:	4099      	lsls	r1, r3
 8010954:	4322      	orrs	r2, r4
 8010956:	1b43      	subs	r3, r0, r5
 8010958:	e78b      	b.n	8010872 <__ieee754_sqrt+0x66>
 801095a:	4618      	mov	r0, r3
 801095c:	e7f0      	b.n	8010940 <__ieee754_sqrt+0x134>
 801095e:	0052      	lsls	r2, r2, #1
 8010960:	3301      	adds	r3, #1
 8010962:	e7ef      	b.n	8010944 <__ieee754_sqrt+0x138>
 8010964:	46a0      	mov	r8, r4
 8010966:	e7bf      	b.n	80108e8 <__ieee754_sqrt+0xdc>
 8010968:	7ff00000 	.word	0x7ff00000
 801096c:	00000000 	.word	0x00000000

08010970 <__kernel_cos>:
 8010970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010974:	ec59 8b10 	vmov	r8, r9, d0
 8010978:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 801097c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8010980:	ed2d 8b02 	vpush	{d8}
 8010984:	eeb0 8a41 	vmov.f32	s16, s2
 8010988:	eef0 8a61 	vmov.f32	s17, s3
 801098c:	da07      	bge.n	801099e <__kernel_cos+0x2e>
 801098e:	ee10 0a10 	vmov	r0, s0
 8010992:	4649      	mov	r1, r9
 8010994:	f7f0 f8e8 	bl	8000b68 <__aeabi_d2iz>
 8010998:	2800      	cmp	r0, #0
 801099a:	f000 8089 	beq.w	8010ab0 <__kernel_cos+0x140>
 801099e:	4642      	mov	r2, r8
 80109a0:	464b      	mov	r3, r9
 80109a2:	4640      	mov	r0, r8
 80109a4:	4649      	mov	r1, r9
 80109a6:	f7ef fe2f 	bl	8000608 <__aeabi_dmul>
 80109aa:	2200      	movs	r2, #0
 80109ac:	4b4e      	ldr	r3, [pc, #312]	; (8010ae8 <__kernel_cos+0x178>)
 80109ae:	4604      	mov	r4, r0
 80109b0:	460d      	mov	r5, r1
 80109b2:	f7ef fe29 	bl	8000608 <__aeabi_dmul>
 80109b6:	a340      	add	r3, pc, #256	; (adr r3, 8010ab8 <__kernel_cos+0x148>)
 80109b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109bc:	4682      	mov	sl, r0
 80109be:	468b      	mov	fp, r1
 80109c0:	4620      	mov	r0, r4
 80109c2:	4629      	mov	r1, r5
 80109c4:	f7ef fe20 	bl	8000608 <__aeabi_dmul>
 80109c8:	a33d      	add	r3, pc, #244	; (adr r3, 8010ac0 <__kernel_cos+0x150>)
 80109ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ce:	f7ef fc65 	bl	800029c <__adddf3>
 80109d2:	4622      	mov	r2, r4
 80109d4:	462b      	mov	r3, r5
 80109d6:	f7ef fe17 	bl	8000608 <__aeabi_dmul>
 80109da:	a33b      	add	r3, pc, #236	; (adr r3, 8010ac8 <__kernel_cos+0x158>)
 80109dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e0:	f7ef fc5a 	bl	8000298 <__aeabi_dsub>
 80109e4:	4622      	mov	r2, r4
 80109e6:	462b      	mov	r3, r5
 80109e8:	f7ef fe0e 	bl	8000608 <__aeabi_dmul>
 80109ec:	a338      	add	r3, pc, #224	; (adr r3, 8010ad0 <__kernel_cos+0x160>)
 80109ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109f2:	f7ef fc53 	bl	800029c <__adddf3>
 80109f6:	4622      	mov	r2, r4
 80109f8:	462b      	mov	r3, r5
 80109fa:	f7ef fe05 	bl	8000608 <__aeabi_dmul>
 80109fe:	a336      	add	r3, pc, #216	; (adr r3, 8010ad8 <__kernel_cos+0x168>)
 8010a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a04:	f7ef fc48 	bl	8000298 <__aeabi_dsub>
 8010a08:	4622      	mov	r2, r4
 8010a0a:	462b      	mov	r3, r5
 8010a0c:	f7ef fdfc 	bl	8000608 <__aeabi_dmul>
 8010a10:	a333      	add	r3, pc, #204	; (adr r3, 8010ae0 <__kernel_cos+0x170>)
 8010a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a16:	f7ef fc41 	bl	800029c <__adddf3>
 8010a1a:	4622      	mov	r2, r4
 8010a1c:	462b      	mov	r3, r5
 8010a1e:	f7ef fdf3 	bl	8000608 <__aeabi_dmul>
 8010a22:	4622      	mov	r2, r4
 8010a24:	462b      	mov	r3, r5
 8010a26:	f7ef fdef 	bl	8000608 <__aeabi_dmul>
 8010a2a:	ec53 2b18 	vmov	r2, r3, d8
 8010a2e:	4604      	mov	r4, r0
 8010a30:	460d      	mov	r5, r1
 8010a32:	4640      	mov	r0, r8
 8010a34:	4649      	mov	r1, r9
 8010a36:	f7ef fde7 	bl	8000608 <__aeabi_dmul>
 8010a3a:	460b      	mov	r3, r1
 8010a3c:	4602      	mov	r2, r0
 8010a3e:	4629      	mov	r1, r5
 8010a40:	4620      	mov	r0, r4
 8010a42:	f7ef fc29 	bl	8000298 <__aeabi_dsub>
 8010a46:	4b29      	ldr	r3, [pc, #164]	; (8010aec <__kernel_cos+0x17c>)
 8010a48:	429e      	cmp	r6, r3
 8010a4a:	4680      	mov	r8, r0
 8010a4c:	4689      	mov	r9, r1
 8010a4e:	dc11      	bgt.n	8010a74 <__kernel_cos+0x104>
 8010a50:	4602      	mov	r2, r0
 8010a52:	460b      	mov	r3, r1
 8010a54:	4650      	mov	r0, sl
 8010a56:	4659      	mov	r1, fp
 8010a58:	f7ef fc1e 	bl	8000298 <__aeabi_dsub>
 8010a5c:	460b      	mov	r3, r1
 8010a5e:	4924      	ldr	r1, [pc, #144]	; (8010af0 <__kernel_cos+0x180>)
 8010a60:	4602      	mov	r2, r0
 8010a62:	2000      	movs	r0, #0
 8010a64:	f7ef fc18 	bl	8000298 <__aeabi_dsub>
 8010a68:	ecbd 8b02 	vpop	{d8}
 8010a6c:	ec41 0b10 	vmov	d0, r0, r1
 8010a70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a74:	4b1f      	ldr	r3, [pc, #124]	; (8010af4 <__kernel_cos+0x184>)
 8010a76:	491e      	ldr	r1, [pc, #120]	; (8010af0 <__kernel_cos+0x180>)
 8010a78:	429e      	cmp	r6, r3
 8010a7a:	bfcc      	ite	gt
 8010a7c:	4d1e      	ldrgt	r5, [pc, #120]	; (8010af8 <__kernel_cos+0x188>)
 8010a7e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8010a82:	2400      	movs	r4, #0
 8010a84:	4622      	mov	r2, r4
 8010a86:	462b      	mov	r3, r5
 8010a88:	2000      	movs	r0, #0
 8010a8a:	f7ef fc05 	bl	8000298 <__aeabi_dsub>
 8010a8e:	4622      	mov	r2, r4
 8010a90:	4606      	mov	r6, r0
 8010a92:	460f      	mov	r7, r1
 8010a94:	462b      	mov	r3, r5
 8010a96:	4650      	mov	r0, sl
 8010a98:	4659      	mov	r1, fp
 8010a9a:	f7ef fbfd 	bl	8000298 <__aeabi_dsub>
 8010a9e:	4642      	mov	r2, r8
 8010aa0:	464b      	mov	r3, r9
 8010aa2:	f7ef fbf9 	bl	8000298 <__aeabi_dsub>
 8010aa6:	4602      	mov	r2, r0
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	4630      	mov	r0, r6
 8010aac:	4639      	mov	r1, r7
 8010aae:	e7d9      	b.n	8010a64 <__kernel_cos+0xf4>
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	490f      	ldr	r1, [pc, #60]	; (8010af0 <__kernel_cos+0x180>)
 8010ab4:	e7d8      	b.n	8010a68 <__kernel_cos+0xf8>
 8010ab6:	bf00      	nop
 8010ab8:	be8838d4 	.word	0xbe8838d4
 8010abc:	bda8fae9 	.word	0xbda8fae9
 8010ac0:	bdb4b1c4 	.word	0xbdb4b1c4
 8010ac4:	3e21ee9e 	.word	0x3e21ee9e
 8010ac8:	809c52ad 	.word	0x809c52ad
 8010acc:	3e927e4f 	.word	0x3e927e4f
 8010ad0:	19cb1590 	.word	0x19cb1590
 8010ad4:	3efa01a0 	.word	0x3efa01a0
 8010ad8:	16c15177 	.word	0x16c15177
 8010adc:	3f56c16c 	.word	0x3f56c16c
 8010ae0:	5555554c 	.word	0x5555554c
 8010ae4:	3fa55555 	.word	0x3fa55555
 8010ae8:	3fe00000 	.word	0x3fe00000
 8010aec:	3fd33332 	.word	0x3fd33332
 8010af0:	3ff00000 	.word	0x3ff00000
 8010af4:	3fe90000 	.word	0x3fe90000
 8010af8:	3fd20000 	.word	0x3fd20000
 8010afc:	00000000 	.word	0x00000000

08010b00 <__kernel_rem_pio2>:
 8010b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b04:	ed2d 8b02 	vpush	{d8}
 8010b08:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8010b0c:	1ed4      	subs	r4, r2, #3
 8010b0e:	9308      	str	r3, [sp, #32]
 8010b10:	9101      	str	r1, [sp, #4]
 8010b12:	4bc5      	ldr	r3, [pc, #788]	; (8010e28 <__kernel_rem_pio2+0x328>)
 8010b14:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8010b16:	9009      	str	r0, [sp, #36]	; 0x24
 8010b18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010b1c:	9304      	str	r3, [sp, #16]
 8010b1e:	9b08      	ldr	r3, [sp, #32]
 8010b20:	3b01      	subs	r3, #1
 8010b22:	9307      	str	r3, [sp, #28]
 8010b24:	2318      	movs	r3, #24
 8010b26:	fb94 f4f3 	sdiv	r4, r4, r3
 8010b2a:	f06f 0317 	mvn.w	r3, #23
 8010b2e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8010b32:	fb04 3303 	mla	r3, r4, r3, r3
 8010b36:	eb03 0a02 	add.w	sl, r3, r2
 8010b3a:	9b04      	ldr	r3, [sp, #16]
 8010b3c:	9a07      	ldr	r2, [sp, #28]
 8010b3e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8010e18 <__kernel_rem_pio2+0x318>
 8010b42:	eb03 0802 	add.w	r8, r3, r2
 8010b46:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010b48:	1aa7      	subs	r7, r4, r2
 8010b4a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8010b4e:	ae22      	add	r6, sp, #136	; 0x88
 8010b50:	2500      	movs	r5, #0
 8010b52:	4545      	cmp	r5, r8
 8010b54:	dd13      	ble.n	8010b7e <__kernel_rem_pio2+0x7e>
 8010b56:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8010e18 <__kernel_rem_pio2+0x318>
 8010b5a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8010b5e:	2600      	movs	r6, #0
 8010b60:	9b04      	ldr	r3, [sp, #16]
 8010b62:	429e      	cmp	r6, r3
 8010b64:	dc32      	bgt.n	8010bcc <__kernel_rem_pio2+0xcc>
 8010b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b68:	9302      	str	r3, [sp, #8]
 8010b6a:	9b08      	ldr	r3, [sp, #32]
 8010b6c:	199d      	adds	r5, r3, r6
 8010b6e:	ab22      	add	r3, sp, #136	; 0x88
 8010b70:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010b74:	9306      	str	r3, [sp, #24]
 8010b76:	ec59 8b18 	vmov	r8, r9, d8
 8010b7a:	2700      	movs	r7, #0
 8010b7c:	e01f      	b.n	8010bbe <__kernel_rem_pio2+0xbe>
 8010b7e:	42ef      	cmn	r7, r5
 8010b80:	d407      	bmi.n	8010b92 <__kernel_rem_pio2+0x92>
 8010b82:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010b86:	f7ef fcd5 	bl	8000534 <__aeabi_i2d>
 8010b8a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8010b8e:	3501      	adds	r5, #1
 8010b90:	e7df      	b.n	8010b52 <__kernel_rem_pio2+0x52>
 8010b92:	ec51 0b18 	vmov	r0, r1, d8
 8010b96:	e7f8      	b.n	8010b8a <__kernel_rem_pio2+0x8a>
 8010b98:	9906      	ldr	r1, [sp, #24]
 8010b9a:	9d02      	ldr	r5, [sp, #8]
 8010b9c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8010ba0:	9106      	str	r1, [sp, #24]
 8010ba2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8010ba6:	9502      	str	r5, [sp, #8]
 8010ba8:	f7ef fd2e 	bl	8000608 <__aeabi_dmul>
 8010bac:	4602      	mov	r2, r0
 8010bae:	460b      	mov	r3, r1
 8010bb0:	4640      	mov	r0, r8
 8010bb2:	4649      	mov	r1, r9
 8010bb4:	f7ef fb72 	bl	800029c <__adddf3>
 8010bb8:	3701      	adds	r7, #1
 8010bba:	4680      	mov	r8, r0
 8010bbc:	4689      	mov	r9, r1
 8010bbe:	9b07      	ldr	r3, [sp, #28]
 8010bc0:	429f      	cmp	r7, r3
 8010bc2:	dde9      	ble.n	8010b98 <__kernel_rem_pio2+0x98>
 8010bc4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8010bc8:	3601      	adds	r6, #1
 8010bca:	e7c9      	b.n	8010b60 <__kernel_rem_pio2+0x60>
 8010bcc:	9b04      	ldr	r3, [sp, #16]
 8010bce:	aa0e      	add	r2, sp, #56	; 0x38
 8010bd0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010bd4:	930c      	str	r3, [sp, #48]	; 0x30
 8010bd6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010bd8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010bdc:	9c04      	ldr	r4, [sp, #16]
 8010bde:	930b      	str	r3, [sp, #44]	; 0x2c
 8010be0:	ab9a      	add	r3, sp, #616	; 0x268
 8010be2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8010be6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010bea:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010bee:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8010bf2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8010bf6:	ab9a      	add	r3, sp, #616	; 0x268
 8010bf8:	445b      	add	r3, fp
 8010bfa:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8010bfe:	2500      	movs	r5, #0
 8010c00:	1b63      	subs	r3, r4, r5
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	dc78      	bgt.n	8010cf8 <__kernel_rem_pio2+0x1f8>
 8010c06:	4650      	mov	r0, sl
 8010c08:	ec49 8b10 	vmov	d0, r8, r9
 8010c0c:	f000 fe3c 	bl	8011888 <scalbn>
 8010c10:	ec57 6b10 	vmov	r6, r7, d0
 8010c14:	2200      	movs	r2, #0
 8010c16:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010c1a:	ee10 0a10 	vmov	r0, s0
 8010c1e:	4639      	mov	r1, r7
 8010c20:	f7ef fcf2 	bl	8000608 <__aeabi_dmul>
 8010c24:	ec41 0b10 	vmov	d0, r0, r1
 8010c28:	f000 fd1a 	bl	8011660 <floor>
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	ec51 0b10 	vmov	r0, r1, d0
 8010c32:	4b7e      	ldr	r3, [pc, #504]	; (8010e2c <__kernel_rem_pio2+0x32c>)
 8010c34:	f7ef fce8 	bl	8000608 <__aeabi_dmul>
 8010c38:	4602      	mov	r2, r0
 8010c3a:	460b      	mov	r3, r1
 8010c3c:	4630      	mov	r0, r6
 8010c3e:	4639      	mov	r1, r7
 8010c40:	f7ef fb2a 	bl	8000298 <__aeabi_dsub>
 8010c44:	460f      	mov	r7, r1
 8010c46:	4606      	mov	r6, r0
 8010c48:	f7ef ff8e 	bl	8000b68 <__aeabi_d2iz>
 8010c4c:	9006      	str	r0, [sp, #24]
 8010c4e:	f7ef fc71 	bl	8000534 <__aeabi_i2d>
 8010c52:	4602      	mov	r2, r0
 8010c54:	460b      	mov	r3, r1
 8010c56:	4630      	mov	r0, r6
 8010c58:	4639      	mov	r1, r7
 8010c5a:	f7ef fb1d 	bl	8000298 <__aeabi_dsub>
 8010c5e:	f1ba 0f00 	cmp.w	sl, #0
 8010c62:	4606      	mov	r6, r0
 8010c64:	460f      	mov	r7, r1
 8010c66:	dd6c      	ble.n	8010d42 <__kernel_rem_pio2+0x242>
 8010c68:	1e62      	subs	r2, r4, #1
 8010c6a:	ab0e      	add	r3, sp, #56	; 0x38
 8010c6c:	f1ca 0118 	rsb	r1, sl, #24
 8010c70:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8010c74:	9d06      	ldr	r5, [sp, #24]
 8010c76:	fa40 f301 	asr.w	r3, r0, r1
 8010c7a:	441d      	add	r5, r3
 8010c7c:	408b      	lsls	r3, r1
 8010c7e:	1ac0      	subs	r0, r0, r3
 8010c80:	ab0e      	add	r3, sp, #56	; 0x38
 8010c82:	9506      	str	r5, [sp, #24]
 8010c84:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8010c88:	f1ca 0317 	rsb	r3, sl, #23
 8010c8c:	fa40 f303 	asr.w	r3, r0, r3
 8010c90:	9302      	str	r3, [sp, #8]
 8010c92:	9b02      	ldr	r3, [sp, #8]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	dd62      	ble.n	8010d5e <__kernel_rem_pio2+0x25e>
 8010c98:	9b06      	ldr	r3, [sp, #24]
 8010c9a:	2200      	movs	r2, #0
 8010c9c:	3301      	adds	r3, #1
 8010c9e:	9306      	str	r3, [sp, #24]
 8010ca0:	4615      	mov	r5, r2
 8010ca2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010ca6:	4294      	cmp	r4, r2
 8010ca8:	f300 8095 	bgt.w	8010dd6 <__kernel_rem_pio2+0x2d6>
 8010cac:	f1ba 0f00 	cmp.w	sl, #0
 8010cb0:	dd07      	ble.n	8010cc2 <__kernel_rem_pio2+0x1c2>
 8010cb2:	f1ba 0f01 	cmp.w	sl, #1
 8010cb6:	f000 80a2 	beq.w	8010dfe <__kernel_rem_pio2+0x2fe>
 8010cba:	f1ba 0f02 	cmp.w	sl, #2
 8010cbe:	f000 80c1 	beq.w	8010e44 <__kernel_rem_pio2+0x344>
 8010cc2:	9b02      	ldr	r3, [sp, #8]
 8010cc4:	2b02      	cmp	r3, #2
 8010cc6:	d14a      	bne.n	8010d5e <__kernel_rem_pio2+0x25e>
 8010cc8:	4632      	mov	r2, r6
 8010cca:	463b      	mov	r3, r7
 8010ccc:	2000      	movs	r0, #0
 8010cce:	4958      	ldr	r1, [pc, #352]	; (8010e30 <__kernel_rem_pio2+0x330>)
 8010cd0:	f7ef fae2 	bl	8000298 <__aeabi_dsub>
 8010cd4:	4606      	mov	r6, r0
 8010cd6:	460f      	mov	r7, r1
 8010cd8:	2d00      	cmp	r5, #0
 8010cda:	d040      	beq.n	8010d5e <__kernel_rem_pio2+0x25e>
 8010cdc:	4650      	mov	r0, sl
 8010cde:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8010e20 <__kernel_rem_pio2+0x320>
 8010ce2:	f000 fdd1 	bl	8011888 <scalbn>
 8010ce6:	4630      	mov	r0, r6
 8010ce8:	4639      	mov	r1, r7
 8010cea:	ec53 2b10 	vmov	r2, r3, d0
 8010cee:	f7ef fad3 	bl	8000298 <__aeabi_dsub>
 8010cf2:	4606      	mov	r6, r0
 8010cf4:	460f      	mov	r7, r1
 8010cf6:	e032      	b.n	8010d5e <__kernel_rem_pio2+0x25e>
 8010cf8:	2200      	movs	r2, #0
 8010cfa:	4b4e      	ldr	r3, [pc, #312]	; (8010e34 <__kernel_rem_pio2+0x334>)
 8010cfc:	4640      	mov	r0, r8
 8010cfe:	4649      	mov	r1, r9
 8010d00:	f7ef fc82 	bl	8000608 <__aeabi_dmul>
 8010d04:	f7ef ff30 	bl	8000b68 <__aeabi_d2iz>
 8010d08:	f7ef fc14 	bl	8000534 <__aeabi_i2d>
 8010d0c:	2200      	movs	r2, #0
 8010d0e:	4b4a      	ldr	r3, [pc, #296]	; (8010e38 <__kernel_rem_pio2+0x338>)
 8010d10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010d14:	f7ef fc78 	bl	8000608 <__aeabi_dmul>
 8010d18:	4602      	mov	r2, r0
 8010d1a:	460b      	mov	r3, r1
 8010d1c:	4640      	mov	r0, r8
 8010d1e:	4649      	mov	r1, r9
 8010d20:	f7ef faba 	bl	8000298 <__aeabi_dsub>
 8010d24:	f7ef ff20 	bl	8000b68 <__aeabi_d2iz>
 8010d28:	ab0e      	add	r3, sp, #56	; 0x38
 8010d2a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8010d2e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8010d32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010d36:	f7ef fab1 	bl	800029c <__adddf3>
 8010d3a:	3501      	adds	r5, #1
 8010d3c:	4680      	mov	r8, r0
 8010d3e:	4689      	mov	r9, r1
 8010d40:	e75e      	b.n	8010c00 <__kernel_rem_pio2+0x100>
 8010d42:	d105      	bne.n	8010d50 <__kernel_rem_pio2+0x250>
 8010d44:	1e63      	subs	r3, r4, #1
 8010d46:	aa0e      	add	r2, sp, #56	; 0x38
 8010d48:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010d4c:	15c3      	asrs	r3, r0, #23
 8010d4e:	e79f      	b.n	8010c90 <__kernel_rem_pio2+0x190>
 8010d50:	2200      	movs	r2, #0
 8010d52:	4b3a      	ldr	r3, [pc, #232]	; (8010e3c <__kernel_rem_pio2+0x33c>)
 8010d54:	f7ef fede 	bl	8000b14 <__aeabi_dcmpge>
 8010d58:	2800      	cmp	r0, #0
 8010d5a:	d139      	bne.n	8010dd0 <__kernel_rem_pio2+0x2d0>
 8010d5c:	9002      	str	r0, [sp, #8]
 8010d5e:	2200      	movs	r2, #0
 8010d60:	2300      	movs	r3, #0
 8010d62:	4630      	mov	r0, r6
 8010d64:	4639      	mov	r1, r7
 8010d66:	f7ef feb7 	bl	8000ad8 <__aeabi_dcmpeq>
 8010d6a:	2800      	cmp	r0, #0
 8010d6c:	f000 80c7 	beq.w	8010efe <__kernel_rem_pio2+0x3fe>
 8010d70:	1e65      	subs	r5, r4, #1
 8010d72:	462b      	mov	r3, r5
 8010d74:	2200      	movs	r2, #0
 8010d76:	9904      	ldr	r1, [sp, #16]
 8010d78:	428b      	cmp	r3, r1
 8010d7a:	da6a      	bge.n	8010e52 <__kernel_rem_pio2+0x352>
 8010d7c:	2a00      	cmp	r2, #0
 8010d7e:	f000 8088 	beq.w	8010e92 <__kernel_rem_pio2+0x392>
 8010d82:	ab0e      	add	r3, sp, #56	; 0x38
 8010d84:	f1aa 0a18 	sub.w	sl, sl, #24
 8010d88:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	f000 80b4 	beq.w	8010efa <__kernel_rem_pio2+0x3fa>
 8010d92:	4650      	mov	r0, sl
 8010d94:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8010e20 <__kernel_rem_pio2+0x320>
 8010d98:	f000 fd76 	bl	8011888 <scalbn>
 8010d9c:	00ec      	lsls	r4, r5, #3
 8010d9e:	ab72      	add	r3, sp, #456	; 0x1c8
 8010da0:	191e      	adds	r6, r3, r4
 8010da2:	ec59 8b10 	vmov	r8, r9, d0
 8010da6:	f106 0a08 	add.w	sl, r6, #8
 8010daa:	462f      	mov	r7, r5
 8010dac:	2f00      	cmp	r7, #0
 8010dae:	f280 80df 	bge.w	8010f70 <__kernel_rem_pio2+0x470>
 8010db2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8010e18 <__kernel_rem_pio2+0x318>
 8010db6:	f04f 0a00 	mov.w	sl, #0
 8010dba:	eba5 030a 	sub.w	r3, r5, sl
 8010dbe:	2b00      	cmp	r3, #0
 8010dc0:	f2c0 810a 	blt.w	8010fd8 <__kernel_rem_pio2+0x4d8>
 8010dc4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8010e40 <__kernel_rem_pio2+0x340>
 8010dc8:	ec59 8b18 	vmov	r8, r9, d8
 8010dcc:	2700      	movs	r7, #0
 8010dce:	e0f5      	b.n	8010fbc <__kernel_rem_pio2+0x4bc>
 8010dd0:	2302      	movs	r3, #2
 8010dd2:	9302      	str	r3, [sp, #8]
 8010dd4:	e760      	b.n	8010c98 <__kernel_rem_pio2+0x198>
 8010dd6:	ab0e      	add	r3, sp, #56	; 0x38
 8010dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ddc:	b94d      	cbnz	r5, 8010df2 <__kernel_rem_pio2+0x2f2>
 8010dde:	b12b      	cbz	r3, 8010dec <__kernel_rem_pio2+0x2ec>
 8010de0:	a80e      	add	r0, sp, #56	; 0x38
 8010de2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010de6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010dea:	2301      	movs	r3, #1
 8010dec:	3201      	adds	r2, #1
 8010dee:	461d      	mov	r5, r3
 8010df0:	e759      	b.n	8010ca6 <__kernel_rem_pio2+0x1a6>
 8010df2:	a80e      	add	r0, sp, #56	; 0x38
 8010df4:	1acb      	subs	r3, r1, r3
 8010df6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8010dfa:	462b      	mov	r3, r5
 8010dfc:	e7f6      	b.n	8010dec <__kernel_rem_pio2+0x2ec>
 8010dfe:	1e62      	subs	r2, r4, #1
 8010e00:	ab0e      	add	r3, sp, #56	; 0x38
 8010e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e06:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8010e0a:	a90e      	add	r1, sp, #56	; 0x38
 8010e0c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010e10:	e757      	b.n	8010cc2 <__kernel_rem_pio2+0x1c2>
 8010e12:	bf00      	nop
 8010e14:	f3af 8000 	nop.w
	...
 8010e24:	3ff00000 	.word	0x3ff00000
 8010e28:	08012098 	.word	0x08012098
 8010e2c:	40200000 	.word	0x40200000
 8010e30:	3ff00000 	.word	0x3ff00000
 8010e34:	3e700000 	.word	0x3e700000
 8010e38:	41700000 	.word	0x41700000
 8010e3c:	3fe00000 	.word	0x3fe00000
 8010e40:	08012058 	.word	0x08012058
 8010e44:	1e62      	subs	r2, r4, #1
 8010e46:	ab0e      	add	r3, sp, #56	; 0x38
 8010e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e4c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010e50:	e7db      	b.n	8010e0a <__kernel_rem_pio2+0x30a>
 8010e52:	a90e      	add	r1, sp, #56	; 0x38
 8010e54:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010e58:	3b01      	subs	r3, #1
 8010e5a:	430a      	orrs	r2, r1
 8010e5c:	e78b      	b.n	8010d76 <__kernel_rem_pio2+0x276>
 8010e5e:	3301      	adds	r3, #1
 8010e60:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8010e64:	2900      	cmp	r1, #0
 8010e66:	d0fa      	beq.n	8010e5e <__kernel_rem_pio2+0x35e>
 8010e68:	9a08      	ldr	r2, [sp, #32]
 8010e6a:	4422      	add	r2, r4
 8010e6c:	00d2      	lsls	r2, r2, #3
 8010e6e:	a922      	add	r1, sp, #136	; 0x88
 8010e70:	18e3      	adds	r3, r4, r3
 8010e72:	9206      	str	r2, [sp, #24]
 8010e74:	440a      	add	r2, r1
 8010e76:	9302      	str	r3, [sp, #8]
 8010e78:	f10b 0108 	add.w	r1, fp, #8
 8010e7c:	f102 0308 	add.w	r3, r2, #8
 8010e80:	1c66      	adds	r6, r4, #1
 8010e82:	910a      	str	r1, [sp, #40]	; 0x28
 8010e84:	2500      	movs	r5, #0
 8010e86:	930d      	str	r3, [sp, #52]	; 0x34
 8010e88:	9b02      	ldr	r3, [sp, #8]
 8010e8a:	42b3      	cmp	r3, r6
 8010e8c:	da04      	bge.n	8010e98 <__kernel_rem_pio2+0x398>
 8010e8e:	461c      	mov	r4, r3
 8010e90:	e6a6      	b.n	8010be0 <__kernel_rem_pio2+0xe0>
 8010e92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010e94:	2301      	movs	r3, #1
 8010e96:	e7e3      	b.n	8010e60 <__kernel_rem_pio2+0x360>
 8010e98:	9b06      	ldr	r3, [sp, #24]
 8010e9a:	18ef      	adds	r7, r5, r3
 8010e9c:	ab22      	add	r3, sp, #136	; 0x88
 8010e9e:	441f      	add	r7, r3
 8010ea0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010ea2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010ea6:	f7ef fb45 	bl	8000534 <__aeabi_i2d>
 8010eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010eac:	461c      	mov	r4, r3
 8010eae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010eb0:	e9c7 0100 	strd	r0, r1, [r7]
 8010eb4:	eb03 0b05 	add.w	fp, r3, r5
 8010eb8:	2700      	movs	r7, #0
 8010eba:	f04f 0800 	mov.w	r8, #0
 8010ebe:	f04f 0900 	mov.w	r9, #0
 8010ec2:	9b07      	ldr	r3, [sp, #28]
 8010ec4:	429f      	cmp	r7, r3
 8010ec6:	dd08      	ble.n	8010eda <__kernel_rem_pio2+0x3da>
 8010ec8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010eca:	aa72      	add	r2, sp, #456	; 0x1c8
 8010ecc:	18eb      	adds	r3, r5, r3
 8010ece:	4413      	add	r3, r2
 8010ed0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8010ed4:	3601      	adds	r6, #1
 8010ed6:	3508      	adds	r5, #8
 8010ed8:	e7d6      	b.n	8010e88 <__kernel_rem_pio2+0x388>
 8010eda:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010ede:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010ee2:	f7ef fb91 	bl	8000608 <__aeabi_dmul>
 8010ee6:	4602      	mov	r2, r0
 8010ee8:	460b      	mov	r3, r1
 8010eea:	4640      	mov	r0, r8
 8010eec:	4649      	mov	r1, r9
 8010eee:	f7ef f9d5 	bl	800029c <__adddf3>
 8010ef2:	3701      	adds	r7, #1
 8010ef4:	4680      	mov	r8, r0
 8010ef6:	4689      	mov	r9, r1
 8010ef8:	e7e3      	b.n	8010ec2 <__kernel_rem_pio2+0x3c2>
 8010efa:	3d01      	subs	r5, #1
 8010efc:	e741      	b.n	8010d82 <__kernel_rem_pio2+0x282>
 8010efe:	f1ca 0000 	rsb	r0, sl, #0
 8010f02:	ec47 6b10 	vmov	d0, r6, r7
 8010f06:	f000 fcbf 	bl	8011888 <scalbn>
 8010f0a:	ec57 6b10 	vmov	r6, r7, d0
 8010f0e:	2200      	movs	r2, #0
 8010f10:	4b99      	ldr	r3, [pc, #612]	; (8011178 <__kernel_rem_pio2+0x678>)
 8010f12:	ee10 0a10 	vmov	r0, s0
 8010f16:	4639      	mov	r1, r7
 8010f18:	f7ef fdfc 	bl	8000b14 <__aeabi_dcmpge>
 8010f1c:	b1f8      	cbz	r0, 8010f5e <__kernel_rem_pio2+0x45e>
 8010f1e:	2200      	movs	r2, #0
 8010f20:	4b96      	ldr	r3, [pc, #600]	; (801117c <__kernel_rem_pio2+0x67c>)
 8010f22:	4630      	mov	r0, r6
 8010f24:	4639      	mov	r1, r7
 8010f26:	f7ef fb6f 	bl	8000608 <__aeabi_dmul>
 8010f2a:	f7ef fe1d 	bl	8000b68 <__aeabi_d2iz>
 8010f2e:	4680      	mov	r8, r0
 8010f30:	f7ef fb00 	bl	8000534 <__aeabi_i2d>
 8010f34:	2200      	movs	r2, #0
 8010f36:	4b90      	ldr	r3, [pc, #576]	; (8011178 <__kernel_rem_pio2+0x678>)
 8010f38:	f7ef fb66 	bl	8000608 <__aeabi_dmul>
 8010f3c:	460b      	mov	r3, r1
 8010f3e:	4602      	mov	r2, r0
 8010f40:	4639      	mov	r1, r7
 8010f42:	4630      	mov	r0, r6
 8010f44:	f7ef f9a8 	bl	8000298 <__aeabi_dsub>
 8010f48:	f7ef fe0e 	bl	8000b68 <__aeabi_d2iz>
 8010f4c:	1c65      	adds	r5, r4, #1
 8010f4e:	ab0e      	add	r3, sp, #56	; 0x38
 8010f50:	f10a 0a18 	add.w	sl, sl, #24
 8010f54:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010f58:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8010f5c:	e719      	b.n	8010d92 <__kernel_rem_pio2+0x292>
 8010f5e:	4630      	mov	r0, r6
 8010f60:	4639      	mov	r1, r7
 8010f62:	f7ef fe01 	bl	8000b68 <__aeabi_d2iz>
 8010f66:	ab0e      	add	r3, sp, #56	; 0x38
 8010f68:	4625      	mov	r5, r4
 8010f6a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010f6e:	e710      	b.n	8010d92 <__kernel_rem_pio2+0x292>
 8010f70:	ab0e      	add	r3, sp, #56	; 0x38
 8010f72:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8010f76:	f7ef fadd 	bl	8000534 <__aeabi_i2d>
 8010f7a:	4642      	mov	r2, r8
 8010f7c:	464b      	mov	r3, r9
 8010f7e:	f7ef fb43 	bl	8000608 <__aeabi_dmul>
 8010f82:	2200      	movs	r2, #0
 8010f84:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8010f88:	4b7c      	ldr	r3, [pc, #496]	; (801117c <__kernel_rem_pio2+0x67c>)
 8010f8a:	4640      	mov	r0, r8
 8010f8c:	4649      	mov	r1, r9
 8010f8e:	f7ef fb3b 	bl	8000608 <__aeabi_dmul>
 8010f92:	3f01      	subs	r7, #1
 8010f94:	4680      	mov	r8, r0
 8010f96:	4689      	mov	r9, r1
 8010f98:	e708      	b.n	8010dac <__kernel_rem_pio2+0x2ac>
 8010f9a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8010f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fa2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 8010fa6:	f7ef fb2f 	bl	8000608 <__aeabi_dmul>
 8010faa:	4602      	mov	r2, r0
 8010fac:	460b      	mov	r3, r1
 8010fae:	4640      	mov	r0, r8
 8010fb0:	4649      	mov	r1, r9
 8010fb2:	f7ef f973 	bl	800029c <__adddf3>
 8010fb6:	3701      	adds	r7, #1
 8010fb8:	4680      	mov	r8, r0
 8010fba:	4689      	mov	r9, r1
 8010fbc:	9b04      	ldr	r3, [sp, #16]
 8010fbe:	429f      	cmp	r7, r3
 8010fc0:	dc01      	bgt.n	8010fc6 <__kernel_rem_pio2+0x4c6>
 8010fc2:	45ba      	cmp	sl, r7
 8010fc4:	dae9      	bge.n	8010f9a <__kernel_rem_pio2+0x49a>
 8010fc6:	ab4a      	add	r3, sp, #296	; 0x128
 8010fc8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010fcc:	e9c3 8900 	strd	r8, r9, [r3]
 8010fd0:	f10a 0a01 	add.w	sl, sl, #1
 8010fd4:	3e08      	subs	r6, #8
 8010fd6:	e6f0      	b.n	8010dba <__kernel_rem_pio2+0x2ba>
 8010fd8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8010fda:	2b03      	cmp	r3, #3
 8010fdc:	d85b      	bhi.n	8011096 <__kernel_rem_pio2+0x596>
 8010fde:	e8df f003 	tbb	[pc, r3]
 8010fe2:	264a      	.short	0x264a
 8010fe4:	0226      	.short	0x0226
 8010fe6:	ab9a      	add	r3, sp, #616	; 0x268
 8010fe8:	441c      	add	r4, r3
 8010fea:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010fee:	46a2      	mov	sl, r4
 8010ff0:	46ab      	mov	fp, r5
 8010ff2:	f1bb 0f00 	cmp.w	fp, #0
 8010ff6:	dc6c      	bgt.n	80110d2 <__kernel_rem_pio2+0x5d2>
 8010ff8:	46a2      	mov	sl, r4
 8010ffa:	46ab      	mov	fp, r5
 8010ffc:	f1bb 0f01 	cmp.w	fp, #1
 8011000:	f300 8086 	bgt.w	8011110 <__kernel_rem_pio2+0x610>
 8011004:	2000      	movs	r0, #0
 8011006:	2100      	movs	r1, #0
 8011008:	2d01      	cmp	r5, #1
 801100a:	f300 80a0 	bgt.w	801114e <__kernel_rem_pio2+0x64e>
 801100e:	9b02      	ldr	r3, [sp, #8]
 8011010:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8011014:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8011018:	2b00      	cmp	r3, #0
 801101a:	f040 809e 	bne.w	801115a <__kernel_rem_pio2+0x65a>
 801101e:	9b01      	ldr	r3, [sp, #4]
 8011020:	e9c3 7800 	strd	r7, r8, [r3]
 8011024:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8011028:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801102c:	e033      	b.n	8011096 <__kernel_rem_pio2+0x596>
 801102e:	3408      	adds	r4, #8
 8011030:	ab4a      	add	r3, sp, #296	; 0x128
 8011032:	441c      	add	r4, r3
 8011034:	462e      	mov	r6, r5
 8011036:	2000      	movs	r0, #0
 8011038:	2100      	movs	r1, #0
 801103a:	2e00      	cmp	r6, #0
 801103c:	da3a      	bge.n	80110b4 <__kernel_rem_pio2+0x5b4>
 801103e:	9b02      	ldr	r3, [sp, #8]
 8011040:	2b00      	cmp	r3, #0
 8011042:	d03d      	beq.n	80110c0 <__kernel_rem_pio2+0x5c0>
 8011044:	4602      	mov	r2, r0
 8011046:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801104a:	9c01      	ldr	r4, [sp, #4]
 801104c:	e9c4 2300 	strd	r2, r3, [r4]
 8011050:	4602      	mov	r2, r0
 8011052:	460b      	mov	r3, r1
 8011054:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8011058:	f7ef f91e 	bl	8000298 <__aeabi_dsub>
 801105c:	ae4c      	add	r6, sp, #304	; 0x130
 801105e:	2401      	movs	r4, #1
 8011060:	42a5      	cmp	r5, r4
 8011062:	da30      	bge.n	80110c6 <__kernel_rem_pio2+0x5c6>
 8011064:	9b02      	ldr	r3, [sp, #8]
 8011066:	b113      	cbz	r3, 801106e <__kernel_rem_pio2+0x56e>
 8011068:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801106c:	4619      	mov	r1, r3
 801106e:	9b01      	ldr	r3, [sp, #4]
 8011070:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8011074:	e00f      	b.n	8011096 <__kernel_rem_pio2+0x596>
 8011076:	ab9a      	add	r3, sp, #616	; 0x268
 8011078:	441c      	add	r4, r3
 801107a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801107e:	2000      	movs	r0, #0
 8011080:	2100      	movs	r1, #0
 8011082:	2d00      	cmp	r5, #0
 8011084:	da10      	bge.n	80110a8 <__kernel_rem_pio2+0x5a8>
 8011086:	9b02      	ldr	r3, [sp, #8]
 8011088:	b113      	cbz	r3, 8011090 <__kernel_rem_pio2+0x590>
 801108a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801108e:	4619      	mov	r1, r3
 8011090:	9b01      	ldr	r3, [sp, #4]
 8011092:	e9c3 0100 	strd	r0, r1, [r3]
 8011096:	9b06      	ldr	r3, [sp, #24]
 8011098:	f003 0007 	and.w	r0, r3, #7
 801109c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80110a0:	ecbd 8b02 	vpop	{d8}
 80110a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110a8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80110ac:	f7ef f8f6 	bl	800029c <__adddf3>
 80110b0:	3d01      	subs	r5, #1
 80110b2:	e7e6      	b.n	8011082 <__kernel_rem_pio2+0x582>
 80110b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80110b8:	f7ef f8f0 	bl	800029c <__adddf3>
 80110bc:	3e01      	subs	r6, #1
 80110be:	e7bc      	b.n	801103a <__kernel_rem_pio2+0x53a>
 80110c0:	4602      	mov	r2, r0
 80110c2:	460b      	mov	r3, r1
 80110c4:	e7c1      	b.n	801104a <__kernel_rem_pio2+0x54a>
 80110c6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80110ca:	f7ef f8e7 	bl	800029c <__adddf3>
 80110ce:	3401      	adds	r4, #1
 80110d0:	e7c6      	b.n	8011060 <__kernel_rem_pio2+0x560>
 80110d2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80110d6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80110da:	4640      	mov	r0, r8
 80110dc:	ec53 2b17 	vmov	r2, r3, d7
 80110e0:	4649      	mov	r1, r9
 80110e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80110e6:	f7ef f8d9 	bl	800029c <__adddf3>
 80110ea:	4602      	mov	r2, r0
 80110ec:	460b      	mov	r3, r1
 80110ee:	4606      	mov	r6, r0
 80110f0:	460f      	mov	r7, r1
 80110f2:	4640      	mov	r0, r8
 80110f4:	4649      	mov	r1, r9
 80110f6:	f7ef f8cf 	bl	8000298 <__aeabi_dsub>
 80110fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80110fe:	f7ef f8cd 	bl	800029c <__adddf3>
 8011102:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011106:	e9ca 0100 	strd	r0, r1, [sl]
 801110a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801110e:	e770      	b.n	8010ff2 <__kernel_rem_pio2+0x4f2>
 8011110:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8011114:	ed3a 7b02 	vldmdb	sl!, {d7}
 8011118:	4630      	mov	r0, r6
 801111a:	ec53 2b17 	vmov	r2, r3, d7
 801111e:	4639      	mov	r1, r7
 8011120:	ed8d 7b04 	vstr	d7, [sp, #16]
 8011124:	f7ef f8ba 	bl	800029c <__adddf3>
 8011128:	4602      	mov	r2, r0
 801112a:	460b      	mov	r3, r1
 801112c:	4680      	mov	r8, r0
 801112e:	4689      	mov	r9, r1
 8011130:	4630      	mov	r0, r6
 8011132:	4639      	mov	r1, r7
 8011134:	f7ef f8b0 	bl	8000298 <__aeabi_dsub>
 8011138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801113c:	f7ef f8ae 	bl	800029c <__adddf3>
 8011140:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011144:	e9ca 0100 	strd	r0, r1, [sl]
 8011148:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801114c:	e756      	b.n	8010ffc <__kernel_rem_pio2+0x4fc>
 801114e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8011152:	f7ef f8a3 	bl	800029c <__adddf3>
 8011156:	3d01      	subs	r5, #1
 8011158:	e756      	b.n	8011008 <__kernel_rem_pio2+0x508>
 801115a:	9b01      	ldr	r3, [sp, #4]
 801115c:	9a01      	ldr	r2, [sp, #4]
 801115e:	601f      	str	r7, [r3, #0]
 8011160:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8011164:	605c      	str	r4, [r3, #4]
 8011166:	609d      	str	r5, [r3, #8]
 8011168:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801116c:	60d3      	str	r3, [r2, #12]
 801116e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011172:	6110      	str	r0, [r2, #16]
 8011174:	6153      	str	r3, [r2, #20]
 8011176:	e78e      	b.n	8011096 <__kernel_rem_pio2+0x596>
 8011178:	41700000 	.word	0x41700000
 801117c:	3e700000 	.word	0x3e700000

08011180 <__kernel_sin>:
 8011180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011184:	ec55 4b10 	vmov	r4, r5, d0
 8011188:	b085      	sub	sp, #20
 801118a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801118e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8011192:	ed8d 1b00 	vstr	d1, [sp]
 8011196:	9002      	str	r0, [sp, #8]
 8011198:	da06      	bge.n	80111a8 <__kernel_sin+0x28>
 801119a:	ee10 0a10 	vmov	r0, s0
 801119e:	4629      	mov	r1, r5
 80111a0:	f7ef fce2 	bl	8000b68 <__aeabi_d2iz>
 80111a4:	2800      	cmp	r0, #0
 80111a6:	d051      	beq.n	801124c <__kernel_sin+0xcc>
 80111a8:	4622      	mov	r2, r4
 80111aa:	462b      	mov	r3, r5
 80111ac:	4620      	mov	r0, r4
 80111ae:	4629      	mov	r1, r5
 80111b0:	f7ef fa2a 	bl	8000608 <__aeabi_dmul>
 80111b4:	4682      	mov	sl, r0
 80111b6:	468b      	mov	fp, r1
 80111b8:	4602      	mov	r2, r0
 80111ba:	460b      	mov	r3, r1
 80111bc:	4620      	mov	r0, r4
 80111be:	4629      	mov	r1, r5
 80111c0:	f7ef fa22 	bl	8000608 <__aeabi_dmul>
 80111c4:	a341      	add	r3, pc, #260	; (adr r3, 80112cc <__kernel_sin+0x14c>)
 80111c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ca:	4680      	mov	r8, r0
 80111cc:	4689      	mov	r9, r1
 80111ce:	4650      	mov	r0, sl
 80111d0:	4659      	mov	r1, fp
 80111d2:	f7ef fa19 	bl	8000608 <__aeabi_dmul>
 80111d6:	a33f      	add	r3, pc, #252	; (adr r3, 80112d4 <__kernel_sin+0x154>)
 80111d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111dc:	f7ef f85c 	bl	8000298 <__aeabi_dsub>
 80111e0:	4652      	mov	r2, sl
 80111e2:	465b      	mov	r3, fp
 80111e4:	f7ef fa10 	bl	8000608 <__aeabi_dmul>
 80111e8:	a33c      	add	r3, pc, #240	; (adr r3, 80112dc <__kernel_sin+0x15c>)
 80111ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80111ee:	f7ef f855 	bl	800029c <__adddf3>
 80111f2:	4652      	mov	r2, sl
 80111f4:	465b      	mov	r3, fp
 80111f6:	f7ef fa07 	bl	8000608 <__aeabi_dmul>
 80111fa:	a33a      	add	r3, pc, #232	; (adr r3, 80112e4 <__kernel_sin+0x164>)
 80111fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011200:	f7ef f84a 	bl	8000298 <__aeabi_dsub>
 8011204:	4652      	mov	r2, sl
 8011206:	465b      	mov	r3, fp
 8011208:	f7ef f9fe 	bl	8000608 <__aeabi_dmul>
 801120c:	a337      	add	r3, pc, #220	; (adr r3, 80112ec <__kernel_sin+0x16c>)
 801120e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011212:	f7ef f843 	bl	800029c <__adddf3>
 8011216:	9b02      	ldr	r3, [sp, #8]
 8011218:	4606      	mov	r6, r0
 801121a:	460f      	mov	r7, r1
 801121c:	b9db      	cbnz	r3, 8011256 <__kernel_sin+0xd6>
 801121e:	4602      	mov	r2, r0
 8011220:	460b      	mov	r3, r1
 8011222:	4650      	mov	r0, sl
 8011224:	4659      	mov	r1, fp
 8011226:	f7ef f9ef 	bl	8000608 <__aeabi_dmul>
 801122a:	a325      	add	r3, pc, #148	; (adr r3, 80112c0 <__kernel_sin+0x140>)
 801122c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011230:	f7ef f832 	bl	8000298 <__aeabi_dsub>
 8011234:	4642      	mov	r2, r8
 8011236:	464b      	mov	r3, r9
 8011238:	f7ef f9e6 	bl	8000608 <__aeabi_dmul>
 801123c:	4602      	mov	r2, r0
 801123e:	460b      	mov	r3, r1
 8011240:	4620      	mov	r0, r4
 8011242:	4629      	mov	r1, r5
 8011244:	f7ef f82a 	bl	800029c <__adddf3>
 8011248:	4604      	mov	r4, r0
 801124a:	460d      	mov	r5, r1
 801124c:	ec45 4b10 	vmov	d0, r4, r5
 8011250:	b005      	add	sp, #20
 8011252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011256:	2200      	movs	r2, #0
 8011258:	4b1b      	ldr	r3, [pc, #108]	; (80112c8 <__kernel_sin+0x148>)
 801125a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801125e:	f7ef f9d3 	bl	8000608 <__aeabi_dmul>
 8011262:	4632      	mov	r2, r6
 8011264:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011268:	463b      	mov	r3, r7
 801126a:	4640      	mov	r0, r8
 801126c:	4649      	mov	r1, r9
 801126e:	f7ef f9cb 	bl	8000608 <__aeabi_dmul>
 8011272:	4602      	mov	r2, r0
 8011274:	460b      	mov	r3, r1
 8011276:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801127a:	f7ef f80d 	bl	8000298 <__aeabi_dsub>
 801127e:	4652      	mov	r2, sl
 8011280:	465b      	mov	r3, fp
 8011282:	f7ef f9c1 	bl	8000608 <__aeabi_dmul>
 8011286:	e9dd 2300 	ldrd	r2, r3, [sp]
 801128a:	f7ef f805 	bl	8000298 <__aeabi_dsub>
 801128e:	a30c      	add	r3, pc, #48	; (adr r3, 80112c0 <__kernel_sin+0x140>)
 8011290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011294:	4606      	mov	r6, r0
 8011296:	460f      	mov	r7, r1
 8011298:	4640      	mov	r0, r8
 801129a:	4649      	mov	r1, r9
 801129c:	f7ef f9b4 	bl	8000608 <__aeabi_dmul>
 80112a0:	4602      	mov	r2, r0
 80112a2:	460b      	mov	r3, r1
 80112a4:	4630      	mov	r0, r6
 80112a6:	4639      	mov	r1, r7
 80112a8:	f7ee fff8 	bl	800029c <__adddf3>
 80112ac:	4602      	mov	r2, r0
 80112ae:	460b      	mov	r3, r1
 80112b0:	4620      	mov	r0, r4
 80112b2:	4629      	mov	r1, r5
 80112b4:	f7ee fff0 	bl	8000298 <__aeabi_dsub>
 80112b8:	e7c6      	b.n	8011248 <__kernel_sin+0xc8>
 80112ba:	bf00      	nop
 80112bc:	f3af 8000 	nop.w
 80112c0:	55555549 	.word	0x55555549
 80112c4:	3fc55555 	.word	0x3fc55555
 80112c8:	3fe00000 	.word	0x3fe00000
 80112cc:	5acfd57c 	.word	0x5acfd57c
 80112d0:	3de5d93a 	.word	0x3de5d93a
 80112d4:	8a2b9ceb 	.word	0x8a2b9ceb
 80112d8:	3e5ae5e6 	.word	0x3e5ae5e6
 80112dc:	57b1fe7d 	.word	0x57b1fe7d
 80112e0:	3ec71de3 	.word	0x3ec71de3
 80112e4:	19c161d5 	.word	0x19c161d5
 80112e8:	3f2a01a0 	.word	0x3f2a01a0
 80112ec:	1110f8a6 	.word	0x1110f8a6
 80112f0:	3f811111 	.word	0x3f811111
 80112f4:	00000000 	.word	0x00000000

080112f8 <atan>:
 80112f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112fc:	ec55 4b10 	vmov	r4, r5, d0
 8011300:	4bc3      	ldr	r3, [pc, #780]	; (8011610 <atan+0x318>)
 8011302:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011306:	429e      	cmp	r6, r3
 8011308:	46ab      	mov	fp, r5
 801130a:	dd18      	ble.n	801133e <atan+0x46>
 801130c:	4bc1      	ldr	r3, [pc, #772]	; (8011614 <atan+0x31c>)
 801130e:	429e      	cmp	r6, r3
 8011310:	dc01      	bgt.n	8011316 <atan+0x1e>
 8011312:	d109      	bne.n	8011328 <atan+0x30>
 8011314:	b144      	cbz	r4, 8011328 <atan+0x30>
 8011316:	4622      	mov	r2, r4
 8011318:	462b      	mov	r3, r5
 801131a:	4620      	mov	r0, r4
 801131c:	4629      	mov	r1, r5
 801131e:	f7ee ffbd 	bl	800029c <__adddf3>
 8011322:	4604      	mov	r4, r0
 8011324:	460d      	mov	r5, r1
 8011326:	e006      	b.n	8011336 <atan+0x3e>
 8011328:	f1bb 0f00 	cmp.w	fp, #0
 801132c:	f340 8131 	ble.w	8011592 <atan+0x29a>
 8011330:	a59b      	add	r5, pc, #620	; (adr r5, 80115a0 <atan+0x2a8>)
 8011332:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011336:	ec45 4b10 	vmov	d0, r4, r5
 801133a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801133e:	4bb6      	ldr	r3, [pc, #728]	; (8011618 <atan+0x320>)
 8011340:	429e      	cmp	r6, r3
 8011342:	dc14      	bgt.n	801136e <atan+0x76>
 8011344:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8011348:	429e      	cmp	r6, r3
 801134a:	dc0d      	bgt.n	8011368 <atan+0x70>
 801134c:	a396      	add	r3, pc, #600	; (adr r3, 80115a8 <atan+0x2b0>)
 801134e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011352:	ee10 0a10 	vmov	r0, s0
 8011356:	4629      	mov	r1, r5
 8011358:	f7ee ffa0 	bl	800029c <__adddf3>
 801135c:	2200      	movs	r2, #0
 801135e:	4baf      	ldr	r3, [pc, #700]	; (801161c <atan+0x324>)
 8011360:	f7ef fbe2 	bl	8000b28 <__aeabi_dcmpgt>
 8011364:	2800      	cmp	r0, #0
 8011366:	d1e6      	bne.n	8011336 <atan+0x3e>
 8011368:	f04f 3aff 	mov.w	sl, #4294967295
 801136c:	e02b      	b.n	80113c6 <atan+0xce>
 801136e:	f000 f963 	bl	8011638 <fabs>
 8011372:	4bab      	ldr	r3, [pc, #684]	; (8011620 <atan+0x328>)
 8011374:	429e      	cmp	r6, r3
 8011376:	ec55 4b10 	vmov	r4, r5, d0
 801137a:	f300 80bf 	bgt.w	80114fc <atan+0x204>
 801137e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8011382:	429e      	cmp	r6, r3
 8011384:	f300 80a0 	bgt.w	80114c8 <atan+0x1d0>
 8011388:	ee10 2a10 	vmov	r2, s0
 801138c:	ee10 0a10 	vmov	r0, s0
 8011390:	462b      	mov	r3, r5
 8011392:	4629      	mov	r1, r5
 8011394:	f7ee ff82 	bl	800029c <__adddf3>
 8011398:	2200      	movs	r2, #0
 801139a:	4ba0      	ldr	r3, [pc, #640]	; (801161c <atan+0x324>)
 801139c:	f7ee ff7c 	bl	8000298 <__aeabi_dsub>
 80113a0:	2200      	movs	r2, #0
 80113a2:	4606      	mov	r6, r0
 80113a4:	460f      	mov	r7, r1
 80113a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80113aa:	4620      	mov	r0, r4
 80113ac:	4629      	mov	r1, r5
 80113ae:	f7ee ff75 	bl	800029c <__adddf3>
 80113b2:	4602      	mov	r2, r0
 80113b4:	460b      	mov	r3, r1
 80113b6:	4630      	mov	r0, r6
 80113b8:	4639      	mov	r1, r7
 80113ba:	f7ef fa4f 	bl	800085c <__aeabi_ddiv>
 80113be:	f04f 0a00 	mov.w	sl, #0
 80113c2:	4604      	mov	r4, r0
 80113c4:	460d      	mov	r5, r1
 80113c6:	4622      	mov	r2, r4
 80113c8:	462b      	mov	r3, r5
 80113ca:	4620      	mov	r0, r4
 80113cc:	4629      	mov	r1, r5
 80113ce:	f7ef f91b 	bl	8000608 <__aeabi_dmul>
 80113d2:	4602      	mov	r2, r0
 80113d4:	460b      	mov	r3, r1
 80113d6:	4680      	mov	r8, r0
 80113d8:	4689      	mov	r9, r1
 80113da:	f7ef f915 	bl	8000608 <__aeabi_dmul>
 80113de:	a374      	add	r3, pc, #464	; (adr r3, 80115b0 <atan+0x2b8>)
 80113e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113e4:	4606      	mov	r6, r0
 80113e6:	460f      	mov	r7, r1
 80113e8:	f7ef f90e 	bl	8000608 <__aeabi_dmul>
 80113ec:	a372      	add	r3, pc, #456	; (adr r3, 80115b8 <atan+0x2c0>)
 80113ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113f2:	f7ee ff53 	bl	800029c <__adddf3>
 80113f6:	4632      	mov	r2, r6
 80113f8:	463b      	mov	r3, r7
 80113fa:	f7ef f905 	bl	8000608 <__aeabi_dmul>
 80113fe:	a370      	add	r3, pc, #448	; (adr r3, 80115c0 <atan+0x2c8>)
 8011400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011404:	f7ee ff4a 	bl	800029c <__adddf3>
 8011408:	4632      	mov	r2, r6
 801140a:	463b      	mov	r3, r7
 801140c:	f7ef f8fc 	bl	8000608 <__aeabi_dmul>
 8011410:	a36d      	add	r3, pc, #436	; (adr r3, 80115c8 <atan+0x2d0>)
 8011412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011416:	f7ee ff41 	bl	800029c <__adddf3>
 801141a:	4632      	mov	r2, r6
 801141c:	463b      	mov	r3, r7
 801141e:	f7ef f8f3 	bl	8000608 <__aeabi_dmul>
 8011422:	a36b      	add	r3, pc, #428	; (adr r3, 80115d0 <atan+0x2d8>)
 8011424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011428:	f7ee ff38 	bl	800029c <__adddf3>
 801142c:	4632      	mov	r2, r6
 801142e:	463b      	mov	r3, r7
 8011430:	f7ef f8ea 	bl	8000608 <__aeabi_dmul>
 8011434:	a368      	add	r3, pc, #416	; (adr r3, 80115d8 <atan+0x2e0>)
 8011436:	e9d3 2300 	ldrd	r2, r3, [r3]
 801143a:	f7ee ff2f 	bl	800029c <__adddf3>
 801143e:	4642      	mov	r2, r8
 8011440:	464b      	mov	r3, r9
 8011442:	f7ef f8e1 	bl	8000608 <__aeabi_dmul>
 8011446:	a366      	add	r3, pc, #408	; (adr r3, 80115e0 <atan+0x2e8>)
 8011448:	e9d3 2300 	ldrd	r2, r3, [r3]
 801144c:	4680      	mov	r8, r0
 801144e:	4689      	mov	r9, r1
 8011450:	4630      	mov	r0, r6
 8011452:	4639      	mov	r1, r7
 8011454:	f7ef f8d8 	bl	8000608 <__aeabi_dmul>
 8011458:	a363      	add	r3, pc, #396	; (adr r3, 80115e8 <atan+0x2f0>)
 801145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801145e:	f7ee ff1b 	bl	8000298 <__aeabi_dsub>
 8011462:	4632      	mov	r2, r6
 8011464:	463b      	mov	r3, r7
 8011466:	f7ef f8cf 	bl	8000608 <__aeabi_dmul>
 801146a:	a361      	add	r3, pc, #388	; (adr r3, 80115f0 <atan+0x2f8>)
 801146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011470:	f7ee ff12 	bl	8000298 <__aeabi_dsub>
 8011474:	4632      	mov	r2, r6
 8011476:	463b      	mov	r3, r7
 8011478:	f7ef f8c6 	bl	8000608 <__aeabi_dmul>
 801147c:	a35e      	add	r3, pc, #376	; (adr r3, 80115f8 <atan+0x300>)
 801147e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011482:	f7ee ff09 	bl	8000298 <__aeabi_dsub>
 8011486:	4632      	mov	r2, r6
 8011488:	463b      	mov	r3, r7
 801148a:	f7ef f8bd 	bl	8000608 <__aeabi_dmul>
 801148e:	a35c      	add	r3, pc, #368	; (adr r3, 8011600 <atan+0x308>)
 8011490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011494:	f7ee ff00 	bl	8000298 <__aeabi_dsub>
 8011498:	4632      	mov	r2, r6
 801149a:	463b      	mov	r3, r7
 801149c:	f7ef f8b4 	bl	8000608 <__aeabi_dmul>
 80114a0:	4602      	mov	r2, r0
 80114a2:	460b      	mov	r3, r1
 80114a4:	4640      	mov	r0, r8
 80114a6:	4649      	mov	r1, r9
 80114a8:	f7ee fef8 	bl	800029c <__adddf3>
 80114ac:	4622      	mov	r2, r4
 80114ae:	462b      	mov	r3, r5
 80114b0:	f7ef f8aa 	bl	8000608 <__aeabi_dmul>
 80114b4:	f1ba 3fff 	cmp.w	sl, #4294967295
 80114b8:	4602      	mov	r2, r0
 80114ba:	460b      	mov	r3, r1
 80114bc:	d14b      	bne.n	8011556 <atan+0x25e>
 80114be:	4620      	mov	r0, r4
 80114c0:	4629      	mov	r1, r5
 80114c2:	f7ee fee9 	bl	8000298 <__aeabi_dsub>
 80114c6:	e72c      	b.n	8011322 <atan+0x2a>
 80114c8:	ee10 0a10 	vmov	r0, s0
 80114cc:	2200      	movs	r2, #0
 80114ce:	4b53      	ldr	r3, [pc, #332]	; (801161c <atan+0x324>)
 80114d0:	4629      	mov	r1, r5
 80114d2:	f7ee fee1 	bl	8000298 <__aeabi_dsub>
 80114d6:	2200      	movs	r2, #0
 80114d8:	4606      	mov	r6, r0
 80114da:	460f      	mov	r7, r1
 80114dc:	4b4f      	ldr	r3, [pc, #316]	; (801161c <atan+0x324>)
 80114de:	4620      	mov	r0, r4
 80114e0:	4629      	mov	r1, r5
 80114e2:	f7ee fedb 	bl	800029c <__adddf3>
 80114e6:	4602      	mov	r2, r0
 80114e8:	460b      	mov	r3, r1
 80114ea:	4630      	mov	r0, r6
 80114ec:	4639      	mov	r1, r7
 80114ee:	f7ef f9b5 	bl	800085c <__aeabi_ddiv>
 80114f2:	f04f 0a01 	mov.w	sl, #1
 80114f6:	4604      	mov	r4, r0
 80114f8:	460d      	mov	r5, r1
 80114fa:	e764      	b.n	80113c6 <atan+0xce>
 80114fc:	4b49      	ldr	r3, [pc, #292]	; (8011624 <atan+0x32c>)
 80114fe:	429e      	cmp	r6, r3
 8011500:	dc1d      	bgt.n	801153e <atan+0x246>
 8011502:	ee10 0a10 	vmov	r0, s0
 8011506:	2200      	movs	r2, #0
 8011508:	4b47      	ldr	r3, [pc, #284]	; (8011628 <atan+0x330>)
 801150a:	4629      	mov	r1, r5
 801150c:	f7ee fec4 	bl	8000298 <__aeabi_dsub>
 8011510:	2200      	movs	r2, #0
 8011512:	4606      	mov	r6, r0
 8011514:	460f      	mov	r7, r1
 8011516:	4b44      	ldr	r3, [pc, #272]	; (8011628 <atan+0x330>)
 8011518:	4620      	mov	r0, r4
 801151a:	4629      	mov	r1, r5
 801151c:	f7ef f874 	bl	8000608 <__aeabi_dmul>
 8011520:	2200      	movs	r2, #0
 8011522:	4b3e      	ldr	r3, [pc, #248]	; (801161c <atan+0x324>)
 8011524:	f7ee feba 	bl	800029c <__adddf3>
 8011528:	4602      	mov	r2, r0
 801152a:	460b      	mov	r3, r1
 801152c:	4630      	mov	r0, r6
 801152e:	4639      	mov	r1, r7
 8011530:	f7ef f994 	bl	800085c <__aeabi_ddiv>
 8011534:	f04f 0a02 	mov.w	sl, #2
 8011538:	4604      	mov	r4, r0
 801153a:	460d      	mov	r5, r1
 801153c:	e743      	b.n	80113c6 <atan+0xce>
 801153e:	462b      	mov	r3, r5
 8011540:	ee10 2a10 	vmov	r2, s0
 8011544:	2000      	movs	r0, #0
 8011546:	4939      	ldr	r1, [pc, #228]	; (801162c <atan+0x334>)
 8011548:	f7ef f988 	bl	800085c <__aeabi_ddiv>
 801154c:	f04f 0a03 	mov.w	sl, #3
 8011550:	4604      	mov	r4, r0
 8011552:	460d      	mov	r5, r1
 8011554:	e737      	b.n	80113c6 <atan+0xce>
 8011556:	4b36      	ldr	r3, [pc, #216]	; (8011630 <atan+0x338>)
 8011558:	4e36      	ldr	r6, [pc, #216]	; (8011634 <atan+0x33c>)
 801155a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 801155e:	4456      	add	r6, sl
 8011560:	449a      	add	sl, r3
 8011562:	e9da 2300 	ldrd	r2, r3, [sl]
 8011566:	f7ee fe97 	bl	8000298 <__aeabi_dsub>
 801156a:	4622      	mov	r2, r4
 801156c:	462b      	mov	r3, r5
 801156e:	f7ee fe93 	bl	8000298 <__aeabi_dsub>
 8011572:	4602      	mov	r2, r0
 8011574:	460b      	mov	r3, r1
 8011576:	e9d6 0100 	ldrd	r0, r1, [r6]
 801157a:	f7ee fe8d 	bl	8000298 <__aeabi_dsub>
 801157e:	f1bb 0f00 	cmp.w	fp, #0
 8011582:	4604      	mov	r4, r0
 8011584:	460d      	mov	r5, r1
 8011586:	f6bf aed6 	bge.w	8011336 <atan+0x3e>
 801158a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801158e:	461d      	mov	r5, r3
 8011590:	e6d1      	b.n	8011336 <atan+0x3e>
 8011592:	a51d      	add	r5, pc, #116	; (adr r5, 8011608 <atan+0x310>)
 8011594:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011598:	e6cd      	b.n	8011336 <atan+0x3e>
 801159a:	bf00      	nop
 801159c:	f3af 8000 	nop.w
 80115a0:	54442d18 	.word	0x54442d18
 80115a4:	3ff921fb 	.word	0x3ff921fb
 80115a8:	8800759c 	.word	0x8800759c
 80115ac:	7e37e43c 	.word	0x7e37e43c
 80115b0:	e322da11 	.word	0xe322da11
 80115b4:	3f90ad3a 	.word	0x3f90ad3a
 80115b8:	24760deb 	.word	0x24760deb
 80115bc:	3fa97b4b 	.word	0x3fa97b4b
 80115c0:	a0d03d51 	.word	0xa0d03d51
 80115c4:	3fb10d66 	.word	0x3fb10d66
 80115c8:	c54c206e 	.word	0xc54c206e
 80115cc:	3fb745cd 	.word	0x3fb745cd
 80115d0:	920083ff 	.word	0x920083ff
 80115d4:	3fc24924 	.word	0x3fc24924
 80115d8:	5555550d 	.word	0x5555550d
 80115dc:	3fd55555 	.word	0x3fd55555
 80115e0:	2c6a6c2f 	.word	0x2c6a6c2f
 80115e4:	bfa2b444 	.word	0xbfa2b444
 80115e8:	52defd9a 	.word	0x52defd9a
 80115ec:	3fadde2d 	.word	0x3fadde2d
 80115f0:	af749a6d 	.word	0xaf749a6d
 80115f4:	3fb3b0f2 	.word	0x3fb3b0f2
 80115f8:	fe231671 	.word	0xfe231671
 80115fc:	3fbc71c6 	.word	0x3fbc71c6
 8011600:	9998ebc4 	.word	0x9998ebc4
 8011604:	3fc99999 	.word	0x3fc99999
 8011608:	54442d18 	.word	0x54442d18
 801160c:	bff921fb 	.word	0xbff921fb
 8011610:	440fffff 	.word	0x440fffff
 8011614:	7ff00000 	.word	0x7ff00000
 8011618:	3fdbffff 	.word	0x3fdbffff
 801161c:	3ff00000 	.word	0x3ff00000
 8011620:	3ff2ffff 	.word	0x3ff2ffff
 8011624:	40037fff 	.word	0x40037fff
 8011628:	3ff80000 	.word	0x3ff80000
 801162c:	bff00000 	.word	0xbff00000
 8011630:	080120c8 	.word	0x080120c8
 8011634:	080120a8 	.word	0x080120a8

08011638 <fabs>:
 8011638:	ec51 0b10 	vmov	r0, r1, d0
 801163c:	ee10 2a10 	vmov	r2, s0
 8011640:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011644:	ec43 2b10 	vmov	d0, r2, r3
 8011648:	4770      	bx	lr

0801164a <finite>:
 801164a:	ee10 3a90 	vmov	r3, s1
 801164e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8011652:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8011656:	0fc0      	lsrs	r0, r0, #31
 8011658:	4770      	bx	lr
 801165a:	0000      	movs	r0, r0
 801165c:	0000      	movs	r0, r0
	...

08011660 <floor>:
 8011660:	ec51 0b10 	vmov	r0, r1, d0
 8011664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011668:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801166c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8011670:	2e13      	cmp	r6, #19
 8011672:	460c      	mov	r4, r1
 8011674:	ee10 5a10 	vmov	r5, s0
 8011678:	4680      	mov	r8, r0
 801167a:	dc34      	bgt.n	80116e6 <floor+0x86>
 801167c:	2e00      	cmp	r6, #0
 801167e:	da16      	bge.n	80116ae <floor+0x4e>
 8011680:	a335      	add	r3, pc, #212	; (adr r3, 8011758 <floor+0xf8>)
 8011682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011686:	f7ee fe09 	bl	800029c <__adddf3>
 801168a:	2200      	movs	r2, #0
 801168c:	2300      	movs	r3, #0
 801168e:	f7ef fa4b 	bl	8000b28 <__aeabi_dcmpgt>
 8011692:	b148      	cbz	r0, 80116a8 <floor+0x48>
 8011694:	2c00      	cmp	r4, #0
 8011696:	da59      	bge.n	801174c <floor+0xec>
 8011698:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801169c:	4a30      	ldr	r2, [pc, #192]	; (8011760 <floor+0x100>)
 801169e:	432b      	orrs	r3, r5
 80116a0:	2500      	movs	r5, #0
 80116a2:	42ab      	cmp	r3, r5
 80116a4:	bf18      	it	ne
 80116a6:	4614      	movne	r4, r2
 80116a8:	4621      	mov	r1, r4
 80116aa:	4628      	mov	r0, r5
 80116ac:	e025      	b.n	80116fa <floor+0x9a>
 80116ae:	4f2d      	ldr	r7, [pc, #180]	; (8011764 <floor+0x104>)
 80116b0:	4137      	asrs	r7, r6
 80116b2:	ea01 0307 	and.w	r3, r1, r7
 80116b6:	4303      	orrs	r3, r0
 80116b8:	d01f      	beq.n	80116fa <floor+0x9a>
 80116ba:	a327      	add	r3, pc, #156	; (adr r3, 8011758 <floor+0xf8>)
 80116bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116c0:	f7ee fdec 	bl	800029c <__adddf3>
 80116c4:	2200      	movs	r2, #0
 80116c6:	2300      	movs	r3, #0
 80116c8:	f7ef fa2e 	bl	8000b28 <__aeabi_dcmpgt>
 80116cc:	2800      	cmp	r0, #0
 80116ce:	d0eb      	beq.n	80116a8 <floor+0x48>
 80116d0:	2c00      	cmp	r4, #0
 80116d2:	bfbe      	ittt	lt
 80116d4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80116d8:	fa43 f606 	asrlt.w	r6, r3, r6
 80116dc:	19a4      	addlt	r4, r4, r6
 80116de:	ea24 0407 	bic.w	r4, r4, r7
 80116e2:	2500      	movs	r5, #0
 80116e4:	e7e0      	b.n	80116a8 <floor+0x48>
 80116e6:	2e33      	cmp	r6, #51	; 0x33
 80116e8:	dd0b      	ble.n	8011702 <floor+0xa2>
 80116ea:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80116ee:	d104      	bne.n	80116fa <floor+0x9a>
 80116f0:	ee10 2a10 	vmov	r2, s0
 80116f4:	460b      	mov	r3, r1
 80116f6:	f7ee fdd1 	bl	800029c <__adddf3>
 80116fa:	ec41 0b10 	vmov	d0, r0, r1
 80116fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011702:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8011706:	f04f 33ff 	mov.w	r3, #4294967295
 801170a:	fa23 f707 	lsr.w	r7, r3, r7
 801170e:	4207      	tst	r7, r0
 8011710:	d0f3      	beq.n	80116fa <floor+0x9a>
 8011712:	a311      	add	r3, pc, #68	; (adr r3, 8011758 <floor+0xf8>)
 8011714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011718:	f7ee fdc0 	bl	800029c <__adddf3>
 801171c:	2200      	movs	r2, #0
 801171e:	2300      	movs	r3, #0
 8011720:	f7ef fa02 	bl	8000b28 <__aeabi_dcmpgt>
 8011724:	2800      	cmp	r0, #0
 8011726:	d0bf      	beq.n	80116a8 <floor+0x48>
 8011728:	2c00      	cmp	r4, #0
 801172a:	da02      	bge.n	8011732 <floor+0xd2>
 801172c:	2e14      	cmp	r6, #20
 801172e:	d103      	bne.n	8011738 <floor+0xd8>
 8011730:	3401      	adds	r4, #1
 8011732:	ea25 0507 	bic.w	r5, r5, r7
 8011736:	e7b7      	b.n	80116a8 <floor+0x48>
 8011738:	2301      	movs	r3, #1
 801173a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801173e:	fa03 f606 	lsl.w	r6, r3, r6
 8011742:	4435      	add	r5, r6
 8011744:	4545      	cmp	r5, r8
 8011746:	bf38      	it	cc
 8011748:	18e4      	addcc	r4, r4, r3
 801174a:	e7f2      	b.n	8011732 <floor+0xd2>
 801174c:	2500      	movs	r5, #0
 801174e:	462c      	mov	r4, r5
 8011750:	e7aa      	b.n	80116a8 <floor+0x48>
 8011752:	bf00      	nop
 8011754:	f3af 8000 	nop.w
 8011758:	8800759c 	.word	0x8800759c
 801175c:	7e37e43c 	.word	0x7e37e43c
 8011760:	bff00000 	.word	0xbff00000
 8011764:	000fffff 	.word	0x000fffff

08011768 <matherr>:
 8011768:	2000      	movs	r0, #0
 801176a:	4770      	bx	lr
 801176c:	0000      	movs	r0, r0
	...

08011770 <nan>:
 8011770:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011778 <nan+0x8>
 8011774:	4770      	bx	lr
 8011776:	bf00      	nop
 8011778:	00000000 	.word	0x00000000
 801177c:	7ff80000 	.word	0x7ff80000

08011780 <rint>:
 8011780:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011782:	ec51 0b10 	vmov	r0, r1, d0
 8011786:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801178a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801178e:	2e13      	cmp	r6, #19
 8011790:	460b      	mov	r3, r1
 8011792:	ee10 4a10 	vmov	r4, s0
 8011796:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801179a:	dc56      	bgt.n	801184a <rint+0xca>
 801179c:	2e00      	cmp	r6, #0
 801179e:	da2b      	bge.n	80117f8 <rint+0x78>
 80117a0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80117a4:	4302      	orrs	r2, r0
 80117a6:	d023      	beq.n	80117f0 <rint+0x70>
 80117a8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80117ac:	4302      	orrs	r2, r0
 80117ae:	4254      	negs	r4, r2
 80117b0:	4314      	orrs	r4, r2
 80117b2:	0c4b      	lsrs	r3, r1, #17
 80117b4:	0b24      	lsrs	r4, r4, #12
 80117b6:	045b      	lsls	r3, r3, #17
 80117b8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80117bc:	ea44 0103 	orr.w	r1, r4, r3
 80117c0:	460b      	mov	r3, r1
 80117c2:	492f      	ldr	r1, [pc, #188]	; (8011880 <rint+0x100>)
 80117c4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80117c8:	e9d1 6700 	ldrd	r6, r7, [r1]
 80117cc:	4602      	mov	r2, r0
 80117ce:	4639      	mov	r1, r7
 80117d0:	4630      	mov	r0, r6
 80117d2:	f7ee fd63 	bl	800029c <__adddf3>
 80117d6:	e9cd 0100 	strd	r0, r1, [sp]
 80117da:	463b      	mov	r3, r7
 80117dc:	4632      	mov	r2, r6
 80117de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80117e2:	f7ee fd59 	bl	8000298 <__aeabi_dsub>
 80117e6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80117ea:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80117ee:	4639      	mov	r1, r7
 80117f0:	ec41 0b10 	vmov	d0, r0, r1
 80117f4:	b003      	add	sp, #12
 80117f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117f8:	4a22      	ldr	r2, [pc, #136]	; (8011884 <rint+0x104>)
 80117fa:	4132      	asrs	r2, r6
 80117fc:	ea01 0702 	and.w	r7, r1, r2
 8011800:	4307      	orrs	r7, r0
 8011802:	d0f5      	beq.n	80117f0 <rint+0x70>
 8011804:	0852      	lsrs	r2, r2, #1
 8011806:	4011      	ands	r1, r2
 8011808:	430c      	orrs	r4, r1
 801180a:	d00b      	beq.n	8011824 <rint+0xa4>
 801180c:	ea23 0202 	bic.w	r2, r3, r2
 8011810:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8011814:	2e13      	cmp	r6, #19
 8011816:	fa43 f306 	asr.w	r3, r3, r6
 801181a:	bf0c      	ite	eq
 801181c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8011820:	2400      	movne	r4, #0
 8011822:	4313      	orrs	r3, r2
 8011824:	4916      	ldr	r1, [pc, #88]	; (8011880 <rint+0x100>)
 8011826:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801182a:	4622      	mov	r2, r4
 801182c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8011830:	4620      	mov	r0, r4
 8011832:	4629      	mov	r1, r5
 8011834:	f7ee fd32 	bl	800029c <__adddf3>
 8011838:	e9cd 0100 	strd	r0, r1, [sp]
 801183c:	4622      	mov	r2, r4
 801183e:	462b      	mov	r3, r5
 8011840:	e9dd 0100 	ldrd	r0, r1, [sp]
 8011844:	f7ee fd28 	bl	8000298 <__aeabi_dsub>
 8011848:	e7d2      	b.n	80117f0 <rint+0x70>
 801184a:	2e33      	cmp	r6, #51	; 0x33
 801184c:	dd07      	ble.n	801185e <rint+0xde>
 801184e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8011852:	d1cd      	bne.n	80117f0 <rint+0x70>
 8011854:	ee10 2a10 	vmov	r2, s0
 8011858:	f7ee fd20 	bl	800029c <__adddf3>
 801185c:	e7c8      	b.n	80117f0 <rint+0x70>
 801185e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8011862:	f04f 32ff 	mov.w	r2, #4294967295
 8011866:	40f2      	lsrs	r2, r6
 8011868:	4210      	tst	r0, r2
 801186a:	d0c1      	beq.n	80117f0 <rint+0x70>
 801186c:	0852      	lsrs	r2, r2, #1
 801186e:	4210      	tst	r0, r2
 8011870:	bf1f      	itttt	ne
 8011872:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8011876:	ea20 0202 	bicne.w	r2, r0, r2
 801187a:	4134      	asrne	r4, r6
 801187c:	4314      	orrne	r4, r2
 801187e:	e7d1      	b.n	8011824 <rint+0xa4>
 8011880:	080120e8 	.word	0x080120e8
 8011884:	000fffff 	.word	0x000fffff

08011888 <scalbn>:
 8011888:	b570      	push	{r4, r5, r6, lr}
 801188a:	ec55 4b10 	vmov	r4, r5, d0
 801188e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011892:	4606      	mov	r6, r0
 8011894:	462b      	mov	r3, r5
 8011896:	b9aa      	cbnz	r2, 80118c4 <scalbn+0x3c>
 8011898:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801189c:	4323      	orrs	r3, r4
 801189e:	d03b      	beq.n	8011918 <scalbn+0x90>
 80118a0:	4b31      	ldr	r3, [pc, #196]	; (8011968 <scalbn+0xe0>)
 80118a2:	4629      	mov	r1, r5
 80118a4:	2200      	movs	r2, #0
 80118a6:	ee10 0a10 	vmov	r0, s0
 80118aa:	f7ee fead 	bl	8000608 <__aeabi_dmul>
 80118ae:	4b2f      	ldr	r3, [pc, #188]	; (801196c <scalbn+0xe4>)
 80118b0:	429e      	cmp	r6, r3
 80118b2:	4604      	mov	r4, r0
 80118b4:	460d      	mov	r5, r1
 80118b6:	da12      	bge.n	80118de <scalbn+0x56>
 80118b8:	a327      	add	r3, pc, #156	; (adr r3, 8011958 <scalbn+0xd0>)
 80118ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118be:	f7ee fea3 	bl	8000608 <__aeabi_dmul>
 80118c2:	e009      	b.n	80118d8 <scalbn+0x50>
 80118c4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80118c8:	428a      	cmp	r2, r1
 80118ca:	d10c      	bne.n	80118e6 <scalbn+0x5e>
 80118cc:	ee10 2a10 	vmov	r2, s0
 80118d0:	4620      	mov	r0, r4
 80118d2:	4629      	mov	r1, r5
 80118d4:	f7ee fce2 	bl	800029c <__adddf3>
 80118d8:	4604      	mov	r4, r0
 80118da:	460d      	mov	r5, r1
 80118dc:	e01c      	b.n	8011918 <scalbn+0x90>
 80118de:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80118e2:	460b      	mov	r3, r1
 80118e4:	3a36      	subs	r2, #54	; 0x36
 80118e6:	4432      	add	r2, r6
 80118e8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80118ec:	428a      	cmp	r2, r1
 80118ee:	dd0b      	ble.n	8011908 <scalbn+0x80>
 80118f0:	ec45 4b11 	vmov	d1, r4, r5
 80118f4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8011960 <scalbn+0xd8>
 80118f8:	f000 f83c 	bl	8011974 <copysign>
 80118fc:	a318      	add	r3, pc, #96	; (adr r3, 8011960 <scalbn+0xd8>)
 80118fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011902:	ec51 0b10 	vmov	r0, r1, d0
 8011906:	e7da      	b.n	80118be <scalbn+0x36>
 8011908:	2a00      	cmp	r2, #0
 801190a:	dd08      	ble.n	801191e <scalbn+0x96>
 801190c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011910:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8011914:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8011918:	ec45 4b10 	vmov	d0, r4, r5
 801191c:	bd70      	pop	{r4, r5, r6, pc}
 801191e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011922:	da0d      	bge.n	8011940 <scalbn+0xb8>
 8011924:	f24c 3350 	movw	r3, #50000	; 0xc350
 8011928:	429e      	cmp	r6, r3
 801192a:	ec45 4b11 	vmov	d1, r4, r5
 801192e:	dce1      	bgt.n	80118f4 <scalbn+0x6c>
 8011930:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8011958 <scalbn+0xd0>
 8011934:	f000 f81e 	bl	8011974 <copysign>
 8011938:	a307      	add	r3, pc, #28	; (adr r3, 8011958 <scalbn+0xd0>)
 801193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801193e:	e7e0      	b.n	8011902 <scalbn+0x7a>
 8011940:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011944:	3236      	adds	r2, #54	; 0x36
 8011946:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801194a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801194e:	4620      	mov	r0, r4
 8011950:	4629      	mov	r1, r5
 8011952:	2200      	movs	r2, #0
 8011954:	4b06      	ldr	r3, [pc, #24]	; (8011970 <scalbn+0xe8>)
 8011956:	e7b2      	b.n	80118be <scalbn+0x36>
 8011958:	c2f8f359 	.word	0xc2f8f359
 801195c:	01a56e1f 	.word	0x01a56e1f
 8011960:	8800759c 	.word	0x8800759c
 8011964:	7e37e43c 	.word	0x7e37e43c
 8011968:	43500000 	.word	0x43500000
 801196c:	ffff3cb0 	.word	0xffff3cb0
 8011970:	3c900000 	.word	0x3c900000

08011974 <copysign>:
 8011974:	ec51 0b10 	vmov	r0, r1, d0
 8011978:	ee11 0a90 	vmov	r0, s3
 801197c:	ee10 2a10 	vmov	r2, s0
 8011980:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8011984:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8011988:	ea41 0300 	orr.w	r3, r1, r0
 801198c:	ec43 2b10 	vmov	d0, r2, r3
 8011990:	4770      	bx	lr
	...

08011994 <_init>:
 8011994:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011996:	bf00      	nop
 8011998:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801199a:	bc08      	pop	{r3}
 801199c:	469e      	mov	lr, r3
 801199e:	4770      	bx	lr

080119a0 <_fini>:
 80119a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119a2:	bf00      	nop
 80119a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80119a6:	bc08      	pop	{r3}
 80119a8:	469e      	mov	lr, r3
 80119aa:	4770      	bx	lr
