*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/rziobrowski/VDIC/.dvt/lab1.build
    -F /home/student/rziobrowski/VDIC/lab1/tb.f
*** Done analyzing build configuration [4 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/rziobrowski/VDIC/lab1/alu_tb.sv ...
Done /home/student/rziobrowski/VDIC/lab1/alu_tb.sv [25 ms, 129 lines, SystemVerilog_2012] ...
Loading (2) /home/student/rziobrowski/VDIC/lab1/mtm_Alu.vp ...
Done /home/student/rziobrowski/VDIC/lab1/mtm_Alu.vp [2 ms, 474 lines, SystemVerilog_2012] ...
*** Done invocation #1 [24 ms] ***
*** Done parsing [LT 7.0 ms, PT 24.0 ms] ***
*** Total number of lines [603] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [29 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [1 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [0 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [51 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [51 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [213 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [0 ms] ***
*** Total build time [248 ms] ***
