// Seed: 818210265
module module_0 (
    output supply1 id_0,
    inout tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    input wire id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    output tri1 id_8,
    output supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output wand id_18
);
  wire id_20;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    inout supply1 id_9,
    inout tri id_10,
    input wire id_11,
    input tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    output logic id_15
);
  initial id_15 <= -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_14,
      id_5,
      id_1,
      id_3,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10,
      id_10,
      id_6,
      id_10,
      id_1,
      id_9,
      id_0,
      id_3,
      id_10
  );
endmodule
