{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1644863893452 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1644863893453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 15 01:38:13 2022 " "Processing started: Tue Feb 15 01:38:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1644863893453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1644863893453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off testVGA -c testVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1644863893453 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1644863893908 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "testVGA.v(30) " "Verilog HDL Module Instantiation warning at testVGA.v(30): ignored dangling comma in List of Port Connections" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1644863893955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testvga.v 1 1 " "Found 1 design units, including 1 entities, in source file testvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 testVGA " "Found entity 1: testVGA" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863893957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863893957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hvsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hvsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863893962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863893962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863893966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863893966 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lookup_Alphabet.v(22) " "Verilog HDL information at Lookup_Alphabet.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1644863893970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookup_alphabet.v 1 1 " "Found 1 design units, including 1 entities, in source file lookup_alphabet.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lookup_Alphabet " "Found entity 1: Lookup_Alphabet" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1644863893971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1644863893971 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "posDisplay testVGA.v(29) " "Verilog HDL Implicit Net warning at testVGA.v(29): created implicit net for \"posDisplay\"" {  } { { "testVGA.v" "" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863893971 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(10) " "Verilog HDL Parameter Declaration warning at rx.v(10): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 10 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863893971 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(11) " "Verilog HDL Parameter Declaration warning at rx.v(11): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863893971 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(12) " "Verilog HDL Parameter Declaration warning at rx.v(12): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 12 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863893972 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(13) " "Verilog HDL Parameter Declaration warning at rx.v(13): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863893972 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "rx rx.v(14) " "Verilog HDL Parameter Declaration warning at rx.v(14): Parameter Declaration in module \"rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1644863893972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testVGA " "Elaborating entity \"testVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1644863894016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"hvsync_generator:hvsync\"" {  } { { "testVGA.v" "hvsync" { Text "C:/altera/13.0sp1/testVGA/testVGA.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863894018 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(39) " "Verilog HDL assignment warning at hvsync_generator.v(39): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894039 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(48) " "Verilog HDL assignment warning at hvsync_generator.v(48): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894039 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "check hvsync_generator.v(65) " "Verilog HDL Event Control warning at hvsync_generator.v(65): posedge or negedge of vector \"check\" depends solely on its least-significant bit" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 65 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1644863894040 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hvsync_generator.v(88) " "Verilog HDL assignment warning at hvsync_generator.v(88): truncated value with size 32 to match size of target (10)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894049 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hvsync_generator.v(97) " "Verilog HDL assignment warning at hvsync_generator.v(97): truncated value with size 32 to match size of target (9)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894049 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 hvsync_generator.v(147) " "Verilog HDL assignment warning at hvsync_generator.v(147): truncated value with size 8 to match size of target (1)" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894052 "|testVGA|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "countPos hvsync_generator.v(8) " "Output port \"countPos\" at hvsync_generator.v(8) has no driver" {  } { { "hvsync_generator.v" "" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1644863894068 "|testVGA|hvsync_generator:hvsync"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "framebuffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"framebuffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1644863894076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx hvsync_generator:hvsync\|rx:rxmodule " "Elaborating entity \"rx\" for hierarchy \"hvsync_generator:hvsync\|rx:rxmodule\"" {  } { { "hvsync_generator.v" "rxmodule" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863894094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(71) " "Verilog HDL assignment warning at rx.v(71): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894096 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(82) " "Verilog HDL assignment warning at rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894096 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rx.v(93) " "Verilog HDL assignment warning at rx.v(93): truncated value with size 32 to match size of target (3)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894096 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rx.v(111) " "Verilog HDL assignment warning at rx.v(111): truncated value with size 32 to match size of target (8)" {  } { { "rx.v" "" { Text "C:/altera/13.0sp1/testVGA/rx.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894096 "|testVGA|hvsync_generator:hvsync|rx:rxmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lookup_Alphabet hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A " "Elaborating entity \"Lookup_Alphabet\" for hierarchy \"hvsync_generator:hvsync\|Lookup_Alphabet:LUT_A\"" {  } { { "hvsync_generator.v" "LUT_A" { Text "C:/altera/13.0sp1/testVGA/hvsync_generator.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1644863894098 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(42) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(42): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894101 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(42) " "Verilog HDL assignment warning at Lookup_Alphabet.v(42): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(65) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(65): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(65) " "Verilog HDL assignment warning at Lookup_Alphabet.v(65): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(87) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(87): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(87) " "Verilog HDL assignment warning at Lookup_Alphabet.v(87): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(109) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(109): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(109) " "Verilog HDL assignment warning at Lookup_Alphabet.v(109): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(131) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(131): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(131) " "Verilog HDL assignment warning at Lookup_Alphabet.v(131): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(153) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(153): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(153) " "Verilog HDL assignment warning at Lookup_Alphabet.v(153): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(175) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(175): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(175) " "Verilog HDL assignment warning at Lookup_Alphabet.v(175): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(197) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(197): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(197) " "Verilog HDL assignment warning at Lookup_Alphabet.v(197): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(219) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(219): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(219) " "Verilog HDL assignment warning at Lookup_Alphabet.v(219): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(241) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(241): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894102 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(241) " "Verilog HDL assignment warning at Lookup_Alphabet.v(241): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(262) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(262): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(262) " "Verilog HDL assignment warning at Lookup_Alphabet.v(262): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(283) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(283): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(283) " "Verilog HDL assignment warning at Lookup_Alphabet.v(283): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(304) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(304): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(304) " "Verilog HDL assignment warning at Lookup_Alphabet.v(304): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(325) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(325): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(325) " "Verilog HDL assignment warning at Lookup_Alphabet.v(325): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(346) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(346): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 346 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(346) " "Verilog HDL assignment warning at Lookup_Alphabet.v(346): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(367) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(367): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(367) " "Verilog HDL assignment warning at Lookup_Alphabet.v(367): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(388) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(388): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 388 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(388) " "Verilog HDL assignment warning at Lookup_Alphabet.v(388): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(409) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(409): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 409 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(409) " "Verilog HDL assignment warning at Lookup_Alphabet.v(409): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(430) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(430): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 430 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894103 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(430) " "Verilog HDL assignment warning at Lookup_Alphabet.v(430): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(451) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(451): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 451 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(451) " "Verilog HDL assignment warning at Lookup_Alphabet.v(451): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(472) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(472): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(472) " "Verilog HDL assignment warning at Lookup_Alphabet.v(472): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(493) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(493): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 493 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(493) " "Verilog HDL assignment warning at Lookup_Alphabet.v(493): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(514) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(514): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 514 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(514) " "Verilog HDL assignment warning at Lookup_Alphabet.v(514): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(535) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(535): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 535 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(535) " "Verilog HDL assignment warning at Lookup_Alphabet.v(535): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(556) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(556): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 556 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(556) " "Verilog HDL assignment warning at Lookup_Alphabet.v(556): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(577) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(577): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 577 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(577) " "Verilog HDL assignment warning at Lookup_Alphabet.v(577): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(599) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(599): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(599) " "Verilog HDL assignment warning at Lookup_Alphabet.v(599): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(620) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(620): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 620 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(620) " "Verilog HDL assignment warning at Lookup_Alphabet.v(620): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894104 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(641) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(641): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 641 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(641) " "Verilog HDL assignment warning at Lookup_Alphabet.v(641): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(662) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(662): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 662 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(662) " "Verilog HDL assignment warning at Lookup_Alphabet.v(662): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(683) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(683): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 683 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(683) " "Verilog HDL assignment warning at Lookup_Alphabet.v(683): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(704) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(704): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 704 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(704) " "Verilog HDL assignment warning at Lookup_Alphabet.v(704): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(725) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(725): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 725 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(725) " "Verilog HDL assignment warning at Lookup_Alphabet.v(725): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(746) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(746): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 746 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(746) " "Verilog HDL assignment warning at Lookup_Alphabet.v(746): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(767) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(767): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 767 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(767) " "Verilog HDL assignment warning at Lookup_Alphabet.v(767): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "check Lookup_Alphabet.v(788) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(788): variable \"check\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 788 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lookup_Alphabet.v(788) " "Verilog HDL assignment warning at Lookup_Alphabet.v(788): truncated value with size 32 to match size of target (8)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1644863894105 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r0 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r0\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r1 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r1\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r2 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r2\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r3 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r3\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r4 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r4\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r5 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r5\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r6 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r6\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r7 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r7\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r8 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r8\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r9 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r9\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r10 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r10\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r11 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r11\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r12 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r12\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894106 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r13 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r13\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r14 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r14\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r15 Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"r15\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "check Lookup_Alphabet.v(22) " "Verilog HDL Always Construct warning at Lookup_Alphabet.v(22): inferring latch(es) for variable \"check\", which holds its previous value in one or more paths through the always construct" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "check\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"check\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r15\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r15\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894107 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r14\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r14\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r13\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r13\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894108 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r12\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r12\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r11\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r11\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r10\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r10\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894109 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r9\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r9\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r8\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r8\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894110 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r7\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r7\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r6\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r6\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r5\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r5\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894111 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r4\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r4\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r3\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r3\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r2\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r2\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894112 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r1\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[0\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[0\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[1\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[1\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[2\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[2\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[3\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[3\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[4\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[4\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[5\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[5\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[6\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[6\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r0\[7\] Lookup_Alphabet.v(46) " "Inferred latch for \"r0\[7\]\" at Lookup_Alphabet.v(46)" {  } { { "Lookup_Alphabet.v" "" { Text "C:/altera/13.0sp1/testVGA/Lookup_Alphabet.v" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1644863894113 "|testVGA|hvsync_generator:hvsync|Lookup_Alphabet:LUT_A"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1644863895783 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 area 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"area\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Quartus II" 0 -1 1644863895789 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1644863897054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/testVGA/output_files/testVGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1644863897112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1644863897222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1644863897222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "625 " "Implemented 625 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1644863897291 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1644863897291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "618 " "Implemented 618 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1644863897291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1644863897291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1644863897321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 15 01:38:17 2022 " "Processing ended: Tue Feb 15 01:38:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1644863897321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1644863897321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1644863897321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1644863897321 ""}
