<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="onchip_ver_qsys/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="onchip_ver_qsys/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="onchip_ver_qsys/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="onchip_ver_qsys/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="onchip_memory2_0_s1_translator" />
 <file
   path="onchip_ver_qsys/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="read_master_avalon_master_translator" />
 <file
   path="onchip_ver_qsys/simulation/submodules/onchip_ver_qsys_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="onchip_ver_qsys/simulation/submodules/onchip_ver_qsys_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="onchip_ver_qsys/simulation/submodules/custom_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="onchip_ver_qsys/simulation/submodules/burst_write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="onchip_ver_qsys/simulation/submodules/burst_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="onchip_ver_qsys/simulation/submodules/write_master.v"
   type="VERILOG"
   library="write_master" />
 <file
   path="onchip_ver_qsys/simulation/submodules/latency_aware_read_master.v"
   type="VERILOG"
   library="write_master" />
 <file path="onchip_ver_qsys/simulation/onchip_ver_qsys.v" type="VERILOG" />
 <topLevel name="onchip_ver_qsys" />
 <deviceFamily name="cycloneivgx" />
 <modelMap
   controllerPath="onchip_ver_qsys.onchip_memory2_0"
   modelPath="onchip_ver_qsys.onchip_memory2_0" />
</simPackage>
