

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:54:14 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      346|      413|  3.460 us|  4.130 us|  346|  413|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc322 = alloca i64 1"   --->   Operation 22 'alloca' 'p_loc322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc321 = alloca i64 1"   --->   Operation 23 'alloca' 'p_loc321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc320 = alloca i64 1"   --->   Operation 24 'alloca' 'p_loc320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc319 = alloca i64 1"   --->   Operation 25 'alloca' 'p_loc319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc318 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc317 = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc316 = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc315 = alloca i64 1"   --->   Operation 29 'alloca' 'p_loc315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc314 = alloca i64 1"   --->   Operation 30 'alloca' 'p_loc314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc313 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc312 = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc311 = alloca i64 1"   --->   Operation 33 'alloca' 'p_loc311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc310 = alloca i64 1"   --->   Operation 34 'alloca' 'p_loc310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc309 = alloca i64 1"   --->   Operation 35 'alloca' 'p_loc309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc308 = alloca i64 1"   --->   Operation 36 'alloca' 'p_loc308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 37 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 39 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 40 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %it_read" [E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7]   --->   Operation 44 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln7, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 45 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.end, void %for.cond.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 46 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"   --->   Operation 48 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_114 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_114' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i512 %AB, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i512 %AB, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'AB_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 54 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%AB_load_1 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 55 'load' 'AB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i512 %AB, i64 0, i64 2"   --->   Operation 56 'getelementptr' 'AB_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i512 %AB, i64 0, i64 3"   --->   Operation 57 'getelementptr' 'AB_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 58 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%AB_load_1 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 59 'load' 'AB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%AB_load_2 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 60 'load' 'AB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%AB_load_3 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 61 'load' 'AB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_115 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_115' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i512 %AB, i64 0, i64 4"   --->   Operation 63 'getelementptr' 'AB_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i512 %AB, i64 0, i64 5"   --->   Operation 64 'getelementptr' 'AB_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%AB_load_2 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'load' 'AB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%AB_load_3 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'load' 'AB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%AB_load_4 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'load' 'AB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%AB_load_5 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'load' 'AB_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i512 %AB, i64 0, i64 6"   --->   Operation 69 'getelementptr' 'AB_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i512 %AB, i64 0, i64 7"   --->   Operation 70 'getelementptr' 'AB_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%AB_load_4 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'load' 'AB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%AB_load_5 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 73 [2/2] (3.25ns)   --->   "%AB_load_6 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%AB_load_7 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'load' 'AB_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i512 %AB, i64 0, i64 8"   --->   Operation 75 'getelementptr' 'AB_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i512 %AB, i64 0, i64 9"   --->   Operation 76 'getelementptr' 'AB_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "%AB_load_6 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'load' 'AB_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "%AB_load_7 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'load' 'AB_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 79 [2/2] (3.25ns)   --->   "%AB_load_8 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'load' 'AB_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 80 [2/2] (3.25ns)   --->   "%AB_load_9 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'load' 'AB_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i512 %AB, i64 0, i64 10"   --->   Operation 81 'getelementptr' 'AB_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i512 %AB, i64 0, i64 11"   --->   Operation 82 'getelementptr' 'AB_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%AB_load_8 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%AB_load_9 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'load' 'AB_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 85 [2/2] (3.25ns)   --->   "%AB_load_10 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'AB_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 86 [2/2] (3.25ns)   --->   "%AB_load_11 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'load' 'AB_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i512 %AB, i64 0, i64 12"   --->   Operation 87 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i512 %AB, i64 0, i64 13"   --->   Operation 88 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (3.25ns)   --->   "%AB_load_10 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'load' 'AB_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 90 [1/2] (3.25ns)   --->   "%AB_load_11 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'load' 'AB_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 91 [2/2] (3.25ns)   --->   "%AB_load_12 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%AB_load_13 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i512 %AB, i64 0, i64 14"   --->   Operation 93 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i512 %AB, i64 0, i64 15"   --->   Operation 94 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/2] (3.25ns)   --->   "%AB_load_12 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 96 [1/2] (3.25ns)   --->   "%AB_load_13 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 97 [2/2] (3.25ns)   --->   "%AB_load_14 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 98 [2/2] (3.25ns)   --->   "%AB_load_15 = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.84>
ST_12 : Operation 99 [1/2] (3.25ns)   --->   "%AB_load_14 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 100 [1/2] (3.25ns)   --->   "%AB_load_15 = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 101 [2/2] (1.58ns)   --->   "%call_ln28 = call void @Loop_1_proc1_Pipeline_partialsum, i512 %AB_load_15, i512 %AB_load_14, i512 %AB_load_13, i512 %AB_load_12, i512 %AB_load_11, i512 %AB_load_10, i512 %AB_load_9, i512 %AB_load_8, i512 %AB_load_7, i512 %AB_load_6, i512 %AB_load_5, i512 %AB_load_4, i512 %AB_load_3, i512 %AB_load_2, i512 %AB_load_1, i512 %AB_load, i512 %Bcols, i512 %p_loc, i512 %p_loc308, i512 %p_loc309, i512 %p_loc310, i512 %p_loc311, i512 %p_loc312, i512 %p_loc313, i512 %p_loc314, i512 %p_loc315, i512 %p_loc316, i512 %p_loc317, i512 %p_loc318, i512 %p_loc319, i512 %p_loc320, i512 %p_loc321, i512 %p_loc322, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'call' 'call_ln28' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Loop_1_proc1_Pipeline_partialsum, i512 %AB_load_15, i512 %AB_load_14, i512 %AB_load_13, i512 %AB_load_12, i512 %AB_load_11, i512 %AB_load_10, i512 %AB_load_9, i512 %AB_load_8, i512 %AB_load_7, i512 %AB_load_6, i512 %AB_load_5, i512 %AB_load_4, i512 %AB_load_3, i512 %AB_load_2, i512 %AB_load_1, i512 %AB_load, i512 %Bcols, i512 %p_loc, i512 %p_loc308, i512 %p_loc309, i512 %p_loc310, i512 %p_loc311, i512 %p_loc312, i512 %p_loc313, i512 %p_loc314, i512 %p_loc315, i512 %p_loc316, i512 %p_loc317, i512 %p_loc318, i512 %p_loc319, i512 %p_loc320, i512 %p_loc321, i512 %p_loc322, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc321_load = load i512 %p_loc321"   --->   Operation 103 'load' 'p_loc321_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc322_load = load i512 %p_loc322"   --->   Operation 104 'load' 'p_loc322_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr, i512 %p_loc322_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_14 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_1, i512 %p_loc321_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%p_loc319_load = load i512 %p_loc319"   --->   Operation 107 'load' 'p_loc319_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc320_load = load i512 %p_loc320"   --->   Operation 108 'load' 'p_loc320_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_2, i512 %p_loc320_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_15 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_3, i512 %p_loc319_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%p_loc317_load = load i512 %p_loc317"   --->   Operation 111 'load' 'p_loc317_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%p_loc318_load = load i512 %p_loc318"   --->   Operation 112 'load' 'p_loc318_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_4, i512 %p_loc318_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_16 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_5, i512 %p_loc317_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%p_loc315_load = load i512 %p_loc315"   --->   Operation 115 'load' 'p_loc315_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%p_loc316_load = load i512 %p_loc316"   --->   Operation 116 'load' 'p_loc316_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_6, i512 %p_loc316_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_17 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_7, i512 %p_loc315_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%p_loc313_load = load i512 %p_loc313"   --->   Operation 119 'load' 'p_loc313_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%p_loc314_load = load i512 %p_loc314"   --->   Operation 120 'load' 'p_loc314_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_8, i512 %p_loc314_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_18 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_9, i512 %p_loc313_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%p_loc311_load = load i512 %p_loc311"   --->   Operation 123 'load' 'p_loc311_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%p_loc312_load = load i512 %p_loc312"   --->   Operation 124 'load' 'p_loc312_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_10, i512 %p_loc312_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_19 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_11, i512 %p_loc311_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%p_loc309_load = load i512 %p_loc309"   --->   Operation 127 'load' 'p_loc309_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%p_loc310_load = load i512 %p_loc310"   --->   Operation 128 'load' 'p_loc310_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_12, i512 %p_loc310_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_20 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_13, i512 %p_loc309_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%p_loc_load = load i512 %p_loc"   --->   Operation 131 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%p_loc308_load = load i512 %p_loc308"   --->   Operation 132 'load' 'p_loc308_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_14, i512 %p_loc308_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_15, i512 %p_loc_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.959ns
The critical path consists of the following:
	wire read operation ('it_read') on port 'it' [22]  (0 ns)
	'icmp' operation ('icmp_ln13', LabB/BlockMatrix_design.cpp:13) [43]  (0.959 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('AB_addr') [51]  (0 ns)
	'load' operation ('AB_load', LabB/BlockMatrix_design.cpp:28) on array 'AB' [67]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load', LabB/BlockMatrix_design.cpp:28) on array 'AB' [67]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_2', LabB/BlockMatrix_design.cpp:28) on array 'AB' [69]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_4', LabB/BlockMatrix_design.cpp:28) on array 'AB' [71]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_6', LabB/BlockMatrix_design.cpp:28) on array 'AB' [73]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_8', LabB/BlockMatrix_design.cpp:28) on array 'AB' [75]  (3.25 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_10', LabB/BlockMatrix_design.cpp:28) on array 'AB' [77]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('AB_load_12', LabB/BlockMatrix_design.cpp:28) on array 'AB' [79]  (3.25 ns)

 <State 12>: 4.84ns
The critical path consists of the following:
	'load' operation ('AB_load_14', LabB/BlockMatrix_design.cpp:28) on array 'AB' [81]  (3.25 ns)
	'call' operation ('call_ln28', LabB/BlockMatrix_design.cpp:28) to 'Loop_1_proc1_Pipeline_partialsum' [84]  (1.59 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc322_load') on local variable 'p_loc322' [100]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [101]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc320_load') on local variable 'p_loc320' [98]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [103]  (3.25 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc318_load') on local variable 'p_loc318' [96]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [105]  (3.25 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc316_load') on local variable 'p_loc316' [94]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [107]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc314_load') on local variable 'p_loc314' [92]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [109]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc312_load') on local variable 'p_loc312' [90]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [111]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc310_load') on local variable 'p_loc310' [88]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [113]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('p_loc308_load') on local variable 'p_loc308' [86]  (0 ns)
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of constant <constant:_ssdm_op_Write.bram.i512> on array 'AB' [115]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
