// Seed: 1269598525
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output tri1 id_4;
  inout tri1 id_3;
  inout wire id_2;
  output tri1 id_1;
  assign module_1.id_10 = 0;
  assign id_2 = id_3;
  generate
    assign id_1 = -1;
  endgenerate
  assign id_4 = -1 ? id_3++ - -1 : id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input uwire id_6,
    input wire id_7,
    output tri id_8,
    input wire id_9,
    input wor id_10,
    input supply1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input uwire id_16,
    output wor id_17,
    output supply1 id_18,
    input supply1 id_19,
    input uwire id_20,
    output supply0 id_21,
    input wire id_22,
    output supply0 id_23,
    input tri0 id_24,
    input tri1 id_25,
    input wand id_26,
    output tri id_27,
    input supply0 id_28,
    output tri id_29,
    input tri0 id_30,
    output supply0 id_31,
    input tri0 id_32,
    input tri1 id_33,
    input wand id_34,
    input supply0 id_35,
    input tri0 id_36,
    output supply1 id_37,
    input supply1 id_38
);
  logic id_40;
  ;
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40,
      id_40
  );
  wire id_41;
endmodule
