

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Mon Aug  5 21:47:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       d1_fp2_u100_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  792089|  792089|  792089|  792089|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop               |  792088|  792088|     72008|          -|          -|    11|    no    |
        | + Col_Loop              |   72006|   72006|      6546|          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    6544|    6544|       409|          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 14 6 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 7 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn/conv_2.cpp:8]   --->   Operation 21 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [cnn/conv_2.cpp:8]   --->   Operation 22 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn/conv_2.cpp:8]   --->   Operation 23 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn/conv_2.cpp:8]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %8, label %Row_Loop_begin" [cnn/conv_2.cpp:8]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str11) nounwind" [cnn/conv_2.cpp:9]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str11)" [cnn/conv_2.cpp:9]   --->   Operation 28 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_2.cpp:11]   --->   Operation 29 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_2.cpp:41]   --->   Operation 30 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 31 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn/conv_2.cpp:11]   --->   Operation 32 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 33 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn/conv_2.cpp:11]   --->   Operation 34 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_2.cpp:11]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str112) nounwind" [cnn/conv_2.cpp:12]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str112)" [cnn/conv_2.cpp:12]   --->   Operation 37 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [cnn/conv_2.cpp:35]   --->   Operation 38 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35" [cnn/conv_2.cpp:35]   --->   Operation 39 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_9 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [cnn/conv_2.cpp:14]   --->   Operation 40 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_9 to i12" [cnn/conv_2.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_2.cpp:14]   --->   Operation 42 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str11, i32 %tmp_3)" [cnn/conv_2.cpp:40]   --->   Operation 43 'specregionend' 'empty_45' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_2.cpp:8]   --->   Operation 44 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 45 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn/conv_2.cpp:14]   --->   Operation 46 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 47 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn/conv_2.cpp:14]   --->   Operation 48 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn/conv_2.cpp:14]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str213) nounwind" [cnn/conv_2.cpp:15]   --->   Operation 50 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str213)" [cnn/conv_2.cpp:15]   --->   Operation 51 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn/conv_2.cpp:26]   --->   Operation 52 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %f_0 to i11" [cnn/conv_2.cpp:35]   --->   Operation 53 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %f_0 to i12" [cnn/conv_2.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.63ns)   --->   "%add_ln35_1 = add i12 %zext_ln14, %zext_ln35_2" [cnn/conv_2.cpp:35]   --->   Operation 55 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %add_ln35_1 to i64" [cnn/conv_2.cpp:35]   --->   Operation 56 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [cnn/conv_2.cpp:35]   --->   Operation 57 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_2.cpp:18]   --->   Operation 58 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str112, i32 %tmp_4)" [cnn/conv_2.cpp:39]   --->   Operation 59 'specregionend' 'empty_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_2.cpp:11]   --->   Operation 60 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.22>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 61 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn/conv_2.cpp:26]   --->   Operation 62 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn/conv_2.cpp:18]   --->   Operation 63 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_2.cpp:18]   --->   Operation 64 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 65 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_2.cpp:18]   --->   Operation 66 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %W_Row_Loop_begin" [cnn/conv_2.cpp:18]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str314) nounwind" [cnn/conv_2.cpp:19]   --->   Operation 68 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str314)" [cnn/conv_2.cpp:19]   --->   Operation 69 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %wr_0 to i5" [cnn/conv_2.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_2.cpp:26]   --->   Operation 71 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_10 to i5" [cnn/conv_2.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [cnn/conv_2.cpp:26]   --->   Operation 73 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [cnn/conv_2.cpp:26]   --->   Operation 74 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn/conv_2.cpp:26]   --->   Operation 75 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26 to i8" [cnn/conv_2.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [cnn/conv_2.cpp:26]   --->   Operation 77 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_2.cpp:21]   --->   Operation 78 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%conv_2_bias_addr = getelementptr inbounds [16 x float]* @conv_2_bias, i64 0, i64 %zext_ln26" [cnn/conv_2.cpp:31]   --->   Operation 79 'getelementptr' 'conv_2_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 80 'load' 'conv_2_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 5.28>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [cnn/conv_2.cpp:26]   --->   Operation 81 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 82 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn/conv_2.cpp:21]   --->   Operation 83 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_2.cpp:21]   --->   Operation 84 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 85 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_2.cpp:21]   --->   Operation 86 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn/conv_2.cpp:21]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str415) nounwind" [cnn/conv_2.cpp:22]   --->   Operation 88 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str415)" [cnn/conv_2.cpp:22]   --->   Operation 89 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i6" [cnn/conv_2.cpp:26]   --->   Operation 90 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i6 %zext_ln26_4, %sext_ln26" [cnn/conv_2.cpp:26]   --->   Operation 91 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_2 to i4" [cnn/conv_2.cpp:26]   --->   Operation 92 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [cnn/conv_2.cpp:26]   --->   Operation 93 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_2, i1 false)" [cnn/conv_2.cpp:26]   --->   Operation 94 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.87ns)   --->   "%sub_ln26_1 = sub i7 %p_shl, %tmp_11" [cnn/conv_2.cpp:26]   --->   Operation 95 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %c_0, %zext_ln21" [cnn/conv_2.cpp:26]   --->   Operation 96 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i4 %add_ln26_1 to i8" [cnn/conv_2.cpp:26]   --->   Operation 97 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.91ns)   --->   "%add_ln26_3 = add i8 %zext_ln26_6, %mul_ln26" [cnn/conv_2.cpp:26]   --->   Operation 98 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [cnn/conv_2.cpp:26]   --->   Operation 99 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [cnn/conv_2.cpp:26]   --->   Operation 100 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i9 %tmp_12 to i11" [cnn/conv_2.cpp:26]   --->   Operation 101 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.63ns)   --->   "%sub_ln26_2 = sub i11 %p_shl1_cast, %zext_ln26_7" [cnn/conv_2.cpp:26]   --->   Operation 102 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.76ns)   --->   "br label %6" [cnn/conv_2.cpp:24]   --->   Operation 103 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str314, i32 %tmp_6)" [cnn/conv_2.cpp:29]   --->   Operation 104 'specregionend' 'empty_42' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_2.cpp:18]   --->   Operation 105 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.76>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %7 ]"   --->   Operation 106 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %7 ]"   --->   Operation 107 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn/conv_2.cpp:24]   --->   Operation 108 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 109 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn/conv_2.cpp:24]   --->   Operation 110 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %7" [cnn/conv_2.cpp:24]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i3 %ch_0 to i7" [cnn/conv_2.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i3 %ch_0 to i11" [cnn/conv_2.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.87ns)   --->   "%add_ln26_4 = add i7 %zext_ln26_5, %sub_ln26_1" [cnn/conv_2.cpp:26]   --->   Operation 114 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_29_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_4, i4 0)" [cnn/conv_2.cpp:26]   --->   Operation 115 'bitconcatenate' 'tmp_29_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %zext_ln35_1, %tmp_29_cast" [cnn/conv_2.cpp:26]   --->   Operation 116 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %add_ln26_5 to i64" [cnn/conv_2.cpp:26]   --->   Operation 117 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%conv_2_weights_addr = getelementptr [864 x float]* @conv_2_weights, i64 0, i64 %zext_ln26_9" [cnn/conv_2.cpp:26]   --->   Operation 118 'getelementptr' 'conv_2_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (1.63ns)   --->   "%add_ln26_6 = add i11 %zext_ln26_8, %sub_ln26_2" [cnn/conv_2.cpp:26]   --->   Operation 119 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i11 %add_ln26_6 to i64" [cnn/conv_2.cpp:26]   --->   Operation 120 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [1014 x float]* @max_pool_1_out, i64 0, i64 %zext_ln26_10" [cnn/conv_2.cpp:26]   --->   Operation 121 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 122 [2/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 122 'load' 'conv_2_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_7 : Operation 123 [2/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 123 'load' 'max_pool_1_out_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str415, i32 %tmp_7)" [cnn/conv_2.cpp:28]   --->   Operation 124 'specregionend' 'empty_41' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_2.cpp:21]   --->   Operation 125 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 126 [1/2] (3.25ns)   --->   "%conv_2_weights_load = load float* %conv_2_weights_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 126 'load' 'conv_2_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_8 : Operation 127 [1/2] (3.25ns)   --->   "%max_pool_1_out_load = load float* %max_pool_1_out_addr, align 4" [cnn/conv_2.cpp:26]   --->   Operation 127 'load' 'max_pool_1_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_8 : Operation 128 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 128 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 12.3>
ST_9 : Operation 129 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_2_weights_load, %max_pool_1_out_load" [cnn/conv_2.cpp:26]   --->   Operation 129 'fmul' 'tmp_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 130 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 131 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 131 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 132 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 132 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [cnn/conv_2.cpp:25]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_s" [cnn/conv_2.cpp:26]   --->   Operation 134 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "br label %6" [cnn/conv_2.cpp:24]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 13.7>
ST_14 : Operation 136 [1/2] (3.25ns)   --->   "%conv_2_bias_load = load float* %conv_2_bias_addr, align 4" [cnn/conv_2.cpp:31]   --->   Operation 136 'load' 'conv_2_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_14 : Operation 137 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 137 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 10.5>
ST_15 : Operation 138 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 138 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 10.5>
ST_16 : Operation 139 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 15.9>
ST_17 : Operation 140 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_2_bias_load" [cnn/conv_2.cpp:31]   --->   Operation 140 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 141 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 9.66>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_2.cpp:34]   --->   Operation 142 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_2.cpp:34]   --->   Operation 143 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_2.cpp:34]   --->   Operation 144 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_2.cpp:34]   --->   Operation 145 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 146 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_2.cpp:34]   --->   Operation 146 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [cnn/conv_2.cpp:34]   --->   Operation 147 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 148 [1/2] (5.43ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 148 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_8" [cnn/conv_2.cpp:34]   --->   Operation 149 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 150 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_2.cpp:34]   --->   Operation 150 'select' 'w_sum_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 151 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [cnn/conv_2.cpp:35]   --->   Operation 151 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str213, i32 %tmp_5)" [cnn/conv_2.cpp:38]   --->   Operation 152 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_2.cpp:14]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0111111111111111111]
r_0                 (phi              ) [ 0010111111111111111]
phi_mul             (phi              ) [ 0011111111111111111]
add_ln8             (add              ) [ 0111111111111111111]
icmp_ln8            (icmp             ) [ 0011111111111111111]
empty               (speclooptripcount) [ 0000000000000000000]
r                   (add              ) [ 0111111111111111111]
br_ln8              (br               ) [ 0000000000000000000]
specloopname_ln9    (specloopname     ) [ 0000000000000000000]
tmp_3               (specregionbegin  ) [ 0001111111111111111]
br_ln11             (br               ) [ 0011111111111111111]
ret_ln41            (ret              ) [ 0000000000000000000]
c_0                 (phi              ) [ 0001011111111100000]
icmp_ln11           (icmp             ) [ 0011111111111111111]
empty_36            (speclooptripcount) [ 0000000000000000000]
c                   (add              ) [ 0011111111111111111]
br_ln11             (br               ) [ 0000000000000000000]
specloopname_ln12   (specloopname     ) [ 0000000000000000000]
tmp_4               (specregionbegin  ) [ 0000111111111111111]
zext_ln35           (zext             ) [ 0000000000000000000]
add_ln35            (add              ) [ 0000000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000000]
zext_ln14           (zext             ) [ 0000111111111111111]
br_ln14             (br               ) [ 0011111111111111111]
empty_45            (specregionend    ) [ 0000000000000000000]
br_ln8              (br               ) [ 0111111111111111111]
f_0                 (phi              ) [ 0000100000000000000]
icmp_ln14           (icmp             ) [ 0011111111111111111]
empty_37            (speclooptripcount) [ 0000000000000000000]
f                   (add              ) [ 0011111111111111111]
br_ln14             (br               ) [ 0000000000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000000000]
tmp_5               (specregionbegin  ) [ 0000011111111111111]
zext_ln26           (zext             ) [ 0000011111111100000]
zext_ln35_1         (zext             ) [ 0000011111111100000]
zext_ln35_2         (zext             ) [ 0000000000000000000]
add_ln35_1          (add              ) [ 0000000000000000000]
zext_ln35_3         (zext             ) [ 0000000000000000000]
conv_out_addr       (getelementptr    ) [ 0000011111111111111]
br_ln18             (br               ) [ 0011111111111111111]
empty_44            (specregionend    ) [ 0000000000000000000]
br_ln11             (br               ) [ 0011111111111111111]
wr_0                (phi              ) [ 0000010000000000000]
w_sum_0             (phi              ) [ 0000011111111111110]
zext_ln18           (zext             ) [ 0000000000000000000]
icmp_ln18           (icmp             ) [ 0011111111111111111]
empty_38            (speclooptripcount) [ 0000000000000000000]
wr                  (add              ) [ 0011111111111111111]
br_ln18             (br               ) [ 0000000000000000000]
specloopname_ln19   (specloopname     ) [ 0000000000000000000]
tmp_6               (specregionbegin  ) [ 0000001111111100000]
zext_ln26_1         (zext             ) [ 0000000000000000000]
tmp_10              (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_2         (zext             ) [ 0000000000000000000]
sub_ln26            (sub              ) [ 0000000000000000000]
sext_ln26           (sext             ) [ 0000001111111100000]
add_ln26            (add              ) [ 0000000000000000000]
zext_ln26_3         (zext             ) [ 0000000000000000000]
mul_ln26            (mul              ) [ 0000001111111100000]
br_ln21             (br               ) [ 0011111111111111111]
conv_2_bias_addr    (getelementptr    ) [ 0000000000000010000]
w_sum_1             (phi              ) [ 0011111111111111111]
wc_0                (phi              ) [ 0000001000000000000]
zext_ln21           (zext             ) [ 0000000000000000000]
icmp_ln21           (icmp             ) [ 0011111111111111111]
empty_39            (speclooptripcount) [ 0000000000000000000]
wc                  (add              ) [ 0011111111111111111]
br_ln21             (br               ) [ 0000000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000000]
tmp_7               (specregionbegin  ) [ 0000000111111100000]
zext_ln26_4         (zext             ) [ 0000000000000000000]
add_ln26_2          (add              ) [ 0000000000000000000]
trunc_ln26          (trunc            ) [ 0000000000000000000]
p_shl               (bitconcatenate   ) [ 0000000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000000]
sub_ln26_1          (sub              ) [ 0000000111111100000]
add_ln26_1          (add              ) [ 0000000000000000000]
zext_ln26_6         (zext             ) [ 0000000000000000000]
add_ln26_3          (add              ) [ 0000000000000000000]
p_shl1_cast         (bitconcatenate   ) [ 0000000000000000000]
tmp_12              (bitconcatenate   ) [ 0000000000000000000]
zext_ln26_7         (zext             ) [ 0000000000000000000]
sub_ln26_2          (sub              ) [ 0000000111111100000]
br_ln24             (br               ) [ 0011111111111111111]
empty_42            (specregionend    ) [ 0000000000000000000]
br_ln18             (br               ) [ 0011111111111111111]
w_sum_2             (phi              ) [ 0011111111111111111]
ch_0                (phi              ) [ 0000000100000000000]
icmp_ln24           (icmp             ) [ 0011111111111111111]
empty_40            (speclooptripcount) [ 0000000000000000000]
ch                  (add              ) [ 0011111111111111111]
br_ln24             (br               ) [ 0000000000000000000]
zext_ln26_5         (zext             ) [ 0000000000000000000]
zext_ln26_8         (zext             ) [ 0000000000000000000]
add_ln26_4          (add              ) [ 0000000000000000000]
tmp_29_cast         (bitconcatenate   ) [ 0000000000000000000]
add_ln26_5          (add              ) [ 0000000000000000000]
zext_ln26_9         (zext             ) [ 0000000000000000000]
conv_2_weights_addr (getelementptr    ) [ 0000000010000000000]
add_ln26_6          (add              ) [ 0000000000000000000]
zext_ln26_10        (zext             ) [ 0000000000000000000]
max_pool_1_out_addr (getelementptr    ) [ 0000000010000000000]
empty_41            (specregionend    ) [ 0000000000000000000]
br_ln21             (br               ) [ 0011111111111111111]
conv_2_weights_load (load             ) [ 0000000001000000000]
max_pool_1_out_load (load             ) [ 0000000001000000000]
tmp_s               (fmul             ) [ 0000000000111100000]
specloopname_ln25   (specloopname     ) [ 0000000000000000000]
w_sum_3             (fadd             ) [ 0011111111111111111]
br_ln24             (br               ) [ 0011111111111111111]
conv_2_bias_load    (load             ) [ 0000000000000001110]
w_sum               (fadd             ) [ 0000000000000000001]
bitcast_ln34        (bitcast          ) [ 0000000000000000000]
tmp                 (partselect       ) [ 0000000000000000000]
trunc_ln34          (trunc            ) [ 0000000000000000000]
icmp_ln34           (icmp             ) [ 0000000000000000000]
icmp_ln34_1         (icmp             ) [ 0000000000000000000]
or_ln34             (or               ) [ 0000000000000000000]
tmp_8               (fcmp             ) [ 0000000000000000000]
and_ln34            (and              ) [ 0000000000000000000]
w_sum_4             (select           ) [ 0000000000000000000]
store_ln35          (store            ) [ 0000000000000000000]
empty_43            (specregionend    ) [ 0000000000000000000]
br_ln14             (br               ) [ 0011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_2_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_2_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str213"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str415"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="conv_out_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="conv_2_bias_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="1"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_bias_load/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_2_weights_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_addr/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="max_pool_1_out_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_load/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_1_out_load/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln35_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="6"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/18 "/>
</bind>
</comp>

<comp id="145" class="1005" name="r_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="r_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="phi_mul_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="1"/>
<pin id="159" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="phi_mul_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="c_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="c_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="f_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="f_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="wr_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="1"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="wr_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="w_sum_0_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="w_sum_0_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="215" class="1005" name="w_sum_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="w_sum_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="32" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="227" class="1005" name="wc_0_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="wc_0_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="238" class="1005" name="w_sum_2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="w_sum_2_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/7 "/>
</bind>
</comp>

<comp id="250" class="1005" name="ch_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="1"/>
<pin id="252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="ch_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="3" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/10 w_sum/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/17 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln8_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="icmp_ln8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="r_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln11_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="c_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln35_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln35_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_9_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="11" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln14_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln14_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="5" slack="0"/>
<pin id="334" dir="0" index="1" bw="5" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="f_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln26_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln35_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln35_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln35_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln35_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="12" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln18_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="icmp_ln18_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="wr_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln26_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_10_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln26_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="sub_ln26_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="sext_ln26_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="3"/>
<pin id="411" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln26_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mul_ln26_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln21_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln21_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="wc_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln26_4_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="add_ln26_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="5" slack="1"/>
<pin id="447" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln26_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="7" slack="0"/>
<pin id="455" dir="0" index="1" bw="4" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_11_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="7" slack="0"/>
<pin id="463" dir="0" index="1" bw="6" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sub_ln26_1_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="7" slack="0"/>
<pin id="472" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln26_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="3"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln26_6_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln26_3_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="8" slack="1"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_shl1_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_12_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="0"/>
<pin id="500" dir="0" index="1" bw="8" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln26_7_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="9" slack="0"/>
<pin id="508" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sub_ln26_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="icmp_ln24_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ch_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln26_5_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="0"/>
<pin id="530" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln26_8_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="3" slack="0"/>
<pin id="534" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln26_4_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="0"/>
<pin id="538" dir="0" index="1" bw="7" slack="1"/>
<pin id="539" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_29_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="0"/>
<pin id="543" dir="0" index="1" bw="7" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="0"/>
<pin id="545" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="add_ln26_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="3"/>
<pin id="551" dir="0" index="1" bw="11" slack="0"/>
<pin id="552" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln26_9_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="11" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln26_6_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="11" slack="1"/>
<pin id="562" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln26_10_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="11" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/7 "/>
</bind>
</comp>

<comp id="569" class="1004" name="bitcast_ln34_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/18 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/18 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln34_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/18 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln34_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/18 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln34_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="23" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/18 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_ln34_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/18 "/>
</bind>
</comp>

<comp id="604" class="1004" name="and_ln34_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/18 "/>
</bind>
</comp>

<comp id="610" class="1004" name="w_sum_4_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="1"/>
<pin id="613" dir="0" index="2" bw="32" slack="0"/>
<pin id="614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/18 "/>
</bind>
</comp>

<comp id="618" class="1005" name="add_ln8_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="626" class="1005" name="r_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="4" slack="0"/>
<pin id="628" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="634" class="1005" name="c_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="639" class="1005" name="zext_ln14_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="1"/>
<pin id="641" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="647" class="1005" name="f_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="652" class="1005" name="zext_ln26_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="657" class="1005" name="zext_ln35_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="3"/>
<pin id="659" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="conv_out_addr_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="6"/>
<pin id="664" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="670" class="1005" name="wr_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="2" slack="0"/>
<pin id="672" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="675" class="1005" name="sext_ln26_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="1"/>
<pin id="677" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="680" class="1005" name="mul_ln26_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="685" class="1005" name="conv_2_bias_addr_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="1"/>
<pin id="687" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="wc_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="2" slack="0"/>
<pin id="695" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="698" class="1005" name="sub_ln26_1_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="7" slack="1"/>
<pin id="700" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sub_ln26_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="1"/>
<pin id="705" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="ch_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="716" class="1005" name="conv_2_weights_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="max_pool_1_out_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="1"/>
<pin id="723" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="conv_2_weights_load_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_load "/>
</bind>
</comp>

<comp id="731" class="1005" name="max_pool_1_out_load_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_1_out_load "/>
</bind>
</comp>

<comp id="736" class="1005" name="tmp_s_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="741" class="1005" name="w_sum_3_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="1"/>
<pin id="743" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="746" class="1005" name="conv_2_bias_load_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="1"/>
<pin id="748" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_load "/>
</bind>
</comp>

<comp id="751" class="1005" name="w_sum_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="32" slack="1"/>
<pin id="753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="44" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="101" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="114" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="121" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="48" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="225"><net_src comp="203" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="238" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="248"><net_src comp="215" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="66" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="265"><net_src comp="238" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="203" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="108" pin="3"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="128" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="134" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="261" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="48" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="161" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="149" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="149" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="173" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="173" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="20" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="173" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="157" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="314" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="8" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="185" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="185" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="185" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="185" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="185" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="369"><net_src comp="196" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="196" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="196" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="54" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="196" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="58" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="196" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="46" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="397"><net_src comp="386" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="382" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="366" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="145" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="60" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="231" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="231" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="50" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="231" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="231" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="64" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="66" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="68" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="444" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="70" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="473"><net_src comp="453" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="461" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="169" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="424" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="66" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="74" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="490" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="254" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="254" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="80" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="254" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="254" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="528" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="30" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="8" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="541" pin="3"/><net_sink comp="549" pin=1"/></net>

<net id="557"><net_src comp="549" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="563"><net_src comp="532" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="578"><net_src comp="84" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="569" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="580"><net_src comp="86" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="581"><net_src comp="88" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="569" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="572" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="90" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="582" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="92" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="586" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="274" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="615"><net_src comp="604" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="616"><net_src comp="48" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="617"><net_src comp="610" pin="3"/><net_sink comp="140" pin=1"/></net>

<net id="621"><net_src comp="280" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="629"><net_src comp="292" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="637"><net_src comp="304" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="642"><net_src comp="328" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="650"><net_src comp="338" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="655"><net_src comp="344" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="660"><net_src comp="348" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="665"><net_src comp="94" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="673"><net_src comp="376" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="678"><net_src comp="404" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="683"><net_src comp="418" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="688"><net_src comp="101" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="696"><net_src comp="434" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="701"><net_src comp="469" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="706"><net_src comp="510" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="714"><net_src comp="522" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="719"><net_src comp="114" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="724"><net_src comp="121" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="729"><net_src comp="128" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="734"><net_src comp="134" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="739"><net_src comp="268" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="744"><net_src comp="261" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="749"><net_src comp="108" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="754"><net_src comp="261" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="610" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {18 }
 - Input state : 
	Port: conv_2 : conv_2_weights | {7 8 }
	Port: conv_2 : max_pool_1_out | {7 8 }
	Port: conv_2 : conv_2_bias | {5 14 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_9 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln26_1 : 1
		tmp_10 : 1
		zext_ln26_2 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 2
		zext_ln26_3 : 3
		mul_ln26 : 4
		conv_2_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_4 : 1
		add_ln26_2 : 2
		trunc_ln26 : 3
		p_shl : 4
		tmp_11 : 3
		sub_ln26_1 : 5
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_3 : 4
		p_shl1_cast : 5
		tmp_12 : 5
		zext_ln26_7 : 6
		sub_ln26_2 : 7
	State 7
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln26_5 : 1
		zext_ln26_8 : 1
		add_ln26_4 : 2
		tmp_29_cast : 3
		add_ln26_5 : 4
		zext_ln26_9 : 5
		conv_2_weights_addr : 6
		add_ln26_6 : 2
		zext_ln26_10 : 3
		max_pool_1_out_addr : 4
		conv_2_weights_load : 7
		max_pool_1_out_load : 5
	State 8
		tmp_s : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		w_sum : 1
	State 15
	State 16
	State 17
		tmp_8 : 1
	State 18
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_4 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_261     |    2    |   227   |   403   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_268     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_274     |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_280   |    0    |    0    |    15   |
|          |       r_fu_292      |    0    |    0    |    13   |
|          |       c_fu_304      |    0    |    0    |    13   |
|          |   add_ln35_fu_314   |    0    |    0    |    15   |
|          |       f_fu_338      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_356  |    0    |    0    |    13   |
|          |      wr_fu_376      |    0    |    0    |    10   |
|    add   |   add_ln26_fu_408   |    0    |    0    |    13   |
|          |      wc_fu_434      |    0    |    0    |    10   |
|          |  add_ln26_2_fu_444  |    0    |    0    |    15   |
|          |  add_ln26_1_fu_475  |    0    |    0    |    13   |
|          |  add_ln26_3_fu_485  |    0    |    0    |    15   |
|          |      ch_fu_522      |    0    |    0    |    12   |
|          |  add_ln26_4_fu_536  |    0    |    0    |    15   |
|          |  add_ln26_5_fu_549  |    0    |    0    |    13   |
|          |  add_ln26_6_fu_559  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_286   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_298  |    0    |    0    |    9    |
|          |   icmp_ln14_fu_332  |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_370  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_428  |    0    |    0    |    8    |
|          |   icmp_ln24_fu_516  |    0    |    0    |    9    |
|          |   icmp_ln34_fu_586  |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_592 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln26_fu_398   |    0    |    0    |    13   |
|    sub   |  sub_ln26_1_fu_469  |    0    |    0    |    15   |
|          |  sub_ln26_2_fu_510  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_4_fu_610   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |   mul_ln26_fu_418   |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_598   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_604   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_310  |    0    |    0    |    0    |
|          |   zext_ln14_fu_328  |    0    |    0    |    0    |
|          |   zext_ln26_fu_344  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_348 |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_352 |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_361 |    0    |    0    |    0    |
|          |   zext_ln18_fu_366  |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_382 |    0    |    0    |    0    |
|   zext   |  zext_ln26_2_fu_394 |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_414 |    0    |    0    |    0    |
|          |   zext_ln21_fu_424  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_440 |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_481 |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_506 |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_528 |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_532 |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_554 |    0    |    0    |    0    |
|          | zext_ln26_10_fu_564 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_9_fu_320    |    0    |    0    |    0    |
|          |    tmp_10_fu_386    |    0    |    0    |    0    |
|          |     p_shl_fu_453    |    0    |    0    |    0    |
|bitconcatenate|    tmp_11_fu_461    |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_490 |    0    |    0    |    0    |
|          |    tmp_12_fu_498    |    0    |    0    |    0    |
|          |  tmp_29_cast_fu_541 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_404  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_449  |    0    |    0    |    0    |
|          |  trunc_ln34_fu_582  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_572     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   421   |   1352  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln8_reg_618      |    7   |
|        c_0_reg_169        |    4   |
|         c_reg_634         |    4   |
|        ch_0_reg_250       |    3   |
|         ch_reg_711        |    3   |
|  conv_2_bias_addr_reg_685 |    4   |
|  conv_2_bias_load_reg_746 |   32   |
|conv_2_weights_addr_reg_716|   10   |
|conv_2_weights_load_reg_726|   32   |
|   conv_out_addr_reg_662   |   11   |
|        f_0_reg_181        |    5   |
|         f_reg_647         |    5   |
|max_pool_1_out_addr_reg_721|   10   |
|max_pool_1_out_load_reg_731|   32   |
|      mul_ln26_reg_680     |    8   |
|      phi_mul_reg_157      |    7   |
|        r_0_reg_145        |    4   |
|         r_reg_626         |    4   |
|     sext_ln26_reg_675     |    6   |
|     sub_ln26_1_reg_698    |    7   |
|     sub_ln26_2_reg_703    |   11   |
|       tmp_s_reg_736       |   32   |
|      w_sum_0_reg_203      |   32   |
|      w_sum_1_reg_215      |   32   |
|      w_sum_2_reg_238      |   32   |
|      w_sum_3_reg_741      |   32   |
|       w_sum_reg_751       |   32   |
|        wc_0_reg_227       |    2   |
|         wc_reg_693        |    2   |
|        wr_0_reg_192       |    2   |
|         wr_reg_670        |    2   |
|     zext_ln14_reg_639     |   12   |
|     zext_ln26_reg_652     |   64   |
|    zext_ln35_1_reg_657    |   11   |
+---------------------------+--------+
|           Total           |   496  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_108 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_128 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_134 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_145    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_157  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_169    |  p0  |   2  |   4  |    8   ||    9    |
|  w_sum_0_reg_203  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_261    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_261    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_268    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_268    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_274    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   494  || 21.2737 ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   421  |  1352  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   114  |
|  Register |    -   |    -   |   496  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   21   |   917  |  1466  |
+-----------+--------+--------+--------+--------+
