# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do project-ii_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src {C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:19 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src" C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv 
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# End time: 10:11:19 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src {C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:19 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src" C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/putToken.sv 
# -- Compiling module putToken
# 
# Top level modules:
# 	putToken
# End time: 10:11:19 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src {C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:19 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src" C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv 
# -- Compiling module genToken_tb
# 
# Top level modules:
# 	genToken_tb
# End time: 10:11:19 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src {C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:19 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src" C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken.sv 
# -- Compiling module genToken
# 
# Top level modules:
# 	genToken
# End time: 10:11:20 on Sep 29,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src {C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:11:20 on Sep 29,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src" C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/counterwe.sv 
# -- Compiling module counterwe
# 
# Top level modules:
# 	counterwe
# End time: 10:11:20 on Sep 29,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.genToken_tb
# vsim rtl_work.genToken_tb 
# Start time: 10:11:30 on Sep 29,2018
# Loading sv_std.std
# Loading rtl_work.genToken_tb
# Loading rtl_work.genToken
# Loading rtl_work.counterwe
# Loading rtl_work.putToken
# Loading rtl_work.ram
# ** Warning: (vsim-3015) C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv(11): [PCDPC] - Port size (4) does not match connection size (5) for port 'w_addr_i'. The port definition is at: C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /genToken_tb/dut2 File: C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv
# ** Warning: (vsim-3015) C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/genToken_tb.sv(11): [PCDPC] - Port size (4) does not match connection size (5) for port 'r_addr_i'. The port definition is at: C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /genToken_tb/dut2 File: C:/Users/vic95/Documents/U/TallerDigitales/Proyecto2/project-ii/src/ram.sv
add wave -position insertpoint  \
sim:/genToken_tb/clk_i \
sim:/genToken_tb/rst \
sim:/genToken_tb/write_ena_i \
sim:/genToken_tb/addr_ram_board \
sim:/genToken_tb/address_dummy \
sim:/genToken_tb/bus_data_o_ram_board \
sim:/genToken_tb/buss_dummy
add wave -position insertpoint  \
sim:/genToken_tb/dut/clk \
sim:/genToken_tb/dut/rst \
sim:/genToken_tb/dut/addr_ram_board \
sim:/genToken_tb/dut/bus_data_o_ram_board \
sim:/genToken_tb/dut/tok_list \
sim:/genToken_tb/dut/cnt_tok_out \
sim:/genToken_tb/dut/tok_id \
sim:/genToken_tb/dut/busy \
sim:/genToken_tb/dut/count_enable \
sim:/genToken_tb/dut/start
add wave -position insertpoint  \
sim:/genToken_tb/dut2/ADDR_WIDTH \
sim:/genToken_tb/dut2/DATA_WIDTH \
sim:/genToken_tb/dut2/clk_i \
sim:/genToken_tb/dut2/write_ena_i \
sim:/genToken_tb/dut2/w_addr_i \
sim:/genToken_tb/dut2/r_addr_i \
sim:/genToken_tb/dut2/bus_data_i \
sim:/genToken_tb/dut2/bus_data_o \
sim:/genToken_tb/dut2/mem
run
run
run
run
# End time: 10:14:46 on Sep 29,2018, Elapsed time: 0:03:16
# Errors: 0, Warnings: 2
