; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_clone_5(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 4, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = shl i32 %8, 1, !dbg !12
  %10 = and i32 %9, 2, !dbg !12
  %11 = and i32 %9, 14, !dbg !12
  %12 = lshr i32 %8, 1, !dbg !12
  %13 = and i32 %12, 15, !dbg !12
  %14 = or disjoint i32 %7, %11, !dbg !13
  %15 = or disjoint i32 %7, %13, !dbg !13
  %16 = icmp slt i32 %14, 16, !dbg !14
  %17 = icmp slt i32 %15, 16, !dbg !14
  %18 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %19 = shl i32 %18, 2, !dbg !16
  %20 = lshr i32 %8, 3, !dbg !17
  %21 = and i32 %20, 3, !dbg !17
  %22 = or disjoint i32 %19, %21, !dbg !18
  %23 = or disjoint i32 %19, %10, !dbg !18
  %24 = icmp slt i32 %22, 4, !dbg !19
  %25 = icmp slt i32 %23, 4, !dbg !19
  %.frozen = freeze i32 %14, !dbg !20
  %26 = sdiv i32 %.frozen, 4, !dbg !20
  %27 = mul i32 %26, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %27, !dbg !21
  %.frozen3 = freeze i32 %15, !dbg !20
  %28 = sdiv i32 %.frozen3, 4, !dbg !20
  %29 = mul i32 %28, 4, !dbg !21
  %.decomposed4 = sub i32 %.frozen3, %29, !dbg !21
  %30 = shl i32 %22, 2, !dbg !22
  %31 = add i32 %30, %.decomposed, !dbg !23
  %32 = shl i32 %26, 4, !dbg !24
  %33 = add i32 %31, %32, !dbg !25
  %34 = sext i32 %33 to i64, !dbg !26
  %35 = getelementptr float, ptr addrspace(1) %0, i64 %34, !dbg !26
  %36 = and i1 %16, %24, !dbg !27
  %37 = and i1 %17, %25, !dbg !27
  %38 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %35, i1 %36) #2, !dbg !28
  %39 = extractvalue { i32, i32 } %38, 0, !dbg !28
  %40 = extractvalue { i32, i32 } %38, 1, !dbg !28
  %41 = shl i32 %8, 3, !dbg !28
  %42 = and i32 %41, 56, !dbg !28
  %43 = or disjoint i32 %42, %21, !dbg !28
  %44 = and i32 %9, 62, !dbg !28
  %45 = lshr exact i32 %42, 2, !dbg !28
  %46 = add nuw nsw i32 %45, %43, !dbg !28
  %47 = zext nneg i32 %46 to i64, !dbg !28
  %48 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %47, !dbg !28
  %49 = insertelement <1 x i32> poison, i32 %39, i64 0, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %48, <1 x i32> %49, i1 true) #2, !dbg !28
  %50 = or disjoint i32 %43, 4, !dbg !28
  %51 = lshr i32 %50, 2, !dbg !28
  %52 = add nuw nsw i32 %51, %50, !dbg !28
  %53 = zext nneg i32 %52 to i64, !dbg !28
  %54 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %53, !dbg !28
  %55 = insertelement <1 x i32> poison, i32 %40, i64 0, !dbg !28
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %54, <1 x i32> %55, i1 true) #2, !dbg !28
  tail call void @llvm.nvvm.barrier0(), !dbg !28
  %56 = lshr i32 %44, 2, !dbg !28
  %57 = add nuw nsw i32 %56, %44, !dbg !28
  %58 = zext nneg i32 %57 to i64, !dbg !28
  %59 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %58, !dbg !28
  %60 = load float, ptr addrspace(3) %59, align 4, !dbg !28
  %61 = or disjoint i32 %44, 1, !dbg !28
  %62 = add nuw nsw i32 %61, %56, !dbg !28
  %63 = zext nneg i32 %62 to i64, !dbg !28
  %64 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i64 %63, !dbg !28
  %65 = load float, ptr addrspace(3) %64, align 4, !dbg !28
  %66 = shl nsw i32 %28, 2, !dbg !29
  %67 = add i32 %66, %23, !dbg !30
  %68 = shl nsw i32 %.decomposed4, 4, !dbg !31
  %69 = add i32 %67, %68, !dbg !32
  %70 = sext i32 %69 to i64, !dbg !33
  %71 = getelementptr float, ptr addrspace(1) %1, i64 %70, !dbg !33
  %72 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %71, i1 %37) #2, !dbg !34
  %73 = extractvalue { i32, i32 } %72, 0, !dbg !34
  %74 = extractvalue { i32, i32 } %72, 1, !dbg !34
  %75 = bitcast i32 %73 to float, !dbg !34
  %76 = bitcast i32 %74 to float, !dbg !34
  %77 = fadd float %60, %75, !dbg !35
  %78 = fadd float %65, %76, !dbg !35
  %79 = shl i32 %15, 2, !dbg !36
  %80 = add i32 %23, %79, !dbg !37
  %81 = sext i32 %80 to i64, !dbg !38
  %82 = getelementptr float, ptr addrspace(1) %2, i64 %81, !dbg !38
  %83 = bitcast float %77 to i32, !dbg !39
  %84 = bitcast float %78 to i32, !dbg !39
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %83, i32 %84, ptr addrspace(1) %82, i1 %37) #2, !dbg !39
  ret void, !dbg !40
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cv3ntujwga4lfbbvgmbxwep2frw6l2ly2aprsyarsqdradfimp7f.py", directory: "inductor_cache/v3")
!4 = !{ptr @triton_poi_fused_clone_5, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_clone_5, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_clone_5", linkageName: "triton_poi_fused_clone_5", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 19, scope: !7)
!21 = !DILocation(line: 29, column: 19, scope: !7)
!22 = !DILocation(line: 32, column: 37, scope: !7)
!23 = !DILocation(line: 32, column: 35, scope: !7)
!24 = !DILocation(line: 32, column: 45, scope: !7)
!25 = !DILocation(line: 32, column: 42, scope: !7)
!26 = !DILocation(line: 32, column: 30, scope: !7)
!27 = !DILocation(line: 32, column: 58, scope: !7)
!28 = !DILocation(line: 32, column: 50, scope: !7)
!29 = !DILocation(line: 33, column: 37, scope: !7)
!30 = !DILocation(line: 33, column: 35, scope: !7)
!31 = !DILocation(line: 33, column: 45, scope: !7)
!32 = !DILocation(line: 33, column: 42, scope: !7)
!33 = !DILocation(line: 33, column: 30, scope: !7)
!34 = !DILocation(line: 33, column: 50, scope: !7)
!35 = !DILocation(line: 34, column: 18, scope: !7)
!36 = !DILocation(line: 35, column: 32, scope: !7)
!37 = !DILocation(line: 35, column: 30, scope: !7)
!38 = !DILocation(line: 35, column: 25, scope: !7)
!39 = !DILocation(line: 35, column: 43, scope: !7)
!40 = !DILocation(line: 35, column: 4, scope: !7)
