{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1702097198224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1702097198225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 12:46:37 2023 " "Processing started: Sat Dec 09 12:46:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1702097198225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1702097198225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Washmachine -c Washmachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Washmachine -c Washmachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1702097198226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1702097198764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washmachine.v 1 1 " "Found 1 design units, including 1 entities, in source file washmachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Washmachine " "Found entity 1: Washmachine" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "washmachinecontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file washmachinecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 WashmachineControl " "Found entity 1: WashmachineControl" {  } { { "WashmachineControl.v" "" { Text "D:/altera/13.1/00Project/Washmachine/WashmachineControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(74) " "Verilog HDL Expression warning at TimeCounter.v(74): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198926 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(76) " "Verilog HDL Expression warning at TimeCounter.v(76): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(80) " "Verilog HDL Expression warning at TimeCounter.v(80): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(82) " "Verilog HDL Expression warning at TimeCounter.v(82): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(117) " "Verilog HDL Expression warning at TimeCounter.v(117): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(119) " "Verilog HDL Expression warning at TimeCounter.v(119): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(123) " "Verilog HDL Expression warning at TimeCounter.v(123): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(125) " "Verilog HDL Expression warning at TimeCounter.v(125): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(157) " "Verilog HDL Expression warning at TimeCounter.v(157): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(159) " "Verilog HDL Expression warning at TimeCounter.v(159): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(163) " "Verilog HDL Expression warning at TimeCounter.v(163): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 163 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(165) " "Verilog HDL Expression warning at TimeCounter.v(165): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 165 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(200) " "Verilog HDL Expression warning at TimeCounter.v(200): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 200 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(202) " "Verilog HDL Expression warning at TimeCounter.v(202): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 202 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(206) " "Verilog HDL Expression warning at TimeCounter.v(206): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 206 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 TimeCounter.v(208) " "Verilog HDL Expression warning at TimeCounter.v(208): truncated literal to match 1 bits" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 208 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1702097198928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.v" "" { Text "D:/altera/13.1/00Project/Washmachine/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamicscan.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamicscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 DynamicScan " "Found entity 1: DynamicScan" {  } { { "DynamicScan.v" "" { Text "D:/altera/13.1/00Project/Washmachine/DynamicScan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file segdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 SegDecode " "Found entity 1: SegDecode" {  } { { "SegDecode.v" "" { Text "D:/altera/13.1/00Project/Washmachine/SegDecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalerten.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalerten.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerTen " "Found entity 1: PrescalerTen" {  } { { "PrescalerTen.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerTen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalersix.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalersix.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerSix " "Found entity 1: PrescalerSix" {  } { { "PrescalerSix.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerSix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescalerfour.v 1 1 " "Found 1 design units, including 1 entities, in source file prescalerfour.v" { { "Info" "ISGN_ENTITY_NAME" "1 PrescalerFour " "Found entity 1: PrescalerFour" {  } { { "PrescalerFour.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerFour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1702097198950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1702097198950 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_6M Washmachine.v(15) " "Verilog HDL Implicit Net warning at Washmachine.v(15): created implicit net for \"clk_6M\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1M Washmachine.v(20) " "Verilog HDL Implicit Net warning at Washmachine.v(20): created implicit net for \"clk_1M\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100K Washmachine.v(25) " "Verilog HDL Implicit Net warning at Washmachine.v(25): created implicit net for \"clk_100K\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10K Washmachine.v(29) " "Verilog HDL Implicit Net warning at Washmachine.v(29): created implicit net for \"clk_10K\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_1K Washmachine.v(34) " "Verilog HDL Implicit Net warning at Washmachine.v(34): created implicit net for \"clk_1K\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_100 Washmachine.v(39) " "Verilog HDL Implicit Net warning at Washmachine.v(39): created implicit net for \"clk_100\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_10 Washmachine.v(44) " "Verilog HDL Implicit Net warning at Washmachine.v(44): created implicit net for \"clk_10\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk Washmachine.v(48) " "Verilog HDL Implicit Net warning at Washmachine.v(48): created implicit net for \"clk\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wash Washmachine.v(54) " "Verilog HDL Implicit Net warning at Washmachine.v(54): created implicit net for \"wash\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "water Washmachine.v(55) " "Verilog HDL Implicit Net warning at Washmachine.v(55): created implicit net for \"water\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dewater Washmachine.v(56) " "Verilog HDL Implicit Net warning at Washmachine.v(56): created implicit net for \"dewater\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198951 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alarm Washmachine.v(57) " "Verilog HDL Implicit Net warning at Washmachine.v(57): created implicit net for \"alarm\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state_show Washmachine.v(60) " "Verilog HDL Implicit Net warning at Washmachine.v(60): created implicit net for \"state_show\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk7 Washmachine.v(65) " "Verilog HDL Implicit Net warning at Washmachine.v(65): created implicit net for \"clk7\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg3 Washmachine.v(74) " "Verilog HDL Implicit Net warning at Washmachine.v(74): created implicit net for \"seg3\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg2 Washmachine.v(75) " "Verilog HDL Implicit Net warning at Washmachine.v(75): created implicit net for \"seg2\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg1 Washmachine.v(76) " "Verilog HDL Implicit Net warning at Washmachine.v(76): created implicit net for \"seg1\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg0 Washmachine.v(77) " "Verilog HDL Implicit Net warning at Washmachine.v(77): created implicit net for \"seg0\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk4 Washmachine.v(82) " "Verilog HDL Implicit Net warning at Washmachine.v(82): created implicit net for \"clk4\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg Washmachine.v(87) " "Verilog HDL Implicit Net warning at Washmachine.v(87): created implicit net for \"seg\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097198952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Washmachine " "Elaborating entity \"Washmachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1702097199017 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "state_display Washmachine.v(7) " "Output port \"state_display\" at Washmachine.v(7) has no driver" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1702097199024 "|Washmachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerSix PrescalerSix:prescalerSix_inst " "Elaborating entity \"PrescalerSix\" for hierarchy \"PrescalerSix:prescalerSix_inst\"" {  } { { "Washmachine.v" "prescalerSix_inst" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199057 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PrescalerSix.v(13) " "Verilog HDL assignment warning at PrescalerSix.v(13): truncated value with size 32 to match size of target (4)" {  } { { "PrescalerSix.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerSix.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199061 "|Washmachine|PrescalerSix:prescalerSix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerFour PrescalerFour:prescalerFour_inst " "Elaborating entity \"PrescalerFour\" for hierarchy \"PrescalerFour:prescalerFour_inst\"" {  } { { "Washmachine.v" "prescalerFour_inst" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199063 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PrescalerFour.v(13) " "Verilog HDL assignment warning at PrescalerFour.v(13): truncated value with size 32 to match size of target (4)" {  } { { "PrescalerFour.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerFour.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199065 "|Washmachine|PrescalerFour:prescalerFour_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PrescalerTen PrescalerTen:prescalerTen_inst1 " "Elaborating entity \"PrescalerTen\" for hierarchy \"PrescalerTen:prescalerTen_inst1\"" {  } { { "Washmachine.v" "prescalerTen_inst1" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PrescalerTen.v(13) " "Verilog HDL assignment warning at PrescalerTen.v(13): truncated value with size 32 to match size of target (4)" {  } { { "PrescalerTen.v" "" { Text "D:/altera/13.1/00Project/Washmachine/PrescalerTen.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199069 "|PrescalerTen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WashmachineControl WashmachineControl:washmachineControl_inst1 " "Elaborating entity \"WashmachineControl\" for hierarchy \"WashmachineControl:washmachineControl_inst1\"" {  } { { "Washmachine.v" "washmachineControl_inst1" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter TimeCounter:timeCounter_inst " "Elaborating entity \"TimeCounter\" for hierarchy \"TimeCounter:timeCounter_inst\"" {  } { { "Washmachine.v" "timeCounter_inst" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DynamicScan DynamicScan:dynamicScan_inst " "Elaborating entity \"DynamicScan\" for hierarchy \"DynamicScan:dynamicScan_inst\"" {  } { { "Washmachine.v" "dynamicScan_inst" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199083 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DynamicScan.v(18) " "Verilog HDL assignment warning at DynamicScan.v(18): truncated value with size 32 to match size of target (2)" {  } { { "DynamicScan.v" "" { Text "D:/altera/13.1/00Project/Washmachine/DynamicScan.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199086 "|Washmachine|DynamicScan:dynamicScan_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DynamicScan.v(22) " "Verilog HDL assignment warning at DynamicScan.v(22): truncated value with size 32 to match size of target (2)" {  } { { "DynamicScan.v" "" { Text "D:/altera/13.1/00Project/Washmachine/DynamicScan.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199086 "|Washmachine|DynamicScan:dynamicScan_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DynamicScan.v(26) " "Verilog HDL assignment warning at DynamicScan.v(26): truncated value with size 32 to match size of target (2)" {  } { { "DynamicScan.v" "" { Text "D:/altera/13.1/00Project/Washmachine/DynamicScan.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199086 "|Washmachine|DynamicScan:dynamicScan_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DynamicScan.v(30) " "Verilog HDL assignment warning at DynamicScan.v(30): truncated value with size 32 to match size of target (2)" {  } { { "DynamicScan.v" "" { Text "D:/altera/13.1/00Project/Washmachine/DynamicScan.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1702097199086 "|Washmachine|DynamicScan:dynamicScan_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegDecode SegDecode:segDecode_inst " "Elaborating entity \"SegDecode\" for hierarchy \"SegDecode:segDecode_inst\"" {  } { { "Washmachine.v" "segDecode_inst" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1702097199087 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1702097199669 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[0\] GND " "Pin \"state_display\[0\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[1\] GND " "Pin \"state_display\[1\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[2\] GND " "Pin \"state_display\[2\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[3\] GND " "Pin \"state_display\[3\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[4\] GND " "Pin \"state_display\[4\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_display\[5\] GND " "Pin \"state_display\[5\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|state_display[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable\[0\] GND " "Pin \"enable\[0\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|enable[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable\[1\] GND " "Pin \"enable\[1\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|enable[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable\[2\] GND " "Pin \"enable\[2\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|enable[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enable\[3\] GND " "Pin \"enable\[3\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|enable[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[0\] VCC " "Pin \"segment\[0\]\" is stuck at VCC" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[1\] GND " "Pin \"segment\[1\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[2\] GND " "Pin \"segment\[2\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[3\] GND " "Pin \"segment\[3\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[4\] GND " "Pin \"segment\[4\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[5\] GND " "Pin \"segment\[5\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segment\[6\] GND " "Pin \"segment\[6\]\" is stuck at GND" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1702097199695 "|Washmachine|segment[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1702097199695 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1702097199724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1702097199928 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097199928 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_24M " "No output dependent on input pin \"clk_24M\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097200017 "|Washmachine|clk_24M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset0 " "No output dependent on input pin \"reset0\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097200017 "|Washmachine|reset0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stop " "No output dependent on input pin \"stop\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097200017 "|Washmachine|stop"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waterfull " "No output dependent on input pin \"waterfull\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097200017 "|Washmachine|waterfull"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Washmachine.v" "" { Text "D:/altera/13.1/00Project/Washmachine/Washmachine.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1702097200017 "|Washmachine|start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1702097200017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1702097200018 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1702097200018 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1702097200018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1702097200055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 12:46:40 2023 " "Processing ended: Sat Dec 09 12:46:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1702097200055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1702097200055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1702097200055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1702097200055 ""}
