Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/monsud/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_ascon_top_behav xil_defaultlib.tb_ascon_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'round_number' [/home/monsud/Scrivania/ascon_project/ascon_project.srcs/sources_1/new/ascon_top.sv:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ascon_add_constant_sv_3083...
Compiling module xil_defaultlib.ascon_fsm
Compiling module xil_defaultlib.ascon_add_constant
Compiling module xil_defaultlib.ascon_sbox
Compiling module xil_defaultlib.ascon_linear_diffusion
Compiling module xil_defaultlib.ascon_round
Compiling module xil_defaultlib.ascon_initialization
Compiling module xil_defaultlib.ascon_key_schedule
Compiling module xil_defaultlib.ascon_finalization
Compiling module xil_defaultlib.ascon_top_default
Compiling module xil_defaultlib.tb_ascon_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ascon_top_behav
