`include "B_GTHE4_CHANNEL_TEST_defines.vh"

reg [`GTHE4_CHANNEL_TEST_DATA_SZ-1:0] ATTR [0:`GTHE4_CHANNEL_TEST_ADDR_N-1];
reg ACJTAG_DEBUG_MODE_REG = ACJTAG_DEBUG_MODE;
reg ACJTAG_MODE_REG = ACJTAG_MODE;
reg ACJTAG_RESET_REG = ACJTAG_RESET;
reg [15:0] ADAPT_CFG0_REG = ADAPT_CFG0;
reg [15:0] ADAPT_CFG1_REG = ADAPT_CFG1;
reg [15:0] ADAPT_CFG2_REG = ADAPT_CFG2;
reg AEN_CDRSTEPSEL_REG = AEN_CDRSTEPSEL;
reg AEN_CPLL_REG = AEN_CPLL;
reg AEN_LOOPBACK_REG = AEN_LOOPBACK;
reg AEN_MASTER_REG = AEN_MASTER;
reg AEN_PD_AND_EIDLE_REG = AEN_PD_AND_EIDLE;
reg AEN_POLARITY_REG = AEN_POLARITY;
reg AEN_PRBS_REG = AEN_PRBS;
reg AEN_QPI_REG = AEN_QPI;
reg AEN_RESET_REG = AEN_RESET;
reg AEN_RXCDR_REG = AEN_RXCDR;
reg AEN_RXDFE_REG = AEN_RXDFE;
reg AEN_RXDFELPM_REG = AEN_RXDFELPM;
reg AEN_RXOUTCLK_SEL_REG = AEN_RXOUTCLK_SEL;
reg AEN_RXPHDLY_REG = AEN_RXPHDLY;
reg AEN_RXPLLCLK_SEL_REG = AEN_RXPLLCLK_SEL;
reg AEN_RXSYSCLK_SEL_REG = AEN_RXSYSCLK_SEL;
reg AEN_TXMUXDCD_REG = AEN_TXMUXDCD;
reg AEN_TXOUTCLK_SEL_REG = AEN_TXOUTCLK_SEL;
reg AEN_TXPHDLY_REG = AEN_TXPHDLY;
reg AEN_TXPI_PPM_REG = AEN_TXPI_PPM;
reg AEN_TXPLLCLK_SEL_REG = AEN_TXPLLCLK_SEL;
reg AEN_TXSYSCLK_SEL_REG = AEN_TXSYSCLK_SEL;
reg AEN_TX_DRIVE_MODE_REG = AEN_TX_DRIVE_MODE;
reg [40:1] ALIGN_COMMA_DOUBLE_REG = ALIGN_COMMA_DOUBLE;
reg [9:0] ALIGN_COMMA_ENABLE_REG = ALIGN_COMMA_ENABLE;
reg [2:0] ALIGN_COMMA_WORD_REG = ALIGN_COMMA_WORD;
reg [40:1] ALIGN_MCOMMA_DET_REG = ALIGN_MCOMMA_DET;
reg [9:0] ALIGN_MCOMMA_VALUE_REG = ALIGN_MCOMMA_VALUE;
reg [40:1] ALIGN_PCOMMA_DET_REG = ALIGN_PCOMMA_DET;
reg [9:0] ALIGN_PCOMMA_VALUE_REG = ALIGN_PCOMMA_VALUE;
reg [15:0] AMONITOR_CFG_REG = AMONITOR_CFG;
reg A_CPLLLOCKEN_REG = A_CPLLLOCKEN;
reg A_CPLLPD_REG = A_CPLLPD;
reg A_CPLLRESET_REG = A_CPLLRESET;
reg A_EYESCANRESET_REG = A_EYESCANRESET;
reg A_GTRESETSEL_REG = A_GTRESETSEL;
reg A_GTRXRESET_REG = A_GTRXRESET;
reg A_GTTXRESET_REG = A_GTTXRESET;
reg [80:1] A_LOOPBACK_REG = A_LOOPBACK;
reg A_RXAFECFOKEN_REG = A_RXAFECFOKEN;
reg A_RXBUFRESET_REG = A_RXBUFRESET;
reg A_RXCDRFREQRESET_REG = A_RXCDRFREQRESET;
reg A_RXCDRHOLD_REG = A_RXCDRHOLD;
reg A_RXCDROVRDEN_REG = A_RXCDROVRDEN;
reg A_RXCDRRESET_REG = A_RXCDRRESET;
reg A_RXCKCALRESET_REG = A_RXCKCALRESET;
reg [1:0] A_RXDFEAGCCTRL_REG = A_RXDFEAGCCTRL;
reg A_RXDFEAGCHOLD_REG = A_RXDFEAGCHOLD;
reg A_RXDFEAGCOVRDEN_REG = A_RXDFEAGCOVRDEN;
reg [3:0] A_RXDFECFOKFCNUM_REG = A_RXDFECFOKFCNUM;
reg A_RXDFECFOKFEN_REG = A_RXDFECFOKFEN;
reg A_RXDFECFOKFPULSE_REG = A_RXDFECFOKFPULSE;
reg A_RXDFECFOKHOLD_REG = A_RXDFECFOKHOLD;
reg A_RXDFECFOKOVREN_REG = A_RXDFECFOKOVREN;
reg A_RXDFEKHHOLD_REG = A_RXDFEKHHOLD;
reg A_RXDFEKHOVRDEN_REG = A_RXDFEKHOVRDEN;
reg A_RXDFELFHOLD_REG = A_RXDFELFHOLD;
reg A_RXDFELFOVRDEN_REG = A_RXDFELFOVRDEN;
reg A_RXDFELPMRESET_REG = A_RXDFELPMRESET;
reg A_RXDFETAP10HOLD_REG = A_RXDFETAP10HOLD;
reg A_RXDFETAP10OVRDEN_REG = A_RXDFETAP10OVRDEN;
reg A_RXDFETAP11HOLD_REG = A_RXDFETAP11HOLD;
reg A_RXDFETAP11OVRDEN_REG = A_RXDFETAP11OVRDEN;
reg A_RXDFETAP12HOLD_REG = A_RXDFETAP12HOLD;
reg A_RXDFETAP12OVRDEN_REG = A_RXDFETAP12OVRDEN;
reg A_RXDFETAP13HOLD_REG = A_RXDFETAP13HOLD;
reg A_RXDFETAP13OVRDEN_REG = A_RXDFETAP13OVRDEN;
reg A_RXDFETAP14HOLD_REG = A_RXDFETAP14HOLD;
reg A_RXDFETAP14OVRDEN_REG = A_RXDFETAP14OVRDEN;
reg A_RXDFETAP15HOLD_REG = A_RXDFETAP15HOLD;
reg A_RXDFETAP15OVRDEN_REG = A_RXDFETAP15OVRDEN;
reg A_RXDFETAP2HOLD_REG = A_RXDFETAP2HOLD;
reg A_RXDFETAP2OVRDEN_REG = A_RXDFETAP2OVRDEN;
reg A_RXDFETAP3HOLD_REG = A_RXDFETAP3HOLD;
reg A_RXDFETAP3OVRDEN_REG = A_RXDFETAP3OVRDEN;
reg A_RXDFETAP4HOLD_REG = A_RXDFETAP4HOLD;
reg A_RXDFETAP4OVRDEN_REG = A_RXDFETAP4OVRDEN;
reg A_RXDFETAP5HOLD_REG = A_RXDFETAP5HOLD;
reg A_RXDFETAP5OVRDEN_REG = A_RXDFETAP5OVRDEN;
reg A_RXDFETAP6HOLD_REG = A_RXDFETAP6HOLD;
reg A_RXDFETAP6OVRDEN_REG = A_RXDFETAP6OVRDEN;
reg A_RXDFETAP7HOLD_REG = A_RXDFETAP7HOLD;
reg A_RXDFETAP7OVRDEN_REG = A_RXDFETAP7OVRDEN;
reg A_RXDFETAP8HOLD_REG = A_RXDFETAP8HOLD;
reg A_RXDFETAP8OVRDEN_REG = A_RXDFETAP8OVRDEN;
reg A_RXDFETAP9HOLD_REG = A_RXDFETAP9HOLD;
reg A_RXDFETAP9OVRDEN_REG = A_RXDFETAP9OVRDEN;
reg A_RXDFEUTHOLD_REG = A_RXDFEUTHOLD;
reg A_RXDFEUTOVRDEN_REG = A_RXDFEUTOVRDEN;
reg A_RXDFEVPHOLD_REG = A_RXDFEVPHOLD;
reg A_RXDFEVPOVRDEN_REG = A_RXDFEVPOVRDEN;
reg A_RXDFEXYDEN_REG = A_RXDFEXYDEN;
reg A_RXDLYBYPASS_REG = A_RXDLYBYPASS;
reg A_RXDLYEN_REG = A_RXDLYEN;
reg A_RXDLYOVRDEN_REG = A_RXDLYOVRDEN;
reg A_RXDLYSRESET_REG = A_RXDLYSRESET;
reg A_RXLPMEN_REG = A_RXLPMEN;
reg A_RXLPMGCHOLD_REG = A_RXLPMGCHOLD;
reg A_RXLPMGCOVRDEN_REG = A_RXLPMGCOVRDEN;
reg A_RXLPMHFHOLD_REG = A_RXLPMHFHOLD;
reg A_RXLPMHFOVRDEN_REG = A_RXLPMHFOVRDEN;
reg A_RXLPMLFHOLD_REG = A_RXLPMLFHOLD;
reg A_RXLPMLFKLOVRDEN_REG = A_RXLPMLFKLOVRDEN;
reg A_RXLPMOSHOLD_REG = A_RXLPMOSHOLD;
reg A_RXLPMOSOVRDEN_REG = A_RXLPMOSOVRDEN;
reg [1:0] A_RXMONITORSEL_REG = A_RXMONITORSEL;
reg A_RXOOBRESET_REG = A_RXOOBRESET;
reg A_RXOSCALRESET_REG = A_RXOSCALRESET;
reg A_RXOSHOLD_REG = A_RXOSHOLD;
reg A_RXOSOVRDEN_REG = A_RXOSOVRDEN;
reg [128:1] A_RXOUTCLKSEL_REG = A_RXOUTCLKSEL;
reg A_RXPCSRESET_REG = A_RXPCSRESET;
reg [24:1] A_RXPD_REG = A_RXPD;
reg A_RXPHALIGN_REG = A_RXPHALIGN;
reg A_RXPHALIGNEN_REG = A_RXPHALIGNEN;
reg A_RXPHDLYPD_REG = A_RXPHDLYPD;
reg A_RXPHDLYRESET_REG = A_RXPHDLYRESET;
reg A_RXPHOVRDEN_REG = A_RXPHOVRDEN;
reg [64:1] A_RXPLLCLKSEL_REG = A_RXPLLCLKSEL;
reg A_RXPMARESET_REG = A_RXPMARESET;
reg A_RXPOLARITY_REG = A_RXPOLARITY;
reg A_RXPRBSCNTRESET_REG = A_RXPRBSCNTRESET;
reg [48:1] A_RXPRBSSEL_REG = A_RXPRBSSEL;
reg A_RXPROGDIVRESET_REG = A_RXPROGDIVRESET;
reg [88:1] A_RXSYSCLKSEL_REG = A_RXSYSCLKSEL;
reg A_RXTERMINATION_REG = A_RXTERMINATION;
reg [2:0] A_TXBUFDIFFCTRL_REG = A_TXBUFDIFFCTRL;
reg A_TXDCCRESET_REG = A_TXDCCRESET;
reg [1:0] A_TXDEEMPH_REG = A_TXDEEMPH;
reg [4:0] A_TXDIFFCTRL_REG = A_TXDIFFCTRL;
reg A_TXDLYBYPASS_REG = A_TXDLYBYPASS;
reg A_TXDLYEN_REG = A_TXDLYEN;
reg A_TXDLYOVRDEN_REG = A_TXDLYOVRDEN;
reg A_TXDLYSRESET_REG = A_TXDLYSRESET;
reg A_TXELECIDLE_REG = A_TXELECIDLE;
reg A_TXINHIBIT_REG = A_TXINHIBIT;
reg [6:0] A_TXMAINCURSOR_REG = A_TXMAINCURSOR;
reg [2:0] A_TXMARGIN_REG = A_TXMARGIN;
reg A_TXMUXDCDEXHOLD_REG = A_TXMUXDCDEXHOLD;
reg A_TXMUXDCDORWREN_REG = A_TXMUXDCDORWREN;
reg [128:1] A_TXOUTCLKSEL_REG = A_TXOUTCLKSEL;
reg A_TXPCSRESET_REG = A_TXPCSRESET;
reg [24:1] A_TXPD_REG = A_TXPD;
reg A_TXPHALIGN_REG = A_TXPHALIGN;
reg A_TXPHALIGNEN_REG = A_TXPHALIGNEN;
reg A_TXPHDLYPD_REG = A_TXPHDLYPD;
reg A_TXPHDLYRESET_REG = A_TXPHDLYRESET;
reg A_TXPHINIT_REG = A_TXPHINIT;
reg A_TXPHOVRDEN_REG = A_TXPHOVRDEN;
reg A_TXPIPPMOVRDEN_REG = A_TXPIPPMOVRDEN;
reg A_TXPIPPMPD_REG = A_TXPIPPMPD;
reg A_TXPIPPMSEL_REG = A_TXPIPPMSEL;
reg [64:1] A_TXPLLCLKSEL_REG = A_TXPLLCLKSEL;
reg A_TXPMARESET_REG = A_TXPMARESET;
reg A_TXPOLARITY_REG = A_TXPOLARITY;
reg [4:0] A_TXPOSTCURSOR_REG = A_TXPOSTCURSOR;
reg A_TXPRBSFORCEERR_REG = A_TXPRBSFORCEERR;
reg [96:1] A_TXPRBSSEL_REG = A_TXPRBSSEL;
reg [4:0] A_TXPRECURSOR_REG = A_TXPRECURSOR;
reg A_TXPROGDIVRESET_REG = A_TXPROGDIVRESET;
reg A_TXQPIBIASEN_REG = A_TXQPIBIASEN;
reg A_TXRESETSEL_REG = A_TXRESETSEL;
reg A_TXSWING_REG = A_TXSWING;
reg [88:1] A_TXSYSCLKSEL_REG = A_TXSYSCLKSEL;
reg [1:0] BSR_ENABLE_REG = BSR_ENABLE;
reg CAPBYPASS_FORCE_REG = CAPBYPASS_FORCE;
reg [56:1] CBCC_DATA_SOURCE_SEL_REG = CBCC_DATA_SOURCE_SEL;
reg CDR_SWAP_MODE_EN_REG = CDR_SWAP_MODE_EN;
reg CFOK_PWRSVE_EN_REG = CFOK_PWRSVE_EN;
reg [40:1] CHAN_BOND_KEEP_ALIGN_REG = CHAN_BOND_KEEP_ALIGN;
reg [3:0] CHAN_BOND_MAX_SKEW_REG = CHAN_BOND_MAX_SKEW;
reg [9:0] CHAN_BOND_SEQ_1_1_REG = CHAN_BOND_SEQ_1_1;
reg [9:0] CHAN_BOND_SEQ_1_2_REG = CHAN_BOND_SEQ_1_2;
reg [9:0] CHAN_BOND_SEQ_1_3_REG = CHAN_BOND_SEQ_1_3;
reg [9:0] CHAN_BOND_SEQ_1_4_REG = CHAN_BOND_SEQ_1_4;
reg [3:0] CHAN_BOND_SEQ_1_ENABLE_REG = CHAN_BOND_SEQ_1_ENABLE;
reg [9:0] CHAN_BOND_SEQ_2_1_REG = CHAN_BOND_SEQ_2_1;
reg [9:0] CHAN_BOND_SEQ_2_2_REG = CHAN_BOND_SEQ_2_2;
reg [9:0] CHAN_BOND_SEQ_2_3_REG = CHAN_BOND_SEQ_2_3;
reg [9:0] CHAN_BOND_SEQ_2_4_REG = CHAN_BOND_SEQ_2_4;
reg [3:0] CHAN_BOND_SEQ_2_ENABLE_REG = CHAN_BOND_SEQ_2_ENABLE;
reg [40:1] CHAN_BOND_SEQ_2_USE_REG = CHAN_BOND_SEQ_2_USE;
reg [2:0] CHAN_BOND_SEQ_LEN_REG = CHAN_BOND_SEQ_LEN;
reg [15:0] CH_HSPMUX_REG = CH_HSPMUX;
reg [15:0] CKCAL1_CFG_0_REG = CKCAL1_CFG_0;
reg [15:0] CKCAL1_CFG_1_REG = CKCAL1_CFG_1;
reg [15:0] CKCAL1_CFG_2_REG = CKCAL1_CFG_2;
reg [15:0] CKCAL1_CFG_3_REG = CKCAL1_CFG_3;
reg [15:0] CKCAL2_CFG_0_REG = CKCAL2_CFG_0;
reg [15:0] CKCAL2_CFG_1_REG = CKCAL2_CFG_1;
reg [15:0] CKCAL2_CFG_2_REG = CKCAL2_CFG_2;
reg [15:0] CKCAL2_CFG_3_REG = CKCAL2_CFG_3;
reg [15:0] CKCAL2_CFG_4_REG = CKCAL2_CFG_4;
reg [15:0] CKCAL_RSVD0_REG = CKCAL_RSVD0;
reg [15:0] CKCAL_RSVD1_REG = CKCAL_RSVD1;
reg [40:1] CLK_CORRECT_USE_REG = CLK_CORRECT_USE;
reg [40:1] CLK_COR_KEEP_IDLE_REG = CLK_COR_KEEP_IDLE;
reg [5:0] CLK_COR_MAX_LAT_REG = CLK_COR_MAX_LAT;
reg [5:0] CLK_COR_MIN_LAT_REG = CLK_COR_MIN_LAT;
reg [40:1] CLK_COR_PRECEDENCE_REG = CLK_COR_PRECEDENCE;
reg [4:0] CLK_COR_REPEAT_WAIT_REG = CLK_COR_REPEAT_WAIT;
reg [9:0] CLK_COR_SEQ_1_1_REG = CLK_COR_SEQ_1_1;
reg [9:0] CLK_COR_SEQ_1_2_REG = CLK_COR_SEQ_1_2;
reg [9:0] CLK_COR_SEQ_1_3_REG = CLK_COR_SEQ_1_3;
reg [9:0] CLK_COR_SEQ_1_4_REG = CLK_COR_SEQ_1_4;
reg [3:0] CLK_COR_SEQ_1_ENABLE_REG = CLK_COR_SEQ_1_ENABLE;
reg [9:0] CLK_COR_SEQ_2_1_REG = CLK_COR_SEQ_2_1;
reg [9:0] CLK_COR_SEQ_2_2_REG = CLK_COR_SEQ_2_2;
reg [9:0] CLK_COR_SEQ_2_3_REG = CLK_COR_SEQ_2_3;
reg [9:0] CLK_COR_SEQ_2_4_REG = CLK_COR_SEQ_2_4;
reg [3:0] CLK_COR_SEQ_2_ENABLE_REG = CLK_COR_SEQ_2_ENABLE;
reg [40:1] CLK_COR_SEQ_2_USE_REG = CLK_COR_SEQ_2_USE;
reg [2:0] CLK_COR_SEQ_LEN_REG = CLK_COR_SEQ_LEN;
reg COEREG_CLKCTRL_REG = COEREG_CLKCTRL;
reg [15:0] CPLL_CFG0_REG = CPLL_CFG0;
reg [15:0] CPLL_CFG1_REG = CPLL_CFG1;
reg [15:0] CPLL_CFG2_REG = CPLL_CFG2;
reg [15:0] CPLL_CFG3_REG = CPLL_CFG3;
reg [4:0] CPLL_FBDIV_REG = CPLL_FBDIV;
reg [2:0] CPLL_FBDIV_45_REG = CPLL_FBDIV_45;
reg [15:0] CPLL_INIT_CFG0_REG = CPLL_INIT_CFG0;
reg [15:0] CPLL_LOCK_CFG_REG = CPLL_LOCK_CFG;
reg [4:0] CPLL_REFCLK_DIV_REG = CPLL_REFCLK_DIV;
reg [15:0] CSSD_CLK_MASK0_REG = CSSD_CLK_MASK0;
reg [15:0] CSSD_CLK_MASK1_REG = CSSD_CLK_MASK1;
reg [15:0] CSSD_REG0_REG = CSSD_REG0;
reg [15:0] CSSD_REG1_REG = CSSD_REG1;
reg [15:0] CSSD_REG10_REG = CSSD_REG10;
reg [15:0] CSSD_REG2_REG = CSSD_REG2;
reg [15:0] CSSD_REG3_REG = CSSD_REG3;
reg [15:0] CSSD_REG4_REG = CSSD_REG4;
reg [15:0] CSSD_REG5_REG = CSSD_REG5;
reg [15:0] CSSD_REG6_REG = CSSD_REG6;
reg [15:0] CSSD_REG7_REG = CSSD_REG7;
reg [15:0] CSSD_REG8_REG = CSSD_REG8;
reg [15:0] CSSD_REG9_REG = CSSD_REG9;
reg [2:0] CTLE3_OCAP_EXT_CTRL_REG = CTLE3_OCAP_EXT_CTRL;
reg CTLE3_OCAP_EXT_EN_REG = CTLE3_OCAP_EXT_EN;
reg [1:0] DDI_CTRL_REG = DDI_CTRL;
reg [4:0] DDI_REALIGN_WAIT_REG = DDI_REALIGN_WAIT;
reg [40:1] DEC_MCOMMA_DETECT_REG = DEC_MCOMMA_DETECT;
reg [40:1] DEC_PCOMMA_DETECT_REG = DEC_PCOMMA_DETECT;
reg [40:1] DEC_VALID_COMMA_ONLY_REG = DEC_VALID_COMMA_ONLY;
reg DELAY_ELEC_REG = DELAY_ELEC;
reg [9:0] DMONITOR_CFG0_REG = DMONITOR_CFG0;
reg [7:0] DMONITOR_CFG1_REG = DMONITOR_CFG1;
reg ES_CLK_PHASE_SEL_REG = ES_CLK_PHASE_SEL;
reg [5:0] ES_CONTROL_REG = ES_CONTROL;
reg [40:1] ES_ERRDET_EN_REG = ES_ERRDET_EN;
reg [40:1] ES_EYE_SCAN_EN_REG = ES_EYE_SCAN_EN;
reg [11:0] ES_HORZ_OFFSET_REG = ES_HORZ_OFFSET;
reg [4:0] ES_PRESCALE_REG = ES_PRESCALE;
reg [15:0] ES_QUALIFIER0_REG = ES_QUALIFIER0;
reg [15:0] ES_QUALIFIER1_REG = ES_QUALIFIER1;
reg [15:0] ES_QUALIFIER2_REG = ES_QUALIFIER2;
reg [15:0] ES_QUALIFIER3_REG = ES_QUALIFIER3;
reg [15:0] ES_QUALIFIER4_REG = ES_QUALIFIER4;
reg [15:0] ES_QUALIFIER5_REG = ES_QUALIFIER5;
reg [15:0] ES_QUALIFIER6_REG = ES_QUALIFIER6;
reg [15:0] ES_QUALIFIER7_REG = ES_QUALIFIER7;
reg [15:0] ES_QUALIFIER8_REG = ES_QUALIFIER8;
reg [15:0] ES_QUALIFIER9_REG = ES_QUALIFIER9;
reg [15:0] ES_QUAL_MASK0_REG = ES_QUAL_MASK0;
reg [15:0] ES_QUAL_MASK1_REG = ES_QUAL_MASK1;
reg [15:0] ES_QUAL_MASK2_REG = ES_QUAL_MASK2;
reg [15:0] ES_QUAL_MASK3_REG = ES_QUAL_MASK3;
reg [15:0] ES_QUAL_MASK4_REG = ES_QUAL_MASK4;
reg [15:0] ES_QUAL_MASK5_REG = ES_QUAL_MASK5;
reg [15:0] ES_QUAL_MASK6_REG = ES_QUAL_MASK6;
reg [15:0] ES_QUAL_MASK7_REG = ES_QUAL_MASK7;
reg [15:0] ES_QUAL_MASK8_REG = ES_QUAL_MASK8;
reg [15:0] ES_QUAL_MASK9_REG = ES_QUAL_MASK9;
reg [15:0] ES_SDATA_MASK0_REG = ES_SDATA_MASK0;
reg [15:0] ES_SDATA_MASK1_REG = ES_SDATA_MASK1;
reg [15:0] ES_SDATA_MASK2_REG = ES_SDATA_MASK2;
reg [15:0] ES_SDATA_MASK3_REG = ES_SDATA_MASK3;
reg [15:0] ES_SDATA_MASK4_REG = ES_SDATA_MASK4;
reg [15:0] ES_SDATA_MASK5_REG = ES_SDATA_MASK5;
reg [15:0] ES_SDATA_MASK6_REG = ES_SDATA_MASK6;
reg [15:0] ES_SDATA_MASK7_REG = ES_SDATA_MASK7;
reg [15:0] ES_SDATA_MASK8_REG = ES_SDATA_MASK8;
reg [15:0] ES_SDATA_MASK9_REG = ES_SDATA_MASK9;
reg EYE_SCAN_SWAP_EN_REG = EYE_SCAN_SWAP_EN;
reg [3:0] FTS_DESKEW_SEQ_ENABLE_REG = FTS_DESKEW_SEQ_ENABLE;
reg [3:0] FTS_LANE_DESKEW_CFG_REG = FTS_LANE_DESKEW_CFG;
reg [40:1] FTS_LANE_DESKEW_EN_REG = FTS_LANE_DESKEW_EN;
reg [4:0] GEARBOX_MODE_REG = GEARBOX_MODE;
reg [40:1] GEN_RXUSRCLK_REG = GEN_RXUSRCLK;
reg [40:1] GEN_TXUSRCLK_REG = GEN_TXUSRCLK;
reg GT_INSTANTIATED_REG = GT_INSTANTIATED;
reg [15:0] INT_MASK_CFG0_REG = INT_MASK_CFG0;
reg [15:0] INT_MASK_CFG1_REG = INT_MASK_CFG1;
reg ISCAN_CK_PH_SEL2_REG = ISCAN_CK_PH_SEL2;
reg LOCAL_MASTER_REG = LOCAL_MASTER;
reg [2:0] LPBK_BIAS_CTRL_REG = LPBK_BIAS_CTRL;
reg LPBK_EN_RCAL_B_REG = LPBK_EN_RCAL_B;
reg [3:0] LPBK_EXT_RCAL_REG = LPBK_EXT_RCAL;
reg [2:0] LPBK_IND_CTRL0_REG = LPBK_IND_CTRL0;
reg [2:0] LPBK_IND_CTRL1_REG = LPBK_IND_CTRL1;
reg [2:0] LPBK_IND_CTRL2_REG = LPBK_IND_CTRL2;
reg [3:0] LPBK_RG_CTRL_REG = LPBK_RG_CTRL;
reg [1:0] OOBDIVCTL_REG = OOBDIVCTL;
reg OOB_PWRUP_REG = OOB_PWRUP;
reg [80:1] PCI3_AUTO_REALIGN_REG = PCI3_AUTO_REALIGN;
reg PCI3_PIPE_RX_ELECIDLE_REG = PCI3_PIPE_RX_ELECIDLE;
reg [1:0] PCI3_RX_ASYNC_EBUF_BYPASS_REG = PCI3_RX_ASYNC_EBUF_BYPASS;
reg PCI3_RX_ELECIDLE_EI2_ENABLE_REG = PCI3_RX_ELECIDLE_EI2_ENABLE;
reg [5:0] PCI3_RX_ELECIDLE_H2L_COUNT_REG = PCI3_RX_ELECIDLE_H2L_COUNT;
reg [2:0] PCI3_RX_ELECIDLE_H2L_DISABLE_REG = PCI3_RX_ELECIDLE_H2L_DISABLE;
reg [5:0] PCI3_RX_ELECIDLE_HI_COUNT_REG = PCI3_RX_ELECIDLE_HI_COUNT;
reg PCI3_RX_ELECIDLE_LP4_DISABLE_REG = PCI3_RX_ELECIDLE_LP4_DISABLE;
reg PCI3_RX_FIFO_DISABLE_REG = PCI3_RX_FIFO_DISABLE;
reg [4:0] PCIE3_CLK_COR_EMPTY_THRSH_REG = PCIE3_CLK_COR_EMPTY_THRSH;
reg [5:0] PCIE3_CLK_COR_FULL_THRSH_REG = PCIE3_CLK_COR_FULL_THRSH;
reg [4:0] PCIE3_CLK_COR_MAX_LAT_REG = PCIE3_CLK_COR_MAX_LAT;
reg [4:0] PCIE3_CLK_COR_MIN_LAT_REG = PCIE3_CLK_COR_MIN_LAT;
reg [5:0] PCIE3_CLK_COR_THRSH_TIMER_REG = PCIE3_CLK_COR_THRSH_TIMER;
reg [15:0] PCIE_BUFG_DIV_CTRL_REG = PCIE_BUFG_DIV_CTRL;
reg [1:0] PCIE_PLL_SEL_MODE_GEN12_REG = PCIE_PLL_SEL_MODE_GEN12;
reg [1:0] PCIE_PLL_SEL_MODE_GEN3_REG = PCIE_PLL_SEL_MODE_GEN3;
reg [1:0] PCIE_PLL_SEL_MODE_GEN4_REG = PCIE_PLL_SEL_MODE_GEN4;
reg [15:0] PCIE_RXPCS_CFG_GEN3_REG = PCIE_RXPCS_CFG_GEN3;
reg [15:0] PCIE_RXPMA_CFG_REG = PCIE_RXPMA_CFG;
reg [15:0] PCIE_TXPCS_CFG_GEN3_REG = PCIE_TXPCS_CFG_GEN3;
reg [15:0] PCIE_TXPMA_CFG_REG = PCIE_TXPMA_CFG;
reg [40:1] PCS_PCIE_EN_REG = PCS_PCIE_EN;
reg [15:0] PCS_RSVD0_REG = PCS_RSVD0;
reg [11:0] PD_TRANS_TIME_FROM_P2_REG = PD_TRANS_TIME_FROM_P2;
reg [7:0] PD_TRANS_TIME_NONE_P2_REG = PD_TRANS_TIME_NONE_P2;
reg [7:0] PD_TRANS_TIME_TO_P2_REG = PD_TRANS_TIME_TO_P2;
reg [1:0] PREIQ_FREQ_BST_REG = PREIQ_FREQ_BST;
reg [2:0] PROCESS_PAR_REG = PROCESS_PAR;
reg RATE_SW_USE_DRP_REG = RATE_SW_USE_DRP;
reg RCLK_SIPO_DLY_ENB_REG = RCLK_SIPO_DLY_ENB;
reg RCLK_SIPO_INV_EN_REG = RCLK_SIPO_INV_EN;
reg RESET_POWERSAVE_DISABLE_REG = RESET_POWERSAVE_DISABLE;
reg [2:0] RTX_BUF_CML_CTRL_REG = RTX_BUF_CML_CTRL;
reg [1:0] RTX_BUF_TERM_CTRL_REG = RTX_BUF_TERM_CTRL;
reg [4:0] RXBUFRESET_TIME_REG = RXBUFRESET_TIME;
reg [32:1] RXBUF_ADDR_MODE_REG = RXBUF_ADDR_MODE;
reg [3:0] RXBUF_EIDLE_HI_CNT_REG = RXBUF_EIDLE_HI_CNT;
reg [3:0] RXBUF_EIDLE_LO_CNT_REG = RXBUF_EIDLE_LO_CNT;
reg [40:1] RXBUF_EN_REG = RXBUF_EN;
reg [40:1] RXBUF_RESET_ON_CB_CHANGE_REG = RXBUF_RESET_ON_CB_CHANGE;
reg [40:1] RXBUF_RESET_ON_COMMAALIGN_REG = RXBUF_RESET_ON_COMMAALIGN;
reg [40:1] RXBUF_RESET_ON_EIDLE_REG = RXBUF_RESET_ON_EIDLE;
reg [40:1] RXBUF_RESET_ON_RATE_CHANGE_REG = RXBUF_RESET_ON_RATE_CHANGE;
reg [5:0] RXBUF_THRESH_OVFLW_REG = RXBUF_THRESH_OVFLW;
reg [40:1] RXBUF_THRESH_OVRD_REG = RXBUF_THRESH_OVRD;
reg [5:0] RXBUF_THRESH_UNDFLW_REG = RXBUF_THRESH_UNDFLW;
reg [4:0] RXCDRFREQRESET_TIME_REG = RXCDRFREQRESET_TIME;
reg [4:0] RXCDRPHRESET_TIME_REG = RXCDRPHRESET_TIME;
reg [15:0] RXCDR_CFG0_REG = RXCDR_CFG0;
reg [15:0] RXCDR_CFG0_GEN3_REG = RXCDR_CFG0_GEN3;
reg [15:0] RXCDR_CFG1_REG = RXCDR_CFG1;
reg [15:0] RXCDR_CFG1_GEN3_REG = RXCDR_CFG1_GEN3;
reg [15:0] RXCDR_CFG2_REG = RXCDR_CFG2;
reg [9:0] RXCDR_CFG2_GEN2_REG = RXCDR_CFG2_GEN2;
reg [15:0] RXCDR_CFG2_GEN3_REG = RXCDR_CFG2_GEN3;
reg [15:0] RXCDR_CFG2_GEN4_REG = RXCDR_CFG2_GEN4;
reg [15:0] RXCDR_CFG3_REG = RXCDR_CFG3;
reg [5:0] RXCDR_CFG3_GEN2_REG = RXCDR_CFG3_GEN2;
reg [15:0] RXCDR_CFG3_GEN3_REG = RXCDR_CFG3_GEN3;
reg [15:0] RXCDR_CFG3_GEN4_REG = RXCDR_CFG3_GEN4;
reg [15:0] RXCDR_CFG4_REG = RXCDR_CFG4;
reg [15:0] RXCDR_CFG4_GEN3_REG = RXCDR_CFG4_GEN3;
reg [15:0] RXCDR_CFG5_REG = RXCDR_CFG5;
reg [15:0] RXCDR_CFG5_GEN3_REG = RXCDR_CFG5_GEN3;
reg RXCDR_FR_RESET_ON_EIDLE_REG = RXCDR_FR_RESET_ON_EIDLE;
reg RXCDR_HOLD_DURING_EIDLE_REG = RXCDR_HOLD_DURING_EIDLE;
reg [15:0] RXCDR_LOCK_CFG0_REG = RXCDR_LOCK_CFG0;
reg [15:0] RXCDR_LOCK_CFG1_REG = RXCDR_LOCK_CFG1;
reg [15:0] RXCDR_LOCK_CFG2_REG = RXCDR_LOCK_CFG2;
reg [15:0] RXCDR_LOCK_CFG3_REG = RXCDR_LOCK_CFG3;
reg [15:0] RXCDR_LOCK_CFG4_REG = RXCDR_LOCK_CFG4;
reg RXCDR_PH_RESET_ON_EIDLE_REG = RXCDR_PH_RESET_ON_EIDLE;
reg [15:0] RXCFOK_CFG0_REG = RXCFOK_CFG0;
reg [15:0] RXCFOK_CFG1_REG = RXCFOK_CFG1;
reg [15:0] RXCFOK_CFG2_REG = RXCFOK_CFG2;
reg [15:0] RXCKCAL1_IQ_LOOP_RST_CFG_REG = RXCKCAL1_IQ_LOOP_RST_CFG;
reg [15:0] RXCKCAL1_I_LOOP_RST_CFG_REG = RXCKCAL1_I_LOOP_RST_CFG;
reg [15:0] RXCKCAL1_Q_LOOP_RST_CFG_REG = RXCKCAL1_Q_LOOP_RST_CFG;
reg [15:0] RXCKCAL2_DX_LOOP_RST_CFG_REG = RXCKCAL2_DX_LOOP_RST_CFG;
reg [15:0] RXCKCAL2_D_LOOP_RST_CFG_REG = RXCKCAL2_D_LOOP_RST_CFG;
reg [15:0] RXCKCAL2_S_LOOP_RST_CFG_REG = RXCKCAL2_S_LOOP_RST_CFG;
reg [15:0] RXCKCAL2_X_LOOP_RST_CFG_REG = RXCKCAL2_X_LOOP_RST_CFG;
reg [6:0] RXDFELPMRESET_TIME_REG = RXDFELPMRESET_TIME;
reg [15:0] RXDFELPM_KL_CFG0_REG = RXDFELPM_KL_CFG0;
reg [15:0] RXDFELPM_KL_CFG1_REG = RXDFELPM_KL_CFG1;
reg [15:0] RXDFELPM_KL_CFG2_REG = RXDFELPM_KL_CFG2;
reg [15:0] RXDFE_CFG0_REG = RXDFE_CFG0;
reg [15:0] RXDFE_CFG1_REG = RXDFE_CFG1;
reg [15:0] RXDFE_GC_CFG0_REG = RXDFE_GC_CFG0;
reg [15:0] RXDFE_GC_CFG1_REG = RXDFE_GC_CFG1;
reg [15:0] RXDFE_GC_CFG2_REG = RXDFE_GC_CFG2;
reg [15:0] RXDFE_H2_CFG0_REG = RXDFE_H2_CFG0;
reg [15:0] RXDFE_H2_CFG1_REG = RXDFE_H2_CFG1;
reg [15:0] RXDFE_H3_CFG0_REG = RXDFE_H3_CFG0;
reg [15:0] RXDFE_H3_CFG1_REG = RXDFE_H3_CFG1;
reg [15:0] RXDFE_H4_CFG0_REG = RXDFE_H4_CFG0;
reg [15:0] RXDFE_H4_CFG1_REG = RXDFE_H4_CFG1;
reg [15:0] RXDFE_H5_CFG0_REG = RXDFE_H5_CFG0;
reg [15:0] RXDFE_H5_CFG1_REG = RXDFE_H5_CFG1;
reg [15:0] RXDFE_H6_CFG0_REG = RXDFE_H6_CFG0;
reg [15:0] RXDFE_H6_CFG1_REG = RXDFE_H6_CFG1;
reg [15:0] RXDFE_H7_CFG0_REG = RXDFE_H7_CFG0;
reg [15:0] RXDFE_H7_CFG1_REG = RXDFE_H7_CFG1;
reg [15:0] RXDFE_H8_CFG0_REG = RXDFE_H8_CFG0;
reg [15:0] RXDFE_H8_CFG1_REG = RXDFE_H8_CFG1;
reg [15:0] RXDFE_H9_CFG0_REG = RXDFE_H9_CFG0;
reg [15:0] RXDFE_H9_CFG1_REG = RXDFE_H9_CFG1;
reg [15:0] RXDFE_HA_CFG0_REG = RXDFE_HA_CFG0;
reg [15:0] RXDFE_HA_CFG1_REG = RXDFE_HA_CFG1;
reg [15:0] RXDFE_HB_CFG0_REG = RXDFE_HB_CFG0;
reg [15:0] RXDFE_HB_CFG1_REG = RXDFE_HB_CFG1;
reg [15:0] RXDFE_HC_CFG0_REG = RXDFE_HC_CFG0;
reg [15:0] RXDFE_HC_CFG1_REG = RXDFE_HC_CFG1;
reg [15:0] RXDFE_HD_CFG0_REG = RXDFE_HD_CFG0;
reg [15:0] RXDFE_HD_CFG1_REG = RXDFE_HD_CFG1;
reg [15:0] RXDFE_HE_CFG0_REG = RXDFE_HE_CFG0;
reg [15:0] RXDFE_HE_CFG1_REG = RXDFE_HE_CFG1;
reg [15:0] RXDFE_HF_CFG0_REG = RXDFE_HF_CFG0;
reg [15:0] RXDFE_HF_CFG1_REG = RXDFE_HF_CFG1;
reg [15:0] RXDFE_KH_CFG0_REG = RXDFE_KH_CFG0;
reg [15:0] RXDFE_KH_CFG1_REG = RXDFE_KH_CFG1;
reg [15:0] RXDFE_KH_CFG2_REG = RXDFE_KH_CFG2;
reg [15:0] RXDFE_KH_CFG3_REG = RXDFE_KH_CFG3;
reg [15:0] RXDFE_OS_CFG0_REG = RXDFE_OS_CFG0;
reg [15:0] RXDFE_OS_CFG1_REG = RXDFE_OS_CFG1;
reg RXDFE_PWR_SAVING_REG = RXDFE_PWR_SAVING;
reg [15:0] RXDFE_UT_CFG0_REG = RXDFE_UT_CFG0;
reg [15:0] RXDFE_UT_CFG1_REG = RXDFE_UT_CFG1;
reg [15:0] RXDFE_UT_CFG2_REG = RXDFE_UT_CFG2;
reg [15:0] RXDFE_VP_CFG0_REG = RXDFE_VP_CFG0;
reg [15:0] RXDFE_VP_CFG1_REG = RXDFE_VP_CFG1;
reg [15:0] RXDLY_CFG_REG = RXDLY_CFG;
reg [15:0] RXDLY_LCFG_REG = RXDLY_LCFG;
reg [72:1] RXELECIDLE_CFG_REG = RXELECIDLE_CFG;
reg [2:0] RXGBOX_FIFO_INIT_RD_ADDR_REG = RXGBOX_FIFO_INIT_RD_ADDR;
reg [40:1] RXGEARBOX_EN_REG = RXGEARBOX_EN;
reg [4:0] RXISCANRESET_TIME_REG = RXISCANRESET_TIME;
reg [15:0] RXLPM_CFG_REG = RXLPM_CFG;
reg [15:0] RXLPM_GC_CFG_REG = RXLPM_GC_CFG;
reg [15:0] RXLPM_KH_CFG0_REG = RXLPM_KH_CFG0;
reg [15:0] RXLPM_KH_CFG1_REG = RXLPM_KH_CFG1;
reg [15:0] RXLPM_OS_CFG0_REG = RXLPM_OS_CFG0;
reg [15:0] RXLPM_OS_CFG1_REG = RXLPM_OS_CFG1;
reg [8:0] RXOOB_CFG_REG = RXOOB_CFG;
reg [48:1] RXOOB_CLK_CFG_REG = RXOOB_CLK_CFG;
reg [4:0] RXOSCALRESET_TIME_REG = RXOSCALRESET_TIME;
reg [4:0] RXOUT_DIV_REG = RXOUT_DIV;
reg [4:0] RXPCSRESET_TIME_REG = RXPCSRESET_TIME;
reg [15:0] RXPHBEACON_CFG_REG = RXPHBEACON_CFG;
reg [15:0] RXPHDLY_CFG_REG = RXPHDLY_CFG;
reg [15:0] RXPHSAMP_CFG_REG = RXPHSAMP_CFG;
reg [15:0] RXPHSLIP_CFG_REG = RXPHSLIP_CFG;
reg [4:0] RXPH_MONITOR_SEL_REG = RXPH_MONITOR_SEL;
reg RXPI_AUTO_BW_SEL_BYPASS_REG = RXPI_AUTO_BW_SEL_BYPASS;
reg [15:0] RXPI_CFG0_REG = RXPI_CFG0;
reg [15:0] RXPI_CFG1_REG = RXPI_CFG1;
reg RXPI_LPM_REG = RXPI_LPM;
reg [1:0] RXPI_SEL_LC_REG = RXPI_SEL_LC;
reg [1:0] RXPI_STARTCODE_REG = RXPI_STARTCODE;
reg RXPI_VREFSEL_REG = RXPI_VREFSEL;
reg [64:1] RXPMACLK_SEL_REG = RXPMACLK_SEL;
reg [4:0] RXPMARESET_TIME_REG = RXPMARESET_TIME;
reg RXPRBS_ERR_LOOPBACK_REG = RXPRBS_ERR_LOOPBACK;
reg [7:0] RXPRBS_LINKACQ_CNT_REG = RXPRBS_LINKACQ_CNT;
reg RXREFCLKDIV2_SEL_REG = RXREFCLKDIV2_SEL;
reg [3:0] RXSLIDE_AUTO_WAIT_REG = RXSLIDE_AUTO_WAIT;
reg [32:1] RXSLIDE_MODE_REG = RXSLIDE_MODE;
reg RXSYNC_MULTILANE_REG = RXSYNC_MULTILANE;
reg RXSYNC_OVRD_REG = RXSYNC_OVRD;
reg RXSYNC_SKIP_DA_REG = RXSYNC_SKIP_DA;
reg RX_AFE_CM_EN_REG = RX_AFE_CM_EN;
reg [15:0] RX_BIAS_CFG0_REG = RX_BIAS_CFG0;
reg [5:0] RX_BUFFER_CFG_REG = RX_BUFFER_CFG;
reg RX_CAPFF_SARC_ENB_REG = RX_CAPFF_SARC_ENB;
reg [5:0] RX_CLK25_DIV_REG = RX_CLK25_DIV;
reg RX_CLKMUX_EN_REG = RX_CLKMUX_EN;
reg [4:0] RX_CLK_SLIP_OVRD_REG = RX_CLK_SLIP_OVRD;
reg [3:0] RX_CM_BUF_CFG_REG = RX_CM_BUF_CFG;
reg RX_CM_BUF_PD_REG = RX_CM_BUF_PD;
reg [1:0] RX_CM_SEL_REG = RX_CM_SEL;
reg [3:0] RX_CM_TRIM_REG = RX_CM_TRIM;
reg [7:0] RX_CTLE3_LPF_REG = RX_CTLE3_LPF;
reg [7:0] RX_DATA_WIDTH_REG = RX_DATA_WIDTH;
reg [5:0] RX_DDI_SEL_REG = RX_DDI_SEL;
reg [40:1] RX_DEFER_RESET_BUF_EN_REG = RX_DEFER_RESET_BUF_EN;
reg [2:0] RX_DEGEN_CTRL_REG = RX_DEGEN_CTRL;
reg [5:0] RX_DFECFOKFCDAC_REG = RX_DFECFOKFCDAC;
reg [3:0] RX_DFELPM_CFG0_REG = RX_DFELPM_CFG0;
reg RX_DFELPM_CFG1_REG = RX_DFELPM_CFG1;
reg RX_DFELPM_KLKH_AGC_STUP_EN_REG = RX_DFELPM_KLKH_AGC_STUP_EN;
reg [1:0] RX_DFE_AGC_CFG0_REG = RX_DFE_AGC_CFG0;
reg [2:0] RX_DFE_AGC_CFG1_REG = RX_DFE_AGC_CFG1;
reg [1:0] RX_DFE_KL_LPM_KH_CFG0_REG = RX_DFE_KL_LPM_KH_CFG0;
reg [2:0] RX_DFE_KL_LPM_KH_CFG1_REG = RX_DFE_KL_LPM_KH_CFG1;
reg [1:0] RX_DFE_KL_LPM_KL_CFG0_REG = RX_DFE_KL_LPM_KL_CFG0;
reg [2:0] RX_DFE_KL_LPM_KL_CFG1_REG = RX_DFE_KL_LPM_KL_CFG1;
reg RX_DFE_LPM_HOLD_DURING_EIDLE_REG = RX_DFE_LPM_HOLD_DURING_EIDLE;
reg [40:1] RX_DISPERR_SEQ_MATCH_REG = RX_DISPERR_SEQ_MATCH;
reg RX_DIV2_MODE_B_REG = RX_DIV2_MODE_B;
reg [4:0] RX_DIVRESET_TIME_REG = RX_DIVRESET_TIME;
reg RX_EN_CTLE_RCAL_B_REG = RX_EN_CTLE_RCAL_B;
reg RX_EN_HI_LR_REG = RX_EN_HI_LR;
reg [8:0] RX_EXT_RL_CTRL_REG = RX_EXT_RL_CTRL;
reg [6:0] RX_EYESCAN_VS_CODE_REG = RX_EYESCAN_VS_CODE;
reg RX_EYESCAN_VS_NEG_DIR_REG = RX_EYESCAN_VS_NEG_DIR;
reg [1:0] RX_EYESCAN_VS_RANGE_REG = RX_EYESCAN_VS_RANGE;
reg RX_EYESCAN_VS_UT_SIGN_REG = RX_EYESCAN_VS_UT_SIGN;
reg RX_FABINT_USRCLK_FLOP_REG = RX_FABINT_USRCLK_FLOP;
reg [1:0] RX_INT_DATAWIDTH_REG = RX_INT_DATAWIDTH;
reg RX_PMA_POWER_SAVE_REG = RX_PMA_POWER_SAVE;
reg [15:0] RX_PMA_RSV0_REG = RX_PMA_RSV0;
real RX_PROGDIV_CFG_REG = RX_PROGDIV_CFG;
reg [15:0] RX_PROGDIV_RATE_REG = RX_PROGDIV_RATE;
reg [3:0] RX_RESLOAD_CTRL_REG = RX_RESLOAD_CTRL;
reg RX_RESLOAD_OVRD_REG = RX_RESLOAD_OVRD;
reg [2:0] RX_SAMPLE_PERIOD_REG = RX_SAMPLE_PERIOD;
reg [5:0] RX_SIG_VALID_DLY_REG = RX_SIG_VALID_DLY;
reg RX_SUM_DFETAPREP_EN_REG = RX_SUM_DFETAPREP_EN;
reg [3:0] RX_SUM_IREF_TUNE_REG = RX_SUM_IREF_TUNE;
reg [3:0] RX_SUM_RESLOAD_CTRL_REG = RX_SUM_RESLOAD_CTRL;
reg [3:0] RX_SUM_VCMTUNE_REG = RX_SUM_VCMTUNE;
reg RX_SUM_VCM_OVWR_REG = RX_SUM_VCM_OVWR;
reg [2:0] RX_SUM_VREF_TUNE_REG = RX_SUM_VREF_TUNE;
reg [1:0] RX_TUNE_AFE_OS_REG = RX_TUNE_AFE_OS;
reg [2:0] RX_VREG_CTRL_REG = RX_VREG_CTRL;
reg RX_VREG_PDB_REG = RX_VREG_PDB;
reg [1:0] RX_WIDEMODE_CDR_REG = RX_WIDEMODE_CDR;
reg [1:0] RX_WIDEMODE_CDR_GEN3_REG = RX_WIDEMODE_CDR_GEN3;
reg [1:0] RX_WIDEMODE_CDR_GEN4_REG = RX_WIDEMODE_CDR_GEN4;
reg [40:1] RX_XCLK_SEL_REG = RX_XCLK_SEL;
reg RX_XMODE_SEL_REG = RX_XMODE_SEL;
reg SAMPLE_CLK_PHASE_REG = SAMPLE_CLK_PHASE;
reg SAS_12G_MODE_REG = SAS_12G_MODE;
reg [3:0] SATA_BURST_SEQ_LEN_REG = SATA_BURST_SEQ_LEN;
reg [2:0] SATA_BURST_VAL_REG = SATA_BURST_VAL;
reg [88:1] SATA_CPLL_CFG_REG = SATA_CPLL_CFG;
reg [2:0] SATA_EIDLE_VAL_REG = SATA_EIDLE_VAL;
reg [40:1] SHOW_REALIGN_COMMA_REG = SHOW_REALIGN_COMMA;
reg [160:1] SIM_DEVICE_REG = SIM_DEVICE;
reg [48:1] SIM_MODE_REG = SIM_MODE;
reg [40:1] SIM_RECEIVER_DETECT_PASS_REG = SIM_RECEIVER_DETECT_PASS;
reg [40:1] SIM_RESET_SPEEDUP_REG = SIM_RESET_SPEEDUP;
reg [32:1] SIM_TX_EIDLE_DRIVE_LEVEL_REG = SIM_TX_EIDLE_DRIVE_LEVEL;
reg SRSTMODE_REG = SRSTMODE;
reg [1:0] TAPDLY_SET_TX_REG = TAPDLY_SET_TX;
reg [3:0] TEMPERATURE_PAR_REG = TEMPERATURE_PAR;
reg [14:0] TERM_RCAL_CFG_REG = TERM_RCAL_CFG;
reg [2:0] TERM_RCAL_OVRD_REG = TERM_RCAL_OVRD;
reg [7:0] TRANS_TIME_RATE_REG = TRANS_TIME_RATE;
reg [7:0] TST_RSV0_REG = TST_RSV0;
reg [7:0] TST_RSV1_REG = TST_RSV1;
reg [40:1] TXBUF_EN_REG = TXBUF_EN;
reg [40:1] TXBUF_RESET_ON_RATE_CHANGE_REG = TXBUF_RESET_ON_RATE_CHANGE;
reg [15:0] TXDLY_CFG_REG = TXDLY_CFG;
reg [15:0] TXDLY_LCFG_REG = TXDLY_LCFG;
reg [3:0] TXDRVBIAS_N_REG = TXDRVBIAS_N;
reg [32:1] TXFIFO_ADDR_CFG_REG = TXFIFO_ADDR_CFG;
reg [2:0] TXGBOX_FIFO_INIT_RD_ADDR_REG = TXGBOX_FIFO_INIT_RD_ADDR;
reg [40:1] TXGEARBOX_EN_REG = TXGEARBOX_EN;
reg TXOUTCLKPCS_SEL_REG = TXOUTCLKPCS_SEL;
reg [4:0] TXOUT_DIV_REG = TXOUT_DIV;
reg [4:0] TXPCSRESET_TIME_REG = TXPCSRESET_TIME;
reg [15:0] TXPHDLY_CFG0_REG = TXPHDLY_CFG0;
reg [15:0] TXPHDLY_CFG1_REG = TXPHDLY_CFG1;
reg [15:0] TXPH_CFG_REG = TXPH_CFG;
reg [15:0] TXPH_CFG2_REG = TXPH_CFG2;
reg [4:0] TXPH_MONITOR_SEL_REG = TXPH_MONITOR_SEL;
reg [15:0] TXPI_CFG_REG = TXPI_CFG;
reg [1:0] TXPI_CFG0_REG = TXPI_CFG0;
reg [1:0] TXPI_CFG1_REG = TXPI_CFG1;
reg [1:0] TXPI_CFG2_REG = TXPI_CFG2;
reg TXPI_CFG3_REG = TXPI_CFG3;
reg TXPI_CFG4_REG = TXPI_CFG4;
reg [2:0] TXPI_CFG5_REG = TXPI_CFG5;
reg TXPI_GRAY_SEL_REG = TXPI_GRAY_SEL;
reg TXPI_INVSTROBE_SEL_REG = TXPI_INVSTROBE_SEL;
reg TXPI_LPM_REG = TXPI_LPM;
reg TXPI_PPM_REG = TXPI_PPM;
reg [72:1] TXPI_PPMCLK_SEL_REG = TXPI_PPMCLK_SEL;
reg [7:0] TXPI_PPM_CFG_REG = TXPI_PPM_CFG;
reg [2:0] TXPI_SYNFREQ_PPM_REG = TXPI_SYNFREQ_PPM;
reg TXPI_VREFSEL_REG = TXPI_VREFSEL;
reg [4:0] TXPMARESET_TIME_REG = TXPMARESET_TIME;
reg TXREFCLKDIV2_SEL_REG = TXREFCLKDIV2_SEL;
reg TXSYNC_MULTILANE_REG = TXSYNC_MULTILANE;
reg TXSYNC_OVRD_REG = TXSYNC_OVRD;
reg TXSYNC_SKIP_DA_REG = TXSYNC_SKIP_DA;
reg [5:0] TX_CLK25_DIV_REG = TX_CLK25_DIV;
reg TX_CLKMUX_EN_REG = TX_CLKMUX_EN;
reg [7:0] TX_DATA_WIDTH_REG = TX_DATA_WIDTH;
reg [15:0] TX_DCC_LOOP_RST_CFG_REG = TX_DCC_LOOP_RST_CFG;
reg [5:0] TX_DEEMPH0_REG = TX_DEEMPH0;
reg [5:0] TX_DEEMPH1_REG = TX_DEEMPH1;
reg [5:0] TX_DEEMPH2_REG = TX_DEEMPH2;
reg [5:0] TX_DEEMPH3_REG = TX_DEEMPH3;
reg [4:0] TX_DIVRESET_TIME_REG = TX_DIVRESET_TIME;
reg [64:1] TX_DRIVE_MODE_REG = TX_DRIVE_MODE;
reg [1:0] TX_DRVMUX_CTRL_REG = TX_DRVMUX_CTRL;
reg [2:0] TX_EIDLE_ASSERT_DELAY_REG = TX_EIDLE_ASSERT_DELAY;
reg [2:0] TX_EIDLE_DEASSERT_DELAY_REG = TX_EIDLE_DEASSERT_DELAY;
reg TX_FABINT_USRCLK_FLOP_REG = TX_FABINT_USRCLK_FLOP;
reg TX_FIFO_BYP_EN_REG = TX_FIFO_BYP_EN;
reg TX_IDLE_DATA_ZERO_REG = TX_IDLE_DATA_ZERO;
reg [1:0] TX_INT_DATAWIDTH_REG = TX_INT_DATAWIDTH;
reg [40:1] TX_LOOPBACK_DRIVE_HIZ_REG = TX_LOOPBACK_DRIVE_HIZ;
reg TX_MAINCURSOR_SEL_REG = TX_MAINCURSOR_SEL;
reg [6:0] TX_MARGIN_FULL_0_REG = TX_MARGIN_FULL_0;
reg [6:0] TX_MARGIN_FULL_1_REG = TX_MARGIN_FULL_1;
reg [6:0] TX_MARGIN_FULL_2_REG = TX_MARGIN_FULL_2;
reg [6:0] TX_MARGIN_FULL_3_REG = TX_MARGIN_FULL_3;
reg [6:0] TX_MARGIN_FULL_4_REG = TX_MARGIN_FULL_4;
reg [6:0] TX_MARGIN_LOW_0_REG = TX_MARGIN_LOW_0;
reg [6:0] TX_MARGIN_LOW_1_REG = TX_MARGIN_LOW_1;
reg [6:0] TX_MARGIN_LOW_2_REG = TX_MARGIN_LOW_2;
reg [6:0] TX_MARGIN_LOW_3_REG = TX_MARGIN_LOW_3;
reg [6:0] TX_MARGIN_LOW_4_REG = TX_MARGIN_LOW_4;
reg [15:0] TX_PHICAL_CFG0_REG = TX_PHICAL_CFG0;
reg [15:0] TX_PHICAL_CFG1_REG = TX_PHICAL_CFG1;
reg [15:0] TX_PHICAL_CFG2_REG = TX_PHICAL_CFG2;
reg [1:0] TX_PI_BIASSET_REG = TX_PI_BIASSET;
reg [1:0] TX_PI_IBIAS_MID_REG = TX_PI_IBIAS_MID;
reg TX_PMADATA_OPT_REG = TX_PMADATA_OPT;
reg TX_PMA_POWER_SAVE_REG = TX_PMA_POWER_SAVE;
reg [15:0] TX_PMA_RSV0_REG = TX_PMA_RSV0;
reg [1:0] TX_PREDRV_CTRL_REG = TX_PREDRV_CTRL;
reg [48:1] TX_PROGCLK_SEL_REG = TX_PROGCLK_SEL;
real TX_PROGDIV_CFG_REG = TX_PROGDIV_CFG;
reg [15:0] TX_PROGDIV_RATE_REG = TX_PROGDIV_RATE;
reg TX_QPI_STATUS_EN_REG = TX_QPI_STATUS_EN;
reg [13:0] TX_RXDETECT_CFG_REG = TX_RXDETECT_CFG;
reg [2:0] TX_RXDETECT_REF_REG = TX_RXDETECT_REF;
reg [2:0] TX_SAMPLE_PERIOD_REG = TX_SAMPLE_PERIOD;
reg TX_SARC_LPBK_ENB_REG = TX_SARC_LPBK_ENB;
reg [1:0] TX_SW_MEAS_REG = TX_SW_MEAS;
reg [9:0] TX_USERPATTERN_DATA0_REG = TX_USERPATTERN_DATA0;
reg [9:0] TX_USERPATTERN_DATA1_REG = TX_USERPATTERN_DATA1;
reg [9:0] TX_USERPATTERN_DATA2_REG = TX_USERPATTERN_DATA2;
reg [9:0] TX_USERPATTERN_DATA3_REG = TX_USERPATTERN_DATA3;
reg [9:0] TX_USERPATTERN_DATA4_REG = TX_USERPATTERN_DATA4;
reg [9:0] TX_USERPATTERN_DATA5_REG = TX_USERPATTERN_DATA5;
reg [9:0] TX_USERPATTERN_DATA6_REG = TX_USERPATTERN_DATA6;
reg [9:0] TX_USERPATTERN_DATA7_REG = TX_USERPATTERN_DATA7;
reg [2:0] TX_VREG_CTRL_REG = TX_VREG_CTRL;
reg TX_VREG_PDB_REG = TX_VREG_PDB;
reg [1:0] TX_VREG_VREFSEL_REG = TX_VREG_VREFSEL;
reg [40:1] TX_XCLK_SEL_REG = TX_XCLK_SEL;
reg USB_BOTH_BURST_IDLE_REG = USB_BOTH_BURST_IDLE;
reg [6:0] USB_BURSTMAX_U3WAKE_REG = USB_BURSTMAX_U3WAKE;
reg [6:0] USB_BURSTMIN_U3WAKE_REG = USB_BURSTMIN_U3WAKE;
reg USB_CLK_COR_EQ_EN_REG = USB_CLK_COR_EQ_EN;
reg USB_EXT_CNTL_REG = USB_EXT_CNTL;
reg [9:0] USB_IDLEMAX_POLLING_REG = USB_IDLEMAX_POLLING;
reg [9:0] USB_IDLEMIN_POLLING_REG = USB_IDLEMIN_POLLING;
reg [8:0] USB_LFPSPING_BURST_REG = USB_LFPSPING_BURST;
reg [8:0] USB_LFPSPOLLING_BURST_REG = USB_LFPSPOLLING_BURST;
reg [8:0] USB_LFPSPOLLING_IDLE_MS_REG = USB_LFPSPOLLING_IDLE_MS;
reg [8:0] USB_LFPSU1EXIT_BURST_REG = USB_LFPSU1EXIT_BURST;
reg [8:0] USB_LFPSU2LPEXIT_BURST_MS_REG = USB_LFPSU2LPEXIT_BURST_MS;
reg [8:0] USB_LFPSU3WAKE_BURST_MS_REG = USB_LFPSU3WAKE_BURST_MS;
reg [3:0] USB_LFPS_TPERIOD_REG = USB_LFPS_TPERIOD;
reg USB_LFPS_TPERIOD_ACCURATE_REG = USB_LFPS_TPERIOD_ACCURATE;
reg USB_MODE_REG = USB_MODE;
reg USB_PCIE_ERR_REP_DIS_REG = USB_PCIE_ERR_REP_DIS;
reg [5:0] USB_PING_SATA_MAX_INIT_REG = USB_PING_SATA_MAX_INIT;
reg [5:0] USB_PING_SATA_MIN_INIT_REG = USB_PING_SATA_MIN_INIT;
reg [5:0] USB_POLL_SATA_MAX_BURST_REG = USB_POLL_SATA_MAX_BURST;
reg [5:0] USB_POLL_SATA_MIN_BURST_REG = USB_POLL_SATA_MIN_BURST;
reg USB_RAW_ELEC_REG = USB_RAW_ELEC;
reg USB_RXIDLE_P0_CTRL_REG = USB_RXIDLE_P0_CTRL;
reg USB_TXIDLE_TUNE_ENABLE_REG = USB_TXIDLE_TUNE_ENABLE;
reg [5:0] USB_U1_SATA_MAX_WAKE_REG = USB_U1_SATA_MAX_WAKE;
reg [5:0] USB_U1_SATA_MIN_WAKE_REG = USB_U1_SATA_MIN_WAKE;
reg [6:0] USB_U2_SAS_MAX_COM_REG = USB_U2_SAS_MAX_COM;
reg [5:0] USB_U2_SAS_MIN_COM_REG = USB_U2_SAS_MIN_COM;
reg USE_PCS_CLK_PHASE_SEL_REG = USE_PCS_CLK_PHASE_SEL;
reg Y_ALL_MODE_REG = Y_ALL_MODE;

initial begin
  ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_DEBUG_MODE] = ACJTAG_DEBUG_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_MODE] = ACJTAG_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_RESET] = ACJTAG_RESET;
  ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG0] = ADAPT_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG1] = ADAPT_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG2] = ADAPT_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_CDRSTEPSEL] = AEN_CDRSTEPSEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_CPLL] = AEN_CPLL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_LOOPBACK] = AEN_LOOPBACK;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_MASTER] = AEN_MASTER;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_PD_AND_EIDLE] = AEN_PD_AND_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_POLARITY] = AEN_POLARITY;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_PRBS] = AEN_PRBS;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_QPI] = AEN_QPI;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RESET] = AEN_RESET;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXCDR] = AEN_RXCDR;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXDFELPM] = AEN_RXDFELPM;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXDFE] = AEN_RXDFE;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXOUTCLK_SEL] = AEN_RXOUTCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXPHDLY] = AEN_RXPHDLY;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXPLLCLK_SEL] = AEN_RXPLLCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_RXSYSCLK_SEL] = AEN_RXSYSCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXMUXDCD] = AEN_TXMUXDCD;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXOUTCLK_SEL] = AEN_TXOUTCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPHDLY] = AEN_TXPHDLY;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPI_PPM] = AEN_TXPI_PPM;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPLLCLK_SEL] = AEN_TXPLLCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TXSYSCLK_SEL] = AEN_TXSYSCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__AEN_TX_DRIVE_MODE] = AEN_TX_DRIVE_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_DOUBLE] = ALIGN_COMMA_DOUBLE;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_ENABLE] = ALIGN_COMMA_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_WORD] = ALIGN_COMMA_WORD;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_MCOMMA_DET] = ALIGN_MCOMMA_DET;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_MCOMMA_VALUE] = ALIGN_MCOMMA_VALUE;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_PCOMMA_DET] = ALIGN_PCOMMA_DET;
  ATTR[`GTHE4_CHANNEL_TEST__ALIGN_PCOMMA_VALUE] = ALIGN_PCOMMA_VALUE;
  ATTR[`GTHE4_CHANNEL_TEST__AMONITOR_CFG] = AMONITOR_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__A_CPLLLOCKEN] = A_CPLLLOCKEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_CPLLPD] = A_CPLLPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_CPLLRESET] = A_CPLLRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_EYESCANRESET] = A_EYESCANRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_GTRESETSEL] = A_GTRESETSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_GTRXRESET] = A_GTRXRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_GTTXRESET] = A_GTTXRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_LOOPBACK] = A_LOOPBACK;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXAFECFOKEN] = A_RXAFECFOKEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXBUFRESET] = A_RXBUFRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRFREQRESET] = A_RXCDRFREQRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRHOLD] = A_RXCDRHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXCDROVRDEN] = A_RXCDROVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRRESET] = A_RXCDRRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXCKCALRESET] = A_RXCKCALRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCCTRL] = A_RXDFEAGCCTRL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCHOLD] = A_RXDFEAGCHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCOVRDEN] = A_RXDFEAGCOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFCNUM] = A_RXDFECFOKFCNUM;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFEN] = A_RXDFECFOKFEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFPULSE] = A_RXDFECFOKFPULSE;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKHOLD] = A_RXDFECFOKHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKOVREN] = A_RXDFECFOKOVREN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEKHHOLD] = A_RXDFEKHHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEKHOVRDEN] = A_RXDFEKHOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELFHOLD] = A_RXDFELFHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELFOVRDEN] = A_RXDFELFOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELPMRESET] = A_RXDFELPMRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP10HOLD] = A_RXDFETAP10HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP10OVRDEN] = A_RXDFETAP10OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP11HOLD] = A_RXDFETAP11HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP11OVRDEN] = A_RXDFETAP11OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP12HOLD] = A_RXDFETAP12HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP12OVRDEN] = A_RXDFETAP12OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP13HOLD] = A_RXDFETAP13HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP13OVRDEN] = A_RXDFETAP13OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP14HOLD] = A_RXDFETAP14HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP14OVRDEN] = A_RXDFETAP14OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP15HOLD] = A_RXDFETAP15HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP15OVRDEN] = A_RXDFETAP15OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP2HOLD] = A_RXDFETAP2HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP2OVRDEN] = A_RXDFETAP2OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP3HOLD] = A_RXDFETAP3HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP3OVRDEN] = A_RXDFETAP3OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP4HOLD] = A_RXDFETAP4HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP4OVRDEN] = A_RXDFETAP4OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP5HOLD] = A_RXDFETAP5HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP5OVRDEN] = A_RXDFETAP5OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP6HOLD] = A_RXDFETAP6HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP6OVRDEN] = A_RXDFETAP6OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP7HOLD] = A_RXDFETAP7HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP7OVRDEN] = A_RXDFETAP7OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP8HOLD] = A_RXDFETAP8HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP8OVRDEN] = A_RXDFETAP8OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP9HOLD] = A_RXDFETAP9HOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP9OVRDEN] = A_RXDFETAP9OVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEUTHOLD] = A_RXDFEUTHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEUTOVRDEN] = A_RXDFEUTOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEVPHOLD] = A_RXDFEVPHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEVPOVRDEN] = A_RXDFEVPOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEXYDEN] = A_RXDFEXYDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYBYPASS] = A_RXDLYBYPASS;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYEN] = A_RXDLYEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYOVRDEN] = A_RXDLYOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYSRESET] = A_RXDLYSRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMEN] = A_RXLPMEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMGCHOLD] = A_RXLPMGCHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMGCOVRDEN] = A_RXLPMGCOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMHFHOLD] = A_RXLPMHFHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMHFOVRDEN] = A_RXLPMHFOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMLFHOLD] = A_RXLPMLFHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMLFKLOVRDEN] = A_RXLPMLFKLOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMOSHOLD] = A_RXLPMOSHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMOSOVRDEN] = A_RXLPMOSOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXMONITORSEL] = A_RXMONITORSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXOOBRESET] = A_RXOOBRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXOSCALRESET] = A_RXOSCALRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXOSHOLD] = A_RXOSHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXOSOVRDEN] = A_RXOSOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXOUTCLKSEL] = A_RXOUTCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPCSRESET] = A_RXPCSRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPD] = A_RXPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPHALIGNEN] = A_RXPHALIGNEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPHALIGN] = A_RXPHALIGN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPHDLYPD] = A_RXPHDLYPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPHDLYRESET] = A_RXPHDLYRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPHOVRDEN] = A_RXPHOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPLLCLKSEL] = A_RXPLLCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPMARESET] = A_RXPMARESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPOLARITY] = A_RXPOLARITY;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPRBSCNTRESET] = A_RXPRBSCNTRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPRBSSEL] = A_RXPRBSSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXPROGDIVRESET] = A_RXPROGDIVRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXSYSCLKSEL] = A_RXSYSCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_RXTERMINATION] = A_RXTERMINATION;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXBUFDIFFCTRL] = A_TXBUFDIFFCTRL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDCCRESET] = A_TXDCCRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDEEMPH] = A_TXDEEMPH;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDIFFCTRL] = A_TXDIFFCTRL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYBYPASS] = A_TXDLYBYPASS;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYEN] = A_TXDLYEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYOVRDEN] = A_TXDLYOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYSRESET] = A_TXDLYSRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXELECIDLE] = A_TXELECIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXINHIBIT] = A_TXINHIBIT;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXMAINCURSOR] = A_TXMAINCURSOR;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXMARGIN] = A_TXMARGIN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXMUXDCDEXHOLD] = A_TXMUXDCDEXHOLD;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXMUXDCDORWREN] = A_TXMUXDCDORWREN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXOUTCLKSEL] = A_TXOUTCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPCSRESET] = A_TXPCSRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPD] = A_TXPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHALIGNEN] = A_TXPHALIGNEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHALIGN] = A_TXPHALIGN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHDLYPD] = A_TXPHDLYPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHDLYRESET] = A_TXPHDLYRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHINIT] = A_TXPHINIT;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPHOVRDEN] = A_TXPHOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMOVRDEN] = A_TXPIPPMOVRDEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMPD] = A_TXPIPPMPD;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMSEL] = A_TXPIPPMSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPLLCLKSEL] = A_TXPLLCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPMARESET] = A_TXPMARESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPOLARITY] = A_TXPOLARITY;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPOSTCURSOR] = A_TXPOSTCURSOR;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPRBSFORCEERR] = A_TXPRBSFORCEERR;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPRBSSEL] = A_TXPRBSSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPRECURSOR] = A_TXPRECURSOR;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXPROGDIVRESET] = A_TXPROGDIVRESET;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXQPIBIASEN] = A_TXQPIBIASEN;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXRESETSEL] = A_TXRESETSEL;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXSWING] = A_TXSWING;
  ATTR[`GTHE4_CHANNEL_TEST__A_TXSYSCLKSEL] = A_TXSYSCLKSEL;
  ATTR[`GTHE4_CHANNEL_TEST__BSR_ENABLE] = BSR_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__CAPBYPASS_FORCE] = CAPBYPASS_FORCE;
  ATTR[`GTHE4_CHANNEL_TEST__CBCC_DATA_SOURCE_SEL] = CBCC_DATA_SOURCE_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__CDR_SWAP_MODE_EN] = CDR_SWAP_MODE_EN;
  ATTR[`GTHE4_CHANNEL_TEST__CFOK_PWRSVE_EN] = CFOK_PWRSVE_EN;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_KEEP_ALIGN] = CHAN_BOND_KEEP_ALIGN;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_MAX_SKEW] = CHAN_BOND_MAX_SKEW;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_1] = CHAN_BOND_SEQ_1_1;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_2] = CHAN_BOND_SEQ_1_2;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_3] = CHAN_BOND_SEQ_1_3;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_4] = CHAN_BOND_SEQ_1_4;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_ENABLE] = CHAN_BOND_SEQ_1_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_1] = CHAN_BOND_SEQ_2_1;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_2] = CHAN_BOND_SEQ_2_2;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_3] = CHAN_BOND_SEQ_2_3;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_4] = CHAN_BOND_SEQ_2_4;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_ENABLE] = CHAN_BOND_SEQ_2_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_USE] = CHAN_BOND_SEQ_2_USE;
  ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_LEN] = CHAN_BOND_SEQ_LEN;
  ATTR[`GTHE4_CHANNEL_TEST__CH_HSPMUX] = CH_HSPMUX;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_0] = CKCAL1_CFG_0;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_1] = CKCAL1_CFG_1;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_2] = CKCAL1_CFG_2;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_3] = CKCAL1_CFG_3;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_0] = CKCAL2_CFG_0;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_1] = CKCAL2_CFG_1;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_2] = CKCAL2_CFG_2;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_3] = CKCAL2_CFG_3;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_4] = CKCAL2_CFG_4;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL_RSVD0] = CKCAL_RSVD0;
  ATTR[`GTHE4_CHANNEL_TEST__CKCAL_RSVD1] = CKCAL_RSVD1;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_CORRECT_USE] = CLK_CORRECT_USE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_KEEP_IDLE] = CLK_COR_KEEP_IDLE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_MAX_LAT] = CLK_COR_MAX_LAT;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_MIN_LAT] = CLK_COR_MIN_LAT;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_PRECEDENCE] = CLK_COR_PRECEDENCE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_REPEAT_WAIT] = CLK_COR_REPEAT_WAIT;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_1] = CLK_COR_SEQ_1_1;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_2] = CLK_COR_SEQ_1_2;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_3] = CLK_COR_SEQ_1_3;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_4] = CLK_COR_SEQ_1_4;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_ENABLE] = CLK_COR_SEQ_1_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_1] = CLK_COR_SEQ_2_1;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_2] = CLK_COR_SEQ_2_2;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_3] = CLK_COR_SEQ_2_3;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_4] = CLK_COR_SEQ_2_4;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_ENABLE] = CLK_COR_SEQ_2_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_USE] = CLK_COR_SEQ_2_USE;
  ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_LEN] = CLK_COR_SEQ_LEN;
  ATTR[`GTHE4_CHANNEL_TEST__COEREG_CLKCTRL] = COEREG_CLKCTRL;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG0] = CPLL_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG1] = CPLL_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG2] = CPLL_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG3] = CPLL_CFG3;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_FBDIV] = CPLL_FBDIV;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_FBDIV_45] = CPLL_FBDIV_45;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_INIT_CFG0] = CPLL_INIT_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_LOCK_CFG] = CPLL_LOCK_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__CPLL_REFCLK_DIV] = CPLL_REFCLK_DIV;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_CLK_MASK0] = CSSD_CLK_MASK0;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_CLK_MASK1] = CSSD_CLK_MASK1;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG0] = CSSD_REG0;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG10] = CSSD_REG10;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG1] = CSSD_REG1;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG2] = CSSD_REG2;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG3] = CSSD_REG3;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG4] = CSSD_REG4;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG5] = CSSD_REG5;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG6] = CSSD_REG6;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG7] = CSSD_REG7;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG8] = CSSD_REG8;
  ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG9] = CSSD_REG9;
  ATTR[`GTHE4_CHANNEL_TEST__CTLE3_OCAP_EXT_CTRL] = CTLE3_OCAP_EXT_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__CTLE3_OCAP_EXT_EN] = CTLE3_OCAP_EXT_EN;
  ATTR[`GTHE4_CHANNEL_TEST__DDI_CTRL] = DDI_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__DDI_REALIGN_WAIT] = DDI_REALIGN_WAIT;
  ATTR[`GTHE4_CHANNEL_TEST__DEC_MCOMMA_DETECT] = DEC_MCOMMA_DETECT;
  ATTR[`GTHE4_CHANNEL_TEST__DEC_PCOMMA_DETECT] = DEC_PCOMMA_DETECT;
  ATTR[`GTHE4_CHANNEL_TEST__DEC_VALID_COMMA_ONLY] = DEC_VALID_COMMA_ONLY;
  ATTR[`GTHE4_CHANNEL_TEST__DELAY_ELEC] = DELAY_ELEC;
  ATTR[`GTHE4_CHANNEL_TEST__DMONITOR_CFG0] = DMONITOR_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__DMONITOR_CFG1] = DMONITOR_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__ES_CLK_PHASE_SEL] = ES_CLK_PHASE_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__ES_CONTROL] = ES_CONTROL;
  ATTR[`GTHE4_CHANNEL_TEST__ES_ERRDET_EN] = ES_ERRDET_EN;
  ATTR[`GTHE4_CHANNEL_TEST__ES_EYE_SCAN_EN] = ES_EYE_SCAN_EN;
  ATTR[`GTHE4_CHANNEL_TEST__ES_HORZ_OFFSET] = ES_HORZ_OFFSET;
  ATTR[`GTHE4_CHANNEL_TEST__ES_PRESCALE] = ES_PRESCALE;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER0] = ES_QUALIFIER0;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER1] = ES_QUALIFIER1;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER2] = ES_QUALIFIER2;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER3] = ES_QUALIFIER3;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER4] = ES_QUALIFIER4;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER5] = ES_QUALIFIER5;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER6] = ES_QUALIFIER6;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER7] = ES_QUALIFIER7;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER8] = ES_QUALIFIER8;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER9] = ES_QUALIFIER9;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK0] = ES_QUAL_MASK0;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK1] = ES_QUAL_MASK1;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK2] = ES_QUAL_MASK2;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK3] = ES_QUAL_MASK3;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK4] = ES_QUAL_MASK4;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK5] = ES_QUAL_MASK5;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK6] = ES_QUAL_MASK6;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK7] = ES_QUAL_MASK7;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK8] = ES_QUAL_MASK8;
  ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK9] = ES_QUAL_MASK9;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK0] = ES_SDATA_MASK0;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK1] = ES_SDATA_MASK1;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK2] = ES_SDATA_MASK2;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK3] = ES_SDATA_MASK3;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK4] = ES_SDATA_MASK4;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK5] = ES_SDATA_MASK5;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK6] = ES_SDATA_MASK6;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK7] = ES_SDATA_MASK7;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK8] = ES_SDATA_MASK8;
  ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK9] = ES_SDATA_MASK9;
  ATTR[`GTHE4_CHANNEL_TEST__EYE_SCAN_SWAP_EN] = EYE_SCAN_SWAP_EN;
  ATTR[`GTHE4_CHANNEL_TEST__FTS_DESKEW_SEQ_ENABLE] = FTS_DESKEW_SEQ_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__FTS_LANE_DESKEW_CFG] = FTS_LANE_DESKEW_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__FTS_LANE_DESKEW_EN] = FTS_LANE_DESKEW_EN;
  ATTR[`GTHE4_CHANNEL_TEST__GEARBOX_MODE] = GEARBOX_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__GEN_RXUSRCLK] = GEN_RXUSRCLK;
  ATTR[`GTHE4_CHANNEL_TEST__GEN_TXUSRCLK] = GEN_TXUSRCLK;
  ATTR[`GTHE4_CHANNEL_TEST__GT_INSTANTIATED] = GT_INSTANTIATED;
  ATTR[`GTHE4_CHANNEL_TEST__INT_MASK_CFG0] = INT_MASK_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__INT_MASK_CFG1] = INT_MASK_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__ISCAN_CK_PH_SEL2] = ISCAN_CK_PH_SEL2;
  ATTR[`GTHE4_CHANNEL_TEST__LOCAL_MASTER] = LOCAL_MASTER;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_BIAS_CTRL] = LPBK_BIAS_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_EN_RCAL_B] = LPBK_EN_RCAL_B;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_EXT_RCAL] = LPBK_EXT_RCAL;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL0] = LPBK_IND_CTRL0;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL1] = LPBK_IND_CTRL1;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL2] = LPBK_IND_CTRL2;
  ATTR[`GTHE4_CHANNEL_TEST__LPBK_RG_CTRL] = LPBK_RG_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__OOBDIVCTL] = OOBDIVCTL;
  ATTR[`GTHE4_CHANNEL_TEST__OOB_PWRUP] = OOB_PWRUP;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_AUTO_REALIGN] = PCI3_AUTO_REALIGN;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_PIPE_RX_ELECIDLE] = PCI3_PIPE_RX_ELECIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ASYNC_EBUF_BYPASS] = PCI3_RX_ASYNC_EBUF_BYPASS;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_EI2_ENABLE] = PCI3_RX_ELECIDLE_EI2_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_H2L_COUNT] = PCI3_RX_ELECIDLE_H2L_COUNT;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_H2L_DISABLE] = PCI3_RX_ELECIDLE_H2L_DISABLE;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_HI_COUNT] = PCI3_RX_ELECIDLE_HI_COUNT;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_LP4_DISABLE] = PCI3_RX_ELECIDLE_LP4_DISABLE;
  ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_FIFO_DISABLE] = PCI3_RX_FIFO_DISABLE;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_EMPTY_THRSH] = PCIE3_CLK_COR_EMPTY_THRSH;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_FULL_THRSH] = PCIE3_CLK_COR_FULL_THRSH;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_MAX_LAT] = PCIE3_CLK_COR_MAX_LAT;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_MIN_LAT] = PCIE3_CLK_COR_MIN_LAT;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_THRSH_TIMER] = PCIE3_CLK_COR_THRSH_TIMER;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_BUFG_DIV_CTRL] = PCIE_BUFG_DIV_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN12] = PCIE_PLL_SEL_MODE_GEN12;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN3] = PCIE_PLL_SEL_MODE_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN4] = PCIE_PLL_SEL_MODE_GEN4;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_RXPCS_CFG_GEN3] = PCIE_RXPCS_CFG_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_RXPMA_CFG] = PCIE_RXPMA_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_TXPCS_CFG_GEN3] = PCIE_TXPCS_CFG_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__PCIE_TXPMA_CFG] = PCIE_TXPMA_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__PCS_PCIE_EN] = PCS_PCIE_EN;
  ATTR[`GTHE4_CHANNEL_TEST__PCS_RSVD0] = PCS_RSVD0;
  ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_FROM_P2] = PD_TRANS_TIME_FROM_P2;
  ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_NONE_P2] = PD_TRANS_TIME_NONE_P2;
  ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_TO_P2] = PD_TRANS_TIME_TO_P2;
  ATTR[`GTHE4_CHANNEL_TEST__PREIQ_FREQ_BST] = PREIQ_FREQ_BST;
  ATTR[`GTHE4_CHANNEL_TEST__PROCESS_PAR] = PROCESS_PAR;
  ATTR[`GTHE4_CHANNEL_TEST__RATE_SW_USE_DRP] = RATE_SW_USE_DRP;
  ATTR[`GTHE4_CHANNEL_TEST__RCLK_SIPO_DLY_ENB] = RCLK_SIPO_DLY_ENB;
  ATTR[`GTHE4_CHANNEL_TEST__RCLK_SIPO_INV_EN] = RCLK_SIPO_INV_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RESET_POWERSAVE_DISABLE] = RESET_POWERSAVE_DISABLE;
  ATTR[`GTHE4_CHANNEL_TEST__RTX_BUF_CML_CTRL] = RTX_BUF_CML_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RTX_BUF_TERM_CTRL] = RTX_BUF_TERM_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUFRESET_TIME] = RXBUFRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_ADDR_MODE] = RXBUF_ADDR_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EIDLE_HI_CNT] = RXBUF_EIDLE_HI_CNT;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EIDLE_LO_CNT] = RXBUF_EIDLE_LO_CNT;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EN] = RXBUF_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_CB_CHANGE] = RXBUF_RESET_ON_CB_CHANGE;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_COMMAALIGN] = RXBUF_RESET_ON_COMMAALIGN;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_EIDLE] = RXBUF_RESET_ON_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_RATE_CHANGE] = RXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_OVFLW] = RXBUF_THRESH_OVFLW;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_OVRD] = RXBUF_THRESH_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_UNDFLW] = RXBUF_THRESH_UNDFLW;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDRFREQRESET_TIME] = RXCDRFREQRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDRPHRESET_TIME] = RXCDRPHRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG0] = RXCDR_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG0_GEN3] = RXCDR_CFG0_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG1] = RXCDR_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG1_GEN3] = RXCDR_CFG1_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2] = RXCDR_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN2] = RXCDR_CFG2_GEN2;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN3] = RXCDR_CFG2_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN4] = RXCDR_CFG2_GEN4;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3] = RXCDR_CFG3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN2] = RXCDR_CFG3_GEN2;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN3] = RXCDR_CFG3_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN4] = RXCDR_CFG3_GEN4;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG4] = RXCDR_CFG4;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG4_GEN3] = RXCDR_CFG4_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG5] = RXCDR_CFG5;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG5_GEN3] = RXCDR_CFG5_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_FR_RESET_ON_EIDLE] = RXCDR_FR_RESET_ON_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_HOLD_DURING_EIDLE] = RXCDR_HOLD_DURING_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG0] = RXCDR_LOCK_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG1] = RXCDR_LOCK_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG2] = RXCDR_LOCK_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG3] = RXCDR_LOCK_CFG3;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG4] = RXCDR_LOCK_CFG4;
  ATTR[`GTHE4_CHANNEL_TEST__RXCDR_PH_RESET_ON_EIDLE] = RXCDR_PH_RESET_ON_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG0] = RXCFOK_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG1] = RXCFOK_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG2] = RXCFOK_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_IQ_LOOP_RST_CFG] = RXCKCAL1_IQ_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_I_LOOP_RST_CFG] = RXCKCAL1_I_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_Q_LOOP_RST_CFG] = RXCKCAL1_Q_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_DX_LOOP_RST_CFG] = RXCKCAL2_DX_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_D_LOOP_RST_CFG] = RXCKCAL2_D_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_S_LOOP_RST_CFG] = RXCKCAL2_S_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_X_LOOP_RST_CFG] = RXCKCAL2_X_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFELPMRESET_TIME] = RXDFELPMRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG0] = RXDFELPM_KL_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG1] = RXDFELPM_KL_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG2] = RXDFELPM_KL_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_CFG0] = RXDFE_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_CFG1] = RXDFE_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG0] = RXDFE_GC_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG1] = RXDFE_GC_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG2] = RXDFE_GC_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H2_CFG0] = RXDFE_H2_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H2_CFG1] = RXDFE_H2_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H3_CFG0] = RXDFE_H3_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H3_CFG1] = RXDFE_H3_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H4_CFG0] = RXDFE_H4_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H4_CFG1] = RXDFE_H4_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H5_CFG0] = RXDFE_H5_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H5_CFG1] = RXDFE_H5_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H6_CFG0] = RXDFE_H6_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H6_CFG1] = RXDFE_H6_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H7_CFG0] = RXDFE_H7_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H7_CFG1] = RXDFE_H7_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H8_CFG0] = RXDFE_H8_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H8_CFG1] = RXDFE_H8_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H9_CFG0] = RXDFE_H9_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H9_CFG1] = RXDFE_H9_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HA_CFG0] = RXDFE_HA_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HA_CFG1] = RXDFE_HA_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HB_CFG0] = RXDFE_HB_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HB_CFG1] = RXDFE_HB_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HC_CFG0] = RXDFE_HC_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HC_CFG1] = RXDFE_HC_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HD_CFG0] = RXDFE_HD_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HD_CFG1] = RXDFE_HD_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HE_CFG0] = RXDFE_HE_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HE_CFG1] = RXDFE_HE_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HF_CFG0] = RXDFE_HF_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HF_CFG1] = RXDFE_HF_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG0] = RXDFE_KH_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG1] = RXDFE_KH_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG2] = RXDFE_KH_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG3] = RXDFE_KH_CFG3;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_OS_CFG0] = RXDFE_OS_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_OS_CFG1] = RXDFE_OS_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_PWR_SAVING] = RXDFE_PWR_SAVING;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG0] = RXDFE_UT_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG1] = RXDFE_UT_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG2] = RXDFE_UT_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_VP_CFG0] = RXDFE_VP_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXDFE_VP_CFG1] = RXDFE_VP_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXDLY_CFG] = RXDLY_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXDLY_LCFG] = RXDLY_LCFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXELECIDLE_CFG] = RXELECIDLE_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXGBOX_FIFO_INIT_RD_ADDR] = RXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTHE4_CHANNEL_TEST__RXGEARBOX_EN] = RXGEARBOX_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RXISCANRESET_TIME] = RXISCANRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_CFG] = RXLPM_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_GC_CFG] = RXLPM_GC_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_KH_CFG0] = RXLPM_KH_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_KH_CFG1] = RXLPM_KH_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_OS_CFG0] = RXLPM_OS_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXLPM_OS_CFG1] = RXLPM_OS_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXOOB_CFG] = RXOOB_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXOOB_CLK_CFG] = RXOOB_CLK_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXOSCALRESET_TIME] = RXOSCALRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXOUT_DIV] = RXOUT_DIV;
  ATTR[`GTHE4_CHANNEL_TEST__RXPCSRESET_TIME] = RXPCSRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXPHBEACON_CFG] = RXPHBEACON_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXPHDLY_CFG] = RXPHDLY_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXPHSAMP_CFG] = RXPHSAMP_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXPHSLIP_CFG] = RXPHSLIP_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RXPH_MONITOR_SEL] = RXPH_MONITOR_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_AUTO_BW_SEL_BYPASS] = RXPI_AUTO_BW_SEL_BYPASS;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_CFG0] = RXPI_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_CFG1] = RXPI_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_LPM] = RXPI_LPM;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_SEL_LC] = RXPI_SEL_LC;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_STARTCODE] = RXPI_STARTCODE;
  ATTR[`GTHE4_CHANNEL_TEST__RXPI_VREFSEL] = RXPI_VREFSEL;
  ATTR[`GTHE4_CHANNEL_TEST__RXPMACLK_SEL] = RXPMACLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RXPMARESET_TIME] = RXPMARESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RXPRBS_ERR_LOOPBACK] = RXPRBS_ERR_LOOPBACK;
  ATTR[`GTHE4_CHANNEL_TEST__RXPRBS_LINKACQ_CNT] = RXPRBS_LINKACQ_CNT;
  ATTR[`GTHE4_CHANNEL_TEST__RXREFCLKDIV2_SEL] = RXREFCLKDIV2_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RXSLIDE_AUTO_WAIT] = RXSLIDE_AUTO_WAIT;
  ATTR[`GTHE4_CHANNEL_TEST__RXSLIDE_MODE] = RXSLIDE_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_MULTILANE] = RXSYNC_MULTILANE;
  ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_OVRD] = RXSYNC_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_SKIP_DA] = RXSYNC_SKIP_DA;
  ATTR[`GTHE4_CHANNEL_TEST__RX_AFE_CM_EN] = RX_AFE_CM_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_BIAS_CFG0] = RX_BIAS_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_BUFFER_CFG] = RX_BUFFER_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CAPFF_SARC_ENB] = RX_CAPFF_SARC_ENB;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CLK25_DIV] = RX_CLK25_DIV;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CLKMUX_EN] = RX_CLKMUX_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CLK_SLIP_OVRD] = RX_CLK_SLIP_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CM_BUF_CFG] = RX_CM_BUF_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CM_BUF_PD] = RX_CM_BUF_PD;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CM_SEL] = RX_CM_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CM_TRIM] = RX_CM_TRIM;
  ATTR[`GTHE4_CHANNEL_TEST__RX_CTLE3_LPF] = RX_CTLE3_LPF;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DATA_WIDTH] = RX_DATA_WIDTH;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DDI_SEL] = RX_DDI_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DEFER_RESET_BUF_EN] = RX_DEFER_RESET_BUF_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DEGEN_CTRL] = RX_DEGEN_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFECFOKFCDAC] = RX_DFECFOKFCDAC;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_CFG0] = RX_DFELPM_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_CFG1] = RX_DFELPM_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_KLKH_AGC_STUP_EN] = RX_DFELPM_KLKH_AGC_STUP_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_AGC_CFG0] = RX_DFE_AGC_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_AGC_CFG1] = RX_DFE_AGC_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KH_CFG0] = RX_DFE_KL_LPM_KH_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KH_CFG1] = RX_DFE_KL_LPM_KH_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KL_CFG0] = RX_DFE_KL_LPM_KL_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KL_CFG1] = RX_DFE_KL_LPM_KL_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_LPM_HOLD_DURING_EIDLE] = RX_DFE_LPM_HOLD_DURING_EIDLE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DISPERR_SEQ_MATCH] = RX_DISPERR_SEQ_MATCH;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DIV2_MODE_B] = RX_DIV2_MODE_B;
  ATTR[`GTHE4_CHANNEL_TEST__RX_DIVRESET_TIME] = RX_DIVRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EN_CTLE_RCAL_B] = RX_EN_CTLE_RCAL_B;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EN_HI_LR] = RX_EN_HI_LR;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EXT_RL_CTRL] = RX_EXT_RL_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_CODE] = RX_EYESCAN_VS_CODE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_NEG_DIR] = RX_EYESCAN_VS_NEG_DIR;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_RANGE] = RX_EYESCAN_VS_RANGE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_UT_SIGN] = RX_EYESCAN_VS_UT_SIGN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_FABINT_USRCLK_FLOP] = RX_FABINT_USRCLK_FLOP;
  ATTR[`GTHE4_CHANNEL_TEST__RX_INT_DATAWIDTH] = RX_INT_DATAWIDTH;
  ATTR[`GTHE4_CHANNEL_TEST__RX_PMA_POWER_SAVE] = RX_PMA_POWER_SAVE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_PMA_RSV0] = RX_PMA_RSV0;
  ATTR[`GTHE4_CHANNEL_TEST__RX_PROGDIV_CFG] = $realtobits(RX_PROGDIV_CFG);
  ATTR[`GTHE4_CHANNEL_TEST__RX_PROGDIV_RATE] = RX_PROGDIV_RATE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_RESLOAD_CTRL] = RX_RESLOAD_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_RESLOAD_OVRD] = RX_RESLOAD_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SAMPLE_PERIOD] = RX_SAMPLE_PERIOD;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SIG_VALID_DLY] = RX_SIG_VALID_DLY;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_DFETAPREP_EN] = RX_SUM_DFETAPREP_EN;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_IREF_TUNE] = RX_SUM_IREF_TUNE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_RESLOAD_CTRL] = RX_SUM_RESLOAD_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VCMTUNE] = RX_SUM_VCMTUNE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VCM_OVWR] = RX_SUM_VCM_OVWR;
  ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VREF_TUNE] = RX_SUM_VREF_TUNE;
  ATTR[`GTHE4_CHANNEL_TEST__RX_TUNE_AFE_OS] = RX_TUNE_AFE_OS;
  ATTR[`GTHE4_CHANNEL_TEST__RX_VREG_CTRL] = RX_VREG_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_VREG_PDB] = RX_VREG_PDB;
  ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR] = RX_WIDEMODE_CDR;
  ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR_GEN3] = RX_WIDEMODE_CDR_GEN3;
  ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR_GEN4] = RX_WIDEMODE_CDR_GEN4;
  ATTR[`GTHE4_CHANNEL_TEST__RX_XCLK_SEL] = RX_XCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__RX_XMODE_SEL] = RX_XMODE_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__SAMPLE_CLK_PHASE] = SAMPLE_CLK_PHASE;
  ATTR[`GTHE4_CHANNEL_TEST__SAS_12G_MODE] = SAS_12G_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__SATA_BURST_SEQ_LEN] = SATA_BURST_SEQ_LEN;
  ATTR[`GTHE4_CHANNEL_TEST__SATA_BURST_VAL] = SATA_BURST_VAL;
  ATTR[`GTHE4_CHANNEL_TEST__SATA_CPLL_CFG] = SATA_CPLL_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__SATA_EIDLE_VAL] = SATA_EIDLE_VAL;
  ATTR[`GTHE4_CHANNEL_TEST__SHOW_REALIGN_COMMA] = SHOW_REALIGN_COMMA;
  ATTR[`GTHE4_CHANNEL_TEST__SIM_DEVICE] = SIM_DEVICE;
  ATTR[`GTHE4_CHANNEL_TEST__SIM_MODE] = SIM_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__SIM_RECEIVER_DETECT_PASS] = SIM_RECEIVER_DETECT_PASS;
  ATTR[`GTHE4_CHANNEL_TEST__SIM_RESET_SPEEDUP] = SIM_RESET_SPEEDUP;
  ATTR[`GTHE4_CHANNEL_TEST__SIM_TX_EIDLE_DRIVE_LEVEL] = SIM_TX_EIDLE_DRIVE_LEVEL;
  ATTR[`GTHE4_CHANNEL_TEST__SRSTMODE] = SRSTMODE;
  ATTR[`GTHE4_CHANNEL_TEST__TAPDLY_SET_TX] = TAPDLY_SET_TX;
  ATTR[`GTHE4_CHANNEL_TEST__TEMPERATURE_PAR] = TEMPERATURE_PAR;
  ATTR[`GTHE4_CHANNEL_TEST__TERM_RCAL_CFG] = TERM_RCAL_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TERM_RCAL_OVRD] = TERM_RCAL_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__TRANS_TIME_RATE] = TRANS_TIME_RATE;
  ATTR[`GTHE4_CHANNEL_TEST__TST_RSV0] = TST_RSV0;
  ATTR[`GTHE4_CHANNEL_TEST__TST_RSV1] = TST_RSV1;
  ATTR[`GTHE4_CHANNEL_TEST__TXBUF_EN] = TXBUF_EN;
  ATTR[`GTHE4_CHANNEL_TEST__TXBUF_RESET_ON_RATE_CHANGE] = TXBUF_RESET_ON_RATE_CHANGE;
  ATTR[`GTHE4_CHANNEL_TEST__TXDLY_CFG] = TXDLY_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXDLY_LCFG] = TXDLY_LCFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXDRVBIAS_N] = TXDRVBIAS_N;
  ATTR[`GTHE4_CHANNEL_TEST__TXFIFO_ADDR_CFG] = TXFIFO_ADDR_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXGBOX_FIFO_INIT_RD_ADDR] = TXGBOX_FIFO_INIT_RD_ADDR;
  ATTR[`GTHE4_CHANNEL_TEST__TXGEARBOX_EN] = TXGEARBOX_EN;
  ATTR[`GTHE4_CHANNEL_TEST__TXOUTCLKPCS_SEL] = TXOUTCLKPCS_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXOUT_DIV] = TXOUT_DIV;
  ATTR[`GTHE4_CHANNEL_TEST__TXPCSRESET_TIME] = TXPCSRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__TXPHDLY_CFG0] = TXPHDLY_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__TXPHDLY_CFG1] = TXPHDLY_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__TXPH_CFG2] = TXPH_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__TXPH_CFG] = TXPH_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXPH_MONITOR_SEL] = TXPH_MONITOR_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG0] = TXPI_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG1] = TXPI_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG2] = TXPI_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG3] = TXPI_CFG3;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG4] = TXPI_CFG4;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG5] = TXPI_CFG5;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG] = TXPI_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_GRAY_SEL] = TXPI_GRAY_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_INVSTROBE_SEL] = TXPI_INVSTROBE_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_LPM] = TXPI_LPM;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPMCLK_SEL] = TXPI_PPMCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPM] = TXPI_PPM;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPM_CFG] = TXPI_PPM_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_SYNFREQ_PPM] = TXPI_SYNFREQ_PPM;
  ATTR[`GTHE4_CHANNEL_TEST__TXPI_VREFSEL] = TXPI_VREFSEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXPMARESET_TIME] = TXPMARESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__TXREFCLKDIV2_SEL] = TXREFCLKDIV2_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_MULTILANE] = TXSYNC_MULTILANE;
  ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_OVRD] = TXSYNC_OVRD;
  ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_SKIP_DA] = TXSYNC_SKIP_DA;
  ATTR[`GTHE4_CHANNEL_TEST__TX_CLK25_DIV] = TX_CLK25_DIV;
  ATTR[`GTHE4_CHANNEL_TEST__TX_CLKMUX_EN] = TX_CLKMUX_EN;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DATA_WIDTH] = TX_DATA_WIDTH;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DCC_LOOP_RST_CFG] = TX_DCC_LOOP_RST_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH0] = TX_DEEMPH0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH1] = TX_DEEMPH1;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH2] = TX_DEEMPH2;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH3] = TX_DEEMPH3;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DIVRESET_TIME] = TX_DIVRESET_TIME;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DRIVE_MODE] = TX_DRIVE_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__TX_DRVMUX_CTRL] = TX_DRVMUX_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_EIDLE_ASSERT_DELAY] = TX_EIDLE_ASSERT_DELAY;
  ATTR[`GTHE4_CHANNEL_TEST__TX_EIDLE_DEASSERT_DELAY] = TX_EIDLE_DEASSERT_DELAY;
  ATTR[`GTHE4_CHANNEL_TEST__TX_FABINT_USRCLK_FLOP] = TX_FABINT_USRCLK_FLOP;
  ATTR[`GTHE4_CHANNEL_TEST__TX_FIFO_BYP_EN] = TX_FIFO_BYP_EN;
  ATTR[`GTHE4_CHANNEL_TEST__TX_IDLE_DATA_ZERO] = TX_IDLE_DATA_ZERO;
  ATTR[`GTHE4_CHANNEL_TEST__TX_INT_DATAWIDTH] = TX_INT_DATAWIDTH;
  ATTR[`GTHE4_CHANNEL_TEST__TX_LOOPBACK_DRIVE_HIZ] = TX_LOOPBACK_DRIVE_HIZ;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MAINCURSOR_SEL] = TX_MAINCURSOR_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_0] = TX_MARGIN_FULL_0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_1] = TX_MARGIN_FULL_1;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_2] = TX_MARGIN_FULL_2;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_3] = TX_MARGIN_FULL_3;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_4] = TX_MARGIN_FULL_4;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_0] = TX_MARGIN_LOW_0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_1] = TX_MARGIN_LOW_1;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_2] = TX_MARGIN_LOW_2;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_3] = TX_MARGIN_LOW_3;
  ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_4] = TX_MARGIN_LOW_4;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG0] = TX_PHICAL_CFG0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG1] = TX_PHICAL_CFG1;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG2] = TX_PHICAL_CFG2;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PI_BIASSET] = TX_PI_BIASSET;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PI_IBIAS_MID] = TX_PI_IBIAS_MID;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PMADATA_OPT] = TX_PMADATA_OPT;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PMA_POWER_SAVE] = TX_PMA_POWER_SAVE;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PMA_RSV0] = TX_PMA_RSV0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PREDRV_CTRL] = TX_PREDRV_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PROGCLK_SEL] = TX_PROGCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_PROGDIV_CFG] = $realtobits(TX_PROGDIV_CFG);
  ATTR[`GTHE4_CHANNEL_TEST__TX_PROGDIV_RATE] = TX_PROGDIV_RATE;
  ATTR[`GTHE4_CHANNEL_TEST__TX_QPI_STATUS_EN] = TX_QPI_STATUS_EN;
  ATTR[`GTHE4_CHANNEL_TEST__TX_RXDETECT_CFG] = TX_RXDETECT_CFG;
  ATTR[`GTHE4_CHANNEL_TEST__TX_RXDETECT_REF] = TX_RXDETECT_REF;
  ATTR[`GTHE4_CHANNEL_TEST__TX_SAMPLE_PERIOD] = TX_SAMPLE_PERIOD;
  ATTR[`GTHE4_CHANNEL_TEST__TX_SARC_LPBK_ENB] = TX_SARC_LPBK_ENB;
  ATTR[`GTHE4_CHANNEL_TEST__TX_SW_MEAS] = TX_SW_MEAS;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA0] = TX_USERPATTERN_DATA0;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA1] = TX_USERPATTERN_DATA1;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA2] = TX_USERPATTERN_DATA2;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA3] = TX_USERPATTERN_DATA3;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA4] = TX_USERPATTERN_DATA4;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA5] = TX_USERPATTERN_DATA5;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA6] = TX_USERPATTERN_DATA6;
  ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA7] = TX_USERPATTERN_DATA7;
  ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_CTRL] = TX_VREG_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_PDB] = TX_VREG_PDB;
  ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_VREFSEL] = TX_VREG_VREFSEL;
  ATTR[`GTHE4_CHANNEL_TEST__TX_XCLK_SEL] = TX_XCLK_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__USB_BOTH_BURST_IDLE] = USB_BOTH_BURST_IDLE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_BURSTMAX_U3WAKE] = USB_BURSTMAX_U3WAKE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_BURSTMIN_U3WAKE] = USB_BURSTMIN_U3WAKE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_CLK_COR_EQ_EN] = USB_CLK_COR_EQ_EN;
  ATTR[`GTHE4_CHANNEL_TEST__USB_EXT_CNTL] = USB_EXT_CNTL;
  ATTR[`GTHE4_CHANNEL_TEST__USB_IDLEMAX_POLLING] = USB_IDLEMAX_POLLING;
  ATTR[`GTHE4_CHANNEL_TEST__USB_IDLEMIN_POLLING] = USB_IDLEMIN_POLLING;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPING_BURST] = USB_LFPSPING_BURST;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPOLLING_BURST] = USB_LFPSPOLLING_BURST;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPOLLING_IDLE_MS] = USB_LFPSPOLLING_IDLE_MS;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU1EXIT_BURST] = USB_LFPSU1EXIT_BURST;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU2LPEXIT_BURST_MS] = USB_LFPSU2LPEXIT_BURST_MS;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU3WAKE_BURST_MS] = USB_LFPSU3WAKE_BURST_MS;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPS_TPERIOD] = USB_LFPS_TPERIOD;
  ATTR[`GTHE4_CHANNEL_TEST__USB_LFPS_TPERIOD_ACCURATE] = USB_LFPS_TPERIOD_ACCURATE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_MODE] = USB_MODE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_PCIE_ERR_REP_DIS] = USB_PCIE_ERR_REP_DIS;
  ATTR[`GTHE4_CHANNEL_TEST__USB_PING_SATA_MAX_INIT] = USB_PING_SATA_MAX_INIT;
  ATTR[`GTHE4_CHANNEL_TEST__USB_PING_SATA_MIN_INIT] = USB_PING_SATA_MIN_INIT;
  ATTR[`GTHE4_CHANNEL_TEST__USB_POLL_SATA_MAX_BURST] = USB_POLL_SATA_MAX_BURST;
  ATTR[`GTHE4_CHANNEL_TEST__USB_POLL_SATA_MIN_BURST] = USB_POLL_SATA_MIN_BURST;
  ATTR[`GTHE4_CHANNEL_TEST__USB_RAW_ELEC] = USB_RAW_ELEC;
  ATTR[`GTHE4_CHANNEL_TEST__USB_RXIDLE_P0_CTRL] = USB_RXIDLE_P0_CTRL;
  ATTR[`GTHE4_CHANNEL_TEST__USB_TXIDLE_TUNE_ENABLE] = USB_TXIDLE_TUNE_ENABLE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_U1_SATA_MAX_WAKE] = USB_U1_SATA_MAX_WAKE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_U1_SATA_MIN_WAKE] = USB_U1_SATA_MIN_WAKE;
  ATTR[`GTHE4_CHANNEL_TEST__USB_U2_SAS_MAX_COM] = USB_U2_SAS_MAX_COM;
  ATTR[`GTHE4_CHANNEL_TEST__USB_U2_SAS_MIN_COM] = USB_U2_SAS_MIN_COM;
  ATTR[`GTHE4_CHANNEL_TEST__USE_PCS_CLK_PHASE_SEL] = USE_PCS_CLK_PHASE_SEL;
  ATTR[`GTHE4_CHANNEL_TEST__Y_ALL_MODE] = Y_ALL_MODE;
end

always @(trig_attr) begin
  ACJTAG_DEBUG_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_DEBUG_MODE];
  ACJTAG_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_MODE];
  ACJTAG_RESET_REG = ATTR[`GTHE4_CHANNEL_TEST__ACJTAG_RESET];
  ADAPT_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG0];
  ADAPT_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG1];
  ADAPT_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__ADAPT_CFG2];
  AEN_CDRSTEPSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_CDRSTEPSEL];
  AEN_CPLL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_CPLL];
  AEN_LOOPBACK_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_LOOPBACK];
  AEN_MASTER_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_MASTER];
  AEN_PD_AND_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_PD_AND_EIDLE];
  AEN_POLARITY_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_POLARITY];
  AEN_PRBS_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_PRBS];
  AEN_QPI_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_QPI];
  AEN_RESET_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RESET];
  AEN_RXCDR_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXCDR];
  AEN_RXDFELPM_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXDFELPM];
  AEN_RXDFE_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXDFE];
  AEN_RXOUTCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXOUTCLK_SEL];
  AEN_RXPHDLY_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXPHDLY];
  AEN_RXPLLCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXPLLCLK_SEL];
  AEN_RXSYSCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_RXSYSCLK_SEL];
  AEN_TXMUXDCD_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXMUXDCD];
  AEN_TXOUTCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXOUTCLK_SEL];
  AEN_TXPHDLY_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPHDLY];
  AEN_TXPI_PPM_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPI_PPM];
  AEN_TXPLLCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXPLLCLK_SEL];
  AEN_TXSYSCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TXSYSCLK_SEL];
  AEN_TX_DRIVE_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__AEN_TX_DRIVE_MODE];
  ALIGN_COMMA_DOUBLE_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_DOUBLE];
  ALIGN_COMMA_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_ENABLE];
  ALIGN_COMMA_WORD_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_COMMA_WORD];
  ALIGN_MCOMMA_DET_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_MCOMMA_DET];
  ALIGN_MCOMMA_VALUE_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_MCOMMA_VALUE];
  ALIGN_PCOMMA_DET_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_PCOMMA_DET];
  ALIGN_PCOMMA_VALUE_REG = ATTR[`GTHE4_CHANNEL_TEST__ALIGN_PCOMMA_VALUE];
  AMONITOR_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__AMONITOR_CFG];
  A_CPLLLOCKEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_CPLLLOCKEN];
  A_CPLLPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_CPLLPD];
  A_CPLLRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_CPLLRESET];
  A_EYESCANRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_EYESCANRESET];
  A_GTRESETSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_GTRESETSEL];
  A_GTRXRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_GTRXRESET];
  A_GTTXRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_GTTXRESET];
  A_LOOPBACK_REG = ATTR[`GTHE4_CHANNEL_TEST__A_LOOPBACK];
  A_RXAFECFOKEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXAFECFOKEN];
  A_RXBUFRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXBUFRESET];
  A_RXCDRFREQRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRFREQRESET];
  A_RXCDRHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRHOLD];
  A_RXCDROVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXCDROVRDEN];
  A_RXCDRRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXCDRRESET];
  A_RXCKCALRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXCKCALRESET];
  A_RXDFEAGCCTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCCTRL];
  A_RXDFEAGCHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCHOLD];
  A_RXDFEAGCOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEAGCOVRDEN];
  A_RXDFECFOKFCNUM_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFCNUM];
  A_RXDFECFOKFEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFEN];
  A_RXDFECFOKFPULSE_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKFPULSE];
  A_RXDFECFOKHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKHOLD];
  A_RXDFECFOKOVREN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFECFOKOVREN];
  A_RXDFEKHHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEKHHOLD];
  A_RXDFEKHOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEKHOVRDEN];
  A_RXDFELFHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELFHOLD];
  A_RXDFELFOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELFOVRDEN];
  A_RXDFELPMRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFELPMRESET];
  A_RXDFETAP10HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP10HOLD];
  A_RXDFETAP10OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP10OVRDEN];
  A_RXDFETAP11HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP11HOLD];
  A_RXDFETAP11OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP11OVRDEN];
  A_RXDFETAP12HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP12HOLD];
  A_RXDFETAP12OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP12OVRDEN];
  A_RXDFETAP13HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP13HOLD];
  A_RXDFETAP13OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP13OVRDEN];
  A_RXDFETAP14HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP14HOLD];
  A_RXDFETAP14OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP14OVRDEN];
  A_RXDFETAP15HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP15HOLD];
  A_RXDFETAP15OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP15OVRDEN];
  A_RXDFETAP2HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP2HOLD];
  A_RXDFETAP2OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP2OVRDEN];
  A_RXDFETAP3HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP3HOLD];
  A_RXDFETAP3OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP3OVRDEN];
  A_RXDFETAP4HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP4HOLD];
  A_RXDFETAP4OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP4OVRDEN];
  A_RXDFETAP5HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP5HOLD];
  A_RXDFETAP5OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP5OVRDEN];
  A_RXDFETAP6HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP6HOLD];
  A_RXDFETAP6OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP6OVRDEN];
  A_RXDFETAP7HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP7HOLD];
  A_RXDFETAP7OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP7OVRDEN];
  A_RXDFETAP8HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP8HOLD];
  A_RXDFETAP8OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP8OVRDEN];
  A_RXDFETAP9HOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP9HOLD];
  A_RXDFETAP9OVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFETAP9OVRDEN];
  A_RXDFEUTHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEUTHOLD];
  A_RXDFEUTOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEUTOVRDEN];
  A_RXDFEVPHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEVPHOLD];
  A_RXDFEVPOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEVPOVRDEN];
  A_RXDFEXYDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDFEXYDEN];
  A_RXDLYBYPASS_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYBYPASS];
  A_RXDLYEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYEN];
  A_RXDLYOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYOVRDEN];
  A_RXDLYSRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXDLYSRESET];
  A_RXLPMEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMEN];
  A_RXLPMGCHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMGCHOLD];
  A_RXLPMGCOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMGCOVRDEN];
  A_RXLPMHFHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMHFHOLD];
  A_RXLPMHFOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMHFOVRDEN];
  A_RXLPMLFHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMLFHOLD];
  A_RXLPMLFKLOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMLFKLOVRDEN];
  A_RXLPMOSHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMOSHOLD];
  A_RXLPMOSOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXLPMOSOVRDEN];
  A_RXMONITORSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXMONITORSEL];
  A_RXOOBRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXOOBRESET];
  A_RXOSCALRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXOSCALRESET];
  A_RXOSHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXOSHOLD];
  A_RXOSOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXOSOVRDEN];
  A_RXOUTCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXOUTCLKSEL];
  A_RXPCSRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPCSRESET];
  A_RXPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPD];
  A_RXPHALIGNEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPHALIGNEN];
  A_RXPHALIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPHALIGN];
  A_RXPHDLYPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPHDLYPD];
  A_RXPHDLYRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPHDLYRESET];
  A_RXPHOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPHOVRDEN];
  A_RXPLLCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPLLCLKSEL];
  A_RXPMARESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPMARESET];
  A_RXPOLARITY_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPOLARITY];
  A_RXPRBSCNTRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPRBSCNTRESET];
  A_RXPRBSSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPRBSSEL];
  A_RXPROGDIVRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXPROGDIVRESET];
  A_RXSYSCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXSYSCLKSEL];
  A_RXTERMINATION_REG = ATTR[`GTHE4_CHANNEL_TEST__A_RXTERMINATION];
  A_TXBUFDIFFCTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXBUFDIFFCTRL];
  A_TXDCCRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDCCRESET];
  A_TXDEEMPH_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDEEMPH];
  A_TXDIFFCTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDIFFCTRL];
  A_TXDLYBYPASS_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYBYPASS];
  A_TXDLYEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYEN];
  A_TXDLYOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYOVRDEN];
  A_TXDLYSRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXDLYSRESET];
  A_TXELECIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXELECIDLE];
  A_TXINHIBIT_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXINHIBIT];
  A_TXMAINCURSOR_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXMAINCURSOR];
  A_TXMARGIN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXMARGIN];
  A_TXMUXDCDEXHOLD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXMUXDCDEXHOLD];
  A_TXMUXDCDORWREN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXMUXDCDORWREN];
  A_TXOUTCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXOUTCLKSEL];
  A_TXPCSRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPCSRESET];
  A_TXPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPD];
  A_TXPHALIGNEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHALIGNEN];
  A_TXPHALIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHALIGN];
  A_TXPHDLYPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHDLYPD];
  A_TXPHDLYRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHDLYRESET];
  A_TXPHINIT_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHINIT];
  A_TXPHOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPHOVRDEN];
  A_TXPIPPMOVRDEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMOVRDEN];
  A_TXPIPPMPD_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMPD];
  A_TXPIPPMSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPIPPMSEL];
  A_TXPLLCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPLLCLKSEL];
  A_TXPMARESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPMARESET];
  A_TXPOLARITY_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPOLARITY];
  A_TXPOSTCURSOR_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPOSTCURSOR];
  A_TXPRBSFORCEERR_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPRBSFORCEERR];
  A_TXPRBSSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPRBSSEL];
  A_TXPRECURSOR_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPRECURSOR];
  A_TXPROGDIVRESET_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXPROGDIVRESET];
  A_TXQPIBIASEN_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXQPIBIASEN];
  A_TXRESETSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXRESETSEL];
  A_TXSWING_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXSWING];
  A_TXSYSCLKSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__A_TXSYSCLKSEL];
  BSR_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__BSR_ENABLE];
  CAPBYPASS_FORCE_REG = ATTR[`GTHE4_CHANNEL_TEST__CAPBYPASS_FORCE];
  CBCC_DATA_SOURCE_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__CBCC_DATA_SOURCE_SEL];
  CDR_SWAP_MODE_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__CDR_SWAP_MODE_EN];
  CFOK_PWRSVE_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__CFOK_PWRSVE_EN];
  CHAN_BOND_KEEP_ALIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_KEEP_ALIGN];
  CHAN_BOND_MAX_SKEW_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_MAX_SKEW];
  CHAN_BOND_SEQ_1_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_1];
  CHAN_BOND_SEQ_1_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_2];
  CHAN_BOND_SEQ_1_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_3];
  CHAN_BOND_SEQ_1_4_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_4];
  CHAN_BOND_SEQ_1_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_1_ENABLE];
  CHAN_BOND_SEQ_2_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_1];
  CHAN_BOND_SEQ_2_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_2];
  CHAN_BOND_SEQ_2_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_3];
  CHAN_BOND_SEQ_2_4_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_4];
  CHAN_BOND_SEQ_2_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_ENABLE];
  CHAN_BOND_SEQ_2_USE_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_2_USE];
  CHAN_BOND_SEQ_LEN_REG = ATTR[`GTHE4_CHANNEL_TEST__CHAN_BOND_SEQ_LEN];
  CH_HSPMUX_REG = ATTR[`GTHE4_CHANNEL_TEST__CH_HSPMUX];
  CKCAL1_CFG_0_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_0];
  CKCAL1_CFG_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_1];
  CKCAL1_CFG_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_2];
  CKCAL1_CFG_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL1_CFG_3];
  CKCAL2_CFG_0_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_0];
  CKCAL2_CFG_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_1];
  CKCAL2_CFG_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_2];
  CKCAL2_CFG_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_3];
  CKCAL2_CFG_4_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL2_CFG_4];
  CKCAL_RSVD0_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL_RSVD0];
  CKCAL_RSVD1_REG = ATTR[`GTHE4_CHANNEL_TEST__CKCAL_RSVD1];
  CLK_CORRECT_USE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_CORRECT_USE];
  CLK_COR_KEEP_IDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_KEEP_IDLE];
  CLK_COR_MAX_LAT_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_MAX_LAT];
  CLK_COR_MIN_LAT_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_MIN_LAT];
  CLK_COR_PRECEDENCE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_PRECEDENCE];
  CLK_COR_REPEAT_WAIT_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_REPEAT_WAIT];
  CLK_COR_SEQ_1_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_1];
  CLK_COR_SEQ_1_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_2];
  CLK_COR_SEQ_1_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_3];
  CLK_COR_SEQ_1_4_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_4];
  CLK_COR_SEQ_1_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_1_ENABLE];
  CLK_COR_SEQ_2_1_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_1];
  CLK_COR_SEQ_2_2_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_2];
  CLK_COR_SEQ_2_3_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_3];
  CLK_COR_SEQ_2_4_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_4];
  CLK_COR_SEQ_2_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_ENABLE];
  CLK_COR_SEQ_2_USE_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_2_USE];
  CLK_COR_SEQ_LEN_REG = ATTR[`GTHE4_CHANNEL_TEST__CLK_COR_SEQ_LEN];
  COEREG_CLKCTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__COEREG_CLKCTRL];
  CPLL_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG0];
  CPLL_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG1];
  CPLL_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG2];
  CPLL_CFG3_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_CFG3];
  CPLL_FBDIV_45_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_FBDIV_45];
  CPLL_FBDIV_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_FBDIV];
  CPLL_INIT_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_INIT_CFG0];
  CPLL_LOCK_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_LOCK_CFG];
  CPLL_REFCLK_DIV_REG = ATTR[`GTHE4_CHANNEL_TEST__CPLL_REFCLK_DIV];
  CSSD_CLK_MASK0_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_CLK_MASK0];
  CSSD_CLK_MASK1_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_CLK_MASK1];
  CSSD_REG0_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG0];
  CSSD_REG10_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG10];
  CSSD_REG1_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG1];
  CSSD_REG2_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG2];
  CSSD_REG3_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG3];
  CSSD_REG4_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG4];
  CSSD_REG5_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG5];
  CSSD_REG6_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG6];
  CSSD_REG7_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG7];
  CSSD_REG8_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG8];
  CSSD_REG9_REG = ATTR[`GTHE4_CHANNEL_TEST__CSSD_REG9];
  CTLE3_OCAP_EXT_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__CTLE3_OCAP_EXT_CTRL];
  CTLE3_OCAP_EXT_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__CTLE3_OCAP_EXT_EN];
  DDI_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__DDI_CTRL];
  DDI_REALIGN_WAIT_REG = ATTR[`GTHE4_CHANNEL_TEST__DDI_REALIGN_WAIT];
  DEC_MCOMMA_DETECT_REG = ATTR[`GTHE4_CHANNEL_TEST__DEC_MCOMMA_DETECT];
  DEC_PCOMMA_DETECT_REG = ATTR[`GTHE4_CHANNEL_TEST__DEC_PCOMMA_DETECT];
  DEC_VALID_COMMA_ONLY_REG = ATTR[`GTHE4_CHANNEL_TEST__DEC_VALID_COMMA_ONLY];
  DELAY_ELEC_REG = ATTR[`GTHE4_CHANNEL_TEST__DELAY_ELEC];
  DMONITOR_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__DMONITOR_CFG0];
  DMONITOR_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__DMONITOR_CFG1];
  ES_CLK_PHASE_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_CLK_PHASE_SEL];
  ES_CONTROL_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_CONTROL];
  ES_ERRDET_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_ERRDET_EN];
  ES_EYE_SCAN_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_EYE_SCAN_EN];
  ES_HORZ_OFFSET_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_HORZ_OFFSET];
  ES_PRESCALE_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_PRESCALE];
  ES_QUALIFIER0_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER0];
  ES_QUALIFIER1_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER1];
  ES_QUALIFIER2_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER2];
  ES_QUALIFIER3_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER3];
  ES_QUALIFIER4_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER4];
  ES_QUALIFIER5_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER5];
  ES_QUALIFIER6_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER6];
  ES_QUALIFIER7_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER7];
  ES_QUALIFIER8_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER8];
  ES_QUALIFIER9_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUALIFIER9];
  ES_QUAL_MASK0_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK0];
  ES_QUAL_MASK1_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK1];
  ES_QUAL_MASK2_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK2];
  ES_QUAL_MASK3_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK3];
  ES_QUAL_MASK4_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK4];
  ES_QUAL_MASK5_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK5];
  ES_QUAL_MASK6_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK6];
  ES_QUAL_MASK7_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK7];
  ES_QUAL_MASK8_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK8];
  ES_QUAL_MASK9_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_QUAL_MASK9];
  ES_SDATA_MASK0_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK0];
  ES_SDATA_MASK1_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK1];
  ES_SDATA_MASK2_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK2];
  ES_SDATA_MASK3_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK3];
  ES_SDATA_MASK4_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK4];
  ES_SDATA_MASK5_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK5];
  ES_SDATA_MASK6_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK6];
  ES_SDATA_MASK7_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK7];
  ES_SDATA_MASK8_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK8];
  ES_SDATA_MASK9_REG = ATTR[`GTHE4_CHANNEL_TEST__ES_SDATA_MASK9];
  EYE_SCAN_SWAP_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__EYE_SCAN_SWAP_EN];
  FTS_DESKEW_SEQ_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__FTS_DESKEW_SEQ_ENABLE];
  FTS_LANE_DESKEW_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__FTS_LANE_DESKEW_CFG];
  FTS_LANE_DESKEW_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__FTS_LANE_DESKEW_EN];
  GEARBOX_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__GEARBOX_MODE];
  GEN_RXUSRCLK_REG = ATTR[`GTHE4_CHANNEL_TEST__GEN_RXUSRCLK];
  GEN_TXUSRCLK_REG = ATTR[`GTHE4_CHANNEL_TEST__GEN_TXUSRCLK];
  GT_INSTANTIATED_REG = ATTR[`GTHE4_CHANNEL_TEST__GT_INSTANTIATED];
  INT_MASK_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__INT_MASK_CFG0];
  INT_MASK_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__INT_MASK_CFG1];
  ISCAN_CK_PH_SEL2_REG = ATTR[`GTHE4_CHANNEL_TEST__ISCAN_CK_PH_SEL2];
  LOCAL_MASTER_REG = ATTR[`GTHE4_CHANNEL_TEST__LOCAL_MASTER];
  LPBK_BIAS_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_BIAS_CTRL];
  LPBK_EN_RCAL_B_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_EN_RCAL_B];
  LPBK_EXT_RCAL_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_EXT_RCAL];
  LPBK_IND_CTRL0_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL0];
  LPBK_IND_CTRL1_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL1];
  LPBK_IND_CTRL2_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_IND_CTRL2];
  LPBK_RG_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__LPBK_RG_CTRL];
  OOBDIVCTL_REG = ATTR[`GTHE4_CHANNEL_TEST__OOBDIVCTL];
  OOB_PWRUP_REG = ATTR[`GTHE4_CHANNEL_TEST__OOB_PWRUP];
  PCI3_AUTO_REALIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_AUTO_REALIGN];
  PCI3_PIPE_RX_ELECIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_PIPE_RX_ELECIDLE];
  PCI3_RX_ASYNC_EBUF_BYPASS_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ASYNC_EBUF_BYPASS];
  PCI3_RX_ELECIDLE_EI2_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_EI2_ENABLE];
  PCI3_RX_ELECIDLE_H2L_COUNT_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_H2L_COUNT];
  PCI3_RX_ELECIDLE_H2L_DISABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_H2L_DISABLE];
  PCI3_RX_ELECIDLE_HI_COUNT_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_HI_COUNT];
  PCI3_RX_ELECIDLE_LP4_DISABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_ELECIDLE_LP4_DISABLE];
  PCI3_RX_FIFO_DISABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__PCI3_RX_FIFO_DISABLE];
  PCIE3_CLK_COR_EMPTY_THRSH_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_EMPTY_THRSH];
  PCIE3_CLK_COR_FULL_THRSH_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_FULL_THRSH];
  PCIE3_CLK_COR_MAX_LAT_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_MAX_LAT];
  PCIE3_CLK_COR_MIN_LAT_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_MIN_LAT];
  PCIE3_CLK_COR_THRSH_TIMER_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE3_CLK_COR_THRSH_TIMER];
  PCIE_BUFG_DIV_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_BUFG_DIV_CTRL];
  PCIE_PLL_SEL_MODE_GEN12_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN12];
  PCIE_PLL_SEL_MODE_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN3];
  PCIE_PLL_SEL_MODE_GEN4_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_PLL_SEL_MODE_GEN4];
  PCIE_RXPCS_CFG_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_RXPCS_CFG_GEN3];
  PCIE_RXPMA_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_RXPMA_CFG];
  PCIE_TXPCS_CFG_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_TXPCS_CFG_GEN3];
  PCIE_TXPMA_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__PCIE_TXPMA_CFG];
  PCS_PCIE_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__PCS_PCIE_EN];
  PCS_RSVD0_REG = ATTR[`GTHE4_CHANNEL_TEST__PCS_RSVD0];
  PD_TRANS_TIME_FROM_P2_REG = ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_FROM_P2];
  PD_TRANS_TIME_NONE_P2_REG = ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_NONE_P2];
  PD_TRANS_TIME_TO_P2_REG = ATTR[`GTHE4_CHANNEL_TEST__PD_TRANS_TIME_TO_P2];
  PREIQ_FREQ_BST_REG = ATTR[`GTHE4_CHANNEL_TEST__PREIQ_FREQ_BST];
  PROCESS_PAR_REG = ATTR[`GTHE4_CHANNEL_TEST__PROCESS_PAR];
  RATE_SW_USE_DRP_REG = ATTR[`GTHE4_CHANNEL_TEST__RATE_SW_USE_DRP];
  RCLK_SIPO_DLY_ENB_REG = ATTR[`GTHE4_CHANNEL_TEST__RCLK_SIPO_DLY_ENB];
  RCLK_SIPO_INV_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RCLK_SIPO_INV_EN];
  RESET_POWERSAVE_DISABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RESET_POWERSAVE_DISABLE];
  RTX_BUF_CML_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RTX_BUF_CML_CTRL];
  RTX_BUF_TERM_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RTX_BUF_TERM_CTRL];
  RXBUFRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUFRESET_TIME];
  RXBUF_ADDR_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_ADDR_MODE];
  RXBUF_EIDLE_HI_CNT_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EIDLE_HI_CNT];
  RXBUF_EIDLE_LO_CNT_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EIDLE_LO_CNT];
  RXBUF_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_EN];
  RXBUF_RESET_ON_CB_CHANGE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_CB_CHANGE];
  RXBUF_RESET_ON_COMMAALIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_COMMAALIGN];
  RXBUF_RESET_ON_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_EIDLE];
  RXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_RESET_ON_RATE_CHANGE];
  RXBUF_THRESH_OVFLW_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_OVFLW];
  RXBUF_THRESH_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_OVRD];
  RXBUF_THRESH_UNDFLW_REG = ATTR[`GTHE4_CHANNEL_TEST__RXBUF_THRESH_UNDFLW];
  RXCDRFREQRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDRFREQRESET_TIME];
  RXCDRPHRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDRPHRESET_TIME];
  RXCDR_CFG0_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG0_GEN3];
  RXCDR_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG0];
  RXCDR_CFG1_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG1_GEN3];
  RXCDR_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG1];
  RXCDR_CFG2_GEN2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN2];
  RXCDR_CFG2_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN3];
  RXCDR_CFG2_GEN4_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2_GEN4];
  RXCDR_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG2];
  RXCDR_CFG3_GEN2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN2];
  RXCDR_CFG3_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN3];
  RXCDR_CFG3_GEN4_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3_GEN4];
  RXCDR_CFG3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG3];
  RXCDR_CFG4_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG4_GEN3];
  RXCDR_CFG4_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG4];
  RXCDR_CFG5_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG5_GEN3];
  RXCDR_CFG5_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_CFG5];
  RXCDR_FR_RESET_ON_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_FR_RESET_ON_EIDLE];
  RXCDR_HOLD_DURING_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_HOLD_DURING_EIDLE];
  RXCDR_LOCK_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG0];
  RXCDR_LOCK_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG1];
  RXCDR_LOCK_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG2];
  RXCDR_LOCK_CFG3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG3];
  RXCDR_LOCK_CFG4_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_LOCK_CFG4];
  RXCDR_PH_RESET_ON_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCDR_PH_RESET_ON_EIDLE];
  RXCFOK_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG0];
  RXCFOK_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG1];
  RXCFOK_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCFOK_CFG2];
  RXCKCAL1_IQ_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_IQ_LOOP_RST_CFG];
  RXCKCAL1_I_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_I_LOOP_RST_CFG];
  RXCKCAL1_Q_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL1_Q_LOOP_RST_CFG];
  RXCKCAL2_DX_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_DX_LOOP_RST_CFG];
  RXCKCAL2_D_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_D_LOOP_RST_CFG];
  RXCKCAL2_S_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_S_LOOP_RST_CFG];
  RXCKCAL2_X_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXCKCAL2_X_LOOP_RST_CFG];
  RXDFELPMRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFELPMRESET_TIME];
  RXDFELPM_KL_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG0];
  RXDFELPM_KL_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG1];
  RXDFELPM_KL_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFELPM_KL_CFG2];
  RXDFE_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_CFG0];
  RXDFE_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_CFG1];
  RXDFE_GC_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG0];
  RXDFE_GC_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG1];
  RXDFE_GC_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_GC_CFG2];
  RXDFE_H2_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H2_CFG0];
  RXDFE_H2_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H2_CFG1];
  RXDFE_H3_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H3_CFG0];
  RXDFE_H3_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H3_CFG1];
  RXDFE_H4_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H4_CFG0];
  RXDFE_H4_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H4_CFG1];
  RXDFE_H5_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H5_CFG0];
  RXDFE_H5_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H5_CFG1];
  RXDFE_H6_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H6_CFG0];
  RXDFE_H6_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H6_CFG1];
  RXDFE_H7_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H7_CFG0];
  RXDFE_H7_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H7_CFG1];
  RXDFE_H8_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H8_CFG0];
  RXDFE_H8_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H8_CFG1];
  RXDFE_H9_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H9_CFG0];
  RXDFE_H9_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_H9_CFG1];
  RXDFE_HA_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HA_CFG0];
  RXDFE_HA_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HA_CFG1];
  RXDFE_HB_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HB_CFG0];
  RXDFE_HB_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HB_CFG1];
  RXDFE_HC_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HC_CFG0];
  RXDFE_HC_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HC_CFG1];
  RXDFE_HD_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HD_CFG0];
  RXDFE_HD_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HD_CFG1];
  RXDFE_HE_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HE_CFG0];
  RXDFE_HE_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HE_CFG1];
  RXDFE_HF_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HF_CFG0];
  RXDFE_HF_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_HF_CFG1];
  RXDFE_KH_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG0];
  RXDFE_KH_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG1];
  RXDFE_KH_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG2];
  RXDFE_KH_CFG3_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_KH_CFG3];
  RXDFE_OS_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_OS_CFG0];
  RXDFE_OS_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_OS_CFG1];
  RXDFE_PWR_SAVING_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_PWR_SAVING];
  RXDFE_UT_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG0];
  RXDFE_UT_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG1];
  RXDFE_UT_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_UT_CFG2];
  RXDFE_VP_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_VP_CFG0];
  RXDFE_VP_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDFE_VP_CFG1];
  RXDLY_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDLY_CFG];
  RXDLY_LCFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXDLY_LCFG];
  RXELECIDLE_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXELECIDLE_CFG];
  RXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTHE4_CHANNEL_TEST__RXGBOX_FIFO_INIT_RD_ADDR];
  RXGEARBOX_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RXGEARBOX_EN];
  RXISCANRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXISCANRESET_TIME];
  RXLPM_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_CFG];
  RXLPM_GC_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_GC_CFG];
  RXLPM_KH_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_KH_CFG0];
  RXLPM_KH_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_KH_CFG1];
  RXLPM_OS_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_OS_CFG0];
  RXLPM_OS_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXLPM_OS_CFG1];
  RXOOB_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXOOB_CFG];
  RXOOB_CLK_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXOOB_CLK_CFG];
  RXOSCALRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXOSCALRESET_TIME];
  RXOUT_DIV_REG = ATTR[`GTHE4_CHANNEL_TEST__RXOUT_DIV];
  RXPCSRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPCSRESET_TIME];
  RXPHBEACON_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPHBEACON_CFG];
  RXPHDLY_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPHDLY_CFG];
  RXPHSAMP_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPHSAMP_CFG];
  RXPHSLIP_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPHSLIP_CFG];
  RXPH_MONITOR_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPH_MONITOR_SEL];
  RXPI_AUTO_BW_SEL_BYPASS_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_AUTO_BW_SEL_BYPASS];
  RXPI_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_CFG0];
  RXPI_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_CFG1];
  RXPI_LPM_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_LPM];
  RXPI_SEL_LC_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_SEL_LC];
  RXPI_STARTCODE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_STARTCODE];
  RXPI_VREFSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPI_VREFSEL];
  RXPMACLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPMACLK_SEL];
  RXPMARESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPMARESET_TIME];
  RXPRBS_ERR_LOOPBACK_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPRBS_ERR_LOOPBACK];
  RXPRBS_LINKACQ_CNT_REG = ATTR[`GTHE4_CHANNEL_TEST__RXPRBS_LINKACQ_CNT];
  RXREFCLKDIV2_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RXREFCLKDIV2_SEL];
  RXSLIDE_AUTO_WAIT_REG = ATTR[`GTHE4_CHANNEL_TEST__RXSLIDE_AUTO_WAIT];
  RXSLIDE_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXSLIDE_MODE];
  RXSYNC_MULTILANE_REG = ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_MULTILANE];
  RXSYNC_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_OVRD];
  RXSYNC_SKIP_DA_REG = ATTR[`GTHE4_CHANNEL_TEST__RXSYNC_SKIP_DA];
  RX_AFE_CM_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_AFE_CM_EN];
  RX_BIAS_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_BIAS_CFG0];
  RX_BUFFER_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_BUFFER_CFG];
  RX_CAPFF_SARC_ENB_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CAPFF_SARC_ENB];
  RX_CLK25_DIV_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CLK25_DIV];
  RX_CLKMUX_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CLKMUX_EN];
  RX_CLK_SLIP_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CLK_SLIP_OVRD];
  RX_CM_BUF_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CM_BUF_CFG];
  RX_CM_BUF_PD_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CM_BUF_PD];
  RX_CM_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CM_SEL];
  RX_CM_TRIM_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CM_TRIM];
  RX_CTLE3_LPF_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_CTLE3_LPF];
  RX_DATA_WIDTH_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DATA_WIDTH];
  RX_DDI_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DDI_SEL];
  RX_DEFER_RESET_BUF_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DEFER_RESET_BUF_EN];
  RX_DEGEN_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DEGEN_CTRL];
  RX_DFECFOKFCDAC_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFECFOKFCDAC];
  RX_DFELPM_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_CFG0];
  RX_DFELPM_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_CFG1];
  RX_DFELPM_KLKH_AGC_STUP_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFELPM_KLKH_AGC_STUP_EN];
  RX_DFE_AGC_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_AGC_CFG0];
  RX_DFE_AGC_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_AGC_CFG1];
  RX_DFE_KL_LPM_KH_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KH_CFG0];
  RX_DFE_KL_LPM_KH_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KH_CFG1];
  RX_DFE_KL_LPM_KL_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KL_CFG0];
  RX_DFE_KL_LPM_KL_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_KL_LPM_KL_CFG1];
  RX_DFE_LPM_HOLD_DURING_EIDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DFE_LPM_HOLD_DURING_EIDLE];
  RX_DISPERR_SEQ_MATCH_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DISPERR_SEQ_MATCH];
  RX_DIV2_MODE_B_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DIV2_MODE_B];
  RX_DIVRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_DIVRESET_TIME];
  RX_EN_CTLE_RCAL_B_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EN_CTLE_RCAL_B];
  RX_EN_HI_LR_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EN_HI_LR];
  RX_EXT_RL_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EXT_RL_CTRL];
  RX_EYESCAN_VS_CODE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_CODE];
  RX_EYESCAN_VS_NEG_DIR_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_NEG_DIR];
  RX_EYESCAN_VS_RANGE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_RANGE];
  RX_EYESCAN_VS_UT_SIGN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_EYESCAN_VS_UT_SIGN];
  RX_FABINT_USRCLK_FLOP_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_FABINT_USRCLK_FLOP];
  RX_INT_DATAWIDTH_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_INT_DATAWIDTH];
  RX_PMA_POWER_SAVE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_PMA_POWER_SAVE];
  RX_PMA_RSV0_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_PMA_RSV0];
  RX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTHE4_CHANNEL_TEST__RX_PROGDIV_CFG]);
  RX_PROGDIV_RATE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_PROGDIV_RATE];
  RX_RESLOAD_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_RESLOAD_CTRL];
  RX_RESLOAD_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_RESLOAD_OVRD];
  RX_SAMPLE_PERIOD_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SAMPLE_PERIOD];
  RX_SIG_VALID_DLY_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SIG_VALID_DLY];
  RX_SUM_DFETAPREP_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_DFETAPREP_EN];
  RX_SUM_IREF_TUNE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_IREF_TUNE];
  RX_SUM_RESLOAD_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_RESLOAD_CTRL];
  RX_SUM_VCMTUNE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VCMTUNE];
  RX_SUM_VCM_OVWR_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VCM_OVWR];
  RX_SUM_VREF_TUNE_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_SUM_VREF_TUNE];
  RX_TUNE_AFE_OS_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_TUNE_AFE_OS];
  RX_VREG_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_VREG_CTRL];
  RX_VREG_PDB_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_VREG_PDB];
  RX_WIDEMODE_CDR_GEN3_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR_GEN3];
  RX_WIDEMODE_CDR_GEN4_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR_GEN4];
  RX_WIDEMODE_CDR_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_WIDEMODE_CDR];
  RX_XCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_XCLK_SEL];
  RX_XMODE_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__RX_XMODE_SEL];
  SAMPLE_CLK_PHASE_REG = ATTR[`GTHE4_CHANNEL_TEST__SAMPLE_CLK_PHASE];
  SAS_12G_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__SAS_12G_MODE];
  SATA_BURST_SEQ_LEN_REG = ATTR[`GTHE4_CHANNEL_TEST__SATA_BURST_SEQ_LEN];
  SATA_BURST_VAL_REG = ATTR[`GTHE4_CHANNEL_TEST__SATA_BURST_VAL];
  SATA_CPLL_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__SATA_CPLL_CFG];
  SATA_EIDLE_VAL_REG = ATTR[`GTHE4_CHANNEL_TEST__SATA_EIDLE_VAL];
  SHOW_REALIGN_COMMA_REG = ATTR[`GTHE4_CHANNEL_TEST__SHOW_REALIGN_COMMA];
  SIM_DEVICE_REG = ATTR[`GTHE4_CHANNEL_TEST__SIM_DEVICE];
  SIM_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__SIM_MODE];
  SIM_RECEIVER_DETECT_PASS_REG = ATTR[`GTHE4_CHANNEL_TEST__SIM_RECEIVER_DETECT_PASS];
  SIM_RESET_SPEEDUP_REG = ATTR[`GTHE4_CHANNEL_TEST__SIM_RESET_SPEEDUP];
  SIM_TX_EIDLE_DRIVE_LEVEL_REG = ATTR[`GTHE4_CHANNEL_TEST__SIM_TX_EIDLE_DRIVE_LEVEL];
  SRSTMODE_REG = ATTR[`GTHE4_CHANNEL_TEST__SRSTMODE];
  TAPDLY_SET_TX_REG = ATTR[`GTHE4_CHANNEL_TEST__TAPDLY_SET_TX];
  TEMPERATURE_PAR_REG = ATTR[`GTHE4_CHANNEL_TEST__TEMPERATURE_PAR];
  TERM_RCAL_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TERM_RCAL_CFG];
  TERM_RCAL_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__TERM_RCAL_OVRD];
  TRANS_TIME_RATE_REG = ATTR[`GTHE4_CHANNEL_TEST__TRANS_TIME_RATE];
  TST_RSV0_REG = ATTR[`GTHE4_CHANNEL_TEST__TST_RSV0];
  TST_RSV1_REG = ATTR[`GTHE4_CHANNEL_TEST__TST_RSV1];
  TXBUF_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__TXBUF_EN];
  TXBUF_RESET_ON_RATE_CHANGE_REG = ATTR[`GTHE4_CHANNEL_TEST__TXBUF_RESET_ON_RATE_CHANGE];
  TXDLY_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXDLY_CFG];
  TXDLY_LCFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXDLY_LCFG];
  TXDRVBIAS_N_REG = ATTR[`GTHE4_CHANNEL_TEST__TXDRVBIAS_N];
  TXFIFO_ADDR_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXFIFO_ADDR_CFG];
  TXGBOX_FIFO_INIT_RD_ADDR_REG = ATTR[`GTHE4_CHANNEL_TEST__TXGBOX_FIFO_INIT_RD_ADDR];
  TXGEARBOX_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__TXGEARBOX_EN];
  TXOUTCLKPCS_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXOUTCLKPCS_SEL];
  TXOUT_DIV_REG = ATTR[`GTHE4_CHANNEL_TEST__TXOUT_DIV];
  TXPCSRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPCSRESET_TIME];
  TXPHDLY_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPHDLY_CFG0];
  TXPHDLY_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPHDLY_CFG1];
  TXPH_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPH_CFG2];
  TXPH_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPH_CFG];
  TXPH_MONITOR_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPH_MONITOR_SEL];
  TXPI_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG0];
  TXPI_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG1];
  TXPI_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG2];
  TXPI_CFG3_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG3];
  TXPI_CFG4_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG4];
  TXPI_CFG5_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG5];
  TXPI_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_CFG];
  TXPI_GRAY_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_GRAY_SEL];
  TXPI_INVSTROBE_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_INVSTROBE_SEL];
  TXPI_LPM_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_LPM];
  TXPI_PPMCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPMCLK_SEL];
  TXPI_PPM_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPM_CFG];
  TXPI_PPM_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_PPM];
  TXPI_SYNFREQ_PPM_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_SYNFREQ_PPM];
  TXPI_VREFSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPI_VREFSEL];
  TXPMARESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__TXPMARESET_TIME];
  TXREFCLKDIV2_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TXREFCLKDIV2_SEL];
  TXSYNC_MULTILANE_REG = ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_MULTILANE];
  TXSYNC_OVRD_REG = ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_OVRD];
  TXSYNC_SKIP_DA_REG = ATTR[`GTHE4_CHANNEL_TEST__TXSYNC_SKIP_DA];
  TX_CLK25_DIV_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_CLK25_DIV];
  TX_CLKMUX_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_CLKMUX_EN];
  TX_DATA_WIDTH_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DATA_WIDTH];
  TX_DCC_LOOP_RST_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DCC_LOOP_RST_CFG];
  TX_DEEMPH0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH0];
  TX_DEEMPH1_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH1];
  TX_DEEMPH2_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH2];
  TX_DEEMPH3_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DEEMPH3];
  TX_DIVRESET_TIME_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DIVRESET_TIME];
  TX_DRIVE_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DRIVE_MODE];
  TX_DRVMUX_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_DRVMUX_CTRL];
  TX_EIDLE_ASSERT_DELAY_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_EIDLE_ASSERT_DELAY];
  TX_EIDLE_DEASSERT_DELAY_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_EIDLE_DEASSERT_DELAY];
  TX_FABINT_USRCLK_FLOP_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_FABINT_USRCLK_FLOP];
  TX_FIFO_BYP_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_FIFO_BYP_EN];
  TX_IDLE_DATA_ZERO_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_IDLE_DATA_ZERO];
  TX_INT_DATAWIDTH_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_INT_DATAWIDTH];
  TX_LOOPBACK_DRIVE_HIZ_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_LOOPBACK_DRIVE_HIZ];
  TX_MAINCURSOR_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MAINCURSOR_SEL];
  TX_MARGIN_FULL_0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_0];
  TX_MARGIN_FULL_1_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_1];
  TX_MARGIN_FULL_2_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_2];
  TX_MARGIN_FULL_3_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_3];
  TX_MARGIN_FULL_4_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_FULL_4];
  TX_MARGIN_LOW_0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_0];
  TX_MARGIN_LOW_1_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_1];
  TX_MARGIN_LOW_2_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_2];
  TX_MARGIN_LOW_3_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_3];
  TX_MARGIN_LOW_4_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_MARGIN_LOW_4];
  TX_PHICAL_CFG0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG0];
  TX_PHICAL_CFG1_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG1];
  TX_PHICAL_CFG2_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PHICAL_CFG2];
  TX_PI_BIASSET_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PI_BIASSET];
  TX_PI_IBIAS_MID_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PI_IBIAS_MID];
  TX_PMADATA_OPT_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PMADATA_OPT];
  TX_PMA_POWER_SAVE_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PMA_POWER_SAVE];
  TX_PMA_RSV0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PMA_RSV0];
  TX_PREDRV_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PREDRV_CTRL];
  TX_PROGCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PROGCLK_SEL];
  TX_PROGDIV_CFG_REG = $bitstoreal(ATTR[`GTHE4_CHANNEL_TEST__TX_PROGDIV_CFG]);
  TX_PROGDIV_RATE_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_PROGDIV_RATE];
  TX_QPI_STATUS_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_QPI_STATUS_EN];
  TX_RXDETECT_CFG_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_RXDETECT_CFG];
  TX_RXDETECT_REF_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_RXDETECT_REF];
  TX_SAMPLE_PERIOD_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_SAMPLE_PERIOD];
  TX_SARC_LPBK_ENB_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_SARC_LPBK_ENB];
  TX_SW_MEAS_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_SW_MEAS];
  TX_USERPATTERN_DATA0_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA0];
  TX_USERPATTERN_DATA1_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA1];
  TX_USERPATTERN_DATA2_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA2];
  TX_USERPATTERN_DATA3_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA3];
  TX_USERPATTERN_DATA4_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA4];
  TX_USERPATTERN_DATA5_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA5];
  TX_USERPATTERN_DATA6_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA6];
  TX_USERPATTERN_DATA7_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_USERPATTERN_DATA7];
  TX_VREG_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_CTRL];
  TX_VREG_PDB_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_PDB];
  TX_VREG_VREFSEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_VREG_VREFSEL];
  TX_XCLK_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__TX_XCLK_SEL];
  USB_BOTH_BURST_IDLE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_BOTH_BURST_IDLE];
  USB_BURSTMAX_U3WAKE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_BURSTMAX_U3WAKE];
  USB_BURSTMIN_U3WAKE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_BURSTMIN_U3WAKE];
  USB_CLK_COR_EQ_EN_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_CLK_COR_EQ_EN];
  USB_EXT_CNTL_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_EXT_CNTL];
  USB_IDLEMAX_POLLING_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_IDLEMAX_POLLING];
  USB_IDLEMIN_POLLING_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_IDLEMIN_POLLING];
  USB_LFPSPING_BURST_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPING_BURST];
  USB_LFPSPOLLING_BURST_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPOLLING_BURST];
  USB_LFPSPOLLING_IDLE_MS_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSPOLLING_IDLE_MS];
  USB_LFPSU1EXIT_BURST_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU1EXIT_BURST];
  USB_LFPSU2LPEXIT_BURST_MS_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU2LPEXIT_BURST_MS];
  USB_LFPSU3WAKE_BURST_MS_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPSU3WAKE_BURST_MS];
  USB_LFPS_TPERIOD_ACCURATE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPS_TPERIOD_ACCURATE];
  USB_LFPS_TPERIOD_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_LFPS_TPERIOD];
  USB_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_MODE];
  USB_PCIE_ERR_REP_DIS_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_PCIE_ERR_REP_DIS];
  USB_PING_SATA_MAX_INIT_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_PING_SATA_MAX_INIT];
  USB_PING_SATA_MIN_INIT_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_PING_SATA_MIN_INIT];
  USB_POLL_SATA_MAX_BURST_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_POLL_SATA_MAX_BURST];
  USB_POLL_SATA_MIN_BURST_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_POLL_SATA_MIN_BURST];
  USB_RAW_ELEC_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_RAW_ELEC];
  USB_RXIDLE_P0_CTRL_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_RXIDLE_P0_CTRL];
  USB_TXIDLE_TUNE_ENABLE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_TXIDLE_TUNE_ENABLE];
  USB_U1_SATA_MAX_WAKE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_U1_SATA_MAX_WAKE];
  USB_U1_SATA_MIN_WAKE_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_U1_SATA_MIN_WAKE];
  USB_U2_SAS_MAX_COM_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_U2_SAS_MAX_COM];
  USB_U2_SAS_MIN_COM_REG = ATTR[`GTHE4_CHANNEL_TEST__USB_U2_SAS_MIN_COM];
  USE_PCS_CLK_PHASE_SEL_REG = ATTR[`GTHE4_CHANNEL_TEST__USE_PCS_CLK_PHASE_SEL];
  Y_ALL_MODE_REG = ATTR[`GTHE4_CHANNEL_TEST__Y_ALL_MODE];
end

// procedures to override, read attribute values

task write_attr;
  input  [`GTHE4_CHANNEL_TEST_ADDR_SZ-1:0] addr;
  input  [`GTHE4_CHANNEL_TEST_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`GTHE4_CHANNEL_TEST_DATA_SZ-1:0] read_attr;
  input  [`GTHE4_CHANNEL_TEST_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
