###############################################################################
# Created by write_sdc
# Fri Nov 24 10:52:08 2023
###############################################################################
current_design divider
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {A[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[10]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[11]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[12]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[13]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[14]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[15]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[16]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[17]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[18]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[19]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[20]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[21]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[22]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[23]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[24]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[25]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[26]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[27]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[28]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[29]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[30]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[31]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[4]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[5]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[6]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[7]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[8]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {B[9]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {start}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {D[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[10]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[11]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[12]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[13]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[14]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[15]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[16]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[17]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[18]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[19]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[20]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[21]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[22]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[23]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[24]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[25]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[26]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[27]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[28]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[29]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[30]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[31]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[7]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[8]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {R[9]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {err}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ok}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {err}]
set_load -pin_load 0.0334 [get_ports {ok}]
set_load -pin_load 0.0334 [get_ports {D[31]}]
set_load -pin_load 0.0334 [get_ports {D[30]}]
set_load -pin_load 0.0334 [get_ports {D[29]}]
set_load -pin_load 0.0334 [get_ports {D[28]}]
set_load -pin_load 0.0334 [get_ports {D[27]}]
set_load -pin_load 0.0334 [get_ports {D[26]}]
set_load -pin_load 0.0334 [get_ports {D[25]}]
set_load -pin_load 0.0334 [get_ports {D[24]}]
set_load -pin_load 0.0334 [get_ports {D[23]}]
set_load -pin_load 0.0334 [get_ports {D[22]}]
set_load -pin_load 0.0334 [get_ports {D[21]}]
set_load -pin_load 0.0334 [get_ports {D[20]}]
set_load -pin_load 0.0334 [get_ports {D[19]}]
set_load -pin_load 0.0334 [get_ports {D[18]}]
set_load -pin_load 0.0334 [get_ports {D[17]}]
set_load -pin_load 0.0334 [get_ports {D[16]}]
set_load -pin_load 0.0334 [get_ports {D[15]}]
set_load -pin_load 0.0334 [get_ports {D[14]}]
set_load -pin_load 0.0334 [get_ports {D[13]}]
set_load -pin_load 0.0334 [get_ports {D[12]}]
set_load -pin_load 0.0334 [get_ports {D[11]}]
set_load -pin_load 0.0334 [get_ports {D[10]}]
set_load -pin_load 0.0334 [get_ports {D[9]}]
set_load -pin_load 0.0334 [get_ports {D[8]}]
set_load -pin_load 0.0334 [get_ports {D[7]}]
set_load -pin_load 0.0334 [get_ports {D[6]}]
set_load -pin_load 0.0334 [get_ports {D[5]}]
set_load -pin_load 0.0334 [get_ports {D[4]}]
set_load -pin_load 0.0334 [get_ports {D[3]}]
set_load -pin_load 0.0334 [get_ports {D[2]}]
set_load -pin_load 0.0334 [get_ports {D[1]}]
set_load -pin_load 0.0334 [get_ports {D[0]}]
set_load -pin_load 0.0334 [get_ports {R[31]}]
set_load -pin_load 0.0334 [get_ports {R[30]}]
set_load -pin_load 0.0334 [get_ports {R[29]}]
set_load -pin_load 0.0334 [get_ports {R[28]}]
set_load -pin_load 0.0334 [get_ports {R[27]}]
set_load -pin_load 0.0334 [get_ports {R[26]}]
set_load -pin_load 0.0334 [get_ports {R[25]}]
set_load -pin_load 0.0334 [get_ports {R[24]}]
set_load -pin_load 0.0334 [get_ports {R[23]}]
set_load -pin_load 0.0334 [get_ports {R[22]}]
set_load -pin_load 0.0334 [get_ports {R[21]}]
set_load -pin_load 0.0334 [get_ports {R[20]}]
set_load -pin_load 0.0334 [get_ports {R[19]}]
set_load -pin_load 0.0334 [get_ports {R[18]}]
set_load -pin_load 0.0334 [get_ports {R[17]}]
set_load -pin_load 0.0334 [get_ports {R[16]}]
set_load -pin_load 0.0334 [get_ports {R[15]}]
set_load -pin_load 0.0334 [get_ports {R[14]}]
set_load -pin_load 0.0334 [get_ports {R[13]}]
set_load -pin_load 0.0334 [get_ports {R[12]}]
set_load -pin_load 0.0334 [get_ports {R[11]}]
set_load -pin_load 0.0334 [get_ports {R[10]}]
set_load -pin_load 0.0334 [get_ports {R[9]}]
set_load -pin_load 0.0334 [get_ports {R[8]}]
set_load -pin_load 0.0334 [get_ports {R[7]}]
set_load -pin_load 0.0334 [get_ports {R[6]}]
set_load -pin_load 0.0334 [get_ports {R[5]}]
set_load -pin_load 0.0334 [get_ports {R[4]}]
set_load -pin_load 0.0334 [get_ports {R[3]}]
set_load -pin_load 0.0334 [get_ports {R[2]}]
set_load -pin_load 0.0334 [get_ports {R[1]}]
set_load -pin_load 0.0334 [get_ports {R[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {start}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {A[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[31]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[30]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[29]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[28]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[27]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[26]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[25]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[24]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[23]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[22]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[21]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[20]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[19]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[18]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[17]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[16]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {B[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_transition 0.7500 [current_design]
set_max_fanout 10.0000 [current_design]
