<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>30</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X9</message_text>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<phase>sched</phase>
		<order>32</order>
	</message>
	<resource>
		<res_id>22</res_id>
		<opcode>22</opcode>
		<latency>0</latency>
		<delay>0.1622</delay>
		<module_name>Gaussian_Blur_Mul_2Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>23.1021</unit_area>
		<comb_area>23.1021</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1974</delay>
		<module_name>Gaussian_Blur_Add_4Ux2U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>27.1377</unit_area>
		<comb_area>27.1377</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>42</res_id>
		<opcode>42</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.6607</delay>
		<module_name>Gaussian_Blur_Mul_9Sx8U_9S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>388.1529</unit_area>
		<comb_area>388.1529</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.2770</delay>
		<module_name>Gaussian_Blur_Add_9Ux9U_9U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>103.6944</unit_area>
		<comb_area>103.6944</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>26</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>Gaussian_Blur_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>27</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.2817</delay>
		<module_name>Gaussian_Blur_Add_9Sx9S_10S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>121.8204</unit_area>
		<comb_area>121.8204</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>30</res_id>
		<opcode>30</opcode>
		<latency>0</latency>
		<delay>0.3187</delay>
		<module_name>Gaussian_Blur_Add_10Sx9S_11S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>154.8405</unit_area>
		<comb_area>154.8405</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.2616</delay>
		<module_name>Gaussian_Blur_Abs_11S_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( a ))&lt;0?(sc_uint&lt;11&gt; )-(( a )):(sc_uint&lt;11&gt; )(( a )))</label>
		<unit_area>93.7764</unit_area>
		<comb_area>93.7764</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>2.2002</delay>
		<module_name>Gaussian_Blur_Div_11Ux2U_11U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>357.4584</unit_area>
		<comb_area>357.4584</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.2248</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>70.5888</unit_area>
		<comb_area>70.5888</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>35</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>129.2247</unit_area>
		<comb_area>129.2247</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5499</id>
			<opcode>22</opcode>
			<source_loc>13986,13993,14000</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5500</id>
			<opcode>23</opcode>
			<source_loc>13986,13993,14000</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5520</id>
			<opcode>42</opcode>
			<source_loc>13986,13993,14000</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5502</id>
			<opcode>24</opcode>
			<source_loc>2289</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5503</id>
			<opcode>25</opcode>
			<source_loc>2343</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5504</id>
			<opcode>24</opcode>
			<source_loc>2297</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5505</id>
			<opcode>25</opcode>
			<source_loc>2344</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5506</id>
			<opcode>24</opcode>
			<source_loc>2305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5507</id>
			<opcode>25</opcode>
			<source_loc>2345</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5508</id>
			<opcode>26</opcode>
			<source_loc>2307</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5509</id>
			<opcode>27</opcode>
			<source_loc>2254</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5510</id>
			<opcode>26</opcode>
			<source_loc>2310</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5511</id>
			<opcode>27</opcode>
			<source_loc>2249</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5512</id>
			<opcode>28</opcode>
			<source_loc>2318</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5513</id>
			<opcode>30</opcode>
			<source_loc>2320</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5514</id>
			<opcode>32</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5515</id>
			<opcode>33</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5516</id>
			<opcode>28</opcode>
			<source_loc>2318</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5517</id>
			<opcode>30</opcode>
			<source_loc>2320</source_loc>
			<port>
				<name>in2</name>
				<datatype W="10">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5518</id>
			<opcode>34</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5519</id>
			<opcode>35</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in3</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>36</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>Gaussian_Blur_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5530</id>
			<opcode>36</opcode>
			<source_loc>10292,10291,10290,10289,14713,10321,10322,10323,10325,10324,5740,10319,10352,10355,10354,10353,10351,10364,10365,10367,10366</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>37</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_1_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5531</id>
			<opcode>37</opcode>
			<source_loc>14715</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>38</res_id>
		<opcode>38</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5532</id>
			<opcode>38</opcode>
			<source_loc>9405</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5533</id>
			<opcode>37</opcode>
			<source_loc>14716</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>39</res_id>
		<opcode>39</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5534</id>
			<opcode>39</opcode>
			<source_loc>8254</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5535</id>
			<opcode>38</opcode>
			<source_loc>7758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>40</res_id>
		<opcode>40</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5536</id>
			<opcode>40</opcode>
			<source_loc>7607</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>41</res_id>
		<opcode>41</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5537</id>
			<opcode>41</opcode>
			<source_loc>6959</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../Gaussian_Blur.h</source_path>
		<source_line>15</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7594</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5539</id>
			<source_loc>7591</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5540</id>
			<source_loc>7595</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5541</id>
			<source_loc>5538</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5541</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5540</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5539</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5545</id>
			<source_loc>5539</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5546</id>
			<source_loc>5541</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>14239</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5753</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5547</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7599,7599</sub_loc>
	</source_loc>
	<source_loc>
		<id>5548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12999</opcode>
		<sub_loc>7599,7599</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5551</id>
			<source_loc>7605</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5552</id>
			<source_loc>7606</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5553</id>
			<source_loc>5536</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>40</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5554</id>
			<source_loc>5548</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5552</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5554</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5551</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5554</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5552</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5551</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>14238</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5752</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5557</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8251,8251</sub_loc>
	</source_loc>
	<source_loc>
		<id>5558</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12920</opcode>
		<sub_loc>8251,8251</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>19</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5561</id>
			<source_loc>8252</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5562</id>
			<source_loc>8253</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5563</id>
			<source_loc>5534</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>39</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5564</id>
			<source_loc>5558</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5562</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5562</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5564</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5561</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5564</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5561</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>14234</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5747</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5570</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6957,6957</sub_loc>
	</source_loc>
	<source_loc>
		<id>5571</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12978</opcode>
		<sub_loc>6957,6957</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5573</id>
			<source_loc>6958</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5574</id>
			<source_loc>5537</source_loc>
			<order>2</order>
			<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			<opcode>41</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5575</id>
			<source_loc>5571</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5573</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5575</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5573</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>14241</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5755</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5578</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10245,10245</sub_loc>
	</source_loc>
	<source_loc>
		<id>5579</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12981</opcode>
		<sub_loc>10245,10245</sub_loc>
	</source_loc>
	<source_loc>
		<id>5581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5580</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5583</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10245</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5593</id>
			<opcode>17</opcode>
			<source_loc>14715</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5586</id>
			<source_loc>10217</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5587</id>
			<source_loc>14456</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5588</id>
			<source_loc>5583</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5589</id>
			<source_loc>10231</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5590</id>
			<source_loc>10242</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5591</id>
			<source_loc>5531</source_loc>
			<order>6</order>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_1_4_4</instance_name>
			<opcode>17</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5592</id>
			<source_loc>5579</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5590</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5589</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10245</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5592</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5582</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5586</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5600</id>
			<source_loc>5586</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5601</id>
			<source_loc>5592</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14228</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5741</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5603</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9402,9402</sub_loc>
	</source_loc>
	<source_loc>
		<id>5604</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12961</opcode>
		<sub_loc>9402,9402</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5612</id>
			<opcode>18</opcode>
			<source_loc>9405</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5607</id>
			<source_loc>9395</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5608</id>
			<source_loc>9403</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5609</id>
			<source_loc>9404</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5610</id>
			<source_loc>5532</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_5</instance_name>
			<opcode>18</opcode>
			<label>&amp;</label>
			<op>
				<id>32</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5611</id>
			<source_loc>5604</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>5609</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5608</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5611</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5607</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5618</id>
			<source_loc>5607</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5619</id>
			<source_loc>5611</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14231</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5744</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11065</sub_loc>
	</source_loc>
	<source_loc>
		<id>5217</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14115,11076</sub_loc>
	</source_loc>
	<source_loc>
		<id>5218</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14116,11110</sub_loc>
	</source_loc>
	<source_loc>
		<id>5643</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2288</sub_loc>
	</source_loc>
	<source_loc>
		<id>5667</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2335</sub_loc>
	</source_loc>
	<source_loc>
		<id>5669</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5667</sub_loc>
	</source_loc>
	<source_loc>
		<id>5668</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5667</sub_loc>
	</source_loc>
	<source_loc>
		<id>974</id>
		<loc_kind>DECL</loc_kind>
		<label>red</label>
		<file_id>2</file_id>
		<line>31</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1958</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>5</col>
	</source_loc>
	<source_loc>
		<id>5220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,1958</sub_loc>
	</source_loc>
	<source_loc>
		<id>975</id>
		<loc_kind>DECL</loc_kind>
		<label>green</label>
		<file_id>2</file_id>
		<line>32</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1960</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>14</col>
	</source_loc>
	<source_loc>
		<id>5221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,1960</sub_loc>
	</source_loc>
	<source_loc>
		<id>976</id>
		<loc_kind>DECL</loc_kind>
		<label>blue</label>
		<file_id>2</file_id>
		<line>33</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1962</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>5222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,1962</sub_loc>
	</source_loc>
	<source_loc>
		<id>5647</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5649</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5647</sub_loc>
	</source_loc>
	<source_loc>
		<id>5648</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5647</sub_loc>
	</source_loc>
	<source_loc>
		<id>5651</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5653</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5651</sub_loc>
	</source_loc>
	<source_loc>
		<id>5652</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5651</sub_loc>
	</source_loc>
	<source_loc>
		<id>5655</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5657</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5655</sub_loc>
	</source_loc>
	<source_loc>
		<id>5656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5655</sub_loc>
	</source_loc>
	<source_loc>
		<id>5659</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2221,2309</sub_loc>
	</source_loc>
	<source_loc>
		<id>5661</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5659</sub_loc>
	</source_loc>
	<source_loc>
		<id>5660</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5659</sub_loc>
	</source_loc>
	<source_loc>
		<id>5663</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5665</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5663</sub_loc>
	</source_loc>
	<source_loc>
		<id>5664</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5663</sub_loc>
	</source_loc>
	<source_loc>
		<id>1989</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>60</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5627</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,1989</sub_loc>
	</source_loc>
	<source_loc>
		<id>5629</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5627</sub_loc>
	</source_loc>
	<source_loc>
		<id>5628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5627</sub_loc>
	</source_loc>
	<source_loc>
		<id>1996</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>61</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5631</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,1996</sub_loc>
	</source_loc>
	<source_loc>
		<id>5633</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5631</sub_loc>
	</source_loc>
	<source_loc>
		<id>5632</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5631</sub_loc>
	</source_loc>
	<source_loc>
		<id>2003</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>62</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5635</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,2003</sub_loc>
	</source_loc>
	<source_loc>
		<id>5637</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5635</sub_loc>
	</source_loc>
	<source_loc>
		<id>5636</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5635</sub_loc>
	</source_loc>
	<source_loc>
		<id>5639</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2222,2306</sub_loc>
	</source_loc>
	<source_loc>
		<id>5641</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5639</sub_loc>
	</source_loc>
	<source_loc>
		<id>5640</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5639</sub_loc>
	</source_loc>
	<source_loc>
		<id>5645</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5644</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5643</sub_loc>
	</source_loc>
	<source_loc>
		<id>5224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11187</sub_loc>
	</source_loc>
	<source_loc>
		<id>5621</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4186,14275</sub_loc>
	</source_loc>
	<source_loc>
		<id>5622</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>972,5621</sub_loc>
	</source_loc>
	<source_loc>
		<id>5226</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2347,14275</sub_loc>
	</source_loc>
	<source_loc>
		<id>5228</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11276</sub_loc>
	</source_loc>
	<source_loc>
		<id>5213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>979,11331</sub_loc>
	</source_loc>
	<source_loc>
		<id>5219</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>982,11565</sub_loc>
	</source_loc>
	<source_loc>
		<id>5623</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3510,11584</sub_loc>
	</source_loc>
	<source_loc>
		<id>5624</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,5623</sub_loc>
	</source_loc>
	<source_loc>
		<id>5238</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14116,11585</sub_loc>
	</source_loc>
	<source_loc>
		<id>5625</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4968,14383</sub_loc>
	</source_loc>
	<source_loc>
		<id>5626</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,5625</sub_loc>
	</source_loc>
	<source_loc>
		<id>5240</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2347,14383</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>52</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>29</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>129</value>
	</intrinsic_muxing>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>Gaussian_Blur_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>Gaussian_Blur_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>Gaussian_Blur_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.8859</delay>
		<module_name>Gaussian_Blur_Mul_9Sx8U_9S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>250.0020</unit_area>
		<comb_area>250.0020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.7771</delay>
		<module_name>Gaussian_Blur_Add_10Sx9S_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>68.7420</unit_area>
		<comb_area>68.7420</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.6642</delay>
		<module_name>Gaussian_Blur_Add_9Sx9S_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>63.6120</unit_area>
		<comb_area>63.6120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>Gaussian_Blur_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.7421</delay>
		<module_name>Gaussian_Blur_Abs_11S_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( a ))&lt;0?(sc_uint&lt;11&gt; )-(( a )):(sc_uint&lt;11&gt; )(( a )))</label>
		<unit_area>66.0060</unit_area>
		<comb_area>66.0060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>2.8431</delay>
		<module_name>Gaussian_Blur_Div_11Ux2U_11U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>/</label>
		<unit_area>173.3940</unit_area>
		<comb_area>173.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.6950</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>43.0920</unit_area>
		<comb_area>43.0920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>15</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5756</id>
			<opcode>4</opcode>
			<source_loc>2289</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5758</id>
			<opcode>4</opcode>
			<source_loc>2297</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5760</id>
			<opcode>4</opcode>
			<source_loc>2305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5762</id>
			<opcode>13</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in2</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5764</id>
			<opcode>15</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in3</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>5678</id>
			<source_loc>5216</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5679</id>
			<source_loc>5217</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5681</id>
			<source_loc>5218</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5682</id>
			<source_loc>5667</source_loc>
			<order>4</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>39</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5688</id>
			<source_loc>13946</source_loc>
			<order>5</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5685</id>
			<source_loc>5220</source_loc>
			<order>6</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5686</id>
			<source_loc>5221</source_loc>
			<order>7</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>41</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5687</id>
			<source_loc>5222</source_loc>
			<order>8</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>42</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5766</id>
			<source_loc>5649</source_loc>
			<order>9</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5690</id>
			<source_loc>5647</source_loc>
			<order>10</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5691</id>
			<source_loc>5651</source_loc>
			<order>11</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>45</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5692</id>
			<source_loc>5655</source_loc>
			<order>12</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>46</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5693</id>
			<source_loc>5659</source_loc>
			<order>13</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>47</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5694</id>
			<source_loc>5663</source_loc>
			<order>14</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>48</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5695</id>
			<source_loc>13948</source_loc>
			<order>15</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>49</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5719</id>
			<source_loc>5510</source_loc>
			<order>16</order>
			<instance_name>Gaussian_Blur_Add_2Ux1U_2U_4_6</instance_name>
			<opcode>26</opcode>
			<label>+</label>
			<op>
				<id>72</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1678000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5768</id>
			<source_loc>5629</source_loc>
			<order>17</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5696</id>
			<source_loc>5627</source_loc>
			<order>18</order>
			<sig_name>red_u0</sig_name>
			<label>red:red_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>50</id>
				<op_kind>wire</op_kind>
				<object>red_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5698</id>
			<source_loc>5631</source_loc>
			<order>19</order>
			<sig_name>green_u0</sig_name>
			<label>green:green_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>51</id>
				<op_kind>wire</op_kind>
				<object>green_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5699</id>
			<source_loc>5635</source_loc>
			<order>20</order>
			<sig_name>blue_u0</sig_name>
			<label>blue:blue_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>52</id>
				<op_kind>wire</op_kind>
				<object>blue_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5700</id>
			<source_loc>5639</source_loc>
			<order>21</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>53</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5701</id>
			<source_loc>5643</source_loc>
			<order>22</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>54</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5707</id>
			<source_loc>5499</source_loc>
			<order>23</order>
			<instance_name>Gaussian_Blur_Mul_2Ux2U_4U_4_7</instance_name>
			<opcode>22</opcode>
			<label>*</label>
			<op>
				<id>60</id>
				<op_kind>mul</op_kind>
				<in_widths>2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.9574000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5708</id>
			<source_loc>5500</source_loc>
			<order>24</order>
			<instance_name>Gaussian_Blur_Add_4Ux2U_4U_4_8</instance_name>
			<opcode>23</opcode>
			<label>+</label>
			<op>
				<id>61</id>
				<op_kind>add</op_kind>
				<in_widths>4 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>1.2761000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5716</id>
			<source_loc>5508</source_loc>
			<order>25</order>
			<instance_name>Gaussian_Blur_Add_2Ux1U_2U_4_9</instance_name>
			<opcode>26</opcode>
			<label>+</label>
			<op>
				<id>69</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1678000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5702</id>
			<source_loc>5224</source_loc>
			<order>26</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5703</id>
			<source_loc>5622</source_loc>
			<order>27</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5704</id>
			<source_loc>5226</source_loc>
			<order>28</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5709</id>
			<source_loc>5520</source_loc>
			<order>29</order>
			<instance_name>filter</instance_name>
			<opcode>42</opcode>
			<label>filter:read</label>
			<op>
				<id>62</id>
				<op_kind>array_read</op_kind>
				<object>filter</object>
				<in_widths>4 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<fifo_required/>
			<chain_time>1.3416000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5705</id>
			<source_loc>5228</source_loc>
			<order>30</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5706</id>
			<source_loc>5213</source_loc>
			<order>31</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="25">sc_int</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5710</id>
			<source_loc>5502</source_loc>
			<order>32</order>
			<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>63</id>
				<op_kind>mul</op_kind>
				<in_widths>9 24</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.9999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5712</id>
			<source_loc>5504</source_loc>
			<order>33</order>
			<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_11</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>65</id>
				<op_kind>mul</op_kind>
				<in_widths>9 24</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.9999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5711</id>
			<source_loc>5503</source_loc>
			<order>34</order>
			<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			<opcode>25</opcode>
			<label>+</label>
			<op>
				<id>64</id>
				<op_kind>add</op_kind>
				<in_widths>9 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.2769000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5713</id>
			<source_loc>5505</source_loc>
			<order>35</order>
			<instance_name>Gaussian_Blur_Add_9Sx9S_10S_4_13</instance_name>
			<opcode>25</opcode>
			<label>+</label>
			<op>
				<id>66</id>
				<op_kind>add</op_kind>
				<in_widths>9 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.3186000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5714</id>
			<source_loc>5506</source_loc>
			<order>36</order>
			<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			<opcode>4</opcode>
			<label>*</label>
			<op>
				<id>67</id>
				<op_kind>mul</op_kind>
				<in_widths>9 24</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.9999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5715</id>
			<source_loc>5507</source_loc>
			<order>37</order>
			<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			<opcode>25</opcode>
			<label>+</label>
			<op>
				<id>68</id>
				<op_kind>add</op_kind>
				<in_widths>9 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.2769000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5720</id>
			<source_loc>5511</source_loc>
			<order>38</order>
			<instance_name>Gaussian_Blur_LessThan_2Ux2U_1U_4_16</instance_name>
			<opcode>27</opcode>
			<label>&lt;</label>
			<op>
				<id>73</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5717</id>
			<source_loc>5509</source_loc>
			<order>39</order>
			<instance_name>Gaussian_Blur_LessThan_2Ux2U_1U_4_17</instance_name>
			<opcode>27</opcode>
			<label>&lt;</label>
			<op>
				<id>70</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5769</id>
			<source_loc>5628</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5767</id>
			<source_loc>5648</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5722</id>
			<source_loc>5512</source_loc>
			<order>42</order>
			<instance_name>Gaussian_Blur_Add_9Sx9S_10S_4_13</instance_name>
			<opcode>28</opcode>
			<label>+</label>
			<op>
				<id>75</id>
				<op_kind>add</op_kind>
				<in_widths>9 9</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.4327000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5723</id>
			<source_loc>5513</source_loc>
			<order>43</order>
			<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>76</id>
				<op_kind>add</op_kind>
				<in_widths>10 9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.4327000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5724</id>
			<source_loc>5514</source_loc>
			<order>44</order>
			<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			<opcode>32</opcode>
			<label>
ABS(a)			</label>
			<op>
				<id>77</id>
				<op_kind>wire</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.6943000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5725</id>
			<source_loc>5515</source_loc>
			<order>45</order>
			<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			<opcode>13</opcode>
			<label>/</label>
			<op>
				<id>78</id>
				<op_kind>div</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>3.5374000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5726</id>
			<source_loc>5516</source_loc>
			<order>46</order>
			<instance_name>Gaussian_Blur_Add_9Sx9S_10S_4_13</instance_name>
			<opcode>28</opcode>
			<label>+</label>
			<op>
				<id>79</id>
				<op_kind>add</op_kind>
				<in_widths>9 9</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.4327000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5728</id>
			<source_loc>5518</source_loc>
			<order>47</order>
			<instance_name>Gaussian_Blur_Minus_11U_11S_4_23</instance_name>
			<opcode>34</opcode>
			<label>-</label>
			<op>
				<id>81</id>
				<op_kind>uminus</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5727</id>
			<source_loc>5517</source_loc>
			<order>48</order>
			<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			<opcode>30</opcode>
			<label>+</label>
			<op>
				<id>80</id>
				<op_kind>add</op_kind>
				<in_widths>10 9</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.4327000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5729</id>
			<source_loc>5519</source_loc>
			<order>49</order>
			<instance_name>Gaussian_Blur_N_Mux_11_2_0_4_25</instance_name>
			<opcode>15</opcode>
			<label>MUX(2)</label>
			<op>
				<id>82</id>
				<op_kind>mux</op_kind>
				<in_widths>11 11 1</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.5227000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5730</id>
			<source_loc>5219</source_loc>
			<order>50</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.5882000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5731</id>
			<source_loc>5624</source_loc>
			<order>51</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5732</id>
			<source_loc>5238</source_loc>
			<order>52</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>29</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5733</id>
			<source_loc>5626</source_loc>
			<order>53</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>86</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5734</id>
			<source_loc>5240</source_loc>
			<order>54</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5718</id>
			<source_loc>14321</source_loc>
			<order>55</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5721</id>
			<source_loc>14328</source_loc>
			<order>56</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>74</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5731</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>21</state>
				<source_loc>5733</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5703</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2616</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.8431</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.6029</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2616</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.8431</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.6029</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4456</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>lp_ctrl_0</port_name>
				<state>5</state>
				<source_loc>5629</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4456</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2770</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4039</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2770</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4039</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_data</port_name>
				<state>12</state>
				<source_loc>5706</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.3841</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>filter</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.8859</delay>
				<instance_name>Gaussian_Blur_Mul_9Sx8U_9S_4_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.6122</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7771</delay>
				<instance_name>Gaussian_Blur_Add_10Sx9S_11S_4_12</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.7421</delay>
				<instance_name>Gaussian_Blur_Abs_11S_11U_4_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.8431</delay>
				<instance_name>Gaussian_Blur_Div_11Ux2U_11U_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.7262</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>3.6029</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5723</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2616</delay>
				<source_loc>5724</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.8431</delay>
				<source_loc>5725</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.4654</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
				<source_loc>5714</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2770</delay>
				<source_loc>5715</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5692</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5699</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3316</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5695</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5700</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
				<source_loc>5707</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5708</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5709</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3841</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5706</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
				<source_loc>5712</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5713</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3841</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>5709</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.8859</delay>
				<source_loc>5712</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5713</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.5882</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5727</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5729</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5730</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.4982</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5722</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.4982</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3187</delay>
				<source_loc>5726</source_loc>
				<state>18</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2870</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1075</delay>
				<source_loc>5717</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5718</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2870</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1075</delay>
				<source_loc>5720</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5721</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>5774</id>
			<source_loc>5678</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5775</id>
			<source_loc>5702</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5776</id>
			<source_loc>5705</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5,27</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5778</id>
			<source_loc>5706</source_loc>
			<name>u_g_n_492</name>
			<datatype W="24">sc_int</datatype>
			<livein>3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5779</id>
			<source_loc>5730</source_loc>
			<name>o_result_data</name>
			<datatype W="32">sc_int</datatype>
			<livein>4,29</livein>
			<liveout>29</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5781</id>
			<source_loc>5681</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,3,5</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5782</id>
			<source_loc>5732</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,29</livein>
			<liveout>4,29</liveout>
			<reg_deffed>29</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5784</id>
			<source_loc>5693</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_20</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>s_reg_20</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5786</id>
			<source_loc>5719</source_loc>
			<name>v_mi5</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_21</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_21</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5788</id>
			<source_loc>5696</source_loc>
			<name>red_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5789</id>
			<source_loc>5711</source_loc>
			<name>red_mi12</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,3,5,27,28</livein>
			<liveout>1,2,3,5,27</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_22</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>s_reg_22</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5791</id>
			<source_loc>5698</source_loc>
			<name>green_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>51</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5792</id>
			<source_loc>5713</source_loc>
			<name>green_mi12</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,3,5,27,28</livein>
			<liveout>1,2,3,5,27</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_23</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_23</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5794</id>
			<source_loc>5699</source_loc>
			<name>blue_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5795</id>
			<source_loc>5715</source_loc>
			<name>blue_mi13</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,3,5,27,28,29</livein>
			<liveout>1,3,5,27,28,29</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_24</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>s_reg_24</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5797</id>
			<source_loc>5716</source_loc>
			<name>u_mi6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5</livein>
			<liveout>1,2,3,5</liveout>
			<reg_deffed>1,3,5</reg_deffed>
			<instance_name>s_reg_25</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_25</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5799</id>
			<source_loc>5709</source_loc>
			<name>filter_ut3pv</name>
			<datatype W="9">sc_int</datatype>
			<livein>2,3</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5800</id>
			<source_loc>5722</source_loc>
			<name>CynTemp_5</name>
			<datatype W="10">sc_int</datatype>
			<livein>27</livein>
			<liveout>3</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5801</id>
			<source_loc>5726</source_loc>
			<name>CynTemp_8</name>
			<datatype W="10">sc_int</datatype>
			<livein>29</livein>
			<liveout>28,29</liveout>
			<reg_deffed>28</reg_deffed>
			<instance_name>s_reg_26</instance_name>
			<op>
				<id>79</id>
				<op_kind>reg</op_kind>
				<object>s_reg_26</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5803</id>
			<source_loc>5725</source_loc>
			<name>tmp0</name>
			<datatype W="11">sc_uint</datatype>
			<livein>28,29</livein>
			<liveout>27,28,29</liveout>
			<reg_deffed>27</reg_deffed>
			<instance_name>s_reg_27</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>s_reg_27</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>3</res_id>
		<opcode>3</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X9</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>41</source_line>
			<source_loc>2335</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>7</max_path>
			<latency>23</latency>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../Gaussian_Blur.cpp</source_path>
				<source_line>44</source_line>
				<source_loc>2311</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>18</latency>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../Gaussian_Blur.cpp</source_path>
					<source_line>45</source_line>
					<source_loc>2308</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>18</latency>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>lat01</name>
		<constr_id>29</constr_id>
		<min>0</min>
		<max>3</max>
		<value>2</value>
		<source_loc>2281</source_loc>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>59</source_line>
		<thread>do_filter</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2236</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>27</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>20</latency>
			</cycle>
			<cycle>
				<cycle_id>28</cycle_id>
				<start_cycle>3</start_cycle>
				<latency>21</latency>
			</cycle>
			<cycle>
				<cycle_id>29</cycle_id>
				<start_cycle>4</start_cycle>
				<latency>22</latency>
			</cycle>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>11616</source_loc>
				<start_cycle>5</start_cycle>
				<latency>23</latency>
			</cycle>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>2333</source_loc>
				<start_cycle>6</start_cycle>
				<latency>24</latency>
			</cycle>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>11246</source_loc>
						<start_cycle>0</start_cycle>
						<latency>10</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>2266</source_loc>
						<start_cycle>1</start_cycle>
						<latency>19</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>301</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>152</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>150</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>126</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>123</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>121</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>117</value>
	</optim_nodes>
	<message>
		<code_num>494</code_num>
		<severity>NOTE</severity>
		<message_text>Created dpopt part for &quot;gen_fifo_addr&quot;.</message_text>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<phase>sched</phase>
		<order>34</order>
	</message>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>94</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>82</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>100</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>52</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>48</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>45</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>44</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>39</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>43</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>125</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>54</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>60</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>70</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<source_loc>
		<id>5777</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5730,5778,5779</sub_loc>
	</source_loc>
	<source_loc>
		<id>5855</id>
		<loc_kind>OP</loc_kind>
		<label>ifgen</label>
	</source_loc>
	<source_loc>
		<id>5856</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5855,5799</sub_loc>
	</source_loc>
	<source_loc>
		<id>5883</id>
		<loc_kind>OP</loc_kind>
		<label>r_busy</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5884</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5883</sub_loc>
	</source_loc>
	<source_loc>
		<id>5903</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_din</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5904</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5903</sub_loc>
	</source_loc>
	<source_loc>
		<id>5899</id>
		<loc_kind>OP</loc_kind>
		<label>read_start</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5900</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5899</sub_loc>
	</source_loc>
	<source_loc>
		<id>5543</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14116,5540,5551,5573,5681,5732</sub_loc>
	</source_loc>
	<source_loc>
		<id>5780</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5543,5781,5782</sub_loc>
	</source_loc>
	<source_loc>
		<id>5616</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14115,5609,5679</sub_loc>
	</source_loc>
	<source_loc>
		<id>5597</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14111,5589,5678,5702,5705</sub_loc>
	</source_loc>
	<source_loc>
		<id>5773</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5597,5774,5775,5776</sub_loc>
	</source_loc>
	<source_loc>
		<id>5771</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14133,5733</sub_loc>
	</source_loc>
	<source_loc>
		<id>5576</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14145,5575,5731</sub_loc>
	</source_loc>
	<source_loc>
		<id>5879</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_r_data</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5880</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5879</sub_loc>
	</source_loc>
	<source_loc>
		<id>5770</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14125,5703</sub_loc>
	</source_loc>
	<thread>
		<name>do_filter</name>
		<source_loc>2347</source_loc>
		<stall>stall0</stall>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_data</name>
			<source_loc>5777</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<out_sig>
			<name>r_busy</name>
			<source_loc>5884</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>5904</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<out_sig>
			<name>read_start</name>
			<source_loc>5900</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>filter_in1</name>
			<source_loc>14702</source_loc>
			<datatype>4,0</datatype>
		</out_sig>
		<out_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5780</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5616</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5773</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5771</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_next_trig_req</name>
			<source_loc>5576</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_data</name>
			<source_loc>5706</source_loc>
			<datatype>25,1</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>5880</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5770</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5887</id>
		<loc_kind>OP</loc_kind>
		<label>fifo_dsel</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5888</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5887</sub_loc>
	</source_loc>
	<source_loc>
		<id>5885</id>
		<loc_kind>OP</loc_kind>
		<label>w_vld</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5886</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5885</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_addr</name>
		<source_loc>5856</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>fifo_dsel</name>
			<source_loc>5888</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>5886</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>r_busy</name>
			<source_loc>5884</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5889</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_1_0</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5890</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5889</sub_loc>
	</source_loc>
	<source_loc>
		<id>5881</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_w_data</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5882</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5881</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_out</name>
		<source_loc>5856</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>5880</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>5890</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5882</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>fifo_dsel</name>
			<source_loc>5888</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_data</name>
		<source_loc>5856</source_loc>
		<clock>i_clk</clock>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>5890</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5882</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>5886</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5901</id>
		<loc_kind>OP</loc_kind>
		<label>active_0</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>5902</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5856,5901</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active_0</name>
		<source_loc>5856</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>active_0</name>
			<source_loc>5902</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>read_start</name>
			<source_loc>5900</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_in_vld</name>
		<source_loc>5856</source_loc>
		<async/>
		<out_sig>
			<name>w_vld</name>
			<source_loc>5886</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>active_0</name>
			<source_loc>5902</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_in</name>
		<source_loc>5856</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>5882</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>5904</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5615</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14126,5608</sub_loc>
	</source_loc>
	<source_loc>
		<id>5614</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14128,5607,5611</sub_loc>
	</source_loc>
	<source_loc>
		<id>5617</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5614,5618,5619</sub_loc>
	</source_loc>
	<source_loc>
		<id>5595</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14148,5586,5587,5592</sub_loc>
	</source_loc>
	<source_loc>
		<id>5599</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5595,5600,5601</sub_loc>
	</source_loc>
	<source_loc>
		<id>5598</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>978,5590</sub_loc>
	</source_loc>
	<thread>
		<name>gen_busy</name>
		<source_loc>14227</source_loc>
		<async/>
		<out_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5770</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5615</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_busy</name>
			<source_loc>977</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14150</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5617</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14147</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5599</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5773</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5598</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unvalidated_req</name>
		<source_loc>14228</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5599</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5598</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5773</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<source_loc>14231</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5617</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5616</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5615</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_reg_vld</name>
		<source_loc>14233</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14147</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5598</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14150</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5566</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>981,5564</sub_loc>
	</source_loc>
	<source_loc>
		<id>5555</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14166,5554,5562</sub_loc>
	</source_loc>
	<source_loc>
		<id>5565</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14167,5561</sub_loc>
	</source_loc>
	<thread>
		<name>gen_vld</name>
		<source_loc>14234</source_loc>
		<async/>
		<out_sig>
			<name>o_result_vld</name>
			<source_loc>5566</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_active_s</name>
			<source_loc>5555</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_unacked_req</name>
			<source_loc>5565</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unacked_req</name>
		<source_loc>14235</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_m_unacked_req</name>
			<source_loc>5565</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5771</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_stalling</name>
		<source_loc>14236</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5771</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_busy</name>
			<source_loc>980</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_vld</name>
			<source_loc>5566</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5542</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14183,5539,5541</sub_loc>
	</source_loc>
	<source_loc>
		<id>5544</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5542,5545,5546,5552</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active</name>
		<source_loc>14238</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_req_active_s</name>
			<source_loc>5555</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_m_prev_trig_req</name>
			<source_loc>5544</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5780</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_prev_trig_reg</name>
		<source_loc>14239</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_m_req_m_prev_trig_req</name>
			<source_loc>5544</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5780</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_next_trig_reg</name>
		<source_loc>14241</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_req_m_next_trig_req</name>
			<source_loc>5576</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5780</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6071</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7757</sub_loc>
	</source_loc>
	<source_loc>
		<id>6069</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7755,7755</sub_loc>
	</source_loc>
	<source_loc>
		<id>6070</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12966</opcode>
		<sub_loc>7755,7755</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>6077</id>
			<opcode>18</opcode>
			<source_loc>7758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>6073</id>
			<source_loc>6071</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>163</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6074</id>
			<source_loc>7756</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>164</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6075</id>
			<source_loc>5535</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_26</instance_name>
			<opcode>18</opcode>
			<label>&amp;</label>
			<op>
				<id>165</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6076</id>
			<source_loc>6070</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>166</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7757</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>6074</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7757</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>6076</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>6074</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>6076</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_26</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>14236</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5749</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6083</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8239</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>6084</id>
			<source_loc>8232</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>169</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6085</id>
			<source_loc>8240</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>170</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6086</id>
			<source_loc>6083</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>171</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6086</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>6085</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6084</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>6089</id>
			<source_loc>6084</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6090</id>
			<source_loc>6086</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>171</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>14235</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5748</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6091</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8738,8738</sub_loc>
	</source_loc>
	<source_loc>
		<id>6092</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12980</opcode>
		<sub_loc>8738,8738</sub_loc>
	</source_loc>
	<source_loc>
		<id>6094</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14598</sub_loc>
	</source_loc>
	<source_loc>
		<id>6093</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14598</sub_loc>
	</source_loc>
	<source_loc>
		<id>6096</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8738</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>6107</id>
			<opcode>17</opcode>
			<source_loc>14716</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>6100</id>
			<source_loc>8728</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>172</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6101</id>
			<source_loc>14598</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>173</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6102</id>
			<source_loc>6096</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>174</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6103</id>
			<source_loc>8735</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>175</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6104</id>
			<source_loc>8739</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>176</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6105</id>
			<source_loc>5533</source_loc>
			<order>6</order>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_1_4_27</instance_name>
			<opcode>17</opcode>
			<label>MUX(2)</label>
			<op>
				<id>177</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6106</id>
			<source_loc>6092</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>178</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6103</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>6104</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8738</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6106</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6095</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6100</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>6114</id>
			<source_loc>6100</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>172</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6115</id>
			<source_loc>6106</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>178</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14233</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5746</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6120</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10365</sub_loc>
	</source_loc>
	<source_loc>
		<id>6121</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10365</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>16</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>6122</id>
			<source_loc>14713</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>182</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6123</id>
			<source_loc>10322</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>183</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6124</id>
			<source_loc>10323</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>184</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6125</id>
			<source_loc>5530</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			<opcode>36</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>185</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6126</id>
			<source_loc>10321</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6127</id>
			<source_loc>10352</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6128</id>
			<source_loc>6120</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6129</id>
			<source_loc>10339</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6130</id>
			<source_loc>10342</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>190</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6131</id>
			<source_loc>10362</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>191</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6132</id>
			<source_loc>6121</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>192</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6122</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6129</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6123</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6129</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6124</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6129</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6122</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6131</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6123</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6131</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6124</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6131</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6122</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6132</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6123</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6132</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6124</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6132</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6122</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>6130</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14227</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5740</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5959</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>68</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6153</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>42</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6144</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5959</sub_loc>
	</source_loc>
	<source_loc>
		<id>6143</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5959</sub_loc>
	</source_loc>
	<source_loc>
		<id>6146</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>42</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6141</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5709,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6142</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6141</sub_loc>
	</source_loc>
	<source_loc>
		<id>5953</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3317</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>5952</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3315</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6038</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5953,5952,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6037</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5952,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6039</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5856,6038,6037,5952</sub_loc>
	</source_loc>
	<source_loc>
		<id>6066</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>45</opcode>
		<sub_loc>5856,6038,6037,5952</sub_loc>
	</source_loc>
	<source_loc>
		<id>6150</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5709,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6150</sub_loc>
	</source_loc>
	<source_loc>
		<id>6147</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5709,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6148</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6147</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_addr</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_addr</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_addr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>43</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.2258</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>45</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.1352</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>16.5357</unit_area>
		<comb_area>16.5357</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_addr</thread>
		<op>
			<id>6162</id>
			<opcode>43</opcode>
			<source_loc>5856,6038,6037,5952</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_addr</thread>
		<io_op>
			<id>6154</id>
			<source_loc>5856</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>196</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6155</id>
			<source_loc>5959</source_loc>
			<order>2</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>197</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6156</id>
			<source_loc>6146</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_addr_fifo_dsel_next</sig_name>
			<label>ifgen.fifo_dsel:gen_fifo_addr_fifo_dsel_next:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>198</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_addr_fifo_dsel_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6157</id>
			<source_loc>6148</source_loc>
			<order>4</order>
			<sig_name>r_busy</sig_name>
			<label>ifgen.r_busy:r_busy:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>199</id>
				<op_kind>input</op_kind>
				<object>r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6158</id>
			<source_loc>6151</source_loc>
			<order>5</order>
			<sig_name>w_vld</sig_name>
			<label>ifgen.w_vld:w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>200</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6159</id>
			<source_loc>6142</source_loc>
			<order>6</order>
			<sig_name>fifo_dsel_1</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel_1:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>201</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6160</id>
			<source_loc>6066</source_loc>
			<order>7</order>
			<instance_name>Gaussian_Blur_gen_fifo_addr_alt0_4_29</instance_name>
			<opcode>43</opcode>
			<label>dpopt(gen_fifo_addr_alt0)</label>
			<op>
				<id>202</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3398000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6161</id>
			<source_loc>6153</source_loc>
			<order>8</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>203</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
				<state>4</state>
				<source_loc>6158</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
				<state>4</state>
				<source_loc>6157</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6142</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>5856</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6161</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>3</state>
				<source_loc>6145</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>1</state>
				<source_loc>6154</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_addr</thread>
		<reg_op>
			<id>6170</id>
			<source_loc>6154</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>196</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6171</id>
			<source_loc>6161</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5973</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3403</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6040</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5973,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6067</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>46</opcode>
		<sub_loc>6040</sub_loc>
	</source_loc>
	<source_loc>
		<id>6173</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5880,5880</sub_loc>
	</source_loc>
	<source_loc>
		<id>6174</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>14209</opcode>
		<sub_loc>5880,5880</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_out</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_out</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_out</thread>
		<value>105</value>
	</intrinsic_muxing>
	<resource>
		<res_id>46</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_2_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>105.7293</unit_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_out</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_out</thread>
		<io_op>
			<id>6178</id>
			<source_loc>5856</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>209</id>
				<op_kind>input</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6179</id>
			<source_loc>5882</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>210</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6180</id>
			<source_loc>5890</source_loc>
			<order>3</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>211</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6181</id>
			<source_loc>6067</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_N_Mux_9_2_2_1_30</instance_name>
			<opcode>46</opcode>
			<label>MUX(2)</label>
			<op>
				<id>212</id>
				<op_kind>mux</op_kind>
				<in_widths>9 9 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6182</id>
			<source_loc>6174</source_loc>
			<order>5</order>
			<sig_name>stall_fifo_1_r_data</sig_name>
			<label>ifgen.stall_fifo_1_r_data:stall_fifo_1_r_data:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>213</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_r_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6179</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6178</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6182</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6180</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6182</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6179</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6182</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6180</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6178</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_2_1_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_2_1_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_2_1_30</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_out</thread>
	</reg_ops>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6184</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5890,5890</sub_loc>
	</source_loc>
	<source_loc>
		<id>6185</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>14214</opcode>
		<sub_loc>5890,5890</sub_loc>
	</source_loc>
	<source_loc>
		<id>5989</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>74</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6187</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5989</sub_loc>
	</source_loc>
	<source_loc>
		<id>6186</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5989</sub_loc>
	</source_loc>
	<source_loc>
		<id>5988</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3429</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6041</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>5988,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6068</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>46</opcode>
		<sub_loc>6041</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_data</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_data</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_data</thread>
		<value>105</value>
	</intrinsic_muxing>
	<resource>
		<res_id>44</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_data</thread>
		<op>
			<id>6198</id>
			<opcode>44</opcode>
			<source_loc>6041</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_data</thread>
		<io_op>
			<id>6192</id>
			<source_loc>5989</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>217</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6194</id>
			<source_loc>5856</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>219</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6193</id>
			<source_loc>5890</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next:write</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>218</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6195</id>
			<source_loc>5882</source_loc>
			<order>4</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>220</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6196</id>
			<source_loc>6068</source_loc>
			<order>5</order>
			<instance_name>Gaussian_Blur_N_Mux_9_2_2_4_31</instance_name>
			<opcode>44</opcode>
			<label>MUX(2)</label>
			<op>
				<id>221</id>
				<op_kind>mux</op_kind>
				<in_widths>9 9 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6197</id>
			<source_loc>6185</source_loc>
			<order>6</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>222</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6194</source_loc>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6195</source_loc>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>5890</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6197</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>1</state>
				<source_loc>6188</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_data</thread>
		<reg_op>
			<id>6203</id>
			<source_loc>6197</source_loc>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>stall_fifo_1_stall_fifo_1_0</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6205</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5709,5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>6206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6205</sub_loc>
	</source_loc>
	<source_loc>
		<id>6208</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>42</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>6209</id>
			<source_loc>5856</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.active_0:active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>226</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6210</id>
			<source_loc>6206</source_loc>
			<order>2</order>
			<sig_name>read_start</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.read_start:read_start:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>227</id>
				<op_kind>input</op_kind>
				<object>read_start</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6211</id>
			<source_loc>6208</source_loc>
			<order>3</order>
			<sig_name>active_0</sig_name>
			<label>active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>228</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
				<state>4</state>
				<source_loc>6210</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>4</state>
				<source_loc>6211</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>1</state>
				<source_loc>6209</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
		<reg_op>
			<id>6215</id>
			<source_loc>6209</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>active_0</instance_name>
			<op>
				<id>226</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6216</id>
			<source_loc>6211</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>active_0</instance_name>
			<op>
				<id>228</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6218</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>42</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_in_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_in_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_in_vld</thread>
		<io_op>
			<id>6219</id>
			<source_loc>5856</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>active_0:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>229</id>
				<op_kind>input</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6220</id>
			<source_loc>6218</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>230</id>
				<op_kind>output</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6219</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6220</source_loc>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6219</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_in_vld</thread>
	</reg_ops>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6222</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>42</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_in</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_fifo_in</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_in</thread>
		<io_op>
			<id>6223</id>
			<source_loc>5856</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_din</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_din:stall_fifo_1_stall_fifo_din:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>231</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_din</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6224</id>
			<source_loc>6222</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>232</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6223</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6223</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6224</source_loc>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_in</thread>
	</reg_ops>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5856</source_loc>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5856</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5856</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_start</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>r_busy</name>
		<time> 9.709</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_w_data</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_r_data</name>
		<time> 0.174</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_din</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>fifo_dsel</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_1_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>active_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>w_vld</name>
		<time> 9.709</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 17 threads, 133 ops.</summary>
	</phase_summary>
</tool_log>
