
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o fruitSalad_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui fruitSalad_impl_1.udb 
// Netlist created on Wed Dec  4 16:06:20 2024
// Netlist written on Wed Dec  4 16:06:37 2024
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module vga_controller ( data, external_osc, led, buttonout, latch, NESclk, 
                        CTRLclk, ext_osc_test, VSYNC, HSYNC, RGB );
  input  data, external_osc;
  output led;
  output [7:0] buttonout;
  output latch, NESclk, CTRLclk, ext_osc_test, VSYNC, HSYNC;
  output [5:0] RGB;
  wire   \thirdblock.n9072 , \thirdblock.fruit_1_tl_row[4] , 
         \thirdblock.n5392 , \thirdblock.fruit_1_tl_row[3] , 
         \thirdblock.fruit_1_tl_row_8__N_73[3] , 
         \thirdblock.fruit_1_tl_row_8__N_73[4] , \thirdblock.n5394 , 
         \thirdblock.n9135 , \thirdblock.counter[4] , \thirdblock.n5374 , 
         \thirdblock.counter[3] , \thirdblock.n254[3] , \thirdblock.n254[4] , 
         \thirdblock.n5376 , \thirdblock.n9132 , \thirdblock.counter[2] , 
         \thirdblock.n5372 , \thirdblock.counter[1] , \thirdblock.n254[1] , 
         n269, \thirdblock.n9045 , \thirdblock.fruit_3_row_9__N_458[9] , 
         \row[9] , \thirdblock.fruit_3_row_8__N_465 , 
         \thirdblock.fruit_3_row_9__N_458[8] , \row[8] , 
         \thirdblock.fruit_3_row[8] , \thirdblock.fruit_3_row[9] , 
         \thirdblock.n9042 , \thirdblock.fruit_3_row_9__N_458[7] , \row[7] , 
         \thirdblock.fruit_3_row_6__N_477 , 
         \thirdblock.fruit_3_row_9__N_458[6] , \row[6] , 
         \thirdblock.fruit_3_row[6] , \thirdblock.fruit_3_row[7] , 
         \thirdblock.fruit_1_tl_row_8__N_73[1] , \thirdblock.n9069 , 
         \thirdblock.fruit_1_tl_row[2] , \thirdblock.n5390 , 
         \thirdblock.fruit_1_tl_row[1] , \thirdblock.fruit_1_tl_row_0__N_93 , 
         \thirdblock.fruit_1_tl_row_0__N_94 , clk, 
         \thirdblock.fruit_1_tl_row_8__N_73[2] , \thirdblock.n8997 , 
         \RGB_pad[4].vcc , \thirdblock.counter[0] , \thirdblock.n254[0] , 
         \thirdblock.fruit_1_tl_row_8__N_73[0] , \thirdblock.n9066 , 
         \thirdblock.n11_adj_651 , \thirdblock.fruit_1_tl_row[0] , 
         \thirdblock.n9039 , \thirdblock.fruit_3_row_9__N_458[5] , \row[5] , 
         \thirdblock.fruit_3_row_4__N_489 , 
         \thirdblock.fruit_3_row_9__N_458[4] , \row[4] , 
         \thirdblock.fruit_3_row[4] , \thirdblock.fruit_3_row[5] , 
         \thirdblock.n9036 , \thirdblock.fruit_3_row_9__N_458[3] , \row[3] , 
         \thirdblock.fruit_3_row_2__N_501 , 
         \thirdblock.fruit_3_row_9__N_458[2] , \row[2] , 
         \thirdblock.fruit_3_row[2] , \thirdblock.fruit_3_row[3] , 
         \thirdblock.n9153 , \thirdblock.counter[16] , \thirdblock.n5386 , 
         \thirdblock.counter[15] , \thirdblock.n254[15] , 
         \thirdblock.n254[16] , \thirdblock.n9033 , 
         \thirdblock.fruit_3_row_9__N_458[1] , \row[1] , 
         \thirdblock.fruit_3_row_9__N_458[0] , \row[0] , 
         \thirdblock.fruit_3_row[1] , \thirdblock.n9093 , \thirdblock.n5520 , 
         \thirdblock.n993 , \thirdblock.fruit_1_tl_col[9] , 
         \thirdblock.fruit_1_tl_col_6__N_101[10] , \thirdblock.n9060 , 
         \thirdblock.fruit_3_col_9__N_510[9] , \col[9] , 
         \thirdblock.fruit_3_col_8__N_517 , 
         \thirdblock.fruit_3_col_9__N_510[8] , \col[8] , 
         \thirdblock.fruit_3_col[8] , \thirdblock.fruit_3_col[9] , 
         \thirdblock.n9090 , \thirdblock.fruit_1_tl_col[8] , 
         \thirdblock.n5518 , \thirdblock.fruit_1_tl_col[7] , 
         \thirdblock.fruit_1_tl_col_6__N_101[8] , 
         \thirdblock.fruit_1_tl_col_6__N_101[9] , 
         \thirdblock.fruit_1_tl_col_6__N_101[7] , 
         \thirdblock.fruit_1_tl_col_6__N_101[6] , \thirdblock.n9087 , 
         \thirdblock.fruit_1_tl_col[6] , \thirdblock.n5516 , 
         \thirdblock.fruit_1_tl_col[5] , \thirdblock.fruit_1_tl_col_0__N_117 , 
         \thirdblock.fruit_1_tl_col_4__N_109 , \thirdblock.n9057 , 
         \thirdblock.fruit_3_col_9__N_510[7] , \col[7] , 
         \thirdblock.fruit_3_col_6__N_529 , 
         \thirdblock.fruit_3_col_9__N_510[6] , \col[6] , 
         \thirdblock.fruit_3_col[6] , \thirdblock.fruit_3_col[7] , 
         \thirdblock.fruit_1_tl_col_6__N_101[5] , \thirdblock.n9084 , 
         \thirdblock.fruit_1_tl_col[4] , \thirdblock.n5514 , 
         \thirdblock.fruit_1_tl_col[3] , 
         \thirdblock.fruit_1_tl_col_6__N_101[4] , \thirdblock.n9081 , 
         \thirdblock.fruit_1_tl_col[2] , \thirdblock.n5512 , 
         \thirdblock.fruit_1_tl_col[1] , 
         \thirdblock.fruit_1_tl_col_6__N_101[2] , 
         \thirdblock.fruit_1_tl_col_6__N_101[3] , \thirdblock.n9054 , 
         \thirdblock.fruit_3_col_9__N_510[5] , \col[5] , 
         \thirdblock.fruit_3_col_4__N_541 , 
         \thirdblock.fruit_3_col_9__N_510[4] , \col[4] , 
         \thirdblock.fruit_3_col[4] , \thirdblock.fruit_3_col[5] , 
         \thirdblock.n9150 , \thirdblock.counter[14] , \thirdblock.n5384 , 
         \thirdblock.counter[13] , \thirdblock.n254[13] , 
         \thirdblock.n254[14] , \thirdblock.n9051 , 
         \thirdblock.fruit_3_col_9__N_510[3] , \col[3] , 
         \thirdblock.fruit_3_col_2__N_553 , 
         \thirdblock.fruit_3_col_9__N_510[2] , \col[2] , 
         \thirdblock.fruit_3_col[2] , \thirdblock.fruit_3_col[3] , 
         \thirdblock.n9030 , \thirdblock.n4600 , 
         \thirdblock.fruit_1_tl_col[0] , 
         \thirdblock.fruit_1_tl_col_6__N_101[1] , \thirdblock.n8976 , 
         \thirdblock.fruit_1_row_9__N_120[9] , 
         \thirdblock.fruit_1_row_8__N_127 , 
         \thirdblock.fruit_1_row_9__N_120[8] , \thirdblock.fruit_1_row[8] , 
         \thirdblock.fruit_1_row[9] , \thirdblock.n8973 , 
         \thirdblock.fruit_1_row_9__N_120[7] , 
         \thirdblock.fruit_1_row_6__N_139 , 
         \thirdblock.fruit_1_row_9__N_120[6] , \thirdblock.fruit_1_row[6] , 
         \thirdblock.fruit_1_row[7] , \thirdblock.n9147 , 
         \thirdblock.counter[12] , \thirdblock.n5382 , 
         \thirdblock.counter[11] , \thirdblock.n254[11] , 
         \thirdblock.n254[12] , \thirdblock.n8970 , 
         \thirdblock.fruit_1_row_9__N_120[5] , 
         \thirdblock.fruit_1_row_4__N_151 , 
         \thirdblock.fruit_1_row_9__N_120[4] , \thirdblock.fruit_1_row[4] , 
         \thirdblock.fruit_1_row[5] , \thirdblock.n9144 , 
         \thirdblock.counter[10] , \thirdblock.n5380 , \thirdblock.counter[9] , 
         \thirdblock.n254[9] , \thirdblock.n254[10] , \thirdblock.n9141 , 
         \thirdblock.counter[8] , \thirdblock.n5378 , \thirdblock.counter[7] , 
         \thirdblock.n254[7] , n263, \thirdblock.n8967 , 
         \thirdblock.fruit_1_row_9__N_120[3] , 
         \thirdblock.fruit_1_row_2__N_163 , 
         \thirdblock.fruit_1_row_9__N_120[2] , \thirdblock.fruit_1_row[2] , 
         \thirdblock.fruit_1_row[3] , \thirdblock.n8964 , 
         \thirdblock.fruit_1_row_9__N_120[1] , 
         \thirdblock.fruit_1_row_9__N_120[0] , \thirdblock.fruit_1_row[1] , 
         \thirdblock.n9048 , \thirdblock.fruit_3_col_9__N_510[1] , \col[1] , 
         \thirdblock.fruit_3_col_9__N_510[0] , \col[0] , 
         \thirdblock.fruit_3_col[1] , \thirdblock.n8991 , 
         \thirdblock.fruit_1_col_9__N_172[9] , 
         \thirdblock.fruit_1_col_8__N_179 , 
         \thirdblock.fruit_1_col_9__N_172[8] , \thirdblock.fruit_1_col[8] , 
         \thirdblock.fruit_1_col[9] , \thirdblock.n8988 , 
         \thirdblock.fruit_1_col_9__N_172[7] , 
         \thirdblock.fruit_1_col_6__N_191 , \thirdblock.fruit_1_col_6__N_190 , 
         \thirdblock.fruit_1_col[6] , \thirdblock.fruit_1_col[7] , 
         \thirdblock.n8985 , \thirdblock.fruit_1_col_9__N_172[5] , 
         \thirdblock.fruit_1_col_4__N_203 , 
         \thirdblock.fruit_1_col_9__N_172[4] , \thirdblock.fruit_1_col[4] , 
         \thirdblock.fruit_1_col[5] , \thirdblock.n9129 , \thirdblock.n5420 , 
         \thirdblock.fruit_3_tl_row[9] , \thirdblock.n57[9] , 
         \thirdblock.n8982 , \thirdblock.fruit_1_col_9__N_172[3] , 
         \thirdblock.fruit_1_col_2__N_215 , 
         \thirdblock.fruit_1_col_9__N_172[2] , \thirdblock.fruit_1_col[2] , 
         \thirdblock.fruit_1_col[3] , \thirdblock.n8979 , 
         \thirdblock.fruit_1_col_9__N_172[1] , 
         \thirdblock.fruit_1_col_9__N_172[0] , \thirdblock.fruit_1_col[1] , 
         \thirdblock.n9126 , \thirdblock.fruit_3_tl_row[8] , 
         \thirdblock.n5418 , \thirdblock.fruit_3_tl_row[7] , 
         \thirdblock.n57[7] , \thirdblock.n57[8] , \thirdblock.n9012 , 
         \thirdblock.fruit_2_row_9__N_288[9] , 
         \thirdblock.fruit_2_row_8__N_295 , 
         \thirdblock.fruit_2_row_9__N_288[8] , \thirdblock.fruit_2_row[8] , 
         \thirdblock.fruit_2_row[9] , \thirdblock.n9123 , 
         \thirdblock.fruit_3_tl_row[6] , \thirdblock.n5416 , 
         \thirdblock.fruit_3_tl_row[5] , \thirdblock.n57[5] , 
         \thirdblock.n57[6] , \thirdblock.n9009 , 
         \thirdblock.fruit_2_row_9__N_288[7] , 
         \thirdblock.fruit_2_row_6__N_307 , 
         \thirdblock.fruit_2_row_9__N_288[6] , \thirdblock.fruit_2_row[6] , 
         \thirdblock.fruit_2_row[7] , \thirdblock.n9120 , 
         \thirdblock.fruit_3_tl_row[4] , \thirdblock.n5414 , 
         \thirdblock.fruit_3_tl_row[3] , \thirdblock.n57[3] , 
         \thirdblock.n57[4] , \thirdblock.n9006 , 
         \thirdblock.fruit_2_row_9__N_288[5] , 
         \thirdblock.fruit_2_row_4__N_319 , 
         \thirdblock.fruit_2_row_9__N_288[4] , \thirdblock.fruit_2_row[4] , 
         \thirdblock.fruit_2_row[5] , \thirdblock.n9003 , 
         \thirdblock.fruit_2_row_9__N_288[3] , 
         \thirdblock.fruit_2_row_2__N_331 , 
         \thirdblock.fruit_2_row_9__N_288[2] , \thirdblock.fruit_2_row[2] , 
         \thirdblock.fruit_2_row[3] , \thirdblock.n9117 , 
         \thirdblock.fruit_3_tl_row[2] , \thirdblock.n5412 , 
         \thirdblock.fruit_3_tl_row[1] , \thirdblock.n57[1] , 
         \thirdblock.n57[2] , \thirdblock.n8994 , 
         \thirdblock.fruit_3_tl_row[0] , \thirdblock.n57[0] , 
         \thirdblock.n9114 , \thirdblock.n5409 , \thirdblock.n5313 , 
         \thirdblock.fruit_2_tl_row_8__N_234[9] , \thirdblock.n9000 , 
         \thirdblock.fruit_2_row_9__N_288[1] , 
         \thirdblock.fruit_2_row_9__N_288[0] , \thirdblock.fruit_2_row[1] , 
         \thirdblock.n9027 , \thirdblock.fruit_2_col_9__N_340[9] , 
         \thirdblock.fruit_2_col_8__N_347 , 
         \thirdblock.fruit_2_col_9__N_340[8] , \thirdblock.fruit_2_col[8] , 
         \thirdblock.fruit_2_col[9] , \thirdblock.fruit_2_tl_row_8__N_234[8] , 
         \thirdblock.n9111 , \thirdblock.n5315 , \thirdblock.n5407 , 
         \thirdblock.n5317 , \thirdblock.fruit_2_tl_row_0__N_254 , 
         \thirdblock.fruit_2_tl_row_0__N_255 , \thirdblock.fruit_2_tl_row[8] , 
         \thirdblock.fruit_2_tl_row_8__N_234[7] , 
         \thirdblock.fruit_2_tl_row_8__N_234[6] , \thirdblock.n9108 , 
         \thirdblock.n5319 , \thirdblock.n5405 , \thirdblock.n5321 , 
         \thirdblock.fruit_2_tl_row[6] , 
         \thirdblock.fruit_2_tl_row_8__N_234[5] , \thirdblock.n9024 , 
         \thirdblock.fruit_2_col_9__N_340[7] , 
         \thirdblock.fruit_2_col_6__N_359 , 
         \thirdblock.fruit_2_col_9__N_340[6] , \thirdblock.fruit_2_col[6] , 
         \thirdblock.fruit_2_col[7] , \thirdblock.n9021 , 
         \thirdblock.fruit_2_col_9__N_340[5] , 
         \thirdblock.fruit_2_col_4__N_371 , 
         \thirdblock.fruit_2_col_9__N_340[4] , \thirdblock.fruit_2_col[4] , 
         \thirdblock.fruit_2_col[5] , \thirdblock.n9105 , \thirdblock.n5323 , 
         \thirdblock.n5403 , \thirdblock.n5325 , 
         \thirdblock.fruit_2_tl_row_8__N_234[3] , 
         \thirdblock.fruit_2_tl_row_8__N_234[4] , \thirdblock.n9018 , 
         \thirdblock.fruit_2_col_9__N_340[3] , 
         \thirdblock.fruit_2_col_2__N_383 , 
         \thirdblock.fruit_2_col_9__N_340[2] , \thirdblock.fruit_2_col[2] , 
         \thirdblock.fruit_2_col[3] , \thirdblock.fruit_2_tl_row_8__N_234[1] , 
         \thirdblock.n9102 , \thirdblock.n5327 , \thirdblock.n5401 , 
         \thirdblock.n5329 , \thirdblock.fruit_2_tl_row[1] , 
         \thirdblock.fruit_2_tl_row_8__N_234[2] , \thirdblock.n9015 , 
         \thirdblock.fruit_2_col_9__N_340[1] , 
         \thirdblock.fruit_2_col_9__N_340[0] , \thirdblock.fruit_2_col[1] , 
         \thirdblock.fruit_2_tl_row_8__N_234[0] , \thirdblock.n9099 , 
         \thirdblock.n5803 , \thirdblock.n5331 , 
         \thirdblock.fruit_2_tl_row[0] , \thirdblock.n9213 , 
         \thirdblock.n5398 , \thirdblock.fruit_1_tl_row[9] , 
         \thirdblock.fruit_1_tl_row_8__N_73[9] , 
         \thirdblock.fruit_1_tl_row_8__N_73[8] , \thirdblock.n9078 , 
         \thirdblock.fruit_1_tl_row[8] , \thirdblock.n5396 , 
         \thirdblock.fruit_1_tl_row[7] , 
         \thirdblock.fruit_1_tl_row_8__N_73[7] , 
         \thirdblock.fruit_1_tl_row_8__N_73[6] , \thirdblock.n9075 , 
         \thirdblock.fruit_1_tl_row[6] , \thirdblock.fruit_1_tl_row[5] , 
         \thirdblock.fruit_1_tl_row_8__N_73[5] , \thirdblock.n9138 , 
         \thirdblock.counter[6] , \thirdblock.counter[5] , 
         \thirdblock.n254[5] , n265, \secondblock.row_9__N_1[9] , 
         \secondblock.n9186 , \secondblock.n5369 , \secondblock.col_0__N_50 , 
         \secondblock.row_0__N_30 , \secondblock.row_9__N_1[8] , 
         \secondblock.row_9__N_1[7] , \secondblock.n9183 , \secondblock.n5367 , 
         \secondblock.row_9__N_1[6] , \secondblock.row_9__N_1[5] , 
         \secondblock.n9180 , \secondblock.n5365 , \secondblock.row_9__N_1[4] , 
         \secondblock.row_9__N_1[3] , \secondblock.n9177 , \secondblock.n5363 , 
         \secondblock.col_9__N_31[9] , \secondblock.n9171 , 
         \secondblock.n5431 , \secondblock.col_9__N_31[8] , 
         \secondblock.col_9__N_31[7] , \secondblock.n9168 , 
         \secondblock.n5429 , \secondblock.col_9__N_31[6] , 
         \secondblock.col_9__N_31[5] , \secondblock.n9165 , 
         \secondblock.n5427 , \secondblock.row_9__N_1[2] , 
         \secondblock.row_9__N_1[1] , \secondblock.n9174 , \secondblock.n5361 , 
         \secondblock.col_9__N_31[4] , \secondblock.col_9__N_31[3] , 
         \secondblock.n9162 , \secondblock.n5425 , 
         \secondblock.col_9__N_31[2] , \secondblock.col_9__N_31[1] , 
         \secondblock.n9159 , \secondblock.n5423 , 
         \secondblock.col_9__N_31[0] , \secondblock.n9156 , 
         \secondblock.row_9__N_1[0] , \secondblock.n9063 , 
         \nesblock.NEScount_7__N_51[4] , \nesblock.NEScount_7__N_51[3] , 
         \nesblock.n9192 , \nesblock.n13 , \nesblock.n5456 , \nesblock.n14 , 
         \nesblock.clk , \nesblock.n5458 , \nesblock.NEScount_7__N_51[2] , 
         \nesblock.NEScount_7__N_51[1] , \nesblock.n9189 , \nesblock.n15 , 
         \nesblock.n5454 , \nesblock.n16 , \nesblock.NEScount_7__N_51[0] , 
         \nesblock.n9096 , \nesblock.n17 , \nesblock.NEScount_7__N_51[16] , 
         \nesblock.NEScount_7__N_51[15] , \nesblock.n9210 , 
         \nesblock.NEScount[7] , \nesblock.n5468 , \nesblock.NEScount[6] , 
         \nesblock.NEScount_7__N_51[14] , \nesblock.NEScount_7__N_51[13] , 
         \nesblock.n9207 , \nesblock.NEScount[5] , \nesblock.n5466 , 
         \nesblock.NEScount[4] , \nesblock.NEScount_7__N_51[12] , 
         \nesblock.NEScount_7__N_51[11] , \nesblock.n9204 , 
         \nesblock.NEScount[3] , \nesblock.n5464 , \nesblock.NEScount[2] , 
         \nesblock.NEScount_7__N_51[10] , \nesblock.NEScount_7__N_51[9] , 
         \nesblock.n9201 , \nesblock.NEScount[1] , \nesblock.n5462 , 
         \nesblock.NEScount[0] , \nesblock.NEScount_7__N_51[8] , 
         \nesblock.NEScount_7__N_51[7] , \nesblock.n9198 , NESclk_c, 
         \nesblock.n5460 , \nesblock.n10 , \nesblock.NEScount_7__N_51[6] , 
         \nesblock.NEScount_7__N_51[5] , \nesblock.n9195 , \nesblock.n11_c , 
         \nesblock.n12_c , \thirdblock.fruit_2_tl_col_9__N_256[1] , 
         \thirdblock.fruit_2_tl_col_9__N_256[0] , \thirdblock.n2583 , 
         \thirdblock.n1667[1] , \thirdblock.game_state[2] , 
         \thirdblock.fruit_2_tl_col_0__N_275 , \thirdblock.fruit_2_tl_col[0] , 
         \thirdblock.fruit_2_tl_col[1] , \thirdblock.fruit_3_tl_row_1__N_416 , 
         \thirdblock.fruit_3_tl_row_0__N_418 , \thirdblock.n2952 , 
         \thirdblock.n2350 , \thirdblock.n2348 , \thirdblock.n2929 , 
         \thirdblock.fruit_3_tl_row_0__N_419 , 
         \thirdblock.fruit_3_tl_col_9__N_420[1] , 
         \thirdblock.fruit_3_tl_col_9__N_420[0] , \thirdblock.game_state[1] , 
         \thirdblock.n1691 , \thirdblock.n1693[1] , \thirdblock.n582 , 
         \thirdblock.n581 , \thirdblock.fruit_3_tl_col_0__N_440 , 
         \thirdblock.fruit_3_tl_col[0] , \thirdblock.fruit_3_tl_col[1] , 
         \buttonout_c_1$n1 , \buttonout_c_0$n0 , \nesblock.result[1] , 
         buttonout_c_1, \nesblock.buttonout_c_0_N_637 , \nesblock.result[0] , 
         buttonout_c_0, \thirdblock.button_prev[0] , 
         \thirdblock.button_prev[1] , \thirdblock.fruit_1_tl_col_9__N_95[1] , 
         \thirdblock.fruit_1_tl_col_9__N_95[0] , \thirdblock.n867 , 
         \thirdblock.fruit_3_type_2__N_441[1] , 
         \thirdblock.fruit_3_type_2__N_441[2] , \thirdblock.fruit_3_type[0] , 
         \thirdblock.fruit_3_type[1] , \thirdblock.fruit_3_type[2] , 
         \thirdblock.fruit_3_type_0__N_448 , 
         \thirdblock.fruit_3_type_1__N_446 , 
         \thirdblock.fruit_1_tl_col_9__N_95[7] , 
         \thirdblock.fruit_1_tl_col_9__N_95[8] , 
         \thirdblock.fruit_1_tl_col_9__N_95[2] , 
         \thirdblock.fruit_1_tl_col_9__N_95[3] , 
         \thirdblock.fruit_2_tl_row_3__N_246 , 
         \thirdblock.fruit_2_tl_row_2__N_248 , \thirdblock.n2933 , 
         \thirdblock.fruit_2_tl_row[2] , \thirdblock.fruit_2_tl_row[3] , 
         \thirdblock.fruit_2_tl_row_5__N_242 , 
         \thirdblock.fruit_2_tl_row_4__N_244 , \thirdblock.fruit_2_tl_row[4] , 
         \thirdblock.fruit_2_tl_row[5] , \thirdblock.fruit_2_tl_row_9__N_232 , 
         \thirdblock.fruit_2_tl_row_7__N_237 , \thirdblock.fruit_2_tl_row[7] , 
         \thirdblock.fruit_2_tl_row[9] , 
         \thirdblock.fruit_2_tl_col_9__N_256[3] , 
         \thirdblock.fruit_2_tl_col_9__N_256[2] , \thirdblock.n7387 , 
         \thirdblock.n1472 , \thirdblock.n7385 , 
         \thirdblock.fruit_2_tl_col[2] , \thirdblock.fruit_2_tl_col[3] , 
         \thirdblock.fruit_2_tl_col_9__N_256[5] , 
         \thirdblock.fruit_2_tl_col_9__N_256[4] , \thirdblock.n18 , 
         \thirdblock.n7391 , \thirdblock.n7389 , 
         \thirdblock.fruit_2_tl_col[4] , \thirdblock.fruit_2_tl_col[5] , 
         \thirdblock.fruit_2_tl_col_9__N_256[8] , 
         \thirdblock.fruit_2_tl_col_9__N_256[7] , \thirdblock.n7393 , 
         \thirdblock.fruit_2_tl_col[7] , \thirdblock.fruit_2_tl_col[8] , 
         \thirdblock.fruit_3_tl_row_3__N_412 , 
         \thirdblock.fruit_3_tl_row_2__N_414 , \thirdblock.n8223 , 
         \thirdblock.n8241 , \thirdblock.fruit_3_tl_row_5__N_408 , 
         \thirdblock.fruit_3_tl_row_4__N_410 , \thirdblock.n8229 , 
         \thirdblock.n8145 , \thirdblock.fruit_3_tl_row_7__N_404 , 
         \thirdblock.fruit_3_tl_row_6__N_406 , \thirdblock.n8139 , 
         \thirdblock.n2964 , \thirdblock.fruit_3_tl_row_9__N_400 , 
         \thirdblock.fruit_3_tl_row_8__N_402 , \thirdblock.n8235 , 
         \thirdblock.n2958 , \thirdblock.fruit_3_tl_col_9__N_420[3] , 
         \thirdblock.fruit_3_tl_col_9__N_420[2] , \thirdblock.n584 , 
         \thirdblock.n583 , \thirdblock.fruit_3_tl_col[2] , 
         \thirdblock.fruit_3_tl_col[3] , 
         \thirdblock.fruit_3_tl_col_9__N_420[5] , 
         \thirdblock.fruit_3_tl_col_9__N_420[4] , \thirdblock.n1693[4] , 
         \thirdblock.n586 , \thirdblock.n585 , \thirdblock.fruit_3_tl_col[4] , 
         \thirdblock.fruit_3_tl_col[5] , 
         \thirdblock.fruit_3_tl_col_9__N_420[8] , 
         \thirdblock.fruit_3_tl_col_9__N_420[7] , \thirdblock.n589 , 
         \thirdblock.n588 , \thirdblock.fruit_3_tl_col[7] , 
         \thirdblock.fruit_3_tl_col[8] , \buttonout_c_3$n3 , 
         \buttonout_c_2$n2 , \nesblock.result[3] , buttonout_c_3, 
         \nesblock.result[2] , buttonout_c_2, \thirdblock.button_prev[2] , 
         \thirdblock.button_prev[3] , \buttonout_c_5$n5 , \buttonout_c_4$n4 , 
         \nesblock.result[5] , buttonout_c_5, \nesblock.result[4] , 
         buttonout_c_4, \thirdblock.button_prev[4] , 
         \thirdblock.button_prev[5] , \buttonout_c_7$n7 , \buttonout_c_6$n6 , 
         \nesblock.result[7] , buttonout_c_7, \nesblock.result[6] , 
         buttonout_c_6, \thirdblock.button_prev[6] , 
         \thirdblock.button_prev[7] , \thirdblock.fruit_1_tl_row_9__N_71[3] , 
         \thirdblock.fruit_1_tl_row_9__N_71[2] , \thirdblock.n1503 , 
         \thirdblock.fruit_1_tl_row_9__N_71[5] , 
         \thirdblock.fruit_1_tl_row_9__N_71[4] , 
         \thirdblock.fruit_1_tl_row_9__N_71[9] , 
         \thirdblock.fruit_1_tl_row_9__N_71[7] , \startscreenRGB_0__N_70$n9 , 
         startscreenRGB_1__N_69, \nesblock.n12_adj_639 , n11, n12, 
         startscreenRGB_0__N_70, startscreenRGB_3__N_66, 
         \thirdblock.startscreenRGB[1] , \thirdblock.startscreenRGB[0] , 
         \thirdblock.fruit_3.fruit_3_RGB_0__N_455 , 
         \thirdblock.fruit_3.fruit_3_RGB_1__N_454 , 
         \thirdblock.fruit_3.blueberryRGB[0] , 
         \thirdblock.fruit_3.watermelonRGB[0] , \thirdblock.n912 , 
         \thirdblock.fruit_3.n8187 , \thirdblock.fruit_3.watermelonRGB[1] , 
         \thirdblock.fruit_3.blueberryRGB[1] , \thirdblock.fruit_3.n8193 , 
         \thirdblock.fruit_3_RGB[1] , \thirdblock.fruit_3_RGB[0] , 
         \thirdblock.fruit_3.fruit_3_RGB_3__N_452 , 
         \thirdblock.fruit_3.fruit_3_RGB_2__N_453 , 
         \thirdblock.fruit_3.blueberryRGB[3] , 
         \thirdblock.fruit_3.watermelonRGB[3] , \thirdblock.fruit_3.n8205 , 
         \thirdblock.fruit_3.watermelonRGB[2] , 
         \thirdblock.fruit_3.blueberryRGB[2] , \thirdblock.fruit_3.n8199 , 
         \thirdblock.fruit_3_RGB[2] , \thirdblock.fruit_3_RGB[3] , 
         \thirdblock.fruit_3.fruit_3_RGB_5__N_450 , 
         \thirdblock.fruit_3.fruit_3_RGB_4__N_451 , 
         \thirdblock.fruit_3.blueberryRGB[5] , 
         \thirdblock.fruit_3.watermelonRGB[5] , \thirdblock.fruit_3.n8217 , 
         \thirdblock.fruit_3.watermelonRGB[4] , \thirdblock.fruit_3.n8211 , 
         \thirdblock.fruit_3.blueberryRGB[4] , \thirdblock.fruit_3_RGB[4] , 
         \thirdblock.fruit_3_RGB[5] , \thirdblock.fruit_2_RGB_0__N_285 , 
         \thirdblock.fruit_2_RGB_1__N_284 , \thirdblock.watermelonRGB[0] , 
         \thirdblock.blueberryRGB[0] , \thirdblock.n8151 , 
         \thirdblock.fruit_2_type[1] , \thirdblock.watermelonRGB[1] , 
         \thirdblock.n8157 , \thirdblock.blueberryRGB[1] , 
         \thirdblock.fruit_2_RGB[1] , \thirdblock.fruit_2_RGB[0] , 
         \thirdblock.fruit_2_RGB_3__N_282 , \thirdblock.fruit_2_RGB_2__N_283 , 
         \thirdblock.watermelonRGB[3] , \thirdblock.n8169 , 
         \thirdblock.blueberryRGB[3] , \thirdblock.n8163 , 
         \thirdblock.blueberryRGB[2] , \thirdblock.watermelonRGB[2] , 
         \thirdblock.fruit_2_RGB[2] , \thirdblock.fruit_2_RGB[3] , 
         \thirdblock.fruit_2_RGB_5__N_280 , \thirdblock.fruit_2_RGB_4__N_281 , 
         \thirdblock.watermelonRGB[5] , \thirdblock.blueberryRGB[5] , 
         \thirdblock.n8181 , \thirdblock.blueberryRGB[4] , \thirdblock.n8175 , 
         \thirdblock.watermelonRGB[4] , \thirdblock.fruit_2_RGB[4] , 
         \thirdblock.fruit_2_RGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[1] , \thirdblock.fruit_1_RGB[1] , 
         \thirdblock.fruit_1_RGB[0] , 
         \thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[2] , \thirdblock.fruit_1_RGB[2] , 
         \thirdblock.fruit_1_RGB[3] , 
         \thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT , 
         \thirdblock.fruit_1.watermelonRGB[5] , 
         \thirdblock.fruit_1.watermelonRGB[4] , \thirdblock.fruit_1_RGB[4] , 
         \thirdblock.fruit_1_RGB[5] , \nesblock.result[0].sig_013.FeedThruLUT , 
         \nesblock.result[1].sig_007.FeedThruLUT , CTRLclk_c, 
         \nesblock.result[3].sig_009.FeedThruLUT , 
         \nesblock.result[2].sig_008.FeedThruLUT , 
         \nesblock.result[5].sig_011.FeedThruLUT , 
         \nesblock.result[4].sig_010.FeedThruLUT , 
         \nesblock.result[6].sig_012.FeedThruLUT , \thirdblock.n555 , 
         \thirdblock.n7412 , \thirdblock.game_state[0] , \thirdblock.n5 , 
         \thirdblock.n4315 , \thirdblock.n19 , \thirdblock.n2580 , 
         \thirdblock.game_state_2__N_61 , \thirdblock.n31 , \thirdblock.n4319 , 
         \thirdblock.n33 , \thirdblock.n565 , \thirdblock.n27 , 
         \thirdblock.n3113 , \thirdblock.n7373 , \thirdblock.n52_adj_646 , 
         \thirdblock.n36 , \thirdblock.n2290 , led_c, \thirdblock.n902 , 
         \thirdblock.n5_adj_648 , \thirdblock.n5_adj_647 , \thirdblock.n969 , 
         \thirdblock.n31_adj_665 , \thirdblock.n6470 , \thirdblock.n2823 , 
         \thirdblock.n4570 , \thirdblock.n4449 , n3759, 
         \thirdblock.n4_adj_653 , \thirdblock.n666 , 
         \thirdblock.fruit_2_type_1__N_278[3] , \thirdblock.n614 , 
         \thirdblock.fruit_2_type[2] , \thirdblock.fruit_2_type_2__N_277 , 
         \thirdblock.n546 , \thirdblock.fruit_2_type_1__N_278[1] , 
         \thirdblock.n6130 , \thirdblock.n11_c , \thirdblock.n1_adj_666 , 
         \thirdblock.n6646 , \thirdblock.n6984 , 
         \thirdblock.fruit_RGB_0__N_581 , \thirdblock.game_state_1__N_62 , 
         \thirdblock.game_state_1__N_63 , \thirdblock.n12_adj_667 , 
         \thirdblock.n11_adj_668 , \thirdblock.n6114 , \thirdblock.n6649 , 
         \thirdblock.n17_adj_669 , \thirdblock.n559 , \thirdblock.n20_adj_670 , 
         \thirdblock.fruit_3_tl_col_6__N_428 , \thirdblock.n7343 , 
         \thirdblock.n15_adj_671 , \thirdblock.n4582 , n4261, \thirdblock.n15 , 
         \thirdblock.n4592 , \thirdblock.n8133 , \thirdblock.n8526 , 
         \thirdblock.n8136 , \thirdblock.n19_adj_684 , \thirdblock.n606 , 
         \thirdblock.n14_adj_663 , \thirdblock.n22_adj_686 , 
         \thirdblock.fruit_2_tl_col_6__N_263 , \thirdblock.n22 , 
         \thirdblock.n34 , \thirdblock.n7400 , \thirdblock.n46 , 
         \thirdblock.n24 , \thirdblock.start_screen.n48 , \secondblock.n6108 , 
         \thirdblock.start_screen.n40 , \thirdblock.start_screen.n46 , 
         \secondblock.n106 , \secondblock.n6633 , \secondblock.n6560 , 
         RGB_c_0_N_621, \secondblock.n4 , \secondblock.HSYNC_c_N_623 , HSYNC_c, 
         \thirdblock.fruit_RGB[3] , \thirdblock.startscreenRGB[3] , RGB_c_3, 
         \thirdblock.fruit_RGB_5__N_570[3] , \thirdblock.n10_adj_655 , 
         \thirdblock.n10_adj_661 , \thirdblock.n616 , \thirdblock.n20 , 
         \thirdblock.n4 , \thirdblock.n4_adj_652 , \thirdblock.n6976 , 
         \thirdblock.n7414 , \thirdblock.fruit_2_type_1__N_278[0] , 
         \thirdblock.game_state_2__N_60 , \thirdblock.n6_adj_660 , 
         \thirdblock.n10 , \thirdblock.n7342 , \thirdblock.n7341 , 
         \thirdblock.n7339 , \thirdblock.fruit_RGB_5__N_570[2] , 
         \thirdblock.fruit_RGB[2] , \thirdblock.fruit_RGB_5__N_570[1] , 
         \thirdblock.fruit_RGB[1] , \thirdblock.n7002 , \thirdblock.n12_c , 
         \thirdblock.counter_14__N_586 , \thirdblock.n7357 , 
         \thirdblock.n3041 , \thirdblock.counter_14__N_587 , \thirdblock.n13 , 
         \thirdblock.n6_adj_650 , \thirdblock.n6630 , 
         \thirdblock.counter_0__N_614 , \thirdblock.counter_0__N_615 , 
         \thirdblock.fruit_RGB_5__N_570[0] , \thirdblock.fruit_RGB[0] , 
         \thirdblock.n6472 , \thirdblock.n17 , \thirdblock.counter_16__N_583 , 
         \thirdblock.counter_15__N_585 , \thirdblock.n6652 , 
         \thirdblock.n6157 , \thirdblock.n1 , \thirdblock.n3_adj_654 , 
         \thirdblock.fruit_2_type_1__N_278[2] , \thirdblock.orangeRGB[0] , 
         \thirdblock.n2367 , \thirdblock.grapefruitRGB[0] , \thirdblock.n3 , 
         \thirdblock.n6 , \thirdblock.get_row_1_0__N_226 , 
         \thirdblock.get_row_1[0] , \thirdblock.get_col_1_0__N_231 , 
         \thirdblock.get_col_1[0] , \thirdblock.n14 , \thirdblock.n13_adj_656 , 
         \thirdblock.n7 , \thirdblock.n10_adj_662 , \thirdblock.n6156 , 
         \thirdblock.n4_adj_664 , \thirdblock.get_row_3_0__N_564 , 
         \thirdblock.get_row_3[0] , \thirdblock.get_col_3_0__N_569 , 
         \thirdblock.get_col_3[0] , \thirdblock.fruit_RGB[4] , RGB_c_4, 
         \thirdblock.fruit_RGB_5__N_570[4] , \thirdblock.get_row_2_0__N_394 , 
         \thirdblock.get_row_2[0] , \thirdblock.get_col_2_0__N_399 , 
         \thirdblock.get_col_2[0] , \thirdblock.fruit_3_type_0__N_447 , 
         \thirdblock.fruit_3_type_0__N_449 , \thirdblock.fruit_3.orangeRGB[4] , 
         \thirdblock.fruit_3.n2380 , \thirdblock.fruit_3.grapefruitRGB[4] , 
         \thirdblock.fruit_3.grapefruitRGB[0] , 
         \thirdblock.fruit_3.orangeRGB[0] , \thirdblock.n2335 , 
         \thirdblock.game_state_2__N_59 , \thirdblock.n7_adj_685 , 
         \thirdblock.grapefruitRGB[5] , \thirdblock.orangeRGB[5] , 
         \thirdblock.fruit_RGB_5__N_570[5] , \thirdblock.fruit_RGB[5] , 
         \thirdblock.n6152 , \thirdblock.n4_adj_687 , \thirdblock.n44 , 
         HSYNC_c_N_622, \thirdblock.start_screen.n7 , VSYNC_c_N_624, 
         \startscreenRGB_3__N_66$n8 , n2816, \thirdblock.start_screen.n6996 , 
         startscreenRGB_2__N_68, \thirdblock.startscreenRGB[2] , 
         \thirdblock.fruit_3.orangeRGB[1] , 
         \thirdblock.fruit_3.grapefruitRGB[1] , 
         \thirdblock.fruit_3.orangeRGB[5] , 
         \thirdblock.fruit_3.grapefruitRGB[5] , \secondblock.VSYNC_c_N_625 , 
         VSYNC_c, \secondblock.n4548 , \secondblock.n8 , 
         \nesblock.latch_c_N_629 , \nesblock.n12_adj_642 , 
         \nesblock.latch_c_N_628 , latch_c, \nesblock.CTRLclk_c_N_626 , 
         \nesblock.n13_adj_643 , \thirdblock.n3_adj_659 , 
         \thirdblock.n6_adj_658 , \thirdblock.n3_adj_657 , RGB_c_5, RGB_c_0, 
         RGB_c_1, RGB_c_2, \thirdblock.fruit_3.orangeRGB[3] , 
         \thirdblock.fruit_3.grapefruitRGB[3] , 
         \thirdblock.fruit_3.grapefruitRGB[2] , 
         \thirdblock.fruit_3.orangeRGB[2] , \thirdblock.n7416 , n7409, 
         \thirdblock.game_state_0__N_65 , \thirdblock.counter_16__N_582 , 
         \thirdblock.n7421 , \thirdblock.orangeRGB[2] , 
         \thirdblock.grapefruitRGB[2] , \thirdblock.grapefruitRGB[1] , 
         \thirdblock.orangeRGB[1] , \thirdblock.orangeRGB[4] , 
         \thirdblock.grapefruitRGB[4] , \thirdblock.orangeRGB[3] , 
         \thirdblock.grapefruitRGB[3] , \thirdblock.get_row_2[1] , 
         \thirdblock.get_row_2[2] , \thirdblock.get_row_2[3] , 
         \thirdblock.get_row_2[4] , \thirdblock.get_col_2[1] , 
         \thirdblock.get_col_2[2] , \thirdblock.get_col_2[3] , 
         \thirdblock.get_col_2[4] , \thirdblock.get_row_3[1] , 
         \thirdblock.get_row_3[2] , \thirdblock.get_row_3[3] , 
         \thirdblock.get_row_3[4] , \thirdblock.get_col_3[1] , 
         \thirdblock.get_col_3[2] , \thirdblock.get_col_3[3] , 
         \thirdblock.get_col_3[4] , \thirdblock.get_row_1[1] , 
         \thirdblock.get_row_1[2] , \thirdblock.get_row_1[3] , 
         \thirdblock.get_row_1[4] , \thirdblock.get_col_1[1] , 
         \thirdblock.get_col_1[2] , \thirdblock.get_col_1[3] , 
         \thirdblock.get_col_1[4] , \thirdblock.n8 , 
         \thirdblock.counter_15__N_584 , \thirdblock.n7420 , 
         \thirdblock.n7356 , \thirdblock.fruit_2_type_2__N_276 , 
         \thirdblock.counter_13__N_588 , \thirdblock.counter_13__N_589 , 
         \thirdblock.counter_12__N_590 , \thirdblock.n7355 , 
         \thirdblock.counter_12__N_591 , \thirdblock.n7354 , 
         \thirdblock.counter_11__N_592 , \thirdblock.counter_11__N_593 , 
         \thirdblock.counter_10__N_594 , \thirdblock.n7417 , 
         \thirdblock.counter_10__N_595 , \thirdblock.n7422 , 
         \thirdblock.fruit_3_tl_col_6__N_426 , \thirdblock.fruit_2_tl_col[6] , 
         \thirdblock.fruit_3_tl_col[6] , \thirdblock.fruit_3_tl_col[9] , 
         \thirdblock.counter_9__N_596 , \thirdblock.counter_9__N_597 , 
         \thirdblock.game_state_0__N_64[0] , \thirdblock.n7361 , 
         \thirdblock.counter_8__N_598 , \thirdblock.counter_8__N_599 , 
         \thirdblock.counter_7__N_600 , \thirdblock.n7419 , 
         \thirdblock.counter_7__N_601 , \thirdblock.n7418 , 
         \thirdblock.counter_6__N_602 , n7408, \thirdblock.counter_6__N_603 , 
         \thirdblock.counter_5__N_604 , \thirdblock.counter_5__N_605 , 
         \thirdblock.counter_4__N_606 , \thirdblock.n7353 , 
         \thirdblock.counter_4__N_607 , \thirdblock.n7352 , 
         \thirdblock.counter_3__N_608 , \thirdblock.counter_3__N_609 , 
         \thirdblock.counter_2__N_610 , n7407, \thirdblock.counter_2__N_611 , 
         \thirdblock.counter_1__N_612 , \thirdblock.counter_1__N_613 , 
         \thirdblock.fruit_3_tl_col_9__N_420[9] , \thirdblock.n590 , 
         \thirdblock.fruit_2_tl_col[9] , 
         \thirdblock.fruit_1_tl_col[6].sig_000.FeedThruLUT , 
         \thirdblock.fruit_2_tl_col_9__N_256[9] , \thirdblock.n7396 , 
         \thirdblock.fruit_1_tl_col_9__N_95[9] , external_osc_c, 
         \firstblock.lscc_pll_inst.feedback_w , ext_osc_test_c, data_c;

  thirdblock_SLICE_0 \thirdblock.SLICE_0 ( .D1(\thirdblock.n9072 ), 
    .B1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.n5392 ), 
    .B0(\thirdblock.fruit_1_tl_row[3] ), .CIN0(\thirdblock.n5392 ), 
    .CIN1(\thirdblock.n9072 ), .F0(\thirdblock.fruit_1_tl_row_8__N_73[3] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_73[4] ), .COUT1(\thirdblock.n5394 ), 
    .COUT0(\thirdblock.n9072 ));
  thirdblock_SLICE_1 \thirdblock.SLICE_1 ( .D1(\thirdblock.n9135 ), 
    .B1(\thirdblock.counter[4] ), .D0(\thirdblock.n5374 ), 
    .B0(\thirdblock.counter[3] ), .CIN0(\thirdblock.n5374 ), 
    .CIN1(\thirdblock.n9135 ), .F0(\thirdblock.n254[3] ), 
    .F1(\thirdblock.n254[4] ), .COUT1(\thirdblock.n5376 ), 
    .COUT0(\thirdblock.n9135 ));
  thirdblock_SLICE_2 \thirdblock.SLICE_2 ( .D1(\thirdblock.n9132 ), 
    .B1(\thirdblock.counter[2] ), .D0(\thirdblock.n5372 ), 
    .B0(\thirdblock.counter[1] ), .CIN0(\thirdblock.n5372 ), 
    .CIN1(\thirdblock.n9132 ), .F0(\thirdblock.n254[1] ), .F1(n269), 
    .COUT1(\thirdblock.n5374 ), .COUT0(\thirdblock.n9132 ));
  thirdblock_SLICE_3 \thirdblock.SLICE_3 ( .D1(\thirdblock.n9045 ), 
    .C1(\thirdblock.fruit_3_row_9__N_458[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_3_row_8__N_465 ), 
    .C0(\thirdblock.fruit_3_row_9__N_458[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_3_row_8__N_465 ), .CIN1(\thirdblock.n9045 ), 
    .F0(\thirdblock.fruit_3_row[8] ), .F1(\thirdblock.fruit_3_row[9] ), 
    .COUT0(\thirdblock.n9045 ));
  thirdblock_SLICE_4 \thirdblock.SLICE_4 ( .D1(\thirdblock.n9042 ), 
    .C1(\thirdblock.fruit_3_row_9__N_458[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_3_row_6__N_477 ), 
    .C0(\thirdblock.fruit_3_row_9__N_458[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_3_row_6__N_477 ), .CIN1(\thirdblock.n9042 ), 
    .F0(\thirdblock.fruit_3_row[6] ), .F1(\thirdblock.fruit_3_row[7] ), 
    .COUT1(\thirdblock.fruit_3_row_8__N_465 ), .COUT0(\thirdblock.n9042 ));
  thirdblock_SLICE_5 \thirdblock.SLICE_5 ( 
    .DI0(\thirdblock.fruit_1_tl_row_8__N_73[1] ), .D1(\thirdblock.n9069 ), 
    .B1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.n5390 ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_94 ), .CLK(clk), 
    .CIN0(\thirdblock.n5390 ), .CIN1(\thirdblock.n9069 ), 
    .Q0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_73[1] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_73[2] ), .COUT1(\thirdblock.n5392 ), 
    .COUT0(\thirdblock.n9069 ));
  thirdblock_SLICE_6 \thirdblock.SLICE_6 ( .D1(\thirdblock.n8997 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\thirdblock.counter[0] ), 
    .CIN1(\thirdblock.n8997 ), .F1(\thirdblock.n254[0] ), 
    .COUT1(\thirdblock.n5372 ), .COUT0(\thirdblock.n8997 ));
  thirdblock_SLICE_7 \thirdblock.SLICE_7 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_73[0] ), .D1(\thirdblock.n9066 ), 
    .C1(\thirdblock.n11_adj_651 ), .B1(\thirdblock.fruit_1_tl_row[0] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_94 ), .CLK(clk), 
    .CIN1(\thirdblock.n9066 ), .Q1(\thirdblock.fruit_1_tl_row[0] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_73[0] ), .COUT1(\thirdblock.n5390 ), 
    .COUT0(\thirdblock.n9066 ));
  thirdblock_SLICE_8 \thirdblock.SLICE_8 ( .D1(\thirdblock.n9039 ), 
    .C1(\thirdblock.fruit_3_row_9__N_458[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_3_row_4__N_489 ), 
    .C0(\thirdblock.fruit_3_row_9__N_458[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_3_row_4__N_489 ), .CIN1(\thirdblock.n9039 ), 
    .F0(\thirdblock.fruit_3_row[4] ), .F1(\thirdblock.fruit_3_row[5] ), 
    .COUT1(\thirdblock.fruit_3_row_6__N_477 ), .COUT0(\thirdblock.n9039 ));
  thirdblock_SLICE_9 \thirdblock.SLICE_9 ( .D1(\thirdblock.n9036 ), 
    .C1(\thirdblock.fruit_3_row_9__N_458[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_3_row_2__N_501 ), 
    .C0(\thirdblock.fruit_3_row_9__N_458[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_3_row_2__N_501 ), .CIN1(\thirdblock.n9036 ), 
    .F0(\thirdblock.fruit_3_row[2] ), .F1(\thirdblock.fruit_3_row[3] ), 
    .COUT1(\thirdblock.fruit_3_row_4__N_489 ), .COUT0(\thirdblock.n9036 ));
  thirdblock_SLICE_10 \thirdblock.SLICE_10 ( .D1(\thirdblock.n9153 ), 
    .B1(\thirdblock.counter[16] ), .D0(\thirdblock.n5386 ), 
    .B0(\thirdblock.counter[15] ), .CIN0(\thirdblock.n5386 ), 
    .CIN1(\thirdblock.n9153 ), .F0(\thirdblock.n254[15] ), 
    .F1(\thirdblock.n254[16] ), .COUT0(\thirdblock.n9153 ));
  thirdblock_SLICE_11 \thirdblock.SLICE_11 ( .D1(\thirdblock.n9033 ), 
    .C1(\thirdblock.fruit_3_row_9__N_458[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_3_row_9__N_458[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n9033 ), .F1(\thirdblock.fruit_3_row[1] ), 
    .COUT1(\thirdblock.fruit_3_row_2__N_501 ), .COUT0(\thirdblock.n9033 ));
  thirdblock_SLICE_12 \thirdblock.SLICE_12 ( .D1(\thirdblock.n9093 ), 
    .D0(\thirdblock.n5520 ), .C0(\thirdblock.n993 ), 
    .B0(\thirdblock.fruit_1_tl_col[9] ), .CIN0(\thirdblock.n5520 ), 
    .CIN1(\thirdblock.n9093 ), .F0(\thirdblock.fruit_1_tl_col_6__N_101[10] ), 
    .COUT0(\thirdblock.n9093 ));
  thirdblock_SLICE_13 \thirdblock.SLICE_13 ( .D1(\thirdblock.n9060 ), 
    .C1(\thirdblock.fruit_3_col_9__N_510[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_3_col_8__N_517 ), 
    .C0(\thirdblock.fruit_3_col_9__N_510[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_3_col_8__N_517 ), .CIN1(\thirdblock.n9060 ), 
    .F0(\thirdblock.fruit_3_col[8] ), .F1(\thirdblock.fruit_3_col[9] ), 
    .COUT0(\thirdblock.n9060 ));
  thirdblock_SLICE_14 \thirdblock.SLICE_14 ( .D1(\thirdblock.n9090 ), 
    .C1(\thirdblock.n993 ), .B1(\thirdblock.fruit_1_tl_col[8] ), 
    .D0(\thirdblock.n5518 ), .C0(\thirdblock.n993 ), 
    .B0(\thirdblock.fruit_1_tl_col[7] ), .CIN0(\thirdblock.n5518 ), 
    .CIN1(\thirdblock.n9090 ), .F0(\thirdblock.fruit_1_tl_col_6__N_101[8] ), 
    .F1(\thirdblock.fruit_1_tl_col_6__N_101[9] ), .COUT1(\thirdblock.n5520 ), 
    .COUT0(\thirdblock.n9090 ));
  thirdblock_SLICE_15 \thirdblock.SLICE_15 ( 
    .DI1(\thirdblock.fruit_1_tl_col_6__N_101[7] ), 
    .DI0(\thirdblock.fruit_1_tl_col_6__N_101[6] ), .D1(\thirdblock.n9087 ), 
    .C1(\thirdblock.n993 ), .B1(\thirdblock.fruit_1_tl_col[6] ), 
    .D0(\thirdblock.n5516 ), .C0(\thirdblock.n993 ), 
    .B0(\thirdblock.fruit_1_tl_col[5] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), 
    .LSR(\thirdblock.fruit_1_tl_col_4__N_109 ), .CLK(clk), 
    .CIN0(\thirdblock.n5516 ), .CIN1(\thirdblock.n9087 ), 
    .Q0(\thirdblock.fruit_1_tl_col[5] ), .Q1(\thirdblock.fruit_1_tl_col[6] ), 
    .F0(\thirdblock.fruit_1_tl_col_6__N_101[6] ), 
    .F1(\thirdblock.fruit_1_tl_col_6__N_101[7] ), .COUT1(\thirdblock.n5518 ), 
    .COUT0(\thirdblock.n9087 ));
  thirdblock_SLICE_16 \thirdblock.SLICE_16 ( .D1(\thirdblock.n9057 ), 
    .C1(\thirdblock.fruit_3_col_9__N_510[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_3_col_6__N_529 ), 
    .C0(\thirdblock.fruit_3_col_9__N_510[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_3_col_6__N_529 ), .CIN1(\thirdblock.n9057 ), 
    .F0(\thirdblock.fruit_3_col[6] ), .F1(\thirdblock.fruit_3_col[7] ), 
    .COUT1(\thirdblock.fruit_3_col_8__N_517 ), .COUT0(\thirdblock.n9057 ));
  thirdblock_SLICE_17 \thirdblock.SLICE_17 ( 
    .DI1(\thirdblock.fruit_1_tl_col_6__N_101[5] ), .D1(\thirdblock.n9084 ), 
    .C1(\thirdblock.n993 ), .B1(\thirdblock.fruit_1_tl_col[4] ), 
    .D0(\thirdblock.n5514 ), .C0(\thirdblock.n993 ), 
    .B0(\thirdblock.fruit_1_tl_col[3] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), 
    .LSR(\thirdblock.fruit_1_tl_col_4__N_109 ), .CLK(clk), 
    .CIN0(\thirdblock.n5514 ), .CIN1(\thirdblock.n9084 ), 
    .Q1(\thirdblock.fruit_1_tl_col[4] ), 
    .F0(\thirdblock.fruit_1_tl_col_6__N_101[4] ), 
    .F1(\thirdblock.fruit_1_tl_col_6__N_101[5] ), .COUT1(\thirdblock.n5516 ), 
    .COUT0(\thirdblock.n9084 ));
  thirdblock_SLICE_18 \thirdblock.SLICE_18 ( .D1(\thirdblock.n9081 ), 
    .C1(\thirdblock.n993 ), .B1(\thirdblock.fruit_1_tl_col[2] ), 
    .D0(\thirdblock.n5512 ), .C0(\thirdblock.n993 ), 
    .B0(\thirdblock.fruit_1_tl_col[1] ), .CIN0(\thirdblock.n5512 ), 
    .CIN1(\thirdblock.n9081 ), .F0(\thirdblock.fruit_1_tl_col_6__N_101[2] ), 
    .F1(\thirdblock.fruit_1_tl_col_6__N_101[3] ), .COUT1(\thirdblock.n5514 ), 
    .COUT0(\thirdblock.n9081 ));
  thirdblock_SLICE_19 \thirdblock.SLICE_19 ( .D1(\thirdblock.n9054 ), 
    .C1(\thirdblock.fruit_3_col_9__N_510[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_3_col_4__N_541 ), 
    .C0(\thirdblock.fruit_3_col_9__N_510[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_3_col_4__N_541 ), .CIN1(\thirdblock.n9054 ), 
    .F0(\thirdblock.fruit_3_col[4] ), .F1(\thirdblock.fruit_3_col[5] ), 
    .COUT1(\thirdblock.fruit_3_col_6__N_529 ), .COUT0(\thirdblock.n9054 ));
  thirdblock_SLICE_20 \thirdblock.SLICE_20 ( .D1(\thirdblock.n9150 ), 
    .B1(\thirdblock.counter[14] ), .D0(\thirdblock.n5384 ), 
    .B0(\thirdblock.counter[13] ), .CIN0(\thirdblock.n5384 ), 
    .CIN1(\thirdblock.n9150 ), .F0(\thirdblock.n254[13] ), 
    .F1(\thirdblock.n254[14] ), .COUT1(\thirdblock.n5386 ), 
    .COUT0(\thirdblock.n9150 ));
  thirdblock_SLICE_21 \thirdblock.SLICE_21 ( .D1(\thirdblock.n9051 ), 
    .C1(\thirdblock.fruit_3_col_9__N_510[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_3_col_2__N_553 ), 
    .C0(\thirdblock.fruit_3_col_9__N_510[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_3_col_2__N_553 ), .CIN1(\thirdblock.n9051 ), 
    .F0(\thirdblock.fruit_3_col[2] ), .F1(\thirdblock.fruit_3_col[3] ), 
    .COUT1(\thirdblock.fruit_3_col_4__N_541 ), .COUT0(\thirdblock.n9051 ));
  thirdblock_SLICE_22 \thirdblock.SLICE_22 ( .D1(\thirdblock.n9030 ), 
    .C1(\thirdblock.n4600 ), .B1(\thirdblock.fruit_1_tl_col[0] ), 
    .B0(\thirdblock.n993 ), .CIN1(\thirdblock.n9030 ), 
    .F1(\thirdblock.fruit_1_tl_col_6__N_101[1] ), .COUT1(\thirdblock.n5512 ), 
    .COUT0(\thirdblock.n9030 ));
  thirdblock_SLICE_23 \thirdblock.SLICE_23 ( .D1(\thirdblock.n8976 ), 
    .C1(\thirdblock.fruit_1_row_9__N_120[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_1_row_8__N_127 ), 
    .C0(\thirdblock.fruit_1_row_9__N_120[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_1_row_8__N_127 ), .CIN1(\thirdblock.n8976 ), 
    .F0(\thirdblock.fruit_1_row[8] ), .F1(\thirdblock.fruit_1_row[9] ), 
    .COUT0(\thirdblock.n8976 ));
  thirdblock_SLICE_24 \thirdblock.SLICE_24 ( .D1(\thirdblock.n8973 ), 
    .C1(\thirdblock.fruit_1_row_9__N_120[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_1_row_6__N_139 ), 
    .C0(\thirdblock.fruit_1_row_9__N_120[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_1_row_6__N_139 ), .CIN1(\thirdblock.n8973 ), 
    .F0(\thirdblock.fruit_1_row[6] ), .F1(\thirdblock.fruit_1_row[7] ), 
    .COUT1(\thirdblock.fruit_1_row_8__N_127 ), .COUT0(\thirdblock.n8973 ));
  thirdblock_SLICE_25 \thirdblock.SLICE_25 ( .D1(\thirdblock.n9147 ), 
    .B1(\thirdblock.counter[12] ), .D0(\thirdblock.n5382 ), 
    .B0(\thirdblock.counter[11] ), .CIN0(\thirdblock.n5382 ), 
    .CIN1(\thirdblock.n9147 ), .F0(\thirdblock.n254[11] ), 
    .F1(\thirdblock.n254[12] ), .COUT1(\thirdblock.n5384 ), 
    .COUT0(\thirdblock.n9147 ));
  thirdblock_SLICE_26 \thirdblock.SLICE_26 ( .D1(\thirdblock.n8970 ), 
    .C1(\thirdblock.fruit_1_row_9__N_120[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_1_row_4__N_151 ), 
    .C0(\thirdblock.fruit_1_row_9__N_120[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_1_row_4__N_151 ), .CIN1(\thirdblock.n8970 ), 
    .F0(\thirdblock.fruit_1_row[4] ), .F1(\thirdblock.fruit_1_row[5] ), 
    .COUT1(\thirdblock.fruit_1_row_6__N_139 ), .COUT0(\thirdblock.n8970 ));
  thirdblock_SLICE_27 \thirdblock.SLICE_27 ( .D1(\thirdblock.n9144 ), 
    .B1(\thirdblock.counter[10] ), .D0(\thirdblock.n5380 ), 
    .B0(\thirdblock.counter[9] ), .CIN0(\thirdblock.n5380 ), 
    .CIN1(\thirdblock.n9144 ), .F0(\thirdblock.n254[9] ), 
    .F1(\thirdblock.n254[10] ), .COUT1(\thirdblock.n5382 ), 
    .COUT0(\thirdblock.n9144 ));
  thirdblock_SLICE_28 \thirdblock.SLICE_28 ( .D1(\thirdblock.n9141 ), 
    .B1(\thirdblock.counter[8] ), .D0(\thirdblock.n5378 ), 
    .B0(\thirdblock.counter[7] ), .CIN0(\thirdblock.n5378 ), 
    .CIN1(\thirdblock.n9141 ), .F0(\thirdblock.n254[7] ), .F1(n263), 
    .COUT1(\thirdblock.n5380 ), .COUT0(\thirdblock.n9141 ));
  thirdblock_SLICE_29 \thirdblock.SLICE_29 ( .D1(\thirdblock.n8967 ), 
    .C1(\thirdblock.fruit_1_row_9__N_120[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_1_row_2__N_163 ), 
    .C0(\thirdblock.fruit_1_row_9__N_120[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_1_row_2__N_163 ), .CIN1(\thirdblock.n8967 ), 
    .F0(\thirdblock.fruit_1_row[2] ), .F1(\thirdblock.fruit_1_row[3] ), 
    .COUT1(\thirdblock.fruit_1_row_4__N_151 ), .COUT0(\thirdblock.n8967 ));
  thirdblock_SLICE_30 \thirdblock.SLICE_30 ( .D1(\thirdblock.n8964 ), 
    .C1(\thirdblock.fruit_1_row_9__N_120[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_1_row_9__N_120[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n8964 ), .F1(\thirdblock.fruit_1_row[1] ), 
    .COUT1(\thirdblock.fruit_1_row_2__N_163 ), .COUT0(\thirdblock.n8964 ));
  thirdblock_SLICE_31 \thirdblock.SLICE_31 ( .D1(\thirdblock.n9048 ), 
    .C1(\thirdblock.fruit_3_col_9__N_510[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_3_col_9__N_510[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n9048 ), .F1(\thirdblock.fruit_3_col[1] ), 
    .COUT1(\thirdblock.fruit_3_col_2__N_553 ), .COUT0(\thirdblock.n9048 ));
  thirdblock_SLICE_32 \thirdblock.SLICE_32 ( .D1(\thirdblock.n8991 ), 
    .C1(\thirdblock.fruit_1_col_9__N_172[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_1_col_8__N_179 ), 
    .C0(\thirdblock.fruit_1_col_9__N_172[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_1_col_8__N_179 ), .CIN1(\thirdblock.n8991 ), 
    .F0(\thirdblock.fruit_1_col[8] ), .F1(\thirdblock.fruit_1_col[9] ), 
    .COUT0(\thirdblock.n8991 ));
  thirdblock_SLICE_33 \thirdblock.SLICE_33 ( .D1(\thirdblock.n8988 ), 
    .C1(\thirdblock.fruit_1_col_9__N_172[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_1_col_6__N_191 ), 
    .C0(\thirdblock.fruit_1_col_6__N_190 ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_1_col_6__N_191 ), .CIN1(\thirdblock.n8988 ), 
    .F0(\thirdblock.fruit_1_col[6] ), .F1(\thirdblock.fruit_1_col[7] ), 
    .COUT1(\thirdblock.fruit_1_col_8__N_179 ), .COUT0(\thirdblock.n8988 ));
  thirdblock_SLICE_34 \thirdblock.SLICE_34 ( .D1(\thirdblock.n8985 ), 
    .C1(\thirdblock.fruit_1_col_9__N_172[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_1_col_4__N_203 ), 
    .C0(\thirdblock.fruit_1_col_9__N_172[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_1_col_4__N_203 ), .CIN1(\thirdblock.n8985 ), 
    .F0(\thirdblock.fruit_1_col[4] ), .F1(\thirdblock.fruit_1_col[5] ), 
    .COUT1(\thirdblock.fruit_1_col_6__N_191 ), .COUT0(\thirdblock.n8985 ));
  thirdblock_SLICE_35 \thirdblock.SLICE_35 ( .D1(\thirdblock.n9129 ), 
    .D0(\thirdblock.n5420 ), .B0(\thirdblock.fruit_3_tl_row[9] ), 
    .CIN0(\thirdblock.n5420 ), .CIN1(\thirdblock.n9129 ), 
    .F0(\thirdblock.n57[9] ), .COUT0(\thirdblock.n9129 ));
  thirdblock_SLICE_36 \thirdblock.SLICE_36 ( .D1(\thirdblock.n8982 ), 
    .C1(\thirdblock.fruit_1_col_9__N_172[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_1_col_2__N_215 ), 
    .C0(\thirdblock.fruit_1_col_9__N_172[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_1_col_2__N_215 ), .CIN1(\thirdblock.n8982 ), 
    .F0(\thirdblock.fruit_1_col[2] ), .F1(\thirdblock.fruit_1_col[3] ), 
    .COUT1(\thirdblock.fruit_1_col_4__N_203 ), .COUT0(\thirdblock.n8982 ));
  thirdblock_SLICE_37 \thirdblock.SLICE_37 ( .D1(\thirdblock.n8979 ), 
    .C1(\thirdblock.fruit_1_col_9__N_172[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_1_col_9__N_172[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n8979 ), .F1(\thirdblock.fruit_1_col[1] ), 
    .COUT1(\thirdblock.fruit_1_col_2__N_215 ), .COUT0(\thirdblock.n8979 ));
  thirdblock_SLICE_38 \thirdblock.SLICE_38 ( .D1(\thirdblock.n9126 ), 
    .B1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.n5418 ), 
    .B0(\thirdblock.fruit_3_tl_row[7] ), .CIN0(\thirdblock.n5418 ), 
    .CIN1(\thirdblock.n9126 ), .F0(\thirdblock.n57[7] ), 
    .F1(\thirdblock.n57[8] ), .COUT1(\thirdblock.n5420 ), 
    .COUT0(\thirdblock.n9126 ));
  thirdblock_SLICE_39 \thirdblock.SLICE_39 ( .D1(\thirdblock.n9012 ), 
    .C1(\thirdblock.fruit_2_row_9__N_288[9] ), .B1(\row[9] ), 
    .D0(\thirdblock.fruit_2_row_8__N_295 ), 
    .C0(\thirdblock.fruit_2_row_9__N_288[8] ), .B0(\row[8] ), 
    .CIN0(\thirdblock.fruit_2_row_8__N_295 ), .CIN1(\thirdblock.n9012 ), 
    .F0(\thirdblock.fruit_2_row[8] ), .F1(\thirdblock.fruit_2_row[9] ), 
    .COUT0(\thirdblock.n9012 ));
  thirdblock_SLICE_40 \thirdblock.SLICE_40 ( .D1(\thirdblock.n9123 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .D0(\thirdblock.n5416 ), 
    .B0(\thirdblock.fruit_3_tl_row[5] ), .CIN0(\thirdblock.n5416 ), 
    .CIN1(\thirdblock.n9123 ), .F0(\thirdblock.n57[5] ), 
    .F1(\thirdblock.n57[6] ), .COUT1(\thirdblock.n5418 ), 
    .COUT0(\thirdblock.n9123 ));
  thirdblock_SLICE_41 \thirdblock.SLICE_41 ( .D1(\thirdblock.n9009 ), 
    .C1(\thirdblock.fruit_2_row_9__N_288[7] ), .B1(\row[7] ), 
    .D0(\thirdblock.fruit_2_row_6__N_307 ), 
    .C0(\thirdblock.fruit_2_row_9__N_288[6] ), .B0(\row[6] ), 
    .CIN0(\thirdblock.fruit_2_row_6__N_307 ), .CIN1(\thirdblock.n9009 ), 
    .F0(\thirdblock.fruit_2_row[6] ), .F1(\thirdblock.fruit_2_row[7] ), 
    .COUT1(\thirdblock.fruit_2_row_8__N_295 ), .COUT0(\thirdblock.n9009 ));
  thirdblock_SLICE_42 \thirdblock.SLICE_42 ( .D1(\thirdblock.n9120 ), 
    .B1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.n5414 ), 
    .B0(\thirdblock.fruit_3_tl_row[3] ), .CIN0(\thirdblock.n5414 ), 
    .CIN1(\thirdblock.n9120 ), .F0(\thirdblock.n57[3] ), 
    .F1(\thirdblock.n57[4] ), .COUT1(\thirdblock.n5416 ), 
    .COUT0(\thirdblock.n9120 ));
  thirdblock_SLICE_43 \thirdblock.SLICE_43 ( .D1(\thirdblock.n9006 ), 
    .C1(\thirdblock.fruit_2_row_9__N_288[5] ), .B1(\row[5] ), 
    .D0(\thirdblock.fruit_2_row_4__N_319 ), 
    .C0(\thirdblock.fruit_2_row_9__N_288[4] ), .B0(\row[4] ), 
    .CIN0(\thirdblock.fruit_2_row_4__N_319 ), .CIN1(\thirdblock.n9006 ), 
    .F0(\thirdblock.fruit_2_row[4] ), .F1(\thirdblock.fruit_2_row[5] ), 
    .COUT1(\thirdblock.fruit_2_row_6__N_307 ), .COUT0(\thirdblock.n9006 ));
  thirdblock_SLICE_44 \thirdblock.SLICE_44 ( .D1(\thirdblock.n9003 ), 
    .C1(\thirdblock.fruit_2_row_9__N_288[3] ), .B1(\row[3] ), 
    .D0(\thirdblock.fruit_2_row_2__N_331 ), 
    .C0(\thirdblock.fruit_2_row_9__N_288[2] ), .B0(\row[2] ), 
    .CIN0(\thirdblock.fruit_2_row_2__N_331 ), .CIN1(\thirdblock.n9003 ), 
    .F0(\thirdblock.fruit_2_row[2] ), .F1(\thirdblock.fruit_2_row[3] ), 
    .COUT1(\thirdblock.fruit_2_row_4__N_319 ), .COUT0(\thirdblock.n9003 ));
  thirdblock_SLICE_45 \thirdblock.SLICE_45 ( .D1(\thirdblock.n9117 ), 
    .B1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.n5412 ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), .CIN0(\thirdblock.n5412 ), 
    .CIN1(\thirdblock.n9117 ), .F0(\thirdblock.n57[1] ), 
    .F1(\thirdblock.n57[2] ), .COUT1(\thirdblock.n5414 ), 
    .COUT0(\thirdblock.n9117 ));
  thirdblock_SLICE_46 \thirdblock.SLICE_46 ( .D1(\thirdblock.n8994 ), 
    .C1(\thirdblock.n11_adj_651 ), .B1(\thirdblock.fruit_3_tl_row[0] ), 
    .CIN1(\thirdblock.n8994 ), .F1(\thirdblock.n57[0] ), 
    .COUT1(\thirdblock.n5412 ), .COUT0(\thirdblock.n8994 ));
  thirdblock_SLICE_47 \thirdblock.SLICE_47 ( .D1(\thirdblock.n9114 ), 
    .D0(\thirdblock.n5409 ), .B0(\thirdblock.n5313 ), 
    .CIN0(\thirdblock.n5409 ), .CIN1(\thirdblock.n9114 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_234[9] ), .COUT0(\thirdblock.n9114 ));
  thirdblock_SLICE_48 \thirdblock.SLICE_48 ( .D1(\thirdblock.n9000 ), 
    .C1(\thirdblock.fruit_2_row_9__N_288[1] ), .B1(\row[1] ), 
    .C0(\thirdblock.fruit_2_row_9__N_288[0] ), .B0(\row[0] ), 
    .CIN1(\thirdblock.n9000 ), .F1(\thirdblock.fruit_2_row[1] ), 
    .COUT1(\thirdblock.fruit_2_row_2__N_331 ), .COUT0(\thirdblock.n9000 ));
  thirdblock_SLICE_49 \thirdblock.SLICE_49 ( .D1(\thirdblock.n9027 ), 
    .C1(\thirdblock.fruit_2_col_9__N_340[9] ), .B1(\col[9] ), 
    .D0(\thirdblock.fruit_2_col_8__N_347 ), 
    .C0(\thirdblock.fruit_2_col_9__N_340[8] ), .B0(\col[8] ), 
    .CIN0(\thirdblock.fruit_2_col_8__N_347 ), .CIN1(\thirdblock.n9027 ), 
    .F0(\thirdblock.fruit_2_col[8] ), .F1(\thirdblock.fruit_2_col[9] ), 
    .COUT0(\thirdblock.n9027 ));
  thirdblock_SLICE_50 \thirdblock.SLICE_50 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_234[8] ), .D1(\thirdblock.n9111 ), 
    .B1(\thirdblock.n5315 ), .D0(\thirdblock.n5407 ), .B0(\thirdblock.n5317 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_255 ), .CLK(clk), 
    .CIN0(\thirdblock.n5407 ), .CIN1(\thirdblock.n9111 ), 
    .Q1(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_234[7] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_234[8] ), .COUT1(\thirdblock.n5409 ), 
    .COUT0(\thirdblock.n9111 ));
  thirdblock_SLICE_51 \thirdblock.SLICE_51 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_234[6] ), .D1(\thirdblock.n9108 ), 
    .B1(\thirdblock.n5319 ), .D0(\thirdblock.n5405 ), .B0(\thirdblock.n5321 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_255 ), .CLK(clk), 
    .CIN0(\thirdblock.n5405 ), .CIN1(\thirdblock.n9108 ), 
    .Q1(\thirdblock.fruit_2_tl_row[6] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_234[5] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_234[6] ), .COUT1(\thirdblock.n5407 ), 
    .COUT0(\thirdblock.n9108 ));
  thirdblock_SLICE_52 \thirdblock.SLICE_52 ( .D1(\thirdblock.n9024 ), 
    .C1(\thirdblock.fruit_2_col_9__N_340[7] ), .B1(\col[7] ), 
    .D0(\thirdblock.fruit_2_col_6__N_359 ), 
    .C0(\thirdblock.fruit_2_col_9__N_340[6] ), .B0(\col[6] ), 
    .CIN0(\thirdblock.fruit_2_col_6__N_359 ), .CIN1(\thirdblock.n9024 ), 
    .F0(\thirdblock.fruit_2_col[6] ), .F1(\thirdblock.fruit_2_col[7] ), 
    .COUT1(\thirdblock.fruit_2_col_8__N_347 ), .COUT0(\thirdblock.n9024 ));
  thirdblock_SLICE_53 \thirdblock.SLICE_53 ( .D1(\thirdblock.n9021 ), 
    .C1(\thirdblock.fruit_2_col_9__N_340[5] ), .B1(\col[5] ), 
    .D0(\thirdblock.fruit_2_col_4__N_371 ), 
    .C0(\thirdblock.fruit_2_col_9__N_340[4] ), .B0(\col[4] ), 
    .CIN0(\thirdblock.fruit_2_col_4__N_371 ), .CIN1(\thirdblock.n9021 ), 
    .F0(\thirdblock.fruit_2_col[4] ), .F1(\thirdblock.fruit_2_col[5] ), 
    .COUT1(\thirdblock.fruit_2_col_6__N_359 ), .COUT0(\thirdblock.n9021 ));
  thirdblock_SLICE_54 \thirdblock.SLICE_54 ( .D1(\thirdblock.n9105 ), 
    .B1(\thirdblock.n5323 ), .D0(\thirdblock.n5403 ), .B0(\thirdblock.n5325 ), 
    .CIN0(\thirdblock.n5403 ), .CIN1(\thirdblock.n9105 ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_234[3] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_234[4] ), .COUT1(\thirdblock.n5405 ), 
    .COUT0(\thirdblock.n9105 ));
  thirdblock_SLICE_55 \thirdblock.SLICE_55 ( .D1(\thirdblock.n9018 ), 
    .C1(\thirdblock.fruit_2_col_9__N_340[3] ), .B1(\col[3] ), 
    .D0(\thirdblock.fruit_2_col_2__N_383 ), 
    .C0(\thirdblock.fruit_2_col_9__N_340[2] ), .B0(\col[2] ), 
    .CIN0(\thirdblock.fruit_2_col_2__N_383 ), .CIN1(\thirdblock.n9018 ), 
    .F0(\thirdblock.fruit_2_col[2] ), .F1(\thirdblock.fruit_2_col[3] ), 
    .COUT1(\thirdblock.fruit_2_col_4__N_371 ), .COUT0(\thirdblock.n9018 ));
  thirdblock_SLICE_56 \thirdblock.SLICE_56 ( 
    .DI0(\thirdblock.fruit_2_tl_row_8__N_234[1] ), .D1(\thirdblock.n9102 ), 
    .B1(\thirdblock.n5327 ), .D0(\thirdblock.n5401 ), .B0(\thirdblock.n5329 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_255 ), .CLK(clk), 
    .CIN0(\thirdblock.n5401 ), .CIN1(\thirdblock.n9102 ), 
    .Q0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_8__N_234[1] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_234[2] ), .COUT1(\thirdblock.n5403 ), 
    .COUT0(\thirdblock.n9102 ));
  thirdblock_SLICE_57 \thirdblock.SLICE_57 ( .D1(\thirdblock.n9015 ), 
    .C1(\thirdblock.fruit_2_col_9__N_340[1] ), .B1(\col[1] ), 
    .C0(\thirdblock.fruit_2_col_9__N_340[0] ), .B0(\col[0] ), 
    .CIN1(\thirdblock.n9015 ), .F1(\thirdblock.fruit_2_col[1] ), 
    .COUT1(\thirdblock.fruit_2_col_2__N_383 ), .COUT0(\thirdblock.n9015 ));
  thirdblock_SLICE_58 \thirdblock.SLICE_58 ( 
    .DI1(\thirdblock.fruit_2_tl_row_8__N_234[0] ), .D1(\thirdblock.n9099 ), 
    .C1(\thirdblock.n5803 ), .B1(\thirdblock.n5331 ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), 
    .LSR(\thirdblock.fruit_2_tl_row_0__N_255 ), .CLK(clk), 
    .CIN1(\thirdblock.n9099 ), .Q1(\thirdblock.fruit_2_tl_row[0] ), 
    .F1(\thirdblock.fruit_2_tl_row_8__N_234[0] ), .COUT1(\thirdblock.n5401 ), 
    .COUT0(\thirdblock.n9099 ));
  thirdblock_SLICE_59 \thirdblock.SLICE_59 ( .D1(\thirdblock.n9213 ), 
    .D0(\thirdblock.n5398 ), .B0(\thirdblock.fruit_1_tl_row[9] ), 
    .CIN0(\thirdblock.n5398 ), .CIN1(\thirdblock.n9213 ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_73[9] ), .COUT0(\thirdblock.n9213 ));
  thirdblock_SLICE_60 \thirdblock.SLICE_60 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_73[8] ), .D1(\thirdblock.n9078 ), 
    .B1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.n5396 ), 
    .B0(\thirdblock.fruit_1_tl_row[7] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_94 ), .CLK(clk), 
    .CIN0(\thirdblock.n5396 ), .CIN1(\thirdblock.n9078 ), 
    .Q1(\thirdblock.fruit_1_tl_row[8] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_73[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_73[8] ), .COUT1(\thirdblock.n5398 ), 
    .COUT0(\thirdblock.n9078 ));
  thirdblock_SLICE_61 \thirdblock.SLICE_61 ( 
    .DI1(\thirdblock.fruit_1_tl_row_8__N_73[6] ), .D1(\thirdblock.n9075 ), 
    .B1(\thirdblock.fruit_1_tl_row[6] ), .D0(\thirdblock.n5394 ), 
    .B0(\thirdblock.fruit_1_tl_row[5] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), 
    .LSR(\thirdblock.fruit_1_tl_row_0__N_94 ), .CLK(clk), 
    .CIN0(\thirdblock.n5394 ), .CIN1(\thirdblock.n9075 ), 
    .Q1(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_tl_row_8__N_73[5] ), 
    .F1(\thirdblock.fruit_1_tl_row_8__N_73[6] ), .COUT1(\thirdblock.n5396 ), 
    .COUT0(\thirdblock.n9075 ));
  thirdblock_SLICE_62 \thirdblock.SLICE_62 ( .D1(\thirdblock.n9138 ), 
    .B1(\thirdblock.counter[6] ), .D0(\thirdblock.n5376 ), 
    .B0(\thirdblock.counter[5] ), .CIN0(\thirdblock.n5376 ), 
    .CIN1(\thirdblock.n9138 ), .F0(\thirdblock.n254[5] ), .F1(n265), 
    .COUT1(\thirdblock.n5378 ), .COUT0(\thirdblock.n9138 ));
  secondblock_SLICE_63 \secondblock.SLICE_63 ( 
    .DI0(\secondblock.row_9__N_1[9] ), .D1(\secondblock.n9186 ), 
    .D0(\secondblock.n5369 ), .B0(\row[9] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n5369 ), 
    .CIN1(\secondblock.n9186 ), .Q0(\row[9] ), 
    .F0(\secondblock.row_9__N_1[9] ), .COUT0(\secondblock.n9186 ));
  secondblock_SLICE_64 \secondblock.SLICE_64 ( 
    .DI1(\secondblock.row_9__N_1[8] ), .DI0(\secondblock.row_9__N_1[7] ), 
    .D1(\secondblock.n9183 ), .B1(\row[8] ), .D0(\secondblock.n5367 ), 
    .B0(\row[7] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n5367 ), 
    .CIN1(\secondblock.n9183 ), .Q0(\row[7] ), .Q1(\row[8] ), 
    .F0(\secondblock.row_9__N_1[7] ), .F1(\secondblock.row_9__N_1[8] ), 
    .COUT1(\secondblock.n5369 ), .COUT0(\secondblock.n9183 ));
  secondblock_SLICE_65 \secondblock.SLICE_65 ( 
    .DI1(\secondblock.row_9__N_1[6] ), .DI0(\secondblock.row_9__N_1[5] ), 
    .D1(\secondblock.n9180 ), .B1(\row[6] ), .D0(\secondblock.n5365 ), 
    .B0(\row[5] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n5365 ), 
    .CIN1(\secondblock.n9180 ), .Q0(\row[5] ), .Q1(\row[6] ), 
    .F0(\secondblock.row_9__N_1[5] ), .F1(\secondblock.row_9__N_1[6] ), 
    .COUT1(\secondblock.n5367 ), .COUT0(\secondblock.n9180 ));
  secondblock_SLICE_66 \secondblock.SLICE_66 ( 
    .DI1(\secondblock.row_9__N_1[4] ), .DI0(\secondblock.row_9__N_1[3] ), 
    .D1(\secondblock.n9177 ), .B1(\row[4] ), .D0(\secondblock.n5363 ), 
    .B0(\row[3] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n5363 ), 
    .CIN1(\secondblock.n9177 ), .Q0(\row[3] ), .Q1(\row[4] ), 
    .F0(\secondblock.row_9__N_1[3] ), .F1(\secondblock.row_9__N_1[4] ), 
    .COUT1(\secondblock.n5365 ), .COUT0(\secondblock.n9177 ));
  secondblock_SLICE_67 \secondblock.SLICE_67 ( 
    .DI0(\secondblock.col_9__N_31[9] ), .D1(\secondblock.n9171 ), 
    .D0(\secondblock.n5431 ), .C0(\col[9] ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN0(\secondblock.n5431 ), .CIN1(\secondblock.n9171 ), 
    .Q0(\col[9] ), .F0(\secondblock.col_9__N_31[9] ), 
    .COUT0(\secondblock.n9171 ));
  secondblock_SLICE_68 \secondblock.SLICE_68 ( 
    .DI1(\secondblock.col_9__N_31[8] ), .DI0(\secondblock.col_9__N_31[7] ), 
    .D1(\secondblock.n9168 ), .C1(\col[8] ), .D0(\secondblock.n5429 ), 
    .C0(\col[7] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n5429 ), .CIN1(\secondblock.n9168 ), .Q0(\col[7] ), 
    .Q1(\col[8] ), .F0(\secondblock.col_9__N_31[7] ), 
    .F1(\secondblock.col_9__N_31[8] ), .COUT1(\secondblock.n5431 ), 
    .COUT0(\secondblock.n9168 ));
  secondblock_SLICE_69 \secondblock.SLICE_69 ( 
    .DI1(\secondblock.col_9__N_31[6] ), .DI0(\secondblock.col_9__N_31[5] ), 
    .D1(\secondblock.n9165 ), .C1(\col[6] ), .D0(\secondblock.n5427 ), 
    .C0(\col[5] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n5427 ), .CIN1(\secondblock.n9165 ), .Q0(\col[5] ), 
    .Q1(\col[6] ), .F0(\secondblock.col_9__N_31[5] ), 
    .F1(\secondblock.col_9__N_31[6] ), .COUT1(\secondblock.n5429 ), 
    .COUT0(\secondblock.n9165 ));
  secondblock_SLICE_70 \secondblock.SLICE_70 ( 
    .DI1(\secondblock.row_9__N_1[2] ), .DI0(\secondblock.row_9__N_1[1] ), 
    .D1(\secondblock.n9174 ), .B1(\row[2] ), .D0(\secondblock.n5361 ), 
    .B0(\row[1] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN0(\secondblock.n5361 ), 
    .CIN1(\secondblock.n9174 ), .Q0(\row[1] ), .Q1(\row[2] ), 
    .F0(\secondblock.row_9__N_1[1] ), .F1(\secondblock.row_9__N_1[2] ), 
    .COUT1(\secondblock.n5363 ), .COUT0(\secondblock.n9174 ));
  secondblock_SLICE_71 \secondblock.SLICE_71 ( 
    .DI1(\secondblock.col_9__N_31[4] ), .DI0(\secondblock.col_9__N_31[3] ), 
    .D1(\secondblock.n9162 ), .C1(\col[4] ), .D0(\secondblock.n5425 ), 
    .C0(\col[3] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n5425 ), .CIN1(\secondblock.n9162 ), .Q0(\col[3] ), 
    .Q1(\col[4] ), .F0(\secondblock.col_9__N_31[3] ), 
    .F1(\secondblock.col_9__N_31[4] ), .COUT1(\secondblock.n5427 ), 
    .COUT0(\secondblock.n9162 ));
  secondblock_SLICE_72 \secondblock.SLICE_72 ( 
    .DI1(\secondblock.col_9__N_31[2] ), .DI0(\secondblock.col_9__N_31[1] ), 
    .D1(\secondblock.n9159 ), .C1(\col[2] ), .D0(\secondblock.n5423 ), 
    .C0(\col[1] ), .LSR(\secondblock.col_0__N_50 ), .CLK(clk), 
    .CIN0(\secondblock.n5423 ), .CIN1(\secondblock.n9159 ), .Q0(\col[1] ), 
    .Q1(\col[2] ), .F0(\secondblock.col_9__N_31[1] ), 
    .F1(\secondblock.col_9__N_31[2] ), .COUT1(\secondblock.n5425 ), 
    .COUT0(\secondblock.n9159 ));
  secondblock_SLICE_73 \secondblock.SLICE_73 ( 
    .DI1(\secondblock.col_9__N_31[0] ), .D1(\secondblock.n9156 ), 
    .C1(\col[0] ), .B1(\RGB_pad[4].vcc ), .LSR(\secondblock.col_0__N_50 ), 
    .CLK(clk), .CIN1(\secondblock.n9156 ), .Q1(\col[0] ), 
    .F1(\secondblock.col_9__N_31[0] ), .COUT1(\secondblock.n5423 ), 
    .COUT0(\secondblock.n9156 ));
  secondblock_SLICE_74 \secondblock.SLICE_74 ( 
    .DI1(\secondblock.row_9__N_1[0] ), .D1(\secondblock.n9063 ), 
    .C1(\RGB_pad[4].vcc ), .B1(\row[0] ), .CE(\secondblock.col_0__N_50 ), 
    .LSR(\secondblock.row_0__N_30 ), .CLK(clk), .CIN1(\secondblock.n9063 ), 
    .Q1(\row[0] ), .F1(\secondblock.row_9__N_1[0] ), 
    .COUT1(\secondblock.n5361 ), .COUT0(\secondblock.n9063 ));
  nesblock_SLICE_75 \nesblock.SLICE_75 ( .DI1(\nesblock.NEScount_7__N_51[4] ), 
    .DI0(\nesblock.NEScount_7__N_51[3] ), .D1(\nesblock.n9192 ), 
    .C1(\nesblock.n13 ), .D0(\nesblock.n5456 ), .C0(\nesblock.n14 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n5456 ), .CIN1(\nesblock.n9192 ), 
    .Q0(\nesblock.n14 ), .Q1(\nesblock.n13 ), 
    .F0(\nesblock.NEScount_7__N_51[3] ), .F1(\nesblock.NEScount_7__N_51[4] ), 
    .COUT1(\nesblock.n5458 ), .COUT0(\nesblock.n9192 ));
  nesblock_SLICE_76 \nesblock.SLICE_76 ( .DI1(\nesblock.NEScount_7__N_51[2] ), 
    .DI0(\nesblock.NEScount_7__N_51[1] ), .D1(\nesblock.n9189 ), 
    .C1(\nesblock.n15 ), .D0(\nesblock.n5454 ), .C0(\nesblock.n16 ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n5454 ), .CIN1(\nesblock.n9189 ), 
    .Q0(\nesblock.n16 ), .Q1(\nesblock.n15 ), 
    .F0(\nesblock.NEScount_7__N_51[1] ), .F1(\nesblock.NEScount_7__N_51[2] ), 
    .COUT1(\nesblock.n5456 ), .COUT0(\nesblock.n9189 ));
  nesblock_SLICE_77 \nesblock.SLICE_77 ( .DI1(\nesblock.NEScount_7__N_51[0] ), 
    .D1(\nesblock.n9096 ), .C1(\nesblock.n17 ), .B1(\RGB_pad[4].vcc ), 
    .CLK(\nesblock.clk ), .CIN1(\nesblock.n9096 ), .Q1(\nesblock.n17 ), 
    .F1(\nesblock.NEScount_7__N_51[0] ), .COUT1(\nesblock.n5454 ), 
    .COUT0(\nesblock.n9096 ));
  nesblock_SLICE_78 \nesblock.SLICE_78 ( .DI1(\nesblock.NEScount_7__N_51[16] ), 
    .DI0(\nesblock.NEScount_7__N_51[15] ), .D1(\nesblock.n9210 ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.n5468 ), 
    .C0(\nesblock.NEScount[6] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n5468 ), 
    .CIN1(\nesblock.n9210 ), .Q0(\nesblock.NEScount[6] ), 
    .Q1(\nesblock.NEScount[7] ), .F0(\nesblock.NEScount_7__N_51[15] ), 
    .F1(\nesblock.NEScount_7__N_51[16] ), .COUT0(\nesblock.n9210 ));
  nesblock_SLICE_79 \nesblock.SLICE_79 ( .DI1(\nesblock.NEScount_7__N_51[14] ), 
    .DI0(\nesblock.NEScount_7__N_51[13] ), .D1(\nesblock.n9207 ), 
    .C1(\nesblock.NEScount[5] ), .D0(\nesblock.n5466 ), 
    .C0(\nesblock.NEScount[4] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n5466 ), 
    .CIN1(\nesblock.n9207 ), .Q0(\nesblock.NEScount[4] ), 
    .Q1(\nesblock.NEScount[5] ), .F0(\nesblock.NEScount_7__N_51[13] ), 
    .F1(\nesblock.NEScount_7__N_51[14] ), .COUT1(\nesblock.n5468 ), 
    .COUT0(\nesblock.n9207 ));
  nesblock_SLICE_80 \nesblock.SLICE_80 ( .DI1(\nesblock.NEScount_7__N_51[12] ), 
    .DI0(\nesblock.NEScount_7__N_51[11] ), .D1(\nesblock.n9204 ), 
    .C1(\nesblock.NEScount[3] ), .D0(\nesblock.n5464 ), 
    .C0(\nesblock.NEScount[2] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n5464 ), 
    .CIN1(\nesblock.n9204 ), .Q0(\nesblock.NEScount[2] ), 
    .Q1(\nesblock.NEScount[3] ), .F0(\nesblock.NEScount_7__N_51[11] ), 
    .F1(\nesblock.NEScount_7__N_51[12] ), .COUT1(\nesblock.n5466 ), 
    .COUT0(\nesblock.n9204 ));
  nesblock_SLICE_81 \nesblock.SLICE_81 ( .DI1(\nesblock.NEScount_7__N_51[10] ), 
    .DI0(\nesblock.NEScount_7__N_51[9] ), .D1(\nesblock.n9201 ), 
    .C1(\nesblock.NEScount[1] ), .D0(\nesblock.n5462 ), 
    .C0(\nesblock.NEScount[0] ), .CLK(\nesblock.clk ), .CIN0(\nesblock.n5462 ), 
    .CIN1(\nesblock.n9201 ), .Q0(\nesblock.NEScount[0] ), 
    .Q1(\nesblock.NEScount[1] ), .F0(\nesblock.NEScount_7__N_51[9] ), 
    .F1(\nesblock.NEScount_7__N_51[10] ), .COUT1(\nesblock.n5464 ), 
    .COUT0(\nesblock.n9201 ));
  nesblock_SLICE_82 \nesblock.SLICE_82 ( .DI1(\nesblock.NEScount_7__N_51[8] ), 
    .DI0(\nesblock.NEScount_7__N_51[7] ), .D1(\nesblock.n9198 ), .C1(NESclk_c), 
    .D0(\nesblock.n5460 ), .C0(\nesblock.n10 ), .CLK(\nesblock.clk ), 
    .CIN0(\nesblock.n5460 ), .CIN1(\nesblock.n9198 ), .Q0(\nesblock.n10 ), 
    .Q1(NESclk_c), .F0(\nesblock.NEScount_7__N_51[7] ), 
    .F1(\nesblock.NEScount_7__N_51[8] ), .COUT1(\nesblock.n5462 ), 
    .COUT0(\nesblock.n9198 ));
  nesblock_SLICE_83 \nesblock.SLICE_83 ( .DI1(\nesblock.NEScount_7__N_51[6] ), 
    .DI0(\nesblock.NEScount_7__N_51[5] ), .D1(\nesblock.n9195 ), 
    .C1(\nesblock.n11_c ), .D0(\nesblock.n5458 ), .C0(\nesblock.n12_c ), 
    .CLK(\nesblock.clk ), .CIN0(\nesblock.n5458 ), .CIN1(\nesblock.n9195 ), 
    .Q0(\nesblock.n12_c ), .Q1(\nesblock.n11_c ), 
    .F0(\nesblock.NEScount_7__N_51[5] ), .F1(\nesblock.NEScount_7__N_51[6] ), 
    .COUT1(\nesblock.n5460 ), .COUT0(\nesblock.n9195 ));
  thirdblock_SLICE_84 \thirdblock.SLICE_84 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_256[1] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_256[0] ), .D1(\thirdblock.n2583 ), 
    .C1(\thirdblock.n1667[1] ), .B1(\thirdblock.fruit_1_tl_col[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n2583 ), .B0(\thirdblock.fruit_1_tl_col[0] ), 
    .A0(\thirdblock.n1667[1] ), .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[0] ), 
    .Q1(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_256[0] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_256[1] ));
  thirdblock_SLICE_85 \thirdblock.SLICE_85 ( 
    .DI1(\thirdblock.fruit_3_tl_row_1__N_416 ), 
    .DI0(\thirdblock.fruit_3_tl_row_0__N_418 ), .D1(\thirdblock.n2952 ), 
    .C1(\thirdblock.n57[1] ), .B1(\thirdblock.n2350 ), .A1(\thirdblock.n2348 ), 
    .D0(\thirdblock.n57[0] ), .C0(\thirdblock.n2929 ), .B0(\thirdblock.n2348 ), 
    .A0(\thirdblock.n2350 ), .CE(\thirdblock.fruit_3_tl_row_0__N_419 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[0] ), 
    .Q1(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_tl_row_0__N_418 ), 
    .F1(\thirdblock.fruit_3_tl_row_1__N_416 ));
  thirdblock_SLICE_86 \thirdblock.SLICE_86 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_420[1] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_420[0] ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.n1691 ), 
    .B1(\thirdblock.n1693[1] ), .A1(\thirdblock.n582 ), .D0(\thirdblock.n581 ), 
    .C0(\thirdblock.n1693[1] ), .B0(\thirdblock.n1691 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[0] ), 
    .Q1(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_420[0] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_420[1] ));
  SLICE_88 SLICE_88( .DI1(\buttonout_c_1$n1 ), .DI0(\buttonout_c_0$n0 ), 
    .D1(\nesblock.result[1] ), .C1(buttonout_c_1), 
    .B1(\nesblock.buttonout_c_0_N_637 ), .D0(\nesblock.result[0] ), 
    .C0(\nesblock.buttonout_c_0_N_637 ), .A0(buttonout_c_0), .CLK(clk), 
    .Q0(\thirdblock.button_prev[0] ), .Q1(\thirdblock.button_prev[1] ), 
    .F0(\buttonout_c_0$n0 ), .F1(\buttonout_c_1$n1 ));
  thirdblock_SLICE_89 \thirdblock.SLICE_89 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_95[1] ), 
    .DI0(\thirdblock.fruit_1_tl_col_9__N_95[0] ), 
    .D1(\thirdblock.fruit_1_tl_col_6__N_101[2] ), .C1(\thirdblock.n867 ), 
    .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_col_6__N_101[1] ), 
    .C0(\thirdblock.game_state[2] ), .B0(\thirdblock.n867 ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[0] ), .Q1(\thirdblock.fruit_1_tl_col[1] ), 
    .F0(\thirdblock.fruit_1_tl_col_9__N_95[0] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_95[1] ));
  thirdblock_SLICE_94 \thirdblock.SLICE_94 ( 
    .DI1(\thirdblock.fruit_3_type_2__N_441[1] ), 
    .DI0(\thirdblock.fruit_3_type_2__N_441[2] ), 
    .D1(\thirdblock.fruit_3_type[0] ), .C1(\thirdblock.fruit_3_type[1] ), 
    .D0(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.fruit_3_type[0] ), 
    .B0(\thirdblock.fruit_3_type[2] ), .CE(\thirdblock.fruit_3_type_0__N_448 ), 
    .LSR(\thirdblock.fruit_3_type_1__N_446 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_type[2] ), .Q1(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.fruit_3_type_2__N_441[2] ), 
    .F1(\thirdblock.fruit_3_type_2__N_441[1] ));
  thirdblock_SLICE_96 \thirdblock.SLICE_96 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_95[7] ), 
    .DI0(\thirdblock.fruit_1_tl_col_9__N_95[8] ), .D1(\thirdblock.n867 ), 
    .C1(\thirdblock.fruit_1_tl_col_6__N_101[8] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_1_tl_col_6__N_101[9] ), .A0(\thirdblock.n867 ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_col[8] ), .Q1(\thirdblock.fruit_1_tl_col[7] ), 
    .F0(\thirdblock.fruit_1_tl_col_9__N_95[8] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_95[7] ));
  thirdblock_SLICE_98 \thirdblock.SLICE_98 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_95[2] ), 
    .DI0(\thirdblock.fruit_1_tl_col_9__N_95[3] ), .D1(\thirdblock.n867 ), 
    .C1(\thirdblock.game_state[2] ), 
    .B1(\thirdblock.fruit_1_tl_col_6__N_101[3] ), 
    .D0(\thirdblock.fruit_1_tl_col_6__N_101[4] ), .C0(\thirdblock.n867 ), 
    .B0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_1_tl_col[3] ), 
    .Q1(\thirdblock.fruit_1_tl_col[2] ), 
    .F0(\thirdblock.fruit_1_tl_col_9__N_95[3] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_95[2] ));
  thirdblock_SLICE_105 \thirdblock.SLICE_105 ( 
    .DI1(\thirdblock.fruit_2_tl_row_3__N_246 ), 
    .DI0(\thirdblock.fruit_2_tl_row_2__N_248 ), .D1(\thirdblock.n2933 ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_234[3] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_234[2] ), .C0(\thirdblock.n2933 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[2] ), .Q1(\thirdblock.fruit_2_tl_row[3] ), 
    .F0(\thirdblock.fruit_2_tl_row_2__N_248 ), 
    .F1(\thirdblock.fruit_2_tl_row_3__N_246 ));
  thirdblock_SLICE_107 \thirdblock.SLICE_107 ( 
    .DI1(\thirdblock.fruit_2_tl_row_5__N_242 ), 
    .DI0(\thirdblock.fruit_2_tl_row_4__N_244 ), .D1(\thirdblock.n2933 ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_234[5] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_234[4] ), .C0(\thirdblock.n2933 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[4] ), .Q1(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.fruit_2_tl_row_4__N_244 ), 
    .F1(\thirdblock.fruit_2_tl_row_5__N_242 ));
  thirdblock_SLICE_109 \thirdblock.SLICE_109 ( 
    .DI1(\thirdblock.fruit_2_tl_row_9__N_232 ), 
    .DI0(\thirdblock.fruit_2_tl_row_7__N_237 ), .D1(\thirdblock.n2933 ), 
    .C1(\thirdblock.fruit_2_tl_row_8__N_234[9] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_tl_row_8__N_234[7] ), .C0(\thirdblock.n2933 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_row_0__N_254 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_tl_row[7] ), .Q1(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_tl_row_7__N_237 ), 
    .F1(\thirdblock.fruit_2_tl_row_9__N_232 ));
  thirdblock_SLICE_112 \thirdblock.SLICE_112 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_256[3] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_256[2] ), .D1(\thirdblock.n7387 ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.n1472 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n1472 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.n7385 ), .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[2] ), 
    .Q1(\thirdblock.fruit_2_tl_col[3] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_256[2] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_256[3] ));
  thirdblock_SLICE_114 \thirdblock.SLICE_114 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_256[5] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_256[4] ), .D1(\thirdblock.n18 ), 
    .C1(\thirdblock.n7391 ), .B1(\thirdblock.n1472 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n7389 ), 
    .C0(\thirdblock.n18 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n1472 ), .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[4] ), 
    .Q1(\thirdblock.fruit_2_tl_col[5] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_256[4] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_256[5] ));
  thirdblock_SLICE_116 \thirdblock.SLICE_116 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_256[8] ), 
    .DI0(\thirdblock.fruit_2_tl_col_9__N_256[7] ), .D1(\thirdblock.n2583 ), 
    .C1(\thirdblock.n1667[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.fruit_1_tl_col[8] ), .D0(\thirdblock.n7393 ), 
    .C0(\thirdblock.n1472 ), .B0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_tl_col[7] ), 
    .Q1(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_tl_col_9__N_256[7] ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_256[8] ));
  thirdblock_SLICE_120 \thirdblock.SLICE_120 ( 
    .DI1(\thirdblock.fruit_3_tl_row_3__N_412 ), 
    .DI0(\thirdblock.fruit_3_tl_row_2__N_414 ), .D1(\thirdblock.n8223 ), 
    .C1(\thirdblock.n57[3] ), .B1(\thirdblock.n2348 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n8241 ), 
    .C0(\thirdblock.n57[2] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2348 ), .CE(\thirdblock.fruit_3_tl_row_0__N_419 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[2] ), 
    .Q1(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.fruit_3_tl_row_2__N_414 ), 
    .F1(\thirdblock.fruit_3_tl_row_3__N_412 ));
  thirdblock_SLICE_122 \thirdblock.SLICE_122 ( 
    .DI1(\thirdblock.fruit_3_tl_row_5__N_408 ), 
    .DI0(\thirdblock.fruit_3_tl_row_4__N_410 ), .D1(\thirdblock.n8229 ), 
    .C1(\thirdblock.n57[5] ), .B1(\thirdblock.n2348 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n8145 ), 
    .C0(\thirdblock.n57[4] ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2348 ), .CE(\thirdblock.fruit_3_tl_row_0__N_419 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_row[4] ), 
    .Q1(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_tl_row_4__N_410 ), 
    .F1(\thirdblock.fruit_3_tl_row_5__N_408 ));
  thirdblock_SLICE_124 \thirdblock.SLICE_124 ( 
    .DI1(\thirdblock.fruit_3_tl_row_7__N_404 ), 
    .DI0(\thirdblock.fruit_3_tl_row_6__N_406 ), .D1(\thirdblock.n2348 ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.n57[7] ), 
    .A1(\thirdblock.n8139 ), .D0(\thirdblock.n57[6] ), .C0(\thirdblock.n2964 ), 
    .B0(\thirdblock.n2350 ), .A0(\thirdblock.n2348 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_419 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[6] ), .Q1(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_tl_row_6__N_406 ), 
    .F1(\thirdblock.fruit_3_tl_row_7__N_404 ));
  thirdblock_SLICE_126 \thirdblock.SLICE_126 ( 
    .DI1(\thirdblock.fruit_3_tl_row_9__N_400 ), 
    .DI0(\thirdblock.fruit_3_tl_row_8__N_402 ), .D1(\thirdblock.n8235 ), 
    .C1(\thirdblock.n57[9] ), .B1(\thirdblock.n2348 ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n2958 ), 
    .C0(\thirdblock.n57[8] ), .B0(\thirdblock.n2350 ), .A0(\thirdblock.n2348 ), 
    .CE(\thirdblock.fruit_3_tl_row_0__N_419 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_3_tl_row[8] ), .Q1(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_tl_row_8__N_402 ), 
    .F1(\thirdblock.fruit_3_tl_row_9__N_400 ));
  thirdblock_SLICE_129 \thirdblock.SLICE_129 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_420[3] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_420[2] ), .D1(\thirdblock.n584 ), 
    .C1(\thirdblock.n1691 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1691 ), 
    .A0(\thirdblock.n583 ), .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[2] ), 
    .Q1(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_420[2] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_420[3] ));
  thirdblock_SLICE_131 \thirdblock.SLICE_131 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_420[5] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_420[4] ), .D1(\thirdblock.n1693[4] ), 
    .C1(\thirdblock.n586 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n1691 ), .D0(\thirdblock.n1691 ), 
    .C0(\thirdblock.n1693[4] ), .B0(\thirdblock.n585 ), 
    .A0(\thirdblock.game_state[1] ), .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[4] ), 
    .Q1(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_420[4] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_420[5] ));
  thirdblock_SLICE_133 \thirdblock.SLICE_133 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_420[8] ), 
    .DI0(\thirdblock.fruit_3_tl_col_9__N_420[7] ), .D1(\thirdblock.n1693[1] ), 
    .C1(\thirdblock.n589 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.n1691 ), .D0(\thirdblock.n588 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n1691 ), 
    .A0(\thirdblock.game_state[2] ), .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_tl_col[7] ), 
    .Q1(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_tl_col_9__N_420[7] ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_420[8] ));
  SLICE_153 SLICE_153( .DI1(\buttonout_c_3$n3 ), .DI0(\buttonout_c_2$n2 ), 
    .D1(\nesblock.result[3] ), .C1(\nesblock.buttonout_c_0_N_637 ), 
    .B1(buttonout_c_3), .D0(\nesblock.result[2] ), .C0(buttonout_c_2), 
    .B0(\nesblock.buttonout_c_0_N_637 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[2] ), .Q1(\thirdblock.button_prev[3] ), 
    .F0(\buttonout_c_2$n2 ), .F1(\buttonout_c_3$n3 ));
  SLICE_155 SLICE_155( .DI1(\buttonout_c_5$n5 ), .DI0(\buttonout_c_4$n4 ), 
    .D1(\nesblock.result[5] ), .C1(\nesblock.buttonout_c_0_N_637 ), 
    .B1(buttonout_c_5), .D0(\nesblock.result[4] ), .C0(buttonout_c_4), 
    .B0(\nesblock.buttonout_c_0_N_637 ), .CLK(clk), 
    .Q0(\thirdblock.button_prev[4] ), .Q1(\thirdblock.button_prev[5] ), 
    .F0(\buttonout_c_4$n4 ), .F1(\buttonout_c_5$n5 ));
  SLICE_157 SLICE_157( .DI1(\buttonout_c_7$n7 ), .DI0(\buttonout_c_6$n6 ), 
    .D1(\nesblock.result[7] ), .C1(\nesblock.buttonout_c_0_N_637 ), 
    .B1(buttonout_c_7), .D0(\nesblock.buttonout_c_0_N_637 ), 
    .C0(\nesblock.result[6] ), .B0(buttonout_c_6), .CLK(clk), 
    .Q0(\thirdblock.button_prev[6] ), .Q1(\thirdblock.button_prev[7] ), 
    .F0(\buttonout_c_6$n6 ), .F1(\buttonout_c_7$n7 ));
  thirdblock_SLICE_160 \thirdblock.SLICE_160 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_71[3] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_71[2] ), .D1(\thirdblock.n1503 ), 
    .C1(\thirdblock.fruit_1_tl_row_8__N_73[3] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_73[2] ), .C0(\thirdblock.n1503 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[2] ), .Q1(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_71[2] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_71[3] ));
  thirdblock_SLICE_162 \thirdblock.SLICE_162 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_71[5] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_71[4] ), 
    .D1(\thirdblock.game_state[1] ), .C1(\thirdblock.game_state[2] ), 
    .B1(\thirdblock.n1503 ), .A1(\thirdblock.fruit_1_tl_row_8__N_73[5] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_73[4] ), .C0(\thirdblock.n1503 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[4] ), .Q1(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_71[4] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_71[5] ));
  thirdblock_SLICE_164 \thirdblock.SLICE_164 ( 
    .DI1(\thirdblock.fruit_1_tl_row_9__N_71[9] ), 
    .DI0(\thirdblock.fruit_1_tl_row_9__N_71[7] ), .D1(\thirdblock.n1503 ), 
    .C1(\thirdblock.fruit_1_tl_row_8__N_73[9] ), 
    .B1(\thirdblock.game_state[2] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_1_tl_row_8__N_73[7] ), .C0(\thirdblock.n1503 ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[2] ), 
    .CE(\thirdblock.fruit_1_tl_row_0__N_93 ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_tl_row[7] ), .Q1(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_tl_row_9__N_71[7] ), 
    .F1(\thirdblock.fruit_1_tl_row_9__N_71[9] ));
  SLICE_170 SLICE_170( .DI1(\startscreenRGB_0__N_70$n9 ), 
    .DI0(startscreenRGB_1__N_69), .D1(\nesblock.n12_adj_639 ), .C1(n11), 
    .B1(n12), .A1(\col[5] ), .D0(startscreenRGB_0__N_70), 
    .B0(startscreenRGB_3__N_66), .CLK(clk), 
    .Q0(\thirdblock.startscreenRGB[1] ), .Q1(\thirdblock.startscreenRGB[0] ), 
    .F0(startscreenRGB_1__N_69), .F1(\startscreenRGB_0__N_70$n9 ));
  thirdblock_fruit_3_SLICE_172 \thirdblock.fruit_3.SLICE_172 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_0__N_455 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_1__N_454 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[0] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[0] ), .B1(\thirdblock.n912 ), 
    .A1(\thirdblock.fruit_3.n8187 ), 
    .D0(\thirdblock.fruit_3.watermelonRGB[1] ), .C0(\thirdblock.n912 ), 
    .B0(\thirdblock.fruit_3.blueberryRGB[1] ), .A0(\thirdblock.fruit_3.n8193 ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[1] ), 
    .Q1(\thirdblock.fruit_3_RGB[0] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_1__N_454 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_0__N_455 ));
  thirdblock_fruit_3_SLICE_173 \thirdblock.fruit_3.SLICE_173 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_3__N_452 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_2__N_453 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[3] ), .B1(\thirdblock.n912 ), 
    .A1(\thirdblock.fruit_3.n8205 ), 
    .D0(\thirdblock.fruit_3.watermelonRGB[2] ), 
    .C0(\thirdblock.fruit_3.blueberryRGB[2] ), .B0(\thirdblock.fruit_3.n8199 ), 
    .A0(\thirdblock.n912 ), .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[2] ), 
    .Q1(\thirdblock.fruit_3_RGB[3] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_2__N_453 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_3__N_452 ));
  thirdblock_fruit_3_SLICE_175 \thirdblock.fruit_3.SLICE_175 ( 
    .DI1(\thirdblock.fruit_3.fruit_3_RGB_5__N_450 ), 
    .DI0(\thirdblock.fruit_3.fruit_3_RGB_4__N_451 ), 
    .D1(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .C1(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .B1(\thirdblock.fruit_3.n8217 ), .A1(\thirdblock.n912 ), 
    .D0(\thirdblock.n912 ), .C0(\thirdblock.fruit_3.watermelonRGB[4] ), 
    .B0(\thirdblock.fruit_3.n8211 ), .A0(\thirdblock.fruit_3.blueberryRGB[4] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_3_RGB[4] ), 
    .Q1(\thirdblock.fruit_3_RGB[5] ), 
    .F0(\thirdblock.fruit_3.fruit_3_RGB_4__N_451 ), 
    .F1(\thirdblock.fruit_3.fruit_3_RGB_5__N_450 ));
  thirdblock_SLICE_178 \thirdblock.SLICE_178 ( 
    .DI1(\thirdblock.fruit_2_RGB_0__N_285 ), 
    .DI0(\thirdblock.fruit_2_RGB_1__N_284 ), 
    .D1(\thirdblock.watermelonRGB[0] ), .C1(\thirdblock.blueberryRGB[0] ), 
    .B1(\thirdblock.n8151 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.watermelonRGB[1] ), 
    .B0(\thirdblock.n8157 ), .A0(\thirdblock.blueberryRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[1] ), .Q1(\thirdblock.fruit_2_RGB[0] ), 
    .F0(\thirdblock.fruit_2_RGB_1__N_284 ), 
    .F1(\thirdblock.fruit_2_RGB_0__N_285 ));
  thirdblock_SLICE_179 \thirdblock.SLICE_179 ( 
    .DI1(\thirdblock.fruit_2_RGB_3__N_282 ), 
    .DI0(\thirdblock.fruit_2_RGB_2__N_283 ), 
    .D1(\thirdblock.watermelonRGB[3] ), .C1(\thirdblock.n8169 ), 
    .B1(\thirdblock.blueberryRGB[3] ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.n8163 ), 
    .B0(\thirdblock.blueberryRGB[2] ), .A0(\thirdblock.watermelonRGB[2] ), 
    .CLK(clk), .Q0(\thirdblock.fruit_2_RGB[2] ), 
    .Q1(\thirdblock.fruit_2_RGB[3] ), .F0(\thirdblock.fruit_2_RGB_2__N_283 ), 
    .F1(\thirdblock.fruit_2_RGB_3__N_282 ));
  thirdblock_SLICE_181 \thirdblock.SLICE_181 ( 
    .DI1(\thirdblock.fruit_2_RGB_5__N_280 ), 
    .DI0(\thirdblock.fruit_2_RGB_4__N_281 ), 
    .D1(\thirdblock.watermelonRGB[5] ), .C1(\thirdblock.blueberryRGB[5] ), 
    .B1(\thirdblock.n8181 ), .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type[1] ), .C0(\thirdblock.blueberryRGB[4] ), 
    .B0(\thirdblock.n8175 ), .A0(\thirdblock.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_2_RGB[4] ), .Q1(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_2_RGB_4__N_281 ), 
    .F1(\thirdblock.fruit_2_RGB_5__N_280 ));
  thirdblock_fruit_1_SLICE_184 \thirdblock.fruit_1.SLICE_184 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[0] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[1] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[1] ), .Q1(\thirdblock.fruit_1_RGB[0] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[1].sig_001.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[0].sig_006.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_185 \thirdblock.fruit_1.SLICE_185 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[2] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[2] ), .Q1(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[2].sig_002.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[3].sig_003.FeedThruLUT ));
  thirdblock_fruit_1_SLICE_187 \thirdblock.fruit_1.SLICE_187 ( 
    .DI1(\thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT ), 
    .DI0(\thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .D0(\thirdblock.fruit_1.watermelonRGB[4] ), .CLK(clk), 
    .Q0(\thirdblock.fruit_1_RGB[4] ), .Q1(\thirdblock.fruit_1_RGB[5] ), 
    .F0(\thirdblock.fruit_1.watermelonRGB[4].sig_004.FeedThruLUT ), 
    .F1(\thirdblock.fruit_1.watermelonRGB[5].sig_005.FeedThruLUT ));
  nesblock_SLICE_191 \nesblock.SLICE_191 ( 
    .DI1(\nesblock.result[0].sig_013.FeedThruLUT ), 
    .DI0(\nesblock.result[1].sig_007.FeedThruLUT ), .D1(\nesblock.result[0] ), 
    .D0(\nesblock.result[1] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[2] ), 
    .Q1(\nesblock.result[1] ), .F0(\nesblock.result[1].sig_007.FeedThruLUT ), 
    .F1(\nesblock.result[0].sig_013.FeedThruLUT ));
  nesblock_SLICE_192 \nesblock.SLICE_192 ( 
    .DI1(\nesblock.result[3].sig_009.FeedThruLUT ), 
    .DI0(\nesblock.result[2].sig_008.FeedThruLUT ), .D1(\nesblock.result[3] ), 
    .D0(\nesblock.result[2] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[3] ), 
    .Q1(\nesblock.result[4] ), .F0(\nesblock.result[2].sig_008.FeedThruLUT ), 
    .F1(\nesblock.result[3].sig_009.FeedThruLUT ));
  nesblock_SLICE_194 \nesblock.SLICE_194 ( 
    .DI1(\nesblock.result[5].sig_011.FeedThruLUT ), 
    .DI0(\nesblock.result[4].sig_010.FeedThruLUT ), .D1(\nesblock.result[5] ), 
    .D0(\nesblock.result[4] ), .CLK(CTRLclk_c), .Q0(\nesblock.result[5] ), 
    .Q1(\nesblock.result[6] ), .F0(\nesblock.result[4].sig_010.FeedThruLUT ), 
    .F1(\nesblock.result[5].sig_011.FeedThruLUT ));
  nesblock_SLICE_196 \nesblock.SLICE_196 ( 
    .DI0(\nesblock.result[6].sig_012.FeedThruLUT ), .D0(\nesblock.result[6] ), 
    .CLK(CTRLclk_c), .Q0(\nesblock.result[7] ), 
    .F0(\nesblock.result[6].sig_012.FeedThruLUT ));
  thirdblock_SLICE_198 \thirdblock.SLICE_198 ( .D1(\thirdblock.n555 ), 
    .C1(\thirdblock.n7412 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n5 ), 
    .C0(\thirdblock.n4315 ), .B0(buttonout_c_7), .A0(buttonout_c_6), 
    .F0(\thirdblock.n7412 ), .F1(\thirdblock.n19 ));
  thirdblock_SLICE_199 \thirdblock.SLICE_199 ( .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n19 ), .B0(\thirdblock.n2580 ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.game_state_2__N_61 ));
  thirdblock_SLICE_200 \thirdblock.SLICE_200 ( .D1(\thirdblock.n555 ), 
    .C1(\thirdblock.n31 ), .B1(\thirdblock.game_state[2] ), .D0(buttonout_c_5), 
    .C0(\thirdblock.n4319 ), .B0(buttonout_c_4), .A0(\thirdblock.n5 ), 
    .F0(\thirdblock.n31 ), .F1(\thirdblock.n33 ));
  thirdblock_SLICE_201 \thirdblock.SLICE_201 ( .D1(\thirdblock.n565 ), 
    .B1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n33 ), .B0(\thirdblock.n565 ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n27 ), 
    .F1(\thirdblock.n1667[1] ));
  thirdblock_SLICE_202 \thirdblock.SLICE_202 ( .D1(\thirdblock.n3113 ), 
    .C1(\thirdblock.n7373 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n27 ), .D0(\thirdblock.n5 ), .C0(buttonout_c_6), 
    .B0(buttonout_c_7), .A0(\thirdblock.n4315 ), .F0(\thirdblock.n7373 ), 
    .F1(\thirdblock.n52_adj_646 ));
  nesblock_SLICE_203 \nesblock.SLICE_203 ( .C1(buttonout_c_7), 
    .A1(buttonout_c_6), .D0(\nesblock.result[7] ), 
    .C0(\nesblock.buttonout_c_0_N_637 ), .A0(buttonout_c_7), 
    .F0(buttonout_c_7), .F1(\thirdblock.n4319 ));
  thirdblock_SLICE_204 \thirdblock.SLICE_204 ( .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.n36 ), .B1(\thirdblock.n2290 ), .A1(led_c), 
    .D0(\thirdblock.n902 ), .C0(\thirdblock.n5_adj_648 ), 
    .B0(\thirdblock.n5_adj_647 ), .A0(\thirdblock.n969 ), 
    .F0(\thirdblock.n36 ), .F1(\thirdblock.fruit_3_type_0__N_448 ));
  thirdblock_SLICE_205 \thirdblock.SLICE_205 ( .D1(\thirdblock.n1503 ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[2] ), .C0(\thirdblock.fruit_3_type_0__N_448 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_3_type_1__N_446 ), 
    .F1(\thirdblock.fruit_1_tl_row_0__N_93 ));
  nesblock_SLICE_207 \nesblock.SLICE_207 ( .D1(\thirdblock.n5 ), 
    .C1(buttonout_c_6), .B1(buttonout_c_7), .A1(\thirdblock.n4315 ), 
    .D0(\nesblock.buttonout_c_0_N_637 ), .C0(\nesblock.result[6] ), 
    .B0(buttonout_c_6), .F0(buttonout_c_6), .F1(\thirdblock.n31_adj_665 ));
  thirdblock_SLICE_208 \thirdblock.SLICE_208 ( .D1(\thirdblock.n6470 ), 
    .C1(\thirdblock.n2823 ), .B1(\thirdblock.n11_adj_651 ), 
    .A1(\thirdblock.fruit_1_tl_col[9] ), .D0(\thirdblock.n4570 ), 
    .C0(\thirdblock.n4449 ), .B0(buttonout_c_0), .F0(\thirdblock.n2823 ), 
    .F1(\thirdblock.n993 ));
  nesblock_SLICE_209 \nesblock.SLICE_209 ( .C1(buttonout_c_0), 
    .A1(buttonout_c_1), .D0(\nesblock.result[0] ), 
    .C0(\nesblock.buttonout_c_0_N_637 ), .B0(buttonout_c_0), 
    .F0(buttonout_c_0), .F1(n3759));
  thirdblock_SLICE_210 \thirdblock.SLICE_210 ( .D0(\thirdblock.n1691 ), 
    .C0(\thirdblock.fruit_3_tl_row_0__N_419 ), .B0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_3_tl_col_0__N_440 ));
  thirdblock_SLICE_211 \thirdblock.SLICE_211 ( .D1(\thirdblock.game_state[2] ), 
    .C1(\thirdblock.n555 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .C0(\thirdblock.n4_adj_653 ), .B0(\thirdblock.n666 ), 
    .A0(\thirdblock.fruit_2_tl_row[9] ), .F0(\thirdblock.n555 ), 
    .F1(\thirdblock.fruit_3_tl_row_0__N_419 ));
  thirdblock_SLICE_212 \thirdblock.SLICE_212 ( .D1(buttonout_c_4), 
    .C1(buttonout_c_5), .D0(\nesblock.result[5] ), 
    .C0(\nesblock.buttonout_c_0_N_637 ), .B0(buttonout_c_5), 
    .F0(buttonout_c_5), .F1(\thirdblock.n4315 ));
  thirdblock_SLICE_214 \thirdblock.SLICE_214 ( 
    .D0(\thirdblock.fruit_2_type_1__N_278[3] ), .C0(\thirdblock.n614 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.fruit_2_type[2] ), 
    .F0(\thirdblock.fruit_2_type_2__N_277 ));
  thirdblock_SLICE_215 \thirdblock.SLICE_215 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n546 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_2_type_1__N_278[1] ), .C0(\thirdblock.n6130 ), 
    .B0(\thirdblock.n11_c ), .F0(\thirdblock.n546 ), .F1(\thirdblock.n614 ));
  thirdblock_SLICE_216 \thirdblock.SLICE_216 ( .D1(\thirdblock.n1_adj_666 ), 
    .C1(\thirdblock.n6646 ), .B1(\thirdblock.game_state[2] ), .A1(led_c), 
    .D0(\thirdblock.n6984 ), .C0(\thirdblock.fruit_RGB_0__N_581 ), 
    .B0(\thirdblock.fruit_3_type[0] ), .A0(\thirdblock.n6130 ), 
    .F0(\thirdblock.n6646 ), .F1(\thirdblock.n867 ));
  thirdblock_SLICE_217 \thirdblock.SLICE_217 ( 
    .DI1(\thirdblock.game_state_1__N_62 ), .D1(\thirdblock.n31_adj_665 ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.game_state_1__N_63 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[1] ), .F0(led_c), 
    .F1(\thirdblock.game_state_1__N_62 ));
  thirdblock_SLICE_218 \thirdblock.SLICE_218 ( .D1(\thirdblock.n993 ), 
    .C1(\thirdblock.n12_adj_667 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.n11_adj_668 ), .D0(buttonout_c_5), .C0(n3759), 
    .B0(buttonout_c_7), .A0(buttonout_c_4), .F0(\thirdblock.n12_adj_667 ), 
    .F1(\thirdblock.n6114 ));
  thirdblock_SLICE_219 \thirdblock.SLICE_219 ( .D1(\thirdblock.n6649 ), 
    .C1(\thirdblock.n17_adj_669 ), .B1(\thirdblock.n559 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n6114 ), .B0(\thirdblock.n546 ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n17_adj_669 ), 
    .F1(\thirdblock.n20_adj_670 ));
  thirdblock_SLICE_221 \thirdblock.SLICE_221 ( .D1(\thirdblock.n555 ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n20_adj_670 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.fruit_1_tl_col_0__N_117 ), 
    .F1(\thirdblock.fruit_3_tl_col_6__N_428 ));
  thirdblock_SLICE_222 \thirdblock.SLICE_222 ( .D1(\thirdblock.n7343 ), 
    .C1(\thirdblock.n15_adj_671 ), .B1(\thirdblock.n2823 ), 
    .A1(\thirdblock.n11_adj_651 ), .D0(\thirdblock.button_prev[1] ), 
    .C0(\thirdblock.n4582 ), .B0(\thirdblock.button_prev[0] ), 
    .F0(\thirdblock.n15_adj_671 ), .F1(n4261));
  thirdblock_SLICE_223 \thirdblock.SLICE_223 ( 
    .D1(\thirdblock.button_prev[1] ), .C1(\thirdblock.n15 ), 
    .B1(\thirdblock.n11_adj_651 ), .A1(\thirdblock.n4592 ), .D0(n3759), 
    .C0(\thirdblock.n4570 ), .B0(buttonout_c_2), .A0(buttonout_c_3), 
    .F0(\thirdblock.n15 ), .F1(\thirdblock.n7343 ));
  thirdblock_SLICE_224 \thirdblock.SLICE_224 ( .D1(\thirdblock.n8133 ), 
    .C1(\thirdblock.n8526 ), .B1(\thirdblock.n555 ), 
    .A1(\thirdblock.game_state[1] ), .D0(buttonout_c_5), .C0(buttonout_c_4), 
    .B0(\thirdblock.n4319 ), .A0(\thirdblock.n5 ), .F0(\thirdblock.n8526 ), 
    .F1(\thirdblock.n8136 ));
  nesblock_SLICE_225 \nesblock.SLICE_225 ( .D1(buttonout_c_5), 
    .C1(buttonout_c_4), .B1(buttonout_c_7), .A1(buttonout_c_6), 
    .D0(\nesblock.result[4] ), .C0(buttonout_c_4), 
    .B0(\nesblock.buttonout_c_0_N_637 ), .F0(buttonout_c_4), 
    .F1(\thirdblock.n4570 ));
  thirdblock_SLICE_226 \thirdblock.SLICE_226 ( .D1(\thirdblock.n19_adj_684 ), 
    .C1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.n19_adj_684 ), 
    .B0(\thirdblock.game_state[2] ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.fruit_2_tl_row_0__N_255 ), 
    .F1(\thirdblock.fruit_2_tl_row_0__N_254 ));
  thirdblock_SLICE_227 \thirdblock.SLICE_227 ( .D1(\thirdblock.n606 ), 
    .C1(\thirdblock.n565 ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.fruit_1_tl_row[9] ), .C0(\thirdblock.n14_adj_663 ), 
    .B0(\thirdblock.fruit_1_tl_row[8] ), .A0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.n565 ), .F1(\thirdblock.n19_adj_684 ));
  thirdblock_SLICE_228 \thirdblock.SLICE_228 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n1503 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n546 ), 
    .C0(\thirdblock.n559 ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n1503 ), .F1(\thirdblock.fruit_1_tl_row_0__N_94 ));
  thirdblock_SLICE_230 \thirdblock.SLICE_230 ( .D1(\thirdblock.n11_adj_651 ), 
    .C1(buttonout_c_3), .B1(buttonout_c_2), .A1(buttonout_c_6), 
    .C0(\nesblock.result[3] ), .B0(\nesblock.buttonout_c_0_N_637 ), 
    .A0(buttonout_c_3), .F0(buttonout_c_3), .F1(\thirdblock.n11_adj_668 ));
  nesblock_SLICE_233 \nesblock.SLICE_233 ( .D0(\nesblock.result[2] ), 
    .C0(\nesblock.buttonout_c_0_N_637 ), .B0(buttonout_c_2), 
    .F0(buttonout_c_2));
  thirdblock_SLICE_234 \thirdblock.SLICE_234 ( .D1(buttonout_c_3), 
    .C1(buttonout_c_1), .B1(buttonout_c_2), .D0(\nesblock.result[1] ), 
    .C0(buttonout_c_1), .B0(\nesblock.buttonout_c_0_N_637 ), 
    .F0(buttonout_c_1), .F1(\thirdblock.n4449 ));
  thirdblock_SLICE_236 \thirdblock.SLICE_236 ( .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.n606 ), .B1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.n6130 ), .C0(\thirdblock.n5_adj_648 ), 
    .B0(\thirdblock.fruit_RGB_0__N_581 ), .A0(\thirdblock.n11_c ), 
    .F0(\thirdblock.n606 ), .F1(\thirdblock.n22_adj_686 ));
  thirdblock_SLICE_237 \thirdblock.SLICE_237 ( .D1(\thirdblock.n22_adj_686 ), 
    .C1(\thirdblock.n18 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n565 ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n18 ), 
    .F1(\thirdblock.fruit_2_tl_col_6__N_263 ));
  thirdblock_SLICE_238 \thirdblock.SLICE_238 ( .D1(\thirdblock.n565 ), 
    .C1(\thirdblock.n22 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.n34 ), 
    .C0(\thirdblock.n7400 ), .B0(\thirdblock.n902 ), 
    .A0(\thirdblock.fruit_3_type[1] ), .F0(\thirdblock.n22 ), 
    .F1(\thirdblock.n8133 ));
  thirdblock_SLICE_240 \thirdblock.SLICE_240 ( .D1(\thirdblock.n31 ), 
    .C1(\thirdblock.n46 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n31_adj_665 ), .B0(\thirdblock.n565 ), 
    .F0(\thirdblock.n46 ), .F1(\thirdblock.n24 ));
  thirdblock_start_screen_SLICE_242 \thirdblock.start_screen.SLICE_242 ( 
    .D1(\row[1] ), .C1(\row[0] ), .B1(\row[3] ), .A1(\row[2] ), .D0(\col[3] ), 
    .C0(\col[2] ), .B0(\row[2] ), .A0(\col[4] ), 
    .F0(\thirdblock.start_screen.n48 ), .F1(\secondblock.n6108 ));
  thirdblock_start_screen_SLICE_243 \thirdblock.start_screen.SLICE_243 ( 
    .D1(\thirdblock.start_screen.n48 ), .C1(\thirdblock.start_screen.n40 ), 
    .B1(\row[2] ), .A1(\col[5] ), .D0(\col[3] ), .C0(\col[2] ), .B0(\col[5] ), 
    .A0(\col[4] ), .F0(\thirdblock.start_screen.n40 ), 
    .F1(\thirdblock.start_screen.n46 ));
  secondblock_SLICE_244 \secondblock.SLICE_244 ( 
    .D1(\secondblock.row_0__N_30 ), .C1(\secondblock.n106 ), .B1(\col[9] ), 
    .A1(\secondblock.n6633 ), .D0(\row[9] ), .C0(\secondblock.n6560 ), 
    .B0(\row[8] ), .F0(\secondblock.n106 ), .F1(RGB_c_0_N_621));
  secondblock_SLICE_245 \secondblock.SLICE_245 ( .D1(\col[7] ), 
    .C1(\secondblock.n4 ), .B1(\col[9] ), .A1(\col[8] ), .D0(\col[5] ), 
    .C0(\col[6] ), .F0(\secondblock.n4 ), .F1(\secondblock.n6633 ));
  secondblock_SLICE_246 \secondblock.SLICE_246 ( .D1(\col[7] ), 
    .C1(\secondblock.HSYNC_c_N_623 ), .B1(\col[9] ), .A1(\col[8] ), 
    .D0(\col[5] ), .C0(\col[4] ), .B0(\col[6] ), .A0(\col[7] ), 
    .F0(\secondblock.HSYNC_c_N_623 ), .F1(HSYNC_c));
  thirdblock_SLICE_248 \thirdblock.SLICE_248 ( .D0(RGB_c_0_N_621), 
    .C0(\thirdblock.fruit_RGB[3] ), .B0(\thirdblock.startscreenRGB[3] ), 
    .A0(led_c), .F0(RGB_c_3));
  thirdblock_SLICE_249 \thirdblock.SLICE_249 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_5__N_570[3] ), 
    .B1(\thirdblock.fruit_3_RGB[3] ), .A1(\thirdblock.n10_adj_655 ), 
    .D0(\thirdblock.n10_adj_661 ), .C0(\thirdblock.fruit_2_RGB[3] ), 
    .B0(\thirdblock.fruit_2_RGB[4] ), .A0(\thirdblock.fruit_1_RGB[3] ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[3] ), .F1(\thirdblock.fruit_RGB[3] ));
  thirdblock_SLICE_250 \thirdblock.SLICE_250 ( .D1(\thirdblock.n616 ), 
    .C1(\thirdblock.n20 ), .B1(\thirdblock.game_state[0] ), 
    .A1(\thirdblock.n4 ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[2] ), .F0(\thirdblock.n20 ), 
    .F1(\thirdblock.n4_adj_652 ));
  thirdblock_SLICE_252 \thirdblock.SLICE_252 ( .D1(\thirdblock.n6976 ), 
    .C1(\thirdblock.n7414 ), .B1(\thirdblock.n867 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n902 ), 
    .C0(\thirdblock.n5_adj_647 ), .B0(\thirdblock.game_state[0] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n7414 ), 
    .F1(\thirdblock.fruit_1_tl_col_4__N_109 ));
  thirdblock_SLICE_255 \thirdblock.SLICE_255 ( 
    .D1(\thirdblock.fruit_2_type_1__N_278[1] ), .C1(\thirdblock.n616 ), 
    .B1(\thirdblock.fruit_2_type_1__N_278[0] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n52_adj_646 ), .B0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.n2580 ), .F0(\thirdblock.game_state_2__N_60 ), 
    .F1(\thirdblock.n6_adj_660 ));
  thirdblock_SLICE_256 \thirdblock.SLICE_256 ( 
    .D1(\thirdblock.button_prev[7] ), .C1(\thirdblock.n10 ), 
    .A1(\thirdblock.button_prev[3] ), .D0(\thirdblock.button_prev[2] ), 
    .C0(\thirdblock.button_prev[6] ), .B0(\thirdblock.button_prev[5] ), 
    .A0(\thirdblock.button_prev[4] ), .F0(\thirdblock.n10 ), 
    .F1(\thirdblock.n4582 ));
  thirdblock_SLICE_257 \thirdblock.SLICE_257 ( .D1(buttonout_c_1), 
    .C1(\thirdblock.n4592 ), .B1(\thirdblock.n254[0] ), 
    .A1(\thirdblock.button_prev[1] ), .D0(\thirdblock.button_prev[0] ), 
    .C0(\thirdblock.button_prev[7] ), .B0(\thirdblock.n10 ), 
    .A0(\thirdblock.button_prev[3] ), .F0(\thirdblock.n4592 ), 
    .F1(\thirdblock.n7342 ));
  thirdblock_SLICE_259 \thirdblock.SLICE_259 ( .D1(\thirdblock.n5_adj_648 ), 
    .C1(\thirdblock.n969 ), .B1(\thirdblock.n902 ), 
    .A1(\thirdblock.n5_adj_647 ), .D0(\thirdblock.fruit_3_RGB[4] ), 
    .C0(\thirdblock.n10_adj_655 ), .B0(\thirdblock.fruit_3_RGB[3] ), 
    .A0(\thirdblock.n11_c ), .F0(\thirdblock.n969 ), .F1(\thirdblock.n1691 ));
  thirdblock_SLICE_261 \thirdblock.SLICE_261 ( .D1(\thirdblock.n7342 ), 
    .C1(\thirdblock.n7341 ), .B1(\thirdblock.n11_adj_651 ), 
    .A1(\thirdblock.n2823 ), .D0(\thirdblock.button_prev[1] ), 
    .C0(\thirdblock.n254[0] ), .B0(\thirdblock.button_prev[0] ), 
    .A0(\thirdblock.n4582 ), .F0(\thirdblock.n7341 ), .F1(\thirdblock.n7339 ));
  thirdblock_SLICE_262 \thirdblock.SLICE_262 ( 
    .D1(\thirdblock.fruit_3_RGB[2] ), .C1(\thirdblock.fruit_RGB_5__N_570[2] ), 
    .B1(\thirdblock.fruit_RGB_0__N_581 ), .D0(\thirdblock.fruit_2_RGB[2] ), 
    .C0(\thirdblock.fruit_1_RGB[2] ), .B0(\thirdblock.n11_c ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[2] ), .F1(\thirdblock.fruit_RGB[2] ));
  thirdblock_SLICE_263 \thirdblock.SLICE_263 ( 
    .D1(\thirdblock.fruit_2_RGB[4] ), .C1(\thirdblock.n10_adj_661 ), 
    .A1(\thirdblock.fruit_2_RGB[3] ), .D0(\thirdblock.fruit_2_RGB[5] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.fruit_2_RGB[1] ), 
    .A0(\thirdblock.fruit_2_RGB[2] ), .F0(\thirdblock.n10_adj_661 ), 
    .F1(\thirdblock.n11_c ));
  thirdblock_SLICE_265 \thirdblock.SLICE_265 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.n10_adj_655 ), 
    .A1(\thirdblock.fruit_3_RGB[3] ), .D0(\thirdblock.fruit_3_RGB[5] ), 
    .C0(\thirdblock.fruit_3_RGB[1] ), .B0(\thirdblock.fruit_3_RGB[0] ), 
    .A0(\thirdblock.fruit_3_RGB[2] ), .F0(\thirdblock.n10_adj_655 ), 
    .F1(\thirdblock.fruit_RGB_0__N_581 ));
  thirdblock_SLICE_266 \thirdblock.SLICE_266 ( 
    .D1(\thirdblock.fruit_3_RGB[1] ), .C1(\thirdblock.fruit_RGB_5__N_570[1] ), 
    .A1(\thirdblock.fruit_RGB_0__N_581 ), .D0(\thirdblock.fruit_2_RGB[1] ), 
    .C0(\thirdblock.fruit_1_RGB[1] ), .B0(\thirdblock.n11_c ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[1] ), .F1(\thirdblock.fruit_RGB[1] ));
  thirdblock_SLICE_268 \thirdblock.SLICE_268 ( .D1(\thirdblock.counter[16] ), 
    .C1(\thirdblock.n7002 ), .B1(\thirdblock.counter[7] ), 
    .A1(\thirdblock.counter[3] ), .D0(\thirdblock.counter[9] ), 
    .C0(\thirdblock.counter[10] ), .B0(\thirdblock.counter[5] ), 
    .A0(\thirdblock.counter[15] ), .F0(\thirdblock.n7002 ), 
    .F1(\thirdblock.n12_c ));
  thirdblock_SLICE_270 \thirdblock.SLICE_270 ( 
    .DI1(\thirdblock.counter_14__N_586 ), .D1(\thirdblock.n7357 ), 
    .C1(\thirdblock.counter[14] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[13] ), 
    .C0(\thirdblock.counter[12] ), .B0(\thirdblock.counter[14] ), 
    .A0(\thirdblock.counter[4] ), .LSR(\thirdblock.counter_14__N_587 ), 
    .CLK(clk), .Q1(\thirdblock.counter[14] ), .F0(\thirdblock.n13 ), 
    .F1(\thirdblock.counter_14__N_586 ));
  thirdblock_SLICE_271 \thirdblock.SLICE_271 ( .D1(\thirdblock.n6_adj_650 ), 
    .C1(\thirdblock.n6630 ), .B1(\thirdblock.counter[2] ), 
    .A1(\thirdblock.counter[8] ), .D0(\thirdblock.n13 ), 
    .C0(\thirdblock.n12_c ), .B0(\thirdblock.counter[1] ), 
    .A0(\thirdblock.counter[11] ), .F0(\thirdblock.n6630 ), 
    .F1(\thirdblock.n11_adj_651 ));
  thirdblock_SLICE_272 \thirdblock.SLICE_272 ( 
    .DI1(\thirdblock.counter_0__N_614 ), .D1(\thirdblock.n20 ), 
    .C1(\thirdblock.n3041 ), .B1(\thirdblock.counter[0] ), 
    .A1(\thirdblock.n7339 ), .D0(\thirdblock.counter[6] ), 
    .C0(\thirdblock.counter[0] ), .LSR(\thirdblock.counter_0__N_615 ), 
    .CLK(clk), .Q1(\thirdblock.counter[0] ), .F0(\thirdblock.n6_adj_650 ), 
    .F1(\thirdblock.counter_0__N_614 ));
  thirdblock_SLICE_274 \thirdblock.SLICE_274 ( 
    .D1(\thirdblock.fruit_3_RGB[0] ), .C1(\thirdblock.fruit_RGB_5__N_570[0] ), 
    .A1(\thirdblock.fruit_RGB_0__N_581 ), .D0(\thirdblock.fruit_1_RGB[0] ), 
    .C0(\thirdblock.fruit_2_RGB[0] ), .B0(\thirdblock.n11_c ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[0] ), .F1(\thirdblock.fruit_RGB[0] ));
  thirdblock_SLICE_276 \thirdblock.SLICE_276 ( .D1(\thirdblock.counter[16] ), 
    .C1(\thirdblock.n6472 ), .B1(\thirdblock.n17 ), .A1(\thirdblock.n254[16] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.n11_adj_651 ), 
    .B0(\thirdblock.game_state[0] ), .A0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n6472 ), .F1(\thirdblock.counter_16__N_583 ));
  thirdblock_SLICE_277 \thirdblock.SLICE_277 ( .D1(\thirdblock.n254[15] ), 
    .C1(\thirdblock.n17 ), .B1(\thirdblock.counter[15] ), 
    .A1(\thirdblock.n6472 ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n17 ), .F1(\thirdblock.counter_15__N_585 ));
  thirdblock_SLICE_278 \thirdblock.SLICE_278 ( .D1(\thirdblock.counter[0] ), 
    .C1(\thirdblock.n6652 ), .B1(\thirdblock.n17 ), .A1(\thirdblock.n254[0] ), 
    .D0(\thirdblock.n11_adj_651 ), .C0(\thirdblock.game_state[2] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.game_state[0] ), 
    .F0(\thirdblock.n6652 ), .F1(\thirdblock.counter_0__N_615 ));
  thirdblock_SLICE_284 \thirdblock.SLICE_284 ( .D1(\thirdblock.n555 ), 
    .C1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.n555 ), .F0(\thirdblock.n1693[1] ), 
    .F1(\thirdblock.n1693[4] ));
  thirdblock_SLICE_286 \thirdblock.SLICE_286 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .C1(\thirdblock.n6157 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .A1(\thirdblock.fruit_2_tl_row[7] ), 
    .D0(\thirdblock.fruit_2_tl_row[3] ), .C0(\thirdblock.fruit_2_tl_row[2] ), 
    .B0(\thirdblock.fruit_2_tl_row[4] ), .A0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.n6157 ), .F1(\thirdblock.n4_adj_653 ));
  thirdblock_SLICE_288 \thirdblock.SLICE_288 ( .D1(\thirdblock.n1 ), 
    .C1(\thirdblock.fruit_2_type[1] ), .B1(\thirdblock.fruit_3_type[1] ), 
    .A1(\thirdblock.n3_adj_654 ), .D0(\thirdblock.fruit_2_type_1__N_278[2] ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[3] ), 
    .F0(\thirdblock.fruit_2_type[1] ), .F1(\thirdblock.n5_adj_648 ));
  thirdblock_SLICE_289 \thirdblock.SLICE_289 ( .D1(\thirdblock.orangeRGB[0] ), 
    .C1(\thirdblock.n2367 ), .B1(\thirdblock.grapefruitRGB[0] ), 
    .A1(\thirdblock.fruit_2_type[1] ), 
    .D0(\thirdblock.fruit_2_type_1__N_278[0] ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[2] ), 
    .B0(\thirdblock.fruit_2_type_1__N_278[3] ), .F0(\thirdblock.n2367 ), 
    .F1(\thirdblock.n8151 ));
  thirdblock_SLICE_290 \thirdblock.SLICE_290 ( .DI1(\thirdblock.n3 ), 
    .D1(\thirdblock.fruit_2_type_1__N_278[3] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.fruit_2_type_1__N_278[1] ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[3] ), 
    .B0(\thirdblock.fruit_3_type[0] ), .LSR(\thirdblock.n6 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_278[3] ), .F0(\thirdblock.n1 ), 
    .F1(\thirdblock.n3 ));
  thirdblock_SLICE_293 \thirdblock.SLICE_293 ( 
    .D1(\thirdblock.fruit_1_tl_col[0] ), .C1(\thirdblock.n902 ), 
    .B1(\thirdblock.n5_adj_647 ), .A1(\thirdblock.fruit_2_tl_col[0] ), 
    .D0(\thirdblock.n6130 ), .C0(\thirdblock.fruit_3_RGB[3] ), 
    .B0(\thirdblock.fruit_3_RGB[4] ), .A0(\thirdblock.n10_adj_655 ), 
    .F0(\thirdblock.n902 ), .F1(\thirdblock.n581 ));
  thirdblock_SLICE_294 \thirdblock.SLICE_294 ( .D1(\thirdblock.n2350 ), 
    .C1(\thirdblock.n2348 ), .B1(\thirdblock.fruit_2_tl_row[4] ), 
    .A1(\thirdblock.fruit_1_tl_row[4] ), .C0(\thirdblock.n1691 ), 
    .A0(\thirdblock.game_state[1] ), .F0(\thirdblock.n2348 ), 
    .F1(\thirdblock.n8145 ));
  thirdblock_SLICE_295 \thirdblock.SLICE_295 ( .D1(\thirdblock.n2348 ), 
    .C1(\thirdblock.n2350 ), .B1(\thirdblock.fruit_2_tl_row[7] ), 
    .A1(\thirdblock.fruit_1_tl_row[7] ), .D0(\thirdblock.n1691 ), 
    .C0(\thirdblock.n559 ), .A0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n2350 ), .F1(\thirdblock.n8139 ));
  thirdblock_SLICE_297 \thirdblock.SLICE_297 ( .D1(\thirdblock.n6130 ), 
    .C1(\thirdblock.n5_adj_647 ), .B1(\thirdblock.fruit_RGB_0__N_581 ), 
    .D0(\thirdblock.fruit_3_type[1] ), .C0(\thirdblock.fruit_3_type[0] ), 
    .B0(\thirdblock.fruit_3_type[2] ), .F0(\thirdblock.n5_adj_647 ), 
    .F1(\thirdblock.n559 ));
  thirdblock_SLICE_298 \thirdblock.SLICE_298 ( 
    .D1(\thirdblock.fruit_1_row[1] ), .C1(\thirdblock.get_row_1_0__N_226 ), 
    .D0(\thirdblock.fruit_1_row[9] ), .C0(\thirdblock.fruit_1_row[7] ), 
    .B0(\thirdblock.fruit_1_row[6] ), .A0(\thirdblock.fruit_1_row[8] ), 
    .F0(\thirdblock.get_row_1_0__N_226 ), .F1(\thirdblock.get_row_1[0] ));
  thirdblock_SLICE_300 \thirdblock.SLICE_300 ( 
    .D1(\thirdblock.fruit_1_col[1] ), .C1(\thirdblock.get_col_1_0__N_231 ), 
    .D0(\thirdblock.fruit_1_col[9] ), .C0(\thirdblock.fruit_1_col[7] ), 
    .B0(\thirdblock.fruit_1_col[8] ), .A0(\thirdblock.fruit_1_col[6] ), 
    .F0(\thirdblock.get_col_1_0__N_231 ), .F1(\thirdblock.get_col_1[0] ));
  thirdblock_SLICE_302 \thirdblock.SLICE_302 ( 
    .D1(\thirdblock.fruit_1_tl_col[1] ), .C1(\thirdblock.n6470 ), 
    .B1(\thirdblock.fruit_1_tl_col[5] ), .A1(\thirdblock.fruit_1_tl_col[2] ), 
    .D0(\thirdblock.fruit_1_tl_col[6] ), .C0(\thirdblock.fruit_1_tl_col[8] ), 
    .A0(\thirdblock.fruit_1_tl_col[7] ), .F0(\thirdblock.n6470 ), 
    .F1(\thirdblock.n14 ));
  thirdblock_SLICE_304 \thirdblock.SLICE_304 ( .D1(\thirdblock.n14 ), 
    .C1(\thirdblock.n13_adj_656 ), .B1(\thirdblock.n993 ), 
    .D0(\thirdblock.fruit_1_tl_col[4] ), .C0(\thirdblock.fruit_1_tl_col[3] ), 
    .B0(\thirdblock.fruit_1_tl_col[9] ), .A0(\thirdblock.fruit_1_tl_col[0] ), 
    .F0(\thirdblock.n13_adj_656 ), .F1(\thirdblock.n4600 ));
  thirdblock_SLICE_307 \thirdblock.SLICE_307 ( .D1(\thirdblock.n546 ), 
    .C1(\thirdblock.n7 ), .B1(\thirdblock.fruit_2_type[2] ), 
    .D0(\thirdblock.game_state[1] ), .C0(\thirdblock.game_state[2] ), 
    .A0(\thirdblock.game_state[0] ), .F0(\thirdblock.n7 ), 
    .F1(\thirdblock.n616 ));
  thirdblock_SLICE_311 \thirdblock.SLICE_311 ( .D1(\thirdblock.n6130 ), 
    .C1(\thirdblock.n11_c ), .B1(\thirdblock.fruit_2_type_1__N_278[1] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.fruit_2_RGB[4] ), 
    .C0(\thirdblock.fruit_2_RGB[3] ), .B0(\thirdblock.n10_adj_661 ), 
    .A0(\thirdblock.n6130 ), .F0(\thirdblock.n666 ), .F1(\thirdblock.n2583 ));
  thirdblock_SLICE_312 \thirdblock.SLICE_312 ( 
    .D1(\thirdblock.fruit_1_RGB[3] ), .C1(\thirdblock.n10_adj_662 ), 
    .A1(\thirdblock.fruit_1_RGB[5] ), .D0(\thirdblock.fruit_1_RGB[4] ), 
    .C0(\thirdblock.fruit_1_RGB[0] ), .B0(\thirdblock.fruit_1_RGB[1] ), 
    .A0(\thirdblock.fruit_1_RGB[2] ), .F0(\thirdblock.n10_adj_662 ), 
    .F1(\thirdblock.n6130 ));
  thirdblock_SLICE_314 \thirdblock.SLICE_314 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n6156 ), 
    .B1(\thirdblock.fruit_1_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[2] ), 
    .C0(\thirdblock.fruit_1_tl_row[4] ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .A0(\thirdblock.fruit_1_tl_row[1] ), .F0(\thirdblock.n6156 ), 
    .F1(\thirdblock.n14_adj_663 ));
  thirdblock_SLICE_316 \thirdblock.SLICE_316 ( .D1(\thirdblock.n1472 ), 
    .C1(\thirdblock.n4_adj_664 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n565 ), 
    .C0(\thirdblock.game_state[1] ), .F0(\thirdblock.n4_adj_664 ), 
    .F1(\thirdblock.fruit_2_tl_col_0__N_275 ));
  thirdblock_SLICE_318 \thirdblock.SLICE_318 ( .D0(\thirdblock.n4449 ), 
    .C0(buttonout_c_0), .B0(\thirdblock.n4592 ), 
    .A0(\thirdblock.button_prev[1] ), .F0(\thirdblock.n5 ));
  thirdblock_SLICE_320 \thirdblock.SLICE_320 ( 
    .D1(\thirdblock.fruit_3_row[1] ), .C1(\thirdblock.get_row_3_0__N_564 ), 
    .D0(\thirdblock.fruit_3_row[7] ), .C0(\thirdblock.fruit_3_row[6] ), 
    .B0(\thirdblock.fruit_3_row[8] ), .A0(\thirdblock.fruit_3_row[9] ), 
    .F0(\thirdblock.get_row_3_0__N_564 ), .F1(\thirdblock.get_row_3[0] ));
  thirdblock_SLICE_322 \thirdblock.SLICE_322 ( 
    .D1(\thirdblock.fruit_3_col[1] ), .C1(\thirdblock.get_col_3_0__N_569 ), 
    .D0(\thirdblock.fruit_3_col[7] ), .C0(\thirdblock.fruit_3_col[9] ), 
    .B0(\thirdblock.fruit_3_col[8] ), .A0(\thirdblock.fruit_3_col[6] ), 
    .F0(\thirdblock.get_col_3_0__N_569 ), .F1(\thirdblock.get_col_3[0] ));
  thirdblock_SLICE_324 \thirdblock.SLICE_324 ( 
    .D0(\thirdblock.startscreenRGB[1] ), .C0(\thirdblock.fruit_RGB[4] ), 
    .B0(led_c), .A0(RGB_c_0_N_621), .F0(RGB_c_4));
  thirdblock_SLICE_325 \thirdblock.SLICE_325 ( 
    .D1(\thirdblock.fruit_3_RGB[4] ), .C1(\thirdblock.fruit_RGB_5__N_570[4] ), 
    .B1(\thirdblock.fruit_3_RGB[3] ), .A1(\thirdblock.n10_adj_655 ), 
    .D0(\thirdblock.fruit_1_RGB[4] ), .C0(\thirdblock.fruit_2_RGB[4] ), 
    .B0(\thirdblock.fruit_2_RGB[3] ), .A0(\thirdblock.n10_adj_661 ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[4] ), .F1(\thirdblock.fruit_RGB[4] ));
  thirdblock_SLICE_327 \thirdblock.SLICE_327 ( .D1(\thirdblock.n546 ), 
    .C1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.game_state[0] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .B0(\thirdblock.game_state[1] ), .A0(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.n6984 ), .F1(\thirdblock.n1_adj_666 ));
  thirdblock_SLICE_330 \thirdblock.SLICE_330 ( 
    .D1(\thirdblock.fruit_2_row[1] ), .C1(\thirdblock.get_row_2_0__N_394 ), 
    .D0(\thirdblock.fruit_2_row[9] ), .C0(\thirdblock.fruit_2_row[7] ), 
    .B0(\thirdblock.fruit_2_row[8] ), .A0(\thirdblock.fruit_2_row[6] ), 
    .F0(\thirdblock.get_row_2_0__N_394 ), .F1(\thirdblock.get_row_2[0] ));
  thirdblock_SLICE_332 \thirdblock.SLICE_332 ( 
    .D1(\thirdblock.fruit_2_col[1] ), .C1(\thirdblock.get_col_2_0__N_399 ), 
    .D0(\thirdblock.fruit_2_col[7] ), .C0(\thirdblock.fruit_2_col[9] ), 
    .B0(\thirdblock.fruit_2_col[8] ), .A0(\thirdblock.fruit_2_col[6] ), 
    .F0(\thirdblock.get_col_2_0__N_399 ), .F1(\thirdblock.get_col_2[0] ));
  thirdblock_SLICE_334 \thirdblock.SLICE_334 ( 
    .DI1(\thirdblock.fruit_3_type_0__N_447 ), 
    .D1(\thirdblock.fruit_3_type[1] ), .B1(\thirdblock.fruit_3_type[2] ), 
    .D0(\thirdblock.fruit_3_type[0] ), .C0(\thirdblock.fruit_3_type[2] ), 
    .CE(\thirdblock.fruit_3_type_0__N_448 ), 
    .LSR(\thirdblock.fruit_3_type_0__N_449 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_type[0] ), .F0(\thirdblock.n7400 ), 
    .F1(\thirdblock.fruit_3_type_0__N_447 ));
  thirdblock_SLICE_336 \thirdblock.SLICE_336 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[4] ), .C1(\thirdblock.n912 ), 
    .B1(\thirdblock.fruit_3.n2380 ), 
    .A1(\thirdblock.fruit_3.grapefruitRGB[4] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_3_type[1] ), 
    .F0(\thirdblock.n912 ), .F1(\thirdblock.fruit_3.n8211 ));
  thirdblock_fruit_3_SLICE_337 \thirdblock.fruit_3.SLICE_337 ( 
    .D1(\thirdblock.fruit_3.grapefruitRGB[0] ), 
    .C1(\thirdblock.fruit_3.n2380 ), .B1(\thirdblock.n912 ), 
    .A1(\thirdblock.fruit_3.orangeRGB[0] ), .D0(\thirdblock.fruit_3_type[0] ), 
    .C0(\thirdblock.fruit_3_type[2] ), .F0(\thirdblock.fruit_3.n2380 ), 
    .F1(\thirdblock.fruit_3.n8187 ));
  thirdblock_SLICE_338 \thirdblock.SLICE_338 ( 
    .D1(\thirdblock.fruit_2_tl_row[0] ), .C1(\thirdblock.n2335 ), 
    .B1(\thirdblock.fruit_1_tl_row[0] ), .D0(\thirdblock.n546 ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.game_state[2] ), 
    .F0(\thirdblock.n2335 ), .F1(\thirdblock.n5331 ));
  thirdblock_SLICE_340 \thirdblock.SLICE_340 ( 
    .D1(\thirdblock.fruit_1_tl_col[7] ), .C1(\thirdblock.n606 ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n606 ), 
    .C0(\thirdblock.n546 ), .B0(\thirdblock.game_state[1] ), 
    .F0(\thirdblock.n1472 ), .F1(\thirdblock.n7393 ));
  thirdblock_SLICE_344 \thirdblock.SLICE_344 ( 
    .DI1(\thirdblock.game_state_2__N_59 ), .D1(\thirdblock.game_state[0] ), 
    .C1(\thirdblock.game_state[1] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.game_state[0] ), .B0(\thirdblock.game_state[2] ), 
    .CE(\thirdblock.game_state_2__N_60 ), 
    .LSR(\thirdblock.game_state_2__N_61 ), .CLK(clk), 
    .Q1(\thirdblock.game_state[2] ), .F0(\thirdblock.n7_adj_685 ), 
    .F1(\thirdblock.game_state_2__N_59 ));
  thirdblock_SLICE_345 \thirdblock.SLICE_345 ( .D0(\thirdblock.n7_adj_685 ), 
    .C0(\thirdblock.fruit_3_type_0__N_448 ), .B0(\thirdblock.fruit_3_type[0] ), 
    .F0(\thirdblock.fruit_3_type_0__N_449 ));
  thirdblock_SLICE_346 \thirdblock.SLICE_346 ( 
    .D0(\thirdblock.grapefruitRGB[5] ), .C0(\thirdblock.orangeRGB[5] ), 
    .B0(\thirdblock.n2367 ), .A0(\thirdblock.fruit_2_type[1] ), 
    .F0(\thirdblock.n8181 ));
  thirdblock_SLICE_348 \thirdblock.SLICE_348 ( 
    .D1(\thirdblock.fruit_3_RGB[5] ), .C1(\thirdblock.fruit_RGB_5__N_570[5] ), 
    .B1(\thirdblock.fruit_RGB_0__N_581 ), .D0(\thirdblock.fruit_1_RGB[5] ), 
    .C0(\thirdblock.n11_c ), .B0(\thirdblock.fruit_2_RGB[5] ), 
    .F0(\thirdblock.fruit_RGB_5__N_570[5] ), .F1(\thirdblock.fruit_RGB[5] ));
  thirdblock_SLICE_350 \thirdblock.SLICE_350 ( 
    .D1(\thirdblock.fruit_3_tl_row[5] ), .C1(\thirdblock.n6152 ), 
    .B1(\thirdblock.fruit_3_tl_row[6] ), .A1(\thirdblock.fruit_3_tl_row[7] ), 
    .D0(\thirdblock.fruit_3_tl_row[4] ), .C0(\thirdblock.fruit_3_tl_row[2] ), 
    .B0(\thirdblock.fruit_3_tl_row[1] ), .A0(\thirdblock.fruit_3_tl_row[3] ), 
    .F0(\thirdblock.n6152 ), .F1(\thirdblock.n4_adj_687 ));
  thirdblock_SLICE_352 \thirdblock.SLICE_352 ( .D1(\thirdblock.n902 ), 
    .C1(\thirdblock.n34 ), .B1(\thirdblock.n5_adj_647 ), 
    .D0(\thirdblock.fruit_3_tl_row[8] ), .C0(\thirdblock.n4_adj_687 ), 
    .B0(\thirdblock.fruit_3_tl_row[9] ), .A0(\thirdblock.n969 ), 
    .F0(\thirdblock.n34 ), .F1(\thirdblock.n2580 ));
  thirdblock_SLICE_354 \thirdblock.SLICE_354 ( .D1(\thirdblock.n24 ), 
    .C1(\thirdblock.n44 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[1] ), 
    .C0(\thirdblock.n2580 ), .A0(\thirdblock.n555 ), .F0(\thirdblock.n44 ), 
    .F1(\thirdblock.game_state_1__N_63 ));
  thirdblock_start_screen_SLICE_356 \thirdblock.start_screen.SLICE_356 ( 
    .D1(HSYNC_c_N_622), .C1(\thirdblock.start_screen.n7 ), .B1(\col[6] ), 
    .A1(\row[9] ), .D0(VSYNC_c_N_624), .C0(\thirdblock.start_screen.n46 ), 
    .B0(\col[9] ), .A0(\row[8] ), .F0(\thirdblock.start_screen.n7 ), 
    .F1(startscreenRGB_3__N_66));
  secondblock_SLICE_357 \secondblock.SLICE_357 ( .D1(\row[3] ), 
    .C1(\secondblock.n6560 ), .B1(\row[4] ), .D0(\row[5] ), .C0(\row[7] ), 
    .B0(\row[6] ), .F0(\secondblock.n6560 ), .F1(VSYNC_c_N_624));
  secondblock_SLICE_359 \secondblock.SLICE_359 ( 
    .DI1(\startscreenRGB_3__N_66$n8 ), .D1(\thirdblock.start_screen.n7 ), 
    .C1(HSYNC_c_N_622), .B1(\col[6] ), .A1(\row[9] ), .D0(\col[8] ), 
    .C0(\col[7] ), .LSR(startscreenRGB_0__N_70), .CLK(clk), 
    .Q1(\thirdblock.startscreenRGB[3] ), .F0(HSYNC_c_N_622), 
    .F1(\startscreenRGB_3__N_66$n8 ));
  thirdblock_start_screen_SLICE_360 \thirdblock.start_screen.SLICE_360 ( 
    .D1(n2816), .C1(\thirdblock.start_screen.n6996 ), .B1(\col[7] ), 
    .A1(\col[6] ), .D0(\row[3] ), .C0(\row[7] ), .B0(\row[5] ), .A0(\row[6] ), 
    .F0(\thirdblock.start_screen.n6996 ), .F1(n11));
  thirdblock_start_screen_SLICE_362 \thirdblock.start_screen.SLICE_362 ( 
    .DI1(startscreenRGB_2__N_68), .D1(\nesblock.n12_adj_639 ), .C1(n12), 
    .B1(n11), .A1(\col[5] ), .D0(\col[9] ), .C0(\col[8] ), .B0(\row[9] ), 
    .A0(\row[2] ), .CLK(clk), .Q1(\thirdblock.startscreenRGB[2] ), .F0(n12), 
    .F1(startscreenRGB_2__N_68));
  nesblock_SLICE_363 \nesblock.SLICE_363 ( .D1(n11), 
    .C1(\nesblock.n12_adj_639 ), .B1(n12), .A1(\col[5] ), .D0(\col[3] ), 
    .C0(\col[2] ), .B0(\col[4] ), .F0(\nesblock.n12_adj_639 ), 
    .F1(startscreenRGB_0__N_70));
  thirdblock_fruit_3_SLICE_364 \thirdblock.fruit_3.SLICE_364 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[1] ), .C1(\thirdblock.fruit_3.n2380 ), 
    .B1(\thirdblock.fruit_3.grapefruitRGB[1] ), .A1(\thirdblock.n912 ), 
    .D0(\thirdblock.n912 ), .C0(\thirdblock.fruit_3.orangeRGB[5] ), 
    .B0(\thirdblock.fruit_3.n2380 ), 
    .A0(\thirdblock.fruit_3.grapefruitRGB[5] ), 
    .F0(\thirdblock.fruit_3.n8217 ), .F1(\thirdblock.fruit_3.n8193 ));
  secondblock_SLICE_368 \secondblock.SLICE_368 ( .D1(VSYNC_c_N_624), 
    .C1(\secondblock.VSYNC_c_N_625 ), .B1(\row[8] ), .A1(\row[2] ), 
    .D0(\row[1] ), .C0(\row[9] ), .F0(\secondblock.VSYNC_c_N_625 ), 
    .F1(VSYNC_c));
  secondblock_SLICE_371 \secondblock.SLICE_371 ( 
    .D1(\secondblock.row_0__N_30 ), .C1(\secondblock.n4548 ), 
    .D0(\secondblock.n4 ), .C0(\col[7] ), .B0(\col[8] ), .A0(\col[9] ), 
    .F0(\secondblock.n4548 ), .F1(\secondblock.col_0__N_50 ));
  secondblock_SLICE_373 \secondblock.SLICE_373 ( .D1(\secondblock.n6108 ), 
    .C1(\secondblock.n8 ), .B1(\row[9] ), .A1(\row[5] ), .D0(\row[6] ), 
    .C0(\row[4] ), .B0(\row[8] ), .A0(\row[7] ), .F0(\secondblock.n8 ), 
    .F1(\secondblock.row_0__N_30 ));
  nesblock_SLICE_374 \nesblock.SLICE_374 ( .D1(\nesblock.NEScount[1] ), 
    .C1(\nesblock.NEScount[7] ), .D0(\nesblock.NEScount[4] ), 
    .C0(\nesblock.NEScount[1] ), .F0(\nesblock.latch_c_N_629 ), 
    .F1(\nesblock.n12_adj_642 ));
  nesblock_SLICE_375 \nesblock.SLICE_375 ( .D1(\nesblock.latch_c_N_629 ), 
    .C1(\nesblock.latch_c_N_628 ), .B1(\nesblock.NEScount[6] ), 
    .A1(\nesblock.NEScount[7] ), .D0(\nesblock.NEScount[0] ), 
    .C0(\nesblock.NEScount[2] ), .B0(\nesblock.NEScount[3] ), 
    .A0(\nesblock.NEScount[5] ), .F0(\nesblock.latch_c_N_628 ), .F1(latch_c));
  nesblock_SLICE_376 \nesblock.SLICE_376 ( .D1(NESclk_c), 
    .C1(\nesblock.CTRLclk_c_N_626 ), .A1(\nesblock.NEScount[3] ), 
    .D0(\nesblock.NEScount[4] ), .C0(\nesblock.NEScount[5] ), 
    .B0(\nesblock.NEScount[7] ), .A0(\nesblock.NEScount[6] ), 
    .F0(\nesblock.CTRLclk_c_N_626 ), .F1(CTRLclk_c));
  nesblock_SLICE_381 \nesblock.SLICE_381 ( .D1(\nesblock.NEScount[3] ), 
    .C1(\nesblock.n13_adj_643 ), .B1(\nesblock.n12_adj_642 ), 
    .A1(\nesblock.NEScount[5] ), .D0(\nesblock.NEScount[0] ), 
    .C0(\nesblock.NEScount[2] ), .B0(\nesblock.NEScount[4] ), 
    .A0(\nesblock.NEScount[6] ), .F0(\nesblock.n13_adj_643 ), 
    .F1(\nesblock.buttonout_c_0_N_637 ));
  thirdblock_SLICE_384 \thirdblock.SLICE_384 ( .DI1(\thirdblock.n3_adj_659 ), 
    .D1(\thirdblock.fruit_2_type_1__N_278[1] ), 
    .C1(\thirdblock.game_state[1] ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n616 ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[1] ), 
    .B0(\thirdblock.fruit_2_type_1__N_278[2] ), 
    .A0(\thirdblock.game_state[2] ), .LSR(\thirdblock.n6_adj_660 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_278[1] ), .F0(\thirdblock.n6_adj_658 ), 
    .F1(\thirdblock.n3_adj_659 ));
  thirdblock_SLICE_385 \thirdblock.SLICE_385 ( .DI1(\thirdblock.n3_adj_657 ), 
    .D1(\thirdblock.game_state[1] ), 
    .C1(\thirdblock.fruit_2_type_1__N_278[2] ), 
    .B1(\thirdblock.game_state[0] ), .A1(\thirdblock.game_state[2] ), 
    .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[3] ), 
    .B0(\thirdblock.fruit_2_type_1__N_278[2] ), .A0(\thirdblock.n616 ), 
    .LSR(\thirdblock.n6_adj_658 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_278[2] ), .F0(\thirdblock.n6 ), 
    .F1(\thirdblock.n3_adj_657 ));
  thirdblock_SLICE_392 \thirdblock.SLICE_392 ( .D1(\thirdblock.n11_adj_651 ), 
    .C1(\thirdblock.n546 ), .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.game_state[2] ), .D0(\thirdblock.game_state[2] ), 
    .C0(\thirdblock.game_state[1] ), .B0(\thirdblock.n546 ), 
    .A0(\thirdblock.n606 ), .F0(\thirdblock.n2933 ), .F1(\thirdblock.n5803 ));
  thirdblock_SLICE_396 \thirdblock.SLICE_396 ( .D0(led_c), 
    .C0(\thirdblock.fruit_RGB[5] ), .B0(RGB_c_0_N_621), .F0(RGB_c_5));
  thirdblock_SLICE_397 \thirdblock.SLICE_397 ( 
    .D0(\thirdblock.startscreenRGB[0] ), .C0(\thirdblock.fruit_RGB[0] ), 
    .B0(led_c), .A0(RGB_c_0_N_621), .F0(RGB_c_0));
  thirdblock_SLICE_398 \thirdblock.SLICE_398 ( 
    .D0(\thirdblock.startscreenRGB[1] ), .C0(\thirdblock.fruit_RGB[1] ), 
    .B0(led_c), .A0(RGB_c_0_N_621), .F0(RGB_c_1));
  thirdblock_SLICE_399 \thirdblock.SLICE_399 ( .D0(led_c), 
    .C0(\thirdblock.fruit_RGB[2] ), .B0(RGB_c_0_N_621), 
    .A0(\thirdblock.startscreenRGB[2] ), .F0(RGB_c_2));
  thirdblock_fruit_3_SLICE_401 \thirdblock.fruit_3.SLICE_401 ( 
    .D1(\thirdblock.fruit_3.orangeRGB[3] ), 
    .C1(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .B1(\thirdblock.fruit_3.n2380 ), .A1(\thirdblock.n912 ), 
    .D0(\thirdblock.n912 ), .C0(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .B0(\thirdblock.fruit_3.n2380 ), .A0(\thirdblock.fruit_3.orangeRGB[2] ), 
    .F0(\thirdblock.fruit_3.n8199 ), .F1(\thirdblock.fruit_3.n8205 ));
  thirdblock_SLICE_405 \thirdblock.SLICE_405 ( .D1(n263), .C1(n4261), 
    .D0(\thirdblock.n254[3] ), .C0(n4261), .F0(\thirdblock.n7416 ), .F1(n7409));
  thirdblock_SLICE_406 \thirdblock.SLICE_406 ( .D1(\thirdblock.n8136 ), 
    .C1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.n2823 ), .B0(\thirdblock.n15 ), .F0(\thirdblock.n3041 ), 
    .F1(\thirdblock.game_state_0__N_65 ));
  thirdblock_SLICE_407 \thirdblock.SLICE_407 ( 
    .DI1(\thirdblock.counter_16__N_582 ), .D1(\thirdblock.counter[16] ), 
    .C1(\thirdblock.n7421 ), .B1(\thirdblock.n20 ), .A1(\thirdblock.n3041 ), 
    .D0(n4261), .C0(\thirdblock.n254[16] ), 
    .LSR(\thirdblock.counter_16__N_583 ), .CLK(clk), 
    .Q1(\thirdblock.counter[16] ), .F0(\thirdblock.n7421 ), 
    .F1(\thirdblock.counter_16__N_582 ));
  thirdblock_SLICE_410 \thirdblock.SLICE_410 ( .D1(\thirdblock.orangeRGB[2] ), 
    .C1(\thirdblock.grapefruitRGB[2] ), .B1(\thirdblock.n2367 ), 
    .A1(\thirdblock.fruit_2_type[1] ), .D0(\thirdblock.grapefruitRGB[1] ), 
    .C0(\thirdblock.orangeRGB[1] ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.n2367 ), .F0(\thirdblock.n8157 ), .F1(\thirdblock.n8163 ));
  thirdblock_SLICE_412 \thirdblock.SLICE_412 ( .D1(\thirdblock.orangeRGB[4] ), 
    .C1(\thirdblock.grapefruitRGB[4] ), .B1(\thirdblock.n2367 ), 
    .A1(\thirdblock.fruit_2_type[1] ), .D0(\thirdblock.orangeRGB[3] ), 
    .C0(\thirdblock.grapefruitRGB[3] ), .B0(\thirdblock.fruit_2_type[1] ), 
    .A0(\thirdblock.n2367 ), .F0(\thirdblock.n8169 ), .F1(\thirdblock.n8175 ));
  thirdblock_SLICE_414 \thirdblock.SLICE_414 ( 
    .D1(\thirdblock.fruit_2_row[3] ), .C1(\thirdblock.get_row_2_0__N_394 ), 
    .D0(\thirdblock.fruit_2_row[2] ), .B0(\thirdblock.get_row_2_0__N_394 ), 
    .F0(\thirdblock.get_row_2[1] ), .F1(\thirdblock.get_row_2[2] ));
  thirdblock_SLICE_416 \thirdblock.SLICE_416 ( 
    .D1(\thirdblock.fruit_2_row[5] ), .C1(\thirdblock.get_row_2_0__N_394 ), 
    .D0(\thirdblock.fruit_2_row[4] ), .B0(\thirdblock.get_row_2_0__N_394 ), 
    .F0(\thirdblock.get_row_2[3] ), .F1(\thirdblock.get_row_2[4] ));
  thirdblock_SLICE_418 \thirdblock.SLICE_418 ( 
    .D1(\thirdblock.fruit_2_col[3] ), .C1(\thirdblock.get_col_2_0__N_399 ), 
    .D0(\thirdblock.fruit_2_col[2] ), .B0(\thirdblock.get_col_2_0__N_399 ), 
    .F0(\thirdblock.get_col_2[1] ), .F1(\thirdblock.get_col_2[2] ));
  thirdblock_SLICE_420 \thirdblock.SLICE_420 ( 
    .D1(\thirdblock.fruit_2_col[5] ), .C1(\thirdblock.get_col_2_0__N_399 ), 
    .D0(\thirdblock.get_col_2_0__N_399 ), .C0(\thirdblock.fruit_2_col[4] ), 
    .F0(\thirdblock.get_col_2[3] ), .F1(\thirdblock.get_col_2[4] ));
  thirdblock_SLICE_422 \thirdblock.SLICE_422 ( 
    .D1(\thirdblock.get_row_3_0__N_564 ), .C1(\thirdblock.fruit_3_row[3] ), 
    .D0(\thirdblock.fruit_3_row[2] ), .C0(\thirdblock.get_row_3_0__N_564 ), 
    .F0(\thirdblock.get_row_3[1] ), .F1(\thirdblock.get_row_3[2] ));
  thirdblock_SLICE_424 \thirdblock.SLICE_424 ( 
    .D1(\thirdblock.get_row_3_0__N_564 ), .C1(\thirdblock.fruit_3_row[5] ), 
    .D0(\thirdblock.fruit_3_row[4] ), .C0(\thirdblock.get_row_3_0__N_564 ), 
    .F0(\thirdblock.get_row_3[3] ), .F1(\thirdblock.get_row_3[4] ));
  thirdblock_SLICE_426 \thirdblock.SLICE_426 ( 
    .D1(\thirdblock.get_col_3_0__N_569 ), .C1(\thirdblock.fruit_3_col[3] ), 
    .D0(\thirdblock.fruit_3_col[2] ), .C0(\thirdblock.get_col_3_0__N_569 ), 
    .F0(\thirdblock.get_col_3[1] ), .F1(\thirdblock.get_col_3[2] ));
  thirdblock_SLICE_428 \thirdblock.SLICE_428 ( 
    .D1(\thirdblock.get_col_3_0__N_569 ), .C1(\thirdblock.fruit_3_col[5] ), 
    .D0(\thirdblock.fruit_3_col[4] ), .C0(\thirdblock.get_col_3_0__N_569 ), 
    .F0(\thirdblock.get_col_3[3] ), .F1(\thirdblock.get_col_3[4] ));
  thirdblock_SLICE_430 \thirdblock.SLICE_430 ( 
    .D1(\thirdblock.fruit_1_row[3] ), .C1(\thirdblock.get_row_1_0__N_226 ), 
    .D0(\thirdblock.fruit_1_row[2] ), .B0(\thirdblock.get_row_1_0__N_226 ), 
    .F0(\thirdblock.get_row_1[1] ), .F1(\thirdblock.get_row_1[2] ));
  thirdblock_SLICE_432 \thirdblock.SLICE_432 ( 
    .D1(\thirdblock.fruit_1_row[5] ), .C1(\thirdblock.get_row_1_0__N_226 ), 
    .D0(\thirdblock.fruit_1_row[4] ), .B0(\thirdblock.get_row_1_0__N_226 ), 
    .F0(\thirdblock.get_row_1[3] ), .F1(\thirdblock.get_row_1[4] ));
  thirdblock_SLICE_434 \thirdblock.SLICE_434 ( 
    .D1(\thirdblock.fruit_1_col[3] ), .C1(\thirdblock.get_col_1_0__N_231 ), 
    .D0(\thirdblock.fruit_1_col[2] ), .B0(\thirdblock.get_col_1_0__N_231 ), 
    .F0(\thirdblock.get_col_1[1] ), .F1(\thirdblock.get_col_1[2] ));
  thirdblock_SLICE_436 \thirdblock.SLICE_436 ( 
    .D1(\thirdblock.fruit_1_col[5] ), .C1(\thirdblock.get_col_1_0__N_231 ), 
    .D0(\thirdblock.fruit_1_col[4] ), .B0(\thirdblock.get_col_1_0__N_231 ), 
    .F0(\thirdblock.get_col_1[3] ), .F1(\thirdblock.get_col_1[4] ));
  thirdblock_SLICE_438 \thirdblock.SLICE_438 ( 
    .D1(\thirdblock.fruit_1_tl_row[2] ), .D0(\thirdblock.fruit_1_tl_row[1] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[1] ), 
    .F1(\thirdblock.fruit_1_row_9__N_120[2] ));
  thirdblock_SLICE_439 \thirdblock.SLICE_439 ( 
    .D1(\thirdblock.fruit_1_tl_row[3] ), .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[0] ), 
    .F1(\thirdblock.fruit_1_row_9__N_120[3] ));
  thirdblock_SLICE_442 \thirdblock.SLICE_442 ( .D1(\thirdblock.game_state[1] ), 
    .B1(\thirdblock.game_state[2] ), .C0(\thirdblock.game_state[1] ), 
    .A0(\thirdblock.game_state[2] ), .F0(\thirdblock.n2290 ), 
    .F1(\thirdblock.n3113 ));
  thirdblock_SLICE_443 \thirdblock.SLICE_443 ( .DI1(\thirdblock.n8 ), 
    .D1(\thirdblock.game_state[2] ), .C1(\thirdblock.game_state[0] ), 
    .B1(\thirdblock.game_state[1] ), 
    .A1(\thirdblock.fruit_2_type_1__N_278[0] ), 
    .C0(\thirdblock.fruit_2_type_1__N_278[0] ), 
    .A0(\thirdblock.game_state[2] ), .LSR(\thirdblock.n4_adj_652 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type_1__N_278[0] ), .F0(\thirdblock.n4 ), 
    .F1(\thirdblock.n8 ));
  thirdblock_SLICE_444 \thirdblock.SLICE_444 ( 
    .DI1(\thirdblock.counter_15__N_584 ), .D1(\thirdblock.counter[15] ), 
    .C1(\thirdblock.n7420 ), .B1(\thirdblock.n20 ), .A1(\thirdblock.n3041 ), 
    .C0(\thirdblock.n254[15] ), .A0(n4261), 
    .LSR(\thirdblock.counter_15__N_585 ), .CLK(clk), 
    .Q1(\thirdblock.counter[15] ), .F0(\thirdblock.n7420 ), 
    .F1(\thirdblock.counter_15__N_584 ));
  thirdblock_SLICE_445 \thirdblock.SLICE_445 ( 
    .D1(\thirdblock.fruit_1_tl_row[4] ), .D0(\thirdblock.fruit_1_tl_row[5] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[5] ), 
    .F1(\thirdblock.fruit_1_row_9__N_120[4] ));
  thirdblock_SLICE_447 \thirdblock.SLICE_447 ( .D0(\thirdblock.n254[14] ), 
    .C0(\thirdblock.n6472 ), .B0(\thirdblock.counter[14] ), 
    .A0(\thirdblock.n17 ), .F0(\thirdblock.counter_14__N_587 ));
  thirdblock_SLICE_448 \thirdblock.SLICE_448 ( .D1(\thirdblock.n254[13] ), 
    .C1(n4261), .D0(\thirdblock.n254[14] ), .B0(n4261), 
    .F0(\thirdblock.n7357 ), .F1(\thirdblock.n7356 ));
  thirdblock_SLICE_449 \thirdblock.SLICE_449 ( 
    .D0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[7] ));
  thirdblock_SLICE_450 \thirdblock.SLICE_450 ( 
    .DI1(\thirdblock.fruit_2_type_2__N_276 ), 
    .D1(\thirdblock.fruit_2_type[2] ), .C1(\thirdblock.game_state[2] ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.game_state[0] ), 
    .D0(\thirdblock.fruit_3_type[2] ), .C0(\thirdblock.fruit_2_type[2] ), 
    .LSR(\thirdblock.fruit_2_type_2__N_277 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_type[2] ), .F0(\thirdblock.n3_adj_654 ), 
    .F1(\thirdblock.fruit_2_type_2__N_276 ));
  thirdblock_SLICE_451 \thirdblock.SLICE_451 ( 
    .D0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[6] ));
  thirdblock_SLICE_453 \thirdblock.SLICE_453 ( 
    .DI1(\thirdblock.counter_13__N_588 ), .D1(\thirdblock.n7356 ), 
    .C1(\thirdblock.counter[13] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.n254[13] ), 
    .C0(\thirdblock.n6472 ), .B0(\thirdblock.n17 ), 
    .A0(\thirdblock.counter[13] ), .LSR(\thirdblock.counter_13__N_589 ), 
    .CLK(clk), .Q1(\thirdblock.counter[13] ), 
    .F0(\thirdblock.counter_13__N_589 ), .F1(\thirdblock.counter_13__N_588 ));
  thirdblock_SLICE_455 \thirdblock.SLICE_455 ( 
    .D1(\thirdblock.fruit_1_tl_row[8] ), .D0(\thirdblock.fruit_1_tl_row[9] ), 
    .F0(\thirdblock.fruit_1_row_9__N_120[9] ), 
    .F1(\thirdblock.fruit_1_row_9__N_120[8] ));
  thirdblock_SLICE_456 \thirdblock.SLICE_456 ( 
    .D1(\thirdblock.fruit_2_tl_row[0] ), .D0(\thirdblock.fruit_1_tl_row[0] ), 
    .C0(\thirdblock.fruit_2_tl_row[0] ), .A0(\thirdblock.n2350 ), 
    .F0(\thirdblock.n2929 ), .F1(\thirdblock.fruit_2_row_9__N_288[0] ));
  thirdblock_SLICE_458 \thirdblock.SLICE_458 ( 
    .D0(\thirdblock.fruit_3_tl_row[7] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[7] ));
  thirdblock_SLICE_459 \thirdblock.SLICE_459 ( 
    .D1(\thirdblock.fruit_3_tl_row[4] ), .D0(\thirdblock.fruit_3_tl_row[6] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[6] ), 
    .F1(\thirdblock.fruit_3_row_9__N_458[4] ));
  thirdblock_SLICE_460 \thirdblock.SLICE_460 ( 
    .DI1(\thirdblock.counter_12__N_590 ), .D1(\thirdblock.counter[12] ), 
    .C1(\thirdblock.n7355 ), .B1(\thirdblock.n20 ), .A1(\thirdblock.n3041 ), 
    .D0(\thirdblock.n254[12] ), .C0(\thirdblock.n6472 ), .B0(\thirdblock.n17 ), 
    .A0(\thirdblock.counter[12] ), .LSR(\thirdblock.counter_12__N_591 ), 
    .CLK(clk), .Q1(\thirdblock.counter[12] ), 
    .F0(\thirdblock.counter_12__N_591 ), .F1(\thirdblock.counter_12__N_590 ));
  thirdblock_SLICE_461 \thirdblock.SLICE_461 ( 
    .D0(\thirdblock.fruit_3_tl_col[3] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[3] ));
  thirdblock_SLICE_462 \thirdblock.SLICE_462 ( .D1(\thirdblock.n254[11] ), 
    .C1(n4261), .D0(\thirdblock.n254[12] ), .B0(n4261), 
    .F0(\thirdblock.n7355 ), .F1(\thirdblock.n7354 ));
  thirdblock_SLICE_463 \thirdblock.SLICE_463 ( 
    .D0(\thirdblock.fruit_3_tl_col[2] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[2] ));
  thirdblock_SLICE_464 \thirdblock.SLICE_464 ( 
    .DI1(\thirdblock.counter_11__N_592 ), .D1(\thirdblock.n7354 ), 
    .C1(\thirdblock.counter[11] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[11] ), 
    .C0(\thirdblock.n254[11] ), .B0(\thirdblock.n17 ), .A0(\thirdblock.n6472 ), 
    .LSR(\thirdblock.counter_11__N_593 ), .CLK(clk), 
    .Q1(\thirdblock.counter[11] ), .F0(\thirdblock.counter_11__N_593 ), 
    .F1(\thirdblock.counter_11__N_592 ));
  thirdblock_SLICE_466 \thirdblock.SLICE_466 ( 
    .D1(\thirdblock.fruit_3_tl_row[8] ), .D0(\thirdblock.fruit_3_tl_row[9] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[9] ), 
    .F1(\thirdblock.fruit_3_row_9__N_458[8] ));
  thirdblock_SLICE_468 \thirdblock.SLICE_468 ( 
    .DI1(\thirdblock.counter_10__N_594 ), .D1(\thirdblock.n7417 ), 
    .C1(\thirdblock.counter[10] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.n254[10] ), 
    .C0(\thirdblock.n6472 ), .B0(\thirdblock.n17 ), 
    .A0(\thirdblock.counter[10] ), .LSR(\thirdblock.counter_10__N_595 ), 
    .CLK(clk), .Q1(\thirdblock.counter[10] ), 
    .F0(\thirdblock.counter_10__N_595 ), .F1(\thirdblock.counter_10__N_594 ));
  thirdblock_SLICE_469 \thirdblock.SLICE_469 ( .D1(\thirdblock.n254[9] ), 
    .C1(n4261), .D0(\thirdblock.n254[10] ), .B0(n4261), 
    .F0(\thirdblock.n7417 ), .F1(\thirdblock.n7422 ));
  thirdblock_SLICE_470 \thirdblock.SLICE_470 ( 
    .D0(\thirdblock.fruit_3_tl_col[5] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[5] ));
  thirdblock_SLICE_471 \thirdblock.SLICE_471 ( 
    .C0(\thirdblock.fruit_3_tl_col[4] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[4] ));
  thirdblock_SLICE_472 \thirdblock.SLICE_472 ( 
    .C0(\thirdblock.fruit_3_tl_col[7] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[7] ));
  thirdblock_SLICE_473 \thirdblock.SLICE_473 ( 
    .DI1(\thirdblock.fruit_3_tl_col_6__N_426 ), 
    .D1(\thirdblock.fruit_2_tl_col[6] ), .C1(\thirdblock.fruit_1_tl_col[6] ), 
    .B1(\thirdblock.n559 ), .D0(\thirdblock.fruit_3_tl_col[6] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), 
    .LSR(\thirdblock.fruit_3_tl_col_6__N_428 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_tl_col[6] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[6] ), 
    .F1(\thirdblock.fruit_3_tl_col_6__N_426 ));
  thirdblock_SLICE_475 \thirdblock.SLICE_475 ( 
    .C1(\thirdblock.fruit_3_tl_col[0] ), .D0(\thirdblock.fruit_3_tl_col[9] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[9] ), 
    .F1(\thirdblock.fruit_3_col_9__N_510[0] ));
  thirdblock_SLICE_476 \thirdblock.SLICE_476 ( 
    .D0(\thirdblock.fruit_3_tl_col[8] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[8] ));
  thirdblock_SLICE_477 \thirdblock.SLICE_477 ( 
    .DI1(\thirdblock.counter_9__N_596 ), .D1(\thirdblock.n7422 ), 
    .C1(\thirdblock.counter[9] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[9] ), 
    .C0(\thirdblock.n254[9] ), .B0(\thirdblock.n17 ), .A0(\thirdblock.n6472 ), 
    .LSR(\thirdblock.counter_9__N_597 ), .CLK(clk), 
    .Q1(\thirdblock.counter[9] ), .F0(\thirdblock.counter_9__N_597 ), 
    .F1(\thirdblock.counter_9__N_596 ));
  thirdblock_SLICE_479 \thirdblock.SLICE_479 ( 
    .D1(\thirdblock.fruit_3_tl_row[3] ), .D0(\thirdblock.fruit_3_tl_row[1] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[1] ), 
    .F1(\thirdblock.fruit_3_row_9__N_458[3] ));
  thirdblock_SLICE_481 \thirdblock.SLICE_481 ( 
    .DI1(\thirdblock.game_state_0__N_64[0] ), .D1(\thirdblock.n31_adj_665 ), 
    .C1(\thirdblock.n7361 ), .B1(\thirdblock.n3113 ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.n5_adj_648 ), 
    .C0(\thirdblock.n902 ), .B0(\thirdblock.n969 ), 
    .A0(\thirdblock.game_state[0] ), .CE(\thirdblock.game_state_0__N_65 ), 
    .CLK(clk), .Q1(\thirdblock.game_state[0] ), .F0(\thirdblock.n7361 ), 
    .F1(\thirdblock.game_state_0__N_64[0] ));
  thirdblock_SLICE_482 \thirdblock.SLICE_482 ( 
    .C1(\thirdblock.fruit_3_tl_row[2] ), .D0(\thirdblock.fruit_3_tl_row[0] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[0] ), 
    .F1(\thirdblock.fruit_3_row_9__N_458[2] ));
  thirdblock_SLICE_485 \thirdblock.SLICE_485 ( 
    .D0(\thirdblock.fruit_3_tl_row[5] ), 
    .F0(\thirdblock.fruit_3_row_9__N_458[5] ));
  thirdblock_SLICE_487 \thirdblock.SLICE_487 ( 
    .DI1(\thirdblock.counter_8__N_598 ), .D1(n7409), 
    .C1(\thirdblock.counter[8] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(n263), .C0(\thirdblock.n6472 ), 
    .B0(\thirdblock.counter[8] ), .A0(\thirdblock.n17 ), 
    .LSR(\thirdblock.counter_8__N_599 ), .CLK(clk), 
    .Q1(\thirdblock.counter[8] ), .F0(\thirdblock.counter_8__N_599 ), 
    .F1(\thirdblock.counter_8__N_598 ));
  thirdblock_SLICE_488 \thirdblock.SLICE_488 ( 
    .DI1(\thirdblock.counter_7__N_600 ), .D1(\thirdblock.n7419 ), 
    .C1(\thirdblock.counter[7] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.n254[7] ), 
    .C0(\thirdblock.n6472 ), .B0(\thirdblock.n17 ), 
    .A0(\thirdblock.counter[7] ), .LSR(\thirdblock.counter_7__N_601 ), 
    .CLK(clk), .Q1(\thirdblock.counter[7] ), 
    .F0(\thirdblock.counter_7__N_601 ), .F1(\thirdblock.counter_7__N_600 ));
  thirdblock_SLICE_489 \thirdblock.SLICE_489 ( .D1(\thirdblock.n254[5] ), 
    .C1(n4261), .D0(\thirdblock.n254[7] ), .B0(n4261), .F0(\thirdblock.n7419 ), 
    .F1(\thirdblock.n7418 ));
  thirdblock_SLICE_490 \thirdblock.SLICE_490 ( 
    .DI1(\thirdblock.counter_6__N_602 ), .D1(n7408), 
    .C1(\thirdblock.counter[6] ), .B1(\thirdblock.n3041 ), 
    .A1(\thirdblock.n20 ), .D0(n265), .C0(\thirdblock.n6652 ), 
    .B0(\thirdblock.n17 ), .A0(\thirdblock.counter[6] ), 
    .LSR(\thirdblock.counter_6__N_603 ), .CLK(clk), 
    .Q1(\thirdblock.counter[6] ), .F0(\thirdblock.counter_6__N_603 ), 
    .F1(\thirdblock.counter_6__N_602 ));
  thirdblock_SLICE_491 \thirdblock.SLICE_491 ( 
    .DI1(\thirdblock.counter_5__N_604 ), .D1(\thirdblock.n7418 ), 
    .C1(\thirdblock.counter[5] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.n254[5] ), 
    .C0(\thirdblock.n6652 ), .B0(\thirdblock.counter[5] ), 
    .A0(\thirdblock.n17 ), .LSR(\thirdblock.counter_5__N_605 ), .CLK(clk), 
    .Q1(\thirdblock.counter[5] ), .F0(\thirdblock.counter_5__N_605 ), 
    .F1(\thirdblock.counter_5__N_604 ));
  thirdblock_SLICE_493 \thirdblock.SLICE_493 ( .D1(\thirdblock.n6114 ), 
    .C1(\thirdblock.n546 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[0] ), .D0(\thirdblock.game_state[0] ), 
    .C0(\thirdblock.game_state[2] ), .F0(\thirdblock.n6649 ), 
    .F1(\thirdblock.n6976 ));
  thirdblock_SLICE_494 \thirdblock.SLICE_494 ( 
    .DI1(\thirdblock.counter_4__N_606 ), .D1(\thirdblock.n7353 ), 
    .C1(\thirdblock.counter[4] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[4] ), 
    .C0(\thirdblock.n17 ), .B0(\thirdblock.n254[4] ), .A0(\thirdblock.n6652 ), 
    .LSR(\thirdblock.counter_4__N_607 ), .CLK(clk), 
    .Q1(\thirdblock.counter[4] ), .F0(\thirdblock.counter_4__N_607 ), 
    .F1(\thirdblock.counter_4__N_606 ));
  thirdblock_SLICE_496 \thirdblock.SLICE_496 ( .D1(n4261), 
    .B1(\thirdblock.n254[1] ), .D0(\thirdblock.n254[4] ), .C0(n4261), 
    .F0(\thirdblock.n7353 ), .F1(\thirdblock.n7352 ));
  thirdblock_SLICE_497 \thirdblock.SLICE_497 ( 
    .DI1(\thirdblock.counter_3__N_608 ), .D1(\thirdblock.n3041 ), 
    .C1(\thirdblock.counter[3] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n7416 ), .D0(\thirdblock.counter[3] ), 
    .C0(\thirdblock.n17 ), .B0(\thirdblock.n254[3] ), .A0(\thirdblock.n6652 ), 
    .LSR(\thirdblock.counter_3__N_609 ), .CLK(clk), 
    .Q1(\thirdblock.counter[3] ), .F0(\thirdblock.counter_3__N_609 ), 
    .F1(\thirdblock.counter_3__N_608 ));
  thirdblock_SLICE_498 \thirdblock.SLICE_498 ( 
    .DI1(\thirdblock.counter_2__N_610 ), .D1(n7407), 
    .C1(\thirdblock.counter[2] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[2] ), .C0(n269), 
    .B0(\thirdblock.n17 ), .A0(\thirdblock.n6652 ), 
    .LSR(\thirdblock.counter_2__N_611 ), .CLK(clk), 
    .Q1(\thirdblock.counter[2] ), .F0(\thirdblock.counter_2__N_611 ), 
    .F1(\thirdblock.counter_2__N_610 ));
  thirdblock_SLICE_499 \thirdblock.SLICE_499 ( 
    .DI1(\thirdblock.counter_1__N_612 ), .D1(\thirdblock.n7352 ), 
    .C1(\thirdblock.counter[1] ), .B1(\thirdblock.n20 ), 
    .A1(\thirdblock.n3041 ), .D0(\thirdblock.counter[1] ), 
    .C0(\thirdblock.n17 ), .B0(\thirdblock.n254[1] ), .A0(\thirdblock.n6652 ), 
    .LSR(\thirdblock.counter_1__N_613 ), .CLK(clk), 
    .Q1(\thirdblock.counter[1] ), .F0(\thirdblock.counter_1__N_613 ), 
    .F1(\thirdblock.counter_1__N_612 ));
  thirdblock_SLICE_501 \thirdblock.SLICE_501 ( 
    .DI1(\thirdblock.fruit_3_tl_col_9__N_420[9] ), 
    .D1(\thirdblock.game_state[2] ), .C1(\thirdblock.n590 ), 
    .B1(\thirdblock.game_state[1] ), .A1(\thirdblock.n1691 ), 
    .D0(\thirdblock.fruit_2_tl_col[9] ), .C0(\thirdblock.n559 ), 
    .B0(\thirdblock.fruit_1_tl_col[9] ), 
    .CE(\thirdblock.fruit_3_tl_col_0__N_440 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_3_tl_col[9] ), .F0(\thirdblock.n590 ), 
    .F1(\thirdblock.fruit_3_tl_col_9__N_420[9] ));
  thirdblock_SLICE_502 \thirdblock.SLICE_502 ( 
    .C1(\thirdblock.fruit_1_tl_col[8] ), .C0(\thirdblock.fruit_2_tl_col[8] ), 
    .B0(\thirdblock.fruit_1_tl_col[8] ), .A0(\thirdblock.n559 ), 
    .F0(\thirdblock.n589 ), .F1(\thirdblock.fruit_1_col_9__N_172[8] ));
  thirdblock_SLICE_503 \thirdblock.SLICE_503 ( 
    .C1(\thirdblock.fruit_2_tl_col[7] ), .D0(\thirdblock.fruit_2_tl_col[7] ), 
    .C0(\thirdblock.n559 ), .B0(\thirdblock.fruit_1_tl_col[7] ), 
    .F0(\thirdblock.n588 ), .F1(\thirdblock.fruit_2_col_9__N_340[7] ));
  thirdblock_SLICE_504 \thirdblock.SLICE_504 ( 
    .D1(\thirdblock.fruit_2_tl_col[5] ), .D0(\thirdblock.fruit_1_tl_col[5] ), 
    .C0(\thirdblock.fruit_2_tl_col[5] ), .B0(\thirdblock.n559 ), 
    .F0(\thirdblock.n586 ), .F1(\thirdblock.fruit_2_col_9__N_340[5] ));
  thirdblock_SLICE_505 \thirdblock.SLICE_505 ( 
    .D0(\thirdblock.fruit_2_tl_col[1] ), 
    .F0(\thirdblock.fruit_2_col_9__N_340[1] ));
  thirdblock_SLICE_507 \thirdblock.SLICE_507 ( 
    .D1(\thirdblock.fruit_2_tl_col[4] ), .D0(\thirdblock.fruit_1_tl_col[4] ), 
    .C0(\thirdblock.fruit_2_tl_col[4] ), .B0(\thirdblock.n559 ), 
    .F0(\thirdblock.n585 ), .F1(\thirdblock.fruit_2_col_9__N_340[4] ));
  thirdblock_SLICE_508 \thirdblock.SLICE_508 ( 
    .D1(\thirdblock.fruit_2_tl_col[3] ), .D0(\thirdblock.fruit_1_tl_col[3] ), 
    .C0(\thirdblock.fruit_2_tl_col[3] ), .B0(\thirdblock.n559 ), 
    .F0(\thirdblock.n584 ), .F1(\thirdblock.fruit_2_col_9__N_340[3] ));
  thirdblock_SLICE_509 \thirdblock.SLICE_509 ( 
    .D1(\thirdblock.fruit_1_tl_col[0] ), .D0(\thirdblock.fruit_2_tl_col[0] ), 
    .F0(\thirdblock.fruit_2_col_9__N_340[0] ), 
    .F1(\thirdblock.fruit_1_col_9__N_172[0] ));
  thirdblock_SLICE_510 \thirdblock.SLICE_510 ( 
    .D1(\thirdblock.fruit_2_tl_row[2] ), .C1(\thirdblock.fruit_1_tl_row[2] ), 
    .B1(\thirdblock.n2348 ), .A1(\thirdblock.n2350 ), .D0(\thirdblock.n2335 ), 
    .C0(\thirdblock.fruit_2_tl_row[2] ), .B0(\thirdblock.fruit_1_tl_row[2] ), 
    .F0(\thirdblock.n5327 ), .F1(\thirdblock.n8241 ));
  thirdblock_SLICE_511 \thirdblock.SLICE_511 ( .D1(\thirdblock.n2350 ), 
    .C1(\thirdblock.fruit_1_tl_row[1] ), .B1(\thirdblock.fruit_2_tl_row[1] ), 
    .D0(\thirdblock.n2335 ), .C0(\thirdblock.fruit_2_tl_row[1] ), 
    .B0(\thirdblock.fruit_1_tl_row[1] ), .F0(\thirdblock.n5329 ), 
    .F1(\thirdblock.n2952 ));
  thirdblock_SLICE_512 \thirdblock.SLICE_512 ( 
    .D1(\thirdblock.fruit_2_tl_col[2] ), .D0(\thirdblock.fruit_1_tl_col[2] ), 
    .C0(\thirdblock.fruit_2_tl_col[2] ), .B0(\thirdblock.n559 ), 
    .F0(\thirdblock.n583 ), .F1(\thirdblock.fruit_2_col_9__N_340[2] ));
  thirdblock_SLICE_513 \thirdblock.SLICE_513 ( 
    .D1(\thirdblock.fruit_1_tl_col[1] ), .D0(\thirdblock.fruit_2_tl_col[1] ), 
    .C0(\thirdblock.fruit_1_tl_col[1] ), .A0(\thirdblock.n559 ), 
    .F0(\thirdblock.n582 ), .F1(\thirdblock.fruit_1_col_9__N_172[1] ));
  thirdblock_SLICE_516 \thirdblock.SLICE_516 ( 
    .D1(\thirdblock.fruit_2_tl_row[4] ), .D0(\thirdblock.n2335 ), 
    .C0(\thirdblock.fruit_2_tl_row[4] ), .B0(\thirdblock.fruit_1_tl_row[4] ), 
    .F0(\thirdblock.n5323 ), .F1(\thirdblock.fruit_2_row_9__N_288[4] ));
  thirdblock_SLICE_517 \thirdblock.SLICE_517 ( 
    .D1(\thirdblock.fruit_1_tl_row[8] ), .C1(\thirdblock.n2335 ), 
    .B1(\thirdblock.fruit_2_tl_row[8] ), .D0(\thirdblock.fruit_1_tl_row[8] ), 
    .C0(\thirdblock.fruit_2_tl_row[8] ), .A0(\thirdblock.n2350 ), 
    .F0(\thirdblock.n2958 ), .F1(\thirdblock.n5315 ));
  thirdblock_SLICE_518 \thirdblock.SLICE_518 ( 
    .D1(\thirdblock.fruit_2_tl_row[3] ), .D0(\thirdblock.n2335 ), 
    .C0(\thirdblock.fruit_2_tl_row[3] ), .B0(\thirdblock.fruit_1_tl_row[3] ), 
    .F0(\thirdblock.n5325 ), .F1(\thirdblock.fruit_2_row_9__N_288[3] ));
  thirdblock_SLICE_520 \thirdblock.SLICE_520 ( 
    .D1(\thirdblock.fruit_1_tl_row[6] ), .C1(\thirdblock.n2335 ), 
    .B1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.fruit_2_tl_row[6] ), 
    .C0(\thirdblock.n2350 ), .A0(\thirdblock.fruit_1_tl_row[6] ), 
    .F0(\thirdblock.n2964 ), .F1(\thirdblock.n5319 ));
  thirdblock_SLICE_526 \thirdblock.SLICE_526 ( 
    .D1(\thirdblock.fruit_1_tl_row[9] ), .C1(\thirdblock.n2335 ), 
    .B1(\thirdblock.fruit_2_tl_row[9] ), .D0(\thirdblock.n2348 ), 
    .C0(\thirdblock.n2350 ), .B0(\thirdblock.fruit_2_tl_row[9] ), 
    .A0(\thirdblock.fruit_1_tl_row[9] ), .F0(\thirdblock.n8235 ), 
    .F1(\thirdblock.n5313 ));
  thirdblock_SLICE_527 \thirdblock.SLICE_527 ( 
    .DI1(\thirdblock.fruit_1_tl_col[6].sig_000.FeedThruLUT ), 
    .D1(\thirdblock.fruit_1_tl_col[6] ), .D0(\thirdblock.fruit_2_tl_col[6] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), 
    .LSR(\thirdblock.fruit_2_tl_col_6__N_263 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[6] ), 
    .F0(\thirdblock.fruit_2_col_9__N_340[6] ), 
    .F1(\thirdblock.fruit_1_tl_col[6].sig_000.FeedThruLUT ));
  thirdblock_SLICE_528 \thirdblock.SLICE_528 ( .D1(\thirdblock.n2350 ), 
    .C1(\thirdblock.n2348 ), .B1(\thirdblock.fruit_2_tl_row[3] ), 
    .A1(\thirdblock.fruit_1_tl_row[3] ), .D0(\thirdblock.fruit_2_tl_row[5] ), 
    .C0(\thirdblock.n2350 ), .B0(\thirdblock.n2348 ), 
    .A0(\thirdblock.fruit_1_tl_row[5] ), .F0(\thirdblock.n8229 ), 
    .F1(\thirdblock.n8223 ));
  thirdblock_SLICE_531 \thirdblock.SLICE_531 ( 
    .D1(\thirdblock.fruit_2_tl_row[5] ), .D0(\thirdblock.fruit_1_tl_row[5] ), 
    .C0(\thirdblock.n2335 ), .A0(\thirdblock.fruit_2_tl_row[5] ), 
    .F0(\thirdblock.n5321 ), .F1(\thirdblock.fruit_2_row_9__N_288[5] ));
  thirdblock_SLICE_532 \thirdblock.SLICE_532 ( 
    .DI1(\thirdblock.fruit_2_tl_col_9__N_256[9] ), .D1(\thirdblock.n1472 ), 
    .C1(\thirdblock.n7396 ), .B1(\thirdblock.game_state[2] ), 
    .A1(\thirdblock.game_state[1] ), .D0(\thirdblock.n606 ), 
    .C0(\thirdblock.fruit_1_tl_col[9] ), .B0(\thirdblock.game_state[1] ), 
    .CE(\thirdblock.fruit_2_tl_col_0__N_275 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_2_tl_col[9] ), .F0(\thirdblock.n7396 ), 
    .F1(\thirdblock.fruit_2_tl_col_9__N_256[9] ));
  thirdblock_SLICE_534 \thirdblock.SLICE_534 ( .D1(\thirdblock.n606 ), 
    .C1(\thirdblock.fruit_1_tl_col[3] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_1_tl_col[2] ), .C0(\thirdblock.n606 ), 
    .B0(\thirdblock.game_state[1] ), .F0(\thirdblock.n7385 ), 
    .F1(\thirdblock.n7387 ));
  thirdblock_SLICE_536 \thirdblock.SLICE_536 ( .D1(\thirdblock.n606 ), 
    .C1(\thirdblock.fruit_1_tl_col[5] ), .A1(\thirdblock.game_state[1] ), 
    .D0(\thirdblock.fruit_1_tl_col[4] ), .C0(\thirdblock.n606 ), 
    .B0(\thirdblock.game_state[1] ), .F0(\thirdblock.n7389 ), 
    .F1(\thirdblock.n7391 ));
  thirdblock_SLICE_539 \thirdblock.SLICE_539 ( 
    .D1(\thirdblock.fruit_2_tl_row[7] ), .D0(\thirdblock.fruit_2_tl_row[7] ), 
    .C0(\thirdblock.n2335 ), .A0(\thirdblock.fruit_1_tl_row[7] ), 
    .F0(\thirdblock.n5317 ), .F1(\thirdblock.fruit_2_row_9__N_288[7] ));
  thirdblock_SLICE_540 \thirdblock.SLICE_540 ( 
    .D1(\thirdblock.fruit_1_tl_col[6] ), .D0(\thirdblock.fruit_2_tl_col[9] ), 
    .F0(\thirdblock.fruit_2_col_9__N_340[9] ), 
    .F1(\thirdblock.fruit_1_col_6__N_190 ));
  thirdblock_SLICE_541 \thirdblock.SLICE_541 ( 
    .D0(\thirdblock.fruit_2_tl_col[8] ), 
    .F0(\thirdblock.fruit_2_col_9__N_340[8] ));
  thirdblock_SLICE_542 \thirdblock.SLICE_542 ( 
    .C0(\thirdblock.fruit_2_tl_row[1] ), 
    .F0(\thirdblock.fruit_2_row_9__N_288[1] ));
  thirdblock_SLICE_546 \thirdblock.SLICE_546 ( 
    .D1(\thirdblock.fruit_2_tl_row[6] ), .D0(\thirdblock.fruit_2_tl_row[2] ), 
    .F0(\thirdblock.fruit_2_row_9__N_288[2] ), 
    .F1(\thirdblock.fruit_2_row_9__N_288[6] ));
  thirdblock_SLICE_555 \thirdblock.SLICE_555 ( 
    .D0(\thirdblock.fruit_3_tl_col[1] ), 
    .F0(\thirdblock.fruit_3_col_9__N_510[1] ));
  thirdblock_SLICE_557 \thirdblock.SLICE_557 ( 
    .D0(\thirdblock.fruit_2_tl_row[9] ), 
    .F0(\thirdblock.fruit_2_row_9__N_288[9] ));
  thirdblock_SLICE_559 \thirdblock.SLICE_559 ( 
    .D0(\thirdblock.fruit_2_tl_row[8] ), 
    .F0(\thirdblock.fruit_2_row_9__N_288[8] ));
  thirdblock_SLICE_562 \thirdblock.SLICE_562 ( 
    .C1(\thirdblock.fruit_1_tl_col[4] ), .C0(\thirdblock.fruit_1_tl_col[3] ), 
    .F0(\thirdblock.fruit_1_col_9__N_172[3] ), 
    .F1(\thirdblock.fruit_1_col_9__N_172[4] ));
  thirdblock_SLICE_563 \thirdblock.SLICE_563 ( 
    .D1(\thirdblock.fruit_1_tl_col[5] ), .C0(\thirdblock.fruit_1_tl_col[2] ), 
    .F0(\thirdblock.fruit_1_col_9__N_172[2] ), 
    .F1(\thirdblock.fruit_1_col_9__N_172[5] ));
  thirdblock_SLICE_566 \thirdblock.SLICE_566 ( 
    .D0(\thirdblock.fruit_1_tl_col[7] ), 
    .F0(\thirdblock.fruit_1_col_9__N_172[7] ));
  thirdblock_SLICE_568 \thirdblock.SLICE_568 ( 
    .DI1(\thirdblock.fruit_1_tl_col_9__N_95[9] ), 
    .D1(\thirdblock.fruit_1_tl_col_6__N_101[10] ), 
    .C1(\thirdblock.game_state[2] ), .B1(\thirdblock.n867 ), 
    .D0(\thirdblock.fruit_1_tl_col[9] ), 
    .CE(\thirdblock.fruit_1_tl_col_0__N_117 ), .CLK(clk), 
    .Q1(\thirdblock.fruit_1_tl_col[9] ), 
    .F0(\thirdblock.fruit_1_col_9__N_172[9] ), 
    .F1(\thirdblock.fruit_1_tl_col_9__N_95[9] ));
  secondblock_SLICE_570 \secondblock.SLICE_570 ( .D0(\row[8] ), .C0(\row[4] ), 
    .F0(n2816));
  nesblock_SLICE_572 \nesblock.SLICE_572 ( .D1(n4261), .C1(n269), .D0(n265), 
    .C0(n4261), .F0(n7408), .F1(n7407));
  RGB_pad_4__SLICE_574 \RGB_pad[4].SLICE_574 ( .F0(\RGB_pad[4].vcc ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0_4 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.orangeRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[4] ));
  thirdblock_fruit_3_orange_get_col_3_0__I_0 
    \thirdblock.fruit_3.orange.get_col_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.orangeRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.orangeRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.orangeRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.orangeRGB[0] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[4] ));
  thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 
    \thirdblock.fruit_3.grapefruit.get_col_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_3[4] ), .RADDR8(\thirdblock.get_row_3[3] ), 
    .RADDR7(\thirdblock.get_row_3[2] ), .RADDR6(\thirdblock.get_row_3[1] ), 
    .RADDR5(\thirdblock.get_row_3[0] ), .RADDR4(\thirdblock.get_col_3[4] ), 
    .RADDR3(\thirdblock.get_col_3[3] ), .RADDR2(\thirdblock.get_col_3[2] ), 
    .RADDR1(\thirdblock.get_col_3[1] ), .RADDR0(\thirdblock.get_col_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.grapefruitRGB[0] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[4] ));
  thirdblock_fruit_3_cherry_get_row_3_0__I_0 
    \thirdblock.fruit_3.cherry.get_row_3_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.watermelonRGB[0] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_3.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[4] ));
  thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 
    \thirdblock.fruit_3.blueberry.get_row_3_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_3[4] ), .RADDR8(\thirdblock.get_col_3[3] ), 
    .RADDR7(\thirdblock.get_col_3[2] ), .RADDR6(\thirdblock.get_col_3[1] ), 
    .RADDR5(\thirdblock.get_col_3[0] ), .RADDR4(\thirdblock.get_row_3[4] ), 
    .RADDR3(\thirdblock.get_row_3[3] ), .RADDR2(\thirdblock.get_row_3[2] ), 
    .RADDR1(\thirdblock.get_row_3[1] ), .RADDR0(\thirdblock.get_row_3[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_3.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.fruit_3.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.fruit_3.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.fruit_3.blueberryRGB[0] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0_4 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.orangeRGB[5] ), 
    .RDATA1(\thirdblock.orangeRGB[4] ));
  thirdblock_fruit_2_orange_get_col_2_0__I_0 
    \thirdblock.fruit_2.orange.get_col_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.orangeRGB[3] ), 
    .RDATA9(\thirdblock.orangeRGB[2] ), .RDATA5(\thirdblock.orangeRGB[1] ), 
    .RDATA1(\thirdblock.orangeRGB[0] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.grapefruitRGB[5] ), 
    .RDATA1(\thirdblock.grapefruitRGB[4] ));
  thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 
    \thirdblock.fruit_2.grapefruit.get_col_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_row_2[4] ), .RADDR8(\thirdblock.get_row_2[3] ), 
    .RADDR7(\thirdblock.get_row_2[2] ), .RADDR6(\thirdblock.get_row_2[1] ), 
    .RADDR5(\thirdblock.get_row_2[0] ), .RADDR4(\thirdblock.get_col_2[4] ), 
    .RADDR3(\thirdblock.get_col_2[3] ), .RADDR2(\thirdblock.get_col_2[2] ), 
    .RADDR1(\thirdblock.get_col_2[1] ), .RADDR0(\thirdblock.get_col_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.grapefruitRGB[3] ), 
    .RDATA9(\thirdblock.grapefruitRGB[2] ), 
    .RDATA5(\thirdblock.grapefruitRGB[1] ), 
    .RDATA1(\thirdblock.grapefruitRGB[0] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0_4 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.watermelonRGB[4] ));
  thirdblock_fruit_2_cherry_get_row_2_0__I_0 
    \thirdblock.fruit_2.cherry.get_row_2_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.watermelonRGB[0] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_3 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.blueberryRGB[3] ), 
    .RDATA9(\thirdblock.blueberryRGB[2] ), 
    .RDATA5(\thirdblock.blueberryRGB[1] ), 
    .RDATA1(\thirdblock.blueberryRGB[0] ));
  thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 
    \thirdblock.fruit_2.blueberry.get_row_2_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_2[4] ), .RADDR8(\thirdblock.get_col_2[3] ), 
    .RADDR7(\thirdblock.get_col_2[2] ), .RADDR6(\thirdblock.get_col_2[1] ), 
    .RADDR5(\thirdblock.get_col_2[0] ), .RADDR4(\thirdblock.get_row_2[4] ), 
    .RADDR3(\thirdblock.get_row_2[3] ), .RADDR2(\thirdblock.get_row_2[2] ), 
    .RADDR1(\thirdblock.get_row_2[1] ), .RADDR0(\thirdblock.get_row_2[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.blueberryRGB[5] ), 
    .RDATA1(\thirdblock.blueberryRGB[4] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA13(\thirdblock.fruit_1.watermelonRGB[3] ), 
    .RDATA9(\thirdblock.fruit_1.watermelonRGB[2] ), 
    .RDATA5(\thirdblock.fruit_1.watermelonRGB[1] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[0] ));
  thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 
    \thirdblock.fruit_1.cherry.get_row_1_0__I_0_2 ( 
    .RADDR9(\thirdblock.get_col_1[4] ), .RADDR8(\thirdblock.get_col_1[3] ), 
    .RADDR7(\thirdblock.get_col_1[2] ), .RADDR6(\thirdblock.get_col_1[1] ), 
    .RADDR5(\thirdblock.get_col_1[0] ), .RADDR4(\thirdblock.get_row_1[4] ), 
    .RADDR3(\thirdblock.get_row_1[3] ), .RADDR2(\thirdblock.get_row_1[2] ), 
    .RADDR1(\thirdblock.get_row_1[1] ), .RADDR0(\thirdblock.get_row_1[0] ), 
    .RCLKE(\RGB_pad[4].vcc ), .RCLK(clk), .RE(\RGB_pad[4].vcc ), 
    .WCLKE(\RGB_pad[4].vcc ), .RDATA5(\thirdblock.fruit_1.watermelonRGB[5] ), 
    .RDATA1(\thirdblock.fruit_1.watermelonRGB[4] ));
  firstblock_lscc_pll_inst_u_PLL_B \firstblock.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(external_osc_c), 
    .FEEDBACK(\firstblock.lscc_pll_inst.feedback_w ), 
    .RESET_N(\RGB_pad[4].vcc ), 
    .INTFBOUT(\firstblock.lscc_pll_inst.feedback_w ), .OUTCORE(ext_osc_test_c), 
    .OUTGLOBAL(clk));
  nesblock_instanceshift_data_c_I_0 \nesblock.instanceshift.data_c_I_0 ( 
    .PADDI(data_c), .INCLK(CTRLclk_c), .DI0(\nesblock.result[0] ));
  nesblock_instanceosc \nesblock.instanceosc ( .CLKHFPU(\RGB_pad[4].vcc ), 
    .CLKHFEN(\RGB_pad[4].vcc ), .CLKHF(\nesblock.clk ));
  RGB_4_ \RGB[4]_I ( .PADDO(RGB_c_4), .RGB4(RGB[4]));
  data data_I( .PADDI(data_c), .data(data));
  external_osc external_osc_I( .PADDI(external_osc_c), 
    .external_osc(external_osc));
  led led_I( .PADDO(led_c), .led(led));
  buttonout_0_ \buttonout[0]_I ( .PADDO(buttonout_c_0), 
    .buttonout0(buttonout[0]));
  buttonout_1_ \buttonout[1]_I ( .PADDO(buttonout_c_1), 
    .buttonout1(buttonout[1]));
  buttonout_2_ \buttonout[2]_I ( .PADDO(buttonout_c_2), 
    .buttonout2(buttonout[2]));
  buttonout_3_ \buttonout[3]_I ( .PADDO(buttonout_c_3), 
    .buttonout3(buttonout[3]));
  buttonout_4_ \buttonout[4]_I ( .PADDO(buttonout_c_4), 
    .buttonout4(buttonout[4]));
  buttonout_5_ \buttonout[5]_I ( .PADDO(buttonout_c_5), 
    .buttonout5(buttonout[5]));
  buttonout_6_ \buttonout[6]_I ( .PADDO(buttonout_c_6), 
    .buttonout6(buttonout[6]));
  buttonout_7_ \buttonout[7]_I ( .PADDO(buttonout_c_7), 
    .buttonout7(buttonout[7]));
  latch latch_I( .PADDO(latch_c), .latch(latch));
  NESclk NESclk_I( .PADDO(NESclk_c), .NESclk(NESclk));
  CTRLclk CTRLclk_I( .PADDO(CTRLclk_c), .CTRLclk(CTRLclk));
  ext_osc_test ext_osc_test_I( .PADDO(ext_osc_test_c), 
    .ext_osc_test(ext_osc_test));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  RGB_0_ \RGB[0]_I ( .PADDO(RGB_c_0), .RGB0(RGB[0]));
  RGB_1_ \RGB[1]_I ( .PADDO(RGB_c_1), .RGB1(RGB[1]));
  RGB_2_ \RGB[2]_I ( .PADDO(RGB_c_2), .RGB2(RGB[2]));
  RGB_3_ \RGB[3]_I ( .PADDO(RGB_c_3), .RGB3(RGB[3]));
  RGB_5_ \RGB[5]_I ( .PADDO(RGB_c_5), .RGB5(RGB[5]));
endmodule

module thirdblock_SLICE_0 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_70_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module thirdblock_SLICE_1 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_2 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_3 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_4 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_5 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_70_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_32 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_6 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_41_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module thirdblock_SLICE_7 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output 
    Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_70_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_33 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_8 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_9 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_10 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_17 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_11 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_12 ( input D1, D0, C0, B0, CIN0, CIN1, output F0, 
    COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_4076_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_13 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_14 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_4076_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_15 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, LSR, 
    CLK, CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_4076_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/fruit_1_tl_col_6__I_36 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ffsre2 \thirdblock/fruit_1_tl_col_6__I_0_2 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module thirdblock_SLICE_16 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_17 ( input DI1, D1, C1, B1, D0, C0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_4076_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/fruit_1_tl_col_6__I_37 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_18 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_4076_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_19 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_20 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_15 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_21 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_3_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_22 ( input D1, C1, B1, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_4076_1 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_23 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_24 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_25 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_13 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_27 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_28 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_29 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_30 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_31 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_3_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_33 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_34 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_35 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_120_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_36 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_1_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_37 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_1_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_38 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_120_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_39 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_40 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_120_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_41 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_42 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_120_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_44 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_row_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_45 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_120_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_46 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/add_120_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_47 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_85_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_48 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_row_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_49 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_9__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_50 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_85_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_51 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_85_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_42 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_52 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_7__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_53 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_5__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_54 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_85_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_55 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output 
    F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/fruit_2_col_3__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_56 ( input DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_85_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_43 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_57 ( input D1, C1, B1, C0, B0, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \thirdblock/fruit_2_col_1__I_0_2 ( .A0(GNDI), .B0(B0), .C0(C0), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_58 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_85_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_2_tl_row_8__I_44 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_59 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_70_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_60 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_70_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_61 ( input DI1, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \thirdblock/add_70_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_8__I_27 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_62 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \thirdblock/add_41_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module secondblock_SLICE_63 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_64 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_1 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_65 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_4 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_3 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_66 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_6 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_5 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_67 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_68 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_11 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_10 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_69 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_13 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_12 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_70 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/row_9__I_8 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \secondblock/row_9__I_7 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_71 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_15 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_14 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_72 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \secondblock/col_9__I_17 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_16 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_73 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \secondblock/horizontal_700_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/col_9__I_18 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module secondblock_SLICE_74 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, 
    output Q1, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \secondblock/add_7_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \secondblock/row_9__I_9 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module nesblock_SLICE_75 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_701_788__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_701_788__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_76 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_701_788__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_701_788__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_77 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nesblock/counter_701_788_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_701_788__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nesblock_SLICE_78 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_79 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_20 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_80 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_23 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_22 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_81 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/NEScount_7__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_82 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_701_788__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/NEScount_7__I_67 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_83 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nesblock/counter_701_788_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/counter_701_788__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/counter_701_788__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_84 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut4 \thirdblock/mux_493_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40002 \thirdblock/mux_493_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_51 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_52 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0x0CAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_85 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40003 \thirdblock/i1778_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40004 \thirdblock/i1755_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_0__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xE2C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_86 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40005 \thirdblock/mux_467_i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40006 \thirdblock/mux_467_i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_59 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_60 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0xA0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input DI1, DI0, D1, C1, B1, D0, C0, A0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40007 SLICE_88_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 SLICE_88_K0( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_1_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_0_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_89 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40009 \thirdblock/mux_399_i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40010 \thirdblock/mux_399_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_40 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_41 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0x3F30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x3F0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_94 ( input DI1, DI0, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40011 \thirdblock/i922_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40012 \thirdblock/i929_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_2__I_61 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  ffsre2 \thirdblock/fruit_3_type_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_96 ( input DI1, DI0, D1, C1, A1, D0, C0, A0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40013 \thirdblock/mux_399_i8_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40014 \thirdblock/mux_399_i9_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_35 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_34 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0xAAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x50FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_98 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CE, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40015 \thirdblock/mux_399_i3_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \thirdblock/mux_399_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_39 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_38 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_105 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/i1775_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/i1763_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFD20") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xF4B0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_107 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/i1769_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/i1772_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_109 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40017 \thirdblock/i1760_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \thirdblock/i1766_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_row_7__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_112 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40019 \thirdblock/mux_493_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40020 \thirdblock/mux_493_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_49 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_50 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x2705") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0x0A33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_114 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40021 \thirdblock/mux_493_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40022 \thirdblock/mux_493_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_47 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_48 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_116 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40023 \thirdblock/mux_493_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40024 \thirdblock/mux_493_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_45 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_46 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x1B11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_120 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \thirdblock/n8223_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/n8241_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_3__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_2__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFC11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xFA11") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_122 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \thirdblock/n8229_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40026 \thirdblock/n8145_bdd_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_5__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_4__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module thirdblock_SLICE_124 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40027 \thirdblock/n8139_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \thirdblock/i1790_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_7__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_6__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xAA8D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xE4A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_126 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40025 \thirdblock/n8235_bdd_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40029 \thirdblock/i1784_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_row_8__I_0 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xEA40") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_129 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40030 \thirdblock/mux_467_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40031 \thirdblock/mux_467_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_57 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_58 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xD111") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x808F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_131 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \thirdblock/mux_467_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40033 \thirdblock/mux_467_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_55 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_56 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xB380") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0xD850") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_133 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40032 \thirdblock/mux_467_i9_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40034 \thirdblock/mux_467_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_53 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_54 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xC505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_153 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 SLICE_153_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_153_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_3_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_2_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_155 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 SLICE_155_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 SLICE_155_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_5_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_4_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module SLICE_157 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40035 SLICE_157_K1( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40037 SLICE_157_K0( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/buttonout_c_7_I_0_2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/buttonout_c_6_I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_160 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40038 \thirdblock/mux_455_i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/mux_455_i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_30 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_31 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x40EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0x2E0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_162 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40040 \thirdblock/mux_455_i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40039 \thirdblock/mux_455_i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_28 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_29 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x3A30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_164 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CE, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  lut40041 \thirdblock/mux_455_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \thirdblock/mux_455_i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_1_tl_row_9__I_26 ( .D0(DI0_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x20EC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x4E0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_170 ( input DI1, DI0, D1, C1, B1, A1, D0, B0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40043 SLICE_170_K1( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 i1954_2_lut_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_0__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_1__I_0_2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_172 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 \thirdblock/fruit_3/n8187_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40046 \thirdblock/fruit_3/n8193_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xAEA4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_173 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40045 \thirdblock/fruit_3/n8205_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40047 \thirdblock/fruit_3/n8199_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_175 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock/fruit_3/n8217_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40049 \thirdblock/fruit_3/n8211_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3/fruit_3_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0xD9C8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xCCE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_178 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock/n8151_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \thirdblock/n8157_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xCCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_179 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40051 \thirdblock/n8169_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40052 \thirdblock/n8163_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xE5E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xF0CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_181 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40048 \thirdblock/n8181_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40049 \thirdblock/n8175_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2/fruit_2_RGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_184 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \thirdblock.fruit_1.SLICE_184_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \thirdblock.fruit_1.SLICE_184_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_1_SLICE_185 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \thirdblock.fruit_1.SLICE_185_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \thirdblock.fruit_1.SLICE_185_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_fruit_1_SLICE_187 ( input DI1, DI0, D1, D0, CLK, output Q0, 
    Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \thirdblock.fruit_1.SLICE_187_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \thirdblock.fruit_1.SLICE_187_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \thirdblock/fruit_1/watermelonRGB_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_191 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \nesblock.SLICE_191_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nesblock.SLICE_191_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_192 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \nesblock.SLICE_192_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nesblock.SLICE_192_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_194 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40053 \nesblock.SLICE_194_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nesblock.SLICE_194_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \nesblock/instanceshift/result_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nesblock/instanceshift/result_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nesblock_SLICE_196 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40054 \nesblock.SLICE_196_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nesblock/instanceshift/result_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module thirdblock_SLICE_198 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40055 \thirdblock/i25_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \thirdblock/i5694_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xB9A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_199 ( input D0, C0, B0, A0, output F0 );

  lut40057 \thirdblock/i1_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_200 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40058 \thirdblock/i57_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40059 \thirdblock/i1_4_lut_adj_154 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0xCF03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_201 ( input D1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \thirdblock/i3199_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \thirdblock/i58_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_202 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \thirdblock/i55_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \thirdblock/i5667_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xEEE2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_203 ( input C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \thirdblock/i3096_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \nesblock/buttonout_c_7_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40064 \thirdblock/i5935_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40065 \thirdblock/i42_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0xAAAB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_205 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \thirdblock/i5931_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \thirdblock/i1949_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0x0333") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xD0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_207 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \thirdblock/i1_2_lut_4_lut_adj_150 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40037 \nesblock/buttonout_c_6_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xDFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_208 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40069 \thirdblock/i2_4_lut_adj_132 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40070 \thirdblock/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xFBF3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_209 ( input C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40071 \nesblock/i1_2_lut ( .A(A1), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \nesblock/buttonout_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_210 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40073 \thirdblock/i5938_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xF030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_211 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40074 \thirdblock/i5924_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40075 \thirdblock/i2_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x3211") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_212 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40076 \thirdblock/i3092_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40072 \nesblock/buttonout_c_5_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_214 ( input D0, C0, B0, A0, output F0 );

  lut40077 \thirdblock/i1_4_lut_adj_122 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0x8C88") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_215 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40078 \thirdblock.i1_2_lut_adj_121 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40079 \thirdblock/i261_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFDF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_216 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40080 \thirdblock/i1_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40081 \thirdblock/i3_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0xEEEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_217 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40082 \thirdblock/i19_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \thirdblock/led_c_I_0_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/game_state_1__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xB0BC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0x0003") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_218 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40084 \thirdblock/i2_4_lut_adj_134 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \thirdblock.i5_3_lut_adj_133 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_219 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40086 \thirdblock/i35_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40087 \thirdblock/i36_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_221 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40088 \thirdblock.i5967_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40089 \thirdblock/i5951_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0501") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0207") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_222 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40090 \thirdblock/i3038_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40091 \thirdblock/i2_3_lut_adj_145 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xFE32") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0xCFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_223 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40092 \thirdblock/i5728_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40093 \thirdblock/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_224 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40094 \thirdblock/n8133_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 \thirdblock/i3_4_lut_adj_143 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xEE50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40096 \thirdblock/i3345_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40036 \nesblock/buttonout_c_4_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_226 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40097 \thirdblock/i5944_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40098 \thirdblock/i1_4_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x5505") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0x00B1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_227 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40099 \thirdblock/i26_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40100 \thirdblock/i859_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xFF80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_228 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40101 \thirdblock.i5969_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40102 \thirdblock/i655_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x0213") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0x0A5F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_230 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40103 \thirdblock/i4_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40104 \nesblock/buttonout_c_3_I_0 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xB8B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_233 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40072 \nesblock/buttonout_c_2_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_234 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40105 \thirdblock/i3226_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \nesblock/buttonout_c_1_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_236 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40106 \thirdblock/i1_4_lut_3_lut_4_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40107 \thirdblock/i301_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_237 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40108 \thirdblock/i1_4_lut_adj_153 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40109 \thirdblock/i1_2_lut_adj_152 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x5510") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_238 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40110 \thirdblock/game_state[2]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40111 \thirdblock/i54_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_240 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40112 \thirdblock/i44_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40113 \thirdblock/i45_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x1D0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0FCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_242 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40114 \secondblock/i2_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40115 \thirdblock/start_screen/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0x40A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_243 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40116 \thirdblock/start_screen/i1_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40117 \thirdblock/start_screen/i65_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0x7530") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0x2204") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_244 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40118 \secondblock/i29_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40119 \secondblock/i848_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0x88F8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_245 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40120 \secondblock/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \secondblock/i1_2_lut_adj_70 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0x772A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40122 \secondblock/HSYNC_c_I_0_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40123 \secondblock/i29_4_lut_adj_73 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_248 ( input D0, C0, B0, A0, output F0 );

  lut40124 \thirdblock/startscreenRGB_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_249 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40125 \thirdblock.fruit_RGB_5__I_63 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40126 \thirdblock.mux_24_i4_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xCCDC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_250 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40127 \thirdblock/i1_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \thirdblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xAB03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_252 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40128 \thirdblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40129 \thirdblock/i5697_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0x80C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_255 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40130 \thirdblock/i1_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \thirdblock/i1_3_lut_4_lut_adj_158 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xA808") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xF8F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_256 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \thirdblock/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \thirdblock/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_257 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40134 \thirdblock/i5703_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40135 \thirdblock/i3367_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x00EF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_259 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40136 \thirdblock/i534_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40137 \thirdblock.i5296_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0x4474") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_261 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40138 \thirdblock/i5666_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40139 \thirdblock/i5656_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0x3210") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_262 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \thirdblock/fruit_RGB_5__I_64 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_24_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_263 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \thirdblock/i5_3_lut_adj_102 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40143 \thirdblock/i4_4_lut_adj_101 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_265 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \thirdblock/i5_3_lut_adj_90 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40144 \thirdblock/i4_4_lut_adj_89 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_266 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \thirdblock/fruit_RGB_5__I_65 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_24_i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_268 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40145 \thirdblock/i4_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40133 \thirdblock/i5316_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_270 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40147 \thirdblock/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \thirdblock/counter_14__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0x3120") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_271 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40148 \thirdblock/i5979_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40149 \thirdblock/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_272 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40150 \thirdblock/i1_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40151 \thirdblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/counter_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_274 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40099 \thirdblock/fruit_RGB_5__I_66 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40152 \thirdblock/mux_24_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \thirdblock/i1_4_lut_adj_79 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40154 \thirdblock/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_277 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40155 \thirdblock/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40156 \thirdblock/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0xEAC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_278 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40153 \thirdblock/i1_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \thirdblock.i1_3_lut_4_lut_adj_151 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0054") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_284 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40158 \thirdblock/i3219_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \thirdblock/i3218_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_286 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \thirdblock/i1_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40161 \thirdblock/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xA888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_288 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40162 \thirdblock/i2_4_lut_adj_88 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40121 \thirdblock/fruit_2_type_1__I_0 ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_289 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40163 \thirdblock/n2367_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40164 \thirdblock/i1243_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xF858") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_290 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40165 \thirdblock/i1_2_lut_4_lut_adj_148 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40166 \thirdblock/equal_139_i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/fruit_2_type_FSM_i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x3200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0x333C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_293 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40167 \thirdblock/mux_286_i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40168 \thirdblock.i126_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xBA8A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0xFE00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_294 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40169 \thirdblock/n2350_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40170 \thirdblock/i1225_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0xAFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_295 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40171 \thirdblock/n2350_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40172 \thirdblock/i1227_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xA0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_297 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40173 \thirdblock/i274_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40174 \thirdblock/equal_126_i5_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0C00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_298 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40176 \thirdblock/i3_4_lut_adj_93 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_300 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \thirdblock/i3_4_lut_adj_94 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_302 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40178 \thirdblock/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40179 \thirdblock/i2_3_lut_adj_130 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_304 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40180 \thirdblock/i5927_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40181 \thirdblock/i5_4_lut_adj_95 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0x333F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_307 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 \thirdblock/i311_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \thirdblock/equal_82_i7_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_311 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40184 \thirdblock.i1439_2_lut_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40185 \thirdblock.i91_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_312 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40142 \thirdblock/i5_3_lut_adj_105 ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40186 \thirdblock/i4_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_314 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40187 \thirdblock/i856_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \thirdblock/i3_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_316 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40189 \thirdblock/i5941_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \thirdblock/i1_2_lut_adj_109 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0x0145") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_318 ( input D0, C0, B0, A0, output F0 );

  lut40191 \thirdblock/i3_4_lut_adj_110 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_320 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_3_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40192 \thirdblock/i3_4_lut_adj_114 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_322 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_3_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \thirdblock/i3_4_lut_adj_116 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_324 ( input D0, C0, B0, A0, output F0 );

  lut40193 \thirdblock/startscreenRGB_1__I_0_3 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x5410") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_325 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40194 \thirdblock.fruit_RGB_5__I_62 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40195 \thirdblock.mux_24_i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0xFF10") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0xF1F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_327 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \thirdblock/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40197 \thirdblock/i5298_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_330 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_row_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40177 \thirdblock/i3_4_lut_adj_140 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_332 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_col_1__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40161 \thirdblock/i3_4_lut_adj_142 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_334 ( input DI1, D1, B1, D0, C0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40198 \thirdblock/not_equal_127_i4_2_lut ( .A(GNDI), .B(B1), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40199 \thirdblock/i5692_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/fruit_3_type_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFF33") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0xF0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_336 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40200 \thirdblock/fruit_3/n2380_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40201 \thirdblock/i418_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0xEC2C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_337 ( input D1, C1, B1, A1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40202 \thirdblock/fruit_3/n2380_bdd_4_lut_2 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40121 \thirdblock/fruit_3/i1827_4_lut_3_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_338 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40203 \thirdblock/i4097_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40204 \thirdblock/i1213_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_340 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40205 \thirdblock/i5684_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40206 \thirdblock/i633_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0x03CF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_344 ( input DI1, D1, C1, D0, C0, B0, CE, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40076 \thirdblock/i3230_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40207 \thirdblock/equal_117_i7_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre20001 \thirdblock/game_state_2__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xF3FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_345 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40208 \thirdblock/i5970_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0xF0C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_346 ( input D0, C0, B0, A0, output F0 );

  lut40209 \thirdblock/n2367_bdd_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_348 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40140 \thirdblock/fruit_RGB_5__I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \thirdblock/mux_24_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_350 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40160 \thirdblock/i1_4_lut_adj_156 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \thirdblock/i3_4_lut_adj_155 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_352 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40211 \thirdblock/i1436_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40212 \thirdblock/i2_4_lut_adj_157 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_354 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40213 \thirdblock/i43_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40214 \thirdblock/i46_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0xC8FB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_356 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40215 \thirdblock/start_screen/i5948_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40216 \thirdblock/start_screen/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0x1000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_357 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40217 \secondblock/i2_3_lut_adj_68 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \secondblock/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_359 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40219 \secondblock.SLICE_359_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \secondblock/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/start_screen/startscreenRGB_3__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_360 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40220 \thirdblock/start_screen/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40221 \thirdblock/start_screen/i5310_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_start_screen_SLICE_362 ( input DI1, D1, C1, B1, A1, D0, C0, 
    B0, A0, CLK, output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40222 \nesblock.i11_1_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40223 \thirdblock/start_screen/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \thirdblock/start_screen/startscreenRGB_2__I_0_2 ( .D0(DI1_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_363 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40224 \nesblock/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40225 \nesblock/i23_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0x30CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_364 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40163 \thirdblock/fruit_3/n2380_bdd_4_lut_3 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40226 \thirdblock/fruit_3/n2380_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_368 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40227 \secondblock/row_8__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40228 \secondblock/i1_2_lut_adj_69 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_371 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40229 \secondblock/i3341_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40230 \secondblock/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x8880") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module secondblock_SLICE_373 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40231 \secondblock/i913_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \secondblock/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_374 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40175 \nesblock/i4_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40159 \nesblock/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_375 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40232 \nesblock/NEScount_7__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40233 \nesblock/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_376 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40196 \nesblock/CTRLclk_c_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \nesblock/i5314_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nesblock_SLICE_381 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40235 \nesblock/i7_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40236 \nesblock/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_384 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40165 \thirdblock/i1_2_lut_4_lut_adj_146 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40237 \thirdblock/i1_4_lut_adj_107 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/fruit_2_type_FSM_i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x88A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_385 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40238 \thirdblock/i1_2_lut_4_lut_adj_147 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40239 \thirdblock/i1_4_lut_adj_119 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/fruit_2_type_FSM_i2 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0x5040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0xE400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_392 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40240 \thirdblock.i5965_2_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40241 \thirdblock.i1767_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x5700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xAB0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_396 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40242 \thirdblock/RGB_c_5_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_397 ( input D0, C0, B0, A0, output F0 );

  lut40193 \thirdblock/startscreenRGB_0__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_398 ( input D0, C0, B0, A0, output F0 );

  lut40193 \thirdblock/startscreenRGB_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_399 ( input D0, C0, B0, A0, output F0 );

  lut40243 \thirdblock/startscreenRGB_2__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x2230") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_SLICE_401 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40244 \thirdblock/fruit_3/n2380_bdd_4_lut_5 ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40245 \thirdblock/fruit_3/n2380_bdd_4_lut_4 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0xB8CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_405 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40246 \nesblock/i5719_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \thirdblock/i5647_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_406 ( input D1, C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40229 \thirdblock/i1_2_lut_adj_112 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40247 \thirdblock/i1847_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_407 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40138 \thirdblock/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \thirdblock/i5705_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/counter_16__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_410 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40244 \thirdblock/n2367_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40248 \thirdblock/n2367_bdd_4_lut_3 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_412 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40244 \thirdblock/n2367_bdd_4_lut_6 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40249 \thirdblock/n2367_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xEA62") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_414 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_2_row_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_416 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_2_row_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_418 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_2_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_420 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_2_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40151 \thirdblock/fruit_2_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_422 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40229 \thirdblock/fruit_3_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \thirdblock/fruit_3_row_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_424 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40229 \thirdblock/fruit_3_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \thirdblock/fruit_3_row_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_426 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40229 \thirdblock/fruit_3_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \thirdblock/fruit_3_col_2__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_428 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40229 \thirdblock/fruit_3_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \thirdblock/fruit_3_col_4__I_0 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_430 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_row_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_1_row_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_432 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_row_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_1_row_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_434 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_col_3__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_1_col_2__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_436 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40175 \thirdblock/fruit_1_col_5__I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40250 \thirdblock/fruit_1_col_4__I_0 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_438 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_256_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_256_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_439 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_256_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_256_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_442 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \thirdblock/i1910_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40253 \thirdblock/i1177_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0x5A5A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_443 ( input DI1, D1, C1, B1, A1, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40254 \thirdblock/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40255 \thirdblock/i1_2_lut_adj_77 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/fruit_2_type_FSM_i0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xA0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_444 ( input DI1, D1, C1, B1, A1, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40138 \thirdblock/i2_4_lut_adj_83 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40256 \thirdblock/i5720_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/counter_15__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_445 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_256_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_256_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_447 ( input D0, C0, B0, A0, output F0 );

  lut40257 \thirdblock/i1_4_lut_adj_85 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_448 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \thirdblock/i5709_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \thirdblock/i5708_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_449 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_256_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_450 ( input DI1, D1, C1, B1, A1, D0, C0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40259 \thirdblock/i1_2_lut_4_lut_adj_149 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40260 \thirdblock/equal_139_i3_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \thirdblock/fruit_2_type_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0x0E00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_451 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_256_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_453 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \thirdblock/i1_4_lut_adj_91 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_13__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_455 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_256_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_256_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_456 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \thirdblock/i1754_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_458 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_260_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_459 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_260_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_260_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_460 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40138 \thirdblock/i2_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \thirdblock/i1_4_lut_adj_96 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_12__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_461 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_261_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_462 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \thirdblock/i5717_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \thirdblock/i5710_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_463 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_261_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_464 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_99 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40263 \thirdblock/i1_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_11__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_466 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_260_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_260_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_468 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \thirdblock/i1_4_lut_adj_103 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_10__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_469 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \thirdblock/i5698_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \thirdblock/i5723_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_470 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_261_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_471 ( input C0, output F0 );
  wire   GNDI;

  lut40264 \thirdblock/sub_261_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_472 ( input C0, output F0 );
  wire   GNDI;

  lut40264 \thirdblock/sub_261_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_473 ( input DI1, D1, C1, B1, D0, CE, LSR, CLK, output 
    Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40265 \thirdblock/mux_286_i7_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_261_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_3_tl_col_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_475 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40266 \thirdblock/sub_261_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_261_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_476 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_261_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_477 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \thirdblock/i1_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_9__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xECA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_479 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_260_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_260_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_481 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CE, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40268 \thirdblock/i1911_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40269 \thirdblock/i5657_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \thirdblock/game_state_0__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0xF3D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_482 ( input C1, D0, output F0, F1 );
  wire   GNDI;

  lut40266 \thirdblock/sub_260_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_260_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_485 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_260_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_487 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \thirdblock/i1_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_488 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_120 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \thirdblock/i1_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_7__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_489 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40246 \thirdblock/i5711_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40258 \thirdblock/i5718_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_490 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40270 \thirdblock/i2_4_lut_adj_124 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40257 \thirdblock/i1_4_lut_adj_123 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_6__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0x5140") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_491 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_129 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40261 \thirdblock/i1_4_lut_adj_127 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_493 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40271 \thirdblock/i34_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40190 \thirdblock/i1_2_lut_adj_128 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xAE8C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_494 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_135 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \thirdblock/i1_4_lut_adj_131 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_496 ( input D1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40273 \thirdblock/i5659_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \thirdblock/i5715_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_497 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40274 \thirdblock/i1_4_lut_adj_137 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40275 \thirdblock/i1_4_lut_adj_136 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0xF888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_498 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_139 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40267 \thirdblock/i1_4_lut_adj_138 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_2__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_499 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40146 \thirdblock/i2_4_lut_adj_144 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40272 \thirdblock/i1_4_lut_adj_141 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \thirdblock/counter_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_501 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40276 \thirdblock/mux_467_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40016 \thirdblock/mux_286_i10_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_3_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x80B3") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_502 ( input C1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40266 \thirdblock/sub_257_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40277 \thirdblock/mux_286_i9_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xD8D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_503 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40266 \thirdblock/sub_259_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \thirdblock/mux_286_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_504 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_259_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_286_i6_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_505 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_259_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_507 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_259_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_286_i5_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_508 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_259_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_286_i4_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_509 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_257_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_259_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_510 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40110 \thirdblock/n2350_bdd_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40278 \thirdblock/i4093_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_511 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40015 \thirdblock/i1777_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \thirdblock/i4095_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_512 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_259_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \thirdblock/mux_286_i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_513 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_257_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40279 \thirdblock/mux_286_i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_516 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \thirdblock/i4089_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_517 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \thirdblock/i4081_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40262 \thirdblock/i1783_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_518 ( input D1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40278 \thirdblock/i4091_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_520 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \thirdblock/i4085_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \thirdblock/i1789_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_526 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40280 \thirdblock/i4079_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \thirdblock/n2350_bdd_4_lut_6 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xACF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_527 ( input DI1, D1, D0, CE, LSR, CLK, output Q1, F0, 
    F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  lut40053 \thirdblock.SLICE_527_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_259_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_6__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module thirdblock_SLICE_528 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40169 \thirdblock/n2350_bdd_4_lut_4 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40283 \thirdblock/n2350_bdd_4_lut_5 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xBCB0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_531 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40284 \thirdblock/i4087_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_532 ( input DI1, D1, C1, B1, A1, D0, C0, B0, CE, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40285 \thirdblock/mux_493_i10_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40286 \thirdblock/i5685_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \thirdblock/fruit_2_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module lut40285 ( input A, B, C, D, output Z );

  LUT4 #("0x11D1") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40286 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_534 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \thirdblock/i5681_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \thirdblock/i5699_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40287 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40288 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_SLICE_536 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40287 \thirdblock/i5683_2_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40288 \thirdblock/i5682_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_539 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40281 \thirdblock/i4083_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_540 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/i849_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_259_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_541 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_259_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_542 ( input C0, output F0 );
  wire   GNDI;

  lut40264 \thirdblock/sub_258_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_546 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_258_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_258_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_555 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_261_inv_0_i2_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_557 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_258_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_559 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_258_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_562 ( input C1, C0, output F0, F1 );
  wire   GNDI;

  lut40266 \thirdblock/sub_257_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \thirdblock/sub_257_inv_0_i4_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_563 ( input D1, C0, output F0, F1 );
  wire   GNDI;

  lut40251 \thirdblock/sub_257_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40264 \thirdblock/sub_257_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_566 ( input D0, output F0 );
  wire   GNDI;

  lut40252 \thirdblock/sub_257_inv_0_i8_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module thirdblock_SLICE_568 ( input DI1, D1, C1, B1, D0, CE, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, DI1_dly, CLK_dly, CE_dly;

  lut40265 \thirdblock/mux_399_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40252 \thirdblock/sub_257_inv_0_i10_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  ffsre2 \thirdblock/fruit_1_tl_col_9__I_0 ( .D0(DI1_dly), .SP(CE_dly), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
  endspecify

endmodule

module secondblock_SLICE_570 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40121 \secondblock/i1_2_lut_adj_72 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nesblock_SLICE_572 ( input D1, C1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40289 \nesblock/i5655_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40228 \nesblock/i5716_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40289 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module RGB_pad_4__SLICE_574 ( output F0 );
  wire   GNDI;

  lut40290 \RGB_pad[4].vhi_inst ( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40290 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B_B \thirdblock/fruit_3/orange/get_col_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_orange_get_col_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0291 \thirdblock/fruit_3/orange/get_col_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0291 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0292 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0292 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_3_grapefruit_get_col_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0293 \thirdblock/fruit_3/grapefruit/get_col_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0293 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0294 \thirdblock/fruit_3/cherry/get_row_3_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0294 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_3_cherry_get_row_3_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0295 \thirdblock/fruit_3/cherry/get_row_3_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0295 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0296 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0296 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_3_blueberry_get_row_3_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0297 \thirdblock/fruit_3/blueberry/get_row_3_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0297 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0298 \thirdblock/fruit_2/orange/get_col_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0298 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE00EE006C00440040";

    defparam INST10.INIT_1 = "0x0000004400E600EE00EE00EE00EE00EE00EE00EE00EE00EE00EF00EF00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE00EE00EE00E6006600440040";

    defparam INST10.INIT_3 = "0x00000064006600EE00EE00EE00EE00EE00EE00EF00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FE00EE00EE00EE00EE0066006600640040";

    defparam INST10.INIT_5 = "0x000000660066006E00EE00EE00EE00EF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00660066006600660004";

    defparam INST10.INIT_7 = "0x0000006600660066006E00EE00FE00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF007600660066006600660002";

    defparam INST10.INIT_9 = "0x00000066006600660066007F00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700760066006600660020";

    defparam INST10.INIT_B = "0x000000660066006600770077007700F700FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00FF00FF00F7007700770077007700770067006600260020";

    defparam INST10.INIT_D = "0x00000062006600760077007700770077007F00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006600220020";

    defparam INST10.INIT_F = "0x0000002600670077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_orange_get_col_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0299 \thirdblock/fruit_2/orange/get_col_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0299 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xED4CE540E440E440E624E000E880E008E000E000E008EAA0E000460440000400";

    defparam INST10.INIT_1 = "0x000044044A00E000EAA0E000E000E000E000E202EA0AE008E000E504E540E764";

    defparam INST10.INIT_2 = "0xFC48F448F000F220E104E504E440ECC0EC0CE004E880E2026A02644040000400";

    defparam INST10.INIT_3 = "0x0000460460006A20E000E880E000E000E000E000EBA0F440F440F004F004F660";

    defparam INST10.INIT_4 = "0xF558FD1CF514F330F001F000F000E908E888EC84E4406E60666A644442000400";

    defparam INST10.INIT_5 = "0x0000420460066202E000E000E880E000E104FCC0F440F321F110F111F551F331";

    defparam INST10.INIT_6 = "0xF440F808F660F004F001F110F101F808E980E2026A2062286662644260000000";

    defparam INST10.INIT_7 = "0x00006000666062206000E001E504FCC0FC84F990F110F001F220F404F114F220";

    defparam INST10.INIT_8 = "0xFC48F882F202F440F000F008F993F338F2207800610860016000662460000000";

    defparam INST10.INIT_9 = "0x0000600066626662644365407804F101F918F888F000F000F002F660F101F220";

    defparam INST10.INIT_A = "0xFCC0FAA8F808F880FEC2FA28F312F10179107101700061006404622024000200";

    defparam INST10.INIT_B = "0x00006000662666656320722073307B13F110F000F808F880FC48F20AF303F221";

    defparam INST10.INIT_C = "0xFE68FA0AF228F220F002F5507800700070007101710170006440622020000200";

    defparam INST10.INIT_D = "0x0000240260026544700071107101710173127A20F220F206F406F008FA29FBA1";

    defparam INST10.INIT_E = "0x7662722070007000700175057404700070007000711074417000260220000200";

    defparam INST10.INIT_F = "0x0000220260007404711470017000700070017110700074407202722072207323";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0300 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0300 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00FE00FE00FE00EF00EE00EE00EE00EE00EE00EE00EE00EE00EE006600440040";

    defparam INST10.INIT_1 = "0x000000440046006E00EE00EE00EE00EE00EE00EE00EE00EE00EF00FE00FE00FE";

    defparam INST10.INIT_2 = "0x00FF00FF00FF00FF00FF00FF00EF00EE00EE00EE00EE00EE006E006600460040";

    defparam INST10.INIT_3 = "0x000000440066006600E600EE00EE00EE00EE00EE00FE00FF00FF00FF00FF00FF";

    defparam INST10.INIT_4 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00EF00EE00EE006E0066006600660004";

    defparam INST10.INIT_5 = "0x0000004600660066006600E600EE00EE00FE00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_6 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00FF00FE006E00660066006600660004";

    defparam INST10.INIT_7 = "0x00000060006600660066006600E700FF00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_8 = "0x00FF00FF00FF00FF00FF00FF00FF00FF00F70077007700660066006600660002";

    defparam INST10.INIT_9 = "0x0000002600660066006600670077007F00FF00FF00FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_A = "0x00FF00FF00FF00FF00FF00FF00FF007F00770077007700770066006600620020";

    defparam INST10.INIT_B = "0x00000022006600660067007700770077007700F700FF00FF00FF00FF00FF00FF";

    defparam INST10.INIT_C = "0x00FF00FF00FF00FF00F7007F0077007700770077007700770076006600220020";

    defparam INST10.INIT_D = "0x00000022006200660077007700770077007700770077007F00F700FF00FF00FF";

    defparam INST10.INIT_E = "0x0077007700770077007700770077007700770077007700770077006300220020";

    defparam INST10.INIT_F = "0x0000002200220077007700770077007700770077007700770077007700770077";
endmodule

module thirdblock_fruit_2_grapefruit_get_col_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0301 \thirdblock/fruit_2/grapefruit/get_col_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0301 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0xE5E4E5E0E1E0E1E0E6E0E4E0E0E0E8E8E0E0E0E0E8E06A68E042604040040400";

    defparam INST10.INIT_1 = "0x0000040046404A406A60E0E0E0E0E0E0E0E0E0E0E2E0E0E0E0E0E5E0E1E0E7E4";

    defparam INST10.INIT_2 = "0xF4E1FCE1E1E1E3E0F0E0F0E0E1E0E0E0ECE8ECE8E468E2606260464406040400";

    defparam INST10.INIT_3 = "0x000040006040604A68606860E8E0E0E0E0E0E0E0EDE0F6E0E1E0E1E0F0E1F2E1";

    defparam INST10.INIT_4 = "0xF5F0F8F0F5F0F3F0F0F0F0E1E1E0F0E0E9E8E068E06062626666644606000400";

    defparam INST10.INIT_5 = "0x0000400042406260606868606860E0E0EDE0FCE0E1E1F0F0F3F0F1F0F5F1F3F1";

    defparam INST10.INIT_6 = "0xF4F0F8F8F2F0F4F0F0F0F1F0F1F0F0E16968E360606160606260646024000000";

    defparam INST10.INIT_7 = "0x0000060042066662606060686C607860E168F8F8F1F0F0F0F0F0F4F0F0F0F0F0";

    defparam INST10.INIT_8 = "0xFCF0F8F8F0F0F0F0FCF0F0F0F3797B7178706168616060616060626042000200";

    defparam INST10.INIT_9 = "0x00002400242066666666636070687861F1717870F0F0F8F0F0F0F6F0F0F0F0F0";

    defparam INST10.INIT_A = "0xF8F0F2F0F0F0F0787A7078707970707070707170616161606461262006020200";

    defparam INST10.INIT_B = "0x0000200060206060606070607061737173717A70F07078707C78F0F0F2F0F1F0";

    defparam INST10.INIT_C = "0xF272F272F2707870787075707070707070707070717061606160602020020200";

    defparam INST10.INIT_D = "0x000020002420242174607061717070707070707070707A707A70F270F070F372";

    defparam INST10.INIT_E = "0x7272727270707070707070707470707070707070707074702520252020020200";

    defparam INST10.INIT_F = "0x0000020022206120612571707070707070707170707074707070707072707372";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0_4 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0302 \thirdblock/fruit_2/cherry/get_row_2_0__I_0_4 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0302 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module thirdblock_fruit_2_cherry_get_row_2_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0303 \thirdblock/fruit_2/cherry/get_row_2_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0303 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_3 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0304 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_3 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0304 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x0FF00FE10EE10EE10EE00EE00EE00AA40AA40AA40A860A860EA4066804400440";

    defparam INST10.INIT_1 = "0x0000044006680EE00EE00EE00EE00EE00EE00EE00EE00EE00EE10EE10FE10FF0";

    defparam INST10.INIT_2 = "0x0FF00FF00FF00FF00FF00FF00EE00AA40AA40A860A860A860EE0066004420440";

    defparam INST10.INIT_3 = "0x0000044206600EE00EE00EE00EE00EE00EE00EE10FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_4 = "0x0FF00FF00FF00FF00FD20FD20F960FB40AA4088608860A860668066006600004";

    defparam INST10.INIT_5 = "0x00000660066006680EE00EE00EE00EE00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_6 = "0x0FF00FF00FF00FF00FF00FD20F960F960D9608870887000E0660066006600004";

    defparam INST10.INIT_7 = "0x000006600660066006680EE10EE10FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_8 = "0x0FF00FF00FF00FF00FF00FD20F960F960D960DD2051E04070660066006600002";

    defparam INST10.INIT_9 = "0x0000066006600660066107780FF00FF00FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_A = "0x0FF00FF00FF00FF00FF00FF00F960D96055A0552055205520643066006600002";

    defparam INST10.INIT_B = "0x000006600660066107700770077007780FF00FF00FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_C = "0x0FF00FF00FF00FF00FF00FF0073C055205520552055205520443064202240220";

    defparam INST10.INIT_D = "0x00000224066007610770077007700770077007780FF00FF00FF00FF00FF00FF0";

    defparam INST10.INIT_E = "0x0770077007700770077007700770055205520552055205520552064202200220";

    defparam INST10.INIT_F = "0x0000022006600770077007700770077007700770077007700770077007700770";
endmodule

module thirdblock_fruit_2_blueberry_get_row_2_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0305 \thirdblock/fruit_2/blueberry/get_row_2_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0305 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x000F000E000E000E000E000E000E000A000A000A00080008000A000600040004";

    defparam INST10.INIT_1 = "0x000000040006000E000E000E000E000E000E000E000E000E000E000E000E000F";

    defparam INST10.INIT_2 = "0x000F000F000F000F000F000D000A000A000A0008000800080002000600040004";

    defparam INST10.INIT_3 = "0x000000040006000E000E000E000E000E000E000E000F000F000F000F000F000F";

    defparam INST10.INIT_4 = "0x000F000F000F000F000D000D00090009000A0008000800080002000600060000";

    defparam INST10.INIT_5 = "0x0000000600060006000E000E000E000E000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_6 = "0x000F000F000F000F000F000D0009000900090008000800000002000600060000";

    defparam INST10.INIT_7 = "0x00000006000600060006000E000E000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_8 = "0x000F000F000F000F000F0009000900090009000D000100000002000600060000";

    defparam INST10.INIT_9 = "0x000000060006000600060007000F000F000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_A = "0x000F000F000F000F000F000B0009000900050005000500010004000600060000";

    defparam INST10.INIT_B = "0x00000006000600060007000700070007000F000F000F000F000F000F000F000F";

    defparam INST10.INIT_C = "0x000F000F000F000F000F000F0003000500050005000500050004000400020002";

    defparam INST10.INIT_D = "0x0000000200060006000700070007000700070007000F000F000F000F000F000F";

    defparam INST10.INIT_E = "0x0007000700070007000700070007000500050005000500050005000400000002";

    defparam INST10.INIT_F = "0x0000000200060007000700070007000700070007000700070007000700070007";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA13, RDATA9, RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0306 \thirdblock/fruit_1/cherry/get_row_1_0__I_0 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(RDATA13), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(RDATA9), 
    .RDATA8(), .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), 
    .RDATA2(), .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0306 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00000000888888888888888888888888C4C44040000040000400000000000000";

    defparam INST10.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x00000000000088888888888888888888CCCC0404020260204000040000000000";

    defparam INST10.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_4 = "0x00000000000000000808888888888888C4C4404022226222600A400040000000";

    defparam INST10.INIT_5 = "0x0000000000000008000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x00000000000004044444444404040000404060602222222A2622400040000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000010000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000004444444444444444000000006666222A22222222000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000100080000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000040404444444444444444040402026666202000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000001000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000044444444444444444444444420202626040400000001000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000044444444444444444444444426262020040402000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module thirdblock_fruit_1_cherry_get_row_1_0__I_0_2 ( input RADDR9, RADDR8, 
    RADDR7, RADDR6, RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, RCLKE, 
    RCLK, RE, WCLKE, output RDATA5, RDATA1 );
  wire   GNDI;

  EBR_B0307 \thirdblock/fruit_1/cherry/get_row_1_0__I_0_2 ( .RADDR10(GNDI), 
    .RADDR9(RADDR9), .RADDR8(RADDR8), .RADDR7(RADDR7), .RADDR6(RADDR6), 
    .RADDR5(RADDR5), .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), 
    .RADDR1(RADDR1), .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), 
    .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), 
    .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), 
    .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), 
    .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), 
    .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), 
    .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), 
    .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), 
    .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), 
    .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), 
    .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), 
    .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), 
    .RDATA13(), .RDATA12(), .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), 
    .RDATA7(), .RDATA6(), .RDATA5(RDATA5), .RDATA4(), .RDATA3(), .RDATA2(), 
    .RDATA1(RDATA1), .RDATA0());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0307 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "4";
  defparam INST10.DATA_WIDTH_R = "4";

    defparam INST10.INIT_0 = "0x00F000E100E900E800E800E800E800E800EC00E400E000A400E0004200400004";

    defparam INST10.INIT_1 = "0x0000004000E000E000E000E000E000E000E000E000E000E000E100E100E100F0";

    defparam INST10.INIT_2 = "0x00F000F000F000F800F800E900E800E800EC00E400E200A6002C006000400004";

    defparam INST10.INIT_3 = "0x00000060006000E000E000E000E000E000E000E100F000F000F000F000F000F0";

    defparam INST10.INIT_4 = "0x00F000F000F000F000F800F800F800E900EC00E400E200A60026002400060000";

    defparam INST10.INIT_5 = "0x000000600060006000E000E000E000E100F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_6 = "0x00F000F000F000F400F400F400F400F000F400E700E200620062002400240000";

    defparam INST10.INIT_7 = "0x0000006000600060006800E000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_8 = "0x00F000F000F000F400F400F400F400F000F0007E006300620062006000600000";

    defparam INST10.INIT_9 = "0x00000060006000600060007000F000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_A = "0x00F000F000F400F400F400F400F400F400720076007200610060006000240002";

    defparam INST10.INIT_B = "0x000000600060006000700070007000F000F000F000F000F000F000F000F000F0";

    defparam INST10.INIT_C = "0x00F000F000F400F400F400F4007C007400720076007400700060006000200002";

    defparam INST10.INIT_D = "0x00000060006000700070007000700070007000F000F000F000F000F000F000F0";

    defparam INST10.INIT_E = "0x0070007000740074007400740074007400720072007400520070006000200002";

    defparam INST10.INIT_F = "0x0000002400610070007000700070007000700070007000700070007000700070";
endmodule

module firstblock_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, 
    RESET_N, output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \firstblock/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nesblock_instanceshift_data_c_I_0 ( input PADDI, INCLK, output DI0 );
  wire   GNDI, VCCI, PADDI_dly, INCLK_dly;

  IOL_B_B \nesblock/instanceshift/data_c_I_0 ( .PADDI(PADDI_dly), .DO1(GNDI), 
    .DO0(GNDI), .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(INCLK_dly), 
    .OUTCLK(GNDI), .PADDO(), .PADDT(), .DI1(), .DI0(DI0));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (INCLK => DI0) = (0:0:0,0:0:0);
    $setuphold (posedge INCLK, PADDI, 0:0:0, 0:0:0,,,, INCLK_dly, PADDI_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "NONE_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module nesblock_instanceosc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nesblock/instanceosc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module RGB_4_ ( input PADDO, output RGB4 );
  wire   VCCI;

  BB_B_B \RGB_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB4) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module data ( output PADDI, input data );
  wire   GNDI;

  BB_B_B \data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module external_osc ( output PADDI, input external_osc );
  wire   GNDI;

  BB_B_B \external_osc_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(external_osc));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (external_osc => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module led ( input PADDO, output led );
  wire   VCCI;

  BB_B_B \led_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(led));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => led) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_0_ ( input PADDO, output buttonout0 );
  wire   VCCI;

  BB_B_B \buttonout_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout0) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_1_ ( input PADDO, output buttonout1 );
  wire   VCCI;

  BB_B_B \buttonout_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout1) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_2_ ( input PADDO, output buttonout2 );
  wire   VCCI;

  BB_B_B \buttonout_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout2) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_3_ ( input PADDO, output buttonout3 );
  wire   VCCI;

  BB_B_B \buttonout_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout3) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_4_ ( input PADDO, output buttonout4 );
  wire   VCCI;

  BB_B_B \buttonout_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout4) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_5_ ( input PADDO, output buttonout5 );
  wire   VCCI;

  BB_B_B \buttonout_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout5) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_6_ ( input PADDO, output buttonout6 );
  wire   VCCI;

  BB_B_B \buttonout_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout6) = (0:0:0,0:0:0);
  endspecify

endmodule

module buttonout_7_ ( input PADDO, output buttonout7 );
  wire   VCCI;

  BB_B_B \buttonout_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(buttonout7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => buttonout7) = (0:0:0,0:0:0);
  endspecify

endmodule

module latch ( input PADDO, output latch );
  wire   VCCI;

  BB_B_B \latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module NESclk ( input PADDO, output NESclk );
  wire   VCCI;

  BB_B_B \NESclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(NESclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => NESclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module CTRLclk ( input PADDO, output CTRLclk );
  wire   VCCI;

  BB_B_B \CTRLclk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(CTRLclk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => CTRLclk) = (0:0:0,0:0:0);
  endspecify

endmodule

module ext_osc_test ( input PADDO, output ext_osc_test );
  wire   VCCI;

  BB_B_B \ext_osc_test_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(ext_osc_test));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => ext_osc_test) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_0_ ( input PADDO, output RGB0 );
  wire   VCCI;

  BB_B_B \RGB_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB0) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_1_ ( input PADDO, output RGB1 );
  wire   VCCI;

  BB_B_B \RGB_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB1) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_2_ ( input PADDO, output RGB2 );
  wire   VCCI;

  BB_B_B \RGB_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB2) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_3_ ( input PADDO, output RGB3 );
  wire   VCCI;

  BB_B_B \RGB_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB3) = (0:0:0,0:0:0);
  endspecify

endmodule

module RGB_5_ ( input PADDO, output RGB5 );
  wire   VCCI;

  BB_B_B \RGB_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(RGB5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => RGB5) = (0:0:0,0:0:0);
  endspecify

endmodule
