{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 15:49:41 2014 " "Info: Processing started: Wed Mar 19 15:49:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCR -c SCR " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCR -c SCR" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCR.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCR " "Info: Found entity 1: SCR" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SCR " "Info: Elaborating entity \"SCR\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|SCR\|STATUS 12 " "Info: State machine \"\|SCR\|STATUS\" contains 12 states" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|SCR\|STATUS " "Info: Selected Auto state machine encoding method for state machine \"\|SCR\|STATUS\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|SCR\|STATUS " "Info: Encoding result for state machine \"\|SCR\|STATUS\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "12 " "Info: Completed encoding using 12 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0001 " "Info: Encoded state bit \"STATUS.0001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.1011 " "Info: Encoded state bit \"STATUS.1011\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.1010 " "Info: Encoded state bit \"STATUS.1010\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.1001 " "Info: Encoded state bit \"STATUS.1001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.1000 " "Info: Encoded state bit \"STATUS.1000\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0111 " "Info: Encoded state bit \"STATUS.0111\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0110 " "Info: Encoded state bit \"STATUS.0110\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0101 " "Info: Encoded state bit \"STATUS.0101\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0100 " "Info: Encoded state bit \"STATUS.0100\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0011 " "Info: Encoded state bit \"STATUS.0011\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.0010 " "Info: Encoded state bit \"STATUS.0010\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "STATUS.1100 " "Info: Encoded state bit \"STATUS.1100\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.1100 000000000000 " "Info: State \"\|SCR\|STATUS.1100\" uses code string \"000000000000\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0010 000000000011 " "Info: State \"\|SCR\|STATUS.0010\" uses code string \"000000000011\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0011 000000000101 " "Info: State \"\|SCR\|STATUS.0011\" uses code string \"000000000101\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0100 000000001001 " "Info: State \"\|SCR\|STATUS.0100\" uses code string \"000000001001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0101 000000010001 " "Info: State \"\|SCR\|STATUS.0101\" uses code string \"000000010001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0110 000000100001 " "Info: State \"\|SCR\|STATUS.0110\" uses code string \"000000100001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0111 000001000001 " "Info: State \"\|SCR\|STATUS.0111\" uses code string \"000001000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.1000 000010000001 " "Info: State \"\|SCR\|STATUS.1000\" uses code string \"000010000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.1001 000100000001 " "Info: State \"\|SCR\|STATUS.1001\" uses code string \"000100000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.1010 001000000001 " "Info: State \"\|SCR\|STATUS.1010\" uses code string \"001000000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.1011 010000000001 " "Info: State \"\|SCR\|STATUS.1011\" uses code string \"010000000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|SCR\|STATUS.0001 100000000001 " "Info: State \"\|SCR\|STATUS.0001\" uses code string \"100000000001\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0 0}  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 23 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~507 " "Info: Register \"STATUS~507\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~508 " "Info: Register \"STATUS~508\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~509 " "Info: Register \"STATUS~509\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "STATUS~510 " "Info: Register \"STATUS~510\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Warning: Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[0\] " "Warning (15610): No output dependent on input pin \"notuse\[0\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[1\] " "Warning (15610): No output dependent on input pin \"notuse\[1\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[2\] " "Warning (15610): No output dependent on input pin \"notuse\[2\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[3\] " "Warning (15610): No output dependent on input pin \"notuse\[3\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[4\] " "Warning (15610): No output dependent on input pin \"notuse\[4\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[5\] " "Warning (15610): No output dependent on input pin \"notuse\[5\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[6\] " "Warning (15610): No output dependent on input pin \"notuse\[6\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[7\] " "Warning (15610): No output dependent on input pin \"notuse\[7\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[8\] " "Warning (15610): No output dependent on input pin \"notuse\[8\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[9\] " "Warning (15610): No output dependent on input pin \"notuse\[9\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[10\] " "Warning (15610): No output dependent on input pin \"notuse\[10\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[11\] " "Warning (15610): No output dependent on input pin \"notuse\[11\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[12\] " "Warning (15610): No output dependent on input pin \"notuse\[12\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[13\] " "Warning (15610): No output dependent on input pin \"notuse\[13\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[14\] " "Warning (15610): No output dependent on input pin \"notuse\[14\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "notuse\[15\] " "Warning (15610): No output dependent on input pin \"notuse\[15\]\"" {  } { { "SCR.v" "" { Text "E:/HELLO_CPLD/EP2C5/ups_DSP+FPGAEP2C5T144/SCR.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "159 " "Info: Peak virtual memory: 159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 15:49:44 2014 " "Info: Processing ended: Wed Mar 19 15:49:44 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
