// Mem file initialization records.
//
// SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
// Vivado v2024.2 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// Created on Monday September 08, 2025 - 03:43:20 pm, from:
//
//     Map file     - /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_txtlcd/soc_txtlcd.bmm
//     Data file(s) - /home/user16/workspace_vivado/basys3_exam/basys3_exam.gen/sources_1/bd/soc_txtlcd/ip/soc_txtlcd_microblaze_riscv_0_0/data/riscv_bootloop.elf
//
// Address space 'soc_txtlcd_microblaze_riscv_0.soc_txtlcd_microblaze_riscv_0_local_memory_lmb_bram_128K_3_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@0000000000000000
    0000006F
