INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.sim/sim_1/synth/timing/sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleModule_0
INFO: [VRFC 10-311] analyzing module SimpleModule_0_SimpleModule
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/zcl/test_architecture/vivado_project/function_library_sourcecode/test_plus64/test_plus64.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
