{
  "module_name": "tw686x-regs.h",
  "hash_id": "55eac0b86af3eb08a355295b8658200ca9f6a0f1cf3391d88353a5d177b8bbe6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/pci/tw686x/tw686x-regs.h",
  "human_readable_source": " \n \n#define REG8_1(a0) ((const u16[8]) { a0, a0 + 1, a0 + 2, a0 + 3, \\\n\t\t\t\t     a0 + 4, a0 + 5, a0 + 6, a0 + 7})\n#define REG8_2(a0) ((const u16[8]) { a0, a0 + 2, a0 + 4, a0 + 6,\t\\\n\t\t\t\t     a0 + 8, a0 + 0xa, a0 + 0xc, a0 + 0xe})\n#define REG8_8(a0) ((const u16[8]) { a0, a0 + 8, a0 + 0x10, a0 + 0x18, \\\n\t\t\t\t     a0 + 0x20, a0 + 0x28, a0 + 0x30, \\\n\t\t\t\t     a0 + 0x38})\n#define INT_STATUS\t\t0x00\n#define PB_STATUS\t\t0x01\n#define DMA_CMD\t\t\t0x02\n#define VIDEO_FIFO_STATUS\t0x03\n#define VIDEO_CHANNEL_ID\t0x04\n#define VIDEO_PARSER_STATUS\t0x05\n#define SYS_SOFT_RST\t\t0x06\n#define DMA_PAGE_TABLE0_ADDR\t((const u16[8]) { 0x08, 0xd0, 0xd2, 0xd4, \\\n\t\t\t\t\t\t  0xd6, 0xd8, 0xda, 0xdc })\n#define DMA_PAGE_TABLE1_ADDR\t((const u16[8]) { 0x09, 0xd1, 0xd3, 0xd5, \\\n\t\t\t\t\t\t  0xd7, 0xd9, 0xdb, 0xdd })\n#define DMA_CHANNEL_ENABLE\t0x0a\n#define DMA_CONFIG\t\t0x0b\n#define DMA_TIMER_INTERVAL\t0x0c\n#define DMA_CHANNEL_TIMEOUT\t0x0d\n#define VDMA_CHANNEL_CONFIG\tREG8_1(0x10)\n#define ADMA_P_ADDR\t\tREG8_2(0x18)\n#define ADMA_B_ADDR\t\tREG8_2(0x19)\n#define DMA10_P_ADDR\t\t0x28\n#define DMA10_B_ADDR\t\t0x29\n#define VIDEO_CONTROL1\t\t0x2a\n#define VIDEO_CONTROL2\t\t0x2b\n#define AUDIO_CONTROL1\t\t0x2c\n#define AUDIO_CONTROL2\t\t0x2d\n#define PHASE_REF\t\t0x2e\n#define GPIO_REG\t\t0x2f\n#define INTL_HBAR_CTRL\t\tREG8_1(0x30)\n#define AUDIO_CONTROL3\t\t0x38\n#define VIDEO_FIELD_CTRL\tREG8_1(0x39)\n#define HSCALER_CTRL\t\tREG8_1(0x42)\n#define VIDEO_SIZE\t\tREG8_1(0x4A)\n#define VIDEO_SIZE_F2\t\tREG8_1(0x52)\n#define MD_CONF\t\t\tREG8_1(0x60)\n#define MD_INIT\t\t\tREG8_1(0x68)\n#define MD_MAP0\t\t\tREG8_1(0x70)\n#define VDMA_P_ADDR\t\tREG8_8(0x80)  \n#define VDMA_WHP\t\tREG8_8(0x81)\n#define VDMA_B_ADDR\t\tREG8_8(0x82)\n#define VDMA_F2_P_ADDR\t\tREG8_8(0x84)\n#define VDMA_F2_WHP\t\tREG8_8(0x85)\n#define VDMA_F2_B_ADDR\t\tREG8_8(0x86)\n#define EP_REG_ADDR\t\t0xfe\n#define EP_REG_DATA\t\t0xff\n\n \n#define VDREG8(a0) ((const u16[8]) { \\\n\ta0 + 0x000, a0 + 0x010, a0 + 0x020, a0 + 0x030,\t\\\n\ta0 + 0x100, a0 + 0x110, a0 + 0x120, a0 + 0x130})\n#define VIDSTAT\t\t\tVDREG8(0x100)\n#define BRIGHT\t\t\tVDREG8(0x101)\n#define CONTRAST\t\tVDREG8(0x102)\n#define SHARPNESS\t\tVDREG8(0x103)\n#define SAT_U\t\t\tVDREG8(0x104)\n#define SAT_V\t\t\tVDREG8(0x105)\n#define HUE\t\t\tVDREG8(0x106)\n#define CROP_HI\t\t\tVDREG8(0x107)\n#define VDELAY_LO\t\tVDREG8(0x108)\n#define VACTIVE_LO\t\tVDREG8(0x109)\n#define HDELAY_LO\t\tVDREG8(0x10a)\n#define HACTIVE_LO\t\tVDREG8(0x10b)\n#define MVSN\t\t\tVDREG8(0x10c)\n#define STATUS2\t\t\tVDREG8(0x10d)\n#define SDT\t\t\tVDREG8(0x10e)\n#define SDT_EN\t\t\tVDREG8(0x10f)\n\n#define VSCALE_LO\t\tVDREG8(0x144)\n#define SCALE_HI\t\tVDREG8(0x145)\n#define HSCALE_LO\t\tVDREG8(0x146)\n#define F2CROP_HI\t\tVDREG8(0x147)\n#define F2VDELAY_LO\t\tVDREG8(0x148)\n#define F2VACTIVE_LO\t\tVDREG8(0x149)\n#define F2HDELAY_LO\t\tVDREG8(0x14a)\n#define F2HACTIVE_LO\t\tVDREG8(0x14b)\n#define F2VSCALE_LO\t\tVDREG8(0x14c)\n#define F2SCALE_HI\t\tVDREG8(0x14d)\n#define F2HSCALE_LO\t\tVDREG8(0x14e)\n#define F2CNT\t\t\tVDREG8(0x14f)\n\n#define VDREG2(a0) ((const u16[2]) { a0, a0 + 0x100 })\n#define SRST\t\t\tVDREG2(0x180)\n#define ACNTL\t\t\tVDREG2(0x181)\n#define ACNTL2\t\t\tVDREG2(0x182)\n#define CNTRL1\t\t\tVDREG2(0x183)\n#define CKHY\t\t\tVDREG2(0x184)\n#define SHCOR\t\t\tVDREG2(0x185)\n#define CORING\t\t\tVDREG2(0x186)\n#define CLMPG\t\t\tVDREG2(0x187)\n#define IAGC\t\t\tVDREG2(0x188)\n#define VCTRL1\t\t\tVDREG2(0x18f)\n#define MISC1\t\t\tVDREG2(0x194)\n#define LOOP\t\t\tVDREG2(0x195)\n#define MISC2\t\t\tVDREG2(0x196)\n\n#define CLMD\t\t\tVDREG2(0x197)\n#define ANPWRDOWN\t\tVDREG2(0x1ce)\n#define AIGAIN\t\t\t((const u16[8]) { 0x1d0, 0x1d1, 0x1d2, 0x1d3, \\\n\t\t\t\t\t\t  0x2d0, 0x2d1, 0x2d2, 0x2d3 })\n\n#define SYS_MODE_DMA_SHIFT\t13\n#define AUDIO_DMA_SIZE_SHIFT\t19\n#define AUDIO_DMA_SIZE_MIN\tSZ_512\n#define AUDIO_DMA_SIZE_MAX\tSZ_4K\n#define AUDIO_DMA_SIZE_MASK\t(SZ_8K - 1)\n\n#define DMA_CMD_ENABLE\t\tBIT(31)\n#define INT_STATUS_DMA_TOUT\tBIT(17)\n#define TW686X_VIDSTAT_HLOCK\tBIT(6)\n#define TW686X_VIDSTAT_VDLOSS\tBIT(7)\n\n#define TW686X_STD_NTSC_M\t0\n#define TW686X_STD_PAL\t\t1\n#define TW686X_STD_SECAM\t2\n#define TW686X_STD_NTSC_443\t3\n#define TW686X_STD_PAL_M\t4\n#define TW686X_STD_PAL_CN\t5\n#define TW686X_STD_PAL_60\t6\n\n#define TW686X_FIELD_MODE\t0x3\n#define TW686X_FRAME_MODE\t0x2\n \n#define TW686X_SG_MODE\t\t0x0\n\n#define TW686X_FIFO_ERROR(x)\t(x & ~(0xff))\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}