Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/App/Xilinx_Unified_2022.2_1014_8888_Win64.exe/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_RXD_Ctrl_Led_tb_behav xil_defaultlib.UART_RXD_Ctrl_Led_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_RXD
Compiling module xil_defaultlib.UART_RXD_Cmd
Compiling module xil_defaultlib.UART_Counter_Led
Compiling module xil_defaultlib.UART_RXD_Ctrl_Led
Compiling module xil_defaultlib.UART_RXD_Ctrl_Led_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RXD_Ctrl_Led_tb_behav
