<?xml version='1.0' encoding='ISO-8859-1' ?>
<!-- Autogenerated Book-level XML file. -->
<!-- Created by Topicgen v1.1.4 -->
<!-- Using LegacyStandardAnalyzer -->
<!-- Creation Date: 2020-09-23 08:06:05 -->
<manual text="VHDL In for Virtuoso Design Environment User Guide and Reference" description="Describes VHDL In, VHDL In forms and importing a VHDL design." href="vhdlinuserTOC.html" pdfref="vhdlinuser.pdf" type="User Guide" >
   <topic  href="preface.html#pgfId-1017954" text="Preface" >
      <topic  href="preface.html#pgfId-1021822" text="Scope" />
      <topic  href="preface.html#pgfId-1020961" text="Licensing Requirements" />
      <topic  href="preface.html#pgfId-1021150" text="Related Documentation" >
         <topic  href="preface.html#pgfId-1021152" text="What&#8217;s New and KPNS" />
         <topic  href="preface.html#pgfId-1021262" text="Installation, Environment, and Infrastructure" />
         <topic  href="preface.html#pgfId-1021166" text="Technology Information" />
         <topic  href="preface.html#pgfId-1022423" text="Virtuoso Tools" />
         <topic  href="preface.html#pgfId-1021541" text="SKILL Reference" />
      </topic>
      <topic  href="preface.html#pgfId-1021573" text="Additional Learning Resources" >
         <topic  href="preface.html#pgfId-1021575" text="Video Library" />
         <topic  href="preface.html#pgfId-1021580" text="Virtuoso Videos Book" />
         <topic  href="preface.html#pgfId-1021583" text="Rapid Adoption Kits" />
         <topic  href="preface.html#pgfId-1021595" text="Help and Support Facilities" />
      </topic>
      <topic  href="preface.html#pgfId-1021605" text="Customer Support" />
      <topic  href="preface.html#pgfId-1021615" text="Feedback about Documentation" />
      <topic  href="preface.html#pgfId-1021627" text="Typographic and Syntax Conventions" />
   </topic>
   <topic  href="chap1.html#pgfId-1014265" text="Introducing VHDL In" >
      <topic  href="chap1.html#pgfId-1015446" text="Uses of VHDL In" />
      <topic  href="chap1.html#pgfId-1014319" text="Other Cadence Products Used with VHDL In" >
         <topic  href="chap1.html#pgfId-1015582" text="The ncvhdl Parser" />
      </topic>
      <topic  href="chap1.html#pgfId-1017105" text="Design Flow Using VHDL In" />
      <topic  href="chap1.html#pgfId-1014415" text="VHDL In Software Directory" />
      <topic  href="chap1.html#pgfId-1014431" text="Starting Options and Requirements" >
         <topic  href="chap1.html#pgfId-1014433" text="Starting Options" />
         <topic  href="chap1.html#pgfId-1014446" text="Input Requirements" />
      </topic>
      <topic  href="chap1.html#pgfId-1014461" text="Conversion Limitations" />
   </topic>
   <topic  href="chap2.html#pgfId-1032500" text="Getting Started with VHDL In" >
      <topic  href="chap2.html#pgfId-1032519" text="Introduction" />
      <topic  href="chap2.html#pgfId-1032530" text="Setting Up the Library Environment " >
         <topic  href="chap2.html#pgfId-1032532" text="Setting Up the cds.lib File" />
         <topic  href="chap2.html#pgfId-1032551" text="Using the Text Editor" />
         <topic  href="chap2.html#pgfId-1032578" text="Using the CIW" />
      </topic>
      <topic  href="chap2.html#pgfId-1032705" text="Starting VHDL In in Standalone Mode" />
      <topic  href="chap2.html#pgfId-1032723" text="Starting VHDL In with Virtuoso Design Environment" >
         <topic  href="chap2.html#pgfId-1032730" text="CIW Menu Options" />
      </topic>
      <topic  href="chap2.html#pgfId-1038759" text="Using SKILL APIs" />
   </topic>
   <topic  href="chap3.html#pgfId-1014264" text="VHDL In Forms" >
      <topic  href="chap3.html#pgfId-1015584" text="VHDL Import Form" >
         <topic  href="chap3.html#pgfId-1014315" text="Import Options" />
         <topic  href="chap3.html#pgfId-1014386" text="Power" />
         <topic  href="chap3.html#pgfId-1014409" text="Ground" />
      </topic>
      <topic  href="chap3.html#pgfId-1014433" text="Schematic Generation Options Tab Page" />
   </topic>
   <topic  href="chap4.html#pgfId-1014264" text="Importing a Simple VHDL Design" >
      <topic  href="chap4.html#pgfId-1014291" text="Introduction to the Example Design" />
      <topic  href="chap4.html#pgfId-1014303" text="Checklist Before Importing a Design" />
      <topic  href="chap4.html#pgfId-1014337" text="Setting Up the Library Environment" />
      <topic  href="chap4.html#pgfId-1014378" text="Importing to VHDL Cells" >
         <topic  href="chap4.html#pgfId-1014383" text="Setting Up the VHDL Import Form" />
         <topic  href="chap4.html#pgfId-1014479" text="Creating a New Target Library" />
         <topic  href="chap4.html#pgfId-1014499" text="Viewing the Results" />
      </topic>
      <topic  href="chap4.html#pgfId-1014583" text="Importing to a Netlist" >
         <topic  href="chap4.html#pgfId-1014589" text="Setting Up the VHDL Import Form" />
         <topic  href="chap4.html#pgfId-1014634" text="Creating a New Target Library" />
         <topic  href="chap4.html#pgfId-1014649" text="Viewing the Results" />
      </topic>
      <topic  href="chap4.html#pgfId-1014722" text="Importing to a Schematic" >
         <topic  href="chap4.html#pgfId-1014725" text="Setting Up the VHDL Import Form" />
         <topic  href="chap4.html#pgfId-1014750" text="Creating a New Target Library" />
         <topic  href="chap4.html#pgfId-1014758" text="Viewing the Results" />
      </topic>
   </topic>
   <topic  href="chap5.html#pgfId-1014264" text="Importing a Complex VHDL Design (RISC Processor Unit)" >
      <topic  href="chap5.html#pgfId-1014295" text="Overview" />
      <topic  href="chap5.html#pgfId-1014308" text="RPU Design Structure" />
      <topic  href="chap5.html#pgfId-1014330" text="Setting Up the VHDL Import Form" />
      <topic  href="chap5.html#pgfId-1014435" text="Specifying Schematic Generation Options" />
      <topic  href="chap5.html#pgfId-1014488" text="Creating a Target Library" />
      <topic  href="chap5.html#pgfId-1014505" text="Viewing Error and Log Files" />
      <topic  href="chap5.html#pgfId-1014521" text="Viewing the Results" >
         <topic  href="chap5.html#pgfId-1014526" text="Accessing the Symbol Editor" />
         <topic  href="chap5.html#pgfId-1014563" text="Viewing the Schematic" />
      </topic>
   </topic>
   <topic  href="chap6.html#pgfId-1015708" text="Conversion Issues" >
      <topic  href="chap6.html#pgfId-1014288" text="Introduction" />
      <topic  href="chap6.html#pgfId-1014296" text="Binding Issues" >
         <topic  href="chap6.html#pgfId-1014315" text="One Component, Multiple Entity/Architecture Pairs" />
         <topic  href="chap6.html#pgfId-1014329" text="One Entity, Multiple Components" />
      </topic>
      <topic  href="chap6.html#pgfId-1014360" text="Case Sensitivity Issues" >
         <topic  href="chap6.html#pgfId-1014369" text="Possible VHDL Design Import Errors" />
         <topic  href="chap6.html#pgfId-1014385" text="Object Search in OA" />
      </topic>
      <topic  href="chap6.html#pgfId-1014457" text="Other Issues" >
         <topic  href="chap6.html#pgfId-1014458" text="Signal Declarations" />
         <topic  href="chap6.html#pgfId-1016045" text="Vector Nets" />
         <topic  href="chap6.html#pgfId-1014477" text="Noninteger Vector Indices" />
         <topic  href="chap6.html#pgfId-1014509" text="Buffer Ports" />
         <topic  href="chap6.html#pgfId-1014516" text="Port Conversion Functions" />
         <topic  href="chap6.html#pgfId-1014531" text="Attribute Specifications" />
         <topic  href="chap6.html#pgfId-1014538" text="Importing Generics" />
         <topic  href="chap6.html#pgfId-1014559" text="Component Declarations" />
         <topic  href="chap6.html#pgfId-1014569" text="Port Maps" />
         <topic  href="chap6.html#pgfId-1014579" text="Concurrent Assignment Statements" />
         <topic  href="chap6.html#pgfId-1014600" text="Behavioral View for Continuous Signal Assignment Statements" />
         <topic  href="chap6.html#pgfId-1014606" text="Power and Ground Signals" />
      </topic>
      <topic  href="chap6.html#pgfId-1014620" text="Nontranslatable Structural VHDL Constructs" >
         <topic  href="chap6.html#pgfId-1014623" text="Port Subtypes and Modes" />
         <topic  href="chap6.html#pgfId-1014663" text="Constructs in Architectures" />
      </topic>
   </topic>
   <topic  href="chap7.html#pgfId-1014265" text="Error Messages" >
      <topic  href="chap7.html#pgfId-1014281" text="Dialog Boxes" >
         <topic  href="chap7.html#pgfId-1014285" text="File Name Does Not Exist" />
         <topic  href="chap7.html#pgfId-1014291" text="No Target Library Name Specified" />
         <topic  href="chap7.html#pgfId-1014297" text="Library Name Not Found" />
         <topic  href="chap7.html#pgfId-1014303" text="Import Completed Successfully" />
         <topic  href="chap7.html#pgfId-1014310" text="Import Completed with Errors/Warnings" />
         <topic  href="chap7.html#pgfId-1014316" text="Import Aborted When Reached Maximum Errors" />
      </topic>
      <topic  href="chap7.html#pgfId-1014323" text="Text String Error Messages" >
         <topic  href="chap7.html#pgfId-1014326" text="Overview" />
         <topic  href="chap7.html#pgfId-1014336" text="Line Command Errors" />
         <topic  href="chap7.html#pgfId-1014344" text="Analyzer Errors" />
         <topic  href="chap7.html#pgfId-1014352" text="Parameter File Parsing" />
         <topic  href="chap7.html#pgfId-1014367" text="Virtuoso Design Library" />
         <topic  href="chap7.html#pgfId-1014374" text="Memory" />
         <topic  href="chap7.html#pgfId-1014382" text="General Errors" />
      </topic>
      <topic  href="chap7.html#pgfId-1014389" text="Using the VHDL Tool Box Status Window" />
   </topic>
   <topic  href="chap8.html#pgfId-1014265" text="Creating a Parameter File" >
      <topic  href="chap8.html#pgfId-1014277" text="Parameter File Structure" />
      <topic  href="chap8.html#pgfId-1014286" text="Description of Parameters" />
   </topic>
   <topic  href="chap9.html#pgfId-1014264" text="VHDL In Standalone Options" >
      <topic  href="chap9.html#pgfId-1014319" text="Introduction" />
      <topic  href="chap9.html#pgfId-1014341" text="Getting Help on a VHDL In Command" />
      <topic  href="chap9.html#pgfId-1014369" text="Displaying the Version Number of VHDL In" />
      <topic  href="chap9.html#pgfId-1014378" text="Suppressing Printing of the Copyright Banner" />
      <topic  href="chap9.html#pgfId-1014388" text="Hiding the Display of Schematic Extraction Errors" />
      <topic  href="chap9.html#pgfId-1014405" text="Specifying a cds.lib File" />
      <topic  href="chap9.html#pgfId-1014417" text="Compiling Functional Cellviews" />
      <topic  href="chap9.html#pgfId-1014435" text="Specifying the VHDL WORK Library" />
      <topic  href="chap9.html#pgfId-1014443" text="Ignore Extra Pins on Symbols" />
      <topic  href="chap9.html#pgfId-1014450" text="Speeding Up Run Time" />
      <topic  href="chap9.html#pgfId-1014469" text="Specifying a Schematic Parameter File" />
      <topic  href="chap9.html#pgfId-1015936" text="Specifying Multiple VHDL Source Files" />
      <topic  href="chap9.html#pgfId-1014501" text="TDM and Imported VHDL Design Libraries" >
         <topic  href="chap9.html#pgfId-1016044" text="VHDL In operation in TDM Mode" />
         <topic  href="chap9.html#pgfId-1014509" text="Checking a Library into TDM" />
         <topic  href="chap9.html#pgfId-1016000" text="Enabling VHDL93 features" />
      </topic>
   </topic>
   <topic  href="glossary.html#pgfId-1015541" text="Glossary" />
</manual>
