
   
# Zybo Z7-020 PL GPIOë¥¼ ì´ìš©í•œ stepmotor ì œì–´ ê°€ì´ë“œ

# Zybo_StepMotor ëª¨ë“ˆ ì„¤

<details>
<summary>í¼ì¹˜ê¸°/ì ‘ê¸° **Zybo_StepMotor ì„¤ëª…** </summary>  
   
## Standalone Step Motor Controller : StepMotor(28BYJ-48) 5V - ULN2003

### âš™ï¸ 1.íšŒë¡œ

<img width="357" height="241" alt="002" src="https://github.com/user-attachments/assets/e3528fc4-6645-4929-b022-2307864cf76e" />
<br>
<img width="608" height="186" alt="003" src="https://github.com/user-attachments/assets/e3575f39-af0e-401a-8ddc-dfcf0dacb800" />
<br>

---
https://cookierobotics.com/042/

<img width="284" height="185" alt="001" src="https://github.com/user-attachments/assets/a0466c38-e394-4f88-85ea-c284e5b2f055" />
<img width="384" height="185" alt="002" src="https://github.com/user-attachments/assets/1b102543-878c-488b-a975-708d9e810989" />
<br>
<img width="296" height="134" alt="003" src="https://github.com/user-attachments/assets/c6bcccd2-034f-4bcf-b247-cc0b3bcb0c4e" />
<img width="292" height="201" alt="004" src="https://github.com/user-attachments/assets/471f5e82-0914-4f7d-a2f8-f7d2527c72af" />
<br>

---

### âš™ï¸ 2. Full-Step (í’€ìŠ¤í…) êµ¬ë™

í•œ ë²ˆì— ë‘ ì½”ì¼ì”©(ì˜ˆ: A + B, B + C, C + D, D + A) ì— ì „ë¥˜ë¥¼ í˜ë¦½ë‹ˆë‹¤.

|ìŠ¤í… ìˆœì„œ	|ì½”ì¼ ìƒíƒœ	|ì¶œë ¥ ë¹„íŠ¸ (A,B,C,D)|
|:----:|:----:|:----:|
|1	|A+B	|1100|
|2	|B+C	|0110|
|3	|C+D	|0011|
|4	|D+A	|1001|

* íŠ¹ì§•
  * âœ… ì¥ì 
     * ë‘ ì½”ì¼ì´ ë™ì‹œì— ìë ¥ì„ ë‚´ë¯€ë¡œ í† í¬ê°€ í¬ë‹¤.
     * ë‹¨ìˆœí•œ ì œì–´(4íŒ¨í„´).
   * âš ï¸ ë‹¨ì 
     * ìŠ¤í… ê°ë„ê°€ í¼ â†’ í•´ìƒë„ ë‚®ìŒ.
     * ì§„ë™ì´ ì»¤ì„œ ì†ŒìŒì´ ë‚  ìˆ˜ ìˆìŒ.

* 28BYJ-48ì˜ í’€ìŠ¤í… ëª¨í„° ê¸°ì¤€ ê¸°ê³„ì  ìŠ¤í…ê° â‰ˆ 11.25Â°,
* ê¸°ì–´ë¹„(64:1) ì ìš© ì‹œ ì¶œë ¥ì¶• 1ìŠ¤í… â‰ˆ 0.1758Â°

### âš™ï¸ 3. Half-Step (í•˜í”„ìŠ¤í…) êµ¬ë™

* í•œ ì½”ì¼ë§Œ ì¼œëŠ” ìŠ¤í…ê³¼ ë‘ ì½”ì¼ì„ ë™ì‹œì— ì¼œëŠ” ìŠ¤í…ì„ êµëŒ€ë¡œ ì‹¤í–‰í•©ë‹ˆë‹¤.

|ìŠ¤í… ìˆœì„œ	|ì½”ì¼ ìƒíƒœ	|ì¶œë ¥ ë¹„íŠ¸ (A,B,C,D)|
|:----:|:----:|:----:|
|1	|A	|1000|
|2	|A+B	|1100|
|3	|B	|0100|
|4	|B+C	|0110|
|5	|C	|0010|
|6	|C+D	|0011|
|7	|D	|0001|
|8	|D+A	|1001|

* íŠ¹ì§•
   * âœ… ì¥ì 
      * ìŠ¤í… í•´ìƒë„ 2ë°° ì¦ê°€ (Full-Stepì˜ ì ˆë°˜ ê°ë„).
      * ì›€ì§ì„ì´ ë¶€ë“œëŸ½ê³  ì§„ë™ ì ìŒ.
    * âš ï¸ ë‹¨ì 
      * ë‹¨ì¼ ì½”ì¼ êµ¬ê°„ì—ì„œëŠ” í† í¬ê°€ ì¡°ê¸ˆ ë–¨ì–´ì§.
      * ì œì–´ê°€ ì•½ê°„ ë³µì¡(8íŒ¨í„´).

* 28BYJ-48ì˜ í•˜í”„ìŠ¤í… ìŠ¤í…ê° â‰ˆ 5.625Â°,
* ê¸°ì–´ë¹„(64:1) ì ìš© ì‹œ ì¶œë ¥ì¶• 1ìŠ¤í… â‰ˆ 0.0879Â°

### ğŸ§© ë””ë°”ìš´ìŠ¤

* 1)ì¹´ìš´íŠ¸ ê¸°ì¤€ ê³„ì‚° â†’ 2)ì…ë ¥ ì‹ í˜¸ ë™ê¸°í™” (ë©”íƒ€ìŠ¤í…Œì´ë¸” ë°©ì§€) â†’ 3)ì•ˆì • ìƒíƒœ íŒì • ë¡œì§

* ğŸ” ë™ì‘ ì˜ˆì‹œ (íŒŒí˜•ìœ¼ë¡œ ì´í•´)

| ì‹œê°„	|din (ì…ë ¥)	|din_q2 (ë™ê¸°í™”)|	cnt	|dout (ì¶œë ¥)	|ì„¤ëª…|
|:---:|:---:|:---:|:---:|:---:|:---:| 
| t0	|0	|0	|0	|0	|ì´ˆê¸° ìƒíƒœ|
| t1	|1	|1	|â†‘	|0	|ì…ë ¥ì´ ë³€í•´ì„œ ì¹´ìš´íŠ¸ ì‹œì‘|
| t2~t3	|1	|1	|â†’ CNT_MAX ë„ë‹¬|	0â†’1|	10ms ì´ìƒ ìœ ì§€ â†’ ì¶œë ¥ ë°˜ì˜|
| t4	|1â†’0 (ë…¸ì´ì¦ˆ)	|0	|ë¦¬ì…‹	|1	|ë…¸ì´ì¦ˆ ìˆœê°„ì€ ë¬´ì‹œë¨|
| t5	|0	|0	|â†‘	|1	|10ms ì´ìƒ ìœ ì§€ ì‹œ ë‹¤ìŒ ë°˜ì „ í—ˆìš©|

### âš™ï¸ 4. íƒ€ì´ë° ì„¤ì • íŒ
| ëª©í‘œ	| ì„¤ì • ì˜ˆì‹œ| 
|:---:|:---:| 
| ë²„íŠ¼	| 10~20ms| 
| í† ê¸€ ìŠ¤ìœ„ì¹˜	| 5~10ms| 
| ë¦¬ì…‹ ì‹ í˜¸	| 1ms ì´í•˜ (ë¹ ë¥´ê²Œ ë°˜ì‘)|   

</details>

---

## 1. Vivadoì—ì„œ í•˜ë“œì›¨ì–´ ì„¤ê³„ (Windows)

<details>
<summary>í¼ì¹˜ê¸°/ì ‘ê¸° **ê°œë°œí™˜ê²½** </summary>  

Zybo Z7-020ì—ì„œ PL(Programmable Logic) ì˜ì—­ì˜ GPIOë¥¼ ì‚¬ìš©í•˜ì—¬ stepmotor ë¥¼ ì œì–´í•˜ëŠ” ì „ì²´ í”„ë¡œì„¸ìŠ¤ë¥¼ ë‹¨ê³„ë³„ë¡œ ì„¤ëª…í•©ë‹ˆë‹¤.

<img width="495" height="488" alt="023" src="https://github.com/user-attachments/assets/a28c80bb-bb28-4b34-8b94-fa75e9859d27" />


## ğŸ“‹ ëª©ì°¨
1. [Vivadoì—ì„œ í•˜ë“œì›¨ì–´ ì„¤ê³„](#1ï¸âƒ£-vivadoì—ì„œ-í•˜ë“œì›¨ì–´-ì„¤ê³„-windows)
2. [PetaLinux í”„ë¡œì íŠ¸ ìƒì„± ë° ë¹Œë“œ](#2ï¸âƒ£-petalinux-í”„ë¡œì íŠ¸-ìƒì„±-ubuntu-2204)
3. [ì‰˜ìŠ¤í¬ë¦½íŠ¸ë¡œ LED ì œì–´](#3ï¸âƒ£-ì‰˜ìŠ¤í¬ë¦½íŠ¸ë¡œ-led-ì œì–´)
4. [C ì–¸ì–´ë¡œ LED ì œì–´](#4ï¸âƒ£-c-ì–¸ì–´ë¡œ-led-ì œì–´)
5. [ë¬¸ì œ í•´ê²°](#-ë¬¸ì œ-í•´ê²°-troubleshooting)
6. [ì¶”ê°€ ê°œì„  ì‚¬í•­](#-ì¶”ê°€-ê°œì„ -ì‚¬í•­)

## ğŸ› ï¸ ê°œë°œ í™˜ê²½

- **FPGA ë³´ë“œ**: Digilent Zybo Z7-020
- **Vivado**: 2022.2 (Windows)
- **PetaLinux**: 2022.2 (Ubuntu 22.04.5 LTS)


---


## 1ï¸âƒ£ GPIO ì´ìš©í•´ì„œ stepmotorì œì–´ Vivadoì—ì„œ í•˜ë“œì›¨ì–´ ì„¤ê³„ (Windows)

### 1.1 ìƒˆ í”„ë¡œì íŠ¸ ìƒì„±

1. Vivado 2022.2 ì‹¤í–‰
2. "Create Project" í´ë¦­
3. í”„ë¡œì íŠ¸ ì´ë¦„: `stepmotor`
4. í”„ë¡œì íŠ¸ ìœ„ì¹˜ ì§€ì •
5. "RTL Project" ì„ íƒ, "Do not specify sources at this time" ì²´í¬
6. Board ì„ íƒ: **Digilent Zybo Z7-20** ì„ íƒ
   - ë³´ë“œê°€ ëª©ë¡ì— ì—†ìœ¼ë©´ [Digilent Board Files](https://github.com/Digilent/vivado-boards) ì„¤ì¹˜ í•„ìš”

### 1.2 Block Design ìƒì„±

1. "Create Block Design" í´ë¦­
2. Design ì´ë¦„: `stepper`


### 1.3 IP ì¶”ê°€ ë° ì—°ê²°

#### Step 0: zybo_z720_stepper_top IPë¡œ ë§Œë“¤ê¸°

add source  
```verilog
// zybo_z720_stepper_top.v
module zybo_z720_stepper_top #(
    parameter integer CLK_HZ        = 125_000_000,
    parameter integer STEPS_PER_SEC = 600
)(
    input  wire clk,
    input  wire [3:0] in_signal,
    output wire [3:0] coils
);

    wire rst_n     = in_signal[0];  // Active-Low Reset
    wire sw_run    = in_signal[1];
    wire sw_dir    = in_signal[2];
    wire half_full = in_signal[3];

    // ë””ë°”ìš´ìŠ¤
    wire run_clean, dir_clean;
    debounce #(.CLK_HZ(CLK_HZ), .MS(10)) u_db_run (
        .clk(clk), .rst_n(rst_n), .din(sw_run), .dout(run_clean)
    );
    debounce #(.CLK_HZ(CLK_HZ), .MS(10)) u_db_dir (
        .clk(clk), .rst_n(rst_n), .din(sw_dir), .dout(dir_clean)
    );

    // ìŠ¤í… íƒ€ì´ë¨¸
    localparam integer TICKS_PER_STEP = (CLK_HZ / STEPS_PER_SEC);
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            tick_cnt <= TICKS_PER_STEP - 1;
        else if (run_clean)
            tick_cnt <= (tick_cnt == 0) ? (TICKS_PER_STEP - 1) : (tick_cnt - 1);
        else
            tick_cnt <= TICKS_PER_STEP - 1;
    end

    // ìŠ¤í… ì¸ë±ìŠ¤
    reg [2:0] step_idx;
    reg [2:0] max_idx;
    always @(*) max_idx = (half_full) ? 3'd7 : 3'd3;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            step_idx <= 0;
        else if (run_clean && step_pulse) begin
            if (dir_clean) begin
                if (step_idx == max_idx) step_idx <= 0;
                else                     step_idx <= step_idx + 1'b1;
            end else begin
                if (step_idx == 0) step_idx <= max_idx;
                else               step_idx <= step_idx - 1'b1;
            end
        end
    end

    // ì‹œí€€ìŠ¤ ROM
    reg [3:0] patt;
    always @(*) begin
        if (half_full) begin
            case (step_idx)
                3'd0: patt = 4'b1000;
                3'd1: patt = 4'b1100;
                3'd2: patt = 4'b0100;
                3'd3: patt = 4'b0110;
                3'd4: patt = 4'b0010;
                3'd5: patt = 4'b0011;
                3'd6: patt = 4'b0001;
                3'd7: patt = 4'b1001;
                default: patt = 4'b0000;
            endcase
        end else begin
            case (step_idx[1:0])
                2'd0: patt = 4'b1100;
                2'd1: patt = 4'b0110;
                2'd2: patt = 4'b0011;
                2'd3: patt = 4'b1001;
                default: patt = 4'b0000;
            endcase
        end
    end

    assign coils = run_clean ? patt : 4'b0000;

endmodule

// ---------------------- debounce ----------------------
module debounce #(
    parameter integer CLK_HZ = 125_000_000,
    parameter integer MS     = 10
)(
    input  wire clk,
    input  wire rst_n,
    input  wire din,
    output reg  dout
);
    localparam integer CNT_MAX = (CLK_HZ/1250)*MS;
    reg din_q1, din_q2;
    reg [31:0] cnt;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            din_q1 <= 1'b0;
            din_q2 <= 1'b0;
        end else begin
            din_q1 <= din;
            din_q2 <= din_q1;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt  <= 0;
            dout <= 0;
        end else if (din_q2 == dout) begin
            cnt <= 0;
        end else begin
            if (cnt >= CNT_MAX) begin
                dout <= din_q2;
                cnt  <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end
endmodule

```



tools -> create and packege new ip  
<img width="545" height="97" alt="image" src="https://github.com/user-attachments/assets/f03b4514-1abe-4024-956c-725a6322cf8e" />  


#### Step 1: ZYNQ7 Processing System ì¶”ê°€
1. IP Catalogì—ì„œ "ZYNQ7 Processing System" ê²€ìƒ‰
2. ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨ì— ì¶”ê°€
3. "Run Block Automation" í´ë¦­í•˜ì—¬ ìë™ ì„¤ì • ì ìš©

#### Step 2: AXI GPIO ì¶”ê°€
1. IP Catalogì—ì„œ "AXI GPIO" ê²€ìƒ‰
2. ë¸”ë¡ ë‹¤ì´ì–´ê·¸ë¨ì— ì¶”ê°€
3. AXI GPIOë¥¼ ë”ë¸”í´ë¦­í•˜ì—¬ ì„¤ì •:
   - **GPIO Width**: 4 (LED 4ê°œ ì‚¬ìš©)
   - **All Outputs** ì²´í¬
   - **Enable Dual Channel**: ë¹„í™œì„±í™”

#### Step 3: ì—°ê²°í•˜ê¸°
1. "Run Connection Automation" í´ë¦­
2. ëª¨ë“  ì˜µì…˜ ì²´í¬í•˜ê³  OK
   - AXI GPIOê°€ ZYNQ PSì˜ M_AXI_GP0ì— ìë™ ì—°ê²°ë¨
   - AXI Interconnectì™€ Processor System Resetì´ ìë™ ì¶”ê°€ë¨

#### Step 4: stepmotor ip ì¶”ê°€
1. ìƒˆë¡œ ë§Œë“¤ì—ˆë˜ ip ì¶”ê°€í›„ gpio_io_o out put ì„ stepmotor ip ì…ë ¥ì— ì—°ê²°
2. clkëŠ” zynqì˜ fclk_clk1 125Mhz ë§Œë“¤ì–´ì„œ ì—°ê²° (í˜¹ì€ ìƒˆë¡œ í•˜ë‚˜ ë§Œë“¤ì–´ì„œ 125Më¡œ ì„¤ì •ê°€ëŠ¥)  
  

#### Step 5:  stepmotor í¬íŠ¸ë¥¼ ì™¸ë¶€ë¡œ ì—°ê²°
1. stepmotor IP í¬íŠ¸ë¥¼ ìš°í´ë¦­
2. "Make External" ì„ íƒ
3. ìƒì„±ëœ í¬íŠ¸ ì´ë¦„: `coils` (ë˜ëŠ” ìœ ì‚¬í•œ ì´ë¦„)

<br>

<img width="995" height="484" alt="002" src="https://github.com/user-attachments/assets/a9de87aa-6fda-4716-ac66-10f6feb62b9b" />
<br>
ì…ë ¥ì„ í•œë²ˆì— ë°›ì•„ì„œ zybo-z720-stepper-top-0ëª¨ë“ˆ ë‚´ë¶€ verilog ì½”ë“œì—ì„œ 4ê°œë¡œ ë‚˜ëˆ„ì–´ì„œ í• ë‹¹í•´ì¤Œ
<br>
<img width="1461" height="500" alt="001" src="https://github.com/user-attachments/assets/280f59ff-1195-457e-b728-81e9364a7c7e" />
<br>
ì´ë ‡ê²Œ 4ê°œë¥¼ ë‚˜ëˆ ì„œ ë°›ì•„ì£¼ë©´ ì •ìƒì‘ë™ ì•ˆí•¨ xsliceí•´ì„œ ë‚˜ëˆ„ì–´ì„œ ë°›ê±°ë‚˜ í•˜ë‚˜ë¡œ ë°›ì•„ì„œ ë‚´ë¶€ì—ì„œ ë‚˜ëˆ ì£¼ê±°ë‚˜ í•´ì•¼í•¨
<br>
<img width="1209" height="448" alt="image" src="https://github.com/user-attachments/assets/f984f7b9-f1d6-4de9-acf7-f99a6b0d21b6" />
<br>


### 1.4 ì£¼ì†Œ í• ë‹¹ í™•ì¸

1. "Address Editor" íƒ­ í´ë¦­
2. `axi_gpio_0`ì˜ ì£¼ì†Œ í™•ì¸ (ì˜ˆ: `0x41200000`)
   - âš ï¸ ì´ ì£¼ì†ŒëŠ” ë‚˜ì¤‘ì— ì†Œí”„íŠ¸ì›¨ì–´ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤

### 1.5 ì œì•½ íŒŒì¼(Constraints) ìƒì„±

#### Step 1: XDC íŒŒì¼ ìƒì„±
1. Sources ì°½ì—ì„œ "Add Sources" í´ë¦­
2. "Add or create constraints" ì„ íƒ
3. "Create File" í´ë¦­
4. íŒŒì¼ëª…: `zybo_constraints.xdc`


#### Step 2: coils[3:0] í•€ ë§¤í•‘ ì‘ì„±


**`zybo_constraints.xdc` íŒŒì¼ ë‚´ìš©:**
```tcl##Pmod Header JE                                                                                                                  
set_property -dict { PACKAGE_PIN V12   IOSTANDARD LVCMOS33 } [get_ports { coils[0] }]; #IO_L4P_T0_34 Sch=je[1]						 
set_property -dict { PACKAGE_PIN W16   IOSTANDARD LVCMOS33 } [get_ports { coils[1] }]; #IO_L18N_T2_34 Sch=je[2]                     
set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { coils[2] }]; #IO_25_35 Sch=je[3]                          
set_property -dict { PACKAGE_PIN H15   IOSTANDARD LVCMOS33 } [get_ports { coils[3] }]; #IO_L19P_T3_35 Sch=je[4]                     
#set_property -dict { PACKAGE_PIN V13   IOSTANDARD LVCMOS33 } [get_ports { je[4] }]; #IO_L3N_T0_DQS_34 Sch=je[7]                  
#set_property -dict { PACKAGE_PIN U17   IOSTANDARD LVCMOS33 } [get_ports { je[5] }]; #IO_L9N_T1_DQS_34 Sch=je[8]                  
#set_property -dict { PACKAGE_PIN T17   IOSTANDARD LVCMOS33 } [get_ports { je[6] }]; #IO_L20P_T3_34 Sch=je[9]                     
#set_property -dict { PACKAGE_PIN Y17   IOSTANDARD LVCMOS33 } [get_ports { je[7] }]; #IO_L7N_T1_34 Sch=je[10]   
```

> âš ï¸ **ì£¼ì˜**: ì‹¤ì œë¡œ Block Designì—ì„œ ìƒì„±ëœ í¬íŠ¸ ì´ë¦„ì„ í™•ì¸í•˜ê³  ìœ„ì˜ `gpio_rtl_0_tri_o`ë¥¼ ì‹¤ì œ ì´ë¦„ìœ¼ë¡œ ë³€ê²½í•˜ì„¸ìš”.

### 1.6 HDL Wrapper ìƒì„± ë° ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±

1. Sources ì°½ì—ì„œ Block Design (`system.bd`) ìš°í´ë¦­
2. "Create HDL Wrapper" ì„ íƒ
3. "Let Vivado manage wrapper..." ì„ íƒ
4. "Generate Bitstream" í´ë¦­
5. í•©ì„± ë° êµ¬í˜„ì´ ì™„ë£Œë  ë•Œê¹Œì§€ ëŒ€ê¸° (â±ï¸ 10-20ë¶„ ì†Œìš”)

### 1.7 í•˜ë“œì›¨ì–´ ë‚´ë³´ë‚´ê¸°

1. File â†’ Export â†’ Export Hardware í´ë¦­
2. "Include bitstream" ì„ íƒ
3. íŒŒì¼ ì €ì¥: `stepmotor_top_wrapper.xsa`
4. ì´ íŒŒì¼ì„ Ubuntuë¡œ ì „ì†¡ (USB, ë„¤íŠ¸ì›Œí¬ ë“±)

---  

</details>

  
## 2ï¸âƒ£ PetaLinux í”„ë¡œì íŠ¸ ìƒì„± (Ubuntu 22.04)

<details>
<summary>í¼ì¹˜ê¸°/ì ‘ê¸° **ê°œë°œí™˜ê²½** </summary>  

### 2.1 PetaLinux í™˜ê²½ ì„¤ì •

```bash
# XSA íŒŒì¼ ì¤€ë¹„
cp /mnt/share/`stepmotor_top_wrapper.xsa ~/projects/

# PetaLinux ì„¤ì¹˜ í™•ì¸ (2022.2 ë²„ì „)
source ~/petalinux/2022.2/settings.sh

# ì‘ì—… ë””ë ‰í† ë¦¬ ì´
cd ~/projects/myproject
```

### 2.3 í•˜ë“œì›¨ì–´ ì •ë³´ ê°€ì ¸ì˜¤ê¸°

```bash
# Vivadoì—ì„œ exportí•œ XSA íŒŒì¼ ê²½ë¡œ ì§€ì •
petalinux-config --get-hw-description=~/projects/
```

### 2.4 Device Tree ìˆ˜ì • (ì¤‘ìš”!)

PL GPIOë¥¼ ì‚¬ìš©í•˜ë ¤ë©´ Device Treeì— GPIO ì»¨íŠ¸ë¡¤ëŸ¬ë¥¼ ë“±ë¡í•´ì•¼ í•©ë‹ˆë‹¤.

```bash
# Device Tree í¸ì§‘
vi project-spec/meta-user/recipes-bsp/device-tree/files/system-user.dtsi
```

**`system-user.dtsi` ë‚´ìš©:**
```dts
/include/ "system-conf.dtsi"
/ {
};

&axi_gpio_0 {
    compatible = "xlnx,xps-gpio-1.00.a";
    gpio-controller;
    #gpio-cells = <2>;
    xlnx,all-inputs = <0x0>;
    xlnx,all-outputs = <0x1>;
    xlnx,dout-default = <0x0>;
    xlnx,gpio-width = <0x4>;
    xlnx,tri-default = <0xFFFFFFFF>;
    xlnx,is-dual = <0>;
};
```

**ì„¤ëª…:**
- `gpio-controller`: ì´ ë””ë°”ì´ìŠ¤ê°€ GPIO ì»¨íŠ¸ë¡¤ëŸ¬ì„ì„ ì„ ì–¸
- `#gpio-cells = <2>`: GPIO ì°¸ì¡° ì‹œ 2ê°œì˜ ì…€ ì‚¬ìš© (í•€ ë²ˆí˜¸, í”Œë˜ê·¸)
- `xlnx,gpio-width = <0x4>`: GPIO í­ 4ë¹„íŠ¸ (LED 4ê°œ)
- `xlnx,all-outputs = <0x1>`: ëª¨ë“  í•€ì´ ì¶œë ¥

### 2.5 ì»¤ë„ ì„¤ì • í™•ì¸

```bash
petalinux-config -c kernel
```

ë‹¤ìŒ ì˜µì…˜ë“¤ì´ í™œì„±í™”ë˜ì–´ ìˆëŠ”ì§€ í™•ì¸:
```
Device Drivers --->
    [*] GPIO Support --->
        <*> Memory mapped GPIO drivers --->
            <*> Xilinx GPIO support
        <*> /sys/class/gpio/... (sysfs interface)
```

ì €ì¥í•˜ê³  ì¢…ë£Œ (Save â†’ Exit)
<br>
<br>

stepmotor_top_wrapper.xsa ì••ì¶œí’€ê³   
design_1_wrapper.bit -> cd ~/projects/myproject/images/linux ê²½ë¡œì— ë³µì‚¬



### 2.6 PetaLinux ë¹Œë“œ

```bash
cd ~/projects/myproject

# PetaLinux í™˜ê²½ í™•ì¸
source ~/petalinux/2022.2/settings.sh

# ë¹Œë“œ ì‹œì‘
petalinux-build

petalinux-package --boot \
    --fsbl images/linux/zynq_fsbl.elf \
    --fpga images/linux/design_1_wrapper.bit \
    --u-boot images/linux/u-boot.elf \
    --force

# WIC ì´ë¯¸ì§€ ìƒì„±
petalinux-package --wic \
    --bootfiles "BOOT.BIN image.ub boot.scr" \
    --images-dir images/linux/
```

---
```
petalinux-build -c kernel

ë¹Œë“œ í›„ ì„¤ì • í™•ì¸
bash# GPIO ì„¤ì •ì´ ì œëŒ€ë¡œ ì ìš©ë˜ì—ˆëŠ”ì§€ í™•ì¸
grep "CONFIG_GPIO" build/tmp/work/zynq_generic-xilinx-linux-gnueabi/linux-xlnx/*/linux-zynq_generic-standard-build/.config | grep "=y"


**ì˜ˆìƒ ì¶œë ¥:**
CONFIG_GPIOLIB=yã…‡
CONFIG_GPIO_SYSFS=y
CONFIG_GPIO_XILINX=y
CONFIG_OF_GPIO=y
CONFIG_GPIO_GENERIC=y
```
---


</details>  

## 3. shell scriptë¡œ ì œì–´,  CíŒŒì¼ì„ armìš©ìœ¼ë¡œ ì»´íŒŒì¼ í•´ì„œ ì œì–´


<details>  
   
<summary>í¼ì¹˜ê¸°/ì ‘ê¸° **ê°œë°œí™˜ê²½** </summary>  



### 3.1 Zybo ë¶€íŒ… ë° ë¡œê·¸ì¸

1. SD ì¹´ë“œë¥¼ Zyboì— ì‚½ì…
2. UART ì—°ê²° (115200 8N1)
3. ì „ì› ì¼œê¸°
4. ë¡œê·¸ì¸: `root` / `root`

### 3.2 GPIO sysfs ì¸í„°í˜ì´ìŠ¤ í™•ì¸

```bash
# GPIO ì»¨íŠ¸ë¡¤ëŸ¬ í™•ì¸
ls /sys/class/gpio/

# gpiochipì´ ë³´ì´ë©´ ì •ìƒ (ì˜ˆ: gpiochip496)
# ë²ˆí˜¸ëŠ” ì‹œìŠ¤í…œë§ˆë‹¤ ë‹¤ë¥¼ ìˆ˜ ìˆìŒ

# GPIO ë² ì´ìŠ¤ ë²ˆí˜¸ í™•ì¸
cat /sys/class/gpio/gpiochip*/base
cat /sys/class/gpio/gpiochip*/ngpio
```

ì˜ˆë¥¼ ë“¤ì–´:
- base: 496
- ngpio: 4

ê·¸ëŸ¬ë©´ GPIO ë²ˆí˜¸ëŠ” **496, 497, 498, 499**ì…ë‹ˆë‹¤

```shc
# GPIO export (LED0 = GPIO 1020 ê°€ì •)
echo 1020 > /sys/class/gpio/export
echo 1021 > /sys/class/gpio/export
echo 1022 > /sys/class/gpio/export
echo 1023 > /sys/class/gpio/export

# ì¶œë ¥ ëª¨ë“œ ì„¤ì •
echo out > /sys/class/gpio/gpio1020/direction
echo out > /sys/class/gpio/gpio1021/direction
echo out > /sys/class/gpio/gpio1022/direction
echo out > /sys/class/gpio/gpio1023/direction


# LED ì¼œê¸°
echo 1 > /sys/class/gpio/gpio1020/value
echo 1 > /sys/class/gpio/gpio1021/value
echo 1 > /sys/class/gpio/gpio1022/value
echo 1 > /sys/class/gpio/gpio1023/value

# LED ë„ê¸°
echo 0 > /sys/class/gpio/gpio1020/value
echo 0 > /sys/class/gpio/gpio1021/value
echo 0 > /sys/class/gpio/gpio1022/value
echo 0 > /sys/class/gpio/gpio1023/value

# GPIO unexport
echo 1020 > /sys/class/gpio/unexport


1020 - reset (0 : reset, 1 : unreset)
1021 - run (0 : stop, 1: run)
1022 - dir (0:frw, 1:back)
1023 - half_full (0:half, 1: full)
```

## 3.3 CíŒŒì¼ì„ armìš©ìœ¼ë¡œ ì»´íŒŒì¼ í•´ì„œ ì œì–´

### stepctl.c (ARM Compile)

```
arm-linux-gnueabihf-gcc -o stepctl stepctl.c
//armìš©ìœ¼ë¡œ ì»µíŒŒì¼ ìš°ë¶„íˆ¬ì—ì„œ ê·¸ë‹¤ìŒ share í´ë”ì— ì»´íŒŒì¼ëœ stepctl ë³µì‚¬  
teraterìœ¼ë¡œ ZMODEMìœ¼ë¡œ ìˆ˜ì‹ í›„ì— chmod ì„¤ì •í›„ ì‹¤í–‰  
```

```c
// stepctl.c â€” Zybo Z7-20 + PetaLinuxì—ì„œ sysfs GPIO(1020~1023)ë¡œ ìŠ¤í…ëª¨í„° ì œì–´
// ì‚¬ìš©ë²•: ë³´ë“œì˜ UART ì½˜ì†”(ttyPS0)ì—ì„œ ./stepctl ì‹¤í–‰ í›„ ëª…ë ¹ ì…ë ¥
// ëª…ë ¹ ì˜ˆì‹œ: show / set run 1 / toggle dir / pulse reset 100 / watch 500 / quit

#define _GNU_SOURCE
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <unistd.h>
#include <fcntl.h>
#include <errno.h>
#include <signal.h>
#include <time.h>
#include <sys/stat.h>

typedef struct {
    const char *name; // ë…¼ë¦¬ëª…
    int gpio;         // sysfs ë²ˆí˜¸
    const char *desc; // ì„¤ëª…
} gpio_map_t;

static gpio_map_t gmap[] = {
    {"reset",     1020, "0: reset(assert), 1: unreset(deassert)"},
    {"run",       1021, "0: stop, 1: run"},
    {"dir",       1022, "0: forward, 1: backward"},
    {"half_full", 1023, "0: half-step, 1: full-step"},
};
static const int GMAP_N = sizeof(gmap)/sizeof(gmap[0]);

static volatile sig_atomic_t g_stop = 0;
static void on_sigint(int sig){ (void)sig; g_stop = 1; }

static int write_str(const char *path, const char *s){
    int fd = open(path, O_WRONLY);
    if (fd < 0) return -errno;
    ssize_t n = write(fd, s, strlen(s));
    int rc = (n < 0) ? -errno : 0;
    close(fd);
    return rc;
}
static int read_str(const char *path, char *buf, size_t cap){
    int fd = open(path, O_RDONLY);
    if (fd < 0) return -errno;
    ssize_t n = read(fd, buf, cap-1);
    if (n < 0){ int e = -errno; close(fd); return e; }
    buf[n] = '\0';
    close(fd);
    return 0;
}
static int path_exists(const char *path){
    struct stat st;
    return stat(path, &st) == 0;
}

static int gpio_export_if_needed(int gpio){
    char dirpath[128];
    snprintf(dirpath, sizeof(dirpath), "/sys/class/gpio/gpio%d", gpio);
    if (path_exists(dirpath)) return 0;
    char num[16]; snprintf(num, sizeof(num), "%d", gpio);
    int rc = write_str("/sys/class/gpio/export", num);
    if (rc < 0 && rc != -EBUSY) return rc;
    // sysfsê°€ ìƒì„±ë  ë•Œê¹Œì§€ ì ê¹ ëŒ€ê¸°
    for (int i=0; i<50; ++i){
        if (path_exists(dirpath)) return 0;
        usleep(20000);
    }
    return -ETIMEDOUT;
}
static int gpio_set_dir_out(int gpio){
    char path[128];
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/direction", gpio);
    return write_str(path, "out");
}
static int gpio_set_value(int gpio, int value){
    char path[128], v[4];
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/value", gpio);
    snprintf(v, sizeof(v), "%d", value ? 1 : 0);
    return write_str(path, v);
}
static int gpio_get_value(int gpio, int *value){
    char path[128], buf[16];
    snprintf(path, sizeof(path), "/sys/class/gpio/gpio%d/value", gpio);
    int rc = read_str(path, buf, sizeof(buf));
    if (rc < 0) return rc;
    *value = (buf[0] == '1') ? 1 : 0;
    return 0;
}

static gpio_map_t* find_gpio(const char *name){
    for (int i=0;i<GMAP_N;i++)
        if (strcmp(gmap[i].name, name)==0) return &gmap[i];
    return NULL;
}

static void msleep(unsigned ms){
    struct timespec ts;
    ts.tv_sec = ms / 1000;
    ts.tv_nsec = (long)(ms % 1000) * 1000000L;
    nanosleep(&ts, NULL);
}

static void print_header(void){
    printf("\n=== Step Motor GPIO Control (sysfs) ===\n");
    for (int i=0;i<GMAP_N;i++)
        printf(" - %-9s : gpio%d  (%s)\n", gmap[i].name, gmap[i].gpio, gmap[i].desc);
    printf("\nëª…ë ¹:\n");
    printf("  show                      : í˜„ì¬ ìƒíƒœ ì¶œë ¥\n");
    printf("  set <name> <0|1>          : ê°’ ì„¤ì • (ì˜ˆ: set run 1)\n");
    printf("  toggle <name>             : 0/1 í† ê¸€\n");
    printf("  pulse <name> <ms> [level] : <level>(ê¸°ë³¸ 1)ë¡œ <ms>ms í„ìŠ¤\n");
    printf("  watch <ms>                : <ms>ì£¼ê¸°ë¡œ ìƒíƒœ ê°±ì‹  (Ctrl+C ì¢…ë£Œ)\n");
    printf("  help                      : ë„ì›€ë§\n");
    printf("  quit/exit                 : ì¢…ë£Œ\n\n");
}

static void cmd_show(void){
    printf("\n[GPIO ìƒíƒœ]\n");
    for (int i=0;i<GMAP_N;i++){
        int v=-1;
        int rc = gpio_get_value(gmap[i].gpio, &v);
        if (rc==0) printf("  %-9s(gpio%-4d) = %d\n", gmap[i].name, gmap[i].gpio, v);
        else printf("  %-9s(gpio%-4d) = <error %d>\n", gmap[i].name, gmap[i].gpio, rc);
    }
    printf("\n");
}

static int ensure_all_ready(void){
    for (int i=0;i<GMAP_N;i++){
        int rc = gpio_export_if_needed(gmap[i].gpio);
        if (rc<0) {
            fprintf(stderr, "gpio%d export ì‹¤íŒ¨: %s\n", gmap[i].gpio, strerror(-rc));
            return rc;
        }
        rc = gpio_set_dir_out(gmap[i].gpio);
        if (rc<0) {
            fprintf(stderr, "gpio%d direction=out ì‹¤íŒ¨: %s\n", gmap[i].gpio, strerror(-rc));
            return rc;
        }
    }
    return 0;
}

int main(void){
    signal(SIGINT, on_sigint);
    signal(SIGTERM, on_sigint);

    if (ensure_all_ready() < 0){
        fprintf(stderr, "ì´ˆê¸°í™” ì‹¤íŒ¨. root ê¶Œí•œ ë˜ëŠ” ë””ë°”ì´ìŠ¤ íŠ¸ë¦¬/í¼ë¯¸ì…˜ í™•ì¸ í•„ìš”.\n");
        return 1;
    }

    print_header();
    cmd_show();

    char line[256];
    while (1){
        printf("stepctl> ");
        fflush(stdout);
        if (!fgets(line, sizeof(line), stdin)) break;

        // ê³µë°±/ê°œí–‰ ì •ë¦¬
        char *p = line;
        while (*p==' '||*p=='\t') p++;
        size_t L = strlen(p);
        while (L>0 && (p[L-1]=='\n'||p[L-1]=='\r'||p[L-1]==' '||p[L-1]=='\t')) p[--L]=0;
        if (L==0) continue;

        if (!strcmp(p,"quit") || !strcmp(p,"exit")) break;
        if (!strcmp(p,"help")) { print_header(); continue; }
        if (!strcmp(p,"show")) { cmd_show(); continue; }

        if (!strncmp(p,"set ",4)){
            char name[32]; int val; 
            if (sscanf(p+4, "%31s %d", name, &val)==2){
                gpio_map_t *gm = find_gpio(name);
                if (!gm){ printf("ì•Œ ìˆ˜ ì—†ëŠ” name: %s\n", name); continue; }
                if (val!=0 && val!=1){ printf("ê°’ì€ 0 ë˜ëŠ” 1\n"); continue; }
                int rc = gpio_set_value(gm->gpio, val);
                if (rc<0) printf("ì„¤ì • ì‹¤íŒ¨: %s\n", strerror(-rc));
                else cmd_show();
            } else {
                printf("í˜•ì‹: set <name> <0|1>\n");
            }
            continue;
        }

        if (!strncmp(p,"toggle ",7)){
            char name[32];
            if (sscanf(p+7, "%31s", name)==1){
                gpio_map_t *gm = find_gpio(name);
                if (!gm){ printf("ì•Œ ìˆ˜ ì—†ëŠ” name: %s\n", name); continue; }
                int v=0; int rc = gpio_get_value(gm->gpio, &v);
                if (rc<0){ printf("ì½ê¸° ì‹¤íŒ¨: %s\n", strerror(-rc)); continue; }
                rc = gpio_set_value(gm->gpio, !v);
                if (rc<0) printf("ì„¤ì • ì‹¤íŒ¨: %s\n", strerror(-rc));
                else cmd_show();
            } else {
                printf("í˜•ì‹: toggle <name>\n");
            }
            continue;
        }

        if (!strncmp(p,"pulse ",6)){
            char name[32]; int ms=0; int level=1;
            int n = sscanf(p+6, "%31s %d %d", name, &ms, &level);
            if (n>=2){
                gpio_map_t *gm = find_gpio(name);
                if (!gm){ printf("ì•Œ ìˆ˜ ì—†ëŠ” name: %s\n", name); continue; }
                if (ms<=0){ printf("msëŠ” ì–‘ìˆ˜ì—¬ì•¼ í•©ë‹ˆë‹¤\n"); continue; }
                if (level!=0 && level!=1) level = 1;
                int v_backup=0; 
                if (gpio_get_value(gm->gpio, &v_backup)<0) v_backup=0;
                if (gpio_set_value(gm->gpio, level)<0){ printf("ì„¤ì • ì‹¤íŒ¨\n"); continue; }
                msleep((unsigned)ms);
                gpio_set_value(gm->gpio, v_backup);
                cmd_show();
            } else {
                printf("í˜•ì‹: pulse <name> <ms> [level]\n");
            }
            continue;
        }

        if (!strncmp(p,"watch ",6)){
            int period_ms = 0;
            if (sscanf(p+6, "%d", &period_ms)==1 && period_ms>=50){
                printf("watch ì‹œì‘ â€” %d ms ì£¼ê¸° (Ctrl+C ì¢…ë£Œ)\n", period_ms);
                g_stop = 0;
                while (!g_stop){
                    cmd_show();
                    msleep((unsigned)period_ms);
                }
                printf("watch ì¢…ë£Œ\n");
            } else {
                printf("í˜•ì‹: watch <ms>  (ê¶Œì¥: >= 100)\n");
            }
            continue;
        }

        printf("ì•Œ ìˆ˜ ì—†ëŠ” ëª…ë ¹ì…ë‹ˆë‹¤. help ë¥¼ ì…ë ¥í•´ ë³´ì„¸ìš”.\n");
    }

    printf("ì¢…ë£Œí•©ë‹ˆë‹¤.\n");
    return 0;
}

```

```
arm-linux-gnueabihf-gcc -o stepctl stepctl.c
```


<br>


```text
# ì‹œë¦¬ì–¼ íŒŒì¼ ì „ì†¡ ì‚¬ìš©ë²• (TeraTerm)

lrzsz íŒ¨í‚¤ì§€ ì„¤ì¹˜ í›„, TeraTermì„ í†µí•´ íŒŒì¼ì„ ì „ì†¡í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.


ë³´ë“œì—ì„œ íŒŒì¼ ìˆ˜ì‹  (PC â†’ ë³´ë“œ):

# ë³´ë“œ ì½˜ì†”ì—ì„œ
cd /home/root

# ZMODEMìœ¼ë¡œ ìˆ˜ì‹  ëŒ€ê¸° (ê°€ì¥ ê¶Œì¥)
rz

# ë˜ëŠ” YMODEMìœ¼ë¡œ ìˆ˜ì‹ 
ry

TeraTermì—ì„œ íŒŒì¼ ì „ì†¡:

File â†’ Transfer â†’ ZMODEM â†’ Send í´ë¦­
ì „ì†¡í•  íŒŒì¼ ì„ íƒ (ì˜ˆ: gpio_test ì‹¤í–‰íŒŒì¼)
ì „ì†¡ ì™„ë£Œ í›„ ì‹¤í–‰ ê¶Œí•œ ë¶€ì—¬:

chmod +x gpio_test
./gpio_test


ë³´ë“œì—ì„œ íŒŒì¼ ì†¡ì‹  (ë³´ë“œ â†’ PC):

# ë³´ë“œ ì½˜ì†”ì—ì„œ
cd /home/root

# ZMODEMìœ¼ë¡œ ì†¡ì‹ 
sz filename

TeraTermì—ì„œ íŒŒì¼ ìˆ˜ì‹ :

File â†’ Transfer â†’ ZMODEM â†’ Receive í´ë¦­
ì €ì¥ ìœ„ì¹˜ ì„ íƒ

í”„ë¡œí† ì½œ ë¹„êµ:

XMODEM: ëŠë¦¼, ë‹¨ì¼ íŒŒì¼ë§Œ (rx/sx)
YMODEM: ì¤‘ê°„, ë°°ì¹˜ ì „ì†¡ ê°€ëŠ¥ (ry/sy)
ZMODEM: ë¹ ë¦„, ì˜¤ë¥˜ ë³µêµ¬, ì´ì–´ë°›ê¸° ì§€ì› (rz/sz) â† ê¶Œì¥
```

```
root@myproject:~# ./stepctl

=== Step Motor GPIO Control (sysfs) ===
 - reset     : gpio1020  (0: reset(assert), 1: unreset(deassert))
 - run       : gpio1021  (0: stop, 1: run)
 - dir       : gpio1022  (0: forward, 1: backward)
 - half_full : gpio1023  (0: half-step, 1: full-step)

ëª…ë ¹:
  show                      : í˜„ì¬ ìƒíƒœ ì¶œë ¥
  set <name> <0|1>          : ê°’ ì„¤ì • (ì˜ˆ: set run 1)
  toggle <name>             : 0/1 í† ê¸€
  pulse <name> <ms> [level] : <level>(ê¸°ë³¸ 1)ë¡œ <ms>ms í„ìŠ¤
  watch <ms>                : <ms>ì£¼ê¸°ë¡œ ìƒíƒœ ê°±ì‹  (Ctrl+C ì¢…ë£Œ)
  help                      : ë„ì›€ë§
  quit/exit                 : ì¢…ë£Œ


[GPIO ìƒíƒœ]
  reset    (gpio1020) = 0
  run      (gpio1021) = 0
  dir      (gpio1022) = 0
  half_full(gpio1023) = 0
```

</details>


---

=============================================================
# 4. AXI4 Peripheral IP ìƒì„± ê³¼ì •
=============================================================  

<details>
<summary>í¼ì¹˜ê¸°/ì ‘ê¸° **ì˜¤ë¥˜ ì°¸ì¡°ìš© ë‹¤ì‹œ í• ê±°ì„** </summary>  


<img width="1154" height="452" alt="006" src="https://github.com/user-attachments/assets/40d6decf-b090-468d-95ad-401d186e5da3" />

### 1. Create and Package New IP ì‹œì‘
Vivadoì—ì„œ í”„ë¡œì íŠ¸ ë§Œë“ í›„ : ipë§Œë“¤ê¸° ìœ„í•œ add source

```verilog
// zybo_z720_stepper_top.v - 50MHz version
// ULN2003 Stepper Motor Controller for Zybo Z7-20
// Clock: 50MHz (modified from 125MHz)

module zybo_z720_stepper_top #(
    parameter integer CLK_HZ        = 50_000_000,  // 50MHz
    parameter integer STEPS_PER_SEC = 600
)(
    input  wire clk,
    input  wire [3:0] in_signal,
    output wire [3:0] coils
);
    // Input signal mapping
    wire rst_n     = in_signal[0];  // Active-Low Reset
    wire sw_run    = in_signal[1];  // Run/Stop control
    wire sw_dir    = in_signal[2];  // Direction: 1=CW, 0=CCW
    wire half_full = in_signal[3];  // Step mode: 1=half-step, 0=full-step
    
    // Debounced signals
    wire run_clean, dir_clean;
    
    // Debounce for run signal
    debounce #(
        .CLK_HZ(CLK_HZ), 
        .MS(10)
    ) u_db_run (
        .clk(clk), 
        .rst_n(rst_n), 
        .din(sw_run), 
        .dout(run_clean)
    );
    
    // Debounce for direction signal
    debounce #(
        .CLK_HZ(CLK_HZ), 
        .MS(10)
    ) u_db_dir (
        .clk(clk), 
        .rst_n(rst_n), 
        .din(sw_dir), 
        .dout(dir_clean)
    );
    
    // Step timer calculation
    // At 50MHz with 600 steps/sec: TICKS_PER_STEP = 83,333 ticks
    // Step period = 1.667ms
    localparam integer TICKS_PER_STEP = (CLK_HZ / STEPS_PER_SEC);
    
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);
    
    // Step timer counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            tick_cnt <= TICKS_PER_STEP - 1;
        else if (run_clean)
            tick_cnt <= (tick_cnt == 0) ? (TICKS_PER_STEP - 1) : (tick_cnt - 1);
        else
            tick_cnt <= TICKS_PER_STEP - 1;
    end
    
    // Step index (0-7 for half-step, 0-3 for full-step)
    reg [2:0] step_idx;
    reg [2:0] max_idx;
    
    // Maximum index based on step mode
    always @(*) 
        max_idx = (half_full) ? 3'd7 : 3'd3;
    
    // Step index counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            step_idx <= 0;
        else if (run_clean && step_pulse) begin
            if (dir_clean) begin
                // Clockwise rotation
                if (step_idx == max_idx) 
                    step_idx <= 0;
                else                     
                    step_idx <= step_idx + 1'b1;
            end else begin
                // Counter-clockwise rotation
                if (step_idx == 0) 
                    step_idx <= max_idx;
                else               
                    step_idx <= step_idx - 1'b1;
            end
        end
    end
    
    // Coil pattern ROM
    reg [3:0] patt;
    
    always @(*) begin
        if (half_full) begin
            // Half-step sequence (8 steps)
            case (step_idx)
                3'd0: patt = 4'b1000;  // A
                3'd1: patt = 4'b1100;  // AB
                3'd2: patt = 4'b0100;  // B
                3'd3: patt = 4'b0110;  // BC
                3'd4: patt = 4'b0010;  // C
                3'd5: patt = 4'b0011;  // CD
                3'd6: patt = 4'b0001;  // D
                3'd7: patt = 4'b1001;  // DA
                default: patt = 4'b0000;
            endcase
        end else begin
            // Full-step sequence (4 steps)
            case (step_idx[1:0])
                2'd0: patt = 4'b1100;  // AB
                2'd1: patt = 4'b0110;  // BC
                2'd2: patt = 4'b0011;  // CD
                2'd3: patt = 4'b1001;  // DA
                default: patt = 4'b0000;
            endcase
        end
    end
    
    // Output coil pattern (0 when stopped)
    assign coils = run_clean ? patt : 4'b0000;

endmodule

// ---------------------- debounce ----------------------
// Input debounce module for switch signals
// Filters out mechanical bounce noise

module debounce #(
    parameter integer CLK_HZ = 50_000_000,  // 50MHz
    parameter integer MS     = 10           // 10ms debounce time
)(
    input  wire clk,
    input  wire rst_n,
    input  wire din,
    output reg  dout
);
    // Counter max value calculation
    // At 50MHz with 10ms: CNT_MAX = 400,000
    // Actual debounce time = 8ms (close enough)
    localparam integer CNT_MAX = (CLK_HZ/1250)*MS;
    
    // Double synchronizer for metastability prevention
    reg din_q1, din_q2;
    reg [31:0] cnt;
    
    // Input synchronizer
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            din_q1 <= 1'b0;
            din_q2 <= 1'b0;
        end else begin
            din_q1 <= din;
            din_q2 <= din_q1;
        end
    end
    
    // Debounce counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt  <= 0;
            dout <= 0;
        end else if (din_q2 == dout) begin
            // Input stable, reset counter
            cnt <= 0;
        end else begin
            // Input changed, count up
            if (cnt >= CNT_MAX) begin
                // Counter reached max, update output
                dout <= din_q2;
                cnt  <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end

endmodule

```

```
Tools â†’ Create and Package New IP...
â†’ Create a new AXI4 peripheral ì„ íƒ
â†’ Next
```

### 2. Peripheral Details ì„¤ì •
```
Name: stepper_motor_ctrl (ë˜ëŠ” ì›í•˜ëŠ” ì´ë¦„)
Version: 1.0
Display name: Stepper Motor Controller
Description: ULN2003 Stepper Motor Controller with AXI4-Lite interface
```

### 3. Add Interfaces
```
Interface Type: AXI4-Lite
Interface Mode: Slave
Data Width: 32
Number of Registers: 4 (ìµœì†Œí•œ í•„ìš”)
```

ì¶”ì²œ ë ˆì§€ìŠ¤í„° ë§µ:
* Offset 0x00: Control Register (run, dir, half_full, enable)
* Offset 0x04: Status Register (í˜„ì¬ step_idx, coils ìƒíƒœ)
* Offset 0x08: Speed Register (STEPS_PER_SEC ì„¤ì •)
* Offset 0x0C: Reserved

<img width="842" height="572" alt="004" src="https://github.com/user-attachments/assets/dcbb97ff-0f82-4658-9496-09764785ba2b" />
<br>
<img width="842" height="572" alt="005" src="https://github.com/user-attachments/assets/109a677f-2991-4562-8b52-2a7c1dc8ddc5" />
<br>
<img width="842" height="572" alt="007" src="https://github.com/user-attachments/assets/ac712f1d-8ef3-4dc8-91ab-1f5f9815998a" />
<br>
<img width="842" height="572" alt="008" src="https://github.com/user-attachments/assets/49a313c0-b29a-4c6c-970a-2b527c70bf0c" />
<br>
<img width="842" height="572" alt="009" src="https://github.com/user-attachments/assets/58fcd524-f69e-4c13-9eea-f4b4aa9f1cb0" />
<br>
<img width="842" height="572" alt="010" src="https://github.com/user-attachments/assets/28b3842d-7169-49b3-9bd4-801bb6897fca" />
<br>
<img width="842" height="572" alt="011" src="https://github.com/user-attachments/assets/2108e12f-9342-4be1-915f-b82da6645ba0" />
<br>
<img width="1080" height="657" alt="012" src="https://github.com/user-attachments/assets/301d7c4f-fac9-4cb0-b415-a6fdcb65766b" />
<br>
<img width="1077" height="655" alt="013" src="https://github.com/user-attachments/assets/63413475-cbfc-4413-bda9-00fe96b3642c" />
<br>


### 4. IP êµ¬ì¡° ì œì•ˆ

IPë¥¼ ìƒì„±í•˜ë©´ <ip_name>_v1_0_S00_AXI.v íŒŒì¼ì´ ìƒì„±ë©ë‹ˆë‹¤. ì´ íŒŒì¼ì„ ìˆ˜ì •í•´ì•¼ í•©ë‹ˆë‹¤:

```verilog
// stepper_motor_ctrl_v1_0_S00_AXI.v ìˆ˜ì • ì˜ˆì‹œ
`timescale 1 ns / 1 ps

module stepper_motor_ctrl_v1_0_S00_AXI #
(
    // Users to add parameters here
    parameter integer CLK_HZ = 125_000_000,
    // User parameters ends
    // Do not modify the parameters beyond this line

    // Width of S_AXI data bus
    parameter integer C_S_AXI_DATA_WIDTH = 32,
    // Width of S_AXI address bus
    parameter integer C_S_AXI_ADDR_WIDTH = 4
)
(
    // Users to add ports here
    output wire [3:0] coils_out,
    // User ports ends
    // Do not modify the ports beyond this line

    // Global Clock Signal
    input wire  S_AXI_ACLK,
    // Global Reset Signal. This Signal is Active LOW
    input wire  S_AXI_ARESETN,
    // Write address (issued by master, acceped by Slave)
    input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_AWADDR,
    // Write channel Protection type. This signal indicates the
    // privilege and security level of the transaction, and whether
    // the transaction is a data access or an instruction access.
    input wire [2 : 0] S_AXI_AWPROT,
    // Write address valid. This signal indicates that the master signaling
    // valid write address and control information.
    input wire  S_AXI_AWVALID,
    // Write address ready. This signal indicates that the slave is ready
    // to accept an address and associated control signals.
    output wire  S_AXI_AWREADY,
    // Write data (issued by master, acceped by Slave) 
    input wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_WDATA,
    // Write strobes. This signal indicates which byte lanes hold
    // valid data. There is one write strobe bit for each eight
    // bits of the write data bus.    
    input wire [(C_S_AXI_DATA_WIDTH/8)-1 : 0] S_AXI_WSTRB,
    // Write valid. This signal indicates that valid write
    // data and strobes are available.
    input wire  S_AXI_WVALID,
    // Write ready. This signal indicates that the slave
    // can accept the write data.
    output wire  S_AXI_WREADY,
    // Write response. This signal indicates the status
    // of the write transaction.
    output wire [1 : 0] S_AXI_BRESP,
    // Write response valid. This signal indicates that the channel
    // is signaling a valid write response.
    output wire  S_AXI_BVALID,
    // Response ready. This signal indicates that the master
    // can accept a write response.
    input wire  S_AXI_BREADY,
    // Read address (issued by master, acceped by Slave)
    input wire [C_S_AXI_ADDR_WIDTH-1 : 0] S_AXI_ARADDR,
    // Protection type. This signal indicates the privilege
    // and security level of the transaction, and whether the
    // transaction is a data access or an instruction access.
    input wire [2 : 0] S_AXI_ARPROT,
    // Read address valid. This signal indicates that the channel
    // is signaling valid read address and control information.
    input wire  S_AXI_ARVALID,
    // Read address ready. This signal indicates that the slave is
    // ready to accept an address and associated control signals.
    output wire  S_AXI_ARREADY,
    // Read data (issued by slave)
    output wire [C_S_AXI_DATA_WIDTH-1 : 0] S_AXI_RDATA,
    // Read response. This signal indicates the status of the
    // read transfer.
    output wire [1 : 0] S_AXI_RRESP,
    // Read valid. This signal indicates that the channel is
    // signaling the required read data.
    output wire  S_AXI_RVALID,
    // Read ready. This signal indicates that the master can
    // accept the read data and response information.
    input wire  S_AXI_RREADY
);

    // AXI4LITE signals
    reg [C_S_AXI_ADDR_WIDTH-1 : 0]  axi_awaddr;
    reg     axi_awready;
    reg     axi_wready;
    reg [1 : 0]     axi_bresp;
    reg     axi_bvalid;
    reg [C_S_AXI_ADDR_WIDTH-1 : 0]  axi_araddr;
    reg     axi_arready;
    reg [C_S_AXI_DATA_WIDTH-1 : 0]  axi_rdata;
    reg [1 : 0]     axi_rresp;
    reg     axi_rvalid;

    // Example-specific design signals
    // local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
    // ADDR_LSB is used for addressing 32/64 bit registers/memories
    // ADDR_LSB = 2 for 32 bits (n downto 2)
    // ADDR_LSB = 3 for 64 bits (n downto 3)
    localparam integer ADDR_LSB = (C_S_AXI_DATA_WIDTH/32) + 1;
    localparam integer OPT_MEM_ADDR_BITS = 1;
    //----------------------------------------------
    //-- Signals for user logic register space example
    //------------------------------------------------
    //-- Number of Slave Registers 4
    reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg0;  // Control Register
    reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg1;  // Status Register (read-only)
    reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg2;  // Speed Register
    reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg3;  // Reserved
    wire     slv_reg_rden;
    wire     slv_reg_wren;
    reg [C_S_AXI_DATA_WIDTH-1:0]     reg_data_out;
    integer  byte_index;
    reg  aw_en;

    // I/O Connections assignments

    assign S_AXI_AWREADY    = axi_awready;
    assign S_AXI_WREADY = axi_wready;
    assign S_AXI_BRESP  = axi_bresp;
    assign S_AXI_BVALID = axi_bvalid;
    assign S_AXI_ARREADY    = axi_arready;
    assign S_AXI_RDATA  = axi_rdata;
    assign S_AXI_RRESP  = axi_rresp;
    assign S_AXI_RVALID = axi_rvalid;
    
    // Implement axi_awready generation
    // axi_awready is asserted for one S_AXI_ACLK clock cycle when both
    // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
    // de-asserted when reset is low.

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_awready <= 1'b0;
          aw_en <= 1'b1;
        end 
      else
        begin    
          if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
            begin
              axi_awready <= 1'b1;
              aw_en <= 1'b0;
            end
            else if (S_AXI_BREADY && axi_bvalid)
                begin
                  aw_en <= 1'b1;
                  axi_awready <= 1'b0;
                end
          else           
            begin
              axi_awready <= 1'b0;
            end
        end 
    end       

    // Implement axi_awaddr latching
    // This process is used to latch the address when both 
    // S_AXI_AWVALID and S_AXI_WVALID are valid. 

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_awaddr <= 0;
        end 
      else
        begin    
          if (~axi_awready && S_AXI_AWVALID && S_AXI_WVALID && aw_en)
            begin
              axi_awaddr <= S_AXI_AWADDR;
            end
        end 
    end       

    // Implement axi_wready generation
    // axi_wready is asserted for one S_AXI_ACLK clock cycle when both
    // S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_wready is 
    // de-asserted when reset is low. 

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_wready <= 1'b0;
        end 
      else
        begin    
          if (~axi_wready && S_AXI_WVALID && S_AXI_AWVALID && aw_en )
            begin
              axi_wready <= 1'b1;
            end
          else
            begin
              axi_wready <= 1'b0;
            end
        end 
    end       

    // Implement memory mapped register select and write logic generation
    // The write data is accepted and written to memory mapped registers when
    // axi_awready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted. Write strobes are used to
    // select byte enables of slave registers while writing.
    // These registers are cleared when reset (active low) is applied.
    // Slave register write enable is asserted when valid address and data are available
    // and the slave is ready to accept the write address and write data.
    assign slv_reg_wren = axi_wready && S_AXI_WVALID && axi_awready && S_AXI_AWVALID;

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          slv_reg0 <= 0;
          slv_reg1 <= 0;
          slv_reg2 <= 600;  // Default speed: 600 steps/sec
          slv_reg3 <= 0;
        end 
      else begin
        if (slv_reg_wren)
          begin
            case ( axi_awaddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
              2'h0:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    slv_reg0[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              2'h1:
                // slv_reg1 is read-only (status register updated by hardware)
                slv_reg1 <= slv_reg1;
              2'h2:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    slv_reg2[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              2'h3:
                for ( byte_index = 0; byte_index <= (C_S_AXI_DATA_WIDTH/8)-1; byte_index = byte_index+1 )
                  if ( S_AXI_WSTRB[byte_index] == 1 ) begin
                    slv_reg3[(byte_index*8) +: 8] <= S_AXI_WDATA[(byte_index*8) +: 8];
                  end  
              default : begin
                          slv_reg0 <= slv_reg0;
                          slv_reg1 <= slv_reg1;
                          slv_reg2 <= slv_reg2;
                          slv_reg3 <= slv_reg3;
                        end
            endcase
          end
      end
    end    

    // Implement write response logic generation
    // The write response and response valid signals are asserted by the slave 
    // when axi_wready, S_AXI_WVALID, axi_wready and S_AXI_WVALID are asserted.  
    // This marks the acceptance of address and indicates the status of 
    // write transaction.

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_bvalid  <= 0;
          axi_bresp   <= 2'b0;
        end 
      else
        begin    
          if (axi_awready && S_AXI_AWVALID && ~axi_bvalid && axi_wready && S_AXI_WVALID)
            begin
              axi_bvalid <= 1'b1;
              axi_bresp  <= 2'b0; // 'OKAY' response 
            end                   // work error responses in future
          else
            begin
              if (S_AXI_BREADY && axi_bvalid) 
                begin
                  axi_bvalid <= 1'b0; 
                end  
            end
        end
    end   

    // Implement axi_arready generation
    // axi_arready is asserted for one S_AXI_ACLK clock cycle when
    // S_AXI_ARVALID is asserted. axi_awready is 
    // de-asserted when reset (active low) is asserted. 
    // The read address is also latched when S_AXI_ARVALID is 
    // asserted. axi_araddr is reset to zero on reset assertion.

    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_arready <= 1'b0;
          axi_araddr  <= 32'b0;
        end 
      else
        begin    
          if (~axi_arready && S_AXI_ARVALID)
            begin
              axi_arready <= 1'b1;
              axi_araddr  <= S_AXI_ARADDR;
            end
          else
            begin
              axi_arready <= 1'b0;
            end
        end 
    end       

    // Implement axi_arvalid generation
    // axi_rvalid is asserted for one S_AXI_ACLK clock cycle when both 
    // S_AXI_ARVALID and axi_arready are asserted. The slave registers 
    // data are available on the axi_rdata bus at this instance. The 
    // assertion of axi_rvalid marks the validity of read data on the 
    // bus and axi_rresp indicates the status of read transaction.axi_rvalid 
    // is deasserted on reset (active low). axi_rresp and axi_rdata are 
    // cleared to zero on reset (active low).  
    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_rvalid <= 0;
          axi_rresp  <= 0;
        end 
      else
        begin    
          if (axi_arready && S_AXI_ARVALID && ~axi_rvalid)
            begin
              axi_rvalid <= 1'b1;
              axi_rresp  <= 2'b0; // 'OKAY' response
            end   
          else if (axi_rvalid && S_AXI_RREADY)
            begin
              axi_rvalid <= 1'b0;
            end                
        end
    end    

    // Implement memory mapped register select and read logic generation
    // Slave register read enable is asserted when valid address is available
    // and the slave is ready to accept the read address.
    assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
    
    always @(*)
    begin
          // Address decoding for reading registers
          case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
            2'h0   : reg_data_out <= slv_reg0;
            2'h1   : reg_data_out <= slv_reg1;
            2'h2   : reg_data_out <= slv_reg2;
            2'h3   : reg_data_out <= slv_reg3;
            default : reg_data_out <= 0;
          endcase
    end

    // Output register or memory read data
    always @( posedge S_AXI_ACLK )
    begin
      if ( S_AXI_ARESETN == 1'b0 )
        begin
          axi_rdata  <= 0;
        end 
      else
        begin    
          if (slv_reg_rden)
            begin
              axi_rdata <= reg_data_out;
            end   
        end
    end    

    // ============================================================
    // Add user logic here
    // ============================================================
    
    // Register Map:
    // 0x00: Control Register
    //       [0] - motor_run (1=run, 0=stop)
    //       [1] - motor_dir (1=CW, 0=CCW)
    //       [2] - half_full (1=half-step, 0=full-step)
    // 0x04: Status Register (read-only)
    //       [3:0] - coils output state
    // 0x08: Speed Register (future use)
    // 0x0C: Reserved
    
    // Extract control signals directly from AXI registers
    wire motor_run    = slv_reg0[1];
    wire motor_dir    = slv_reg0[2];
    wire half_full    = slv_reg0[3];
    
    // Build input signal for stepper controller
    wire [3:0] in_signal = {half_full, motor_dir, motor_run, S_AXI_ARESETN};
    
    // Instantiate stepper motor controller
    zybo_z720_stepper_top #(
        .CLK_HZ(CLK_HZ),
        .STEPS_PER_SEC(600)
    ) stepper_inst (
        .clk(S_AXI_ACLK),
        .in_signal(in_signal),
        .coils(coils_out)
    );
    
    // Update status register with current coil states
    always @(posedge S_AXI_ACLK) begin
        if (!S_AXI_ARESETN)
            slv_reg1 <= 0;
        else
            slv_reg1 <= {28'h0, coils_out};
    end

    // User logic ends

endmodule
```

### 5. Top-level Wrapper ìˆ˜ì •
stepper_motor_ctrl_v1_0.v íŒŒì¼ì— ì™¸ë¶€ í¬íŠ¸ ì¶”ê°€:
```verilog
// zybo_z720_stepper_top.v
module zybo_z720_stepper_top #(
    parameter integer CLK_HZ        = 125_000_000,
    parameter integer STEPS_PER_SEC = 600
)(
    input  wire clk,
    input  wire [3:0] in_signal,
    output wire [3:0] coils
);

    wire rst_n     = in_signal[0];  // Active-Low Reset
    wire sw_run    = in_signal[1];
    wire sw_dir    = in_signal[2];
    wire half_full = in_signal[3];

    // ï¿½ï¿½Ù¿î½º
    wire run_clean, dir_clean;
    debounce #(.CLK_HZ(CLK_HZ), .MS(10)) u_db_run (
        .clk(clk), .rst_n(rst_n), .din(sw_run), .dout(run_clean)
    );
    debounce #(.CLK_HZ(CLK_HZ), .MS(10)) u_db_dir (
        .clk(clk), .rst_n(rst_n), .din(sw_dir), .dout(dir_clean)
    );

    // ï¿½ï¿½ï¿½ï¿½ Å¸ï¿½Ì¸ï¿½
    localparam integer TICKS_PER_STEP = (CLK_HZ / STEPS_PER_SEC);
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            tick_cnt <= TICKS_PER_STEP - 1;
        else if (run_clean)
            tick_cnt <= (tick_cnt == 0) ? (TICKS_PER_STEP - 1) : (tick_cnt - 1);
        else
            tick_cnt <= TICKS_PER_STEP - 1;
    end

    // ï¿½ï¿½ï¿½ï¿½ ï¿½Îµï¿½ï¿½ï¿½
    reg [2:0] step_idx;
    reg [2:0] max_idx;
    always @(*) max_idx = (half_full) ? 3'd7 : 3'd3;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            step_idx <= 0;
        else if (run_clean && step_pulse) begin
            if (dir_clean) begin
                if (step_idx == max_idx) step_idx <= 0;
                else                     step_idx <= step_idx + 1'b1;
            end else begin
                if (step_idx == 0) step_idx <= max_idx;
                else               step_idx <= step_idx - 1'b1;
            end
        end
    end

    // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ ROM
    reg [3:0] patt;
    always @(*) begin
        if (half_full) begin
            case (step_idx)
                3'd0: patt = 4'b1000;
                3'd1: patt = 4'b1100;
                3'd2: patt = 4'b0100;
                3'd3: patt = 4'b0110;
                3'd4: patt = 4'b0010;
                3'd5: patt = 4'b0011;
                3'd6: patt = 4'b0001;
                3'd7: patt = 4'b1001;
                default: patt = 4'b0000;
            endcase
        end else begin
            case (step_idx[1:0])
                2'd0: patt = 4'b1100;
                2'd1: patt = 4'b0110;
                2'd2: patt = 4'b0011;
                2'd3: patt = 4'b1001;
                default: patt = 4'b0000;
            endcase
        end
    end

    assign coils = run_clean ? patt : 4'b0000;

endmodule

// ---------------------- debounce ----------------------
module debounce #(
    parameter integer CLK_HZ = 125_000_000,
    parameter integer MS     = 10
)(
    input  wire clk,
    input  wire rst_n,
    input  wire din,
    output reg  dout
);
    localparam integer CNT_MAX = (CLK_HZ/1250)*MS;
    reg din_q1, din_q2;
    reg [31:0] cnt;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            din_q1 <= 1'b0;
            din_q2 <= 1'b0;
        end else begin
            din_q1 <= din;
            din_q2 <= din_q1;
        end
    end

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt  <= 0;
            dout <= 0;
        end else if (din_q2 == dout) begin
            cnt <= 0;
        end else begin
            if (cnt >= CNT_MAX) begin
                dout <= din_q2;
                cnt  <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end
endmodule
```

### 5. í™•ì¸í•˜ê¸°

```
C:\Users\Administrator\ip_repo\stepper_motor_ctrl_1_0\hdl
C:\Users\Administrator\zybo_z720_stepper_top\zybo_z720_stepper_top.gen\sources_1\bd\design_1\ipshared\8bbb\hdl
```
#### 5.1. IP ì†ŒìŠ¤ íŒŒì¼ í™•ì¸
* IP ë””ë ‰í† ë¦¬ë¡œ ê°€ì„œ í•„ìš”í•œ íŒŒì¼ë“¤ì´ ëª¨ë‘ ìˆëŠ”ì§€ í™•ì¸:
```
<ip_repo>/stepper_motor_ctrl_1.0/hdl/
```
ë‹¤ìŒ íŒŒì¼ë“¤ì´ ë°˜ë“œì‹œ ìˆì–´ì•¼ í•©ë‹ˆë‹¤:
   * stepper_motor_ctrl_v1_0.v (top wrapper)
   * stepper_motor_ctrl_v1_0_S00_AXI.v (AXI interface)
   * zybo_z720_stepper_top.v (ë‹¹ì‹ ì˜ stepper ë¡œì§)
   * debounce.v

#### 5.2. IPë¥¼ ë‹¤ì‹œ íŒ¨í‚¤ì§• (ê¶Œì¥ ë°©ë²•)

<!--
   * IP Catalogì—ì„œ ìƒì„±í•œ IPë¥¼ ìˆ˜ì •í•˜ëŠ” ë°©ë²•:
   * Step 1: IPë¥¼ Edit ëª¨ë“œë¡œ ì—´ê¸°
```
IP Catalog â†’ ìƒì„±í•œ IP ìš°í´ë¦­ â†’ Edit in IP Packager
```
   * ë˜ëŠ” ì›ë˜ IP í”„ë¡œì íŠ¸ë¥¼ ë‹¤ì‹œ ì—´ê¸°
   * Step 2: ì†ŒìŠ¤ íŒŒì¼ ì¶”ê°€
   * IP Packagerê°€ ì—´ë¦¬ë©´:
   * Tools â†’ Create and Package New IP ì°½ì—ì„œ:
```
Packaging Steps â†’ File Groups
â†’ Merge changes from File Groups Wizard í´ë¦­
```
ë˜ëŠ” ì§ì ‘ ì¶”ê°€:
```
Add Files â†’ Add File or Add Directory
```
ë‹¤ìŒ íŒŒì¼ë“¤ì„ ì¶”ê°€:
   * zybo_z720_stepper_top.v
   * debounce.v

   * Step 3: component.xml í™•ì¸
   * component.xml íŒŒì¼ì—ì„œ íŒŒì¼ ê·¸ë£¹ í™•ì¸:

```xml
<spirit:fileSet>
  <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
  <spirit:file>
    <spirit:name>hdl/stepper_motor_ctrl_v1_0_S00_AXI.v</spirit:name>
    <spirit:fileType>verilogSource</spirit:fileType>
  </spirit:file>
  <spirit:file>
    <spirit:name>hdl/stepper_motor_ctrl_v1_0.v</spirit:name>
    <spirit:fileType>verilogSource</spirit:fileType>
  </spirit:file>
  <spirit:file>
    <spirit:name>hdl/zybo_z720_stepper_top.v</spirit:name>
    <spirit:fileType>verilogSource</spirit:fileType>
  </spirit:file>
  <spirit:file>
    <spirit:name>hdl/debounce.v</spirit:name>
    <spirit:fileType>verilogSource</spirit:fileType>
  </spirit:file>
</spirit:fileSet>
```

-->

<img width="1121" height="629" alt="image" src="https://github.com/user-attachments/assets/c99d497f-5045-4dd7-86a7-e74ce80baa5e" />
<br>
ì—…ë°ì´íŠ¸í›„ repackageí•˜ê¸°
<br>

### 6. Constraints íŒŒì¼ ì¤€ë¹„
IP íŒ¨í‚¤ì§• í›„ Block Designì—ì„œ ì‚¬ìš©í•  ë•Œ ì™¸ë¶€ í¬íŠ¸ë¡œ ì—°ê²°:

```tcl
# coils[0-3] â†’ Pmod JE ë“±ì— ì—°ê²°
set_property PACKAGE_PIN V12 [get_ports {coils[0]}]
set_property PACKAGE_PIN W16 [get_ports {coils[1]}]
set_property PACKAGE_PIN J15 [get_ports {coils[2]}]
set_property PACKAGE_PIN H15 [get_ports {coils[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {coils[*]}]
```

### 7. IP Packaging ì™„ë£Œ

```
Review and Package â†’ Re-Package IP
```

### 8. Block Designì—ì„œ ì‚¬ìš©

* IP Catalogì—ì„œ ìƒì„±í•œ IP ì¶”ê°€
* ZYNQ PSì˜ M_AXI_GP0ì™€ ì—°ê²° (Run Connection Automation)
* coils í¬íŠ¸ë¥¼ "Make External"ë¡œ ì™¸ë¶€ í¬íŠ¸ ìƒì„±
* Address Editorì—ì„œ ì ì ˆí•œ ì£¼ì†Œ í• ë‹¹ (ì˜ˆ: 0x43C0_0000)

### 9. Softwareì—ì„œ ì œì–´ (Bare-metal : Vitisc)

```c
#define STEPPER_BASE_ADDR 0x43C00000
#define CTRL_REG   (*(volatile uint32_t *)(STEPPER_BASE_ADDR + 0x00))
#define STATUS_REG (*(volatile uint32_t *)(STEPPER_BASE_ADDR + 0x04))
#define SPEED_REG  (*(volatile uint32_t *)(STEPPER_BASE_ADDR + 0x08))

// Motor control
void stepper_start(void) {
    CTRL_REG |= 0x02;  // Set run bit
}

void stepper_stop(void) {
    CTRL_REG &= ~0x02; // Clear run bit
}

void stepper_set_direction(int cw) {
    if (cw)
        CTRL_REG |= 0x04;
    else
        CTRL_REG &= ~0x04;
}
```

### 9. Softwareì—ì„œ ì œì–´ (Peta Linux)

```c
// stepper_test.c (PetaLinux User Application)
#include <stdio.h>
#include <stdlib.h>
#include <stdint.h>
#include <fcntl.h>
#include <sys/mman.h>
#include <unistd.h>

#define STEPPER_BASE_ADDR 0x43C00000
#define MAP_SIZE 0x1000  // 4KB

// Global pointer
volatile uint32_t *stepper_regs = NULL;

int stepper_init(void) {
    int fd;
    void *mapped_base;
    
    // Open /dev/mem
    fd = open("/dev/mem", O_RDWR | O_SYNC);
    if (fd == -1) {
        perror("Cannot open /dev/mem");
        return -1;
    }
    
    // Memory map
    mapped_base = mmap(NULL, MAP_SIZE, PROT_READ | PROT_WRITE, 
                       MAP_SHARED, fd, STEPPER_BASE_ADDR);
    
    if (mapped_base == MAP_FAILED) {
        perror("mmap failed");
        close(fd);
        return -1;
    }
    
    stepper_regs = (volatile uint32_t *)mapped_base;
    close(fd);  // Can close fd after mmap
    
    return 0;
}

void stepper_cleanup(void) {
    if (stepper_regs != NULL) {
        munmap((void *)stepper_regs, MAP_SIZE);
        stepper_regs = NULL;
    }
}

// Control functions
void stepper_start(void) {
    stepper_regs[0] |= 0x02;  // CTRL_REG (offset 0x00)
}

void stepper_stop(void) {
    stepper_regs[0] &= ~0x02;
}

void stepper_set_direction(int cw) {
    if (cw)
        stepper_regs[0] |= 0x04;
    else
        stepper_regs[0] &= ~0x04;
}

void stepper_set_half_step(int enable) {
    if (enable)
        stepper_regs[0] |= 0x08;
    else
        stepper_regs[0] &= ~0x08;
}

uint32_t stepper_get_status(void) {
    return stepper_regs[1];  // STATUS_REG (offset 0x04)
}

int main(int argc, char **argv) {
    printf("Stepper Motor Test (PetaLinux)\n");
    
    // Initialize
    if (stepper_init() < 0) {
        fprintf(stderr, "Failed to initialize stepper\n");
        return 1;
    }
    
    // Stop motor first
    stepper_stop();
    
    // Start motor CW, full-step
    printf("Starting motor (CW, Full-step)...\n");
    stepper_set_direction(1);
    stepper_set_half_step(0);
    stepper_start();
    
    sleep(3);  // Run for 3 seconds
    
    // Change to CCW, half-step
    printf("Changing to CCW, Half-step...\n");
    stepper_set_direction(0);
    stepper_set_half_step(1);
    
    sleep(3);
    
    // Stop
    printf("Stopping motor...\n");
    stepper_stop();
    
    // Read status
    printf("Final status: 0x%08X\n", stepper_get_status());
    
    // Cleanup
    stepper_cleanup();
    
    return 0;
}
```

```
arm-linux-gnueabihf-gcc stepper_test.c -o stepper_test
```

50MHz Motor controller

```verilog
// zybo_z720_stepper_top.v - 50MHz version
// ULN2003 Stepper Motor Controller for Zybo Z7-20
// Clock: 50MHz (modified from 125MHz)

module zybo_z720_stepper_top #(
    parameter integer CLK_HZ        = 50_000_000,  // 50MHz
    parameter integer STEPS_PER_SEC = 600
)(
    input  wire clk,
    input  wire [3:0] in_signal,
    output wire [3:0] coils
);
    // Input signal mapping
    wire rst_n     = in_signal[0];  // Active-Low Reset
    wire sw_run    = in_signal[1];  // Run/Stop control
    wire sw_dir    = in_signal[2];  // Direction: 1=CW, 0=CCW
    wire half_full = in_signal[3];  // Step mode: 1=half-step, 0=full-step
    
    // Debounced signals
    wire run_clean, dir_clean;
    
    // Debounce for run signal
    debounce #(
        .CLK_HZ(CLK_HZ), 
        .MS(10)
    ) u_db_run (
        .clk(clk), 
        .rst_n(rst_n), 
        .din(sw_run), 
        .dout(run_clean)
    );
    
    // Debounce for direction signal
    debounce #(
        .CLK_HZ(CLK_HZ), 
        .MS(10)
    ) u_db_dir (
        .clk(clk), 
        .rst_n(rst_n), 
        .din(sw_dir), 
        .dout(dir_clean)
    );
    
    // Step timer calculation
    // At 50MHz with 600 steps/sec: TICKS_PER_STEP = 83,333 ticks
    // Step period = 1.667ms
    localparam integer TICKS_PER_STEP = (CLK_HZ / STEPS_PER_SEC);
    
    reg [31:0] tick_cnt;
    wire step_pulse = (tick_cnt == 0);
    
    // Step timer counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            tick_cnt <= TICKS_PER_STEP - 1;
        else if (run_clean)
            tick_cnt <= (tick_cnt == 0) ? (TICKS_PER_STEP - 1) : (tick_cnt - 1);
        else
            tick_cnt <= TICKS_PER_STEP - 1;
    end
    
    // Step index (0-7 for half-step, 0-3 for full-step)
    reg [2:0] step_idx;
    reg [2:0] max_idx;
    
    // Maximum index based on step mode
    always @(*) 
        max_idx = (half_full) ? 3'd7 : 3'd3;
    
    // Step index counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            step_idx <= 0;
        else if (run_clean && step_pulse) begin
            if (dir_clean) begin
                // Clockwise rotation
                if (step_idx == max_idx) 
                    step_idx <= 0;
                else                     
                    step_idx <= step_idx + 1'b1;
            end else begin
                // Counter-clockwise rotation
                if (step_idx == 0) 
                    step_idx <= max_idx;
                else               
                    step_idx <= step_idx - 1'b1;
            end
        end
    end
    
    // Coil pattern ROM
    reg [3:0] patt;
    
    always @(*) begin
        if (half_full) begin
            // Half-step sequence (8 steps)
            case (step_idx)
                3'd0: patt = 4'b1000;  // A
                3'd1: patt = 4'b1100;  // AB
                3'd2: patt = 4'b0100;  // B
                3'd3: patt = 4'b0110;  // BC
                3'd4: patt = 4'b0010;  // C
                3'd5: patt = 4'b0011;  // CD
                3'd6: patt = 4'b0001;  // D
                3'd7: patt = 4'b1001;  // DA
                default: patt = 4'b0000;
            endcase
        end else begin
            // Full-step sequence (4 steps)
            case (step_idx[1:0])
                2'd0: patt = 4'b1100;  // AB
                2'd1: patt = 4'b0110;  // BC
                2'd2: patt = 4'b0011;  // CD
                2'd3: patt = 4'b1001;  // DA
                default: patt = 4'b0000;
            endcase
        end
    end
    
    // Output coil pattern (0 when stopped)
    assign coils = run_clean ? patt : 4'b0000;

endmodule

// ---------------------- debounce ----------------------
// Input debounce module for switch signals
// Filters out mechanical bounce noise

module debounce #(
    parameter integer CLK_HZ = 50_000_000,  // 50MHz
    parameter integer MS     = 10           // 10ms debounce time
)(
    input  wire clk,
    input  wire rst_n,
    input  wire din,
    output reg  dout
);
    // Counter max value calculation
    // At 50MHz with 10ms: CNT_MAX = 400,000
    // Actual debounce time = 8ms (close enough)
    localparam integer CNT_MAX = (CLK_HZ/1250)*MS;
    
    // Double synchronizer for metastability prevention
    reg din_q1, din_q2;
    reg [31:0] cnt;
    
    // Input synchronizer
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            din_q1 <= 1'b0;
            din_q2 <= 1'b0;
        end else begin
            din_q1 <= din;
            din_q2 <= din_q1;
        end
    end
    
    // Debounce counter
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            cnt  <= 0;
            dout <= 0;
        end else if (din_q2 == dout) begin
            // Input stable, reset counter
            cnt <= 0;
        end else begin
            // Input changed, count up
            if (cnt >= CNT_MAX) begin
                // Counter reached max, update output
                dout <= din_q2;
                cnt  <= 0;
            end else begin
                cnt <= cnt + 1;
            end
        end
    end

endmodule
```


</details>





## ğŸ“š ì°¸ê³  ìë£Œ

- [Xilinx Zynq-7000 Technical Reference Manual](https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf)
- [Digilent Zybo Z7 Reference Manual](https://digilent.com/reference/programmable-logic/zybo-z7/reference-manual)
- [PetaLinux Tools Documentation](https://docs.xilinx.com/r/en-US/ug1144-petalinux-tools-reference-guide)
- [Linux GPIO Sysfs Interface](https://www.kernel.org/doc/Documentation/gpio/sysfs.txt)

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

ì´ ê°€ì´ë“œëŠ” êµìœ¡ ëª©ì ìœ¼ë¡œ ììœ ë¡­ê²Œ ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

---

## ğŸ¤ ê¸°ì—¬

ê°œì„  ì‚¬í•­ì´ë‚˜ ì˜¤ë¥˜ ë°œê²¬ ì‹œ Issue ë˜ëŠ” Pull Requestë¥¼ í™˜ì˜í•©ë‹ˆë‹¤!


---

**ì‘ì„±ì¼**: 2024  
**í…ŒìŠ¤íŠ¸ í™˜ê²½**: Zybo Z7-020, Vivado 2022.2, PetaLinux 2022.2, Ubuntu 22.04.5 LTS


</details>
