# AXI4_Lite_ICHIP
This project implements a DMA controller using the AXI4-Lite protocol. It performs aligned data transfers from a specified source to a destination address. The design was developed as a solution to the I-CHIP problem statement, part of Udyam 2025, organized by the Electronics Engineering Society, IIT BHU.
