| units: 30 tech: scmos format: MIT
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1038 4624
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1038 4580
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1038 4559
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1038 4516
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1038 4495
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1038 4451
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1162 4624
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1162 4580
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1162 4559
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1162 4516
p a_1031_4451# PadFrame_0/17_0/DATA Vdd 3 100 1162 4495
p a_1031_4451# Vdd PadFrame_0/17_0/DATA 3 100 1162 4451
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1338 4624
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1338 4580
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1338 4559
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1338 4516
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1338 4495
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1338 4451
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1462 4624
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1462 4580
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1462 4559
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1462 4516
p a_1331_4451# PadFrame_0/17_1/DATA Vdd 3 100 1462 4495
p a_1331_4451# Vdd PadFrame_0/17_1/DATA 3 100 1462 4451
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1638 4624
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1638 4580
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1638 4559
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1638 4516
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1638 4495
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1638 4451
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1762 4624
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1762 4580
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1762 4559
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1762 4516
p a_1631_4451# PadFrame_0/17_2/DATA Vdd 3 100 1762 4495
p a_1631_4451# Vdd PadFrame_0/17_2/DATA 3 100 1762 4451
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 1938 4624
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 1938 4580
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 1938 4559
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 1938 4516
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 1938 4495
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 1938 4451
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 2062 4624
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 2062 4580
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 2062 4559
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 2062 4516
p a_1931_4451# PadFrame_0/17_3/DATA Vdd 3 100 2062 4495
p a_1931_4451# Vdd PadFrame_0/17_3/DATA 3 100 2062 4451
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2238 4624
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2238 4580
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2238 4559
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2238 4516
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2238 4495
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2238 4451
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2362 4624
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2362 4580
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2362 4559
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2362 4516
p a_2231_4451# PadFrame_0/17_4/DATA Vdd 3 100 2362 4495
p a_2231_4451# Vdd PadFrame_0/17_4/DATA 3 100 2362 4451
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2538 4624
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2538 4580
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2538 4559
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2538 4516
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2538 4495
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2538 4451
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2662 4624
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2662 4580
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2662 4559
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2662 4516
p a_2531_4451# PadFrame_0/17_5/DATA Vdd 3 100 2662 4495
p a_2531_4451# Vdd PadFrame_0/17_5/DATA 3 100 2662 4451
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3138 4624
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3138 4580
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3138 4559
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3138 4516
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3138 4495
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3138 4451
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3262 4624
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3262 4580
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3262 4559
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3262 4516
p a_3131_4451# PadFrame_0/17_6/DATA Vdd 3 100 3262 4495
p a_3131_4451# Vdd PadFrame_0/17_6/DATA 3 100 3262 4451
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3438 4624
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3438 4580
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3438 4559
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3438 4516
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3438 4495
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3438 4451
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3562 4624
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3562 4580
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3562 4559
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3562 4516
p a_3431_4451# PadFrame_0/17_7/DATA Vdd 3 100 3562 4495
p a_3431_4451# Vdd PadFrame_0/17_7/DATA 3 100 3562 4451
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3738 4624
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3738 4580
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3738 4559
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3738 4516
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3738 4495
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3738 4451
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3862 4624
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3862 4580
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3862 4559
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3862 4516
p a_3731_4451# PadFrame_0/17_8/DATA Vdd 3 100 3862 4495
p a_3731_4451# Vdd PadFrame_0/17_8/DATA 3 100 3862 4451
p a_1126_4393# PadFrame_0/17_0/DATA PadFrame_0/17_0/DATA 65 10 1126 4395
p a_1210_4393# PadFrame_0/17_0/DATA PadFrame_0/17_0/DATA 64 10 1210 4395
n Gnd a_1013_4269# Gnd 2 30 1019 4353
n a_1013_4269# Gnd a_1029_4269# 2 30 1027 4353
n PadFrame_0/17_0/DO a_1031_4041# Gnd 2 30 1044 4353
n PadFrame_0/17_0/DO Gnd a_1031_4041# 2 30 1052 4353
n PadFrame_0/17_0/DO a_1031_4041# Gnd 2 30 1060 4353
n PadFrame_0/17_0/DO Gnd a_1031_4041# 2 30 1068 4353
n PadFrame_0/17_0/DO a_1031_4041# Gnd 2 30 1076 4353
n a_1013_4269# Gnd a_1031_4041# 2 30 1084 4353
n a_1013_4269# a_1031_4041# Gnd 2 30 1092 4353
n a_1013_4269# Gnd a_1031_4041# 2 30 1100 4353
n a_1013_4269# a_1031_4041# Gnd 2 30 1108 4353
n a_1013_4269# Gnd a_1031_4041# 2 30 1116 4353
n a_1029_4269# a_1031_4041# a_1031_4451# 2 30 1124 4353
n a_1029_4269# a_1031_4451# a_1031_4041# 2 30 1132 4353
n a_1029_4269# a_1031_4041# a_1031_4451# 2 30 1140 4353
n a_1029_4269# a_1031_4451# a_1031_4041# 2 30 1148 4353
n PadFrame_0/17_0/DATA Gnd PadFrame_0/17_0/DIB 2 30 1198 4353
n PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Gnd 2 30 1206 4353
n PadFrame_0/17_0/DATA Gnd PadFrame_0/17_0/DIB 2 30 1214 4353
n PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Gnd 2 30 1222 4353
n PadFrame_0/17_0/DATA Gnd PadFrame_0/17_0/DIB 2 30 1230 4353
n PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Gnd 2 30 1238 4353
n PadFrame_0/17_0/DIB Gnd tx_data[3] 2 30 1246 4353
n PadFrame_0/17_0/DIB tx_data[3] Gnd 2 30 1254 4353
n PadFrame_0/17_0/DIB Gnd tx_data[3] 2 30 1262 4353
n PadFrame_0/17_0/DIB tx_data[3] Gnd 2 30 1270 4353
n PadFrame_0/17_0/DIB Gnd tx_data[3] 2 30 1278 4353
n PadFrame_0/17_0/DIB tx_data[3] Gnd 2 30 1286 4353
p a_1426_4393# PadFrame_0/17_1/DATA PadFrame_0/17_1/DATA 65 10 1426 4395
p a_1510_4393# PadFrame_0/17_1/DATA PadFrame_0/17_1/DATA 64 10 1510 4395
n Gnd a_1313_4269# Gnd 2 30 1319 4353
n a_1313_4269# Gnd a_1329_4269# 2 30 1327 4353
n PadFrame_0/17_1/DO a_1331_4041# Gnd 2 30 1344 4353
n PadFrame_0/17_1/DO Gnd a_1331_4041# 2 30 1352 4353
n PadFrame_0/17_1/DO a_1331_4041# Gnd 2 30 1360 4353
n PadFrame_0/17_1/DO Gnd a_1331_4041# 2 30 1368 4353
n PadFrame_0/17_1/DO a_1331_4041# Gnd 2 30 1376 4353
n a_1313_4269# Gnd a_1331_4041# 2 30 1384 4353
n a_1313_4269# a_1331_4041# Gnd 2 30 1392 4353
n a_1313_4269# Gnd a_1331_4041# 2 30 1400 4353
n a_1313_4269# a_1331_4041# Gnd 2 30 1408 4353
n a_1313_4269# Gnd a_1331_4041# 2 30 1416 4353
n a_1329_4269# a_1331_4041# a_1331_4451# 2 30 1424 4353
n a_1329_4269# a_1331_4451# a_1331_4041# 2 30 1432 4353
n a_1329_4269# a_1331_4041# a_1331_4451# 2 30 1440 4353
n a_1329_4269# a_1331_4451# a_1331_4041# 2 30 1448 4353
n PadFrame_0/17_1/DATA Gnd PadFrame_0/17_1/DIB 2 30 1498 4353
n PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Gnd 2 30 1506 4353
n PadFrame_0/17_1/DATA Gnd PadFrame_0/17_1/DIB 2 30 1514 4353
n PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Gnd 2 30 1522 4353
n PadFrame_0/17_1/DATA Gnd PadFrame_0/17_1/DIB 2 30 1530 4353
n PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Gnd 2 30 1538 4353
n PadFrame_0/17_1/DIB Gnd tx_data[6] 2 30 1546 4353
n PadFrame_0/17_1/DIB tx_data[6] Gnd 2 30 1554 4353
n PadFrame_0/17_1/DIB Gnd tx_data[6] 2 30 1562 4353
n PadFrame_0/17_1/DIB tx_data[6] Gnd 2 30 1570 4353
n PadFrame_0/17_1/DIB Gnd tx_data[6] 2 30 1578 4353
n PadFrame_0/17_1/DIB tx_data[6] Gnd 2 30 1586 4353
p a_1726_4393# PadFrame_0/17_2/DATA PadFrame_0/17_2/DATA 65 10 1726 4395
p a_1810_4393# PadFrame_0/17_2/DATA PadFrame_0/17_2/DATA 64 10 1810 4395
n Gnd a_1613_4269# Gnd 2 30 1619 4353
n a_1613_4269# Gnd a_1629_4269# 2 30 1627 4353
n PadFrame_0/17_2/DO a_1631_4041# Gnd 2 30 1644 4353
n PadFrame_0/17_2/DO Gnd a_1631_4041# 2 30 1652 4353
n PadFrame_0/17_2/DO a_1631_4041# Gnd 2 30 1660 4353
n PadFrame_0/17_2/DO Gnd a_1631_4041# 2 30 1668 4353
n PadFrame_0/17_2/DO a_1631_4041# Gnd 2 30 1676 4353
n a_1613_4269# Gnd a_1631_4041# 2 30 1684 4353
n a_1613_4269# a_1631_4041# Gnd 2 30 1692 4353
n a_1613_4269# Gnd a_1631_4041# 2 30 1700 4353
n a_1613_4269# a_1631_4041# Gnd 2 30 1708 4353
n a_1613_4269# Gnd a_1631_4041# 2 30 1716 4353
n a_1629_4269# a_1631_4041# a_1631_4451# 2 30 1724 4353
n a_1629_4269# a_1631_4451# a_1631_4041# 2 30 1732 4353
n a_1629_4269# a_1631_4041# a_1631_4451# 2 30 1740 4353
n a_1629_4269# a_1631_4451# a_1631_4041# 2 30 1748 4353
n PadFrame_0/17_2/DATA Gnd PadFrame_0/17_2/DIB 2 30 1798 4353
n PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Gnd 2 30 1806 4353
n PadFrame_0/17_2/DATA Gnd PadFrame_0/17_2/DIB 2 30 1814 4353
n PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Gnd 2 30 1822 4353
n PadFrame_0/17_2/DATA Gnd PadFrame_0/17_2/DIB 2 30 1830 4353
n PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Gnd 2 30 1838 4353
n PadFrame_0/17_2/DIB Gnd tx_data[7] 2 30 1846 4353
n PadFrame_0/17_2/DIB tx_data[7] Gnd 2 30 1854 4353
n PadFrame_0/17_2/DIB Gnd tx_data[7] 2 30 1862 4353
n PadFrame_0/17_2/DIB tx_data[7] Gnd 2 30 1870 4353
n PadFrame_0/17_2/DIB Gnd tx_data[7] 2 30 1878 4353
n PadFrame_0/17_2/DIB tx_data[7] Gnd 2 30 1886 4353
p a_2026_4393# PadFrame_0/17_3/DATA PadFrame_0/17_3/DATA 65 10 2026 4395
p a_2110_4393# PadFrame_0/17_3/DATA PadFrame_0/17_3/DATA 64 10 2110 4395
n Gnd a_1913_4269# Gnd 2 30 1919 4353
n a_1913_4269# Gnd a_1929_4269# 2 30 1927 4353
n PadFrame_0/17_3/DO a_1931_4041# Gnd 2 30 1944 4353
n PadFrame_0/17_3/DO Gnd a_1931_4041# 2 30 1952 4353
n PadFrame_0/17_3/DO a_1931_4041# Gnd 2 30 1960 4353
n PadFrame_0/17_3/DO Gnd a_1931_4041# 2 30 1968 4353
n PadFrame_0/17_3/DO a_1931_4041# Gnd 2 30 1976 4353
n a_1913_4269# Gnd a_1931_4041# 2 30 1984 4353
n a_1913_4269# a_1931_4041# Gnd 2 30 1992 4353
n a_1913_4269# Gnd a_1931_4041# 2 30 2000 4353
n a_1913_4269# a_1931_4041# Gnd 2 30 2008 4353
n a_1913_4269# Gnd a_1931_4041# 2 30 2016 4353
n a_1929_4269# a_1931_4041# a_1931_4451# 2 30 2024 4353
n a_1929_4269# a_1931_4451# a_1931_4041# 2 30 2032 4353
n a_1929_4269# a_1931_4041# a_1931_4451# 2 30 2040 4353
n a_1929_4269# a_1931_4451# a_1931_4041# 2 30 2048 4353
n PadFrame_0/17_3/DATA Gnd PadFrame_0/17_3/DIB 2 30 2098 4353
n PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Gnd 2 30 2106 4353
n PadFrame_0/17_3/DATA Gnd PadFrame_0/17_3/DIB 2 30 2114 4353
n PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Gnd 2 30 2122 4353
n PadFrame_0/17_3/DATA Gnd PadFrame_0/17_3/DIB 2 30 2130 4353
n PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Gnd 2 30 2138 4353
n PadFrame_0/17_3/DIB Gnd tx_data[2] 2 30 2146 4353
n PadFrame_0/17_3/DIB tx_data[2] Gnd 2 30 2154 4353
n PadFrame_0/17_3/DIB Gnd tx_data[2] 2 30 2162 4353
n PadFrame_0/17_3/DIB tx_data[2] Gnd 2 30 2170 4353
n PadFrame_0/17_3/DIB Gnd tx_data[2] 2 30 2178 4353
n PadFrame_0/17_3/DIB tx_data[2] Gnd 2 30 2186 4353
p a_2326_4393# PadFrame_0/17_4/DATA PadFrame_0/17_4/DATA 65 10 2326 4395
p a_2410_4393# PadFrame_0/17_4/DATA PadFrame_0/17_4/DATA 64 10 2410 4395
n Gnd a_2213_4269# Gnd 2 30 2219 4353
n a_2213_4269# Gnd a_2229_4269# 2 30 2227 4353
n PadFrame_0/17_4/DO a_2231_4041# Gnd 2 30 2244 4353
n PadFrame_0/17_4/DO Gnd a_2231_4041# 2 30 2252 4353
n PadFrame_0/17_4/DO a_2231_4041# Gnd 2 30 2260 4353
n PadFrame_0/17_4/DO Gnd a_2231_4041# 2 30 2268 4353
n PadFrame_0/17_4/DO a_2231_4041# Gnd 2 30 2276 4353
n a_2213_4269# Gnd a_2231_4041# 2 30 2284 4353
n a_2213_4269# a_2231_4041# Gnd 2 30 2292 4353
n a_2213_4269# Gnd a_2231_4041# 2 30 2300 4353
n a_2213_4269# a_2231_4041# Gnd 2 30 2308 4353
n a_2213_4269# Gnd a_2231_4041# 2 30 2316 4353
n a_2229_4269# a_2231_4041# a_2231_4451# 2 30 2324 4353
n a_2229_4269# a_2231_4451# a_2231_4041# 2 30 2332 4353
n a_2229_4269# a_2231_4041# a_2231_4451# 2 30 2340 4353
n a_2229_4269# a_2231_4451# a_2231_4041# 2 30 2348 4353
n PadFrame_0/17_4/DATA Gnd PadFrame_0/17_4/DIB 2 30 2398 4353
n PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Gnd 2 30 2406 4353
n PadFrame_0/17_4/DATA Gnd PadFrame_0/17_4/DIB 2 30 2414 4353
n PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Gnd 2 30 2422 4353
n PadFrame_0/17_4/DATA Gnd PadFrame_0/17_4/DIB 2 30 2430 4353
n PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Gnd 2 30 2438 4353
n PadFrame_0/17_4/DIB Gnd tx_data[4] 2 30 2446 4353
n PadFrame_0/17_4/DIB tx_data[4] Gnd 2 30 2454 4353
n PadFrame_0/17_4/DIB Gnd tx_data[4] 2 30 2462 4353
n PadFrame_0/17_4/DIB tx_data[4] Gnd 2 30 2470 4353
n PadFrame_0/17_4/DIB Gnd tx_data[4] 2 30 2478 4353
n PadFrame_0/17_4/DIB tx_data[4] Gnd 2 30 2486 4353
p a_2626_4393# PadFrame_0/17_5/DATA PadFrame_0/17_5/DATA 65 10 2626 4395
p a_2710_4393# PadFrame_0/17_5/DATA PadFrame_0/17_5/DATA 64 10 2710 4395
n Gnd a_2513_4269# Gnd 2 30 2519 4353
n a_2513_4269# Gnd a_2529_4269# 2 30 2527 4353
n PadFrame_0/17_5/DO a_2531_4041# Gnd 2 30 2544 4353
n PadFrame_0/17_5/DO Gnd a_2531_4041# 2 30 2552 4353
n PadFrame_0/17_5/DO a_2531_4041# Gnd 2 30 2560 4353
n PadFrame_0/17_5/DO Gnd a_2531_4041# 2 30 2568 4353
n PadFrame_0/17_5/DO a_2531_4041# Gnd 2 30 2576 4353
n a_2513_4269# Gnd a_2531_4041# 2 30 2584 4353
n a_2513_4269# a_2531_4041# Gnd 2 30 2592 4353
n a_2513_4269# Gnd a_2531_4041# 2 30 2600 4353
n a_2513_4269# a_2531_4041# Gnd 2 30 2608 4353
n a_2513_4269# Gnd a_2531_4041# 2 30 2616 4353
n a_2529_4269# a_2531_4041# a_2531_4451# 2 30 2624 4353
n a_2529_4269# a_2531_4451# a_2531_4041# 2 30 2632 4353
n a_2529_4269# a_2531_4041# a_2531_4451# 2 30 2640 4353
n a_2529_4269# a_2531_4451# a_2531_4041# 2 30 2648 4353
n PadFrame_0/17_5/DATA Gnd PadFrame_0/17_5/DIB 2 30 2698 4353
n PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Gnd 2 30 2706 4353
n PadFrame_0/17_5/DATA Gnd PadFrame_0/17_5/DIB 2 30 2714 4353
n PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Gnd 2 30 2722 4353
n PadFrame_0/17_5/DATA Gnd PadFrame_0/17_5/DIB 2 30 2730 4353
n PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Gnd 2 30 2738 4353
n PadFrame_0/17_5/DIB Gnd tx_data[5] 2 30 2746 4353
n PadFrame_0/17_5/DIB tx_data[5] Gnd 2 30 2754 4353
n PadFrame_0/17_5/DIB Gnd tx_data[5] 2 30 2762 4353
n PadFrame_0/17_5/DIB tx_data[5] Gnd 2 30 2770 4353
n PadFrame_0/17_5/DIB Gnd tx_data[5] 2 30 2778 4353
n PadFrame_0/17_5/DIB tx_data[5] Gnd 2 30 2786 4353
p a_3226_4393# PadFrame_0/17_6/DATA PadFrame_0/17_6/DATA 65 10 3226 4395
p a_3310_4393# PadFrame_0/17_6/DATA PadFrame_0/17_6/DATA 64 10 3310 4395
n Gnd a_3113_4269# Gnd 2 30 3119 4353
n a_3113_4269# Gnd a_3129_4269# 2 30 3127 4353
n PadFrame_0/17_6/DO a_3131_4041# Gnd 2 30 3144 4353
n PadFrame_0/17_6/DO Gnd a_3131_4041# 2 30 3152 4353
n PadFrame_0/17_6/DO a_3131_4041# Gnd 2 30 3160 4353
n PadFrame_0/17_6/DO Gnd a_3131_4041# 2 30 3168 4353
n PadFrame_0/17_6/DO a_3131_4041# Gnd 2 30 3176 4353
n a_3113_4269# Gnd a_3131_4041# 2 30 3184 4353
n a_3113_4269# a_3131_4041# Gnd 2 30 3192 4353
n a_3113_4269# Gnd a_3131_4041# 2 30 3200 4353
n a_3113_4269# a_3131_4041# Gnd 2 30 3208 4353
n a_3113_4269# Gnd a_3131_4041# 2 30 3216 4353
n a_3129_4269# a_3131_4041# a_3131_4451# 2 30 3224 4353
n a_3129_4269# a_3131_4451# a_3131_4041# 2 30 3232 4353
n a_3129_4269# a_3131_4041# a_3131_4451# 2 30 3240 4353
n a_3129_4269# a_3131_4451# a_3131_4041# 2 30 3248 4353
n PadFrame_0/17_6/DATA Gnd PadFrame_0/17_6/DIB 2 30 3298 4353
n PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Gnd 2 30 3306 4353
n PadFrame_0/17_6/DATA Gnd PadFrame_0/17_6/DIB 2 30 3314 4353
n PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Gnd 2 30 3322 4353
n PadFrame_0/17_6/DATA Gnd PadFrame_0/17_6/DIB 2 30 3330 4353
n PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Gnd 2 30 3338 4353
n PadFrame_0/17_6/DIB Gnd tx_data[1] 2 30 3346 4353
n PadFrame_0/17_6/DIB tx_data[1] Gnd 2 30 3354 4353
n PadFrame_0/17_6/DIB Gnd tx_data[1] 2 30 3362 4353
n PadFrame_0/17_6/DIB tx_data[1] Gnd 2 30 3370 4353
n PadFrame_0/17_6/DIB Gnd tx_data[1] 2 30 3378 4353
n PadFrame_0/17_6/DIB tx_data[1] Gnd 2 30 3386 4353
p a_3526_4393# PadFrame_0/17_7/DATA PadFrame_0/17_7/DATA 65 10 3526 4395
p a_3610_4393# PadFrame_0/17_7/DATA PadFrame_0/17_7/DATA 64 10 3610 4395
n Gnd a_3413_4269# Gnd 2 30 3419 4353
n a_3413_4269# Gnd a_3429_4269# 2 30 3427 4353
n PadFrame_0/17_7/DO a_3431_4041# Gnd 2 30 3444 4353
n PadFrame_0/17_7/DO Gnd a_3431_4041# 2 30 3452 4353
n PadFrame_0/17_7/DO a_3431_4041# Gnd 2 30 3460 4353
n PadFrame_0/17_7/DO Gnd a_3431_4041# 2 30 3468 4353
n PadFrame_0/17_7/DO a_3431_4041# Gnd 2 30 3476 4353
n a_3413_4269# Gnd a_3431_4041# 2 30 3484 4353
n a_3413_4269# a_3431_4041# Gnd 2 30 3492 4353
n a_3413_4269# Gnd a_3431_4041# 2 30 3500 4353
n a_3413_4269# a_3431_4041# Gnd 2 30 3508 4353
n a_3413_4269# Gnd a_3431_4041# 2 30 3516 4353
n a_3429_4269# a_3431_4041# a_3431_4451# 2 30 3524 4353
n a_3429_4269# a_3431_4451# a_3431_4041# 2 30 3532 4353
n a_3429_4269# a_3431_4041# a_3431_4451# 2 30 3540 4353
n a_3429_4269# a_3431_4451# a_3431_4041# 2 30 3548 4353
n PadFrame_0/17_7/DATA Gnd PadFrame_0/17_7/DIB 2 30 3598 4353
n PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Gnd 2 30 3606 4353
n PadFrame_0/17_7/DATA Gnd PadFrame_0/17_7/DIB 2 30 3614 4353
n PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Gnd 2 30 3622 4353
n PadFrame_0/17_7/DATA Gnd PadFrame_0/17_7/DIB 2 30 3630 4353
n PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Gnd 2 30 3638 4353
n PadFrame_0/17_7/DIB Gnd tx_data[0] 2 30 3646 4353
n PadFrame_0/17_7/DIB tx_data[0] Gnd 2 30 3654 4353
n PadFrame_0/17_7/DIB Gnd tx_data[0] 2 30 3662 4353
n PadFrame_0/17_7/DIB tx_data[0] Gnd 2 30 3670 4353
n PadFrame_0/17_7/DIB Gnd tx_data[0] 2 30 3678 4353
n PadFrame_0/17_7/DIB tx_data[0] Gnd 2 30 3686 4353
p a_3826_4393# PadFrame_0/17_8/DATA PadFrame_0/17_8/DATA 65 10 3826 4395
p a_3910_4393# PadFrame_0/17_8/DATA PadFrame_0/17_8/DATA 64 10 3910 4395
n Vdd a_3713_4269# Gnd 2 30 3719 4353
n a_3713_4269# Gnd a_3729_4269# 2 30 3727 4353
n PadFrame_0/17_8/DO a_3731_4041# Gnd 2 30 3744 4353
n PadFrame_0/17_8/DO Gnd a_3731_4041# 2 30 3752 4353
n PadFrame_0/17_8/DO a_3731_4041# Gnd 2 30 3760 4353
n PadFrame_0/17_8/DO Gnd a_3731_4041# 2 30 3768 4353
n PadFrame_0/17_8/DO a_3731_4041# Gnd 2 30 3776 4353
n a_3713_4269# Gnd a_3731_4041# 2 30 3784 4353
n a_3713_4269# a_3731_4041# Gnd 2 30 3792 4353
n a_3713_4269# Gnd a_3731_4041# 2 30 3800 4353
n a_3713_4269# a_3731_4041# Gnd 2 30 3808 4353
n a_3713_4269# Gnd a_3731_4041# 2 30 3816 4353
n a_3729_4269# a_3731_4041# a_3731_4451# 2 30 3824 4353
n a_3729_4269# a_3731_4451# a_3731_4041# 2 30 3832 4353
n a_3729_4269# a_3731_4041# a_3731_4451# 2 30 3840 4353
n a_3729_4269# a_3731_4451# a_3731_4041# 2 30 3848 4353
n PadFrame_0/17_8/DATA Gnd PadFrame_0/17_8/DIB 2 30 3898 4353
n PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Gnd 2 30 3906 4353
n PadFrame_0/17_8/DATA Gnd PadFrame_0/17_8/DIB 2 30 3914 4353
n PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Gnd 2 30 3922 4353
n PadFrame_0/17_8/DATA Gnd PadFrame_0/17_8/DIB 2 30 3930 4353
n PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Gnd 2 30 3938 4353
n PadFrame_0/17_8/DIB Gnd PadFrame_0/17_8/DI 2 30 3946 4353
n PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Gnd 2 30 3954 4353
n PadFrame_0/17_8/DIB Gnd PadFrame_0/17_8/DI 2 30 3962 4353
n PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Gnd 2 30 3970 4353
n PadFrame_0/17_8/DIB Gnd PadFrame_0/17_8/DI 2 30 3978 4353
n PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Gnd 2 30 3986 4353
p Gnd a_1013_4269# Vdd 2 52 1019 4269
p a_1013_4269# Vdd a_1029_4269# 2 52 1027 4269
p PadFrame_0/17_0/DO a_1031_4451# Vdd 2 52 1044 4269
p PadFrame_0/17_0/DO Vdd a_1031_4451# 2 52 1052 4269
p PadFrame_0/17_0/DO a_1031_4451# Vdd 2 52 1060 4269
p PadFrame_0/17_0/DO Vdd a_1031_4451# 2 52 1068 4269
p PadFrame_0/17_0/DO a_1031_4451# Vdd 2 52 1076 4269
p a_1029_4269# Vdd a_1031_4451# 2 52 1084 4269
p a_1029_4269# a_1031_4451# Vdd 2 52 1092 4269
p a_1029_4269# Vdd a_1031_4451# 2 52 1100 4269
p a_1029_4269# a_1031_4451# Vdd 2 52 1108 4269
p a_1029_4269# Vdd a_1031_4451# 2 52 1116 4269
p a_1013_4269# a_1031_4451# a_1031_4041# 2 52 1124 4269
p a_1013_4269# a_1031_4041# a_1031_4451# 2 52 1132 4269
p a_1013_4269# a_1031_4451# a_1031_4041# 2 52 1140 4269
p a_1013_4269# a_1031_4041# a_1031_4451# 2 52 1148 4269
p PadFrame_0/17_0/DATA Vdd PadFrame_0/17_0/DIB 2 52 1198 4269
p PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Vdd 2 52 1206 4269
p PadFrame_0/17_0/DATA Vdd PadFrame_0/17_0/DIB 2 52 1214 4269
p PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Vdd 2 52 1222 4269
p PadFrame_0/17_0/DATA Vdd PadFrame_0/17_0/DIB 2 52 1230 4269
p PadFrame_0/17_0/DATA PadFrame_0/17_0/DIB Vdd 2 52 1238 4269
p PadFrame_0/17_0/DIB Vdd tx_data[3] 2 52 1246 4269
p PadFrame_0/17_0/DIB tx_data[3] Vdd 2 52 1254 4269
p PadFrame_0/17_0/DIB Vdd tx_data[3] 2 52 1262 4269
p PadFrame_0/17_0/DIB tx_data[3] Vdd 2 52 1270 4269
p PadFrame_0/17_0/DIB Vdd tx_data[3] 2 52 1278 4269
p PadFrame_0/17_0/DIB tx_data[3] Vdd 2 52 1286 4269
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1038 4216
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1038 4171
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1038 4150
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1038 4106
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1038 4085
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1038 4041
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1162 4216
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1162 4171
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1162 4150
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1162 4106
n a_1031_4041# PadFrame_0/17_0/DATA Gnd 3 100 1162 4085
n a_1031_4041# Gnd PadFrame_0/17_0/DATA 3 100 1162 4041
p Gnd a_1313_4269# Vdd 2 52 1319 4269
p a_1313_4269# Vdd a_1329_4269# 2 52 1327 4269
p PadFrame_0/17_1/DO a_1331_4451# Vdd 2 52 1344 4269
p PadFrame_0/17_1/DO Vdd a_1331_4451# 2 52 1352 4269
p PadFrame_0/17_1/DO a_1331_4451# Vdd 2 52 1360 4269
p PadFrame_0/17_1/DO Vdd a_1331_4451# 2 52 1368 4269
p PadFrame_0/17_1/DO a_1331_4451# Vdd 2 52 1376 4269
p a_1329_4269# Vdd a_1331_4451# 2 52 1384 4269
p a_1329_4269# a_1331_4451# Vdd 2 52 1392 4269
p a_1329_4269# Vdd a_1331_4451# 2 52 1400 4269
p a_1329_4269# a_1331_4451# Vdd 2 52 1408 4269
p a_1329_4269# Vdd a_1331_4451# 2 52 1416 4269
p a_1313_4269# a_1331_4451# a_1331_4041# 2 52 1424 4269
p a_1313_4269# a_1331_4041# a_1331_4451# 2 52 1432 4269
p a_1313_4269# a_1331_4451# a_1331_4041# 2 52 1440 4269
p a_1313_4269# a_1331_4041# a_1331_4451# 2 52 1448 4269
p PadFrame_0/17_1/DATA Vdd PadFrame_0/17_1/DIB 2 52 1498 4269
p PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Vdd 2 52 1506 4269
p PadFrame_0/17_1/DATA Vdd PadFrame_0/17_1/DIB 2 52 1514 4269
p PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Vdd 2 52 1522 4269
p PadFrame_0/17_1/DATA Vdd PadFrame_0/17_1/DIB 2 52 1530 4269
p PadFrame_0/17_1/DATA PadFrame_0/17_1/DIB Vdd 2 52 1538 4269
p PadFrame_0/17_1/DIB Vdd tx_data[6] 2 52 1546 4269
p PadFrame_0/17_1/DIB tx_data[6] Vdd 2 52 1554 4269
p PadFrame_0/17_1/DIB Vdd tx_data[6] 2 52 1562 4269
p PadFrame_0/17_1/DIB tx_data[6] Vdd 2 52 1570 4269
p PadFrame_0/17_1/DIB Vdd tx_data[6] 2 52 1578 4269
p PadFrame_0/17_1/DIB tx_data[6] Vdd 2 52 1586 4269
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1338 4216
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1338 4171
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1338 4150
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1338 4106
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1338 4085
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1338 4041
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1462 4216
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1462 4171
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1462 4150
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1462 4106
n a_1331_4041# PadFrame_0/17_1/DATA Gnd 3 100 1462 4085
n a_1331_4041# Gnd PadFrame_0/17_1/DATA 3 100 1462 4041
p Gnd a_1613_4269# Vdd 2 52 1619 4269
p a_1613_4269# Vdd a_1629_4269# 2 52 1627 4269
p PadFrame_0/17_2/DO a_1631_4451# Vdd 2 52 1644 4269
p PadFrame_0/17_2/DO Vdd a_1631_4451# 2 52 1652 4269
p PadFrame_0/17_2/DO a_1631_4451# Vdd 2 52 1660 4269
p PadFrame_0/17_2/DO Vdd a_1631_4451# 2 52 1668 4269
p PadFrame_0/17_2/DO a_1631_4451# Vdd 2 52 1676 4269
p a_1629_4269# Vdd a_1631_4451# 2 52 1684 4269
p a_1629_4269# a_1631_4451# Vdd 2 52 1692 4269
p a_1629_4269# Vdd a_1631_4451# 2 52 1700 4269
p a_1629_4269# a_1631_4451# Vdd 2 52 1708 4269
p a_1629_4269# Vdd a_1631_4451# 2 52 1716 4269
p a_1613_4269# a_1631_4451# a_1631_4041# 2 52 1724 4269
p a_1613_4269# a_1631_4041# a_1631_4451# 2 52 1732 4269
p a_1613_4269# a_1631_4451# a_1631_4041# 2 52 1740 4269
p a_1613_4269# a_1631_4041# a_1631_4451# 2 52 1748 4269
p PadFrame_0/17_2/DATA Vdd PadFrame_0/17_2/DIB 2 52 1798 4269
p PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Vdd 2 52 1806 4269
p PadFrame_0/17_2/DATA Vdd PadFrame_0/17_2/DIB 2 52 1814 4269
p PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Vdd 2 52 1822 4269
p PadFrame_0/17_2/DATA Vdd PadFrame_0/17_2/DIB 2 52 1830 4269
p PadFrame_0/17_2/DATA PadFrame_0/17_2/DIB Vdd 2 52 1838 4269
p PadFrame_0/17_2/DIB Vdd tx_data[7] 2 52 1846 4269
p PadFrame_0/17_2/DIB tx_data[7] Vdd 2 52 1854 4269
p PadFrame_0/17_2/DIB Vdd tx_data[7] 2 52 1862 4269
p PadFrame_0/17_2/DIB tx_data[7] Vdd 2 52 1870 4269
p PadFrame_0/17_2/DIB Vdd tx_data[7] 2 52 1878 4269
p PadFrame_0/17_2/DIB tx_data[7] Vdd 2 52 1886 4269
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1638 4216
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1638 4171
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1638 4150
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1638 4106
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1638 4085
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1638 4041
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1762 4216
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1762 4171
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1762 4150
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1762 4106
n a_1631_4041# PadFrame_0/17_2/DATA Gnd 3 100 1762 4085
n a_1631_4041# Gnd PadFrame_0/17_2/DATA 3 100 1762 4041
p Gnd a_1913_4269# Vdd 2 52 1919 4269
p a_1913_4269# Vdd a_1929_4269# 2 52 1927 4269
p PadFrame_0/17_3/DO a_1931_4451# Vdd 2 52 1944 4269
p PadFrame_0/17_3/DO Vdd a_1931_4451# 2 52 1952 4269
p PadFrame_0/17_3/DO a_1931_4451# Vdd 2 52 1960 4269
p PadFrame_0/17_3/DO Vdd a_1931_4451# 2 52 1968 4269
p PadFrame_0/17_3/DO a_1931_4451# Vdd 2 52 1976 4269
p a_1929_4269# Vdd a_1931_4451# 2 52 1984 4269
p a_1929_4269# a_1931_4451# Vdd 2 52 1992 4269
p a_1929_4269# Vdd a_1931_4451# 2 52 2000 4269
p a_1929_4269# a_1931_4451# Vdd 2 52 2008 4269
p a_1929_4269# Vdd a_1931_4451# 2 52 2016 4269
p a_1913_4269# a_1931_4451# a_1931_4041# 2 52 2024 4269
p a_1913_4269# a_1931_4041# a_1931_4451# 2 52 2032 4269
p a_1913_4269# a_1931_4451# a_1931_4041# 2 52 2040 4269
p a_1913_4269# a_1931_4041# a_1931_4451# 2 52 2048 4269
p PadFrame_0/17_3/DATA Vdd PadFrame_0/17_3/DIB 2 52 2098 4269
p PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Vdd 2 52 2106 4269
p PadFrame_0/17_3/DATA Vdd PadFrame_0/17_3/DIB 2 52 2114 4269
p PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Vdd 2 52 2122 4269
p PadFrame_0/17_3/DATA Vdd PadFrame_0/17_3/DIB 2 52 2130 4269
p PadFrame_0/17_3/DATA PadFrame_0/17_3/DIB Vdd 2 52 2138 4269
p PadFrame_0/17_3/DIB Vdd tx_data[2] 2 52 2146 4269
p PadFrame_0/17_3/DIB tx_data[2] Vdd 2 52 2154 4269
p PadFrame_0/17_3/DIB Vdd tx_data[2] 2 52 2162 4269
p PadFrame_0/17_3/DIB tx_data[2] Vdd 2 52 2170 4269
p PadFrame_0/17_3/DIB Vdd tx_data[2] 2 52 2178 4269
p PadFrame_0/17_3/DIB tx_data[2] Vdd 2 52 2186 4269
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 1938 4216
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 1938 4171
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 1938 4150
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 1938 4106
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 1938 4085
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 1938 4041
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 2062 4216
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 2062 4171
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 2062 4150
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 2062 4106
n a_1931_4041# PadFrame_0/17_3/DATA Gnd 3 100 2062 4085
n a_1931_4041# Gnd PadFrame_0/17_3/DATA 3 100 2062 4041
p Gnd a_2213_4269# Vdd 2 52 2219 4269
p a_2213_4269# Vdd a_2229_4269# 2 52 2227 4269
p PadFrame_0/17_4/DO a_2231_4451# Vdd 2 52 2244 4269
p PadFrame_0/17_4/DO Vdd a_2231_4451# 2 52 2252 4269
p PadFrame_0/17_4/DO a_2231_4451# Vdd 2 52 2260 4269
p PadFrame_0/17_4/DO Vdd a_2231_4451# 2 52 2268 4269
p PadFrame_0/17_4/DO a_2231_4451# Vdd 2 52 2276 4269
p a_2229_4269# Vdd a_2231_4451# 2 52 2284 4269
p a_2229_4269# a_2231_4451# Vdd 2 52 2292 4269
p a_2229_4269# Vdd a_2231_4451# 2 52 2300 4269
p a_2229_4269# a_2231_4451# Vdd 2 52 2308 4269
p a_2229_4269# Vdd a_2231_4451# 2 52 2316 4269
p a_2213_4269# a_2231_4451# a_2231_4041# 2 52 2324 4269
p a_2213_4269# a_2231_4041# a_2231_4451# 2 52 2332 4269
p a_2213_4269# a_2231_4451# a_2231_4041# 2 52 2340 4269
p a_2213_4269# a_2231_4041# a_2231_4451# 2 52 2348 4269
p PadFrame_0/17_4/DATA Vdd PadFrame_0/17_4/DIB 2 52 2398 4269
p PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Vdd 2 52 2406 4269
p PadFrame_0/17_4/DATA Vdd PadFrame_0/17_4/DIB 2 52 2414 4269
p PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Vdd 2 52 2422 4269
p PadFrame_0/17_4/DATA Vdd PadFrame_0/17_4/DIB 2 52 2430 4269
p PadFrame_0/17_4/DATA PadFrame_0/17_4/DIB Vdd 2 52 2438 4269
p PadFrame_0/17_4/DIB Vdd tx_data[4] 2 52 2446 4269
p PadFrame_0/17_4/DIB tx_data[4] Vdd 2 52 2454 4269
p PadFrame_0/17_4/DIB Vdd tx_data[4] 2 52 2462 4269
p PadFrame_0/17_4/DIB tx_data[4] Vdd 2 52 2470 4269
p PadFrame_0/17_4/DIB Vdd tx_data[4] 2 52 2478 4269
p PadFrame_0/17_4/DIB tx_data[4] Vdd 2 52 2486 4269
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2238 4216
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2238 4171
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2238 4150
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2238 4106
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2238 4085
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2238 4041
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2362 4216
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2362 4171
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2362 4150
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2362 4106
n a_2231_4041# PadFrame_0/17_4/DATA Gnd 3 100 2362 4085
n a_2231_4041# Gnd PadFrame_0/17_4/DATA 3 100 2362 4041
p Gnd a_2513_4269# Vdd 2 52 2519 4269
p a_2513_4269# Vdd a_2529_4269# 2 52 2527 4269
p PadFrame_0/17_5/DO a_2531_4451# Vdd 2 52 2544 4269
p PadFrame_0/17_5/DO Vdd a_2531_4451# 2 52 2552 4269
p PadFrame_0/17_5/DO a_2531_4451# Vdd 2 52 2560 4269
p PadFrame_0/17_5/DO Vdd a_2531_4451# 2 52 2568 4269
p PadFrame_0/17_5/DO a_2531_4451# Vdd 2 52 2576 4269
p a_2529_4269# Vdd a_2531_4451# 2 52 2584 4269
p a_2529_4269# a_2531_4451# Vdd 2 52 2592 4269
p a_2529_4269# Vdd a_2531_4451# 2 52 2600 4269
p a_2529_4269# a_2531_4451# Vdd 2 52 2608 4269
p a_2529_4269# Vdd a_2531_4451# 2 52 2616 4269
p a_2513_4269# a_2531_4451# a_2531_4041# 2 52 2624 4269
p a_2513_4269# a_2531_4041# a_2531_4451# 2 52 2632 4269
p a_2513_4269# a_2531_4451# a_2531_4041# 2 52 2640 4269
p a_2513_4269# a_2531_4041# a_2531_4451# 2 52 2648 4269
p PadFrame_0/17_5/DATA Vdd PadFrame_0/17_5/DIB 2 52 2698 4269
p PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Vdd 2 52 2706 4269
p PadFrame_0/17_5/DATA Vdd PadFrame_0/17_5/DIB 2 52 2714 4269
p PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Vdd 2 52 2722 4269
p PadFrame_0/17_5/DATA Vdd PadFrame_0/17_5/DIB 2 52 2730 4269
p PadFrame_0/17_5/DATA PadFrame_0/17_5/DIB Vdd 2 52 2738 4269
p PadFrame_0/17_5/DIB Vdd tx_data[5] 2 52 2746 4269
p PadFrame_0/17_5/DIB tx_data[5] Vdd 2 52 2754 4269
p PadFrame_0/17_5/DIB Vdd tx_data[5] 2 52 2762 4269
p PadFrame_0/17_5/DIB tx_data[5] Vdd 2 52 2770 4269
p PadFrame_0/17_5/DIB Vdd tx_data[5] 2 52 2778 4269
p PadFrame_0/17_5/DIB tx_data[5] Vdd 2 52 2786 4269
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2538 4216
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2538 4171
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2538 4150
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2538 4106
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2538 4085
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2538 4041
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2662 4216
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2662 4171
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2662 4150
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2662 4106
n a_2531_4041# PadFrame_0/17_5/DATA Gnd 3 100 2662 4085
n a_2531_4041# Gnd PadFrame_0/17_5/DATA 3 100 2662 4041
n Gnd Vdd Gnd 3 100 2838 4215
n Gnd Vdd Gnd 3 100 2962 4215
n Gnd Gnd Vdd 3 100 2838 4170
n Gnd Vdd Gnd 3 100 2838 4149
n Gnd Gnd Vdd 3 100 2962 4170
n Gnd Vdd Gnd 3 100 2962 4149
n Gnd Gnd Vdd 3 100 2838 4105
n Gnd Vdd Gnd 3 100 2838 4084
n Gnd Gnd Vdd 3 100 2962 4105
n Gnd Vdd Gnd 3 100 2962 4084
n Gnd Gnd Vdd 3 100 2838 4040
n Gnd Gnd Vdd 3 100 2962 4040
p Gnd a_3113_4269# Vdd 2 52 3119 4269
p a_3113_4269# Vdd a_3129_4269# 2 52 3127 4269
p PadFrame_0/17_6/DO a_3131_4451# Vdd 2 52 3144 4269
p PadFrame_0/17_6/DO Vdd a_3131_4451# 2 52 3152 4269
p PadFrame_0/17_6/DO a_3131_4451# Vdd 2 52 3160 4269
p PadFrame_0/17_6/DO Vdd a_3131_4451# 2 52 3168 4269
p PadFrame_0/17_6/DO a_3131_4451# Vdd 2 52 3176 4269
p a_3129_4269# Vdd a_3131_4451# 2 52 3184 4269
p a_3129_4269# a_3131_4451# Vdd 2 52 3192 4269
p a_3129_4269# Vdd a_3131_4451# 2 52 3200 4269
p a_3129_4269# a_3131_4451# Vdd 2 52 3208 4269
p a_3129_4269# Vdd a_3131_4451# 2 52 3216 4269
p a_3113_4269# a_3131_4451# a_3131_4041# 2 52 3224 4269
p a_3113_4269# a_3131_4041# a_3131_4451# 2 52 3232 4269
p a_3113_4269# a_3131_4451# a_3131_4041# 2 52 3240 4269
p a_3113_4269# a_3131_4041# a_3131_4451# 2 52 3248 4269
p PadFrame_0/17_6/DATA Vdd PadFrame_0/17_6/DIB 2 52 3298 4269
p PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Vdd 2 52 3306 4269
p PadFrame_0/17_6/DATA Vdd PadFrame_0/17_6/DIB 2 52 3314 4269
p PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Vdd 2 52 3322 4269
p PadFrame_0/17_6/DATA Vdd PadFrame_0/17_6/DIB 2 52 3330 4269
p PadFrame_0/17_6/DATA PadFrame_0/17_6/DIB Vdd 2 52 3338 4269
p PadFrame_0/17_6/DIB Vdd tx_data[1] 2 52 3346 4269
p PadFrame_0/17_6/DIB tx_data[1] Vdd 2 52 3354 4269
p PadFrame_0/17_6/DIB Vdd tx_data[1] 2 52 3362 4269
p PadFrame_0/17_6/DIB tx_data[1] Vdd 2 52 3370 4269
p PadFrame_0/17_6/DIB Vdd tx_data[1] 2 52 3378 4269
p PadFrame_0/17_6/DIB tx_data[1] Vdd 2 52 3386 4269
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3138 4216
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3138 4171
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3138 4150
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3138 4106
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3138 4085
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3138 4041
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3262 4216
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3262 4171
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3262 4150
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3262 4106
n a_3131_4041# PadFrame_0/17_6/DATA Gnd 3 100 3262 4085
n a_3131_4041# Gnd PadFrame_0/17_6/DATA 3 100 3262 4041
p Gnd a_3413_4269# Vdd 2 52 3419 4269
p a_3413_4269# Vdd a_3429_4269# 2 52 3427 4269
p PadFrame_0/17_7/DO a_3431_4451# Vdd 2 52 3444 4269
p PadFrame_0/17_7/DO Vdd a_3431_4451# 2 52 3452 4269
p PadFrame_0/17_7/DO a_3431_4451# Vdd 2 52 3460 4269
p PadFrame_0/17_7/DO Vdd a_3431_4451# 2 52 3468 4269
p PadFrame_0/17_7/DO a_3431_4451# Vdd 2 52 3476 4269
p a_3429_4269# Vdd a_3431_4451# 2 52 3484 4269
p a_3429_4269# a_3431_4451# Vdd 2 52 3492 4269
p a_3429_4269# Vdd a_3431_4451# 2 52 3500 4269
p a_3429_4269# a_3431_4451# Vdd 2 52 3508 4269
p a_3429_4269# Vdd a_3431_4451# 2 52 3516 4269
p a_3413_4269# a_3431_4451# a_3431_4041# 2 52 3524 4269
p a_3413_4269# a_3431_4041# a_3431_4451# 2 52 3532 4269
p a_3413_4269# a_3431_4451# a_3431_4041# 2 52 3540 4269
p a_3413_4269# a_3431_4041# a_3431_4451# 2 52 3548 4269
p PadFrame_0/17_7/DATA Vdd PadFrame_0/17_7/DIB 2 52 3598 4269
p PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Vdd 2 52 3606 4269
p PadFrame_0/17_7/DATA Vdd PadFrame_0/17_7/DIB 2 52 3614 4269
p PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Vdd 2 52 3622 4269
p PadFrame_0/17_7/DATA Vdd PadFrame_0/17_7/DIB 2 52 3630 4269
p PadFrame_0/17_7/DATA PadFrame_0/17_7/DIB Vdd 2 52 3638 4269
p PadFrame_0/17_7/DIB Vdd tx_data[0] 2 52 3646 4269
p PadFrame_0/17_7/DIB tx_data[0] Vdd 2 52 3654 4269
p PadFrame_0/17_7/DIB Vdd tx_data[0] 2 52 3662 4269
p PadFrame_0/17_7/DIB tx_data[0] Vdd 2 52 3670 4269
p PadFrame_0/17_7/DIB Vdd tx_data[0] 2 52 3678 4269
p PadFrame_0/17_7/DIB tx_data[0] Vdd 2 52 3686 4269
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3438 4216
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3438 4171
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3438 4150
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3438 4106
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3438 4085
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3438 4041
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3562 4216
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3562 4171
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3562 4150
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3562 4106
n a_3431_4041# PadFrame_0/17_7/DATA Gnd 3 100 3562 4085
n a_3431_4041# Gnd PadFrame_0/17_7/DATA 3 100 3562 4041
p Vdd a_3713_4269# Vdd 2 52 3719 4269
p a_3713_4269# Vdd a_3729_4269# 2 52 3727 4269
p PadFrame_0/17_8/DO a_3731_4451# Vdd 2 52 3744 4269
p PadFrame_0/17_8/DO Vdd a_3731_4451# 2 52 3752 4269
p PadFrame_0/17_8/DO a_3731_4451# Vdd 2 52 3760 4269
p PadFrame_0/17_8/DO Vdd a_3731_4451# 2 52 3768 4269
p PadFrame_0/17_8/DO a_3731_4451# Vdd 2 52 3776 4269
p a_3729_4269# Vdd a_3731_4451# 2 52 3784 4269
p a_3729_4269# a_3731_4451# Vdd 2 52 3792 4269
p a_3729_4269# Vdd a_3731_4451# 2 52 3800 4269
p a_3729_4269# a_3731_4451# Vdd 2 52 3808 4269
p a_3729_4269# Vdd a_3731_4451# 2 52 3816 4269
p a_3713_4269# a_3731_4451# a_3731_4041# 2 52 3824 4269
p a_3713_4269# a_3731_4041# a_3731_4451# 2 52 3832 4269
p a_3713_4269# a_3731_4451# a_3731_4041# 2 52 3840 4269
p a_3713_4269# a_3731_4041# a_3731_4451# 2 52 3848 4269
p PadFrame_0/17_8/DATA Vdd PadFrame_0/17_8/DIB 2 52 3898 4269
p PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Vdd 2 52 3906 4269
p PadFrame_0/17_8/DATA Vdd PadFrame_0/17_8/DIB 2 52 3914 4269
p PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Vdd 2 52 3922 4269
p PadFrame_0/17_8/DATA Vdd PadFrame_0/17_8/DIB 2 52 3930 4269
p PadFrame_0/17_8/DATA PadFrame_0/17_8/DIB Vdd 2 52 3938 4269
p PadFrame_0/17_8/DIB Vdd PadFrame_0/17_8/DI 2 52 3946 4269
p PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Vdd 2 52 3954 4269
p PadFrame_0/17_8/DIB Vdd PadFrame_0/17_8/DI 2 52 3962 4269
p PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Vdd 2 52 3970 4269
p PadFrame_0/17_8/DIB Vdd PadFrame_0/17_8/DI 2 52 3978 4269
p PadFrame_0/17_8/DIB PadFrame_0/17_8/DI Vdd 2 52 3986 4269
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3738 4216
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3738 4171
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3738 4150
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3738 4106
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3738 4085
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3738 4041
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3862 4216
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3862 4171
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3862 4150
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3862 4106
n a_3731_4041# PadFrame_0/17_8/DATA Gnd 3 100 3862 4085
n a_3731_4041# Gnd PadFrame_0/17_8/DATA 3 100 3862 4041
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 373 3862
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 417 3862
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 438 3862
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 481 3862
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 502 3862
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 546 3862
n PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Gnd 2 30 617 3986
n PadFrame_0/17_9/DIB Gnd PadFrame_0/17_9/DI 2 30 617 3978
p a_593_3910# PadFrame_0/17_9/DATA PadFrame_0/17_9/DATA 64 10 595 3910
n PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Gnd 2 30 617 3970
n PadFrame_0/17_9/DIB Gnd PadFrame_0/17_9/DI 2 30 617 3962
n PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Gnd 2 30 617 3954
n PadFrame_0/17_9/DIB Gnd PadFrame_0/17_9/DI 2 30 617 3946
n PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Gnd 2 30 617 3938
n PadFrame_0/17_9/DATA Gnd PadFrame_0/17_9/DIB 2 30 617 3930
n PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Gnd 2 30 617 3922
n PadFrame_0/17_9/DATA Gnd PadFrame_0/17_9/DIB 2 30 617 3914
n PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Gnd 2 30 617 3906
n PadFrame_0/17_9/DATA Gnd PadFrame_0/17_9/DIB 2 30 617 3898
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 373 3738
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 417 3738
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 438 3738
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 481 3738
p a_373_3731# Vdd PadFrame_0/17_9/DATA 3 100 502 3738
p a_373_3731# PadFrame_0/17_9/DATA Vdd 3 100 546 3738
p a_593_3826# PadFrame_0/17_9/DATA PadFrame_0/17_9/DATA 65 10 595 3826
n a_615_3824# a_373_3731# a_617_3738# 2 30 617 3848
n a_615_3824# a_617_3738# a_373_3731# 2 30 617 3840
p PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Vdd 2 52 679 3986
p PadFrame_0/17_9/DIB Vdd PadFrame_0/17_9/DI 2 52 679 3978
p PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Vdd 2 52 679 3970
p PadFrame_0/17_9/DIB Vdd PadFrame_0/17_9/DI 2 52 679 3962
p PadFrame_0/17_9/DIB PadFrame_0/17_9/DI Vdd 2 52 679 3954
p PadFrame_0/17_9/DIB Vdd PadFrame_0/17_9/DI 2 52 679 3946
p PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Vdd 2 52 679 3938
p PadFrame_0/17_9/DATA Vdd PadFrame_0/17_9/DIB 2 52 679 3930
p PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Vdd 2 52 679 3922
p PadFrame_0/17_9/DATA Vdd PadFrame_0/17_9/DIB 2 52 679 3914
p PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB Vdd 2 52 679 3906
p PadFrame_0/17_9/DATA Vdd PadFrame_0/17_9/DIB 2 52 679 3898
n a_615_3824# a_373_3731# a_617_3738# 2 30 617 3832
n a_615_3824# a_617_3738# a_373_3731# 2 30 617 3824
n a_610_3724# Gnd a_617_3738# 2 30 617 3816
n a_610_3724# a_617_3738# Gnd 2 30 617 3808
n a_610_3724# Gnd a_617_3738# 2 30 617 3800
n a_610_3724# a_617_3738# Gnd 2 30 617 3792
n a_610_3724# Gnd a_617_3738# 2 30 617 3784
n PadFrame_0/17_9/DO a_617_3738# Gnd 2 30 617 3776
n PadFrame_0/17_9/DO Gnd a_617_3738# 2 30 617 3768
n PadFrame_0/17_9/DO a_617_3738# Gnd 2 30 617 3760
n PadFrame_0/17_9/DO Gnd a_617_3738# 2 30 617 3752
n PadFrame_0/17_9/DO a_617_3738# Gnd 2 30 617 3744
p a_610_3724# a_617_3738# a_373_3731# 2 52 679 3848
p a_610_3724# a_373_3731# a_617_3738# 2 52 679 3840
p a_610_3724# a_617_3738# a_373_3731# 2 52 679 3832
p a_610_3724# a_373_3731# a_617_3738# 2 52 679 3824
p a_615_3824# Vdd a_373_3731# 2 52 679 3816
p a_615_3824# a_373_3731# Vdd 2 52 679 3808
p a_615_3824# Vdd a_373_3731# 2 52 679 3800
p a_615_3824# a_373_3731# Vdd 2 52 679 3792
p a_615_3824# Vdd a_373_3731# 2 52 679 3784
p PadFrame_0/17_9/DO a_373_3731# Vdd 2 52 679 3776
p PadFrame_0/17_9/DO Vdd a_373_3731# 2 52 679 3768
p PadFrame_0/17_9/DO a_373_3731# Vdd 2 52 679 3760
p PadFrame_0/17_9/DO Vdd a_373_3731# 2 52 679 3752
p PadFrame_0/17_9/DO a_373_3731# Vdd 2 52 679 3744
n a_610_3724# Gnd a_615_3824# 2 30 617 3727
n Vdd a_610_3724# Gnd 2 30 617 3719
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 373 3562
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 417 3562
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 438 3562
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 481 3562
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 502 3562
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 546 3562
n PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Gnd 2 30 617 3686
n PadFrame_0/17_10/DIB Gnd PadFrame_0/17_10/DI 2 30 617 3678
p a_593_3610# PadFrame_0/17_10/DATA PadFrame_0/17_10/DATA 64 10 595 3610
n PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Gnd 2 30 617 3670
n PadFrame_0/17_10/DIB Gnd PadFrame_0/17_10/DI 2 30 617 3662
n PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Gnd 2 30 617 3654
n PadFrame_0/17_10/DIB Gnd PadFrame_0/17_10/DI 2 30 617 3646
n PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Gnd 2 30 617 3638
n PadFrame_0/17_10/DATA Gnd PadFrame_0/17_10/DIB 2 30 617 3630
n PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Gnd 2 30 617 3622
n PadFrame_0/17_10/DATA Gnd PadFrame_0/17_10/DIB 2 30 617 3614
n PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Gnd 2 30 617 3606
n PadFrame_0/17_10/DATA Gnd PadFrame_0/17_10/DIB 2 30 617 3598
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 373 3438
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 417 3438
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 438 3438
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 481 3438
p a_373_3431# Vdd PadFrame_0/17_10/DATA 3 100 502 3438
p a_373_3431# PadFrame_0/17_10/DATA Vdd 3 100 546 3438
p a_593_3526# PadFrame_0/17_10/DATA PadFrame_0/17_10/DATA 65 10 595 3526
n a_615_3524# a_373_3431# a_617_3438# 2 30 617 3548
n a_615_3524# a_617_3438# a_373_3431# 2 30 617 3540
p a_610_3724# Vdd a_615_3824# 2 52 679 3727
p Vdd a_610_3724# Vdd 2 52 679 3719
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 781 3862
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 826 3862
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 847 3862
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 891 3862
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 912 3862
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 956 3862
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 781 3738
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 826 3738
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 847 3738
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 891 3738
n a_617_3738# Gnd PadFrame_0/17_9/DATA 3 100 912 3738
n a_617_3738# PadFrame_0/17_9/DATA Gnd 3 100 956 3738
p PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Vdd 2 52 679 3686
p PadFrame_0/17_10/DIB Vdd PadFrame_0/17_10/DI 2 52 679 3678
p PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Vdd 2 52 679 3670
p PadFrame_0/17_10/DIB Vdd PadFrame_0/17_10/DI 2 52 679 3662
p PadFrame_0/17_10/DIB PadFrame_0/17_10/DI Vdd 2 52 679 3654
p PadFrame_0/17_10/DIB Vdd PadFrame_0/17_10/DI 2 52 679 3646
p PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Vdd 2 52 679 3638
p PadFrame_0/17_10/DATA Vdd PadFrame_0/17_10/DIB 2 52 679 3630
p PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Vdd 2 52 679 3622
p PadFrame_0/17_10/DATA Vdd PadFrame_0/17_10/DIB 2 52 679 3614
p PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB Vdd 2 52 679 3606
p PadFrame_0/17_10/DATA Vdd PadFrame_0/17_10/DIB 2 52 679 3598
n a_615_3524# a_373_3431# a_617_3438# 2 30 617 3532
n a_615_3524# a_617_3438# a_373_3431# 2 30 617 3524
n a_610_3424# Gnd a_617_3438# 2 30 617 3516
n a_610_3424# a_617_3438# Gnd 2 30 617 3508
n a_610_3424# Gnd a_617_3438# 2 30 617 3500
n a_610_3424# a_617_3438# Gnd 2 30 617 3492
n a_610_3424# Gnd a_617_3438# 2 30 617 3484
n PadFrame_0/17_10/DO a_617_3438# Gnd 2 30 617 3476
n PadFrame_0/17_10/DO Gnd a_617_3438# 2 30 617 3468
n PadFrame_0/17_10/DO a_617_3438# Gnd 2 30 617 3460
n PadFrame_0/17_10/DO Gnd a_617_3438# 2 30 617 3452
n PadFrame_0/17_10/DO a_617_3438# Gnd 2 30 617 3444
p a_610_3424# a_617_3438# a_373_3431# 2 52 679 3548
p a_610_3424# a_373_3431# a_617_3438# 2 52 679 3540
p a_610_3424# a_617_3438# a_373_3431# 2 52 679 3532
p a_610_3424# a_373_3431# a_617_3438# 2 52 679 3524
p a_615_3524# Vdd a_373_3431# 2 52 679 3516
p a_615_3524# a_373_3431# Vdd 2 52 679 3508
p a_615_3524# Vdd a_373_3431# 2 52 679 3500
p a_615_3524# a_373_3431# Vdd 2 52 679 3492
p a_615_3524# Vdd a_373_3431# 2 52 679 3484
p PadFrame_0/17_10/DO a_373_3431# Vdd 2 52 679 3476
p PadFrame_0/17_10/DO Vdd a_373_3431# 2 52 679 3468
p PadFrame_0/17_10/DO a_373_3431# Vdd 2 52 679 3460
p PadFrame_0/17_10/DO Vdd a_373_3431# 2 52 679 3452
p PadFrame_0/17_10/DO a_373_3431# Vdd 2 52 679 3444
n a_610_3424# Gnd a_615_3524# 2 30 617 3427
n Vdd a_610_3424# Gnd 2 30 617 3419
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 373 3262
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 417 3262
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 438 3262
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 481 3262
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 502 3262
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 546 3262
n PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Gnd 2 30 617 3386
n PadFrame_0/17_11/DIB Gnd PadFrame_0/17_11/DI 2 30 617 3378
p a_593_3310# PadFrame_0/17_11/DATA PadFrame_0/17_11/DATA 64 10 595 3310
n PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Gnd 2 30 617 3370
n PadFrame_0/17_11/DIB Gnd PadFrame_0/17_11/DI 2 30 617 3362
n PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Gnd 2 30 617 3354
n PadFrame_0/17_11/DIB Gnd PadFrame_0/17_11/DI 2 30 617 3346
n PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Gnd 2 30 617 3338
n PadFrame_0/17_11/DATA Gnd PadFrame_0/17_11/DIB 2 30 617 3330
n PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Gnd 2 30 617 3322
n PadFrame_0/17_11/DATA Gnd PadFrame_0/17_11/DIB 2 30 617 3314
n PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Gnd 2 30 617 3306
n PadFrame_0/17_11/DATA Gnd PadFrame_0/17_11/DIB 2 30 617 3298
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 373 3138
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 417 3138
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 438 3138
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 481 3138
p a_373_3131# Vdd PadFrame_0/17_11/DATA 3 100 502 3138
p a_373_3131# PadFrame_0/17_11/DATA Vdd 3 100 546 3138
p a_593_3226# PadFrame_0/17_11/DATA PadFrame_0/17_11/DATA 65 10 595 3226
n a_615_3224# a_373_3131# a_617_3138# 2 30 617 3248
n a_615_3224# a_617_3138# a_373_3131# 2 30 617 3240
p a_610_3424# Vdd a_615_3524# 2 52 679 3427
p Vdd a_610_3424# Vdd 2 52 679 3419
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 781 3562
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 826 3562
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 847 3562
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 891 3562
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 912 3562
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 956 3562
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 781 3438
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 826 3438
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 847 3438
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 891 3438
n a_617_3438# Gnd PadFrame_0/17_10/DATA 3 100 912 3438
n a_617_3438# PadFrame_0/17_10/DATA Gnd 3 100 956 3438
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4041 3862
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4085 3862
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4106 3862
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4150 3862
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4171 3862
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4216 3862
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4041 3738
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4085 3738
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4106 3738
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4150 3738
n a_4041_3731# Gnd PadFrame_0/17_17/DATA 3 100 4171 3738
n a_4041_3731# PadFrame_0/17_17/DATA Gnd 3 100 4216 3738
p PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Vdd 2 52 4269 3986
p PadFrame_0/17_17/DIB Vdd PadFrame_0/17_17/DI 2 52 4269 3978
p PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Vdd 2 52 4269 3970
p PadFrame_0/17_17/DIB Vdd PadFrame_0/17_17/DI 2 52 4269 3962
p PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Vdd 2 52 4269 3954
p PadFrame_0/17_17/DIB Vdd PadFrame_0/17_17/DI 2 52 4269 3946
p PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Vdd 2 52 4269 3938
p PadFrame_0/17_17/DATA Vdd PadFrame_0/17_17/DIB 2 52 4269 3930
p PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Vdd 2 52 4269 3922
p PadFrame_0/17_17/DATA Vdd PadFrame_0/17_17/DIB 2 52 4269 3914
p PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Vdd 2 52 4269 3906
p PadFrame_0/17_17/DATA Vdd PadFrame_0/17_17/DIB 2 52 4269 3898
p a_4262_3724# a_4041_3731# a_4269_3738# 2 52 4269 3848
p a_4262_3724# a_4269_3738# a_4041_3731# 2 52 4269 3840
n PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Gnd 2 30 4353 3986
n PadFrame_0/17_17/DIB Gnd PadFrame_0/17_17/DI 2 30 4353 3978
n PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Gnd 2 30 4353 3970
n PadFrame_0/17_17/DIB Gnd PadFrame_0/17_17/DI 2 30 4353 3962
n PadFrame_0/17_17/DIB PadFrame_0/17_17/DI Gnd 2 30 4353 3954
n PadFrame_0/17_17/DIB Gnd PadFrame_0/17_17/DI 2 30 4353 3946
n PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Gnd 2 30 4353 3938
n PadFrame_0/17_17/DATA Gnd PadFrame_0/17_17/DIB 2 30 4353 3930
n PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Gnd 2 30 4353 3922
n PadFrame_0/17_17/DATA Gnd PadFrame_0/17_17/DIB 2 30 4353 3914
p a_4393_3910# PadFrame_0/17_17/DATA PadFrame_0/17_17/DATA 64 10 4395 3910
n PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB Gnd 2 30 4353 3906
n PadFrame_0/17_17/DATA Gnd PadFrame_0/17_17/DIB 2 30 4353 3898
n a_4266_3784# a_4269_3738# a_4041_3731# 2 30 4353 3848
p a_4262_3724# a_4041_3731# a_4269_3738# 2 52 4269 3832
p a_4262_3724# a_4269_3738# a_4041_3731# 2 52 4269 3824
p a_4266_3784# Vdd a_4269_3738# 2 52 4269 3816
p a_4266_3784# a_4269_3738# Vdd 2 52 4269 3808
p a_4266_3784# Vdd a_4269_3738# 2 52 4269 3800
p a_4266_3784# a_4269_3738# Vdd 2 52 4269 3792
p a_4266_3784# Vdd a_4269_3738# 2 52 4269 3784
p rxrxout[0] a_4269_3738# Vdd 2 52 4269 3776
p rxrxout[0] Vdd a_4269_3738# 2 52 4269 3768
p rxrxout[0] a_4269_3738# Vdd 2 52 4269 3760
p rxrxout[0] Vdd a_4269_3738# 2 52 4269 3752
p rxrxout[0] a_4269_3738# Vdd 2 52 4269 3744
n a_4266_3784# a_4041_3731# a_4269_3738# 2 30 4353 3840
n a_4266_3784# a_4269_3738# a_4041_3731# 2 30 4353 3832
p a_4393_3826# PadFrame_0/17_17/DATA PadFrame_0/17_17/DATA 65 10 4395 3826
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4451 3862
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4495 3862
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4516 3862
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4559 3862
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4580 3862
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4624 3862
n a_4266_3784# a_4041_3731# a_4269_3738# 2 30 4353 3824
n a_4262_3724# Gnd a_4041_3731# 2 30 4353 3816
n a_4262_3724# a_4041_3731# Gnd 2 30 4353 3808
n a_4262_3724# Gnd a_4041_3731# 2 30 4353 3800
n a_4262_3724# a_4041_3731# Gnd 2 30 4353 3792
n a_4262_3724# Gnd a_4041_3731# 2 30 4353 3784
n rxrxout[0] a_4041_3731# Gnd 2 30 4353 3776
n rxrxout[0] Gnd a_4041_3731# 2 30 4353 3768
n rxrxout[0] a_4041_3731# Gnd 2 30 4353 3760
n rxrxout[0] Gnd a_4041_3731# 2 30 4353 3752
n rxrxout[0] a_4041_3731# Gnd 2 30 4353 3744
p a_4262_3724# Vdd a_4266_3784# 2 52 4269 3727
p Vdd a_4262_3724# Vdd 2 52 4269 3719
p PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Vdd 2 52 679 3386
p PadFrame_0/17_11/DIB Vdd PadFrame_0/17_11/DI 2 52 679 3378
p PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Vdd 2 52 679 3370
p PadFrame_0/17_11/DIB Vdd PadFrame_0/17_11/DI 2 52 679 3362
p PadFrame_0/17_11/DIB PadFrame_0/17_11/DI Vdd 2 52 679 3354
p PadFrame_0/17_11/DIB Vdd PadFrame_0/17_11/DI 2 52 679 3346
p PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Vdd 2 52 679 3338
p PadFrame_0/17_11/DATA Vdd PadFrame_0/17_11/DIB 2 52 679 3330
p PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Vdd 2 52 679 3322
p PadFrame_0/17_11/DATA Vdd PadFrame_0/17_11/DIB 2 52 679 3314
p PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB Vdd 2 52 679 3306
p PadFrame_0/17_11/DATA Vdd PadFrame_0/17_11/DIB 2 52 679 3298
n a_615_3224# a_373_3131# a_617_3138# 2 30 617 3232
n a_615_3224# a_617_3138# a_373_3131# 2 30 617 3224
n a_610_3124# Gnd a_617_3138# 2 30 617 3216
n a_610_3124# a_617_3138# Gnd 2 30 617 3208
n a_610_3124# Gnd a_617_3138# 2 30 617 3200
n a_610_3124# a_617_3138# Gnd 2 30 617 3192
n a_610_3124# Gnd a_617_3138# 2 30 617 3184
n PadFrame_0/17_11/DO a_617_3138# Gnd 2 30 617 3176
n PadFrame_0/17_11/DO Gnd a_617_3138# 2 30 617 3168
n PadFrame_0/17_11/DO a_617_3138# Gnd 2 30 617 3160
n PadFrame_0/17_11/DO Gnd a_617_3138# 2 30 617 3152
n PadFrame_0/17_11/DO a_617_3138# Gnd 2 30 617 3144
p a_610_3124# a_617_3138# a_373_3131# 2 52 679 3248
p a_610_3124# a_373_3131# a_617_3138# 2 52 679 3240
p a_610_3124# a_617_3138# a_373_3131# 2 52 679 3232
p a_610_3124# a_373_3131# a_617_3138# 2 52 679 3224
p a_615_3224# Vdd a_373_3131# 2 52 679 3216
p a_615_3224# a_373_3131# Vdd 2 52 679 3208
p a_615_3224# Vdd a_373_3131# 2 52 679 3200
p a_615_3224# a_373_3131# Vdd 2 52 679 3192
p a_615_3224# Vdd a_373_3131# 2 52 679 3184
p PadFrame_0/17_11/DO a_373_3131# Vdd 2 52 679 3176
p PadFrame_0/17_11/DO Vdd a_373_3131# 2 52 679 3168
p PadFrame_0/17_11/DO a_373_3131# Vdd 2 52 679 3160
p PadFrame_0/17_11/DO Vdd a_373_3131# 2 52 679 3152
p PadFrame_0/17_11/DO a_373_3131# Vdd 2 52 679 3144
n a_610_3124# Gnd a_615_3224# 2 30 617 3127
n Vdd a_610_3124# Gnd 2 30 617 3119
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 373 2962
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 417 2962
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 438 2962
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 481 2962
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 502 2962
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 546 2962
n PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Gnd 2 30 617 3086
n PadFrame_0/17_12/DIB Gnd PadFrame_0/17_12/DI 2 30 617 3078
p a_593_3010# PadFrame_0/17_12/DATA PadFrame_0/17_12/DATA 64 10 595 3010
n PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Gnd 2 30 617 3070
n PadFrame_0/17_12/DIB Gnd PadFrame_0/17_12/DI 2 30 617 3062
n PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Gnd 2 30 617 3054
n PadFrame_0/17_12/DIB Gnd PadFrame_0/17_12/DI 2 30 617 3046
n PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Gnd 2 30 617 3038
n PadFrame_0/17_12/DATA Gnd PadFrame_0/17_12/DIB 2 30 617 3030
n PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Gnd 2 30 617 3022
n PadFrame_0/17_12/DATA Gnd PadFrame_0/17_12/DIB 2 30 617 3014
n PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Gnd 2 30 617 3006
n PadFrame_0/17_12/DATA Gnd PadFrame_0/17_12/DIB 2 30 617 2998
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 373 2838
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 417 2838
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 438 2838
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 481 2838
p a_373_2831# Vdd PadFrame_0/17_12/DATA 3 100 502 2838
p a_373_2831# PadFrame_0/17_12/DATA Vdd 3 100 546 2838
p a_593_2926# PadFrame_0/17_12/DATA PadFrame_0/17_12/DATA 65 10 595 2926
n a_615_2924# a_373_2831# a_617_2838# 2 30 617 2948
n a_615_2924# a_617_2838# a_373_2831# 2 30 617 2940
p a_610_3124# Vdd a_615_3224# 2 52 679 3127
p Vdd a_610_3124# Vdd 2 52 679 3119
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 781 3262
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 826 3262
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 847 3262
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 891 3262
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 912 3262
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 956 3262
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 781 3138
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 826 3138
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 847 3138
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 891 3138
n a_617_3138# Gnd PadFrame_0/17_11/DATA 3 100 912 3138
n a_617_3138# PadFrame_0/17_11/DATA Gnd 3 100 956 3138
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4041 3562
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4085 3562
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4106 3562
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4150 3562
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4171 3562
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4216 3562
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4041 3438
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4085 3438
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4106 3438
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4150 3438
n a_4041_3431# Gnd PadFrame_0/17_18/DATA 3 100 4171 3438
n a_4041_3431# PadFrame_0/17_18/DATA Gnd 3 100 4216 3438
p PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Vdd 2 52 4269 3686
p PadFrame_0/17_18/DIB Vdd PadFrame_0/17_18/DI 2 52 4269 3678
p PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Vdd 2 52 4269 3670
p PadFrame_0/17_18/DIB Vdd PadFrame_0/17_18/DI 2 52 4269 3662
p PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Vdd 2 52 4269 3654
p PadFrame_0/17_18/DIB Vdd PadFrame_0/17_18/DI 2 52 4269 3646
p PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Vdd 2 52 4269 3638
p PadFrame_0/17_18/DATA Vdd PadFrame_0/17_18/DIB 2 52 4269 3630
p PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Vdd 2 52 4269 3622
p PadFrame_0/17_18/DATA Vdd PadFrame_0/17_18/DIB 2 52 4269 3614
p PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Vdd 2 52 4269 3606
p PadFrame_0/17_18/DATA Vdd PadFrame_0/17_18/DIB 2 52 4269 3598
p a_4262_3424# a_4041_3431# a_4269_3438# 2 52 4269 3548
p a_4262_3424# a_4269_3438# a_4041_3431# 2 52 4269 3540
n a_4262_3724# Gnd a_4266_3784# 2 30 4353 3727
n Vdd a_4262_3724# Gnd 2 30 4353 3719
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4451 3738
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4495 3738
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4516 3738
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4559 3738
p a_4269_3738# Vdd PadFrame_0/17_17/DATA 3 100 4580 3738
p a_4269_3738# PadFrame_0/17_17/DATA Vdd 3 100 4624 3738
n PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Gnd 2 30 4353 3686
n PadFrame_0/17_18/DIB Gnd PadFrame_0/17_18/DI 2 30 4353 3678
n PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Gnd 2 30 4353 3670
n PadFrame_0/17_18/DIB Gnd PadFrame_0/17_18/DI 2 30 4353 3662
n PadFrame_0/17_18/DIB PadFrame_0/17_18/DI Gnd 2 30 4353 3654
n PadFrame_0/17_18/DIB Gnd PadFrame_0/17_18/DI 2 30 4353 3646
n PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Gnd 2 30 4353 3638
n PadFrame_0/17_18/DATA Gnd PadFrame_0/17_18/DIB 2 30 4353 3630
n PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Gnd 2 30 4353 3622
n PadFrame_0/17_18/DATA Gnd PadFrame_0/17_18/DIB 2 30 4353 3614
p a_4393_3610# PadFrame_0/17_18/DATA PadFrame_0/17_18/DATA 64 10 4395 3610
n PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB Gnd 2 30 4353 3606
n PadFrame_0/17_18/DATA Gnd PadFrame_0/17_18/DIB 2 30 4353 3598
n a_4266_3484# a_4269_3438# a_4041_3431# 2 30 4353 3548
p a_4262_3424# a_4041_3431# a_4269_3438# 2 52 4269 3532
p a_4262_3424# a_4269_3438# a_4041_3431# 2 52 4269 3524
p a_4266_3484# Vdd a_4269_3438# 2 52 4269 3516
p a_4266_3484# a_4269_3438# Vdd 2 52 4269 3508
p a_4266_3484# Vdd a_4269_3438# 2 52 4269 3500
p a_4266_3484# a_4269_3438# Vdd 2 52 4269 3492
p a_4266_3484# Vdd a_4269_3438# 2 52 4269 3484
p rxrxout[6] a_4269_3438# Vdd 2 52 4269 3476
p rxrxout[6] Vdd a_4269_3438# 2 52 4269 3468
p rxrxout[6] a_4269_3438# Vdd 2 52 4269 3460
p rxrxout[6] Vdd a_4269_3438# 2 52 4269 3452
p rxrxout[6] a_4269_3438# Vdd 2 52 4269 3444
n a_4266_3484# a_4041_3431# a_4269_3438# 2 30 4353 3540
n a_4266_3484# a_4269_3438# a_4041_3431# 2 30 4353 3532
p a_4393_3526# PadFrame_0/17_18/DATA PadFrame_0/17_18/DATA 65 10 4395 3526
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4451 3562
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4495 3562
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4516 3562
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4559 3562
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4580 3562
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4624 3562
n a_4266_3484# a_4041_3431# a_4269_3438# 2 30 4353 3524
n a_4262_3424# Gnd a_4041_3431# 2 30 4353 3516
n a_4262_3424# a_4041_3431# Gnd 2 30 4353 3508
n a_4262_3424# Gnd a_4041_3431# 2 30 4353 3500
n a_4262_3424# a_4041_3431# Gnd 2 30 4353 3492
n a_4262_3424# Gnd a_4041_3431# 2 30 4353 3484
n rxrxout[6] a_4041_3431# Gnd 2 30 4353 3476
n rxrxout[6] Gnd a_4041_3431# 2 30 4353 3468
n rxrxout[6] a_4041_3431# Gnd 2 30 4353 3460
n rxrxout[6] Gnd a_4041_3431# 2 30 4353 3452
n rxrxout[6] a_4041_3431# Gnd 2 30 4353 3444
p a_4262_3424# Vdd a_4266_3484# 2 52 4269 3427
p Vdd a_4262_3424# Vdd 2 52 4269 3419
n a_1630_3130# UART_0/tcount[1] Gnd 2 20 1630 3200
n UART_0/tcount[1] Gnd a_1640_3210# 2 10 1638 3210
n UART_0/INVX2_52/Y a_1640_3210# a_1630_3130# 2 10 1643 3210
n a_1643_3130# a_1630_3130# a_1655_3210# 2 10 1653 3210
n a_1658_3130# a_1655_3210# Gnd 2 10 1658 3210
n a_1674_3130# a_1658_3130# Gnd 2 10 1674 3210
n a_1658_3130# Gnd a_1685_3210# 2 10 1683 3210
n a_1643_3130# a_1685_3210# a_1674_3130# 2 10 1688 3210
n UART_0/INVX2_52/Y a_1674_3130# a_1698_3210# 2 10 1696 3210
n UART_0/OAI22X1_1/Y a_1698_3210# Gnd 2 10 1702 3210
p a_1630_3130# UART_0/tcount[1] Vdd 2 40 1630 3132
n UART_0/INVX2_52/Y Gnd a_1643_3130# 2 20 1710 3200
n UART_0/INVX2_52/Y a_1761_3132# Gnd 2 20 1766 3200
n UART_0/OAI21X1_2/Y Gnd a_1776_3210# 2 10 1774 3210
n UART_0/INVX2_52/Y a_1776_3210# a_1782_3132# 2 10 1780 3210
n a_1761_3132# a_1782_3132# a_1790_3210# 2 10 1788 3210
n a_1793_3203# a_1790_3210# Gnd 2 10 1793 3210
n a_1782_3132# Gnd a_1793_3203# 2 10 1802 3210
n a_1793_3203# Gnd a_1820_3210# 2 10 1818 3210
n a_1761_3132# a_1820_3210# a_1825_3132# 2 10 1823 3210
n UART_0/INVX2_52/Y a_1825_3132# a_1835_3210# 2 10 1833 3210
n UART_0/tcount[2] a_1835_3210# Gnd 2 10 1838 3210
p UART_0/tcount[1] Vdd a_1640_3132# 2 10 1638 3132
p a_1643_3130# a_1640_3132# a_1630_3130# 2 10 1643 3132
p UART_0/INVX2_52/Y a_1630_3130# a_1655_3132# 2 20 1653 3132
p a_1658_3130# a_1655_3132# Vdd 2 20 1658 3132
p a_1674_3130# a_1658_3130# Vdd 2 20 1674 3132
p a_1658_3130# Vdd a_1684_3132# 2 20 1682 3132
p UART_0/INVX2_52/Y a_1684_3132# a_1674_3130# 2 20 1688 3132
p a_1643_3130# a_1674_3130# a_1698_3132# 2 20 1696 3132
p UART_0/OAI22X1_1/Y a_1698_3132# Vdd 2 20 1702 3132
p UART_0/INVX2_52/Y Vdd a_1643_3130# 2 40 1710 3132
p UART_0/INVX2_52/Y a_1761_3132# Vdd 2 40 1766 3132
n a_1825_3132# Gnd UART_0/tcount[2] 2 20 1846 3200
n UART_0/tcount[2] Gnd UART_0/INVX2_0/Y 2 20 1902 3200
n UART_0/OR2X1_0/A Gnd a_1953_3132# 2 10 1958 3210
n UART_0/tcount[2] a_1953_3132# Gnd 2 10 1966 3210
n a_1953_3132# Gnd UART_0/OR2X1_0/Y 2 10 1974 3210
p UART_0/OAI21X1_2/Y Vdd a_1776_3132# 2 20 1774 3132
p a_1761_3132# a_1776_3132# a_1782_3132# 2 20 1780 3132
p UART_0/INVX2_52/Y a_1782_3132# a_1790_3132# 2 20 1788 3132
p a_1793_3203# a_1790_3132# Vdd 2 20 1794 3132
p a_1782_3132# Vdd a_1793_3203# 2 20 1802 3132
p a_1793_3203# Vdd a_1820_3132# 2 20 1818 3132
p UART_0/INVX2_52/Y a_1820_3132# a_1825_3132# 2 20 1823 3132
p a_1761_3132# a_1825_3132# a_1835_3132# 2 10 1833 3132
p UART_0/tcount[2] a_1835_3132# Vdd 2 10 1838 3132
p a_1825_3132# Vdd UART_0/tcount[2] 2 40 1846 3132
p UART_0/tcount[2] Vdd UART_0/INVX2_0/Y 2 40 1902 3132
p UART_0/OR2X1_0/A a_1953_3132# a_1960_3132# 2 40 1958 3132
p UART_0/tcount[2] a_1960_3132# Vdd 2 40 1963 3132
n UART_0/OR2X1_0/A a_1985_3200# Gnd 2 20 1990 3200
n UART_0/OAI21X1_0/B Gnd a_1985_3200# 2 20 1998 3200
n UART_0/INVX2_37/A a_1985_3200# UART_0/INVX2_2/A 2 20 2006 3200
n UART_0/OR2X1_0/Y a_2081_3200# Gnd 2 20 2086 3200
n UART_0/OAI21X1_1/B Gnd a_2081_3200# 2 20 2094 3200
n UART_0/INVX2_37/A a_2081_3200# UART_0/INVX2_5/A 2 20 2102 3200
n UART_0/INVX2_52/Y a_2169_3132# Gnd 2 20 2174 3200
n UART_0/OAI22X1_2/Y Gnd a_2184_3210# 2 10 2182 3210
n UART_0/INVX2_52/Y a_2184_3210# a_2190_3132# 2 10 2188 3210
n a_2169_3132# a_2190_3132# a_2198_3210# 2 10 2196 3210
n a_2201_3203# a_2198_3210# Gnd 2 10 2201 3210
n a_2190_3132# Gnd a_2201_3203# 2 10 2210 3210
n a_2201_3203# Gnd a_2228_3210# 2 10 2226 3210
n a_2169_3132# a_2228_3210# a_2233_3132# 2 10 2231 3210
n UART_0/INVX2_52/Y a_2233_3132# a_2243_3210# 2 10 2241 3210
n UART_0/INVX2_1/A a_2243_3210# Gnd 2 10 2246 3210
p a_1953_3132# Vdd UART_0/OR2X1_0/Y 2 20 1971 3132
p UART_0/OR2X1_0/A Vdd a_1992_3132# 2 40 1990 3132
p UART_0/OAI21X1_0/B a_1992_3132# UART_0/INVX2_2/A 2 40 1995 3132
p UART_0/INVX2_37/A UART_0/INVX2_2/A Vdd 2 20 2003 3132
p UART_0/OR2X1_0/Y Vdd a_2088_3132# 2 40 2086 3132
p UART_0/OAI21X1_1/B a_2088_3132# UART_0/INVX2_5/A 2 40 2091 3132
p UART_0/INVX2_37/A UART_0/INVX2_5/A Vdd 2 20 2099 3132
p UART_0/INVX2_52/Y a_2169_3132# Vdd 2 40 2174 3132
n a_2233_3132# Gnd UART_0/INVX2_1/A 2 20 2254 3200
n UART_0/INVX2_1/A Gnd UART_0/INVX2_1/Y 2 20 2278 3200
n UART_0/INVX2_2/A Gnd UART_0/INVX2_2/Y 2 20 2350 3200
n UART_0/INVX2_2/Y a_2369_3200# UART_0/OAI22X1_0/Y 2 20 2374 3200
n UART_0/OAI22X1_0/D UART_0/OAI22X1_0/Y a_2369_3200# 2 20 2382 3200
n UART_0/INVX2_2/A a_2369_3200# Gnd 2 20 2390 3200
n UART_0/INVX2_8/Y Gnd a_2369_3200# 2 20 2398 3200
n a_2454_3130# UART_0/INVX2_8/A Gnd 2 20 2454 3200
n UART_0/INVX2_8/A Gnd a_2464_3210# 2 10 2462 3210
n UART_0/INVX2_53/Y a_2464_3210# a_2454_3130# 2 10 2467 3210
n a_2467_3130# a_2454_3130# a_2479_3210# 2 10 2477 3210
n a_2482_3130# a_2479_3210# Gnd 2 10 2482 3210
n a_2498_3130# a_2482_3130# Gnd 2 10 2498 3210
n a_2482_3130# Gnd a_2509_3210# 2 10 2507 3210
n a_2467_3130# a_2509_3210# a_2498_3130# 2 10 2512 3210
n UART_0/INVX2_53/Y a_2498_3130# a_2522_3210# 2 10 2520 3210
n UART_0/OAI22X1_0/Y a_2522_3210# Gnd 2 10 2526 3210
p UART_0/OAI22X1_2/Y Vdd a_2184_3132# 2 20 2182 3132
p a_2169_3132# a_2184_3132# a_2190_3132# 2 20 2188 3132
p UART_0/INVX2_52/Y a_2190_3132# a_2198_3132# 2 20 2196 3132
p a_2201_3203# a_2198_3132# Vdd 2 20 2202 3132
p a_2190_3132# Vdd a_2201_3203# 2 20 2210 3132
p a_2201_3203# Vdd a_2228_3132# 2 20 2226 3132
p UART_0/INVX2_52/Y a_2228_3132# a_2233_3132# 2 20 2231 3132
p a_2169_3132# a_2233_3132# a_2243_3132# 2 10 2241 3132
p UART_0/INVX2_1/A a_2243_3132# Vdd 2 10 2246 3132
p a_2233_3132# Vdd UART_0/INVX2_1/A 2 40 2254 3132
p UART_0/INVX2_1/A Vdd UART_0/INVX2_1/Y 2 40 2278 3132
p UART_0/INVX2_2/A Vdd UART_0/INVX2_2/Y 2 40 2350 3132
p UART_0/INVX2_2/Y Vdd a_2376_3132# 2 40 2374 3132
p UART_0/OAI22X1_0/D a_2376_3132# UART_0/OAI22X1_0/Y 2 40 2379 3132
p UART_0/INVX2_2/A UART_0/OAI22X1_0/Y a_2395_3132# 2 40 2393 3132
p UART_0/INVX2_8/Y a_2395_3132# Vdd 2 40 2398 3132
p a_2454_3130# UART_0/INVX2_8/A Vdd 2 40 2454 3132
n UART_0/INVX2_53/Y Gnd a_2467_3130# 2 20 2534 3200
n UART_0/NOR2X1_0/A Gnd UART_0/NOR2X1_0/Y 2 10 2574 3210
n UART_0/NOR2X1_0/B UART_0/NOR2X1_0/Y Gnd 2 10 2582 3210
n UART_0/NOR2X1_0/Y UART_0/NOR2X1_3/A a_2678_3190# 2 30 2676 3190
n UART_0/NAND3X1_0/B a_2678_3190# a_2683_3190# 2 30 2681 3190
n UART_0/NAND3X1_0/A a_2683_3190# Gnd 2 30 2686 3190
n rxrxout[0] a_2713_3132# Gnd 2 20 2718 3200
n rxrxout[0] Gnd a_2729_3200# 2 20 2727 3200
n a_2732_3197# a_2729_3200# UART_0/NAND3X1_0/B 2 20 2732 3200
n tx_data[0] UART_0/NAND3X1_0/B a_2746_3200# 2 20 2744 3200
n a_2713_3132# a_2746_3200# Gnd 2 20 2749 3200
n tx_data[0] Gnd a_2732_3197# 2 20 2758 3200
n rxrxout[1] a_2769_3132# Gnd 2 20 2774 3200
n rxrxout[1] Gnd a_2785_3200# 2 20 2783 3200
n a_2788_3197# a_2785_3200# UART_0/NAND3X1_0/A 2 20 2788 3200
n tx_data[1] UART_0/NAND3X1_0/A a_2802_3200# 2 20 2800 3200
n a_2769_3132# a_2802_3200# Gnd 2 20 2805 3200
n tx_data[1] Gnd a_2788_3197# 2 20 2814 3200
n a_2870_3130# rxrxout[4] Gnd 2 20 2870 3200
n rxrxout[4] Gnd a_2881_3210# 2 10 2879 3210
n a_2884_3193# a_2881_3210# a_2870_3130# 2 10 2884 3210
n UART_0/LATCH_0/CLK a_2870_3130# a_2898_3210# 2 10 2896 3210
n UART_0/LATCH_0/D a_2898_3210# Gnd 2 10 2901 3210
p UART_0/INVX2_8/A Vdd a_2464_3132# 2 10 2462 3132
p a_2467_3130# a_2464_3132# a_2454_3130# 2 10 2467 3132
p UART_0/INVX2_53/Y a_2454_3130# a_2479_3132# 2 20 2477 3132
p a_2482_3130# a_2479_3132# Vdd 2 20 2482 3132
p a_2498_3130# a_2482_3130# Vdd 2 20 2498 3132
p a_2482_3130# Vdd a_2508_3132# 2 20 2506 3132
p UART_0/INVX2_53/Y a_2508_3132# a_2498_3130# 2 20 2512 3132
p a_2467_3130# a_2498_3130# a_2522_3132# 2 20 2520 3132
p UART_0/OAI22X1_0/Y a_2522_3132# Vdd 2 20 2526 3132
p UART_0/INVX2_53/Y Vdd a_2467_3130# 2 40 2534 3132
p UART_0/NOR2X1_0/A Vdd a_2576_3132# 2 40 2574 3132
p UART_0/NOR2X1_0/B a_2576_3132# UART_0/NOR2X1_0/Y 2 40 2579 3132
p UART_0/NOR2X1_0/Y UART_0/NOR2X1_3/A Vdd 2 20 2670 3132
p UART_0/NAND3X1_0/B Vdd UART_0/NOR2X1_3/A 2 20 2678 3132
p UART_0/NAND3X1_0/A UART_0/NOR2X1_3/A Vdd 2 20 2686 3132
p rxrxout[0] a_2713_3132# Vdd 2 40 2718 3132
p rxrxout[0] Vdd a_2729_3132# 2 40 2727 3132
p tx_data[0] a_2729_3132# UART_0/NAND3X1_0/B 2 40 2732 3132
p a_2732_3197# UART_0/NAND3X1_0/B a_2746_3132# 2 40 2744 3132
p a_2713_3132# a_2746_3132# Vdd 2 40 2749 3132
p tx_data[0] Vdd a_2732_3197# 2 40 2758 3132
p rxrxout[1] a_2769_3132# Vdd 2 40 2774 3132
p rxrxout[1] Vdd a_2785_3132# 2 40 2783 3132
p tx_data[1] a_2785_3132# UART_0/NAND3X1_0/A 2 40 2788 3132
p a_2788_3197# UART_0/NAND3X1_0/A a_2802_3132# 2 40 2800 3132
p a_2769_3132# a_2802_3132# Vdd 2 40 2805 3132
p tx_data[1] Vdd a_2788_3197# 2 40 2814 3132
p a_2870_3130# rxrxout[4] Vdd 2 40 2870 3132
n UART_0/LATCH_0/CLK Gnd a_2884_3193# 2 20 2910 3200
n a_2942_3130# UART_0/LATCH_0/D Gnd 2 20 2945 3200
n UART_0/INVX2_9/Y Gnd a_2955_3200# 2 20 2953 3200
n UART_0/rx_out[4] a_2955_3200# a_2942_3130# 2 20 2958 3200
n a_3006_3130# UART_0/rx_out[5] Gnd 2 20 3006 3200
n UART_0/rx_out[5] Gnd a_3016_3210# 2 10 3014 3210
n UART_0/INVX2_53/Y a_3016_3210# a_3006_3130# 2 10 3019 3210
n a_3019_3130# a_3006_3130# a_3031_3210# 2 10 3029 3210
n a_3034_3130# a_3031_3210# Gnd 2 10 3034 3210
n a_3050_3130# a_3034_3130# Gnd 2 10 3050 3210
n a_3034_3130# Gnd a_3061_3210# 2 10 3059 3210
n a_3019_3130# a_3061_3210# a_3050_3130# 2 10 3064 3210
n UART_0/INVX2_53/Y a_3050_3130# a_3074_3210# 2 10 3072 3210
n UART_0/OAI21X1_5/Y a_3074_3210# Gnd 2 10 3078 3210
p rxrxout[4] Vdd a_2881_3132# 2 10 2879 3132
p UART_0/LATCH_0/CLK a_2881_3132# a_2870_3130# 2 10 2884 3132
p a_2884_3193# a_2870_3130# a_2898_3132# 2 20 2896 3132
p UART_0/LATCH_0/D a_2898_3132# Vdd 2 20 2901 3132
p UART_0/LATCH_0/CLK Vdd a_2884_3193# 2 40 2910 3132
p a_2942_3130# UART_0/LATCH_0/D Vdd 2 40 2942 3132
p UART_0/INVX2_9/Y Vdd a_2942_3130# 2 20 2950 3132
p UART_0/rx_out[4] a_2942_3130# Vdd 2 20 2958 3132
p a_3006_3130# UART_0/rx_out[5] Vdd 2 40 3006 3132
n UART_0/INVX2_53/Y Gnd a_3019_3130# 2 20 3086 3200
n a_3126_3130# UART_0/rx_out[4] Gnd 2 20 3126 3200
n UART_0/rx_out[4] Gnd a_3136_3210# 2 10 3134 3210
n UART_0/INVX2_53/Y a_3136_3210# a_3126_3130# 2 10 3139 3210
n a_3139_3130# a_3126_3130# a_3151_3210# 2 10 3149 3210
n a_3154_3130# a_3151_3210# Gnd 2 10 3154 3210
n a_3170_3130# a_3154_3130# Gnd 2 10 3170 3210
n a_3154_3130# Gnd a_3181_3210# 2 10 3179 3210
n a_3139_3130# a_3181_3210# a_3170_3130# 2 10 3184 3210
n UART_0/INVX2_53/Y a_3170_3130# a_3194_3210# 2 10 3192 3210
n UART_0/OAI21X1_6/Y a_3194_3210# Gnd 2 10 3198 3210
p UART_0/rx_out[5] Vdd a_3016_3132# 2 10 3014 3132
p a_3019_3130# a_3016_3132# a_3006_3130# 2 10 3019 3132
p UART_0/INVX2_53/Y a_3006_3130# a_3031_3132# 2 20 3029 3132
p a_3034_3130# a_3031_3132# Vdd 2 20 3034 3132
p a_3050_3130# a_3034_3130# Vdd 2 20 3050 3132
p a_3034_3130# Vdd a_3060_3132# 2 20 3058 3132
p UART_0/INVX2_53/Y a_3060_3132# a_3050_3130# 2 20 3064 3132
p a_3019_3130# a_3050_3130# a_3074_3132# 2 20 3072 3132
p UART_0/OAI21X1_5/Y a_3074_3132# Vdd 2 20 3078 3132
p UART_0/INVX2_53/Y Vdd a_3019_3130# 2 40 3086 3132
p a_3126_3130# UART_0/rx_out[4] Vdd 2 40 3126 3132
n UART_0/INVX2_53/Y Gnd a_3139_3130# 2 20 3206 3200
n UART_0/INVX2_28/Y UART_0/NAND2X1_0/Y a_3235_3200# 2 20 3233 3200
n UART_0/rx_out[4] a_3235_3200# Gnd 2 20 3238 3200
p UART_0/rx_out[4] Vdd a_3136_3132# 2 10 3134 3132
p a_3139_3130# a_3136_3132# a_3126_3130# 2 10 3139 3132
p UART_0/INVX2_53/Y a_3126_3130# a_3151_3132# 2 20 3149 3132
p a_3154_3130# a_3151_3132# Vdd 2 20 3154 3132
p a_3170_3130# a_3154_3130# Vdd 2 20 3170 3132
p a_3154_3130# Vdd a_3180_3132# 2 20 3178 3132
p UART_0/INVX2_53/Y a_3180_3132# a_3170_3130# 2 20 3184 3132
p a_3139_3130# a_3170_3130# a_3194_3132# 2 20 3192 3132
p UART_0/OAI21X1_6/Y a_3194_3132# Vdd 2 20 3198 3132
p UART_0/INVX2_53/Y Vdd a_3139_3130# 2 40 3206 3132
p UART_0/INVX2_28/Y Vdd UART_0/NAND2X1_0/Y 2 20 3230 3132
p UART_0/rx_out[4] UART_0/NAND2X1_0/Y Vdd 2 20 3238 3132
p PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Vdd 2 52 679 3086
p PadFrame_0/17_12/DIB Vdd PadFrame_0/17_12/DI 2 52 679 3078
p PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Vdd 2 52 679 3070
p PadFrame_0/17_12/DIB Vdd PadFrame_0/17_12/DI 2 52 679 3062
p PadFrame_0/17_12/DIB PadFrame_0/17_12/DI Vdd 2 52 679 3054
p PadFrame_0/17_12/DIB Vdd PadFrame_0/17_12/DI 2 52 679 3046
p PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Vdd 2 52 679 3038
p PadFrame_0/17_12/DATA Vdd PadFrame_0/17_12/DIB 2 52 679 3030
p PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Vdd 2 52 679 3022
p PadFrame_0/17_12/DATA Vdd PadFrame_0/17_12/DIB 2 52 679 3014
p PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB Vdd 2 52 679 3006
p PadFrame_0/17_12/DATA Vdd PadFrame_0/17_12/DIB 2 52 679 2998
n a_615_2924# a_373_2831# a_617_2838# 2 30 617 2932
n a_615_2924# a_617_2838# a_373_2831# 2 30 617 2924
n a_610_2824# Gnd a_617_2838# 2 30 617 2916
n a_610_2824# a_617_2838# Gnd 2 30 617 2908
n a_610_2824# Gnd a_617_2838# 2 30 617 2900
n a_610_2824# a_617_2838# Gnd 2 30 617 2892
n a_610_2824# Gnd a_617_2838# 2 30 617 2884
n PadFrame_0/17_12/DO a_617_2838# Gnd 2 30 617 2876
n PadFrame_0/17_12/DO Gnd a_617_2838# 2 30 617 2868
n PadFrame_0/17_12/DO a_617_2838# Gnd 2 30 617 2860
n PadFrame_0/17_12/DO Gnd a_617_2838# 2 30 617 2852
n PadFrame_0/17_12/DO a_617_2838# Gnd 2 30 617 2844
p a_610_2824# a_617_2838# a_373_2831# 2 52 679 2948
p a_610_2824# a_373_2831# a_617_2838# 2 52 679 2940
p a_610_2824# a_617_2838# a_373_2831# 2 52 679 2932
p a_610_2824# a_373_2831# a_617_2838# 2 52 679 2924
p a_615_2924# Vdd a_373_2831# 2 52 679 2916
p a_615_2924# a_373_2831# Vdd 2 52 679 2908
p a_615_2924# Vdd a_373_2831# 2 52 679 2900
p a_615_2924# a_373_2831# Vdd 2 52 679 2892
p a_615_2924# Vdd a_373_2831# 2 52 679 2884
p PadFrame_0/17_12/DO a_373_2831# Vdd 2 52 679 2876
p PadFrame_0/17_12/DO Vdd a_373_2831# 2 52 679 2868
p PadFrame_0/17_12/DO a_373_2831# Vdd 2 52 679 2860
p PadFrame_0/17_12/DO Vdd a_373_2831# 2 52 679 2852
p PadFrame_0/17_12/DO a_373_2831# Vdd 2 52 679 2844
n a_610_2824# Gnd a_615_2924# 2 30 617 2827
n Vdd a_610_2824# Gnd 2 30 617 2819
p a_610_2824# Vdd a_615_2924# 2 52 679 2827
p Vdd a_610_2824# Vdd 2 52 679 2819
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 781 2962
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 826 2962
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 847 2962
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 891 2962
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 912 2962
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 956 2962
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 781 2838
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 826 2838
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 847 2838
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 891 2838
n a_617_2838# Gnd PadFrame_0/17_12/DATA 3 100 912 2838
n a_617_2838# PadFrame_0/17_12/DATA Gnd 3 100 956 2838
p UART_0/INVX2_3/A Vdd UART_0/INVX2_3/Y 2 40 1654 3080
p UART_0/tcount[1] Vdd a_1720_3080# 2 40 1718 3080
p UART_0/INVX2_3/A a_1720_3080# UART_0/OAI22X1_1/Y 2 40 1723 3080
p UART_0/INVX2_4/Y UART_0/OAI22X1_1/Y a_1739_3080# 2 40 1737 3080
p UART_0/OAI22X1_1/A a_1739_3080# Vdd 2 40 1742 3080
p UART_0/OAI22X1_1/A Vdd a_1824_3080# 2 40 1822 3080
p UART_0/INVX2_0/Y a_1824_3080# UART_0/OAI21X1_2/Y 2 40 1827 3080
p UART_0/OAI21X1_2/C UART_0/OAI21X1_2/Y Vdd 2 20 1835 3100
p UART_0/INVX2_4/Y UART_0/NOR2X1_1/Y a_1891_3080# 2 40 1889 3080
p UART_0/tcount[2] a_1891_3080# Vdd 2 40 1894 3080
p UART_0/tcount[1] Vdd UART_0/INVX2_4/Y 2 40 1974 3080
p UART_0/NOR2X1_2/Y Vdd UART_0/OAI21X1_0/B 2 20 1990 3100
p UART_0/INVX2_6/Y UART_0/OAI21X1_0/B Vdd 2 20 1998 3100
p UART_0/tcount[1] Vdd UART_0/NAND2X1_3/Y 2 20 2078 3100
p UART_0/INVX2_6/Y UART_0/NAND2X1_3/Y Vdd 2 20 2086 3100
p UART_0/tcount[1] Vdd UART_0/OAI21X1_1/B 2 20 2102 3100
p UART_0/tcount[0] UART_0/OAI21X1_1/B Vdd 2 20 2110 3100
n UART_0/INVX2_3/A Gnd UART_0/INVX2_3/Y 2 20 1654 3032
n UART_0/tcount[1] a_1713_3032# UART_0/OAI22X1_1/Y 2 20 1718 3032
n UART_0/INVX2_3/A UART_0/OAI22X1_1/Y a_1713_3032# 2 20 1726 3032
n UART_0/INVX2_4/Y a_1713_3032# Gnd 2 20 1734 3032
n UART_0/OAI22X1_1/A Gnd a_1713_3032# 2 20 1742 3032
n UART_0/OAI22X1_1/A a_1817_3032# Gnd 2 20 1822 3032
n UART_0/INVX2_0/Y Gnd a_1817_3032# 2 20 1830 3032
n UART_0/OAI21X1_2/C a_1817_3032# UART_0/OAI21X1_2/Y 2 20 1838 3032
p UART_0/INVX2_5/A Vdd UART_0/INVX2_5/Y 2 40 2190 3080
p UART_0/INVX2_5/Y Vdd a_2232_3080# 2 40 2230 3080
p UART_0/OAI22X1_0/D a_2232_3080# UART_0/OAI22X1_2/Y 2 40 2235 3080
p UART_0/INVX2_5/A UART_0/OAI22X1_2/Y a_2251_3080# 2 40 2249 3080
p UART_0/INVX2_1/Y a_2251_3080# Vdd 2 40 2254 3080
p UART_0/INVX2_6/Y a_2329_3080# UART_0/AOI22X1_1/Y 2 40 2334 3080
p tx_data[4] UART_0/AOI22X1_1/Y a_2329_3080# 2 40 2342 3080
p UART_0/tcount[0] a_2329_3080# Vdd 2 40 2350 3080
p tx_data[5] Vdd a_2329_3080# 2 40 2358 3080
p UART_0/INVX2_1/Y a_2393_3032# Vdd 2 40 2398 3080
p a_2404_3069# Vdd a_2409_3080# 2 40 2407 3080
p UART_0/INVX2_1/Y a_2409_3080# UART_0/XOR2X1_0/Y 2 40 2412 3080
p a_2393_3032# UART_0/XOR2X1_0/Y a_2426_3080# 2 40 2424 3080
p tx_data[5] a_2426_3080# Vdd 2 40 2429 3080
p tx_data[5] Vdd a_2404_3069# 2 40 2438 3080
p UART_0/INVX2_8/A Vdd UART_0/INVX2_8/Y 2 40 2494 3080
p tx_data[4] a_2505_3032# Vdd 2 40 2510 3080
p a_2516_3069# Vdd a_2521_3080# 2 40 2519 3080
p tx_data[4] a_2521_3080# UART_0/NOR2X1_0/A 2 40 2524 3080
p a_2505_3032# UART_0/NOR2X1_0/A a_2538_3080# 2 40 2536 3080
p rxrxout[4] a_2538_3080# Vdd 2 40 2541 3080
p rxrxout[4] Vdd a_2516_3069# 2 40 2550 3080
p tx_data[5] a_2561_3032# Vdd 2 40 2566 3080
p a_2572_3069# Vdd a_2577_3080# 2 40 2575 3080
p tx_data[5] a_2577_3080# UART_0/NOR2X1_0/B 2 40 2580 3080
p a_2561_3032# UART_0/NOR2X1_0/B a_2594_3080# 2 40 2592 3080
p rxrxout[5] a_2594_3080# Vdd 2 40 2597 3080
p rxrxout[5] Vdd a_2572_3069# 2 40 2606 3080
p tx_data[3] a_2617_3032# Vdd 2 40 2622 3080
p a_2627_3067# Vdd a_2633_3080# 2 40 2631 3080
p a_2617_3032# a_2633_3080# UART_0/XNOR2X1_2/Y 2 40 2636 3080
p tx_data[3] UART_0/XNOR2X1_2/Y a_2650_3080# 2 40 2648 3080
p rxrxout[3] a_2650_3080# Vdd 2 40 2653 3080
p rxrxout[3] Vdd a_2627_3067# 2 40 2662 3080
p UART_0/NOR2X1_3/B UART_0/match a_2683_3080# 2 40 2681 3080
p UART_0/NOR2X1_3/A a_2683_3080# Vdd 2 40 2686 3080
p a_2718_3030# rxrxout[0] Vdd 2 40 2718 3080
p rxrxout[0] Vdd a_2729_3110# 2 10 2727 3110
p UART_0/LATCH_0/CLK a_2729_3110# a_2718_3030# 2 10 2732 3110
p a_2732_3030# a_2718_3030# a_2746_3100# 2 20 2744 3100
p UART_0/LATCH_1/D a_2746_3100# Vdd 2 20 2749 3100
n UART_0/INVX2_4/Y Gnd UART_0/NOR2X1_1/Y 2 10 1886 3032
n UART_0/tcount[2] UART_0/NOR2X1_1/Y Gnd 2 10 1894 3032
n UART_0/tcount[1] Gnd UART_0/INVX2_4/Y 2 20 1974 3032
n UART_0/NOR2X1_2/Y Gnd a_1992_3032# 2 20 1990 3032
n UART_0/INVX2_6/Y a_1992_3032# UART_0/OAI21X1_0/B 2 20 1995 3032
n UART_0/tcount[1] Gnd a_2080_3032# 2 20 2078 3032
n UART_0/INVX2_6/Y a_2080_3032# UART_0/NAND2X1_3/Y 2 20 2083 3032
n UART_0/tcount[1] Gnd a_2104_3032# 2 20 2102 3032
n UART_0/tcount[0] a_2104_3032# UART_0/OAI21X1_1/B 2 20 2107 3032
n UART_0/INVX2_5/A Gnd UART_0/INVX2_5/Y 2 20 2190 3032
n UART_0/INVX2_5/Y a_2225_3032# UART_0/OAI22X1_2/Y 2 20 2230 3032
n UART_0/OAI22X1_0/D UART_0/OAI22X1_2/Y a_2225_3032# 2 20 2238 3032
n UART_0/INVX2_5/A a_2225_3032# Gnd 2 20 2246 3032
n UART_0/INVX2_1/Y Gnd a_2225_3032# 2 20 2254 3032
n UART_0/INVX2_6/Y Gnd a_2336_3032# 2 20 2334 3032
n tx_data[4] a_2336_3032# UART_0/AOI22X1_1/Y 2 20 2339 3032
n UART_0/tcount[0] UART_0/AOI22X1_1/Y a_2353_3032# 2 20 2351 3032
n tx_data[5] a_2353_3032# Gnd 2 20 2356 3032
n UART_0/INVX2_1/Y a_2393_3032# Gnd 2 20 2398 3032
n a_2404_3069# Gnd a_2409_3032# 2 20 2407 3032
n a_2393_3032# a_2409_3032# UART_0/XOR2X1_0/Y 2 20 2412 3032
n UART_0/INVX2_1/Y UART_0/XOR2X1_0/Y a_2426_3032# 2 20 2424 3032
n tx_data[5] a_2426_3032# Gnd 2 20 2429 3032
n tx_data[5] Gnd a_2404_3069# 2 20 2438 3032
n UART_0/INVX2_8/A Gnd UART_0/INVX2_8/Y 2 20 2494 3032
n tx_data[4] a_2505_3032# Gnd 2 20 2510 3032
n a_2516_3069# Gnd a_2521_3032# 2 20 2519 3032
n a_2505_3032# a_2521_3032# UART_0/NOR2X1_0/A 2 20 2524 3032
n tx_data[4] UART_0/NOR2X1_0/A a_2538_3032# 2 20 2536 3032
n rxrxout[4] a_2538_3032# Gnd 2 20 2541 3032
n rxrxout[4] Gnd a_2516_3069# 2 20 2550 3032
n tx_data[5] a_2561_3032# Gnd 2 20 2566 3032
n a_2572_3069# Gnd a_2577_3032# 2 20 2575 3032
n a_2561_3032# a_2577_3032# UART_0/NOR2X1_0/B 2 20 2580 3032
n tx_data[5] UART_0/NOR2X1_0/B a_2594_3032# 2 20 2592 3032
n rxrxout[5] a_2594_3032# Gnd 2 20 2597 3032
n rxrxout[5] Gnd a_2572_3069# 2 20 2606 3032
n tx_data[3] a_2617_3032# Gnd 2 20 2622 3032
n a_2627_3067# Gnd a_2633_3032# 2 20 2631 3032
n tx_data[3] a_2633_3032# UART_0/XNOR2X1_2/Y 2 20 2636 3032
n a_2617_3032# UART_0/XNOR2X1_2/Y a_2650_3032# 2 20 2648 3032
n rxrxout[3] a_2650_3032# Gnd 2 20 2653 3032
n rxrxout[3] Gnd a_2627_3067# 2 20 2662 3032
p UART_0/LATCH_0/CLK Vdd a_2732_3030# 2 40 2758 3080
p a_2774_3030# rxrxout[1] Vdd 2 40 2774 3080
p rxrxout[1] Vdd a_2785_3110# 2 10 2783 3110
p UART_0/LATCH_0/CLK a_2785_3110# a_2774_3030# 2 10 2788 3110
p a_2788_3030# a_2774_3030# a_2802_3100# 2 20 2800 3100
p UART_0/LATCH_2/D a_2802_3100# Vdd 2 20 2805 3100
n UART_0/NOR2X1_3/B Gnd UART_0/match 2 10 2678 3032
n UART_0/NOR2X1_3/A UART_0/match Gnd 2 10 2686 3032
n a_2718_3030# rxrxout[0] Gnd 2 20 2718 3032
p UART_0/LATCH_0/CLK Vdd a_2788_3030# 2 40 2814 3080
p a_2830_3030# rxrxout[3] Vdd 2 40 2830 3080
p rxrxout[3] Vdd a_2841_3110# 2 10 2839 3110
p UART_0/LATCH_0/CLK a_2841_3110# a_2830_3030# 2 10 2844 3110
p a_2844_3030# a_2830_3030# a_2858_3100# 2 20 2856 3100
p UART_0/LATCH_3/D a_2858_3100# Vdd 2 20 2861 3100
n rxrxout[0] Gnd a_2729_3032# 2 10 2727 3032
n a_2732_3030# a_2729_3032# a_2718_3030# 2 10 2732 3032
n UART_0/LATCH_0/CLK a_2718_3030# a_2746_3032# 2 10 2744 3032
n UART_0/LATCH_1/D a_2746_3032# Gnd 2 10 2749 3032
n UART_0/LATCH_0/CLK Gnd a_2732_3030# 2 20 2758 3032
n a_2774_3030# rxrxout[1] Gnd 2 20 2774 3032
p UART_0/LATCH_0/CLK Vdd a_2844_3030# 2 40 2870 3080
p a_2886_3030# rxrxout[5] Vdd 2 40 2886 3080
p rxrxout[5] Vdd a_2897_3110# 2 10 2895 3110
p UART_0/LATCH_0/CLK a_2897_3110# a_2886_3030# 2 10 2900 3110
p a_2900_3030# a_2886_3030# a_2914_3100# 2 20 2912 3100
p UART_0/LATCH_4/D a_2914_3100# Vdd 2 20 2917 3100
n rxrxout[1] Gnd a_2785_3032# 2 10 2783 3032
n a_2788_3030# a_2785_3032# a_2774_3030# 2 10 2788 3032
n UART_0/LATCH_0/CLK a_2774_3030# a_2802_3032# 2 10 2800 3032
n UART_0/LATCH_2/D a_2802_3032# Gnd 2 10 2805 3032
n UART_0/LATCH_0/CLK Gnd a_2788_3030# 2 20 2814 3032
n a_2830_3030# rxrxout[3] Gnd 2 20 2830 3032
p UART_0/LATCH_0/CLK Vdd a_2900_3030# 2 40 2926 3080
p a_2942_3057# UART_0/LATCH_4/D Vdd 2 40 2942 3080
p UART_0/INVX2_9/Y Vdd a_2942_3057# 2 20 2950 3100
p UART_0/rx_out[5] a_2942_3057# Vdd 2 20 2958 3100
n rxrxout[3] Gnd a_2841_3032# 2 10 2839 3032
n a_2844_3030# a_2841_3032# a_2830_3030# 2 10 2844 3032
n UART_0/LATCH_0/CLK a_2830_3030# a_2858_3032# 2 10 2856 3032
n UART_0/LATCH_3/D a_2858_3032# Gnd 2 10 2861 3032
n UART_0/LATCH_0/CLK Gnd a_2844_3030# 2 20 2870 3032
n a_2886_3030# rxrxout[5] Gnd 2 20 2886 3032
p a_2974_3057# UART_0/LATCH_3/D Vdd 2 40 2974 3080
p UART_0/INVX2_9/Y Vdd a_2974_3057# 2 20 2982 3100
p UART_0/rx_out[3] a_2974_3057# Vdd 2 20 2990 3100
p UART_0/rx_out[5] Vdd UART_0/NAND2X1_5/Y 2 20 3022 3100
p UART_0/INVX2_28/Y UART_0/NAND2X1_5/Y Vdd 2 20 3030 3100
p UART_0/NAND2X1_5/Y Vdd UART_0/OAI21X1_5/Y 2 20 3049 3100
p UART_0/INVX2_17/Y UART_0/OAI21X1_5/Y a_3059_3080# 2 40 3057 3080
p UART_0/OAI21X1_5/A a_3059_3080# Vdd 2 40 3062 3080
p a_3110_3030# UART_0/rx_out[3] Vdd 2 40 3110 3080
p UART_0/rx_out[3] Vdd a_3120_3110# 2 10 3118 3110
p a_3123_3083# a_3120_3110# a_3110_3030# 2 10 3123 3110
p UART_0/INVX2_53/Y a_3110_3030# a_3135_3100# 2 20 3133 3100
p a_3138_3030# a_3135_3100# Vdd 2 20 3138 3100
p a_3154_3030# a_3138_3030# Vdd 2 20 3154 3100
p a_3138_3030# Vdd a_3164_3100# 2 20 3162 3100
p UART_0/INVX2_53/Y a_3164_3100# a_3154_3030# 2 20 3168 3100
p a_3123_3083# a_3154_3030# a_3178_3100# 2 20 3176 3100
p UART_0/OAI21X1_7/Y a_3178_3100# Vdd 2 20 3182 3100
n rxrxout[5] Gnd a_2897_3032# 2 10 2895 3032
n a_2900_3030# a_2897_3032# a_2886_3030# 2 10 2900 3032
n UART_0/LATCH_0/CLK a_2886_3030# a_2914_3032# 2 10 2912 3032
n UART_0/LATCH_4/D a_2914_3032# Gnd 2 10 2917 3032
n UART_0/LATCH_0/CLK Gnd a_2900_3030# 2 20 2926 3032
n a_2942_3057# UART_0/LATCH_4/D Gnd 2 20 2945 3032
n UART_0/INVX2_9/Y Gnd a_2955_3032# 2 20 2953 3032
n UART_0/rx_out[5] a_2955_3032# a_2942_3057# 2 20 2958 3032
n a_2974_3057# UART_0/LATCH_3/D Gnd 2 20 2977 3032
n UART_0/INVX2_9/Y Gnd a_2987_3032# 2 20 2985 3032
n UART_0/rx_out[3] a_2987_3032# a_2974_3057# 2 20 2990 3032
n UART_0/rx_out[5] Gnd a_3024_3032# 2 20 3022 3032
n UART_0/INVX2_28/Y a_3024_3032# UART_0/NAND2X1_5/Y 2 20 3027 3032
n UART_0/NAND2X1_5/Y UART_0/OAI21X1_5/Y a_3048_3032# 2 20 3046 3032
n UART_0/INVX2_17/Y a_3048_3032# Gnd 2 20 3054 3032
n UART_0/OAI21X1_5/A Gnd a_3048_3032# 2 20 3062 3032
n a_3110_3030# UART_0/rx_out[3] Gnd 2 20 3110 3032
p UART_0/INVX2_53/Y Vdd a_3123_3083# 2 40 3190 3080
p UART_0/OAI21X1_5/A Vdd a_3216_3080# 2 40 3214 3080
p UART_0/INVX2_20/Y a_3216_3080# UART_0/OAI21X1_6/Y 2 40 3219 3080
p UART_0/NAND2X1_0/Y UART_0/OAI21X1_6/Y Vdd 2 20 3227 3100
n UART_0/rx_out[3] Gnd a_3120_3032# 2 10 3118 3032
n UART_0/INVX2_53/Y a_3120_3032# a_3110_3030# 2 10 3123 3032
n a_3123_3083# a_3110_3030# a_3135_3032# 2 10 3133 3032
n a_3138_3030# a_3135_3032# Gnd 2 10 3138 3032
n a_3154_3030# a_3138_3030# Gnd 2 10 3154 3032
n a_3138_3030# Gnd a_3165_3032# 2 10 3163 3032
n a_3123_3083# a_3165_3032# a_3154_3030# 2 10 3168 3032
n UART_0/INVX2_53/Y a_3154_3030# a_3178_3032# 2 10 3176 3032
n UART_0/OAI21X1_7/Y a_3178_3032# Gnd 2 10 3182 3032
n UART_0/INVX2_53/Y Gnd a_3123_3083# 2 20 3190 3032
n UART_0/OAI21X1_5/A a_3209_3032# Gnd 2 20 3214 3032
n UART_0/INVX2_20/Y Gnd a_3209_3032# 2 20 3222 3032
n UART_0/NAND2X1_0/Y a_3209_3032# UART_0/OAI21X1_6/Y 2 20 3230 3032
n UART_0/INVX2_3/Y Gnd a_1712_2990# 2 30 1710 2990
n UART_0/INVX2_10/Y a_1712_2990# a_1717_2990# 2 30 1715 2990
n UART_0/NOR2X1_5/Y a_1717_2990# UART_0/NAND3X1_1/Y 2 30 1720 2990
n UART_0/INVX2_10/Y Gnd a_1800_3000# 2 20 1798 3000
n UART_0/INVX2_12/Y a_1800_3000# UART_0/OR2X1_0/A 2 20 1803 3000
n UART_0/INVX2_12/Y Gnd a_1872_3000# 2 20 1870 3000
n UART_0/NOR2X1_2/Y a_1872_3000# UART_0/OAI21X1_2/C 2 20 1875 3000
n UART_0/INVX2_3/Y UART_0/OAI21X1_2/C a_1889_3000# 2 20 1887 3000
n UART_0/NOR2X1_1/Y a_1889_3000# Gnd 2 20 1892 3000
n UART_0/INVX2_0/Y Gnd UART_0/NOR2X1_2/Y 2 10 1982 3010
n UART_0/tcount[1] UART_0/NOR2X1_2/Y Gnd 2 10 1990 3010
n UART_0/OR2X1_0/Y a_2073_3000# Gnd 2 20 2078 3000
n UART_0/NAND2X1_3/Y Gnd a_2073_3000# 2 20 2086 3000
n UART_0/INVX2_37/A a_2073_3000# UART_0/INVX2_7/A 2 20 2094 3000
n UART_0/INVX2_4/Y a_2153_3000# UART_0/OAI22X1_3/Y 2 20 2158 3000
n UART_0/AOI22X1_1/Y UART_0/OAI22X1_3/Y a_2153_3000# 2 20 2166 3000
n UART_0/tcount[1] a_2153_3000# Gnd 2 20 2174 3000
n UART_0/OAI22X1_3/A Gnd a_2153_3000# 2 20 2182 3000
n UART_0/tcount[0] Gnd UART_0/INVX2_6/Y 2 20 2206 3000
n tx_data[3] Gnd a_2282_3000# 2 20 2280 3000
n UART_0/tcount[0] a_2282_3000# UART_0/OAI22X1_3/A 2 20 2285 3000
n tx_data[2] UART_0/OAI22X1_3/A a_2299_3000# 2 20 2297 3000
n UART_0/INVX2_6/Y a_2299_3000# Gnd 2 20 2302 3000
n UART_0/INVX2_7/A Gnd UART_0/INVX2_7/Y 2 20 2318 3000
p UART_0/INVX2_3/Y Vdd UART_0/NAND3X1_1/Y 2 20 1710 2932
p UART_0/INVX2_10/Y UART_0/NAND3X1_1/Y Vdd 2 20 1718 2932
p UART_0/NOR2X1_5/Y Vdd UART_0/NAND3X1_1/Y 2 20 1726 2932
p UART_0/INVX2_10/Y Vdd UART_0/OR2X1_0/A 2 20 1798 2932
p UART_0/INVX2_12/Y UART_0/OR2X1_0/A Vdd 2 20 1806 2932
p UART_0/INVX2_12/Y a_1865_2932# UART_0/OAI21X1_2/C 2 40 1870 2932
p UART_0/NOR2X1_2/Y UART_0/OAI21X1_2/C a_1865_2932# 2 40 1878 2932
p UART_0/INVX2_3/Y a_1865_2932# Vdd 2 40 1886 2932
p UART_0/NOR2X1_1/Y Vdd a_1865_2932# 2 40 1894 2932
p UART_0/INVX2_0/Y Vdd a_1984_2932# 2 40 1982 2932
p UART_0/tcount[1] a_1984_2932# UART_0/NOR2X1_2/Y 2 40 1987 2932
p UART_0/OR2X1_0/Y Vdd a_2080_2932# 2 40 2078 2932
p UART_0/NAND2X1_3/Y a_2080_2932# UART_0/INVX2_7/A 2 40 2083 2932
n UART_0/XOR2X1_5/Y UART_0/NAND3X1_2/Y a_2382_2990# 2 30 2380 2990
n UART_0/XOR2X1_0/Y a_2382_2990# a_2387_2990# 2 30 2385 2990
n UART_0/XOR2X1_1/Y a_2387_2990# Gnd 2 30 2390 2990
n tx_data[6] a_2401_2932# Gnd 2 20 2406 3000
n tx_data[6] Gnd a_2417_3000# 2 20 2415 3000
n UART_0/INVX2_8/Y a_2417_3000# UART_0/XOR2X1_1/Y 2 20 2420 3000
n a_2415_2978# UART_0/XOR2X1_1/Y a_2434_3000# 2 20 2432 3000
n a_2401_2932# a_2434_3000# Gnd 2 20 2437 3000
n UART_0/INVX2_8/Y Gnd a_2415_2978# 2 20 2446 3000
n tx_data[6] a_2481_2932# Gnd 2 20 2486 3000
n a_2492_2979# Gnd a_2497_3000# 2 20 2495 3000
n a_2481_2932# a_2497_3000# UART_0/XOR2X1_4/Y 2 20 2500 3000
n tx_data[6] UART_0/XOR2X1_4/Y a_2514_3000# 2 20 2512 3000
n rxrxout[6] a_2514_3000# Gnd 2 20 2517 3000
n rxrxout[6] Gnd a_2492_2979# 2 20 2526 3000
n UART_0/XOR2X1_4/Y Gnd UART_0/NOR2X1_4/Y 2 10 2558 3010
n UART_0/NOR2X1_4/A UART_0/NOR2X1_4/Y Gnd 2 10 2566 3010
p UART_0/INVX2_37/A UART_0/INVX2_7/A Vdd 2 20 2091 2932
p UART_0/INVX2_4/Y Vdd a_2160_2932# 2 40 2158 2932
p UART_0/AOI22X1_1/Y a_2160_2932# UART_0/OAI22X1_3/Y 2 40 2163 2932
p UART_0/tcount[1] UART_0/OAI22X1_3/Y a_2179_2932# 2 40 2177 2932
p UART_0/OAI22X1_3/A a_2179_2932# Vdd 2 40 2182 2932
p UART_0/tcount[0] Vdd UART_0/INVX2_6/Y 2 40 2206 2932
p tx_data[3] a_2273_2932# Vdd 2 40 2278 2932
p UART_0/tcount[0] Vdd a_2273_2932# 2 40 2286 2932
p tx_data[2] a_2273_2932# UART_0/OAI22X1_3/A 2 40 2294 2932
p UART_0/INVX2_6/Y UART_0/OAI22X1_3/A a_2273_2932# 2 40 2302 2932
p UART_0/INVX2_7/A Vdd UART_0/INVX2_7/Y 2 40 2318 2932
n UART_0/NOR2X1_4/Y UART_0/NOR2X1_3/B a_2630_2990# 2 30 2628 2990
n UART_0/XNOR2X1_2/Y a_2630_2990# a_2635_2990# 2 30 2633 2990
n UART_0/NAND3X1_3/A a_2635_2990# Gnd 2 30 2638 2990
n UART_0/rx_out[0] a_2697_3000# a_2704_3000# 2 20 2702 3000
n UART_0/INVX2_9/Y a_2704_3000# Gnd 2 20 2707 3000
n a_2697_3000# Gnd UART_0/LATCH_1/D 2 20 2715 3000
n UART_0/INVX2_9/A Gnd UART_0/INVX2_9/Y 2 20 2734 3000
n UART_0/rx_out[1] a_2777_3000# a_2784_3000# 2 20 2782 3000
n UART_0/INVX2_9/Y a_2784_3000# Gnd 2 20 2787 3000
n a_2777_3000# Gnd UART_0/LATCH_2/D 2 20 2795 3000
n a_2822_2930# rxrxout[6] Gnd 2 20 2822 3000
n rxrxout[6] Gnd a_2833_3010# 2 10 2831 3010
n a_2836_2993# a_2833_3010# a_2822_2930# 2 10 2836 3010
n UART_0/LATCH_0/CLK a_2822_2930# a_2850_3010# 2 10 2848 3010
n UART_0/LATCH_5/D a_2850_3010# Gnd 2 10 2853 3010
p UART_0/XOR2X1_5/Y UART_0/NAND3X1_2/Y Vdd 2 20 2374 2932
p UART_0/XOR2X1_0/Y Vdd UART_0/NAND3X1_2/Y 2 20 2382 2932
p UART_0/XOR2X1_1/Y UART_0/NAND3X1_2/Y Vdd 2 20 2390 2932
p tx_data[6] a_2401_2932# Vdd 2 40 2406 2932
p tx_data[6] Vdd a_2417_2932# 2 40 2415 2932
p a_2415_2978# a_2417_2932# UART_0/XOR2X1_1/Y 2 40 2420 2932
p UART_0/INVX2_8/Y UART_0/XOR2X1_1/Y a_2434_2932# 2 40 2432 2932
p a_2401_2932# a_2434_2932# Vdd 2 40 2437 2932
p UART_0/INVX2_8/Y Vdd a_2415_2978# 2 40 2446 2932
p tx_data[6] a_2481_2932# Vdd 2 40 2486 2932
p a_2492_2979# Vdd a_2497_2932# 2 40 2495 2932
p tx_data[6] a_2497_2932# UART_0/XOR2X1_4/Y 2 40 2500 2932
p a_2481_2932# UART_0/XOR2X1_4/Y a_2514_2932# 2 40 2512 2932
p rxrxout[6] a_2514_2932# Vdd 2 40 2517 2932
p rxrxout[6] Vdd a_2492_2979# 2 40 2526 2932
p UART_0/XOR2X1_4/Y UART_0/NOR2X1_4/Y a_2563_2932# 2 40 2561 2932
p UART_0/NOR2X1_4/A a_2563_2932# Vdd 2 40 2566 2932
p UART_0/NOR2X1_4/Y UART_0/NOR2X1_3/B Vdd 2 20 2622 2932
p UART_0/XNOR2X1_2/Y Vdd UART_0/NOR2X1_3/B 2 20 2630 2932
p UART_0/NAND3X1_3/A UART_0/NOR2X1_3/B Vdd 2 20 2638 2932
p UART_0/rx_out[0] Vdd a_2697_3000# 2 20 2702 2932
p UART_0/INVX2_9/Y a_2697_3000# Vdd 2 20 2710 2932
p a_2697_3000# Vdd UART_0/LATCH_1/D 2 40 2718 2932
p UART_0/INVX2_9/A Vdd UART_0/INVX2_9/Y 2 40 2734 2932
p UART_0/rx_out[1] Vdd a_2777_3000# 2 20 2782 2932
p UART_0/INVX2_9/Y a_2777_3000# Vdd 2 20 2790 2932
p a_2777_3000# Vdd UART_0/LATCH_2/D 2 40 2798 2932
p a_2822_2930# rxrxout[6] Vdd 2 40 2822 2932
n UART_0/LATCH_0/CLK Gnd a_2836_2993# 2 20 2862 3000
n a_2926_2930# UART_0/LATCH_5/D Gnd 2 20 2929 3000
n UART_0/INVX2_9/Y Gnd a_2939_3000# 2 20 2937 3000
n UART_0/rx_out[6] a_2939_3000# a_2926_2930# 2 20 2942 3000
n UART_0/OAI21X1_5/A a_2953_3000# Gnd 2 20 2958 3000
n UART_0/INVX2_18/Y Gnd a_2953_3000# 2 20 2966 3000
n UART_0/OAI21X1_4/C a_2953_3000# UART_0/OAI21X1_4/Y 2 20 2974 3000
n UART_0/rx_out[6] Gnd a_3040_3000# 2 20 3038 3000
n UART_0/INVX2_28/Y a_3040_3000# UART_0/OAI21X1_4/C 2 20 3043 3000
n a_3078_2930# UART_0/rx_out[6] Gnd 2 20 3078 3000
n UART_0/rx_out[6] Gnd a_3088_3010# 2 10 3086 3010
n UART_0/INVX2_53/Y a_3088_3010# a_3078_2930# 2 10 3091 3010
n a_3091_2930# a_3078_2930# a_3103_3010# 2 10 3101 3010
n a_3106_2930# a_3103_3010# Gnd 2 10 3106 3010
n a_3122_2930# a_3106_2930# Gnd 2 10 3122 3010
n a_3106_2930# Gnd a_3133_3010# 2 10 3131 3010
n a_3091_2930# a_3133_3010# a_3122_2930# 2 10 3136 3010
n UART_0/INVX2_53/Y a_3122_2930# a_3146_3010# 2 10 3144 3010
n UART_0/OAI21X1_4/Y a_3146_3010# Gnd 2 10 3150 3010
p rxrxout[6] Vdd a_2833_2932# 2 10 2831 2932
p UART_0/LATCH_0/CLK a_2833_2932# a_2822_2930# 2 10 2836 2932
p a_2836_2993# a_2822_2930# a_2850_2932# 2 20 2848 2932
p UART_0/LATCH_5/D a_2850_2932# Vdd 2 20 2853 2932
p UART_0/LATCH_0/CLK Vdd a_2836_2993# 2 40 2862 2932
p a_2926_2930# UART_0/LATCH_5/D Vdd 2 40 2926 2932
p UART_0/INVX2_9/Y Vdd a_2926_2930# 2 20 2934 2932
p UART_0/rx_out[6] a_2926_2930# Vdd 2 20 2942 2932
p UART_0/OAI21X1_5/A Vdd a_2960_2932# 2 40 2958 2932
p UART_0/INVX2_18/Y a_2960_2932# UART_0/OAI21X1_4/Y 2 40 2963 2932
p UART_0/OAI21X1_4/C UART_0/OAI21X1_4/Y Vdd 2 20 2971 2932
p UART_0/rx_out[6] Vdd UART_0/OAI21X1_4/C 2 20 3038 2932
p UART_0/INVX2_28/Y UART_0/OAI21X1_4/C Vdd 2 20 3046 2932
p a_3078_2930# UART_0/rx_out[6] Vdd 2 40 3078 2932
n UART_0/INVX2_53/Y Gnd a_3091_2930# 2 20 3158 3000
n UART_0/rx_out[3] Gnd a_3192_3000# 2 20 3190 3000
n UART_0/INVX2_28/Y a_3192_3000# UART_0/NAND2X1_7/Y 2 20 3195 3000
n UART_0/NAND2X1_7/Y UART_0/OAI21X1_7/Y a_3216_3000# 2 20 3214 3000
n UART_0/INVX2_29/Y a_3216_3000# Gnd 2 20 3222 3000
n UART_0/OAI21X1_5/A Gnd a_3216_3000# 2 20 3230 3000
p UART_0/rx_out[6] Vdd a_3088_2932# 2 10 3086 2932
p a_3091_2930# a_3088_2932# a_3078_2930# 2 10 3091 2932
p UART_0/INVX2_53/Y a_3078_2930# a_3103_2932# 2 20 3101 2932
p a_3106_2930# a_3103_2932# Vdd 2 20 3106 2932
p a_3122_2930# a_3106_2930# Vdd 2 20 3122 2932
p a_3106_2930# Vdd a_3132_2932# 2 20 3130 2932
p UART_0/INVX2_53/Y a_3132_2932# a_3122_2930# 2 20 3136 2932
p a_3091_2930# a_3122_2930# a_3146_2932# 2 20 3144 2932
p UART_0/OAI21X1_4/Y a_3146_2932# Vdd 2 20 3150 2932
p UART_0/INVX2_53/Y Vdd a_3091_2930# 2 40 3158 2932
p UART_0/rx_out[3] Vdd UART_0/NAND2X1_7/Y 2 20 3190 2932
p UART_0/INVX2_28/Y UART_0/NAND2X1_7/Y Vdd 2 20 3198 2932
p UART_0/NAND2X1_7/Y Vdd UART_0/OAI21X1_7/Y 2 20 3217 2932
p UART_0/INVX2_29/Y UART_0/OAI21X1_7/Y a_3227_2932# 2 40 3225 2932
p UART_0/OAI21X1_5/A a_3227_2932# Vdd 2 40 3230 2932
p a_1622_2830# UART_0/tcount[3] Vdd 2 40 1622 2880
p UART_0/tcount[3] Vdd a_1632_2910# 2 10 1630 2910
p a_1635_2883# a_1632_2910# a_1622_2830# 2 10 1635 2910
p UART_0/INVX2_52/Y a_1622_2830# a_1647_2900# 2 20 1645 2900
p a_1650_2830# a_1647_2900# Vdd 2 20 1650 2900
p a_1666_2830# a_1650_2830# Vdd 2 20 1666 2900
p a_1650_2830# Vdd a_1676_2900# 2 20 1674 2900
p UART_0/INVX2_52/Y a_1676_2900# a_1666_2830# 2 20 1680 2900
p a_1635_2883# a_1666_2830# a_1690_2900# 2 20 1688 2900
p UART_0/OAI21X1_8/Y a_1690_2900# Vdd 2 20 1694 2900
n a_1622_2830# UART_0/tcount[3] Gnd 2 20 1622 2832
p UART_0/INVX2_52/Y Vdd a_1635_2883# 2 40 1702 2880
p UART_0/INVX2_11/Y Vdd a_1720_2880# 2 40 1718 2880
p UART_0/INVX2_10/Y a_1720_2880# UART_0/OAI21X1_8/Y 2 40 1723 2880
p UART_0/NAND3X1_1/Y UART_0/OAI21X1_8/Y Vdd 2 20 1731 2900
p UART_0/tcount[3] Vdd UART_0/INVX2_10/Y 2 40 1750 2880
p UART_0/INVX2_4/Y Vdd a_1776_2880# 2 40 1774 2880
p UART_0/INVX2_0/Y a_1776_2880# UART_0/NOR2X1_5/Y 2 40 1779 2880
p UART_0/NOR2X1_7/Y Vdd UART_0/INVX2_3/A 2 20 1814 2900
p UART_0/tcount[0] UART_0/INVX2_3/A Vdd 2 20 1822 2900
p UART_0/tcount[0] Vdd UART_0/OR2X1_1/A 2 20 1862 2900
p UART_0/NOR2X1_2/Y UART_0/OR2X1_1/A Vdd 2 20 1870 2900
n UART_0/tcount[3] Gnd a_1632_2832# 2 10 1630 2832
n UART_0/INVX2_52/Y a_1632_2832# a_1622_2830# 2 10 1635 2832
n a_1635_2883# a_1622_2830# a_1647_2832# 2 10 1645 2832
n a_1650_2830# a_1647_2832# Gnd 2 10 1650 2832
n a_1666_2830# a_1650_2830# Gnd 2 10 1666 2832
n a_1650_2830# Gnd a_1677_2832# 2 10 1675 2832
n a_1635_2883# a_1677_2832# a_1666_2830# 2 10 1680 2832
n UART_0/INVX2_52/Y a_1666_2830# a_1690_2832# 2 10 1688 2832
n UART_0/OAI21X1_8/Y a_1690_2832# Gnd 2 10 1694 2832
n UART_0/INVX2_52/Y Gnd a_1635_2883# 2 20 1702 2832
n UART_0/INVX2_11/Y a_1713_2832# Gnd 2 20 1718 2832
n UART_0/INVX2_10/Y Gnd a_1713_2832# 2 20 1726 2832
n UART_0/NAND3X1_1/Y a_1713_2832# UART_0/OAI21X1_8/Y 2 20 1734 2832
n UART_0/tcount[3] Gnd UART_0/INVX2_10/Y 2 20 1750 2832
p UART_0/INVX2_12/A Vdd UART_0/INVX2_12/Y 2 40 1886 2880
p UART_0/INVX2_12/Y Vdd UART_0/OAI22X1_0/D 2 20 1950 2900
p UART_0/INVX2_13/Y UART_0/OAI22X1_0/D Vdd 2 20 1958 2900
p UART_0/INVX2_13/A UART_0/INVX2_13/Y Vdd 2 40 1974 2880
p UART_0/INVX2_0/Y a_1985_2880# Vdd 2 40 1990 2880
p UART_0/OAI22X1_3/Y Vdd a_1985_2880# 2 40 1998 2880
p UART_0/NOR2X1_2/Y a_1985_2880# UART_0/INVX2_13/A 2 40 2006 2880
p UART_0/INVX2_15/Y UART_0/INVX2_13/A a_1985_2880# 2 40 2014 2880
p UART_0/INVX2_6/Y Vdd UART_0/NAND2X1_11/Y 2 20 2062 2900
p UART_0/INVX2_4/Y UART_0/NAND2X1_11/Y Vdd 2 20 2070 2900
p UART_0/OR2X1_0/Y Vdd a_2088_2880# 2 40 2086 2880
p UART_0/NAND2X1_11/Y a_2088_2880# UART_0/INVX2_14/A 2 40 2091 2880
p UART_0/INVX2_37/A UART_0/INVX2_14/A Vdd 2 20 2099 2900
p UART_0/tcount[0] Vdd UART_0/NAND2X1_12/Y 2 20 2118 2900
p UART_0/INVX2_4/Y UART_0/NAND2X1_12/Y Vdd 2 20 2126 2900
p UART_0/INVX2_14/A UART_0/INVX2_14/Y Vdd 2 40 2174 2880
p UART_0/INVX2_15/A UART_0/INVX2_15/Y Vdd 2 40 2198 2880
p tx_data[7] a_2233_2880# UART_0/INVX2_15/A 2 40 2238 2880
p UART_0/tcount[0] UART_0/INVX2_15/A a_2233_2880# 2 40 2246 2880
p UART_0/INVX2_6/Y a_2233_2880# Vdd 2 40 2254 2880
p tx_data[6] Vdd a_2233_2880# 2 40 2262 2880
p UART_0/INVX2_7/Y Vdd a_2344_2880# 2 40 2342 2880
p UART_0/OAI22X1_0/D a_2344_2880# UART_0/OAI22X1_4/Y 2 40 2347 2880
p UART_0/INVX2_7/A UART_0/OAI22X1_4/Y a_2363_2880# 2 40 2361 2880
p UART_0/XOR2X1_5/A a_2363_2880# Vdd 2 40 2366 2880
p UART_0/XOR2X1_5/A a_2401_2832# Vdd 2 40 2406 2880
p a_2412_2869# Vdd a_2417_2880# 2 40 2415 2880
p UART_0/XOR2X1_5/A a_2417_2880# UART_0/XOR2X1_5/Y 2 40 2420 2880
p a_2401_2832# UART_0/XOR2X1_5/Y a_2434_2880# 2 40 2432 2880
p tx_data[4] a_2434_2880# Vdd 2 40 2437 2880
p tx_data[4] Vdd a_2412_2869# 2 40 2446 2880
p UART_0/OAI21X1_13/A Vdd a_2504_2880# 2 40 2502 2880
p UART_0/INVX2_1/Y a_2504_2880# UART_0/OAI21X1_13/Y 2 40 2507 2880
p UART_0/OAI21X1_13/C UART_0/OAI21X1_13/Y Vdd 2 20 2515 2900
p tx_data[7] a_2553_2832# Vdd 2 40 2558 2880
p a_2564_2869# Vdd a_2569_2880# 2 40 2567 2880
p tx_data[7] a_2569_2880# UART_0/NOR2X1_4/A 2 40 2572 2880
p a_2553_2832# UART_0/NOR2X1_4/A a_2586_2880# 2 40 2584 2880
p rxrxout[7] a_2586_2880# Vdd 2 40 2589 2880
p rxrxout[7] Vdd a_2564_2869# 2 40 2598 2880
p tx_data[2] a_2609_2832# Vdd 2 40 2614 2880
p a_2619_2867# Vdd a_2625_2880# 2 40 2623 2880
p a_2609_2832# a_2625_2880# UART_0/NAND3X1_3/A 2 40 2628 2880
p tx_data[2] UART_0/NAND3X1_3/A a_2642_2880# 2 40 2640 2880
p rxrxout[2] a_2642_2880# Vdd 2 40 2645 2880
p rxrxout[2] Vdd a_2619_2867# 2 40 2654 2880
p UART_0/INVX2_50/Y Vdd UART_0/LATCH_0/CLK 2 20 2718 2900
p UART_0/INVX2_9/A UART_0/LATCH_0/CLK Vdd 2 20 2726 2900
p a_2758_2830# rxrxout[7] Vdd 2 40 2758 2880
p rxrxout[7] Vdd a_2769_2910# 2 10 2767 2910
p UART_0/LATCH_0/CLK a_2769_2910# a_2758_2830# 2 10 2772 2910
p a_2772_2830# a_2758_2830# a_2786_2900# 2 20 2784 2900
p UART_0/LATCH_6/D a_2786_2900# Vdd 2 20 2789 2900
p UART_0/LATCH_0/CLK Vdd a_2772_2830# 2 40 2798 2880
p a_2830_2830# rxrxout[2] Vdd 2 40 2830 2880
p rxrxout[2] Vdd a_2841_2910# 2 10 2839 2910
p UART_0/LATCH_0/CLK a_2841_2910# a_2830_2830# 2 10 2844 2910
p a_2844_2830# a_2830_2830# a_2858_2900# 2 20 2856 2900
p UART_0/LATCH_7/D a_2858_2900# Vdd 2 20 2861 2900
n UART_0/INVX2_4/Y Gnd UART_0/NOR2X1_5/Y 2 10 1774 2832
n UART_0/INVX2_0/Y UART_0/NOR2X1_5/Y Gnd 2 10 1782 2832
n UART_0/NOR2X1_7/Y Gnd a_1816_2832# 2 20 1814 2832
n UART_0/tcount[0] a_1816_2832# UART_0/INVX2_3/A 2 20 1819 2832
n UART_0/tcount[0] UART_0/OR2X1_1/A a_1867_2832# 2 20 1865 2832
n UART_0/NOR2X1_2/Y a_1867_2832# Gnd 2 20 1870 2832
n UART_0/INVX2_12/A Gnd UART_0/INVX2_12/Y 2 20 1886 2832
n UART_0/INVX2_12/Y Gnd a_1952_2832# 2 20 1950 2832
n UART_0/INVX2_13/Y a_1952_2832# UART_0/OAI22X1_0/D 2 20 1955 2832
n UART_0/INVX2_13/A UART_0/INVX2_13/Y Gnd 2 20 1974 2832
n UART_0/INVX2_0/Y Gnd a_1994_2832# 2 20 1992 2832
n UART_0/OAI22X1_3/Y a_1994_2832# UART_0/INVX2_13/A 2 20 1997 2832
n UART_0/NOR2X1_2/Y UART_0/INVX2_13/A a_2011_2832# 2 20 2009 2832
n UART_0/INVX2_15/Y a_2011_2832# Gnd 2 20 2014 2832
n UART_0/INVX2_6/Y Gnd a_2064_2832# 2 20 2062 2832
n UART_0/INVX2_4/Y a_2064_2832# UART_0/NAND2X1_11/Y 2 20 2067 2832
n UART_0/OR2X1_0/Y a_2081_2832# Gnd 2 20 2086 2832
n UART_0/NAND2X1_11/Y Gnd a_2081_2832# 2 20 2094 2832
n UART_0/INVX2_37/A a_2081_2832# UART_0/INVX2_14/A 2 20 2102 2832
n UART_0/tcount[0] Gnd a_2120_2832# 2 20 2118 2832
n UART_0/INVX2_4/Y a_2120_2832# UART_0/NAND2X1_12/Y 2 20 2123 2832
n UART_0/INVX2_14/A UART_0/INVX2_14/Y Gnd 2 20 2174 2832
n UART_0/INVX2_15/A UART_0/INVX2_15/Y Gnd 2 20 2198 2832
n tx_data[7] Gnd a_2240_2832# 2 20 2238 2832
n UART_0/tcount[0] a_2240_2832# UART_0/INVX2_15/A 2 20 2243 2832
n UART_0/INVX2_6/Y UART_0/INVX2_15/A a_2257_2832# 2 20 2255 2832
n tx_data[6] a_2257_2832# Gnd 2 20 2260 2832
n UART_0/INVX2_7/Y a_2337_2832# UART_0/OAI22X1_4/Y 2 20 2342 2832
n UART_0/OAI22X1_0/D UART_0/OAI22X1_4/Y a_2337_2832# 2 20 2350 2832
n UART_0/INVX2_7/A a_2337_2832# Gnd 2 20 2358 2832
n UART_0/XOR2X1_5/A Gnd a_2337_2832# 2 20 2366 2832
n UART_0/XOR2X1_5/A a_2401_2832# Gnd 2 20 2406 2832
n a_2412_2869# Gnd a_2417_2832# 2 20 2415 2832
n a_2401_2832# a_2417_2832# UART_0/XOR2X1_5/Y 2 20 2420 2832
n UART_0/XOR2X1_5/A UART_0/XOR2X1_5/Y a_2434_2832# 2 20 2432 2832
n tx_data[4] a_2434_2832# Gnd 2 20 2437 2832
n tx_data[4] Gnd a_2412_2869# 2 20 2446 2832
n UART_0/OAI21X1_13/A a_2497_2832# Gnd 2 20 2502 2832
n UART_0/INVX2_1/Y Gnd a_2497_2832# 2 20 2510 2832
n UART_0/OAI21X1_13/C a_2497_2832# UART_0/OAI21X1_13/Y 2 20 2518 2832
n tx_data[7] a_2553_2832# Gnd 2 20 2558 2832
n a_2564_2869# Gnd a_2569_2832# 2 20 2567 2832
n a_2553_2832# a_2569_2832# UART_0/NOR2X1_4/A 2 20 2572 2832
n tx_data[7] UART_0/NOR2X1_4/A a_2586_2832# 2 20 2584 2832
n rxrxout[7] a_2586_2832# Gnd 2 20 2589 2832
n rxrxout[7] Gnd a_2564_2869# 2 20 2598 2832
n tx_data[2] a_2609_2832# Gnd 2 20 2614 2832
n a_2619_2867# Gnd a_2625_2832# 2 20 2623 2832
n tx_data[2] a_2625_2832# UART_0/NAND3X1_3/A 2 20 2628 2832
n a_2609_2832# UART_0/NAND3X1_3/A a_2642_2832# 2 20 2640 2832
n rxrxout[2] a_2642_2832# Gnd 2 20 2645 2832
n rxrxout[2] Gnd a_2619_2867# 2 20 2654 2832
n UART_0/INVX2_50/Y Gnd a_2720_2832# 2 20 2718 2832
n UART_0/INVX2_9/A a_2720_2832# UART_0/LATCH_0/CLK 2 20 2723 2832
n a_2758_2830# rxrxout[7] Gnd 2 20 2758 2832
p UART_0/LATCH_0/CLK Vdd a_2844_2830# 2 40 2870 2880
p a_2886_2857# UART_0/LATCH_6/D Vdd 2 40 2886 2880
p UART_0/INVX2_9/Y Vdd a_2886_2857# 2 20 2894 2900
p UART_0/rx_out[7] a_2886_2857# Vdd 2 20 2902 2900
n rxrxout[7] Gnd a_2769_2832# 2 10 2767 2832
n a_2772_2830# a_2769_2832# a_2758_2830# 2 10 2772 2832
n UART_0/LATCH_0/CLK a_2758_2830# a_2786_2832# 2 10 2784 2832
n UART_0/LATCH_6/D a_2786_2832# Gnd 2 10 2789 2832
n UART_0/LATCH_0/CLK Gnd a_2772_2830# 2 20 2798 2832
n a_2830_2830# rxrxout[2] Gnd 2 20 2830 2832
p a_2918_2857# UART_0/LATCH_7/D Vdd 2 40 2918 2880
p UART_0/INVX2_9/Y Vdd a_2918_2857# 2 20 2926 2900
p UART_0/rx_out[2] a_2918_2857# Vdd 2 20 2934 2900
p UART_0/INVX2_53/Y a_2961_2832# Vdd 2 40 2966 2880
p UART_0/OAI22X1_6/Y Vdd a_2976_2900# 2 20 2974 2900
p a_2961_2832# a_2976_2900# a_2982_2832# 2 20 2980 2900
p UART_0/INVX2_53/Y a_2982_2832# a_2990_2900# 2 20 2988 2900
p a_2993_2830# a_2990_2900# Vdd 2 20 2994 2900
p a_2982_2832# Vdd a_2993_2830# 2 20 3002 2900
p a_2993_2830# Vdd a_3020_2900# 2 20 3018 2900
p UART_0/INVX2_53/Y a_3020_2900# a_3025_2832# 2 20 3023 2900
p a_2961_2832# a_3025_2832# a_3035_2910# 2 10 3033 2910
p UART_0/INVX2_17/A a_3035_2910# Vdd 2 10 3038 2910
n rxrxout[2] Gnd a_2841_2832# 2 10 2839 2832
n a_2844_2830# a_2841_2832# a_2830_2830# 2 10 2844 2832
n UART_0/LATCH_0/CLK a_2830_2830# a_2858_2832# 2 10 2856 2832
n UART_0/LATCH_7/D a_2858_2832# Gnd 2 10 2861 2832
n UART_0/LATCH_0/CLK Gnd a_2844_2830# 2 20 2870 2832
n a_2886_2857# UART_0/LATCH_6/D Gnd 2 20 2889 2832
n UART_0/INVX2_9/Y Gnd a_2899_2832# 2 20 2897 2832
n UART_0/rx_out[7] a_2899_2832# a_2886_2857# 2 20 2902 2832
n a_2918_2857# UART_0/LATCH_7/D Gnd 2 20 2921 2832
n UART_0/INVX2_9/Y Gnd a_2931_2832# 2 20 2929 2832
n UART_0/rx_out[2] a_2931_2832# a_2918_2857# 2 20 2934 2832
n UART_0/INVX2_53/Y a_2961_2832# Gnd 2 20 2966 2832
p a_3025_2832# Vdd UART_0/INVX2_17/A 2 40 3046 2880
p UART_0/INVX2_17/A Vdd UART_0/INVX2_17/Y 2 40 3062 2880
p a_3094_2830# UART_0/rx_out[2] Vdd 2 40 3094 2880
p UART_0/rx_out[2] Vdd a_3104_2910# 2 10 3102 2910
p a_3107_2883# a_3104_2910# a_3094_2830# 2 10 3107 2910
p UART_0/INVX2_53/Y a_3094_2830# a_3119_2900# 2 20 3117 2900
p a_3122_2830# a_3119_2900# Vdd 2 20 3122 2900
p a_3138_2830# a_3122_2830# Vdd 2 20 3138 2900
p a_3122_2830# Vdd a_3148_2900# 2 20 3146 2900
p UART_0/INVX2_53/Y a_3148_2900# a_3138_2830# 2 20 3152 2900
p a_3107_2883# a_3138_2830# a_3162_2900# 2 20 3160 2900
p UART_0/OAI21X1_14/Y a_3162_2900# Vdd 2 20 3166 2900
n UART_0/OAI22X1_6/Y Gnd a_2976_2832# 2 10 2974 2832
n UART_0/INVX2_53/Y a_2976_2832# a_2982_2832# 2 10 2980 2832
n a_2961_2832# a_2982_2832# a_2990_2832# 2 10 2988 2832
n a_2993_2830# a_2990_2832# Gnd 2 10 2993 2832
n a_2982_2832# Gnd a_2993_2830# 2 10 3002 2832
n a_2993_2830# Gnd a_3020_2832# 2 10 3018 2832
n a_2961_2832# a_3020_2832# a_3025_2832# 2 10 3023 2832
n UART_0/INVX2_53/Y a_3025_2832# a_3035_2832# 2 10 3033 2832
n UART_0/INVX2_17/A a_3035_2832# Gnd 2 10 3038 2832
n a_3025_2832# Gnd UART_0/INVX2_17/A 2 20 3046 2832
n UART_0/INVX2_17/A Gnd UART_0/INVX2_17/Y 2 20 3062 2832
n a_3094_2830# UART_0/rx_out[2] Gnd 2 20 3094 2832
p UART_0/INVX2_53/Y Vdd a_3107_2883# 2 40 3174 2880
p UART_0/rx_out[2] Vdd UART_0/NAND2X1_18/Y 2 20 3198 2900
p UART_0/INVX2_28/Y UART_0/NAND2X1_18/Y Vdd 2 20 3206 2900
p UART_0/NAND2X1_18/Y Vdd UART_0/OAI21X1_14/Y 2 20 3225 2900
p UART_0/INVX2_43/Y UART_0/OAI21X1_14/Y a_3235_2880# 2 40 3233 2880
p UART_0/OAI21X1_5/A a_3235_2880# Vdd 2 40 3238 2880
n UART_0/rx_out[2] Gnd a_3104_2832# 2 10 3102 2832
n UART_0/INVX2_53/Y a_3104_2832# a_3094_2830# 2 10 3107 2832
n a_3107_2883# a_3094_2830# a_3119_2832# 2 10 3117 2832
n a_3122_2830# a_3119_2832# Gnd 2 10 3122 2832
n a_3138_2830# a_3122_2830# Gnd 2 10 3138 2832
n a_3122_2830# Gnd a_3149_2832# 2 10 3147 2832
n a_3107_2883# a_3149_2832# a_3138_2830# 2 10 3152 2832
n UART_0/INVX2_53/Y a_3138_2830# a_3162_2832# 2 10 3160 2832
n UART_0/OAI21X1_14/Y a_3162_2832# Gnd 2 10 3166 2832
n UART_0/INVX2_53/Y Gnd a_3107_2883# 2 20 3174 2832
n UART_0/rx_out[2] Gnd a_3200_2832# 2 20 3198 2832
n UART_0/INVX2_28/Y a_3200_2832# UART_0/NAND2X1_18/Y 2 20 3203 2832
n UART_0/NAND2X1_18/Y UART_0/OAI21X1_14/Y a_3224_2832# 2 20 3222 2832
n UART_0/INVX2_43/Y a_3224_2832# Gnd 2 20 3230 2832
n UART_0/OAI21X1_5/A Gnd a_3224_2832# 2 20 3238 2832
n UART_0/tcount[3] Gnd UART_0/NOR2X1_6/Y 2 10 1646 2810
n UART_0/NOR2X1_5/Y UART_0/NOR2X1_6/Y Gnd 2 10 1654 2810
p Vdd Vdd Gnd 3 100 371 2662
p Vdd Gnd Vdd 3 100 415 2662
p Vdd Vdd Gnd 3 100 435 2662
p Vdd Gnd Vdd 3 100 479 2662
p Vdd Vdd Gnd 3 100 500 2662
p Vdd Gnd Vdd 3 100 544 2662
p Vdd Vdd Gnd 3 100 371 2538
p Vdd Gnd Vdd 3 100 415 2538
p Vdd Vdd Gnd 3 100 435 2538
p Vdd Gnd Vdd 3 100 479 2538
p Vdd Vdd Gnd 3 100 500 2538
p Vdd Gnd Vdd 3 100 544 2538
n UART_0/INVX2_11/A Gnd UART_0/INVX2_11/Y 2 20 1702 2800
n UART_0/OAI22X1_1/A UART_0/INVX2_11/A a_1768_2800# 2 20 1766 2800
n UART_0/NOR2X1_5/Y a_1768_2800# Gnd 2 20 1774 2800
n UART_0/INVX2_12/A Gnd a_1768_2800# 2 20 1782 2800
n UART_0/NOR2X1_7/B Gnd UART_0/OAI22X1_1/A 2 10 1870 2810
p UART_0/tcount[3] Vdd a_1648_2732# 2 40 1646 2732
p UART_0/NOR2X1_5/Y a_1648_2732# UART_0/NOR2X1_6/Y 2 40 1651 2732
p UART_0/INVX2_11/A Vdd UART_0/INVX2_11/Y 2 40 1702 2732
n UART_0/INVX2_12/Y UART_0/OAI22X1_1/A a_1880_2800# 2 20 1878 2800
n UART_0/INVX2_6/Y a_1880_2800# Gnd 2 20 1883 2800
n UART_0/INVX2_52/Y a_1945_2732# Gnd 2 20 1950 2800
n UART_0/OAI22X1_8/Y Gnd a_1960_2810# 2 10 1958 2810
n UART_0/INVX2_52/Y a_1960_2810# a_1966_2732# 2 10 1964 2810
n a_1945_2732# a_1966_2732# a_1974_2810# 2 10 1972 2810
n a_1977_2803# a_1974_2810# Gnd 2 10 1977 2810
n a_1966_2732# Gnd a_1977_2803# 2 10 1986 2810
n a_1977_2803# Gnd a_2004_2810# 2 10 2002 2810
n a_1945_2732# a_2004_2810# a_2009_2732# 2 10 2007 2810
n UART_0/INVX2_52/Y a_2009_2732# a_2019_2810# 2 10 2017 2810
n UART_0/tcount[0] a_2019_2810# Gnd 2 10 2022 2810
p UART_0/OAI22X1_1/A Vdd UART_0/INVX2_11/A 2 20 1769 2732
p UART_0/NOR2X1_5/Y UART_0/INVX2_11/A a_1779_2732# 2 40 1777 2732
p UART_0/INVX2_12/A a_1779_2732# Vdd 2 40 1782 2732
p UART_0/NOR2X1_7/B UART_0/OAI22X1_1/A a_1872_2732# 2 40 1870 2732
p UART_0/INVX2_12/Y a_1872_2732# Vdd 2 40 1878 2732
p UART_0/INVX2_6/Y Vdd a_1872_2732# 2 40 1886 2732
p UART_0/INVX2_52/Y a_1945_2732# Vdd 2 40 1950 2732
n a_2009_2732# Gnd UART_0/tcount[0] 2 20 2030 2800
n UART_0/OR2X1_0/Y a_2081_2800# Gnd 2 20 2086 2800
n UART_0/NAND2X1_12/Y Gnd a_2081_2800# 2 20 2094 2800
n UART_0/INVX2_37/A a_2081_2800# UART_0/INVX2_25/A 2 20 2102 2800
n UART_0/INVX2_14/Y a_2153_2800# UART_0/OAI22X1_5/Y 2 20 2158 2800
n UART_0/OAI22X1_0/D UART_0/OAI22X1_5/Y a_2153_2800# 2 20 2166 2800
n UART_0/INVX2_14/A a_2153_2800# Gnd 2 20 2174 2800
n UART_0/XOR2X1_7/A Gnd a_2153_2800# 2 20 2182 2800
n UART_0/XOR2X1_6/A a_2193_2732# Gnd 2 20 2198 2800
n a_2204_2779# Gnd a_2209_2800# 2 20 2207 2800
n a_2193_2732# a_2209_2800# UART_0/XOR2X1_6/Y 2 20 2212 2800
n UART_0/XOR2X1_6/A UART_0/XOR2X1_6/Y a_2226_2800# 2 20 2224 2800
n tx_data[3] a_2226_2800# Gnd 2 20 2229 2800
n tx_data[3] Gnd a_2204_2779# 2 20 2238 2800
n UART_0/XOR2X1_7/A a_2249_2732# Gnd 2 20 2254 2800
n a_2260_2779# Gnd a_2265_2800# 2 20 2263 2800
n a_2249_2732# a_2265_2800# UART_0/XOR2X1_7/Y 2 20 2268 2800
n UART_0/XOR2X1_7/A UART_0/XOR2X1_7/Y a_2282_2800# 2 20 2280 2800
n tx_data[2] a_2282_2800# Gnd 2 20 2285 2800
n tx_data[2] Gnd a_2260_2779# 2 20 2294 2800
n a_2310_2730# UART_0/INVX2_16/A Gnd 2 20 2310 2800
n UART_0/INVX2_16/A Gnd a_2320_2810# 2 10 2318 2810
n UART_0/INVX2_54/Y a_2320_2810# a_2310_2730# 2 10 2323 2810
n a_2323_2730# a_2310_2730# a_2335_2810# 2 10 2333 2810
n a_2338_2730# a_2335_2810# Gnd 2 10 2338 2810
n a_2354_2730# a_2338_2730# Gnd 2 10 2354 2810
n a_2338_2730# Gnd a_2365_2810# 2 10 2363 2810
n a_2323_2730# a_2365_2810# a_2354_2730# 2 10 2368 2810
n UART_0/INVX2_54/Y a_2354_2730# a_2378_2810# 2 10 2376 2810
n UART_0/OAI22X1_4/Y a_2378_2810# Gnd 2 10 2382 2810
p UART_0/OAI22X1_8/Y Vdd a_1960_2732# 2 20 1958 2732
p a_1945_2732# a_1960_2732# a_1966_2732# 2 20 1964 2732
p UART_0/INVX2_52/Y a_1966_2732# a_1974_2732# 2 20 1972 2732
p a_1977_2803# a_1974_2732# Vdd 2 20 1978 2732
p a_1966_2732# Vdd a_1977_2803# 2 20 1986 2732
p a_1977_2803# Vdd a_2004_2732# 2 20 2002 2732
p UART_0/INVX2_52/Y a_2004_2732# a_2009_2732# 2 20 2007 2732
p a_1945_2732# a_2009_2732# a_2019_2732# 2 10 2017 2732
p UART_0/tcount[0] a_2019_2732# Vdd 2 10 2022 2732
p a_2009_2732# Vdd UART_0/tcount[0] 2 40 2030 2732
p UART_0/OR2X1_0/Y Vdd a_2088_2732# 2 40 2086 2732
p UART_0/NAND2X1_12/Y a_2088_2732# UART_0/INVX2_25/A 2 40 2091 2732
p UART_0/INVX2_37/A UART_0/INVX2_25/A Vdd 2 20 2099 2732
p UART_0/INVX2_14/Y Vdd a_2160_2732# 2 40 2158 2732
p UART_0/OAI22X1_0/D a_2160_2732# UART_0/OAI22X1_5/Y 2 40 2163 2732
p UART_0/INVX2_14/A UART_0/OAI22X1_5/Y a_2179_2732# 2 40 2177 2732
p UART_0/XOR2X1_7/A a_2179_2732# Vdd 2 40 2182 2732
p UART_0/XOR2X1_6/A a_2193_2732# Vdd 2 40 2198 2732
p a_2204_2779# Vdd a_2209_2732# 2 40 2207 2732
p UART_0/XOR2X1_6/A a_2209_2732# UART_0/XOR2X1_6/Y 2 40 2212 2732
p a_2193_2732# UART_0/XOR2X1_6/Y a_2226_2732# 2 40 2224 2732
p tx_data[3] a_2226_2732# Vdd 2 40 2229 2732
p tx_data[3] Vdd a_2204_2779# 2 40 2238 2732
p UART_0/XOR2X1_7/A a_2249_2732# Vdd 2 40 2254 2732
p a_2260_2779# Vdd a_2265_2732# 2 40 2263 2732
p UART_0/XOR2X1_7/A a_2265_2732# UART_0/XOR2X1_7/Y 2 40 2268 2732
p a_2249_2732# UART_0/XOR2X1_7/Y a_2282_2732# 2 40 2280 2732
p tx_data[2] a_2282_2732# Vdd 2 40 2285 2732
p tx_data[2] Vdd a_2260_2779# 2 40 2294 2732
p a_2310_2730# UART_0/INVX2_16/A Vdd 2 40 2310 2732
n UART_0/INVX2_54/Y Gnd a_2323_2730# 2 20 2390 2800
n UART_0/INVX2_16/A Gnd UART_0/XOR2X1_5/A 2 20 2406 2800
n UART_0/OAI21X1_12/C UART_0/OAI21X1_12/Y a_2424_2800# 2 20 2422 2800
n UART_0/XOR2X1_5/A a_2424_2800# Gnd 2 20 2430 2800
n UART_0/OAI21X1_13/A Gnd a_2424_2800# 2 20 2438 2800
n UART_0/INVX2_36/Y UART_0/OAI21X1_13/C a_2491_2800# 2 20 2489 2800
n UART_0/tx_out[5] a_2491_2800# Gnd 2 20 2494 2800
n a_2510_2730# UART_0/tx_out[5] Gnd 2 20 2510 2800
n UART_0/tx_out[5] Gnd a_2520_2810# 2 10 2518 2810
n UART_0/INVX2_53/Y a_2520_2810# a_2510_2730# 2 10 2523 2810
n a_2523_2730# a_2510_2730# a_2535_2810# 2 10 2533 2810
n a_2538_2730# a_2535_2810# Gnd 2 10 2538 2810
n a_2554_2730# a_2538_2730# Gnd 2 10 2554 2810
n a_2538_2730# Gnd a_2565_2810# 2 10 2563 2810
n a_2523_2730# a_2565_2810# a_2554_2730# 2 10 2568 2810
n UART_0/INVX2_53/Y a_2554_2730# a_2578_2810# 2 10 2576 2810
n UART_0/OAI21X1_13/Y a_2578_2810# Gnd 2 10 2582 2810
p UART_0/INVX2_16/A Vdd a_2320_2732# 2 10 2318 2732
p a_2323_2730# a_2320_2732# a_2310_2730# 2 10 2323 2732
p UART_0/INVX2_54/Y a_2310_2730# a_2335_2732# 2 20 2333 2732
p a_2338_2730# a_2335_2732# Vdd 2 20 2338 2732
p a_2354_2730# a_2338_2730# Vdd 2 20 2354 2732
p a_2338_2730# Vdd a_2364_2732# 2 20 2362 2732
p UART_0/INVX2_54/Y a_2364_2732# a_2354_2730# 2 20 2368 2732
p a_2323_2730# a_2354_2730# a_2378_2732# 2 20 2376 2732
p UART_0/OAI22X1_4/Y a_2378_2732# Vdd 2 20 2382 2732
p UART_0/INVX2_54/Y Vdd a_2323_2730# 2 40 2390 2732
p UART_0/INVX2_16/A Vdd UART_0/XOR2X1_5/A 2 40 2406 2732
p UART_0/OAI21X1_12/C Vdd UART_0/OAI21X1_12/Y 2 20 2425 2732
p UART_0/XOR2X1_5/A UART_0/OAI21X1_12/Y a_2435_2732# 2 40 2433 2732
p UART_0/OAI21X1_13/A a_2435_2732# Vdd 2 40 2438 2732
p UART_0/INVX2_36/Y Vdd UART_0/OAI21X1_13/C 2 20 2486 2732
p UART_0/tx_out[5] UART_0/OAI21X1_13/C Vdd 2 20 2494 2732
p a_2510_2730# UART_0/tx_out[5] Vdd 2 40 2510 2732
n UART_0/INVX2_53/Y Gnd a_2523_2730# 2 20 2590 2800
n UART_0/INVX2_53/Y a_2601_2732# Gnd 2 20 2606 2800
n UART_0/OAI21X1_20/Y Gnd a_2616_2810# 2 10 2614 2810
n UART_0/INVX2_53/Y a_2616_2810# a_2622_2732# 2 10 2620 2810
n a_2601_2732# a_2622_2732# a_2630_2810# 2 10 2628 2810
n a_2633_2803# a_2630_2810# Gnd 2 10 2633 2810
n a_2622_2732# Gnd a_2633_2803# 2 10 2642 2810
n a_2633_2803# Gnd a_2660_2810# 2 10 2658 2810
n a_2601_2732# a_2660_2810# a_2665_2732# 2 10 2663 2810
n UART_0/INVX2_53/Y a_2665_2732# a_2675_2810# 2 10 2673 2810
n UART_0/rx_out[0] a_2675_2810# Gnd 2 10 2678 2810
p UART_0/tx_out[5] Vdd a_2520_2732# 2 10 2518 2732
p a_2523_2730# a_2520_2732# a_2510_2730# 2 10 2523 2732
p UART_0/INVX2_53/Y a_2510_2730# a_2535_2732# 2 20 2533 2732
p a_2538_2730# a_2535_2732# Vdd 2 20 2538 2732
p a_2554_2730# a_2538_2730# Vdd 2 20 2554 2732
p a_2538_2730# Vdd a_2564_2732# 2 20 2562 2732
p UART_0/INVX2_53/Y a_2564_2732# a_2554_2730# 2 20 2568 2732
p a_2523_2730# a_2554_2730# a_2578_2732# 2 20 2576 2732
p UART_0/OAI21X1_13/Y a_2578_2732# Vdd 2 20 2582 2732
p UART_0/INVX2_53/Y Vdd a_2523_2730# 2 40 2590 2732
p UART_0/INVX2_53/Y a_2601_2732# Vdd 2 40 2606 2732
n a_2665_2732# Gnd UART_0/rx_out[0] 2 20 2686 2800
n UART_0/rx_out[0] Gnd a_2736_2800# 2 20 2734 2800
n UART_0/INVX2_28/Y a_2736_2800# UART_0/NAND2X1_15/Y 2 20 2739 2800
n UART_0/rx_out[1] Gnd a_2784_2800# 2 20 2782 2800
n UART_0/INVX2_28/Y a_2784_2800# UART_0/NAND2X1_16/Y 2 20 2787 2800
n UART_0/INVX2_53/Y a_2801_2732# Gnd 2 20 2806 2800
n UART_0/OAI21X1_21/Y Gnd a_2816_2810# 2 10 2814 2810
n UART_0/INVX2_53/Y a_2816_2810# a_2822_2732# 2 10 2820 2810
n a_2801_2732# a_2822_2732# a_2830_2810# 2 10 2828 2810
n a_2833_2803# a_2830_2810# Gnd 2 10 2833 2810
n a_2822_2732# Gnd a_2833_2803# 2 10 2842 2810
n a_2833_2803# Gnd a_2860_2810# 2 10 2858 2810
n a_2801_2732# a_2860_2810# a_2865_2732# 2 10 2863 2810
n UART_0/INVX2_53/Y a_2865_2732# a_2875_2810# 2 10 2873 2810
n UART_0/rx_out[7] a_2875_2810# Gnd 2 10 2878 2810
p UART_0/OAI21X1_20/Y Vdd a_2616_2732# 2 20 2614 2732
p a_2601_2732# a_2616_2732# a_2622_2732# 2 20 2620 2732
p UART_0/INVX2_53/Y a_2622_2732# a_2630_2732# 2 20 2628 2732
p a_2633_2803# a_2630_2732# Vdd 2 20 2634 2732
p a_2622_2732# Vdd a_2633_2803# 2 20 2642 2732
p a_2633_2803# Vdd a_2660_2732# 2 20 2658 2732
p UART_0/INVX2_53/Y a_2660_2732# a_2665_2732# 2 20 2663 2732
p a_2601_2732# a_2665_2732# a_2675_2732# 2 10 2673 2732
p UART_0/rx_out[0] a_2675_2732# Vdd 2 10 2678 2732
p a_2665_2732# Vdd UART_0/rx_out[0] 2 40 2686 2732
p UART_0/rx_out[0] Vdd UART_0/NAND2X1_15/Y 2 20 2734 2732
p UART_0/INVX2_28/Y UART_0/NAND2X1_15/Y Vdd 2 20 2742 2732
p UART_0/rx_out[1] Vdd UART_0/NAND2X1_16/Y 2 20 2782 2732
p UART_0/INVX2_28/Y UART_0/NAND2X1_16/Y Vdd 2 20 2790 2732
p UART_0/INVX2_53/Y a_2801_2732# Vdd 2 40 2806 2732
n a_2865_2732# Gnd UART_0/rx_out[7] 2 20 2886 2800
n UART_0/rx_out[7] Gnd a_2904_2800# 2 20 2902 2800
n UART_0/INVX2_28/Y a_2904_2800# UART_0/NAND2X1_17/Y 2 20 2907 2800
n UART_0/INVX2_18/A UART_0/INVX2_18/Y Gnd 2 20 2974 2800
n UART_0/INVX2_19/A Gnd UART_0/INVX2_19/Y 2 20 3022 2800
n UART_0/INVX2_19/Y a_3033_2800# Gnd 2 20 3038 2800
n UART_0/OAI22X1_6/B Gnd a_3033_2800# 2 20 3046 2800
n UART_0/INVX2_19/A a_3033_2800# UART_0/OAI22X1_6/Y 2 20 3054 2800
n UART_0/INVX2_17/Y UART_0/OAI22X1_6/Y a_3033_2800# 2 20 3062 2800
n UART_0/INVX2_53/Y a_3113_2732# Gnd 2 20 3118 2800
n UART_0/OAI22X1_7/Y Gnd a_3128_2810# 2 10 3126 2810
n UART_0/INVX2_53/Y a_3128_2810# a_3134_2732# 2 10 3132 2810
n a_3113_2732# a_3134_2732# a_3142_2810# 2 10 3140 2810
n a_3145_2803# a_3142_2810# Gnd 2 10 3145 2810
n a_3134_2732# Gnd a_3145_2803# 2 10 3154 2810
n a_3145_2803# Gnd a_3172_2810# 2 10 3170 2810
n a_3113_2732# a_3172_2810# a_3177_2732# 2 10 3175 2810
n UART_0/INVX2_53/Y a_3177_2732# a_3187_2810# 2 10 3185 2810
n UART_0/INVX2_20/A a_3187_2810# Gnd 2 10 3190 2810
p UART_0/OAI21X1_21/Y Vdd a_2816_2732# 2 20 2814 2732
p a_2801_2732# a_2816_2732# a_2822_2732# 2 20 2820 2732
p UART_0/INVX2_53/Y a_2822_2732# a_2830_2732# 2 20 2828 2732
p a_2833_2803# a_2830_2732# Vdd 2 20 2834 2732
p a_2822_2732# Vdd a_2833_2803# 2 20 2842 2732
p a_2833_2803# Vdd a_2860_2732# 2 20 2858 2732
p UART_0/INVX2_53/Y a_2860_2732# a_2865_2732# 2 20 2863 2732
p a_2801_2732# a_2865_2732# a_2875_2732# 2 10 2873 2732
p UART_0/rx_out[7] a_2875_2732# Vdd 2 10 2878 2732
p a_2865_2732# Vdd UART_0/rx_out[7] 2 40 2886 2732
p UART_0/rx_out[7] Vdd UART_0/NAND2X1_17/Y 2 20 2902 2732
p UART_0/INVX2_28/Y UART_0/NAND2X1_17/Y Vdd 2 20 2910 2732
p UART_0/INVX2_18/A UART_0/INVX2_18/Y Vdd 2 40 2974 2732
p UART_0/INVX2_19/A Vdd UART_0/INVX2_19/Y 2 40 3022 2732
p UART_0/INVX2_19/Y Vdd a_3040_2732# 2 40 3038 2732
p UART_0/OAI22X1_6/B a_3040_2732# UART_0/OAI22X1_6/Y 2 40 3043 2732
p UART_0/INVX2_19/A UART_0/OAI22X1_6/Y a_3059_2732# 2 40 3057 2732
p UART_0/INVX2_17/Y a_3059_2732# Vdd 2 40 3062 2732
p UART_0/INVX2_53/Y a_3113_2732# Vdd 2 40 3118 2732
n a_3177_2732# Gnd UART_0/INVX2_20/A 2 20 3198 2800
n UART_0/INVX2_20/A Gnd UART_0/INVX2_20/Y 2 20 3214 2800
n UART_0/INVX2_20/Y a_3225_2800# UART_0/OAI22X1_7/Y 2 20 3230 2800
n UART_0/INVX2_21/A UART_0/OAI22X1_7/Y a_3225_2800# 2 20 3238 2800
n UART_0/OAI22X1_6/B a_3225_2800# Gnd 2 20 3246 2800
n UART_0/INVX2_21/Y Gnd a_3225_2800# 2 20 3254 2800
n UART_0/INVX2_21/A Gnd UART_0/INVX2_21/Y 2 20 3286 2800
p UART_0/OAI22X1_7/Y Vdd a_3128_2732# 2 20 3126 2732
p a_3113_2732# a_3128_2732# a_3134_2732# 2 20 3132 2732
p UART_0/INVX2_53/Y a_3134_2732# a_3142_2732# 2 20 3140 2732
p a_3145_2803# a_3142_2732# Vdd 2 20 3146 2732
p a_3134_2732# Vdd a_3145_2803# 2 20 3154 2732
p a_3145_2803# Vdd a_3172_2732# 2 20 3170 2732
p UART_0/INVX2_53/Y a_3172_2732# a_3177_2732# 2 20 3175 2732
p a_3113_2732# a_3177_2732# a_3187_2732# 2 10 3185 2732
p UART_0/INVX2_20/A a_3187_2732# Vdd 2 10 3190 2732
p a_3177_2732# Vdd UART_0/INVX2_20/A 2 40 3198 2732
p UART_0/INVX2_20/A Vdd UART_0/INVX2_20/Y 2 40 3214 2732
p UART_0/INVX2_20/Y Vdd a_3232_2732# 2 40 3230 2732
p UART_0/INVX2_21/A a_3232_2732# UART_0/OAI22X1_7/Y 2 40 3235 2732
p UART_0/OAI22X1_6/B UART_0/OAI22X1_7/Y a_3251_2732# 2 40 3249 2732
p UART_0/INVX2_21/Y a_3251_2732# Vdd 2 40 3254 2732
p UART_0/INVX2_21/A Vdd UART_0/INVX2_21/Y 2 40 3286 2732
p UART_0/NOR2X1_6/Y UART_0/NAND3X1_4/Y Vdd 2 20 1654 2700
p UART_0/OR2X1_1/A Vdd UART_0/NAND3X1_4/Y 2 20 1662 2700
p UART_0/NOR2X1_7/Y UART_0/NAND3X1_4/Y Vdd 2 20 1670 2700
p UART_0/OR2X1_1/A a_1705_2680# a_1712_2680# 2 40 1710 2680
p UART_0/tcount[3] a_1712_2680# Vdd 2 40 1715 2680
p a_1705_2680# Vdd UART_0/OR2X1_1/Y 2 20 1723 2700
n UART_0/NOR2X1_6/Y UART_0/NAND3X1_4/Y a_1662_2632# 2 30 1660 2632
n UART_0/OR2X1_1/A a_1662_2632# a_1667_2632# 2 30 1665 2632
n UART_0/NOR2X1_7/Y a_1667_2632# Gnd 2 30 1670 2632
p UART_0/NOR2X1_7/B UART_0/NOR2X1_7/Y a_1763_2680# 2 40 1761 2680
p UART_0/INVX2_12/A a_1763_2680# Vdd 2 40 1766 2680
p UART_0/NOR2X1_7/Y Vdd UART_0/INVX2_22/Y 2 40 1782 2680
p UART_0/tcount[0] Vdd a_1840_2680# 2 40 1838 2680
p UART_0/INVX2_22/Y a_1840_2680# UART_0/OAI22X1_8/Y 2 40 1843 2680
p UART_0/INVX2_23/A UART_0/OAI22X1_8/Y a_1859_2680# 2 40 1857 2680
p UART_0/INVX2_6/Y a_1859_2680# Vdd 2 40 1862 2680
p UART_0/INVX2_13/Y Vdd a_1880_2680# 2 40 1878 2680
p UART_0/OR2X1_1/Y a_1880_2680# UART_0/OAI22X1_9/D 2 40 1883 2680
p UART_0/OAI22X1_9/B UART_0/OAI22X1_9/D Vdd 2 20 1891 2700
p UART_0/INVX2_52/Y a_1937_2632# Vdd 2 40 1942 2680
p UART_0/OAI22X1_9/Y Vdd a_1952_2700# 2 20 1950 2700
p a_1937_2632# a_1952_2700# a_1958_2632# 2 20 1956 2700
p UART_0/INVX2_52/Y a_1958_2632# a_1966_2700# 2 20 1964 2700
p a_1969_2630# a_1966_2700# Vdd 2 20 1970 2700
p a_1958_2632# Vdd a_1969_2630# 2 20 1978 2700
p a_1969_2630# Vdd a_1996_2700# 2 20 1994 2700
p UART_0/INVX2_52/Y a_1996_2700# a_2001_2632# 2 20 1999 2700
p a_1937_2632# a_2001_2632# a_2011_2710# 2 10 2009 2710
p UART_0/INVX2_24/A a_2011_2710# Vdd 2 10 2014 2710
n UART_0/OR2X1_1/A Gnd a_1705_2680# 2 10 1710 2632
n UART_0/tcount[3] a_1705_2680# Gnd 2 10 1718 2632
n a_1705_2680# Gnd UART_0/OR2X1_1/Y 2 10 1726 2632
n UART_0/NOR2X1_7/B Gnd UART_0/NOR2X1_7/Y 2 10 1758 2632
n UART_0/INVX2_12/A UART_0/NOR2X1_7/Y Gnd 2 10 1766 2632
n UART_0/NOR2X1_7/Y Gnd UART_0/INVX2_22/Y 2 20 1782 2632
n UART_0/tcount[0] a_1833_2632# UART_0/OAI22X1_8/Y 2 20 1838 2632
n UART_0/INVX2_22/Y UART_0/OAI22X1_8/Y a_1833_2632# 2 20 1846 2632
n UART_0/INVX2_23/A a_1833_2632# Gnd 2 20 1854 2632
n UART_0/INVX2_6/Y Gnd a_1833_2632# 2 20 1862 2632
n UART_0/INVX2_13/Y a_1873_2632# Gnd 2 20 1878 2632
n UART_0/OR2X1_1/Y Gnd a_1873_2632# 2 20 1886 2632
n UART_0/OAI22X1_9/B a_1873_2632# UART_0/OAI22X1_9/D 2 20 1894 2632
n UART_0/INVX2_52/Y a_1937_2632# Gnd 2 20 1942 2632
p a_2001_2632# Vdd UART_0/INVX2_24/A 2 40 2022 2680
p UART_0/INVX2_25/A Vdd UART_0/INVX2_25/Y 2 40 2070 2680
p UART_0/INVX2_25/Y Vdd a_2088_2680# 2 40 2086 2680
p UART_0/OAI22X1_0/D a_2088_2680# UART_0/OAI22X1_10/Y 2 40 2091 2680
p UART_0/INVX2_25/A UART_0/OAI22X1_10/Y a_2107_2680# 2 40 2105 2680
p UART_0/XOR2X1_6/A a_2107_2680# Vdd 2 40 2110 2680
p clkb a_2153_2632# Vdd 2 40 2158 2680
p UART_0/OAI22X1_5/Y Vdd a_2168_2700# 2 20 2166 2700
p a_2153_2632# a_2168_2700# a_2174_2632# 2 20 2172 2700
p clkb a_2174_2632# a_2182_2700# 2 20 2180 2700
p a_2185_2630# a_2182_2700# Vdd 2 20 2186 2700
p a_2174_2632# Vdd a_2185_2630# 2 20 2194 2700
p a_2185_2630# Vdd a_2212_2700# 2 20 2210 2700
p clkb a_2212_2700# a_2217_2632# 2 20 2215 2700
p a_2153_2632# a_2217_2632# a_2227_2710# 2 10 2225 2710
p UART_0/INVX2_26/A a_2227_2710# Vdd 2 10 2230 2710
n UART_0/OAI22X1_9/Y Gnd a_1952_2632# 2 10 1950 2632
n UART_0/INVX2_52/Y a_1952_2632# a_1958_2632# 2 10 1956 2632
n a_1937_2632# a_1958_2632# a_1966_2632# 2 10 1964 2632
n a_1969_2630# a_1966_2632# Gnd 2 10 1969 2632
n a_1958_2632# Gnd a_1969_2630# 2 10 1978 2632
n a_1969_2630# Gnd a_1996_2632# 2 10 1994 2632
n a_1937_2632# a_1996_2632# a_2001_2632# 2 10 1999 2632
n UART_0/INVX2_52/Y a_2001_2632# a_2011_2632# 2 10 2009 2632
n UART_0/INVX2_24/A a_2011_2632# Gnd 2 10 2014 2632
n a_2001_2632# Gnd UART_0/INVX2_24/A 2 20 2022 2632
n UART_0/INVX2_25/A Gnd UART_0/INVX2_25/Y 2 20 2070 2632
n UART_0/INVX2_25/Y a_2081_2632# UART_0/OAI22X1_10/Y 2 20 2086 2632
n UART_0/OAI22X1_0/D UART_0/OAI22X1_10/Y a_2081_2632# 2 20 2094 2632
n UART_0/INVX2_25/A a_2081_2632# Gnd 2 20 2102 2632
n UART_0/XOR2X1_6/A Gnd a_2081_2632# 2 20 2110 2632
n clkb a_2153_2632# Gnd 2 20 2158 2632
p a_2217_2632# Vdd UART_0/INVX2_26/A 2 40 2238 2680
p UART_0/XOR2X1_6/Y Vdd UART_0/NAND2X1_21/Y 2 20 2254 2700
p UART_0/XOR2X1_7/Y UART_0/NAND2X1_21/Y Vdd 2 20 2262 2700
p UART_0/INVX2_26/A Vdd UART_0/XOR2X1_7/A 2 40 2278 2680
p clkb a_2321_2632# Vdd 2 40 2326 2680
p UART_0/OAI21X1_12/Y Vdd a_2336_2700# 2 20 2334 2700
p a_2321_2632# a_2336_2700# a_2342_2632# 2 20 2340 2700
p clkb a_2342_2632# a_2350_2700# 2 20 2348 2700
p a_2353_2630# a_2350_2700# Vdd 2 20 2354 2700
p a_2342_2632# Vdd a_2353_2630# 2 20 2362 2700
p a_2353_2630# Vdd a_2380_2700# 2 20 2378 2700
p clkb a_2380_2700# a_2385_2632# 2 20 2383 2700
p a_2321_2632# a_2385_2632# a_2395_2710# 2 10 2393 2710
p UART_0/tx_out[4] a_2395_2710# Vdd 2 10 2398 2710
n UART_0/OAI22X1_5/Y Gnd a_2168_2632# 2 10 2166 2632
n clkb a_2168_2632# a_2174_2632# 2 10 2172 2632
n a_2153_2632# a_2174_2632# a_2182_2632# 2 10 2180 2632
n a_2185_2630# a_2182_2632# Gnd 2 10 2185 2632
n a_2174_2632# Gnd a_2185_2630# 2 10 2194 2632
n a_2185_2630# Gnd a_2212_2632# 2 10 2210 2632
n a_2153_2632# a_2212_2632# a_2217_2632# 2 10 2215 2632
n clkb a_2217_2632# a_2227_2632# 2 10 2225 2632
n UART_0/INVX2_26/A a_2227_2632# Gnd 2 10 2230 2632
n a_2217_2632# Gnd UART_0/INVX2_26/A 2 20 2238 2632
n UART_0/XOR2X1_6/Y Gnd a_2256_2632# 2 20 2254 2632
n UART_0/XOR2X1_7/Y a_2256_2632# UART_0/NAND2X1_21/Y 2 20 2259 2632
n UART_0/INVX2_26/A Gnd UART_0/XOR2X1_7/A 2 20 2278 2632
n clkb a_2321_2632# Gnd 2 20 2326 2632
p a_2385_2632# Vdd UART_0/tx_out[4] 2 40 2406 2680
p UART_0/tx_out[4] Vdd UART_0/OAI21X1_12/C 2 20 2422 2700
p UART_0/INVX2_36/Y UART_0/OAI21X1_12/C Vdd 2 20 2430 2700
p UART_0/OAI21X1_13/A Vdd a_2496_2680# 2 40 2494 2680
p UART_0/INVX2_8/Y a_2496_2680# UART_0/OAI21X1_19/Y 2 40 2499 2680
p UART_0/OAI21X1_19/C UART_0/OAI21X1_19/Y Vdd 2 20 2507 2700
p UART_0/INVX2_36/Y Vdd UART_0/OAI21X1_19/C 2 20 2526 2700
p UART_0/tx_out[6] UART_0/OAI21X1_19/C Vdd 2 20 2534 2700
p a_2566_2630# UART_0/tx_out[6] Vdd 2 40 2566 2680
p UART_0/tx_out[6] Vdd a_2576_2710# 2 10 2574 2710
p a_2579_2683# a_2576_2710# a_2566_2630# 2 10 2579 2710
p UART_0/INVX2_54/Y a_2566_2630# a_2591_2700# 2 20 2589 2700
p a_2594_2630# a_2591_2700# Vdd 2 20 2594 2700
p a_2610_2630# a_2594_2630# Vdd 2 20 2610 2700
p a_2594_2630# Vdd a_2620_2700# 2 20 2618 2700
p UART_0/INVX2_54/Y a_2620_2700# a_2610_2630# 2 20 2624 2700
p a_2579_2683# a_2610_2630# a_2634_2700# 2 20 2632 2700
p UART_0/OAI21X1_19/Y a_2634_2700# Vdd 2 20 2638 2700
n UART_0/OAI21X1_12/Y Gnd a_2336_2632# 2 10 2334 2632
n clkb a_2336_2632# a_2342_2632# 2 10 2340 2632
n a_2321_2632# a_2342_2632# a_2350_2632# 2 10 2348 2632
n a_2353_2630# a_2350_2632# Gnd 2 10 2353 2632
n a_2342_2632# Gnd a_2353_2630# 2 10 2362 2632
n a_2353_2630# Gnd a_2380_2632# 2 10 2378 2632
n a_2321_2632# a_2380_2632# a_2385_2632# 2 10 2383 2632
n clkb a_2385_2632# a_2395_2632# 2 10 2393 2632
n UART_0/tx_out[4] a_2395_2632# Gnd 2 10 2398 2632
n a_2385_2632# Gnd UART_0/tx_out[4] 2 20 2406 2632
n UART_0/tx_out[4] Gnd a_2424_2632# 2 20 2422 2632
n UART_0/INVX2_36/Y a_2424_2632# UART_0/OAI21X1_12/C 2 20 2427 2632
n UART_0/OAI21X1_13/A a_2489_2632# Gnd 2 20 2494 2632
n UART_0/INVX2_8/Y Gnd a_2489_2632# 2 20 2502 2632
n UART_0/OAI21X1_19/C a_2489_2632# UART_0/OAI21X1_19/Y 2 20 2510 2632
n UART_0/INVX2_36/Y UART_0/OAI21X1_19/C a_2531_2632# 2 20 2529 2632
n UART_0/tx_out[6] a_2531_2632# Gnd 2 20 2534 2632
n a_2566_2630# UART_0/tx_out[6] Gnd 2 20 2566 2632
p UART_0/INVX2_54/Y Vdd a_2579_2683# 2 40 2646 2680
p UART_0/INVX2_28/A Vdd UART_0/INVX2_28/Y 2 40 2662 2680
p UART_0/INVX2_50/Y Vdd UART_0/INVX2_9/A 2 20 2702 2700
p UART_0/rx_done UART_0/INVX2_9/A Vdd 2 20 2710 2700
p UART_0/NAND2X1_15/Y Vdd UART_0/OAI21X1_20/Y 2 20 2729 2700
p UART_0/INVX2_40/Y UART_0/OAI21X1_20/Y a_2739_2680# 2 40 2737 2680
p UART_0/OAI21X1_5/A a_2739_2680# Vdd 2 40 2742 2680
p a_2766_2630# UART_0/rx_out[1] Vdd 2 40 2766 2680
p UART_0/rx_out[1] Vdd a_2776_2710# 2 10 2774 2710
p a_2779_2683# a_2776_2710# a_2766_2630# 2 10 2779 2710
p UART_0/INVX2_54/Y a_2766_2630# a_2791_2700# 2 20 2789 2700
p a_2794_2630# a_2791_2700# Vdd 2 20 2794 2700
p a_2810_2630# a_2794_2630# Vdd 2 20 2810 2700
p a_2794_2630# Vdd a_2820_2700# 2 20 2818 2700
p UART_0/INVX2_54/Y a_2820_2700# a_2810_2630# 2 20 2824 2700
p a_2779_2683# a_2810_2630# a_2834_2700# 2 20 2832 2700
p UART_0/OAI21X1_22/Y a_2834_2700# Vdd 2 20 2838 2700
n UART_0/tx_out[6] Gnd a_2576_2632# 2 10 2574 2632
n UART_0/INVX2_54/Y a_2576_2632# a_2566_2630# 2 10 2579 2632
n a_2579_2683# a_2566_2630# a_2591_2632# 2 10 2589 2632
n a_2594_2630# a_2591_2632# Gnd 2 10 2594 2632
n a_2610_2630# a_2594_2630# Gnd 2 10 2610 2632
n a_2594_2630# Gnd a_2621_2632# 2 10 2619 2632
n a_2579_2683# a_2621_2632# a_2610_2630# 2 10 2624 2632
n UART_0/INVX2_54/Y a_2610_2630# a_2634_2632# 2 10 2632 2632
n UART_0/OAI21X1_19/Y a_2634_2632# Gnd 2 10 2638 2632
n UART_0/INVX2_54/Y Gnd a_2579_2683# 2 20 2646 2632
n UART_0/INVX2_28/A Gnd UART_0/INVX2_28/Y 2 20 2662 2632
n UART_0/INVX2_50/Y UART_0/INVX2_9/A a_2707_2632# 2 20 2705 2632
n UART_0/rx_done a_2707_2632# Gnd 2 20 2710 2632
n UART_0/NAND2X1_15/Y UART_0/OAI21X1_20/Y a_2728_2632# 2 20 2726 2632
n UART_0/INVX2_40/Y a_2728_2632# Gnd 2 20 2734 2632
n UART_0/OAI21X1_5/A Gnd a_2728_2632# 2 20 2742 2632
n a_2766_2630# UART_0/rx_out[1] Gnd 2 20 2766 2632
p UART_0/INVX2_54/Y Vdd a_2779_2683# 2 40 2846 2680
p UART_0/OAI21X1_5/A Vdd a_2880_2680# 2 40 2878 2680
p UART_0/INVX2_58/Y a_2880_2680# UART_0/OAI21X1_21/Y 2 40 2883 2680
p UART_0/NAND2X1_17/Y UART_0/OAI21X1_21/Y Vdd 2 20 2891 2700
p UART_0/INVX2_53/Y a_2913_2632# Vdd 2 40 2918 2680
p UART_0/OAI22X1_11/Y Vdd a_2928_2700# 2 20 2926 2700
p a_2913_2632# a_2928_2700# a_2934_2632# 2 20 2932 2700
p UART_0/INVX2_53/Y a_2934_2632# a_2942_2700# 2 20 2940 2700
p a_2945_2630# a_2942_2700# Vdd 2 20 2946 2700
p a_2934_2632# Vdd a_2945_2630# 2 20 2954 2700
p a_2945_2630# Vdd a_2972_2700# 2 20 2970 2700
p UART_0/INVX2_53/Y a_2972_2700# a_2977_2632# 2 20 2975 2700
p a_2913_2632# a_2977_2632# a_2987_2710# 2 10 2985 2710
p UART_0/INVX2_18/A a_2987_2710# Vdd 2 10 2990 2710
n UART_0/rx_out[1] Gnd a_2776_2632# 2 10 2774 2632
n UART_0/INVX2_54/Y a_2776_2632# a_2766_2630# 2 10 2779 2632
n a_2779_2683# a_2766_2630# a_2791_2632# 2 10 2789 2632
n a_2794_2630# a_2791_2632# Gnd 2 10 2794 2632
n a_2810_2630# a_2794_2630# Gnd 2 10 2810 2632
n a_2794_2630# Gnd a_2821_2632# 2 10 2819 2632
n a_2779_2683# a_2821_2632# a_2810_2630# 2 10 2824 2632
n UART_0/INVX2_54/Y a_2810_2630# a_2834_2632# 2 10 2832 2632
n UART_0/OAI21X1_22/Y a_2834_2632# Gnd 2 10 2838 2632
n UART_0/INVX2_54/Y Gnd a_2779_2683# 2 20 2846 2632
n UART_0/OAI21X1_5/A a_2873_2632# Gnd 2 20 2878 2632
n UART_0/INVX2_58/Y Gnd a_2873_2632# 2 20 2886 2632
n UART_0/NAND2X1_17/Y a_2873_2632# UART_0/OAI21X1_21/Y 2 20 2894 2632
n UART_0/INVX2_53/Y a_2913_2632# Gnd 2 20 2918 2632
p a_2977_2632# Vdd UART_0/INVX2_18/A 2 40 2998 2680
p UART_0/INVX2_18/Y Vdd a_3048_2680# 2 40 3046 2680
p UART_0/INVX2_31/A a_3048_2680# UART_0/OAI22X1_11/Y 2 40 3051 2680
p UART_0/OAI22X1_6/B UART_0/OAI22X1_11/Y a_3067_2680# 2 40 3065 2680
p UART_0/INVX2_31/Y a_3067_2680# Vdd 2 40 3070 2680
p UART_0/INVX2_53/Y a_3121_2632# Vdd 2 40 3126 2680
p UART_0/OAI22X1_12/Y Vdd a_3136_2700# 2 20 3134 2700
p a_3121_2632# a_3136_2700# a_3142_2632# 2 20 3140 2700
p UART_0/INVX2_53/Y a_3142_2632# a_3150_2700# 2 20 3148 2700
p a_3153_2630# a_3150_2700# Vdd 2 20 3154 2700
p a_3142_2632# Vdd a_3153_2630# 2 20 3162 2700
p a_3153_2630# Vdd a_3180_2700# 2 20 3178 2700
p UART_0/INVX2_53/Y a_3180_2700# a_3185_2632# 2 20 3183 2700
p a_3121_2632# a_3185_2632# a_3195_2710# 2 10 3193 2710
p UART_0/INVX2_29/A a_3195_2710# Vdd 2 10 3198 2710
n UART_0/OAI22X1_11/Y Gnd a_2928_2632# 2 10 2926 2632
n UART_0/INVX2_53/Y a_2928_2632# a_2934_2632# 2 10 2932 2632
n a_2913_2632# a_2934_2632# a_2942_2632# 2 10 2940 2632
n a_2945_2630# a_2942_2632# Gnd 2 10 2945 2632
n a_2934_2632# Gnd a_2945_2630# 2 10 2954 2632
n a_2945_2630# Gnd a_2972_2632# 2 10 2970 2632
n a_2913_2632# a_2972_2632# a_2977_2632# 2 10 2975 2632
n UART_0/INVX2_53/Y a_2977_2632# a_2987_2632# 2 10 2985 2632
n UART_0/INVX2_18/A a_2987_2632# Gnd 2 10 2990 2632
n a_2977_2632# Gnd UART_0/INVX2_18/A 2 20 2998 2632
n UART_0/INVX2_18/Y a_3041_2632# UART_0/OAI22X1_11/Y 2 20 3046 2632
n UART_0/INVX2_31/A UART_0/OAI22X1_11/Y a_3041_2632# 2 20 3054 2632
n UART_0/OAI22X1_6/B a_3041_2632# Gnd 2 20 3062 2632
n UART_0/INVX2_31/Y Gnd a_3041_2632# 2 20 3070 2632
n UART_0/INVX2_53/Y a_3121_2632# Gnd 2 20 3126 2632
p a_3185_2632# Vdd UART_0/INVX2_29/A 2 40 3206 2680
p UART_0/INVX2_29/A Vdd UART_0/INVX2_29/Y 2 40 3222 2680
p UART_0/INVX2_43/Y Vdd a_3264_2680# 2 40 3262 2680
p UART_0/INVX2_33/A a_3264_2680# UART_0/OAI22X1_13/Y 2 40 3267 2680
p UART_0/OAI22X1_6/B UART_0/OAI22X1_13/Y a_3283_2680# 2 40 3281 2680
p UART_0/INVX2_33/Y a_3283_2680# Vdd 2 40 3286 2680
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4041 3262
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4085 3262
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4106 3262
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4150 3262
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4171 3262
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4216 3262
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4041 3138
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4085 3138
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4106 3138
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4150 3138
n a_4041_3131# Gnd PadFrame_0/17_19/DATA 3 100 4171 3138
n a_4041_3131# PadFrame_0/17_19/DATA Gnd 3 100 4216 3138
p PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Vdd 2 52 4269 3386
p PadFrame_0/17_19/DIB Vdd PadFrame_0/17_19/DI 2 52 4269 3378
p PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Vdd 2 52 4269 3370
p PadFrame_0/17_19/DIB Vdd PadFrame_0/17_19/DI 2 52 4269 3362
p PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Vdd 2 52 4269 3354
p PadFrame_0/17_19/DIB Vdd PadFrame_0/17_19/DI 2 52 4269 3346
p PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Vdd 2 52 4269 3338
p PadFrame_0/17_19/DATA Vdd PadFrame_0/17_19/DIB 2 52 4269 3330
p PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Vdd 2 52 4269 3322
p PadFrame_0/17_19/DATA Vdd PadFrame_0/17_19/DIB 2 52 4269 3314
p PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Vdd 2 52 4269 3306
p PadFrame_0/17_19/DATA Vdd PadFrame_0/17_19/DIB 2 52 4269 3298
p a_4262_3124# a_4041_3131# a_4269_3138# 2 52 4269 3248
p a_4262_3124# a_4269_3138# a_4041_3131# 2 52 4269 3240
n a_4262_3424# Gnd a_4266_3484# 2 30 4353 3427
n Vdd a_4262_3424# Gnd 2 30 4353 3419
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4451 3438
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4495 3438
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4516 3438
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4559 3438
p a_4269_3438# Vdd PadFrame_0/17_18/DATA 3 100 4580 3438
p a_4269_3438# PadFrame_0/17_18/DATA Vdd 3 100 4624 3438
n PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Gnd 2 30 4353 3386
n PadFrame_0/17_19/DIB Gnd PadFrame_0/17_19/DI 2 30 4353 3378
n PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Gnd 2 30 4353 3370
n PadFrame_0/17_19/DIB Gnd PadFrame_0/17_19/DI 2 30 4353 3362
n PadFrame_0/17_19/DIB PadFrame_0/17_19/DI Gnd 2 30 4353 3354
n PadFrame_0/17_19/DIB Gnd PadFrame_0/17_19/DI 2 30 4353 3346
n PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Gnd 2 30 4353 3338
n PadFrame_0/17_19/DATA Gnd PadFrame_0/17_19/DIB 2 30 4353 3330
n PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Gnd 2 30 4353 3322
n PadFrame_0/17_19/DATA Gnd PadFrame_0/17_19/DIB 2 30 4353 3314
p a_4393_3310# PadFrame_0/17_19/DATA PadFrame_0/17_19/DATA 64 10 4395 3310
n PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB Gnd 2 30 4353 3306
n PadFrame_0/17_19/DATA Gnd PadFrame_0/17_19/DIB 2 30 4353 3298
n a_4266_3184# a_4269_3138# a_4041_3131# 2 30 4353 3248
p a_4262_3124# a_4041_3131# a_4269_3138# 2 52 4269 3232
p a_4262_3124# a_4269_3138# a_4041_3131# 2 52 4269 3224
p a_4266_3184# Vdd a_4269_3138# 2 52 4269 3216
p a_4266_3184# a_4269_3138# Vdd 2 52 4269 3208
p a_4266_3184# Vdd a_4269_3138# 2 52 4269 3200
p a_4266_3184# a_4269_3138# Vdd 2 52 4269 3192
p a_4266_3184# Vdd a_4269_3138# 2 52 4269 3184
p rxrxout[7] a_4269_3138# Vdd 2 52 4269 3176
p rxrxout[7] Vdd a_4269_3138# 2 52 4269 3168
p rxrxout[7] a_4269_3138# Vdd 2 52 4269 3160
p rxrxout[7] Vdd a_4269_3138# 2 52 4269 3152
p rxrxout[7] a_4269_3138# Vdd 2 52 4269 3144
n a_4266_3184# a_4041_3131# a_4269_3138# 2 30 4353 3240
n a_4266_3184# a_4269_3138# a_4041_3131# 2 30 4353 3232
p a_4393_3226# PadFrame_0/17_19/DATA PadFrame_0/17_19/DATA 65 10 4395 3226
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4451 3262
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4495 3262
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4516 3262
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4559 3262
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4580 3262
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4624 3262
n a_4266_3184# a_4041_3131# a_4269_3138# 2 30 4353 3224
n a_4262_3124# Gnd a_4041_3131# 2 30 4353 3216
n a_4262_3124# a_4041_3131# Gnd 2 30 4353 3208
n a_4262_3124# Gnd a_4041_3131# 2 30 4353 3200
n a_4262_3124# a_4041_3131# Gnd 2 30 4353 3192
n a_4262_3124# Gnd a_4041_3131# 2 30 4353 3184
n rxrxout[7] a_4041_3131# Gnd 2 30 4353 3176
n rxrxout[7] Gnd a_4041_3131# 2 30 4353 3168
n rxrxout[7] a_4041_3131# Gnd 2 30 4353 3160
n rxrxout[7] Gnd a_4041_3131# 2 30 4353 3152
n rxrxout[7] a_4041_3131# Gnd 2 30 4353 3144
p a_4262_3124# Vdd a_4266_3184# 2 52 4269 3127
p Vdd a_4262_3124# Vdd 2 52 4269 3119
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4041 2962
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4085 2962
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4106 2962
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4150 2962
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4171 2962
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4216 2962
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4041 2838
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4085 2838
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4106 2838
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4150 2838
n a_4041_2831# Gnd PadFrame_0/17_20/DATA 3 100 4171 2838
n a_4041_2831# PadFrame_0/17_20/DATA Gnd 3 100 4216 2838
p PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Vdd 2 52 4269 3086
p PadFrame_0/17_20/DIB Vdd PadFrame_0/17_20/DI 2 52 4269 3078
p PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Vdd 2 52 4269 3070
p PadFrame_0/17_20/DIB Vdd PadFrame_0/17_20/DI 2 52 4269 3062
p PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Vdd 2 52 4269 3054
p PadFrame_0/17_20/DIB Vdd PadFrame_0/17_20/DI 2 52 4269 3046
p PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Vdd 2 52 4269 3038
p PadFrame_0/17_20/DATA Vdd PadFrame_0/17_20/DIB 2 52 4269 3030
p PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Vdd 2 52 4269 3022
p PadFrame_0/17_20/DATA Vdd PadFrame_0/17_20/DIB 2 52 4269 3014
p PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Vdd 2 52 4269 3006
p PadFrame_0/17_20/DATA Vdd PadFrame_0/17_20/DIB 2 52 4269 2998
p a_4262_2824# a_4041_2831# a_4269_2838# 2 52 4269 2948
p a_4262_2824# a_4269_2838# a_4041_2831# 2 52 4269 2940
n a_4262_3124# Gnd a_4266_3184# 2 30 4353 3127
n Vdd a_4262_3124# Gnd 2 30 4353 3119
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4451 3138
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4495 3138
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4516 3138
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4559 3138
p a_4269_3138# Vdd PadFrame_0/17_19/DATA 3 100 4580 3138
p a_4269_3138# PadFrame_0/17_19/DATA Vdd 3 100 4624 3138
n PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Gnd 2 30 4353 3086
n PadFrame_0/17_20/DIB Gnd PadFrame_0/17_20/DI 2 30 4353 3078
n PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Gnd 2 30 4353 3070
n PadFrame_0/17_20/DIB Gnd PadFrame_0/17_20/DI 2 30 4353 3062
n PadFrame_0/17_20/DIB PadFrame_0/17_20/DI Gnd 2 30 4353 3054
n PadFrame_0/17_20/DIB Gnd PadFrame_0/17_20/DI 2 30 4353 3046
n PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Gnd 2 30 4353 3038
n PadFrame_0/17_20/DATA Gnd PadFrame_0/17_20/DIB 2 30 4353 3030
n PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Gnd 2 30 4353 3022
n PadFrame_0/17_20/DATA Gnd PadFrame_0/17_20/DIB 2 30 4353 3014
p a_4393_3010# PadFrame_0/17_20/DATA PadFrame_0/17_20/DATA 64 10 4395 3010
n PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB Gnd 2 30 4353 3006
n PadFrame_0/17_20/DATA Gnd PadFrame_0/17_20/DIB 2 30 4353 2998
n a_4266_2884# a_4269_2838# a_4041_2831# 2 30 4353 2948
p a_4262_2824# a_4041_2831# a_4269_2838# 2 52 4269 2932
p a_4262_2824# a_4269_2838# a_4041_2831# 2 52 4269 2924
p a_4266_2884# Vdd a_4269_2838# 2 52 4269 2916
p a_4266_2884# a_4269_2838# Vdd 2 52 4269 2908
p a_4266_2884# Vdd a_4269_2838# 2 52 4269 2900
p a_4266_2884# a_4269_2838# Vdd 2 52 4269 2892
p a_4266_2884# Vdd a_4269_2838# 2 52 4269 2884
p rxrxout[4] a_4269_2838# Vdd 2 52 4269 2876
p rxrxout[4] Vdd a_4269_2838# 2 52 4269 2868
p rxrxout[4] a_4269_2838# Vdd 2 52 4269 2860
p rxrxout[4] Vdd a_4269_2838# 2 52 4269 2852
p rxrxout[4] a_4269_2838# Vdd 2 52 4269 2844
n a_4266_2884# a_4041_2831# a_4269_2838# 2 30 4353 2940
n a_4266_2884# a_4269_2838# a_4041_2831# 2 30 4353 2932
p a_4393_2926# PadFrame_0/17_20/DATA PadFrame_0/17_20/DATA 65 10 4395 2926
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4451 2962
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4495 2962
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4516 2962
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4559 2962
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4580 2962
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4624 2962
n a_4266_2884# a_4041_2831# a_4269_2838# 2 30 4353 2924
n a_4262_2824# Gnd a_4041_2831# 2 30 4353 2916
n a_4262_2824# a_4041_2831# Gnd 2 30 4353 2908
n a_4262_2824# Gnd a_4041_2831# 2 30 4353 2900
n a_4262_2824# a_4041_2831# Gnd 2 30 4353 2892
n a_4262_2824# Gnd a_4041_2831# 2 30 4353 2884
n rxrxout[4] a_4041_2831# Gnd 2 30 4353 2876
n rxrxout[4] Gnd a_4041_2831# 2 30 4353 2868
n rxrxout[4] a_4041_2831# Gnd 2 30 4353 2860
n rxrxout[4] Gnd a_4041_2831# 2 30 4353 2852
n rxrxout[4] a_4041_2831# Gnd 2 30 4353 2844
p a_4262_2824# Vdd a_4266_2884# 2 52 4269 2827
p Vdd a_4262_2824# Vdd 2 52 4269 2819
n UART_0/OAI22X1_12/Y Gnd a_3136_2632# 2 10 3134 2632
n UART_0/INVX2_53/Y a_3136_2632# a_3142_2632# 2 10 3140 2632
n a_3121_2632# a_3142_2632# a_3150_2632# 2 10 3148 2632
n a_3153_2630# a_3150_2632# Gnd 2 10 3153 2632
n a_3142_2632# Gnd a_3153_2630# 2 10 3162 2632
n a_3153_2630# Gnd a_3180_2632# 2 10 3178 2632
n a_3121_2632# a_3180_2632# a_3185_2632# 2 10 3183 2632
n UART_0/INVX2_53/Y a_3185_2632# a_3195_2632# 2 10 3193 2632
n UART_0/INVX2_29/A a_3195_2632# Gnd 2 10 3198 2632
n a_3185_2632# Gnd UART_0/INVX2_29/A 2 20 3206 2632
n UART_0/INVX2_29/A Gnd UART_0/INVX2_29/Y 2 20 3222 2632
n UART_0/INVX2_43/Y a_3257_2632# UART_0/OAI22X1_13/Y 2 20 3262 2632
n UART_0/INVX2_33/A UART_0/OAI22X1_13/Y a_3257_2632# 2 20 3270 2632
n UART_0/OAI22X1_6/B a_3257_2632# Gnd 2 20 3278 2632
n UART_0/INVX2_33/Y Gnd a_3257_2632# 2 20 3286 2632
n a_1622_2530# tx_idle Gnd 2 20 1622 2600
n tx_idle Gnd a_1632_2610# 2 10 1630 2610
n UART_0/INVX2_52/Y a_1632_2610# a_1622_2530# 2 10 1635 2610
n a_1635_2530# a_1622_2530# a_1647_2610# 2 10 1645 2610
n a_1650_2530# a_1647_2610# Gnd 2 10 1650 2610
n a_1666_2530# a_1650_2530# Gnd 2 10 1666 2610
n a_1650_2530# Gnd a_1677_2610# 2 10 1675 2610
n a_1635_2530# a_1677_2610# a_1666_2530# 2 10 1680 2610
n UART_0/INVX2_52/Y a_1666_2530# a_1690_2610# 2 10 1688 2610
n UART_0/OAI21X1_24/Y a_1690_2610# Gnd 2 10 1694 2610
p a_1622_2530# tx_idle Vdd 2 40 1622 2532
n UART_0/INVX2_52/Y Gnd a_1635_2530# 2 20 1702 2600
n tx_idle Gnd a_1728_2600# 2 20 1726 2600
n UART_0/NOR2X1_7/B a_1728_2600# UART_0/NAND2X1_19/Y 2 20 1731 2600
n UART_0/INVX2_23/A Gnd UART_0/NOR2X1_7/B 2 20 1798 2600
n UART_0/NOR2X1_7/B Gnd a_1872_2600# 2 20 1870 2600
n UART_0/NAND2X1_20/B a_1872_2600# UART_0/OAI22X1_9/B 2 20 1875 2600
n UART_0/INVX2_12/A a_1945_2600# UART_0/OAI22X1_9/Y 2 20 1950 2600
n UART_0/OAI22X1_9/D UART_0/OAI22X1_9/Y a_1945_2600# 2 20 1958 2600
n UART_0/OAI22X1_9/B a_1945_2600# Gnd 2 20 1966 2600
n UART_0/INVX2_24/Y Gnd a_1945_2600# 2 20 1974 2600
n UART_0/INVX2_24/A UART_0/INVX2_24/Y Gnd 2 20 1990 2600
n clkb a_2065_2532# Gnd 2 20 2070 2600
n UART_0/OAI22X1_10/Y Gnd a_2080_2610# 2 10 2078 2610
n clkb a_2080_2610# a_2086_2532# 2 10 2084 2610
n a_2065_2532# a_2086_2532# a_2094_2610# 2 10 2092 2610
n a_2097_2603# a_2094_2610# Gnd 2 10 2097 2610
n a_2086_2532# Gnd a_2097_2603# 2 10 2106 2610
n a_2097_2603# Gnd a_2124_2610# 2 10 2122 2610
n a_2065_2532# a_2124_2610# a_2129_2532# 2 10 2127 2610
n clkb a_2129_2532# a_2139_2610# 2 10 2137 2610
n UART_0/INVX2_27/A a_2139_2610# Gnd 2 10 2142 2610
p tx_idle Vdd a_1632_2532# 2 10 1630 2532
p a_1635_2530# a_1632_2532# a_1622_2530# 2 10 1635 2532
p UART_0/INVX2_52/Y a_1622_2530# a_1647_2532# 2 20 1645 2532
p a_1650_2530# a_1647_2532# Vdd 2 20 1650 2532
p a_1666_2530# a_1650_2530# Vdd 2 20 1666 2532
p a_1650_2530# Vdd a_1676_2532# 2 20 1674 2532
p UART_0/INVX2_52/Y a_1676_2532# a_1666_2530# 2 20 1680 2532
p a_1635_2530# a_1666_2530# a_1690_2532# 2 20 1688 2532
p UART_0/OAI21X1_24/Y a_1690_2532# Vdd 2 20 1694 2532
p UART_0/INVX2_52/Y Vdd a_1635_2530# 2 40 1702 2532
p tx_idle Vdd UART_0/NAND2X1_19/Y 2 20 1726 2532
p UART_0/NOR2X1_7/B UART_0/NAND2X1_19/Y Vdd 2 20 1734 2532
p UART_0/INVX2_23/A Vdd UART_0/NOR2X1_7/B 2 40 1798 2532
p UART_0/NOR2X1_7/B Vdd UART_0/OAI22X1_9/B 2 20 1870 2532
p UART_0/NAND2X1_20/B UART_0/OAI22X1_9/B Vdd 2 20 1878 2532
p UART_0/INVX2_12/A Vdd a_1952_2532# 2 40 1950 2532
p UART_0/OAI22X1_9/D a_1952_2532# UART_0/OAI22X1_9/Y 2 40 1955 2532
p UART_0/OAI22X1_9/B UART_0/OAI22X1_9/Y a_1971_2532# 2 40 1969 2532
p UART_0/INVX2_24/Y a_1971_2532# Vdd 2 40 1974 2532
p UART_0/INVX2_24/A UART_0/INVX2_24/Y Vdd 2 40 1990 2532
p clkb a_2065_2532# Vdd 2 40 2070 2532
n a_2129_2532# Gnd UART_0/INVX2_27/A 2 20 2150 2600
n UART_0/INVX2_27/A Gnd UART_0/XOR2X1_6/A 2 20 2166 2600
n UART_0/INVX2_48/A UART_0/OAI21X1_16/Y a_2248_2600# 2 20 2246 2600
n UART_0/NAND2X1_21/Y a_2248_2600# Gnd 2 20 2254 2600
n UART_0/NAND3X1_2/Y Gnd a_2248_2600# 2 20 2262 2600
n UART_0/OAI21X1_13/A a_2281_2600# Gnd 2 20 2286 2600
n UART_0/XOR2X1_6/A Gnd a_2281_2600# 2 20 2294 2600
n UART_0/OAI21X1_17/C a_2281_2600# UART_0/OAI21X1_17/Y 2 20 2302 2600
n UART_0/INVX2_36/Y UART_0/OAI21X1_17/C a_2323_2600# 2 20 2321 2600
n UART_0/tx_out[3] a_2323_2600# Gnd 2 20 2326 2600
n UART_0/OAI21X1_13/A a_2385_2600# Gnd 2 20 2390 2600
n UART_0/XOR2X1_7/A Gnd a_2385_2600# 2 20 2398 2600
n UART_0/OAI21X1_18/C a_2385_2600# UART_0/OAI21X1_18/Y 2 20 2406 2600
n UART_0/INVX2_36/Y UART_0/OAI21X1_18/C a_2427_2600# 2 20 2425 2600
n UART_0/tx_out[2] a_2427_2600# Gnd 2 20 2430 2600
n UART_0/tx_out[4] a_2497_2600# a_2504_2600# 2 20 2502 2600
n UART_0/AND2X2_8/B a_2504_2600# Gnd 2 20 2507 2600
n a_2497_2600# Gnd UART_0/LATCH_9/D 2 20 2515 2600
n UART_0/tx_out[5] a_2545_2600# a_2552_2600# 2 20 2550 2600
n UART_0/AND2X2_8/B a_2552_2600# Gnd 2 20 2555 2600
n a_2545_2600# Gnd UART_0/LATCH_8/D 2 20 2563 2600
n UART_0/tx_out[6] a_2577_2600# a_2584_2600# 2 20 2582 2600
n UART_0/AND2X2_8/B a_2584_2600# Gnd 2 20 2587 2600
n a_2577_2600# Gnd UART_0/LATCH_13/D 2 20 2595 2600
n UART_0/INVX2_56/Y Gnd a_2640_2600# 2 20 2638 2600
n UART_0/INVX2_28/A a_2640_2600# UART_0/OAI21X1_5/A 2 20 2643 2600
n UART_0/INVX2_54/Y a_2657_2532# Gnd 2 20 2662 2600
n UART_0/OAI21X1_27/Y Gnd a_2672_2610# 2 10 2670 2610
n UART_0/INVX2_54/Y a_2672_2610# a_2678_2532# 2 10 2676 2610
n a_2657_2532# a_2678_2532# a_2686_2610# 2 10 2684 2610
n a_2689_2603# a_2686_2610# Gnd 2 10 2689 2610
n a_2678_2532# Gnd a_2689_2603# 2 10 2698 2610
n a_2689_2603# Gnd a_2716_2610# 2 10 2714 2610
n a_2657_2532# a_2716_2610# a_2721_2532# 2 10 2719 2610
n UART_0/INVX2_54/Y a_2721_2532# a_2731_2610# 2 10 2729 2610
n UART_0/rx_done a_2731_2610# Gnd 2 10 2734 2610
p UART_0/OAI22X1_10/Y Vdd a_2080_2532# 2 20 2078 2532
p a_2065_2532# a_2080_2532# a_2086_2532# 2 20 2084 2532
p clkb a_2086_2532# a_2094_2532# 2 20 2092 2532
p a_2097_2603# a_2094_2532# Vdd 2 20 2098 2532
p a_2086_2532# Vdd a_2097_2603# 2 20 2106 2532
p a_2097_2603# Vdd a_2124_2532# 2 20 2122 2532
p clkb a_2124_2532# a_2129_2532# 2 20 2127 2532
p a_2065_2532# a_2129_2532# a_2139_2532# 2 10 2137 2532
p UART_0/INVX2_27/A a_2139_2532# Vdd 2 10 2142 2532
p a_2129_2532# Vdd UART_0/INVX2_27/A 2 40 2150 2532
p UART_0/INVX2_27/A Vdd UART_0/XOR2X1_6/A 2 40 2166 2532
p UART_0/INVX2_48/A Vdd UART_0/OAI21X1_16/Y 2 20 2249 2532
p UART_0/NAND2X1_21/Y UART_0/OAI21X1_16/Y a_2259_2532# 2 40 2257 2532
p UART_0/NAND3X1_2/Y a_2259_2532# Vdd 2 40 2262 2532
p UART_0/OAI21X1_13/A Vdd a_2288_2532# 2 40 2286 2532
p UART_0/XOR2X1_6/A a_2288_2532# UART_0/OAI21X1_17/Y 2 40 2291 2532
p UART_0/OAI21X1_17/C UART_0/OAI21X1_17/Y Vdd 2 20 2299 2532
p UART_0/INVX2_36/Y Vdd UART_0/OAI21X1_17/C 2 20 2318 2532
p UART_0/tx_out[3] UART_0/OAI21X1_17/C Vdd 2 20 2326 2532
p UART_0/OAI21X1_13/A Vdd a_2392_2532# 2 40 2390 2532
p UART_0/XOR2X1_7/A a_2392_2532# UART_0/OAI21X1_18/Y 2 40 2395 2532
p UART_0/OAI21X1_18/C UART_0/OAI21X1_18/Y Vdd 2 20 2403 2532
p UART_0/INVX2_36/Y Vdd UART_0/OAI21X1_18/C 2 20 2422 2532
p UART_0/tx_out[2] UART_0/OAI21X1_18/C Vdd 2 20 2430 2532
p UART_0/tx_out[4] Vdd a_2497_2600# 2 20 2502 2532
p UART_0/AND2X2_8/B a_2497_2600# Vdd 2 20 2510 2532
p a_2497_2600# Vdd UART_0/LATCH_9/D 2 40 2518 2532
p UART_0/tx_out[5] Vdd a_2545_2600# 2 20 2550 2532
p UART_0/AND2X2_8/B a_2545_2600# Vdd 2 20 2558 2532
p a_2545_2600# Vdd UART_0/LATCH_8/D 2 40 2566 2532
p UART_0/tx_out[6] Vdd a_2577_2600# 2 20 2582 2532
p UART_0/AND2X2_8/B a_2577_2600# Vdd 2 20 2590 2532
p a_2577_2600# Vdd UART_0/LATCH_13/D 2 40 2598 2532
p UART_0/INVX2_56/Y Vdd UART_0/OAI21X1_5/A 2 20 2638 2532
p UART_0/INVX2_28/A UART_0/OAI21X1_5/A Vdd 2 20 2646 2532
p UART_0/INVX2_54/Y a_2657_2532# Vdd 2 40 2662 2532
n a_2721_2532# Gnd UART_0/rx_done 2 20 2742 2600
n UART_0/OAI21X1_5/A a_2753_2600# Gnd 2 20 2758 2600
n UART_0/INVX2_30/Y Gnd a_2753_2600# 2 20 2766 2600
n UART_0/NAND2X1_16/Y a_2753_2600# UART_0/OAI21X1_22/Y 2 20 2774 2600
n UART_0/rx_done UART_0/INVX2_30/Y Gnd 2 20 2798 2600
n UART_0/LATCH_8/CLK a_2841_2532# Gnd 2 20 2846 2600
n UART_0/LATCH_8/D Gnd a_2857_2610# 2 10 2855 2610
n UART_0/LATCH_8/CLK a_2857_2610# a_2862_2532# 2 10 2860 2610
n a_2841_2532# a_2862_2532# a_2874_2610# 2 10 2872 2610
n UART_0/LATCH_8/Q a_2874_2610# Gnd 2 10 2877 2610
p UART_0/OAI21X1_27/Y Vdd a_2672_2532# 2 20 2670 2532
p a_2657_2532# a_2672_2532# a_2678_2532# 2 20 2676 2532
p UART_0/INVX2_54/Y a_2678_2532# a_2686_2532# 2 20 2684 2532
p a_2689_2603# a_2686_2532# Vdd 2 20 2690 2532
p a_2678_2532# Vdd a_2689_2603# 2 20 2698 2532
p a_2689_2603# Vdd a_2716_2532# 2 20 2714 2532
p UART_0/INVX2_54/Y a_2716_2532# a_2721_2532# 2 20 2719 2532
p a_2657_2532# a_2721_2532# a_2731_2532# 2 10 2729 2532
p UART_0/rx_done a_2731_2532# Vdd 2 10 2734 2532
p a_2721_2532# Vdd UART_0/rx_done 2 40 2742 2532
p UART_0/OAI21X1_5/A Vdd a_2760_2532# 2 40 2758 2532
p UART_0/INVX2_30/Y a_2760_2532# UART_0/OAI21X1_22/Y 2 40 2763 2532
n a_2862_2532# Gnd UART_0/LATCH_8/Q 2 20 2886 2600
n UART_0/LATCH_8/CLK a_2897_2532# Gnd 2 20 2902 2600
n UART_0/LATCH_9/D Gnd a_2913_2610# 2 10 2911 2610
n UART_0/LATCH_8/CLK a_2913_2610# a_2918_2532# 2 10 2916 2610
n a_2897_2532# a_2918_2532# a_2930_2610# 2 10 2928 2610
n UART_0/LATCH_9/Q a_2930_2610# Gnd 2 10 2933 2610
p UART_0/NAND2X1_16/Y UART_0/OAI21X1_22/Y Vdd 2 20 2771 2532
p UART_0/rx_done UART_0/INVX2_30/Y Vdd 2 40 2798 2532
p UART_0/LATCH_8/CLK a_2841_2532# Vdd 2 40 2846 2532
n a_2918_2532# Gnd UART_0/LATCH_9/Q 2 20 2942 2600
n UART_0/LATCH_8/Q a_2953_2532# Gnd 2 20 2958 2600
n a_2964_2579# Gnd a_2969_2600# 2 20 2967 2600
n a_2953_2532# a_2969_2600# UART_0/XOR2X1_9/Y 2 20 2972 2600
n UART_0/LATCH_8/Q UART_0/XOR2X1_9/Y a_2986_2600# 2 20 2984 2600
n UART_0/INVX2_17/A a_2986_2600# Gnd 2 20 2989 2600
n UART_0/INVX2_17/A Gnd a_2964_2579# 2 20 2998 2600
n UART_0/XOR2X1_9/Y Gnd UART_0/NOR2X1_8/Y 2 10 3014 2610
n UART_0/NOR2X1_8/B UART_0/NOR2X1_8/Y Gnd 2 10 3022 2610
p UART_0/LATCH_8/D Vdd a_2857_2532# 2 20 2855 2532
p a_2841_2532# a_2857_2532# a_2862_2532# 2 20 2860 2532
p UART_0/LATCH_8/CLK a_2862_2532# a_2874_2532# 2 10 2872 2532
p UART_0/LATCH_8/Q a_2874_2532# Vdd 2 10 2877 2532
p a_2862_2532# Vdd UART_0/LATCH_8/Q 2 40 2886 2532
p UART_0/LATCH_8/CLK a_2897_2532# Vdd 2 40 2902 2532
n UART_0/INVX2_31/A UART_0/INVX2_31/Y Gnd 2 20 3046 2600
n UART_0/LATCH_9/Q a_3057_2532# Gnd 2 20 3062 2600
n UART_0/LATCH_9/Q Gnd a_3073_2600# 2 20 3071 2600
n UART_0/INVX2_20/Y a_3073_2600# UART_0/XOR2X1_10/Y 2 20 3076 2600
n a_3071_2578# UART_0/XOR2X1_10/Y a_3090_2600# 2 20 3088 2600
n a_3057_2532# a_3090_2600# Gnd 2 20 3093 2600
n UART_0/INVX2_20/Y Gnd a_3071_2578# 2 20 3102 2600
n UART_0/LATCH_11/Q a_3113_2532# Gnd 2 20 3118 2600
n a_3124_2579# Gnd a_3129_2600# 2 20 3127 2600
n a_3113_2532# a_3129_2600# UART_0/NOR2X1_9/B 2 20 3132 2600
n UART_0/LATCH_11/Q UART_0/NOR2X1_9/B a_3146_2600# 2 20 3144 2600
n UART_0/INVX2_29/A a_3146_2600# Gnd 2 20 3149 2600
n UART_0/INVX2_29/A Gnd a_3124_2579# 2 20 3158 2600
n UART_0/INVX2_32/A Gnd UART_0/INVX2_32/Y 2 20 3182 2600
n UART_0/INVX2_32/Y a_3193_2600# Gnd 2 20 3198 2600
n UART_0/OAI22X1_6/B Gnd a_3193_2600# 2 20 3206 2600
n UART_0/INVX2_32/A a_3193_2600# UART_0/OAI22X1_12/Y 2 20 3214 2600
n UART_0/INVX2_29/Y UART_0/OAI22X1_12/Y a_3193_2600# 2 20 3222 2600
n UART_0/INVX2_33/A Gnd UART_0/INVX2_33/Y 2 20 3294 2600
p UART_0/LATCH_9/D Vdd a_2913_2532# 2 20 2911 2532
p a_2897_2532# a_2913_2532# a_2918_2532# 2 20 2916 2532
p UART_0/LATCH_8/CLK a_2918_2532# a_2930_2532# 2 10 2928 2532
p UART_0/LATCH_9/Q a_2930_2532# Vdd 2 10 2933 2532
p a_2918_2532# Vdd UART_0/LATCH_9/Q 2 40 2942 2532
p UART_0/LATCH_8/Q a_2953_2532# Vdd 2 40 2958 2532
p a_2964_2579# Vdd a_2969_2532# 2 40 2967 2532
p UART_0/LATCH_8/Q a_2969_2532# UART_0/XOR2X1_9/Y 2 40 2972 2532
p a_2953_2532# UART_0/XOR2X1_9/Y a_2986_2532# 2 40 2984 2532
p UART_0/INVX2_17/A a_2986_2532# Vdd 2 40 2989 2532
p UART_0/INVX2_17/A Vdd a_2964_2579# 2 40 2998 2532
p UART_0/XOR2X1_9/Y Vdd a_3016_2532# 2 40 3014 2532
p UART_0/NOR2X1_8/B a_3016_2532# UART_0/NOR2X1_8/Y 2 40 3019 2532
p UART_0/INVX2_31/A UART_0/INVX2_31/Y Vdd 2 40 3046 2532
p UART_0/LATCH_9/Q a_3057_2532# Vdd 2 40 3062 2532
p UART_0/LATCH_9/Q Vdd a_3073_2532# 2 40 3071 2532
p a_3071_2578# a_3073_2532# UART_0/XOR2X1_10/Y 2 40 3076 2532
p UART_0/INVX2_20/Y UART_0/XOR2X1_10/Y a_3090_2532# 2 40 3088 2532
p a_3057_2532# a_3090_2532# Vdd 2 40 3093 2532
p UART_0/INVX2_20/Y Vdd a_3071_2578# 2 40 3102 2532
p UART_0/LATCH_11/Q a_3113_2532# Vdd 2 40 3118 2532
p a_3124_2579# Vdd a_3129_2532# 2 40 3127 2532
p UART_0/LATCH_11/Q a_3129_2532# UART_0/NOR2X1_9/B 2 40 3132 2532
p a_3113_2532# UART_0/NOR2X1_9/B a_3146_2532# 2 40 3144 2532
p UART_0/INVX2_29/A a_3146_2532# Vdd 2 40 3149 2532
p UART_0/INVX2_29/A Vdd a_3124_2579# 2 40 3158 2532
p UART_0/INVX2_32/A Vdd UART_0/INVX2_32/Y 2 40 3182 2532
p UART_0/INVX2_32/Y Vdd a_3200_2532# 2 40 3198 2532
p UART_0/OAI22X1_6/B a_3200_2532# UART_0/OAI22X1_12/Y 2 40 3203 2532
p UART_0/INVX2_32/A UART_0/OAI22X1_12/Y a_3219_2532# 2 40 3217 2532
p UART_0/INVX2_29/Y a_3219_2532# Vdd 2 40 3222 2532
p UART_0/INVX2_33/A Vdd UART_0/INVX2_33/Y 2 40 3294 2532
p UART_0/NAND3X1_4/Y Vdd UART_0/OAI21X1_23/Y 2 20 1657 2500
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 373 2362
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 417 2362
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 438 2362
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 481 2362
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 502 2362
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 546 2362
n Vdd Gnd a_610_2465# 2 30 617 2479
n a_610_2465# a_615_2350# Gnd 2 30 617 2471
p Vdd Vdd a_610_2465# 2 52 679 2479
p a_610_2465# a_615_2350# Vdd 2 52 679 2471
n tx_idle Gnd a_617_2344# 2 30 617 2454
n tx_idle a_617_2344# Gnd 2 30 617 2446
n tx_idle Gnd a_617_2344# 2 30 617 2438
n tx_idle a_617_2344# Gnd 2 30 617 2430
n tx_idle Gnd a_617_2344# 2 30 617 2422
n a_610_2465# a_617_2344# Gnd 2 30 617 2414
n a_610_2465# Gnd a_617_2344# 2 30 617 2406
n a_610_2465# a_617_2344# Gnd 2 30 617 2398
n a_610_2465# Gnd a_617_2344# 2 30 617 2390
n a_610_2465# a_617_2344# Gnd 2 30 617 2382
n a_615_2350# a_373_2231# a_617_2344# 2 30 617 2374
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 373 2238
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 417 2238
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 438 2238
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 481 2238
p a_373_2231# Vdd PadFrame_0/17_13/DATA 3 100 502 2238
p a_373_2231# PadFrame_0/17_13/DATA Vdd 3 100 546 2238
p a_593_2309# PadFrame_0/17_13/DATA PadFrame_0/17_13/DATA 65 10 595 2309
n a_615_2350# a_617_2344# a_373_2231# 2 30 617 2366
n a_615_2350# a_373_2231# a_617_2344# 2 30 617 2358
p tx_idle Vdd a_373_2231# 2 52 679 2454
p tx_idle a_373_2231# Vdd 2 52 679 2446
p tx_idle Vdd a_373_2231# 2 52 679 2438
p tx_idle a_373_2231# Vdd 2 52 679 2430
p tx_idle Vdd a_373_2231# 2 52 679 2422
p a_615_2350# a_373_2231# Vdd 2 52 679 2414
p a_615_2350# Vdd a_373_2231# 2 52 679 2406
p a_615_2350# a_373_2231# Vdd 2 52 679 2398
p a_615_2350# Vdd a_373_2231# 2 52 679 2390
p a_615_2350# a_373_2231# Vdd 2 52 679 2382
p a_610_2465# a_617_2344# a_373_2231# 2 52 679 2374
p a_610_2465# a_373_2231# a_617_2344# 2 52 679 2366
n a_615_2350# a_617_2344# a_373_2231# 2 30 617 2350
n PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Gnd 2 30 617 2300
n PadFrame_0/17_13/DATA Gnd PadFrame_0/17_13/DIB 2 30 617 2292
p a_593_2226# PadFrame_0/17_13/DATA PadFrame_0/17_13/DATA 64 10 595 2226
n PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Gnd 2 30 617 2284
n PadFrame_0/17_13/DATA Gnd PadFrame_0/17_13/DIB 2 30 617 2276
n PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Gnd 2 30 617 2268
n PadFrame_0/17_13/DATA Gnd PadFrame_0/17_13/DIB 2 30 617 2260
n PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Gnd 2 30 617 2252
n PadFrame_0/17_13/DIB Gnd PadFrame_0/17_13/DI 2 30 617 2244
n PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Gnd 2 30 617 2236
n PadFrame_0/17_13/DIB Gnd PadFrame_0/17_13/DI 2 30 617 2228
n PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Gnd 2 30 617 2220
n PadFrame_0/17_13/DIB Gnd PadFrame_0/17_13/DI 2 30 617 2212
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 373 2062
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 417 2062
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 438 2062
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 481 2062
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 502 2062
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 546 2062
n PadFrame_0/17_14/DIB clkb Gnd 2 30 617 2186
n PadFrame_0/17_14/DIB Gnd clkb 2 30 617 2178
p a_593_2110# PadFrame_0/17_14/DATA PadFrame_0/17_14/DATA 64 10 595 2110
n PadFrame_0/17_14/DIB clkb Gnd 2 30 617 2170
n PadFrame_0/17_14/DIB Gnd clkb 2 30 617 2162
n PadFrame_0/17_14/DIB clkb Gnd 2 30 617 2154
n PadFrame_0/17_14/DIB Gnd clkb 2 30 617 2146
n PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Gnd 2 30 617 2138
n PadFrame_0/17_14/DATA Gnd PadFrame_0/17_14/DIB 2 30 617 2130
n PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Gnd 2 30 617 2122
n PadFrame_0/17_14/DATA Gnd PadFrame_0/17_14/DIB 2 30 617 2114
n PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Gnd 2 30 617 2106
n PadFrame_0/17_14/DATA Gnd PadFrame_0/17_14/DIB 2 30 617 2098
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 373 1938
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 417 1938
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 438 1938
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 481 1938
p a_373_1931# Vdd PadFrame_0/17_14/DATA 3 100 502 1938
p a_373_1931# PadFrame_0/17_14/DATA Vdd 3 100 546 1938
p a_593_2026# PadFrame_0/17_14/DATA PadFrame_0/17_14/DATA 65 10 595 2026
n a_615_2024# a_373_1931# a_617_1938# 2 30 617 2048
n a_615_2024# a_617_1938# a_373_1931# 2 30 617 2040
p a_610_2465# a_617_2344# a_373_2231# 2 52 679 2358
p a_610_2465# a_373_2231# a_617_2344# 2 52 679 2350
p PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Vdd 2 52 679 2300
p PadFrame_0/17_13/DATA Vdd PadFrame_0/17_13/DIB 2 52 679 2292
p PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Vdd 2 52 679 2284
p PadFrame_0/17_13/DATA Vdd PadFrame_0/17_13/DIB 2 52 679 2276
p PadFrame_0/17_13/DATA PadFrame_0/17_13/DIB Vdd 2 52 679 2268
p PadFrame_0/17_13/DATA Vdd PadFrame_0/17_13/DIB 2 52 679 2260
p PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Vdd 2 52 679 2252
p PadFrame_0/17_13/DIB Vdd PadFrame_0/17_13/DI 2 52 679 2244
p PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Vdd 2 52 679 2236
p PadFrame_0/17_13/DIB Vdd PadFrame_0/17_13/DI 2 52 679 2228
p PadFrame_0/17_13/DIB PadFrame_0/17_13/DI Vdd 2 52 679 2220
p PadFrame_0/17_13/DIB Vdd PadFrame_0/17_13/DI 2 52 679 2212
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 781 2362
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 826 2362
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 847 2362
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 891 2362
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 912 2362
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 956 2362
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 781 2238
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 826 2238
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 847 2238
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 891 2238
n a_617_2344# Gnd PadFrame_0/17_13/DATA 3 100 912 2238
n a_617_2344# PadFrame_0/17_13/DATA Gnd 3 100 956 2238
p UART_0/INVX2_34/Y UART_0/OAI21X1_23/Y a_1667_2480# 2 40 1665 2480
p UART_0/INVX2_23/A a_1667_2480# Vdd 2 40 1670 2480
p UART_0/NAND2X1_19/Y Vdd UART_0/OAI21X1_24/Y 2 20 1721 2500
p UART_0/INVX2_37/A UART_0/OAI21X1_24/Y a_1731_2480# 2 40 1729 2480
p UART_0/NOR2X1_7/B a_1731_2480# Vdd 2 40 1734 2480
p UART_0/INVX2_12/A Vdd UART_0/INVX2_23/A 2 20 1790 2500
p UART_0/INVX2_37/A UART_0/INVX2_23/A Vdd 2 20 1798 2500
p UART_0/INVX2_44/Y UART_0/INVX2_37/A Vdd 2 20 1854 2500
p UART_0/INVX2_35/Y Vdd UART_0/INVX2_37/A 2 20 1862 2500
p UART_0/INVX2_45/Y UART_0/INVX2_37/A Vdd 2 20 1870 2500
p UART_0/INVX2_44/Y Vdd UART_0/NAND3X1_6/Y 2 20 1886 2500
p UART_0/INVX2_45/Y UART_0/NAND3X1_6/Y Vdd 2 20 1894 2500
p UART_0/INVX2_35/A Vdd UART_0/NAND3X1_6/Y 2 20 1902 2500
p UART_0/INVX2_45/A UART_0/INVX2_12/A Vdd 2 20 1958 2500
p UART_0/INVX2_35/Y Vdd UART_0/INVX2_12/A 2 20 1966 2500
p UART_0/INVX2_44/Y UART_0/INVX2_12/A Vdd 2 20 1974 2500
p UART_0/OAI21X1_13/A Vdd a_2032_2480# 2 40 2030 2480
p UART_0/INVX2_24/Y a_2032_2480# UART_0/OAI21X1_25/Y 2 40 2035 2480
p UART_0/OAI21X1_25/C UART_0/OAI21X1_25/Y Vdd 2 20 2043 2500
p UART_0/tx_out[7] Vdd UART_0/OAI21X1_25/C 2 20 2094 2500
p UART_0/INVX2_36/Y UART_0/OAI21X1_25/C Vdd 2 20 2102 2500
n UART_0/NAND3X1_4/Y UART_0/OAI21X1_23/Y a_1656_2432# 2 20 1654 2432
n UART_0/INVX2_34/Y a_1656_2432# Gnd 2 20 1662 2432
n UART_0/INVX2_23/A Gnd a_1656_2432# 2 20 1670 2432
n UART_0/NAND2X1_19/Y UART_0/OAI21X1_24/Y a_1720_2432# 2 20 1718 2432
n UART_0/INVX2_37/A a_1720_2432# Gnd 2 20 1726 2432
n UART_0/NOR2X1_7/B Gnd a_1720_2432# 2 20 1734 2432
n UART_0/INVX2_12/A Gnd a_1792_2432# 2 20 1790 2432
n UART_0/INVX2_37/A a_1792_2432# UART_0/INVX2_23/A 2 20 1795 2432
n UART_0/INVX2_44/Y UART_0/INVX2_37/A a_1862_2432# 2 30 1860 2432
n UART_0/INVX2_35/Y a_1862_2432# a_1867_2432# 2 30 1865 2432
n UART_0/INVX2_45/Y a_1867_2432# Gnd 2 30 1870 2432
n UART_0/INVX2_44/Y Gnd a_1888_2432# 2 30 1886 2432
n UART_0/INVX2_45/Y a_1888_2432# a_1893_2432# 2 30 1891 2432
n UART_0/INVX2_35/A a_1893_2432# UART_0/NAND3X1_6/Y 2 30 1896 2432
n UART_0/INVX2_45/A UART_0/INVX2_12/A a_1966_2432# 2 30 1964 2432
n UART_0/INVX2_35/Y a_1966_2432# a_1971_2432# 2 30 1969 2432
n UART_0/INVX2_44/Y a_1971_2432# Gnd 2 30 1974 2432
p UART_0/INVX2_52/Y a_2129_2432# Vdd 2 40 2134 2480
p UART_0/OAI21X1_25/Y Vdd a_2144_2500# 2 20 2142 2500
p a_2129_2432# a_2144_2500# a_2150_2432# 2 20 2148 2500
p UART_0/INVX2_52/Y a_2150_2432# a_2158_2500# 2 20 2156 2500
p a_2161_2430# a_2158_2500# Vdd 2 20 2162 2500
p a_2150_2432# Vdd a_2161_2430# 2 20 2170 2500
p a_2161_2430# Vdd a_2188_2500# 2 20 2186 2500
p UART_0/INVX2_52/Y a_2188_2500# a_2193_2432# 2 20 2191 2500
p a_2129_2432# a_2193_2432# a_2203_2510# 2 10 2201 2510
p UART_0/tx_out[7] a_2203_2510# Vdd 2 10 2206 2510
n UART_0/OAI21X1_13/A a_2025_2432# Gnd 2 20 2030 2432
n UART_0/INVX2_24/Y Gnd a_2025_2432# 2 20 2038 2432
n UART_0/OAI21X1_25/C a_2025_2432# UART_0/OAI21X1_25/Y 2 20 2046 2432
n UART_0/tx_out[7] Gnd a_2096_2432# 2 20 2094 2432
n UART_0/INVX2_36/Y a_2096_2432# UART_0/OAI21X1_25/C 2 20 2099 2432
n UART_0/INVX2_52/Y a_2129_2432# Gnd 2 20 2134 2432
p a_2193_2432# Vdd UART_0/tx_out[7] 2 40 2214 2480
p clkb a_2265_2432# Vdd 2 40 2270 2480
p UART_0/OAI21X1_17/Y Vdd a_2280_2500# 2 20 2278 2500
p a_2265_2432# a_2280_2500# a_2286_2432# 2 20 2284 2500
p clkb a_2286_2432# a_2294_2500# 2 20 2292 2500
p a_2297_2430# a_2294_2500# Vdd 2 20 2298 2500
p a_2286_2432# Vdd a_2297_2430# 2 20 2306 2500
p a_2297_2430# Vdd a_2324_2500# 2 20 2322 2500
p clkb a_2324_2500# a_2329_2432# 2 20 2327 2500
p a_2265_2432# a_2329_2432# a_2339_2510# 2 10 2337 2510
p UART_0/tx_out[3] a_2339_2510# Vdd 2 10 2342 2510
n UART_0/OAI21X1_25/Y Gnd a_2144_2432# 2 10 2142 2432
n UART_0/INVX2_52/Y a_2144_2432# a_2150_2432# 2 10 2148 2432
n a_2129_2432# a_2150_2432# a_2158_2432# 2 10 2156 2432
n a_2161_2430# a_2158_2432# Gnd 2 10 2161 2432
n a_2150_2432# Gnd a_2161_2430# 2 10 2170 2432
n a_2161_2430# Gnd a_2188_2432# 2 10 2186 2432
n a_2129_2432# a_2188_2432# a_2193_2432# 2 10 2191 2432
n UART_0/INVX2_52/Y a_2193_2432# a_2203_2432# 2 10 2201 2432
n UART_0/tx_out[7] a_2203_2432# Gnd 2 10 2206 2432
n a_2193_2432# Gnd UART_0/tx_out[7] 2 20 2214 2432
n clkb a_2265_2432# Gnd 2 20 2270 2432
p a_2329_2432# Vdd UART_0/tx_out[3] 2 40 2350 2480
p clkb a_2377_2432# Vdd 2 40 2382 2480
p UART_0/OAI21X1_18/Y Vdd a_2392_2500# 2 20 2390 2500
p a_2377_2432# a_2392_2500# a_2398_2432# 2 20 2396 2500
p clkb a_2398_2432# a_2406_2500# 2 20 2404 2500
p a_2409_2430# a_2406_2500# Vdd 2 20 2410 2500
p a_2398_2432# Vdd a_2409_2430# 2 20 2418 2500
p a_2409_2430# Vdd a_2436_2500# 2 20 2434 2500
p clkb a_2436_2500# a_2441_2432# 2 20 2439 2500
p a_2377_2432# a_2441_2432# a_2451_2510# 2 10 2449 2510
p UART_0/tx_out[2] a_2451_2510# Vdd 2 10 2454 2510
n UART_0/OAI21X1_17/Y Gnd a_2280_2432# 2 10 2278 2432
n clkb a_2280_2432# a_2286_2432# 2 10 2284 2432
n a_2265_2432# a_2286_2432# a_2294_2432# 2 10 2292 2432
n a_2297_2430# a_2294_2432# Gnd 2 10 2297 2432
n a_2286_2432# Gnd a_2297_2430# 2 10 2306 2432
n a_2297_2430# Gnd a_2324_2432# 2 10 2322 2432
n a_2265_2432# a_2324_2432# a_2329_2432# 2 10 2327 2432
n clkb a_2329_2432# a_2339_2432# 2 10 2337 2432
n UART_0/tx_out[3] a_2339_2432# Gnd 2 10 2342 2432
n a_2329_2432# Gnd UART_0/tx_out[3] 2 20 2350 2432
n clkb a_2377_2432# Gnd 2 20 2382 2432
p a_2441_2432# Vdd UART_0/tx_out[2] 2 40 2462 2480
p UART_0/tx_out[0] Vdd a_2497_2432# 2 20 2502 2500
p UART_0/AND2X2_8/B a_2497_2432# Vdd 2 20 2510 2500
p a_2497_2432# Vdd UART_0/LATCH_10/D 2 40 2518 2480
p UART_0/tx_out[3] Vdd a_2561_2432# 2 20 2566 2500
p UART_0/AND2X2_8/B a_2561_2432# Vdd 2 20 2574 2500
p a_2561_2432# Vdd UART_0/LATCH_11/D 2 40 2582 2480
p UART_0/LATCH_8/CLK a_2617_2432# Vdd 2 40 2622 2480
p UART_0/LATCH_10/D Vdd a_2633_2500# 2 20 2631 2500
p a_2617_2432# a_2633_2500# a_2638_2432# 2 20 2636 2500
p UART_0/LATCH_8/CLK a_2638_2432# a_2650_2510# 2 10 2648 2510
p UART_0/LATCH_10/Q a_2650_2510# Vdd 2 10 2653 2510
n UART_0/OAI21X1_18/Y Gnd a_2392_2432# 2 10 2390 2432
n clkb a_2392_2432# a_2398_2432# 2 10 2396 2432
n a_2377_2432# a_2398_2432# a_2406_2432# 2 10 2404 2432
n a_2409_2430# a_2406_2432# Gnd 2 10 2409 2432
n a_2398_2432# Gnd a_2409_2430# 2 10 2418 2432
n a_2409_2430# Gnd a_2436_2432# 2 10 2434 2432
n a_2377_2432# a_2436_2432# a_2441_2432# 2 10 2439 2432
n clkb a_2441_2432# a_2451_2432# 2 10 2449 2432
n UART_0/tx_out[2] a_2451_2432# Gnd 2 10 2454 2432
n a_2441_2432# Gnd UART_0/tx_out[2] 2 20 2462 2432
n UART_0/tx_out[0] a_2497_2432# a_2504_2432# 2 20 2502 2432
n UART_0/AND2X2_8/B a_2504_2432# Gnd 2 20 2507 2432
n a_2497_2432# Gnd UART_0/LATCH_10/D 2 20 2515 2432
n UART_0/tx_out[3] a_2561_2432# a_2568_2432# 2 20 2566 2432
n UART_0/AND2X2_8/B a_2568_2432# Gnd 2 20 2571 2432
n a_2561_2432# Gnd UART_0/LATCH_11/D 2 20 2579 2432
n UART_0/LATCH_8/CLK a_2617_2432# Gnd 2 20 2622 2432
p a_2638_2432# Vdd UART_0/LATCH_10/Q 2 40 2662 2480
p UART_0/OAI21X1_27/C Vdd UART_0/OAI21X1_27/Y 2 20 2729 2500
p UART_0/INVX2_30/Y UART_0/OAI21X1_27/Y a_2739_2480# 2 40 2737 2480
p UART_0/INVX2_39/Y a_2739_2480# Vdd 2 40 2742 2480
p UART_0/LATCH_8/CLK a_2801_2432# Vdd 2 40 2806 2480
p UART_0/LATCH_11/D Vdd a_2817_2500# 2 20 2815 2500
p a_2801_2432# a_2817_2500# a_2822_2432# 2 20 2820 2500
p UART_0/LATCH_8/CLK a_2822_2432# a_2834_2510# 2 10 2832 2510
p UART_0/LATCH_11/Q a_2834_2510# Vdd 2 10 2837 2510
n UART_0/LATCH_10/D Gnd a_2633_2432# 2 10 2631 2432
n UART_0/LATCH_8/CLK a_2633_2432# a_2638_2432# 2 10 2636 2432
n a_2617_2432# a_2638_2432# a_2650_2432# 2 10 2648 2432
n UART_0/LATCH_10/Q a_2650_2432# Gnd 2 10 2653 2432
n a_2638_2432# Gnd UART_0/LATCH_10/Q 2 20 2662 2432
n UART_0/OAI21X1_27/C UART_0/OAI21X1_27/Y a_2728_2432# 2 20 2726 2432
n UART_0/INVX2_30/Y a_2728_2432# Gnd 2 20 2734 2432
n UART_0/INVX2_39/Y Gnd a_2728_2432# 2 20 2742 2432
n UART_0/LATCH_8/CLK a_2801_2432# Gnd 2 20 2806 2432
p a_2822_2432# Vdd UART_0/LATCH_11/Q 2 40 2846 2480
p UART_0/LATCH_8/CLK a_2881_2432# Vdd 2 40 2886 2480
p UART_0/LATCH_13/D Vdd a_2897_2500# 2 20 2895 2500
p a_2881_2432# a_2897_2500# a_2902_2432# 2 20 2900 2500
p UART_0/LATCH_8/CLK a_2902_2432# a_2914_2510# 2 10 2912 2510
p UART_0/LATCH_13/Q a_2914_2510# Vdd 2 10 2917 2510
n UART_0/LATCH_11/D Gnd a_2817_2432# 2 10 2815 2432
n UART_0/LATCH_8/CLK a_2817_2432# a_2822_2432# 2 10 2820 2432
n a_2801_2432# a_2822_2432# a_2834_2432# 2 10 2832 2432
n UART_0/LATCH_11/Q a_2834_2432# Gnd 2 10 2837 2432
n a_2822_2432# Gnd UART_0/LATCH_11/Q 2 20 2846 2432
n UART_0/LATCH_8/CLK a_2881_2432# Gnd 2 20 2886 2432
p a_2902_2432# Vdd UART_0/LATCH_13/Q 2 40 2926 2480
p UART_0/LATCH_13/Q a_2961_2432# Vdd 2 40 2966 2480
p a_2972_2469# Vdd a_2977_2480# 2 40 2975 2480
p UART_0/LATCH_13/Q a_2977_2480# UART_0/NOR2X1_8/B 2 40 2980 2480
p a_2961_2432# UART_0/NOR2X1_8/B a_2994_2480# 2 40 2992 2480
p UART_0/INVX2_18/A a_2994_2480# Vdd 2 40 2997 2480
p UART_0/INVX2_18/A Vdd a_2972_2469# 2 40 3006 2480
p UART_0/NOR2X1_8/Y Vdd UART_0/NAND3X1_9/Y 2 20 3038 2500
p UART_0/XOR2X1_10/Y UART_0/NAND3X1_9/Y Vdd 2 20 3046 2500
p UART_0/NOR2X1_9/Y Vdd UART_0/NAND3X1_9/Y 2 20 3054 2500
p UART_0/NOR2X1_9/A Vdd a_3072_2480# 2 40 3070 2480
p UART_0/NOR2X1_9/B a_3072_2480# UART_0/NOR2X1_9/Y 2 40 3075 2480
p UART_0/LATCH_12/Q a_3089_2432# Vdd 2 40 3094 2480
p a_3100_2469# Vdd a_3105_2480# 2 40 3103 2480
p UART_0/LATCH_12/Q a_3105_2480# UART_0/NOR2X1_9/A 2 40 3108 2480
p a_3089_2432# UART_0/NOR2X1_9/A a_3122_2480# 2 40 3120 2480
p UART_0/INVX2_43/A a_3122_2480# Vdd 2 40 3125 2480
p UART_0/INVX2_43/A Vdd a_3100_2469# 2 40 3134 2480
p UART_0/INVX2_43/A Vdd UART_0/INVX2_43/Y 2 40 3182 2480
p UART_0/OAI21X1_29/A Vdd a_3200_2480# 2 40 3198 2480
p UART_0/OAI21X1_29/B a_3200_2480# UART_0/INVX2_32/A 2 40 3203 2480
p UART_0/INVX2_39/A UART_0/INVX2_32/A Vdd 2 20 3211 2500
n UART_0/LATCH_13/D Gnd a_2897_2432# 2 10 2895 2432
n UART_0/LATCH_8/CLK a_2897_2432# a_2902_2432# 2 10 2900 2432
n a_2881_2432# a_2902_2432# a_2914_2432# 2 10 2912 2432
n UART_0/LATCH_13/Q a_2914_2432# Gnd 2 10 2917 2432
n a_2902_2432# Gnd UART_0/LATCH_13/Q 2 20 2926 2432
n UART_0/LATCH_13/Q a_2961_2432# Gnd 2 20 2966 2432
n a_2972_2469# Gnd a_2977_2432# 2 20 2975 2432
n a_2961_2432# a_2977_2432# UART_0/NOR2X1_8/B 2 20 2980 2432
n UART_0/LATCH_13/Q UART_0/NOR2X1_8/B a_2994_2432# 2 20 2992 2432
n UART_0/INVX2_18/A a_2994_2432# Gnd 2 20 2997 2432
n UART_0/INVX2_18/A Gnd a_2972_2469# 2 20 3006 2432
n UART_0/NOR2X1_8/Y Gnd a_3040_2432# 2 30 3038 2432
n UART_0/XOR2X1_10/Y a_3040_2432# a_3045_2432# 2 30 3043 2432
n UART_0/NOR2X1_9/Y a_3045_2432# UART_0/NAND3X1_9/Y 2 30 3048 2432
p UART_0/INVX2_53/Y a_3225_2432# Vdd 2 40 3230 2480
p UART_0/OAI22X1_13/Y Vdd a_3240_2500# 2 20 3238 2500
p a_3225_2432# a_3240_2500# a_3246_2432# 2 20 3244 2500
p UART_0/INVX2_53/Y a_3246_2432# a_3254_2500# 2 20 3252 2500
p a_3257_2430# a_3254_2500# Vdd 2 20 3258 2500
p a_3246_2432# Vdd a_3257_2430# 2 20 3266 2500
p a_3257_2430# Vdd a_3284_2500# 2 20 3282 2500
p UART_0/INVX2_53/Y a_3284_2500# a_3289_2432# 2 20 3287 2500
p a_3225_2432# a_3289_2432# a_3299_2510# 2 10 3297 2510
p UART_0/INVX2_43/A a_3299_2510# Vdd 2 10 3302 2510
n UART_0/NOR2X1_9/A Gnd UART_0/NOR2X1_9/Y 2 10 3070 2432
n UART_0/NOR2X1_9/B UART_0/NOR2X1_9/Y Gnd 2 10 3078 2432
n UART_0/LATCH_12/Q a_3089_2432# Gnd 2 20 3094 2432
n a_3100_2469# Gnd a_3105_2432# 2 20 3103 2432
n a_3089_2432# a_3105_2432# UART_0/NOR2X1_9/A 2 20 3108 2432
n UART_0/LATCH_12/Q UART_0/NOR2X1_9/A a_3122_2432# 2 20 3120 2432
n UART_0/INVX2_43/A a_3122_2432# Gnd 2 20 3125 2432
n UART_0/INVX2_43/A Gnd a_3100_2469# 2 20 3134 2432
n UART_0/INVX2_43/A Gnd UART_0/INVX2_43/Y 2 20 3182 2432
n UART_0/OAI21X1_29/A a_3193_2432# Gnd 2 20 3198 2432
n UART_0/OAI21X1_29/B Gnd a_3193_2432# 2 20 3206 2432
n UART_0/INVX2_39/A a_3193_2432# UART_0/INVX2_32/A 2 20 3214 2432
n UART_0/INVX2_53/Y a_3225_2432# Gnd 2 20 3230 2432
p a_3289_2432# Vdd UART_0/INVX2_43/A 2 40 3310 2480
n UART_0/OAI22X1_13/Y Gnd a_3240_2432# 2 10 3238 2432
n UART_0/INVX2_53/Y a_3240_2432# a_3246_2432# 2 10 3244 2432
n a_3225_2432# a_3246_2432# a_3254_2432# 2 10 3252 2432
n a_3257_2430# a_3254_2432# Gnd 2 10 3257 2432
n a_3246_2432# Gnd a_3257_2430# 2 10 3266 2432
n a_3257_2430# Gnd a_3284_2432# 2 10 3282 2432
n a_3225_2432# a_3284_2432# a_3289_2432# 2 10 3287 2432
n UART_0/INVX2_53/Y a_3289_2432# a_3299_2432# 2 10 3297 2432
n UART_0/INVX2_43/A a_3299_2432# Gnd 2 10 3302 2432
n a_3289_2432# Gnd UART_0/INVX2_43/A 2 20 3310 2432
n UART_0/tx_busy Gnd UART_0/INVX2_34/Y 2 20 1622 2400
n a_1638_2330# UART_0/tx_busy Gnd 2 20 1638 2400
n UART_0/tx_busy Gnd a_1648_2410# 2 10 1646 2410
n UART_0/INVX2_52/Y a_1648_2410# a_1638_2330# 2 10 1651 2410
n a_1651_2330# a_1638_2330# a_1663_2410# 2 10 1661 2410
n a_1666_2330# a_1663_2410# Gnd 2 10 1666 2410
n a_1682_2330# a_1666_2330# Gnd 2 10 1682 2410
n a_1666_2330# Gnd a_1693_2410# 2 10 1691 2410
n a_1651_2330# a_1693_2410# a_1682_2330# 2 10 1696 2410
n UART_0/INVX2_52/Y a_1682_2330# a_1706_2410# 2 10 1704 2410
n UART_0/OAI21X1_23/Y a_1706_2410# Gnd 2 10 1710 2410
p UART_0/tx_busy Vdd UART_0/INVX2_34/Y 2 40 1622 2332
p a_1638_2330# UART_0/tx_busy Vdd 2 40 1638 2332
n UART_0/INVX2_52/Y Gnd a_1651_2330# 2 20 1718 2400
n clka a_1729_2332# Gnd 2 20 1734 2400
n UART_0/AOI21X1_2/Y Gnd a_1744_2410# 2 10 1742 2410
n clka a_1744_2410# a_1750_2332# 2 10 1748 2410
n a_1729_2332# a_1750_2332# a_1758_2410# 2 10 1756 2410
n a_1761_2403# a_1758_2410# Gnd 2 10 1761 2410
n a_1750_2332# Gnd a_1761_2403# 2 10 1770 2410
n a_1761_2403# Gnd a_1788_2410# 2 10 1786 2410
n a_1729_2332# a_1788_2410# a_1793_2332# 2 10 1791 2410
n clka a_1793_2332# a_1803_2410# 2 10 1801 2410
n UART_0/INVX2_35/A a_1803_2410# Gnd 2 10 1806 2410
p UART_0/tx_busy Vdd a_1648_2332# 2 10 1646 2332
p a_1651_2330# a_1648_2332# a_1638_2330# 2 10 1651 2332
p UART_0/INVX2_52/Y a_1638_2330# a_1663_2332# 2 20 1661 2332
p a_1666_2330# a_1663_2332# Vdd 2 20 1666 2332
p a_1682_2330# a_1666_2330# Vdd 2 20 1682 2332
p a_1666_2330# Vdd a_1692_2332# 2 20 1690 2332
p UART_0/INVX2_52/Y a_1692_2332# a_1682_2330# 2 20 1696 2332
p a_1651_2330# a_1682_2330# a_1706_2332# 2 20 1704 2332
p UART_0/OAI21X1_23/Y a_1706_2332# Vdd 2 20 1710 2332
p UART_0/INVX2_52/Y Vdd a_1651_2330# 2 40 1718 2332
p clka a_1729_2332# Vdd 2 40 1734 2332
n a_1793_2332# Gnd UART_0/INVX2_35/A 2 20 1814 2400
n UART_0/INVX2_35/A Gnd UART_0/INVX2_35/Y 2 20 1830 2400
p UART_0/AOI21X1_2/Y Vdd a_1744_2332# 2 20 1742 2332
p a_1729_2332# a_1744_2332# a_1750_2332# 2 20 1748 2332
p clka a_1750_2332# a_1758_2332# 2 20 1756 2332
p a_1761_2403# a_1758_2332# Vdd 2 20 1762 2332
p a_1750_2332# Vdd a_1761_2403# 2 20 1770 2332
p a_1761_2403# Vdd a_1788_2332# 2 20 1786 2332
p clka a_1788_2332# a_1793_2332# 2 20 1791 2332
n UART_0/INVX2_44/A Gnd a_1872_2390# 2 30 1870 2390
n UART_0/INVX2_45/Y a_1872_2390# a_1877_2390# 2 30 1875 2390
n UART_0/INVX2_35/A a_1877_2390# UART_0/INVX2_46/A 2 30 1880 2390
n UART_0/INVX2_46/A Gnd a_1976_2400# 2 20 1974 2400
n UART_0/INVX2_37/A a_1976_2400# UART_0/INVX2_36/A 2 20 1979 2400
n UART_0/INVX2_36/A Gnd UART_0/INVX2_36/Y 2 20 2030 2400
n UART_0/NAND3X1_6/Y Gnd a_2080_2400# 2 20 2078 2400
n UART_0/INVX2_37/A a_2080_2400# UART_0/INVX2_48/A 2 20 2083 2400
n UART_0/INVX2_37/A UART_0/INVX2_37/Y Gnd 2 20 2102 2400
n clkb a_2121_2332# Gnd 2 20 2126 2400
n UART_0/OAI22X1_14/Y Gnd a_2136_2410# 2 10 2134 2410
n clkb a_2136_2410# a_2142_2332# 2 10 2140 2410
n a_2121_2332# a_2142_2332# a_2150_2410# 2 10 2148 2410
n a_2153_2403# a_2150_2410# Gnd 2 10 2153 2410
n a_2142_2332# Gnd a_2153_2403# 2 10 2162 2410
n a_2153_2403# Gnd a_2180_2410# 2 10 2178 2410
n a_2121_2332# a_2180_2410# a_2185_2332# 2 10 2183 2410
n clkb a_2185_2332# a_2195_2410# 2 10 2193 2410
n tx_error a_2195_2410# Gnd 2 10 2198 2410
p a_1729_2332# a_1793_2332# a_1803_2332# 2 10 1801 2332
p UART_0/INVX2_35/A a_1803_2332# Vdd 2 10 1806 2332
p a_1793_2332# Vdd UART_0/INVX2_35/A 2 40 1814 2332
p UART_0/INVX2_35/A Vdd UART_0/INVX2_35/Y 2 40 1830 2332
p UART_0/INVX2_44/A Vdd UART_0/INVX2_46/A 2 20 1870 2332
p UART_0/INVX2_45/Y UART_0/INVX2_46/A Vdd 2 20 1878 2332
p UART_0/INVX2_35/A Vdd UART_0/INVX2_46/A 2 20 1886 2332
p UART_0/INVX2_46/A Vdd UART_0/INVX2_36/A 2 20 1974 2332
p UART_0/INVX2_37/A UART_0/INVX2_36/A Vdd 2 20 1982 2332
p UART_0/INVX2_36/A Vdd UART_0/INVX2_36/Y 2 40 2030 2332
p UART_0/NAND3X1_6/Y Vdd UART_0/INVX2_48/A 2 20 2078 2332
p UART_0/INVX2_37/A UART_0/INVX2_48/A Vdd 2 20 2086 2332
p UART_0/INVX2_37/A UART_0/INVX2_37/Y Vdd 2 40 2102 2332
p clkb a_2121_2332# Vdd 2 40 2126 2332
n a_2185_2332# Gnd tx_error 2 20 2206 2400
n UART_0/NAND3X1_6/Y a_2217_2400# UART_0/OAI22X1_14/Y 2 20 2222 2400
n UART_0/OAI21X1_16/Y UART_0/OAI22X1_14/Y a_2217_2400# 2 20 2230 2400
n UART_0/INVX2_48/A a_2217_2400# Gnd 2 20 2238 2400
n UART_0/INVX2_38/Y Gnd a_2217_2400# 2 20 2246 2400
n tx_error Gnd UART_0/INVX2_38/Y 2 20 2278 2400
n UART_0/OAI21X1_13/A a_2345_2400# Gnd 2 20 2350 2400
n UART_0/INVX2_38/Y Gnd a_2345_2400# 2 20 2358 2400
n UART_0/OAI21X1_26/C a_2345_2400# UART_0/OAI21X1_26/Y 2 20 2366 2400
n clkb a_2401_2332# Gnd 2 20 2406 2400
n UART_0/OAI21X1_26/Y Gnd a_2416_2410# 2 10 2414 2410
n clkb a_2416_2410# a_2422_2332# 2 10 2420 2410
n a_2401_2332# a_2422_2332# a_2430_2410# 2 10 2428 2410
n a_2433_2403# a_2430_2410# Gnd 2 10 2433 2410
n a_2422_2332# Gnd a_2433_2403# 2 10 2442 2410
n a_2433_2403# Gnd a_2460_2410# 2 10 2458 2410
n a_2401_2332# a_2460_2410# a_2465_2332# 2 10 2463 2410
n clkb a_2465_2332# a_2475_2410# 2 10 2473 2410
n UART_0/tx_out[0] a_2475_2410# Gnd 2 10 2478 2410
p UART_0/OAI22X1_14/Y Vdd a_2136_2332# 2 20 2134 2332
p a_2121_2332# a_2136_2332# a_2142_2332# 2 20 2140 2332
p clkb a_2142_2332# a_2150_2332# 2 20 2148 2332
p a_2153_2403# a_2150_2332# Vdd 2 20 2154 2332
p a_2142_2332# Vdd a_2153_2403# 2 20 2162 2332
p a_2153_2403# Vdd a_2180_2332# 2 20 2178 2332
p clkb a_2180_2332# a_2185_2332# 2 20 2183 2332
p a_2121_2332# a_2185_2332# a_2195_2332# 2 10 2193 2332
p tx_error a_2195_2332# Vdd 2 10 2198 2332
p a_2185_2332# Vdd tx_error 2 40 2206 2332
p UART_0/NAND3X1_6/Y Vdd a_2224_2332# 2 40 2222 2332
p UART_0/OAI21X1_16/Y a_2224_2332# UART_0/OAI22X1_14/Y 2 40 2227 2332
p UART_0/INVX2_48/A UART_0/OAI22X1_14/Y a_2243_2332# 2 40 2241 2332
p UART_0/INVX2_38/Y a_2243_2332# Vdd 2 40 2246 2332
p tx_error Vdd UART_0/INVX2_38/Y 2 40 2278 2332
p UART_0/OAI21X1_13/A Vdd a_2352_2332# 2 40 2350 2332
p UART_0/INVX2_38/Y a_2352_2332# UART_0/OAI21X1_26/Y 2 40 2355 2332
p UART_0/OAI21X1_26/C UART_0/OAI21X1_26/Y Vdd 2 20 2363 2332
p clkb a_2401_2332# Vdd 2 40 2406 2332
n a_2465_2332# Gnd UART_0/tx_out[0] 2 20 2486 2400
n UART_0/tx_out[7] a_2505_2400# a_2512_2400# 2 20 2510 2400
n UART_0/AND2X2_8/B a_2512_2400# Gnd 2 20 2515 2400
n a_2505_2400# Gnd UART_0/LATCH_14/D 2 20 2523 2400
n UART_0/tx_out[2] a_2569_2400# a_2576_2400# 2 20 2574 2400
n UART_0/AND2X2_8/B a_2576_2400# Gnd 2 20 2579 2400
n a_2569_2400# Gnd UART_0/LATCH_12/D 2 20 2587 2400
n UART_0/INVX2_56/A Gnd a_2632_2400# 2 20 2630 2400
n UART_0/INVX2_39/A a_2632_2400# UART_0/INVX2_28/A 2 20 2635 2400
n UART_0/INVX2_68/Y Gnd a_2706_2400# 2 20 2704 2400
n UART_0/NAND3X1_9/Y a_2706_2400# UART_0/AOI22X1_5/Y 2 20 2709 2400
n UART_0/INVX2_39/Y UART_0/AOI22X1_5/Y a_2723_2400# 2 20 2721 2400
n UART_0/LATCH_10/Q a_2723_2400# Gnd 2 20 2726 2400
n UART_0/INVX2_39/A UART_0/INVX2_39/Y Gnd 2 20 2742 2400
n UART_0/rx_error UART_0/INVX2_40/Y Gnd 2 20 2790 2400
n UART_0/LATCH_8/CLK a_2801_2332# Gnd 2 20 2806 2400
n UART_0/LATCH_12/D Gnd a_2817_2410# 2 10 2815 2410
n UART_0/LATCH_8/CLK a_2817_2410# a_2822_2332# 2 10 2820 2410
n a_2801_2332# a_2822_2332# a_2834_2410# 2 10 2832 2410
n UART_0/LATCH_12/Q a_2834_2410# Gnd 2 10 2837 2410
p UART_0/OAI21X1_26/Y Vdd a_2416_2332# 2 20 2414 2332
p a_2401_2332# a_2416_2332# a_2422_2332# 2 20 2420 2332
p clkb a_2422_2332# a_2430_2332# 2 20 2428 2332
p a_2433_2403# a_2430_2332# Vdd 2 20 2434 2332
p a_2422_2332# Vdd a_2433_2403# 2 20 2442 2332
p a_2433_2403# Vdd a_2460_2332# 2 20 2458 2332
p clkb a_2460_2332# a_2465_2332# 2 20 2463 2332
p a_2401_2332# a_2465_2332# a_2475_2332# 2 10 2473 2332
p UART_0/tx_out[0] a_2475_2332# Vdd 2 10 2478 2332
p a_2465_2332# Vdd UART_0/tx_out[0] 2 40 2486 2332
p UART_0/tx_out[7] Vdd a_2505_2400# 2 20 2510 2332
p UART_0/AND2X2_8/B a_2505_2400# Vdd 2 20 2518 2332
p a_2505_2400# Vdd UART_0/LATCH_14/D 2 40 2526 2332
p UART_0/tx_out[2] Vdd a_2569_2400# 2 20 2574 2332
p UART_0/AND2X2_8/B a_2569_2400# Vdd 2 20 2582 2332
p a_2569_2400# Vdd UART_0/LATCH_12/D 2 40 2590 2332
n a_2822_2332# Gnd UART_0/LATCH_12/Q 2 20 2846 2400
n UART_0/LATCH_8/CLK a_2857_2332# Gnd 2 20 2862 2400
n UART_0/LATCH_14/D Gnd a_2873_2410# 2 10 2871 2410
n UART_0/LATCH_8/CLK a_2873_2410# a_2878_2332# 2 10 2876 2410
n a_2857_2332# a_2878_2332# a_2890_2410# 2 10 2888 2410
n UART_0/LATCH_14/Q a_2890_2410# Gnd 2 10 2893 2410
p UART_0/INVX2_56/A Vdd UART_0/INVX2_28/A 2 20 2630 2332
p UART_0/INVX2_39/A UART_0/INVX2_28/A Vdd 2 20 2638 2332
p UART_0/INVX2_68/Y a_2697_2332# Vdd 2 40 2702 2332
p UART_0/NAND3X1_9/Y Vdd a_2697_2332# 2 40 2710 2332
p UART_0/INVX2_39/Y a_2697_2332# UART_0/AOI22X1_5/Y 2 40 2718 2332
p UART_0/LATCH_10/Q UART_0/AOI22X1_5/Y a_2697_2332# 2 40 2726 2332
p UART_0/INVX2_39/A UART_0/INVX2_39/Y Vdd 2 40 2742 2332
p UART_0/rx_error UART_0/INVX2_40/Y Vdd 2 40 2790 2332
p UART_0/LATCH_8/CLK a_2801_2332# Vdd 2 40 2806 2332
n a_2878_2332# Gnd UART_0/LATCH_14/Q 2 20 2902 2400
n UART_0/LATCH_8/Q Gnd UART_0/INVX2_41/Y 2 20 2918 2400
n UART_0/LATCH_13/Q a_2953_2400# a_2960_2400# 2 20 2958 2400
n UART_0/INVX2_59/Y a_2960_2400# Gnd 2 20 2963 2400
n a_2953_2400# Gnd UART_0/AND2X2_15/Y 2 20 2971 2400
n UART_0/INVX2_59/Y Gnd a_2992_2400# 2 20 2990 2400
n UART_0/INVX2_83/Y a_2992_2400# UART_0/NAND2X1_33/Y 2 20 2995 2400
n UART_0/INVX2_39/A UART_0/INVX2_19/A a_3016_2400# 2 20 3014 2400
n UART_0/NAND2X1_33/Y a_3016_2400# Gnd 2 20 3022 2400
n UART_0/INVX2_42/A Gnd a_3016_2400# 2 20 3030 2400
n UART_0/LATCH_9/Q Gnd a_3090_2400# 2 20 3088 2400
n UART_0/rcount[0] a_3090_2400# UART_0/INVX2_60/A 2 20 3093 2400
n UART_0/LATCH_11/Q UART_0/INVX2_60/A a_3107_2400# 2 20 3105 2400
n UART_0/INVX2_83/Y a_3107_2400# Gnd 2 20 3110 2400
n UART_0/INVX2_42/A Gnd UART_0/INVX2_42/Y 2 20 3126 2400
n UART_0/INVX2_83/Y UART_0/OAI21X1_29/B a_3195_2400# 2 20 3193 2400
n UART_0/INVX2_42/Y a_3195_2400# Gnd 2 20 3198 2400
n UART_0/INVX2_42/Y Gnd a_3216_2400# 2 20 3214 2400
n UART_0/rcount[0] a_3216_2400# UART_0/NAND2X1_35/Y 2 20 3219 2400
n UART_0/INVX2_39/A UART_0/INVX2_21/A a_3248_2400# 2 20 3246 2400
n UART_0/NAND2X1_35/Y a_3248_2400# Gnd 2 20 3254 2400
n UART_0/OAI21X1_29/A Gnd a_3248_2400# 2 20 3262 2400
n UART_0/INVX2_39/A UART_0/INVX2_33/A a_3280_2400# 2 20 3278 2400
n UART_0/NAND2X1_35/Y a_3280_2400# Gnd 2 20 3286 2400
n UART_0/OAI21X1_31/A Gnd a_3280_2400# 2 20 3294 2400
p UART_0/LATCH_12/D Vdd a_2817_2332# 2 20 2815 2332
p a_2801_2332# a_2817_2332# a_2822_2332# 2 20 2820 2332
p UART_0/LATCH_8/CLK a_2822_2332# a_2834_2332# 2 10 2832 2332
p UART_0/LATCH_12/Q a_2834_2332# Vdd 2 10 2837 2332
p a_2822_2332# Vdd UART_0/LATCH_12/Q 2 40 2846 2332
p UART_0/LATCH_8/CLK a_2857_2332# Vdd 2 40 2862 2332
p UART_0/LATCH_14/D Vdd a_2873_2332# 2 20 2871 2332
p a_2857_2332# a_2873_2332# a_2878_2332# 2 20 2876 2332
p UART_0/LATCH_8/CLK a_2878_2332# a_2890_2332# 2 10 2888 2332
p UART_0/LATCH_14/Q a_2890_2332# Vdd 2 10 2893 2332
p a_2878_2332# Vdd UART_0/LATCH_14/Q 2 40 2902 2332
p UART_0/LATCH_8/Q Vdd UART_0/INVX2_41/Y 2 40 2918 2332
p UART_0/LATCH_13/Q Vdd a_2953_2400# 2 20 2958 2332
p UART_0/INVX2_59/Y a_2953_2400# Vdd 2 20 2966 2332
p a_2953_2400# Vdd UART_0/AND2X2_15/Y 2 40 2974 2332
p UART_0/INVX2_59/Y Vdd UART_0/NAND2X1_33/Y 2 20 2990 2332
p UART_0/INVX2_83/Y UART_0/NAND2X1_33/Y Vdd 2 20 2998 2332
p UART_0/INVX2_39/A Vdd UART_0/INVX2_19/A 2 20 3017 2332
p UART_0/NAND2X1_33/Y UART_0/INVX2_19/A a_3027_2332# 2 40 3025 2332
p UART_0/INVX2_42/A a_3027_2332# Vdd 2 40 3030 2332
p UART_0/LATCH_9/Q a_3081_2332# Vdd 2 40 3086 2332
p UART_0/rcount[0] Vdd a_3081_2332# 2 40 3094 2332
p UART_0/LATCH_11/Q a_3081_2332# UART_0/INVX2_60/A 2 40 3102 2332
p UART_0/INVX2_83/Y UART_0/INVX2_60/A a_3081_2332# 2 40 3110 2332
p UART_0/INVX2_42/A Vdd UART_0/INVX2_42/Y 2 40 3126 2332
p UART_0/INVX2_83/Y Vdd UART_0/OAI21X1_29/B 2 20 3190 2332
p UART_0/INVX2_42/Y UART_0/OAI21X1_29/B Vdd 2 20 3198 2332
p UART_0/INVX2_42/Y Vdd UART_0/NAND2X1_35/Y 2 20 3214 2332
p UART_0/rcount[0] UART_0/NAND2X1_35/Y Vdd 2 20 3222 2332
p UART_0/INVX2_39/A Vdd UART_0/INVX2_21/A 2 20 3249 2332
p UART_0/NAND2X1_35/Y UART_0/INVX2_21/A a_3259_2332# 2 40 3257 2332
p UART_0/OAI21X1_29/A a_3259_2332# Vdd 2 40 3262 2332
p UART_0/INVX2_39/A Vdd UART_0/INVX2_33/A 2 20 3281 2332
p UART_0/NAND2X1_35/Y UART_0/INVX2_33/A a_3291_2332# 2 40 3289 2332
p UART_0/OAI21X1_31/A a_3291_2332# Vdd 2 40 3294 2332
p clka a_1617_2232# Vdd 2 40 1622 2280
p UART_0/AOI21X1_1/Y Vdd a_1632_2300# 2 20 1630 2300
p a_1617_2232# a_1632_2300# a_1638_2232# 2 20 1636 2300
p clka a_1638_2232# a_1646_2300# 2 20 1644 2300
p a_1649_2230# a_1646_2300# Vdd 2 20 1650 2300
p a_1638_2232# Vdd a_1649_2230# 2 20 1658 2300
p a_1649_2230# Vdd a_1676_2300# 2 20 1674 2300
p clka a_1676_2300# a_1681_2232# 2 20 1679 2300
p a_1617_2232# a_1681_2232# a_1691_2310# 2 10 1689 2310
p UART_0/INVX2_44/A a_1691_2310# Vdd 2 10 1694 2310
n clka a_1617_2232# Gnd 2 20 1622 2232
p a_1681_2232# Vdd UART_0/INVX2_44/A 2 40 1702 2280
p a_1734_2230# UART_0/tstate[2] Vdd 2 40 1734 2280
p UART_0/tstate[2] Vdd a_1744_2310# 2 10 1742 2310
p a_1747_2283# a_1744_2310# a_1734_2230# 2 10 1747 2310
p UART_0/INVX2_52/Y a_1734_2230# a_1759_2300# 2 20 1757 2300
p a_1762_2230# a_1759_2300# Vdd 2 20 1762 2300
p a_1778_2230# a_1762_2230# Vdd 2 20 1778 2300
p a_1762_2230# Vdd a_1788_2300# 2 20 1786 2300
p UART_0/INVX2_52/Y a_1788_2300# a_1778_2230# 2 20 1792 2300
p a_1747_2283# a_1778_2230# a_1802_2300# 2 20 1800 2300
p UART_0/OAI22X1_15/Y a_1802_2300# Vdd 2 20 1806 2300
n UART_0/AOI21X1_1/Y Gnd a_1632_2232# 2 10 1630 2232
n clka a_1632_2232# a_1638_2232# 2 10 1636 2232
n a_1617_2232# a_1638_2232# a_1646_2232# 2 10 1644 2232
n a_1649_2230# a_1646_2232# Gnd 2 10 1649 2232
n a_1638_2232# Gnd a_1649_2230# 2 10 1658 2232
n a_1649_2230# Gnd a_1676_2232# 2 10 1674 2232
n a_1617_2232# a_1676_2232# a_1681_2232# 2 10 1679 2232
n clka a_1681_2232# a_1691_2232# 2 10 1689 2232
n UART_0/INVX2_44/A a_1691_2232# Gnd 2 10 1694 2232
n a_1681_2232# Gnd UART_0/INVX2_44/A 2 20 1702 2232
n a_1734_2230# UART_0/tstate[2] Gnd 2 20 1734 2232
p UART_0/INVX2_52/Y Vdd a_1747_2283# 2 40 1814 2280
p UART_0/INVX2_44/A Vdd UART_0/INVX2_44/Y 2 40 1862 2280
p UART_0/INVX2_35/Y UART_0/NAND2X1_20/B Vdd 2 20 1878 2300
p UART_0/INVX2_44/A Vdd UART_0/NAND2X1_20/B 2 20 1886 2300
p UART_0/INVX2_45/A UART_0/NAND2X1_20/B Vdd 2 20 1894 2300
p UART_0/INVX2_46/A Vdd UART_0/INVX2_46/Y 2 40 1958 2280
p UART_0/INVX2_35/Y UART_0/NOR2X1_11/Y a_1979_2280# 2 40 1977 2280
p UART_0/INVX2_46/Y a_1979_2280# Vdd 2 40 1982 2280
p UART_0/INVX2_46/Y Vdd UART_0/OAI21X1_13/A 2 20 2014 2300
p UART_0/INVX2_36/A UART_0/OAI21X1_13/A Vdd 2 20 2022 2300
n UART_0/tstate[2] Gnd a_1744_2232# 2 10 1742 2232
n UART_0/INVX2_52/Y a_1744_2232# a_1734_2230# 2 10 1747 2232
n a_1747_2283# a_1734_2230# a_1759_2232# 2 10 1757 2232
n a_1762_2230# a_1759_2232# Gnd 2 10 1762 2232
n a_1778_2230# a_1762_2230# Gnd 2 10 1778 2232
n a_1762_2230# Gnd a_1789_2232# 2 10 1787 2232
n a_1747_2283# a_1789_2232# a_1778_2230# 2 10 1792 2232
n UART_0/INVX2_52/Y a_1778_2230# a_1802_2232# 2 10 1800 2232
n UART_0/OAI22X1_15/Y a_1802_2232# Gnd 2 10 1806 2232
n UART_0/INVX2_52/Y Gnd a_1747_2283# 2 20 1814 2232
n UART_0/INVX2_44/A Gnd UART_0/INVX2_44/Y 2 20 1862 2232
n UART_0/INVX2_35/Y UART_0/NAND2X1_20/B a_1886_2232# 2 30 1884 2232
n UART_0/INVX2_44/A a_1886_2232# a_1891_2232# 2 30 1889 2232
n UART_0/INVX2_45/A a_1891_2232# Gnd 2 30 1894 2232
n UART_0/INVX2_46/A Gnd UART_0/INVX2_46/Y 2 20 1958 2232
p UART_0/INVX2_48/A UART_0/INVX2_48/Y Vdd 2 40 2038 2280
p UART_0/OAI21X1_32/C Vdd UART_0/OAI21X1_32/Y 2 20 2073 2300
p UART_0/INVX2_49/Y UART_0/OAI21X1_32/Y a_2083_2280# 2 40 2081 2280
p UART_0/OAI21X1_13/A a_2083_2280# Vdd 2 40 2086 2280
p UART_0/INVX2_37/Y Vdd a_2104_2280# 2 40 2102 2280
p UART_0/INVX2_49/Y a_2104_2280# UART_0/OAI21X1_33/Y 2 40 2107 2280
p UART_0/NAND2X1_20/B UART_0/OAI21X1_33/Y Vdd 2 20 2115 2300
p UART_0/INVX2_52/Y a_2169_2232# Vdd 2 40 2174 2280
p UART_0/OAI21X1_33/Y Vdd a_2184_2300# 2 20 2182 2300
p a_2169_2232# a_2184_2300# a_2190_2232# 2 20 2188 2300
p UART_0/INVX2_52/Y a_2190_2232# a_2198_2300# 2 20 2196 2300
p a_2201_2230# a_2198_2300# Vdd 2 20 2202 2300
p a_2190_2232# Vdd a_2201_2230# 2 20 2210 2300
p a_2201_2230# Vdd a_2228_2300# 2 20 2226 2300
p UART_0/INVX2_52/Y a_2228_2300# a_2233_2232# 2 20 2231 2300
p a_2169_2232# a_2233_2232# a_2243_2310# 2 10 2241 2310
p tx_done a_2243_2310# Vdd 2 10 2246 2310
n UART_0/INVX2_35/Y Gnd UART_0/NOR2X1_11/Y 2 10 1974 2232
n UART_0/INVX2_46/Y UART_0/NOR2X1_11/Y Gnd 2 10 1982 2232
n UART_0/INVX2_46/Y Gnd a_2016_2232# 2 20 2014 2232
n UART_0/INVX2_36/A a_2016_2232# UART_0/OAI21X1_13/A 2 20 2019 2232
n UART_0/INVX2_48/A UART_0/INVX2_48/Y Gnd 2 20 2038 2232
n UART_0/OAI21X1_32/C UART_0/OAI21X1_32/Y a_2072_2232# 2 20 2070 2232
n UART_0/INVX2_49/Y a_2072_2232# Gnd 2 20 2078 2232
n UART_0/OAI21X1_13/A Gnd a_2072_2232# 2 20 2086 2232
n UART_0/INVX2_37/Y a_2097_2232# Gnd 2 20 2102 2232
n UART_0/INVX2_49/Y Gnd a_2097_2232# 2 20 2110 2232
n UART_0/NAND2X1_20/B a_2097_2232# UART_0/OAI21X1_33/Y 2 20 2118 2232
n UART_0/INVX2_52/Y a_2169_2232# Gnd 2 20 2174 2232
p a_2233_2232# Vdd tx_done 2 40 2254 2280
p tx_done UART_0/INVX2_49/Y Vdd 2 40 2286 2280
p reset Vdd UART_0/INVX2_50/Y 2 40 2342 2280
p tx_done Vdd UART_0/INVX2_55/A 2 20 2358 2300
p UART_0/INVX2_50/Y UART_0/INVX2_55/A Vdd 2 20 2366 2300
p clkb UART_0/BUFX2_0/A Vdd 2 40 2390 2280
p UART_0/INVX2_36/Y Vdd UART_0/OAI21X1_26/C 2 20 2438 2300
p UART_0/tx_out[0] UART_0/OAI21X1_26/C Vdd 2 20 2446 2300
p UART_0/BUFX2_1/Y Vdd UART_0/INVX2_53/Y 2 40 2486 2280
p UART_0/INVX2_55/A Vdd UART_0/AND2X2_8/B 2 40 2502 2280
p UART_0/INVX2_55/A Vdd UART_0/LATCH_8/CLK 2 20 2558 2300
p UART_0/INVX2_50/Y UART_0/LATCH_8/CLK Vdd 2 20 2566 2300
p UART_0/INVX2_56/A Vdd UART_0/INVX2_56/Y 2 40 2582 2280
p UART_0/INVX2_57/A UART_0/INVX2_57/Y Vdd 2 40 2662 2280
p UART_0/INVX2_57/Y Vdd a_2720_2280# 2 40 2718 2280
p UART_0/AOI22X1_5/Y a_2720_2280# UART_0/OAI22X1_16/Y 2 40 2723 2280
p UART_0/INVX2_57/A UART_0/OAI22X1_16/Y a_2739_2280# 2 40 2737 2280
p UART_0/INVX2_40/Y a_2739_2280# Vdd 2 40 2742 2280
p a_2798_2230# UART_0/rx_error Vdd 2 40 2798 2280
p UART_0/rx_error Vdd a_2808_2310# 2 10 2806 2310
p a_2811_2283# a_2808_2310# a_2798_2230# 2 10 2811 2310
p UART_0/INVX2_53/Y a_2798_2230# a_2823_2300# 2 20 2821 2300
p a_2826_2230# a_2823_2300# Vdd 2 20 2826 2300
p a_2842_2230# a_2826_2230# Vdd 2 20 2842 2300
p a_2826_2230# Vdd a_2852_2300# 2 20 2850 2300
p UART_0/INVX2_53/Y a_2852_2300# a_2842_2230# 2 20 2856 2300
p a_2811_2283# a_2842_2230# a_2866_2300# 2 20 2864 2300
p UART_0/OAI22X1_16/Y a_2866_2300# Vdd 2 20 2870 2300
n UART_0/OAI21X1_33/Y Gnd a_2184_2232# 2 10 2182 2232
n UART_0/INVX2_52/Y a_2184_2232# a_2190_2232# 2 10 2188 2232
n a_2169_2232# a_2190_2232# a_2198_2232# 2 10 2196 2232
n a_2201_2230# a_2198_2232# Gnd 2 10 2201 2232
n a_2190_2232# Gnd a_2201_2230# 2 10 2210 2232
n a_2201_2230# Gnd a_2228_2232# 2 10 2226 2232
n a_2169_2232# a_2228_2232# a_2233_2232# 2 10 2231 2232
n UART_0/INVX2_52/Y a_2233_2232# a_2243_2232# 2 10 2241 2232
n tx_done a_2243_2232# Gnd 2 10 2246 2232
n a_2233_2232# Gnd tx_done 2 20 2254 2232
n tx_done UART_0/INVX2_49/Y Gnd 2 20 2286 2232
n reset Gnd UART_0/INVX2_50/Y 2 20 2342 2232
n tx_done Gnd a_2360_2232# 2 20 2358 2232
n UART_0/INVX2_50/Y a_2360_2232# UART_0/INVX2_55/A 2 20 2363 2232
n clkb UART_0/BUFX2_0/A Gnd 2 20 2390 2232
n UART_0/INVX2_36/Y UART_0/OAI21X1_26/C a_2443_2232# 2 20 2441 2232
n UART_0/tx_out[0] a_2443_2232# Gnd 2 20 2446 2232
n UART_0/BUFX2_1/Y Gnd UART_0/INVX2_53/Y 2 20 2486 2232
n UART_0/INVX2_55/A Gnd UART_0/AND2X2_8/B 2 20 2502 2232
n UART_0/INVX2_55/A UART_0/LATCH_8/CLK a_2563_2232# 2 20 2561 2232
n UART_0/INVX2_50/Y a_2563_2232# Gnd 2 20 2566 2232
n UART_0/INVX2_56/A Gnd UART_0/INVX2_56/Y 2 20 2582 2232
n UART_0/INVX2_57/A UART_0/INVX2_57/Y Gnd 2 20 2662 2232
n UART_0/INVX2_57/Y a_2713_2232# UART_0/OAI22X1_16/Y 2 20 2718 2232
n UART_0/AOI22X1_5/Y UART_0/OAI22X1_16/Y a_2713_2232# 2 20 2726 2232
n UART_0/INVX2_57/A a_2713_2232# Gnd 2 20 2734 2232
n UART_0/INVX2_40/Y Gnd a_2713_2232# 2 20 2742 2232
n a_2798_2230# UART_0/rx_error Gnd 2 20 2798 2232
p UART_0/INVX2_53/Y Vdd a_2811_2283# 2 40 2878 2280
p UART_0/INVX2_41/Y Vdd a_2928_2280# 2 40 2926 2280
p UART_0/INVX2_59/A a_2928_2280# UART_0/AOI22X1_7/C 2 40 2931 2280
p UART_0/OAI21X1_34/C UART_0/AOI22X1_7/C Vdd 2 20 2939 2300
p UART_0/AND2X2_15/Y a_2977_2280# Vdd 2 40 2982 2280
p UART_0/rcount[0] Vdd a_2977_2280# 2 40 2990 2280
p UART_0/INVX2_83/Y a_2977_2280# UART_0/AOI22X1_7/Y 2 40 2998 2280
p UART_0/AOI22X1_7/C UART_0/AOI22X1_7/Y a_2977_2280# 2 40 3006 2280
p UART_0/OAI21X1_35/A Vdd a_3040_2280# 2 40 3038 2280
p UART_0/INVX2_42/A a_3040_2280# UART_0/INVX2_31/A 2 40 3043 2280
p UART_0/INVX2_39/A UART_0/INVX2_31/A Vdd 2 20 3051 2300
p UART_0/INVX2_60/A Vdd UART_0/INVX2_60/Y 2 40 3110 2280
p UART_0/rcount[1] a_3169_2280# UART_0/AOI22X1_8/Y 2 40 3174 2280
p UART_0/INVX2_60/Y UART_0/AOI22X1_8/Y a_3169_2280# 2 40 3182 2280
p UART_0/INVX2_61/Y a_3169_2280# Vdd 2 40 3190 2280
p UART_0/LATCH_12/Q Vdd a_3169_2280# 2 40 3198 2280
p UART_0/rcount[1] Vdd UART_0/INVX2_61/Y 2 40 3238 2280
p UART_0/INVX2_61/Y Vdd UART_0/OAI21X1_31/A 2 20 3278 2300
p UART_0/INVX2_62/Y UART_0/OAI21X1_31/A Vdd 2 20 3286 2300
n UART_0/rx_error Gnd a_2808_2232# 2 10 2806 2232
n UART_0/INVX2_53/Y a_2808_2232# a_2798_2230# 2 10 2811 2232
n a_2811_2283# a_2798_2230# a_2823_2232# 2 10 2821 2232
n a_2826_2230# a_2823_2232# Gnd 2 10 2826 2232
n a_2842_2230# a_2826_2230# Gnd 2 10 2842 2232
n a_2826_2230# Gnd a_2853_2232# 2 10 2851 2232
n a_2811_2283# a_2853_2232# a_2842_2230# 2 10 2856 2232
n UART_0/INVX2_53/Y a_2842_2230# a_2866_2232# 2 10 2864 2232
n UART_0/OAI22X1_16/Y a_2866_2232# Gnd 2 10 2870 2232
n UART_0/INVX2_53/Y Gnd a_2811_2283# 2 20 2878 2232
n UART_0/INVX2_41/Y a_2921_2232# Gnd 2 20 2926 2232
n UART_0/INVX2_59/A Gnd a_2921_2232# 2 20 2934 2232
n UART_0/OAI21X1_34/C a_2921_2232# UART_0/AOI22X1_7/C 2 20 2942 2232
n UART_0/AND2X2_15/Y Gnd a_2986_2232# 2 20 2984 2232
n UART_0/rcount[0] a_2986_2232# UART_0/AOI22X1_7/Y 2 20 2989 2232
n UART_0/INVX2_83/Y UART_0/AOI22X1_7/Y a_3003_2232# 2 20 3001 2232
n UART_0/AOI22X1_7/C a_3003_2232# Gnd 2 20 3006 2232
n UART_0/OAI21X1_35/A a_3033_2232# Gnd 2 20 3038 2232
n UART_0/INVX2_42/A Gnd a_3033_2232# 2 20 3046 2232
n UART_0/INVX2_39/A a_3033_2232# UART_0/INVX2_31/A 2 20 3054 2232
n UART_0/INVX2_60/A Gnd UART_0/INVX2_60/Y 2 20 3110 2232
n UART_0/rcount[1] Gnd a_3176_2232# 2 20 3174 2232
n UART_0/INVX2_60/Y a_3176_2232# UART_0/AOI22X1_8/Y 2 20 3179 2232
n UART_0/INVX2_61/Y UART_0/AOI22X1_8/Y a_3193_2232# 2 20 3191 2232
n UART_0/LATCH_12/Q a_3193_2232# Gnd 2 20 3196 2232
n UART_0/rcount[1] Gnd UART_0/INVX2_61/Y 2 20 3238 2232
n UART_0/INVX2_61/Y Gnd a_3280_2232# 2 20 3278 2232
n UART_0/INVX2_62/Y a_3280_2232# UART_0/OAI21X1_31/A 2 20 3283 2232
n UART_0/AOI21X1_1/A Gnd a_1643_2200# 2 20 1641 2200
n UART_0/AOI21X1_1/B a_1643_2200# UART_0/AOI21X1_1/Y 2 20 1646 2200
n UART_0/OR2X1_2/Y UART_0/AOI21X1_1/Y Gnd 2 10 1654 2210
n UART_0/tx_busy Gnd UART_0/NOR2X1_10/Y 2 10 1670 2210
n UART_0/tstate[2] UART_0/NOR2X1_10/Y Gnd 2 10 1678 2210
p PadFrame_0/17_14/DIB clkb Vdd 2 52 679 2186
p PadFrame_0/17_14/DIB Vdd clkb 2 52 679 2178
p PadFrame_0/17_14/DIB clkb Vdd 2 52 679 2170
p PadFrame_0/17_14/DIB Vdd clkb 2 52 679 2162
p PadFrame_0/17_14/DIB clkb Vdd 2 52 679 2154
p PadFrame_0/17_14/DIB Vdd clkb 2 52 679 2146
p PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Vdd 2 52 679 2138
p PadFrame_0/17_14/DATA Vdd PadFrame_0/17_14/DIB 2 52 679 2130
p PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Vdd 2 52 679 2122
p PadFrame_0/17_14/DATA Vdd PadFrame_0/17_14/DIB 2 52 679 2114
p PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB Vdd 2 52 679 2106
p PadFrame_0/17_14/DATA Vdd PadFrame_0/17_14/DIB 2 52 679 2098
n a_615_2024# a_373_1931# a_617_1938# 2 30 617 2032
n a_615_2024# a_617_1938# a_373_1931# 2 30 617 2024
n a_610_1924# Gnd a_617_1938# 2 30 617 2016
n a_610_1924# a_617_1938# Gnd 2 30 617 2008
n a_610_1924# Gnd a_617_1938# 2 30 617 2000
n a_610_1924# a_617_1938# Gnd 2 30 617 1992
n a_610_1924# Gnd a_617_1938# 2 30 617 1984
n PadFrame_0/17_14/DO a_617_1938# Gnd 2 30 617 1976
n PadFrame_0/17_14/DO Gnd a_617_1938# 2 30 617 1968
n PadFrame_0/17_14/DO a_617_1938# Gnd 2 30 617 1960
n PadFrame_0/17_14/DO Gnd a_617_1938# 2 30 617 1952
n PadFrame_0/17_14/DO a_617_1938# Gnd 2 30 617 1944
p a_610_1924# a_617_1938# a_373_1931# 2 52 679 2048
p a_610_1924# a_373_1931# a_617_1938# 2 52 679 2040
p a_610_1924# a_617_1938# a_373_1931# 2 52 679 2032
p a_610_1924# a_373_1931# a_617_1938# 2 52 679 2024
p a_615_2024# Vdd a_373_1931# 2 52 679 2016
p a_615_2024# a_373_1931# Vdd 2 52 679 2008
p a_615_2024# Vdd a_373_1931# 2 52 679 2000
p a_615_2024# a_373_1931# Vdd 2 52 679 1992
p a_615_2024# Vdd a_373_1931# 2 52 679 1984
p PadFrame_0/17_14/DO a_373_1931# Vdd 2 52 679 1976
p PadFrame_0/17_14/DO Vdd a_373_1931# 2 52 679 1968
p PadFrame_0/17_14/DO a_373_1931# Vdd 2 52 679 1960
p PadFrame_0/17_14/DO Vdd a_373_1931# 2 52 679 1952
p PadFrame_0/17_14/DO a_373_1931# Vdd 2 52 679 1944
n a_610_1924# Gnd a_615_2024# 2 30 617 1927
n Gnd a_610_1924# Gnd 2 30 617 1919
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 373 1762
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 417 1762
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 438 1762
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 481 1762
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 502 1762
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 546 1762
n PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Gnd 2 30 617 1886
n PadFrame_0/17_15/DIB Gnd PadFrame_0/17_15/DI 2 30 617 1878
p a_593_1810# PadFrame_0/17_15/DATA PadFrame_0/17_15/DATA 64 10 595 1810
n PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Gnd 2 30 617 1870
n PadFrame_0/17_15/DIB Gnd PadFrame_0/17_15/DI 2 30 617 1862
n PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Gnd 2 30 617 1854
n PadFrame_0/17_15/DIB Gnd PadFrame_0/17_15/DI 2 30 617 1846
n PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Gnd 2 30 617 1838
n PadFrame_0/17_15/DATA Gnd PadFrame_0/17_15/DIB 2 30 617 1830
n PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Gnd 2 30 617 1822
n PadFrame_0/17_15/DATA Gnd PadFrame_0/17_15/DIB 2 30 617 1814
n PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Gnd 2 30 617 1806
n PadFrame_0/17_15/DATA Gnd PadFrame_0/17_15/DIB 2 30 617 1798
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 373 1638
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 417 1638
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 438 1638
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 481 1638
p a_373_1631# Vdd PadFrame_0/17_15/DATA 3 100 502 1638
p a_373_1631# PadFrame_0/17_15/DATA Vdd 3 100 546 1638
p a_593_1726# PadFrame_0/17_15/DATA PadFrame_0/17_15/DATA 65 10 595 1726
n a_615_1724# a_373_1631# a_617_1638# 2 30 617 1748
n a_615_1724# a_617_1638# a_373_1631# 2 30 617 1740
p a_610_1924# Vdd a_615_2024# 2 52 679 1927
p Gnd a_610_1924# Vdd 2 52 679 1919
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 781 2062
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 826 2062
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 847 2062
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 891 2062
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 912 2062
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 956 2062
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 781 1938
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 826 1938
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 847 1938
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 891 1938
n a_617_1938# Gnd PadFrame_0/17_14/DATA 3 100 912 1938
n a_617_1938# PadFrame_0/17_14/DATA Gnd 3 100 956 1938
n a_1718_2130# UART_0/tstate[1] Gnd 2 20 1718 2200
n UART_0/tstate[1] Gnd a_1728_2210# 2 10 1726 2210
n UART_0/INVX2_52/Y a_1728_2210# a_1718_2130# 2 10 1731 2210
n a_1731_2130# a_1718_2130# a_1743_2210# 2 10 1741 2210
n a_1746_2130# a_1743_2210# Gnd 2 10 1746 2210
n a_1762_2130# a_1746_2130# Gnd 2 10 1762 2210
n a_1746_2130# Gnd a_1773_2210# 2 10 1771 2210
n a_1731_2130# a_1773_2210# a_1762_2130# 2 10 1776 2210
n UART_0/INVX2_52/Y a_1762_2130# a_1786_2210# 2 10 1784 2210
n UART_0/OAI22X1_17/Y a_1786_2210# Gnd 2 10 1790 2210
p UART_0/AOI21X1_1/A a_1633_2132# Vdd 2 40 1638 2132
p UART_0/AOI21X1_1/B Vdd a_1633_2132# 2 40 1646 2132
p UART_0/OR2X1_2/Y a_1633_2132# UART_0/AOI21X1_1/Y 2 40 1654 2132
p UART_0/tx_busy Vdd a_1672_2132# 2 40 1670 2132
p UART_0/tstate[2] a_1672_2132# UART_0/NOR2X1_10/Y 2 40 1675 2132
p a_1718_2130# UART_0/tstate[1] Vdd 2 40 1718 2132
n UART_0/INVX2_52/Y Gnd a_1731_2130# 2 20 1798 2200
n UART_0/INVX2_47/Y a_1849_2200# Gnd 2 20 1854 2200
n UART_0/INVX2_35/Y Gnd a_1849_2200# 2 20 1862 2200
n UART_0/INVX2_76/Y a_1849_2200# UART_0/OAI22X1_15/Y 2 20 1870 2200
n UART_0/INVX2_47/A UART_0/OAI22X1_15/Y a_1849_2200# 2 20 1878 2200
n UART_0/INVX2_45/A UART_0/INVX2_45/Y Gnd 2 20 1894 2200
n UART_0/INVX2_47/A UART_0/INVX2_47/Y Gnd 2 20 1958 2200
n UART_0/NOR2X1_11/Y Gnd a_1984_2200# 2 20 1982 2200
n UART_0/INVX2_48/Y a_1984_2200# UART_0/INVX2_47/A 2 20 1987 2200
n UART_0/tx_out[1] Gnd a_2016_2200# 2 20 2014 2200
n UART_0/INVX2_36/Y a_2016_2200# UART_0/OAI21X1_32/C 2 20 2019 2200
n a_2038_2130# UART_0/tx_out[1] Gnd 2 20 2038 2200
n UART_0/tx_out[1] Gnd a_2048_2210# 2 10 2046 2210
n UART_0/INVX2_52/Y a_2048_2210# a_2038_2130# 2 10 2051 2210
n a_2051_2130# a_2038_2130# a_2063_2210# 2 10 2061 2210
n a_2066_2130# a_2063_2210# Gnd 2 10 2066 2210
n a_2082_2130# a_2066_2130# Gnd 2 10 2082 2210
n a_2066_2130# Gnd a_2093_2210# 2 10 2091 2210
n a_2051_2130# a_2093_2210# a_2082_2130# 2 10 2096 2210
n UART_0/INVX2_52/Y a_2082_2130# a_2106_2210# 2 10 2104 2210
n UART_0/OAI21X1_32/Y a_2106_2210# Gnd 2 10 2110 2210
p UART_0/tstate[1] Vdd a_1728_2132# 2 10 1726 2132
p a_1731_2130# a_1728_2132# a_1718_2130# 2 10 1731 2132
p UART_0/INVX2_52/Y a_1718_2130# a_1743_2132# 2 20 1741 2132
p a_1746_2130# a_1743_2132# Vdd 2 20 1746 2132
p a_1762_2130# a_1746_2130# Vdd 2 20 1762 2132
p a_1746_2130# Vdd a_1772_2132# 2 20 1770 2132
p UART_0/INVX2_52/Y a_1772_2132# a_1762_2130# 2 20 1776 2132
p a_1731_2130# a_1762_2130# a_1786_2132# 2 20 1784 2132
p UART_0/OAI22X1_17/Y a_1786_2132# Vdd 2 20 1790 2132
p UART_0/INVX2_52/Y Vdd a_1731_2130# 2 40 1798 2132
p UART_0/INVX2_47/Y Vdd a_1856_2132# 2 40 1854 2132
p UART_0/INVX2_35/Y a_1856_2132# UART_0/OAI22X1_15/Y 2 40 1859 2132
p UART_0/INVX2_76/Y UART_0/OAI22X1_15/Y a_1875_2132# 2 40 1873 2132
p UART_0/INVX2_47/A a_1875_2132# Vdd 2 40 1878 2132
p UART_0/INVX2_45/A UART_0/INVX2_45/Y Vdd 2 40 1894 2132
p UART_0/INVX2_47/A UART_0/INVX2_47/Y Vdd 2 40 1958 2132
p UART_0/NOR2X1_11/Y Vdd UART_0/INVX2_47/A 2 20 1982 2132
p UART_0/INVX2_48/Y UART_0/INVX2_47/A Vdd 2 20 1990 2132
p UART_0/tx_out[1] Vdd UART_0/OAI21X1_32/C 2 20 2014 2132
p UART_0/INVX2_36/Y UART_0/OAI21X1_32/C Vdd 2 20 2022 2132
p a_2038_2130# UART_0/tx_out[1] Vdd 2 40 2038 2132
n UART_0/INVX2_52/Y Gnd a_2051_2130# 2 20 2118 2200
n UART_0/BUFX2_0/Y UART_0/INVX2_52/Y Gnd 2 20 2150 2200
n a_2174_2130# UART_0/BUFX2_0/Y Gnd 2 20 2174 2200
n UART_0/BUFX2_0/A Gnd a_2174_2130# 2 10 2182 2210
n clka a_2217_2132# Gnd 2 20 2222 2200
n UART_0/AOI21X1_3/Y Gnd a_2232_2210# 2 10 2230 2210
n clka a_2232_2210# a_2238_2132# 2 10 2236 2210
n a_2217_2132# a_2238_2132# a_2246_2210# 2 10 2244 2210
n a_2249_2203# a_2246_2210# Gnd 2 10 2249 2210
n a_2238_2132# Gnd a_2249_2203# 2 10 2258 2210
n a_2249_2203# Gnd a_2276_2210# 2 10 2274 2210
n a_2217_2132# a_2276_2210# a_2281_2132# 2 10 2279 2210
n clka a_2281_2132# a_2291_2210# 2 10 2289 2210
n UART_0/INVX2_67/A a_2291_2210# Gnd 2 10 2294 2210
p UART_0/tx_out[1] Vdd a_2048_2132# 2 10 2046 2132
p a_2051_2130# a_2048_2132# a_2038_2130# 2 10 2051 2132
p UART_0/INVX2_52/Y a_2038_2130# a_2063_2132# 2 20 2061 2132
p a_2066_2130# a_2063_2132# Vdd 2 20 2066 2132
p a_2082_2130# a_2066_2130# Vdd 2 20 2082 2132
p a_2066_2130# Vdd a_2092_2132# 2 20 2090 2132
p UART_0/INVX2_52/Y a_2092_2132# a_2082_2130# 2 20 2096 2132
p a_2051_2130# a_2082_2130# a_2106_2132# 2 20 2104 2132
p UART_0/OAI21X1_32/Y a_2106_2132# Vdd 2 20 2110 2132
p UART_0/INVX2_52/Y Vdd a_2051_2130# 2 40 2118 2132
p UART_0/BUFX2_0/Y UART_0/INVX2_52/Y Vdd 2 40 2150 2132
p a_2174_2130# UART_0/BUFX2_0/Y Vdd 2 40 2174 2132
p UART_0/BUFX2_0/A Vdd a_2174_2130# 2 20 2182 2132
p clka a_2217_2132# Vdd 2 40 2222 2132
n a_2281_2132# Gnd UART_0/INVX2_67/A 2 20 2302 2200
n a_2326_2130# UART_0/rstate[3] Gnd 2 20 2326 2200
n UART_0/rstate[3] Gnd a_2336_2210# 2 10 2334 2210
n UART_0/INVX2_54/Y a_2336_2210# a_2326_2130# 2 10 2339 2210
n a_2339_2130# a_2326_2130# a_2351_2210# 2 10 2349 2210
n a_2354_2130# a_2351_2210# Gnd 2 10 2354 2210
n a_2370_2130# a_2354_2130# Gnd 2 10 2370 2210
n a_2354_2130# Gnd a_2381_2210# 2 10 2379 2210
n a_2339_2130# a_2381_2210# a_2370_2130# 2 10 2384 2210
n UART_0/INVX2_54/Y a_2370_2130# a_2394_2210# 2 10 2392 2210
n UART_0/AND2X2_17/Y a_2394_2210# Gnd 2 10 2398 2210
p UART_0/AOI21X1_3/Y Vdd a_2232_2132# 2 20 2230 2132
p a_2217_2132# a_2232_2132# a_2238_2132# 2 20 2236 2132
p clka a_2238_2132# a_2246_2132# 2 20 2244 2132
p a_2249_2203# a_2246_2132# Vdd 2 20 2250 2132
p a_2238_2132# Vdd a_2249_2203# 2 20 2258 2132
p a_2249_2203# Vdd a_2276_2132# 2 20 2274 2132
p clka a_2276_2132# a_2281_2132# 2 20 2279 2132
p a_2217_2132# a_2281_2132# a_2291_2132# 2 10 2289 2132
p UART_0/INVX2_67/A a_2291_2132# Vdd 2 10 2294 2132
p a_2281_2132# Vdd UART_0/INVX2_67/A 2 40 2302 2132
p a_2326_2130# UART_0/rstate[3] Vdd 2 40 2326 2132
n UART_0/INVX2_54/Y Gnd a_2339_2130# 2 20 2406 2200
n UART_0/BUFX2_0/A a_2425_2132# Gnd 2 10 2430 2210
n a_2425_2132# Gnd UART_0/BUFX2_1/Y 2 20 2438 2200
n UART_0/BUFX2_1/Y Gnd UART_0/INVX2_54/Y 2 20 2486 2200
n UART_0/INVX2_57/Y UART_0/INVX2_65/A a_2563_2200# 2 20 2561 2200
n UART_0/NOR2X1_12/Y a_2563_2200# Gnd 2 20 2566 2200
n UART_0/INVX2_67/Y Gnd UART_0/NOR2X1_12/Y 2 10 2582 2210
n UART_0/INVX2_56/Y UART_0/NOR2X1_12/Y Gnd 2 10 2590 2210
p UART_0/rstate[3] Vdd a_2336_2132# 2 10 2334 2132
p a_2339_2130# a_2336_2132# a_2326_2130# 2 10 2339 2132
p UART_0/INVX2_54/Y a_2326_2130# a_2351_2132# 2 20 2349 2132
p a_2354_2130# a_2351_2132# Vdd 2 20 2354 2132
p a_2370_2130# a_2354_2130# Vdd 2 20 2370 2132
p a_2354_2130# Vdd a_2380_2132# 2 20 2378 2132
p UART_0/INVX2_54/Y a_2380_2132# a_2370_2130# 2 20 2384 2132
p a_2339_2130# a_2370_2130# a_2394_2132# 2 20 2392 2132
p UART_0/AND2X2_17/Y a_2394_2132# Vdd 2 20 2398 2132
p UART_0/INVX2_54/Y Vdd a_2339_2130# 2 40 2406 2132
p UART_0/BUFX2_0/A a_2425_2132# Vdd 2 20 2430 2132
p a_2425_2132# Vdd UART_0/BUFX2_1/Y 2 40 2438 2132
p UART_0/BUFX2_1/Y Vdd UART_0/INVX2_54/Y 2 40 2486 2132
n UART_0/INVX2_39/A UART_0/INVX2_57/A a_2675_2200# 2 20 2673 2200
n UART_0/INVX2_68/A a_2675_2200# Gnd 2 20 2678 2200
n UART_0/INVX2_54/Y a_2753_2132# Gnd 2 20 2758 2200
n UART_0/OAI22X1_20/Y Gnd a_2768_2210# 2 10 2766 2210
n UART_0/INVX2_54/Y a_2768_2210# a_2774_2132# 2 10 2772 2210
n a_2753_2132# a_2774_2132# a_2782_2210# 2 10 2780 2210
n a_2785_2203# a_2782_2210# Gnd 2 10 2785 2210
n a_2774_2132# Gnd a_2785_2203# 2 10 2794 2210
n a_2785_2203# Gnd a_2812_2210# 2 10 2810 2210
n a_2753_2132# a_2812_2210# a_2817_2132# 2 10 2815 2210
n UART_0/INVX2_54/Y a_2817_2132# a_2827_2210# 2 10 2825 2210
n UART_0/INVX2_58/A a_2827_2210# Gnd 2 10 2830 2210
p UART_0/INVX2_57/Y Vdd UART_0/INVX2_65/A 2 20 2558 2132
p UART_0/NOR2X1_12/Y UART_0/INVX2_65/A Vdd 2 20 2566 2132
p UART_0/INVX2_67/Y UART_0/NOR2X1_12/Y a_2587_2132# 2 40 2585 2132
p UART_0/INVX2_56/Y a_2587_2132# Vdd 2 40 2590 2132
p UART_0/INVX2_39/A Vdd UART_0/INVX2_57/A 2 20 2670 2132
p UART_0/INVX2_68/A UART_0/INVX2_57/A Vdd 2 20 2678 2132
p UART_0/INVX2_54/Y a_2753_2132# Vdd 2 40 2758 2132
n a_2817_2132# Gnd UART_0/INVX2_58/A 2 20 2838 2200
n UART_0/INVX2_58/A Gnd UART_0/INVX2_58/Y 2 20 2854 2200
n UART_0/LATCH_14/Q Gnd a_2920_2200# 2 20 2918 2200
n UART_0/INVX2_70/Y a_2920_2200# UART_0/OAI21X1_34/C 2 20 2923 2200
n UART_0/INVX2_59/A Gnd UART_0/INVX2_59/Y 2 20 2982 2200
n UART_0/INVX2_59/Y UART_0/OAI21X1_35/A a_3003_2200# 2 20 3001 2200
n UART_0/rcount[0] a_3003_2200# Gnd 2 20 3006 2200
n UART_0/INVX2_71/Y Gnd a_3056_2200# 2 20 3054 2200
n UART_0/OR2X1_4/A a_3056_2200# UART_0/OAI22X1_6/B 2 20 3059 2200
n UART_0/AOI22X1_7/Y UART_0/OR2X1_4/A a_3104_2200# 2 20 3102 2200
n UART_0/AOI22X1_8/Y a_3104_2200# Gnd 2 20 3110 2200
n UART_0/rcount[2] Gnd a_3104_2200# 2 20 3118 2200
n UART_0/rcount[2] Gnd a_3184_2200# 2 20 3182 2200
n UART_0/INVX2_61/Y a_3184_2200# UART_0/INVX2_59/A 2 20 3187 2200
n UART_0/INVX2_73/Y a_3233_2200# Gnd 2 20 3238 2200
n UART_0/INVX2_62/Y Gnd a_3233_2200# 2 20 3246 2200
n UART_0/INVX2_72/Y a_3233_2200# UART_0/OAI21X1_37/Y 2 20 3254 2200
n UART_0/rcount[1] Gnd a_3272_2200# 2 20 3270 2200
n UART_0/INVX2_62/Y a_3272_2200# UART_0/OAI21X1_29/A 2 20 3275 2200
n UART_0/rcount[2] UART_0/INVX2_62/Y Gnd 2 20 3294 2200
p UART_0/OAI22X1_20/Y Vdd a_2768_2132# 2 20 2766 2132
p a_2753_2132# a_2768_2132# a_2774_2132# 2 20 2772 2132
p UART_0/INVX2_54/Y a_2774_2132# a_2782_2132# 2 20 2780 2132
p a_2785_2203# a_2782_2132# Vdd 2 20 2786 2132
p a_2774_2132# Vdd a_2785_2203# 2 20 2794 2132
p a_2785_2203# Vdd a_2812_2132# 2 20 2810 2132
p UART_0/INVX2_54/Y a_2812_2132# a_2817_2132# 2 20 2815 2132
p a_2753_2132# a_2817_2132# a_2827_2132# 2 10 2825 2132
p UART_0/INVX2_58/A a_2827_2132# Vdd 2 10 2830 2132
p a_2817_2132# Vdd UART_0/INVX2_58/A 2 40 2838 2132
p UART_0/INVX2_58/A Vdd UART_0/INVX2_58/Y 2 40 2854 2132
p UART_0/LATCH_14/Q Vdd UART_0/OAI21X1_34/C 2 20 2918 2132
p UART_0/INVX2_70/Y UART_0/OAI21X1_34/C Vdd 2 20 2926 2132
p UART_0/INVX2_59/A Vdd UART_0/INVX2_59/Y 2 40 2982 2132
p UART_0/INVX2_59/Y Vdd UART_0/OAI21X1_35/A 2 20 2998 2132
p UART_0/rcount[0] UART_0/OAI21X1_35/A Vdd 2 20 3006 2132
p UART_0/INVX2_71/Y Vdd UART_0/OAI22X1_6/B 2 20 3054 2132
p UART_0/OR2X1_4/A UART_0/OAI22X1_6/B Vdd 2 20 3062 2132
p UART_0/AOI22X1_7/Y Vdd UART_0/OR2X1_4/A 2 20 3105 2132
p UART_0/AOI22X1_8/Y UART_0/OR2X1_4/A a_3115_2132# 2 40 3113 2132
p UART_0/rcount[2] a_3115_2132# Vdd 2 40 3118 2132
p UART_0/rcount[2] Vdd UART_0/INVX2_59/A 2 20 3182 2132
p UART_0/INVX2_61/Y UART_0/INVX2_59/A Vdd 2 20 3190 2132
p UART_0/INVX2_73/Y Vdd a_3240_2132# 2 40 3238 2132
p UART_0/INVX2_62/Y a_3240_2132# UART_0/OAI21X1_37/Y 2 40 3243 2132
p UART_0/INVX2_72/Y UART_0/OAI21X1_37/Y Vdd 2 20 3251 2132
p UART_0/rcount[1] Vdd UART_0/OAI21X1_29/A 2 20 3270 2132
p UART_0/INVX2_62/Y UART_0/OAI21X1_29/A Vdd 2 20 3278 2132
p UART_0/rcount[2] UART_0/INVX2_62/Y Vdd 2 40 3294 2132
p UART_0/NOR2X1_10/Y UART_0/AOI21X1_1/B Vdd 2 20 1654 2100
p UART_0/INVX2_75/Y Vdd UART_0/AOI21X1_1/B 2 20 1662 2100
p UART_0/tstate[1] UART_0/AOI21X1_1/B Vdd 2 20 1670 2100
p UART_0/AOI21X1_2/A a_1721_2080# Vdd 2 40 1726 2080
p UART_0/AOI21X1_2/B Vdd a_1721_2080# 2 40 1734 2080
p UART_0/OR2X1_2/Y a_1721_2080# UART_0/AOI21X1_2/Y 2 40 1742 2080
p UART_0/tstate[1] Vdd UART_0/INVX2_63/Y 2 40 1790 2080
p UART_0/INVX2_47/Y Vdd a_1872_2080# 2 40 1870 2080
p UART_0/INVX2_45/Y a_1872_2080# UART_0/OAI22X1_17/Y 2 40 1875 2080
p UART_0/INVX2_63/Y UART_0/OAI22X1_17/Y a_1891_2080# 2 40 1889 2080
p UART_0/INVX2_47/A a_1891_2080# Vdd 2 40 1894 2080
p a_1950_2030# UART_0/OR2X1_2/Y Vdd 2 20 1953 2100
p PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Vdd 2 52 679 1886
p PadFrame_0/17_15/DIB Vdd PadFrame_0/17_15/DI 2 52 679 1878
p PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Vdd 2 52 679 1870
p PadFrame_0/17_15/DIB Vdd PadFrame_0/17_15/DI 2 52 679 1862
p PadFrame_0/17_15/DIB PadFrame_0/17_15/DI Vdd 2 52 679 1854
p PadFrame_0/17_15/DIB Vdd PadFrame_0/17_15/DI 2 52 679 1846
p PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Vdd 2 52 679 1838
p PadFrame_0/17_15/DATA Vdd PadFrame_0/17_15/DIB 2 52 679 1830
p PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Vdd 2 52 679 1822
p PadFrame_0/17_15/DATA Vdd PadFrame_0/17_15/DIB 2 52 679 1814
p PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB Vdd 2 52 679 1806
p PadFrame_0/17_15/DATA Vdd PadFrame_0/17_15/DIB 2 52 679 1798
n a_615_1724# a_373_1631# a_617_1638# 2 30 617 1732
n a_615_1724# a_617_1638# a_373_1631# 2 30 617 1724
n a_610_1624# Gnd a_617_1638# 2 30 617 1716
n a_610_1624# a_617_1638# Gnd 2 30 617 1708
n a_610_1624# Gnd a_617_1638# 2 30 617 1700
n a_610_1624# a_617_1638# Gnd 2 30 617 1692
n a_610_1624# Gnd a_617_1638# 2 30 617 1684
n tx_error a_617_1638# Gnd 2 30 617 1676
n tx_error Gnd a_617_1638# 2 30 617 1668
n tx_error a_617_1638# Gnd 2 30 617 1660
n tx_error Gnd a_617_1638# 2 30 617 1652
n tx_error a_617_1638# Gnd 2 30 617 1644
p a_610_1624# a_617_1638# a_373_1631# 2 52 679 1748
p a_610_1624# a_373_1631# a_617_1638# 2 52 679 1740
p a_610_1624# a_617_1638# a_373_1631# 2 52 679 1732
p a_610_1624# a_373_1631# a_617_1638# 2 52 679 1724
p a_615_1724# Vdd a_373_1631# 2 52 679 1716
p a_615_1724# a_373_1631# Vdd 2 52 679 1708
p a_615_1724# Vdd a_373_1631# 2 52 679 1700
p a_615_1724# a_373_1631# Vdd 2 52 679 1692
p a_615_1724# Vdd a_373_1631# 2 52 679 1684
p tx_error a_373_1631# Vdd 2 52 679 1676
p tx_error Vdd a_373_1631# 2 52 679 1668
p tx_error a_373_1631# Vdd 2 52 679 1660
p tx_error Vdd a_373_1631# 2 52 679 1652
p tx_error a_373_1631# Vdd 2 52 679 1644
n a_610_1624# Gnd a_615_1724# 2 30 617 1627
n PadFrame_0/17_15/OEN a_610_1624# Gnd 2 30 617 1619
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 373 1462
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 417 1462
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 438 1462
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 481 1462
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 502 1462
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 546 1462
n PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Gnd 2 30 617 1586
n PadFrame_0/17_16/DIB Gnd PadFrame_0/17_16/DI 2 30 617 1578
p a_593_1510# PadFrame_0/17_16/DATA PadFrame_0/17_16/DATA 64 10 595 1510
n PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Gnd 2 30 617 1570
n PadFrame_0/17_16/DIB Gnd PadFrame_0/17_16/DI 2 30 617 1562
n PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Gnd 2 30 617 1554
n PadFrame_0/17_16/DIB Gnd PadFrame_0/17_16/DI 2 30 617 1546
n PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Gnd 2 30 617 1538
n PadFrame_0/17_16/DATA Gnd PadFrame_0/17_16/DIB 2 30 617 1530
n PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Gnd 2 30 617 1522
n PadFrame_0/17_16/DATA Gnd PadFrame_0/17_16/DIB 2 30 617 1514
n PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Gnd 2 30 617 1506
n PadFrame_0/17_16/DATA Gnd PadFrame_0/17_16/DIB 2 30 617 1498
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 373 1338
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 417 1338
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 438 1338
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 481 1338
p a_373_1331# Vdd PadFrame_0/17_16/DATA 3 100 502 1338
p a_373_1331# PadFrame_0/17_16/DATA Vdd 3 100 546 1338
p a_593_1426# PadFrame_0/17_16/DATA PadFrame_0/17_16/DATA 65 10 595 1426
n a_615_1424# a_373_1331# a_617_1338# 2 30 617 1448
n a_615_1424# a_617_1338# a_373_1331# 2 30 617 1440
p a_610_1624# Vdd a_615_1724# 2 52 679 1627
p PadFrame_0/17_15/OEN a_610_1624# Vdd 2 52 679 1619
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 781 1762
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 826 1762
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 847 1762
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 891 1762
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 912 1762
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 956 1762
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 781 1638
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 826 1638
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 847 1638
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 891 1638
n a_617_1638# Gnd PadFrame_0/17_15/DATA 3 100 912 1638
n a_617_1638# PadFrame_0/17_15/DATA Gnd 3 100 956 1638
p PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Vdd 2 52 679 1586
p PadFrame_0/17_16/DIB Vdd PadFrame_0/17_16/DI 2 52 679 1578
p PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Vdd 2 52 679 1570
p PadFrame_0/17_16/DIB Vdd PadFrame_0/17_16/DI 2 52 679 1562
p PadFrame_0/17_16/DIB PadFrame_0/17_16/DI Vdd 2 52 679 1554
p PadFrame_0/17_16/DIB Vdd PadFrame_0/17_16/DI 2 52 679 1546
p PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Vdd 2 52 679 1538
p PadFrame_0/17_16/DATA Vdd PadFrame_0/17_16/DIB 2 52 679 1530
p PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Vdd 2 52 679 1522
p PadFrame_0/17_16/DATA Vdd PadFrame_0/17_16/DIB 2 52 679 1514
p PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB Vdd 2 52 679 1506
p PadFrame_0/17_16/DATA Vdd PadFrame_0/17_16/DIB 2 52 679 1498
n a_615_1424# a_373_1331# a_617_1338# 2 30 617 1432
n a_615_1424# a_617_1338# a_373_1331# 2 30 617 1424
n a_610_1324# Gnd a_617_1338# 2 30 617 1416
n a_610_1324# a_617_1338# Gnd 2 30 617 1408
n a_610_1324# Gnd a_617_1338# 2 30 617 1400
n a_610_1324# a_617_1338# Gnd 2 30 617 1392
n a_610_1324# Gnd a_617_1338# 2 30 617 1384
n tx_busy a_617_1338# Gnd 2 30 617 1376
n tx_busy Gnd a_617_1338# 2 30 617 1368
n tx_busy a_617_1338# Gnd 2 30 617 1360
n tx_busy Gnd a_617_1338# 2 30 617 1352
n tx_busy a_617_1338# Gnd 2 30 617 1344
p a_610_1324# a_617_1338# a_373_1331# 2 52 679 1448
p a_610_1324# a_373_1331# a_617_1338# 2 52 679 1440
p a_610_1324# a_617_1338# a_373_1331# 2 52 679 1432
p a_610_1324# a_373_1331# a_617_1338# 2 52 679 1424
p a_615_1424# Vdd a_373_1331# 2 52 679 1416
p a_615_1424# a_373_1331# Vdd 2 52 679 1408
p a_615_1424# Vdd a_373_1331# 2 52 679 1400
p a_615_1424# a_373_1331# Vdd 2 52 679 1392
p a_615_1424# Vdd a_373_1331# 2 52 679 1384
p tx_busy a_373_1331# Vdd 2 52 679 1376
p tx_busy Vdd a_373_1331# 2 52 679 1368
p tx_busy a_373_1331# Vdd 2 52 679 1360
p tx_busy Vdd a_373_1331# 2 52 679 1352
p tx_busy a_373_1331# Vdd 2 52 679 1344
n a_610_1324# Gnd a_615_1424# 2 30 617 1327
n PadFrame_0/17_16/OEN a_610_1324# Gnd 2 30 617 1319
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 373 1162
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 417 1162
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 438 1162
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 481 1162
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 502 1162
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 546 1162
n PadFrame_0/17_25/DIB clka Gnd 2 30 617 1286
n PadFrame_0/17_25/DIB Gnd clka 2 30 617 1278
p a_593_1210# PadFrame_0/17_25/DATA PadFrame_0/17_25/DATA 64 10 595 1210
n PadFrame_0/17_25/DIB clka Gnd 2 30 617 1270
n PadFrame_0/17_25/DIB Gnd clka 2 30 617 1262
n PadFrame_0/17_25/DIB clka Gnd 2 30 617 1254
n PadFrame_0/17_25/DIB Gnd clka 2 30 617 1246
n PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Gnd 2 30 617 1238
n PadFrame_0/17_25/DATA Gnd PadFrame_0/17_25/DIB 2 30 617 1230
n PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Gnd 2 30 617 1222
n PadFrame_0/17_25/DATA Gnd PadFrame_0/17_25/DIB 2 30 617 1214
n PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Gnd 2 30 617 1206
n PadFrame_0/17_25/DATA Gnd PadFrame_0/17_25/DIB 2 30 617 1198
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 373 1038
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 417 1038
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 438 1038
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 481 1038
p a_373_1031# Vdd PadFrame_0/17_25/DATA 3 100 502 1038
p a_373_1031# PadFrame_0/17_25/DATA Vdd 3 100 546 1038
p a_593_1126# PadFrame_0/17_25/DATA PadFrame_0/17_25/DATA 65 10 595 1126
n a_615_1124# a_373_1031# a_617_1038# 2 30 617 1148
n a_615_1124# a_617_1038# a_373_1031# 2 30 617 1140
p a_610_1324# Vdd a_615_1424# 2 52 679 1327
p PadFrame_0/17_16/OEN a_610_1324# Vdd 2 52 679 1319
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 781 1462
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 826 1462
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 847 1462
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 891 1462
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 912 1462
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 956 1462
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 781 1338
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 826 1338
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 847 1338
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 891 1338
n a_617_1338# Gnd PadFrame_0/17_16/DATA 3 100 912 1338
n a_617_1338# PadFrame_0/17_16/DATA Gnd 3 100 956 1338
p PadFrame_0/17_25/DIB clka Vdd 2 52 679 1286
p PadFrame_0/17_25/DIB Vdd clka 2 52 679 1278
p PadFrame_0/17_25/DIB clka Vdd 2 52 679 1270
p PadFrame_0/17_25/DIB Vdd clka 2 52 679 1262
p PadFrame_0/17_25/DIB clka Vdd 2 52 679 1254
p PadFrame_0/17_25/DIB Vdd clka 2 52 679 1246
p PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Vdd 2 52 679 1238
p PadFrame_0/17_25/DATA Vdd PadFrame_0/17_25/DIB 2 52 679 1230
p PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Vdd 2 52 679 1222
p PadFrame_0/17_25/DATA Vdd PadFrame_0/17_25/DIB 2 52 679 1214
p PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB Vdd 2 52 679 1206
p PadFrame_0/17_25/DATA Vdd PadFrame_0/17_25/DIB 2 52 679 1198
n a_615_1124# a_373_1031# a_617_1038# 2 30 617 1132
n a_615_1124# a_617_1038# a_373_1031# 2 30 617 1124
n a_610_1024# Gnd a_617_1038# 2 30 617 1116
n a_610_1024# a_617_1038# Gnd 2 30 617 1108
n a_610_1024# Gnd a_617_1038# 2 30 617 1100
n a_610_1024# a_617_1038# Gnd 2 30 617 1092
n a_610_1024# Gnd a_617_1038# 2 30 617 1084
n PadFrame_0/17_25/DO a_617_1038# Gnd 2 30 617 1076
n PadFrame_0/17_25/DO Gnd a_617_1038# 2 30 617 1068
n PadFrame_0/17_25/DO a_617_1038# Gnd 2 30 617 1060
n PadFrame_0/17_25/DO Gnd a_617_1038# 2 30 617 1052
n PadFrame_0/17_25/DO a_617_1038# Gnd 2 30 617 1044
p a_610_1024# a_617_1038# a_373_1031# 2 52 679 1148
p a_610_1024# a_373_1031# a_617_1038# 2 52 679 1140
p a_610_1024# a_617_1038# a_373_1031# 2 52 679 1132
p a_610_1024# a_373_1031# a_617_1038# 2 52 679 1124
p a_615_1124# Vdd a_373_1031# 2 52 679 1116
p a_615_1124# a_373_1031# Vdd 2 52 679 1108
p a_615_1124# Vdd a_373_1031# 2 52 679 1100
p a_615_1124# a_373_1031# Vdd 2 52 679 1092
p a_615_1124# Vdd a_373_1031# 2 52 679 1084
p PadFrame_0/17_25/DO a_373_1031# Vdd 2 52 679 1076
p PadFrame_0/17_25/DO Vdd a_373_1031# 2 52 679 1068
p PadFrame_0/17_25/DO a_373_1031# Vdd 2 52 679 1060
p PadFrame_0/17_25/DO Vdd a_373_1031# 2 52 679 1052
p PadFrame_0/17_25/DO a_373_1031# Vdd 2 52 679 1044
n a_610_1024# Gnd a_615_1124# 2 30 617 1027
n Gnd a_610_1024# Gnd 2 30 617 1019
p a_610_1024# Vdd a_615_1124# 2 52 679 1027
p Gnd a_610_1024# Vdd 2 52 679 1019
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 781 1162
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 826 1162
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 847 1162
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 891 1162
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 912 1162
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 956 1162
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 781 1038
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 826 1038
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 847 1038
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 891 1038
n a_617_1038# Gnd PadFrame_0/17_25/DATA 3 100 912 1038
n a_617_1038# PadFrame_0/17_25/DATA Gnd 3 100 956 1038
n UART_0/NOR2X1_10/Y UART_0/AOI21X1_1/B a_1662_2032# 2 30 1660 2032
n UART_0/INVX2_75/Y a_1662_2032# a_1667_2032# 2 30 1665 2032
n UART_0/tstate[1] a_1667_2032# Gnd 2 30 1670 2032
n UART_0/AOI21X1_2/A Gnd a_1731_2032# 2 20 1729 2032
n UART_0/AOI21X1_2/B a_1731_2032# UART_0/AOI21X1_2/Y 2 20 1734 2032
n UART_0/OR2X1_2/Y UART_0/AOI21X1_2/Y Gnd 2 10 1742 2032
n UART_0/tstate[1] Gnd UART_0/INVX2_63/Y 2 20 1790 2032
n UART_0/INVX2_47/Y a_1865_2032# Gnd 2 20 1870 2032
n UART_0/INVX2_45/Y Gnd a_1865_2032# 2 20 1878 2032
n UART_0/INVX2_63/Y a_1865_2032# UART_0/OAI22X1_17/Y 2 20 1886 2032
n UART_0/INVX2_47/A UART_0/OAI22X1_17/Y a_1865_2032# 2 20 1894 2032
p reset Vdd a_1963_2080# 2 40 1961 2080
p UART_0/tstate[3] a_1963_2080# a_1950_2030# 2 40 1966 2080
p UART_0/INVX2_47/Y Vdd a_1977_2032# 2 20 1982 2100
p UART_0/tstate[3] a_1977_2032# Vdd 2 20 1990 2100
p a_1977_2032# Vdd UART_0/AND2X2_16/Y 2 40 1998 2080
p a_2022_2030# UART_0/tstate[3] Vdd 2 40 2022 2080
p UART_0/tstate[3] Vdd a_2032_2110# 2 10 2030 2110
p a_2035_2083# a_2032_2110# a_2022_2030# 2 10 2035 2110
p UART_0/INVX2_52/Y a_2022_2030# a_2047_2100# 2 20 2045 2100
p a_2050_2030# a_2047_2100# Vdd 2 20 2050 2100
p a_2066_2030# a_2050_2030# Vdd 2 20 2066 2100
p a_2050_2030# Vdd a_2076_2100# 2 20 2074 2100
p UART_0/INVX2_52/Y a_2076_2100# a_2066_2030# 2 20 2080 2100
p a_2035_2083# a_2066_2030# a_2090_2100# 2 20 2088 2100
p UART_0/AND2X2_16/Y a_2090_2100# Vdd 2 20 2094 2100
n a_1950_2030# UART_0/OR2X1_2/Y Gnd 2 10 1950 2032
n reset Gnd a_1950_2030# 2 10 1958 2032
n UART_0/tstate[3] a_1950_2030# Gnd 2 10 1966 2032
n UART_0/INVX2_47/Y a_1977_2032# a_1984_2032# 2 20 1982 2032
n UART_0/tstate[3] a_1984_2032# Gnd 2 20 1987 2032
n a_1977_2032# Gnd UART_0/AND2X2_16/Y 2 20 1995 2032
n a_2022_2030# UART_0/tstate[3] Gnd 2 20 2022 2032
p UART_0/INVX2_52/Y Vdd a_2035_2083# 2 40 2102 2080
p clka a_2121_2032# Vdd 2 40 2126 2080
p UART_0/NOR2X1_13/Y Vdd a_2136_2100# 2 20 2134 2100
p a_2121_2032# a_2136_2100# a_2142_2032# 2 20 2140 2100
p clka a_2142_2032# a_2150_2100# 2 20 2148 2100
p a_2153_2030# a_2150_2100# Vdd 2 20 2154 2100
p a_2142_2032# Vdd a_2153_2030# 2 20 2162 2100
p a_2153_2030# Vdd a_2180_2100# 2 20 2178 2100
p clka a_2180_2100# a_2185_2032# 2 20 2183 2100
p a_2121_2032# a_2185_2032# a_2195_2110# 2 10 2193 2110
p UART_0/INVX2_64/A a_2195_2110# Vdd 2 10 2198 2110
n UART_0/tstate[3] Gnd a_2032_2032# 2 10 2030 2032
n UART_0/INVX2_52/Y a_2032_2032# a_2022_2030# 2 10 2035 2032
n a_2035_2083# a_2022_2030# a_2047_2032# 2 10 2045 2032
n a_2050_2030# a_2047_2032# Gnd 2 10 2050 2032
n a_2066_2030# a_2050_2030# Gnd 2 10 2066 2032
n a_2050_2030# Gnd a_2077_2032# 2 10 2075 2032
n a_2035_2083# a_2077_2032# a_2066_2030# 2 10 2080 2032
n UART_0/INVX2_52/Y a_2066_2030# a_2090_2032# 2 10 2088 2032
n UART_0/AND2X2_16/Y a_2090_2032# Gnd 2 10 2094 2032
n UART_0/INVX2_52/Y Gnd a_2035_2083# 2 20 2102 2032
n clka a_2121_2032# Gnd 2 20 2126 2032
p a_2185_2032# Vdd UART_0/INVX2_64/A 2 40 2206 2080
p a_2254_2030# UART_0/OR2X1_3/Y Vdd 2 20 2257 2100
n UART_0/NOR2X1_13/Y Gnd a_2136_2032# 2 10 2134 2032
n clka a_2136_2032# a_2142_2032# 2 10 2140 2032
n a_2121_2032# a_2142_2032# a_2150_2032# 2 10 2148 2032
n a_2153_2030# a_2150_2032# Gnd 2 10 2153 2032
n a_2142_2032# Gnd a_2153_2030# 2 10 2162 2032
n a_2153_2030# Gnd a_2180_2032# 2 10 2178 2032
n a_2121_2032# a_2180_2032# a_2185_2032# 2 10 2183 2032
n clka a_2185_2032# a_2195_2032# 2 10 2193 2032
n UART_0/INVX2_64/A a_2195_2032# Gnd 2 10 2198 2032
n a_2185_2032# Gnd UART_0/INVX2_64/A 2 20 2206 2032
p reset Vdd a_2267_2080# 2 40 2265 2080
p UART_0/rstate[3] a_2267_2080# a_2254_2030# 2 40 2270 2080
p a_2286_2030# UART_0/rstate[1] Vdd 2 40 2286 2080
p UART_0/rstate[1] Vdd a_2296_2110# 2 10 2294 2110
p a_2299_2083# a_2296_2110# a_2286_2030# 2 10 2299 2110
p UART_0/INVX2_54/Y a_2286_2030# a_2311_2100# 2 20 2309 2100
p a_2314_2030# a_2311_2100# Vdd 2 20 2314 2100
p a_2330_2030# a_2314_2030# Vdd 2 20 2330 2100
p a_2314_2030# Vdd a_2340_2100# 2 20 2338 2100
p UART_0/INVX2_54/Y a_2340_2100# a_2330_2030# 2 20 2344 2100
p a_2299_2083# a_2330_2030# a_2354_2100# 2 20 2352 2100
p UART_0/OAI22X1_19/Y a_2354_2100# Vdd 2 20 2358 2100
n a_2254_2030# UART_0/OR2X1_3/Y Gnd 2 10 2254 2032
n reset Gnd a_2254_2030# 2 10 2262 2032
n UART_0/rstate[3] a_2254_2030# Gnd 2 10 2270 2032
n a_2286_2030# UART_0/rstate[1] Gnd 2 20 2286 2032
p UART_0/INVX2_54/Y Vdd a_2299_2083# 2 40 2366 2080
p a_2382_2057# UART_0/AND2X2_17/Y Vdd 2 40 2382 2080
p UART_0/rstate[3] Vdd a_2382_2057# 2 20 2390 2100
p UART_0/INVX2_65/Y a_2382_2057# Vdd 2 20 2398 2100
p UART_0/INVX2_64/A Vdd UART_0/INVX2_64/Y 2 40 2454 2080
p UART_0/INVX2_65/A UART_0/INVX2_65/Y Vdd 2 40 2470 2080
p UART_0/INVX2_66/A Vdd UART_0/INVX2_66/Y 2 40 2510 2080
p UART_0/INVX2_66/A Vdd UART_0/INVX2_56/A 2 20 2550 2100
p UART_0/INVX2_64/Y UART_0/INVX2_56/A Vdd 2 20 2558 2100
p UART_0/INVX2_67/A Vdd UART_0/INVX2_56/A 2 20 2566 2100
p UART_0/INVX2_67/A UART_0/INVX2_67/Y Vdd 2 40 2630 2080
p UART_0/INVX2_66/Y Vdd UART_0/INVX2_68/A 2 20 2662 2100
p UART_0/INVX2_64/Y UART_0/INVX2_68/A Vdd 2 20 2670 2100
p UART_0/INVX2_67/A Vdd UART_0/INVX2_68/A 2 20 2678 2100
n UART_0/rstate[1] Gnd a_2296_2032# 2 10 2294 2032
n UART_0/INVX2_54/Y a_2296_2032# a_2286_2030# 2 10 2299 2032
n a_2299_2083# a_2286_2030# a_2311_2032# 2 10 2309 2032
n a_2314_2030# a_2311_2032# Gnd 2 10 2314 2032
n a_2330_2030# a_2314_2030# Gnd 2 10 2330 2032
n a_2314_2030# Gnd a_2341_2032# 2 10 2339 2032
n a_2299_2083# a_2341_2032# a_2330_2030# 2 10 2344 2032
n UART_0/INVX2_54/Y a_2330_2030# a_2354_2032# 2 10 2352 2032
n UART_0/OAI22X1_19/Y a_2354_2032# Gnd 2 10 2358 2032
n UART_0/INVX2_54/Y Gnd a_2299_2083# 2 20 2366 2032
n a_2382_2057# UART_0/AND2X2_17/Y Gnd 2 20 2385 2032
n UART_0/rstate[3] Gnd a_2395_2032# 2 20 2393 2032
n UART_0/INVX2_65/Y a_2395_2032# a_2382_2057# 2 20 2398 2032
n UART_0/INVX2_64/A Gnd UART_0/INVX2_64/Y 2 20 2454 2032
n UART_0/INVX2_65/A UART_0/INVX2_65/Y Gnd 2 20 2470 2032
n UART_0/INVX2_66/A Gnd UART_0/INVX2_66/Y 2 20 2510 2032
n UART_0/INVX2_66/A Gnd a_2552_2032# 2 30 2550 2032
n UART_0/INVX2_64/Y a_2552_2032# a_2557_2032# 2 30 2555 2032
n UART_0/INVX2_67/A a_2557_2032# UART_0/INVX2_56/A 2 30 2560 2032
p UART_0/INVX2_68/A Vdd UART_0/INVX2_68/Y 2 40 2694 2080
p UART_0/OAI21X1_27/C Vdd UART_0/NAND2X1_50/Y 2 20 2774 2100
p UART_0/INVX2_69/Y UART_0/NAND2X1_50/Y Vdd 2 20 2782 2100
n UART_0/INVX2_67/A UART_0/INVX2_67/Y Gnd 2 20 2630 2032
n UART_0/INVX2_66/Y Gnd a_2664_2032# 2 30 2662 2032
n UART_0/INVX2_64/Y a_2664_2032# a_2669_2032# 2 30 2667 2032
n UART_0/INVX2_67/A a_2669_2032# UART_0/INVX2_68/A 2 30 2672 2032
p UART_0/INVX2_71/A Vdd a_2808_2080# 2 40 2806 2080
p UART_0/OAI22X1_20/D a_2808_2080# UART_0/OAI22X1_20/Y 2 40 2811 2080
p UART_0/NAND2X1_50/Y UART_0/OAI22X1_20/Y a_2827_2080# 2 40 2825 2080
p UART_0/INVX2_58/Y a_2827_2080# Vdd 2 40 2830 2080
p UART_0/NAND2X1_50/Y Vdd UART_0/OAI22X1_20/D 2 20 2889 2100
p UART_0/OR2X1_4/Y UART_0/OAI22X1_20/D a_2899_2080# 2 40 2897 2080
p UART_0/OAI21X1_39/A a_2899_2080# Vdd 2 40 2902 2080
p a_2982_2030# UART_0/OR2X1_4/Y Vdd 2 20 2985 2100
n UART_0/INVX2_68/A Gnd UART_0/INVX2_68/Y 2 20 2694 2032
n UART_0/OAI21X1_27/C UART_0/NAND2X1_50/Y a_2779_2032# 2 20 2777 2032
n UART_0/INVX2_69/Y a_2779_2032# Gnd 2 20 2782 2032
n UART_0/INVX2_71/A a_2801_2032# UART_0/OAI22X1_20/Y 2 20 2806 2032
n UART_0/OAI22X1_20/D UART_0/OAI22X1_20/Y a_2801_2032# 2 20 2814 2032
n UART_0/NAND2X1_50/Y a_2801_2032# Gnd 2 20 2822 2032
n UART_0/INVX2_58/Y Gnd a_2801_2032# 2 20 2830 2032
n UART_0/NAND2X1_50/Y UART_0/OAI22X1_20/D a_2888_2032# 2 20 2886 2032
n UART_0/OR2X1_4/Y a_2888_2032# Gnd 2 20 2894 2032
n UART_0/OAI21X1_39/A Gnd a_2888_2032# 2 20 2902 2032
p UART_0/OR2X1_4/B Vdd a_2995_2080# 2 40 2993 2080
p UART_0/OR2X1_4/A a_2995_2080# a_2982_2030# 2 40 2998 2080
p UART_0/INVX2_82/Y Vdd UART_0/INVX2_42/A 2 20 3038 2100
p UART_0/INVX2_71/Y UART_0/INVX2_42/A Vdd 2 20 3046 2100
p UART_0/INVX2_71/A UART_0/INVX2_71/Y Vdd 2 40 3062 2080
p UART_0/INVX2_59/A Vdd a_3152_2080# 2 40 3150 2080
p UART_0/INVX2_71/A a_3152_2080# UART_0/INVX2_72/A 2 40 3155 2080
p UART_0/OAI21X1_29/A UART_0/INVX2_72/A a_3171_2080# 2 40 3169 2080
p UART_0/INVX2_84/A a_3171_2080# Vdd 2 40 3174 2080
p UART_0/INVX2_72/A Vdd UART_0/INVX2_72/Y 2 40 3190 2080
p UART_0/INVX2_54/Y a_3225_2032# Vdd 2 40 3230 2080
p UART_0/OAI21X1_37/Y Vdd a_3240_2100# 2 20 3238 2100
p a_3225_2032# a_3240_2100# a_3246_2032# 2 20 3244 2100
p UART_0/INVX2_54/Y a_3246_2032# a_3254_2100# 2 20 3252 2100
p a_3257_2030# a_3254_2100# Vdd 2 20 3258 2100
p a_3246_2032# Vdd a_3257_2030# 2 20 3266 2100
p a_3257_2030# Vdd a_3284_2100# 2 20 3282 2100
p UART_0/INVX2_54/Y a_3284_2100# a_3289_2032# 2 20 3287 2100
p a_3225_2032# a_3289_2032# a_3299_2110# 2 10 3297 2110
p UART_0/rcount[2] a_3299_2110# Vdd 2 10 3302 2110
n a_2982_2030# UART_0/OR2X1_4/Y Gnd 2 10 2982 2032
n UART_0/OR2X1_4/B Gnd a_2982_2030# 2 10 2990 2032
n UART_0/OR2X1_4/A a_2982_2030# Gnd 2 10 2998 2032
n UART_0/INVX2_82/Y Gnd a_3040_2032# 2 20 3038 2032
n UART_0/INVX2_71/Y a_3040_2032# UART_0/INVX2_42/A 2 20 3043 2032
n UART_0/INVX2_71/A UART_0/INVX2_71/Y Gnd 2 20 3062 2032
n UART_0/INVX2_59/A a_3145_2032# UART_0/INVX2_72/A 2 20 3150 2032
n UART_0/INVX2_71/A UART_0/INVX2_72/A a_3145_2032# 2 20 3158 2032
n UART_0/OAI21X1_29/A a_3145_2032# Gnd 2 20 3166 2032
n UART_0/INVX2_84/A Gnd a_3145_2032# 2 20 3174 2032
n UART_0/INVX2_72/A Gnd UART_0/INVX2_72/Y 2 20 3190 2032
n UART_0/INVX2_54/Y a_3225_2032# Gnd 2 20 3230 2032
p a_3289_2032# Vdd UART_0/rcount[2] 2 40 3310 2080
n UART_0/OAI21X1_37/Y Gnd a_3240_2032# 2 10 3238 2032
n UART_0/INVX2_54/Y a_3240_2032# a_3246_2032# 2 10 3244 2032
n a_3225_2032# a_3246_2032# a_3254_2032# 2 10 3252 2032
n a_3257_2030# a_3254_2032# Gnd 2 10 3257 2032
n a_3246_2032# Gnd a_3257_2030# 2 10 3266 2032
n a_3257_2030# Gnd a_3284_2032# 2 10 3282 2032
n a_3225_2032# a_3284_2032# a_3289_2032# 2 10 3287 2032
n UART_0/INVX2_54/Y a_3289_2032# a_3299_2032# 2 10 3297 2032
n UART_0/rcount[2] a_3299_2032# Gnd 2 10 3302 2032
n a_3289_2032# Gnd UART_0/rcount[2] 2 20 3310 2032
n UART_0/INVX2_75/Y Gnd a_1712_1990# 2 30 1710 1990
n UART_0/INVX2_63/Y a_1712_1990# a_1717_1990# 2 30 1715 1990
n UART_0/tstate[2] a_1717_1990# UART_0/AOI21X1_2/B 2 30 1720 1990
n UART_0/tstate[0] UART_0/AOI21X1_2/A a_1798_1990# 2 30 1796 1990
n UART_0/INVX2_76/Y a_1798_1990# a_1803_1990# 2 30 1801 1990
n UART_0/tstate[1] a_1803_1990# Gnd 2 30 1806 1990
n UART_0/INVX2_47/Y a_1865_2000# Gnd 2 20 1870 2000
n UART_0/INVX2_44/Y Gnd a_1865_2000# 2 20 1878 2000
n UART_0/INVX2_75/Y a_1865_2000# UART_0/OAI22X1_18/Y 2 20 1886 2000
n UART_0/INVX2_47/A UART_0/OAI22X1_18/Y a_1865_2000# 2 20 1894 2000
n a_1950_1930# UART_0/INVX2_45/A Gnd 2 20 1950 2000
n UART_0/INVX2_45/A Gnd a_1960_2010# 2 10 1958 2010
n clka a_1960_2010# a_1950_1930# 2 10 1963 2010
n a_1963_1930# a_1950_1930# a_1975_2010# 2 10 1973 2010
n a_1978_1930# a_1975_2010# Gnd 2 10 1978 2010
n a_1994_1930# a_1978_1930# Gnd 2 10 1994 2010
n a_1978_1930# Gnd a_2005_2010# 2 10 2003 2010
n a_1963_1930# a_2005_2010# a_1994_1930# 2 10 2008 2010
n clka a_1994_1930# a_2018_2010# 2 10 2016 2010
n UART_0/NOR2X1_15/Y a_2018_2010# Gnd 2 10 2022 2010
p UART_0/INVX2_75/Y Vdd UART_0/AOI21X1_2/B 2 20 1710 1932
p UART_0/INVX2_63/Y UART_0/AOI21X1_2/B Vdd 2 20 1718 1932
p UART_0/tstate[2] Vdd UART_0/AOI21X1_2/B 2 20 1726 1932
p UART_0/tstate[0] UART_0/AOI21X1_2/A Vdd 2 20 1790 1932
p UART_0/INVX2_76/Y Vdd UART_0/AOI21X1_2/A 2 20 1798 1932
p UART_0/tstate[1] UART_0/AOI21X1_2/A Vdd 2 20 1806 1932
p UART_0/INVX2_47/Y Vdd a_1872_1932# 2 40 1870 1932
p UART_0/INVX2_44/Y a_1872_1932# UART_0/OAI22X1_18/Y 2 40 1875 1932
p UART_0/INVX2_75/Y UART_0/OAI22X1_18/Y a_1891_1932# 2 40 1889 1932
p UART_0/INVX2_47/A a_1891_1932# Vdd 2 40 1894 1932
p a_1950_1930# UART_0/INVX2_45/A Vdd 2 40 1950 1932
n clka Gnd a_1963_1930# 2 20 2030 2000
n clka a_2049_1932# Gnd 2 20 2054 2000
n UART_0/AOI21X1_5/Y Gnd a_2064_2010# 2 10 2062 2010
n clka a_2064_2010# a_2070_1932# 2 10 2068 2010
n a_2049_1932# a_2070_1932# a_2078_2010# 2 10 2076 2010
n a_2081_2003# a_2078_2010# Gnd 2 10 2081 2010
n a_2070_1932# Gnd a_2081_2003# 2 10 2090 2010
n a_2081_2003# Gnd a_2108_2010# 2 10 2106 2010
n a_2049_1932# a_2108_2010# a_2113_1932# 2 10 2111 2010
n clka a_2113_1932# a_2123_2010# 2 10 2121 2010
n UART_0/INVX2_66/A a_2123_2010# Gnd 2 10 2126 2010
p UART_0/INVX2_45/A Vdd a_1960_1932# 2 10 1958 1932
p a_1963_1930# a_1960_1932# a_1950_1930# 2 10 1963 1932
p clka a_1950_1930# a_1975_1932# 2 20 1973 1932
p a_1978_1930# a_1975_1932# Vdd 2 20 1978 1932
p a_1994_1930# a_1978_1930# Vdd 2 20 1994 1932
p a_1978_1930# Vdd a_2004_1932# 2 20 2002 1932
p clka a_2004_1932# a_1994_1930# 2 20 2008 1932
p a_1963_1930# a_1994_1930# a_2018_1932# 2 20 2016 1932
p UART_0/NOR2X1_15/Y a_2018_1932# Vdd 2 20 2022 1932
p clka Vdd a_1963_1930# 2 40 2030 1932
p clka a_2049_1932# Vdd 2 40 2054 1932
n a_2113_1932# Gnd UART_0/INVX2_66/A 2 20 2134 2000
n UART_0/OR2X1_3/Y Gnd UART_0/NOR2X1_13/Y 2 10 2182 2010
n UART_0/NOR2X1_13/B UART_0/NOR2X1_13/Y Gnd 2 10 2190 2010
p UART_0/AOI21X1_5/Y Vdd a_2064_1932# 2 20 2062 1932
p a_2049_1932# a_2064_1932# a_2070_1932# 2 20 2068 1932
p clka a_2070_1932# a_2078_1932# 2 20 2076 1932
p a_2081_2003# a_2078_1932# Vdd 2 20 2082 1932
p a_2070_1932# Vdd a_2081_2003# 2 20 2090 1932
p a_2081_2003# Vdd a_2108_1932# 2 20 2106 1932
p clka a_2108_1932# a_2113_1932# 2 20 2111 1932
n UART_0/AOI21X1_3/A Gnd a_2243_2000# 2 20 2241 2000
n UART_0/AOI21X1_3/B a_2243_2000# UART_0/AOI21X1_3/Y 2 20 2246 2000
n UART_0/OR2X1_3/Y UART_0/AOI21X1_3/Y Gnd 2 10 2254 2010
n UART_0/rstate[2] UART_0/AOI21X1_3/B a_2358_1990# 2 30 2356 1990
n UART_0/INVX2_78/Y a_2358_1990# a_2363_1990# 2 30 2361 1990
n UART_0/INVX2_79/Y a_2363_1990# Gnd 2 30 2366 1990
n UART_0/INVX2_65/A a_2457_2000# UART_0/OAI22X1_19/Y 2 20 2462 2000
n UART_0/INVX2_78/Y UART_0/OAI22X1_19/Y a_2457_2000# 2 20 2470 2000
n UART_0/INVX2_64/Y a_2457_2000# Gnd 2 20 2478 2000
n UART_0/INVX2_65/Y Gnd a_2457_2000# 2 20 2486 2000
p a_2049_1932# a_2113_1932# a_2123_1932# 2 10 2121 1932
p UART_0/INVX2_66/A a_2123_1932# Vdd 2 10 2126 1932
p a_2113_1932# Vdd UART_0/INVX2_66/A 2 40 2134 1932
p UART_0/OR2X1_3/Y Vdd a_2184_1932# 2 40 2182 1932
p UART_0/NOR2X1_13/B a_2184_1932# UART_0/NOR2X1_13/Y 2 40 2187 1932
p UART_0/AOI21X1_3/A a_2233_1932# Vdd 2 40 2238 1932
p UART_0/AOI21X1_3/B Vdd a_2233_1932# 2 40 2246 1932
p UART_0/OR2X1_3/Y a_2233_1932# UART_0/AOI21X1_3/Y 2 40 2254 1932
n UART_0/INVX2_64/A Gnd a_2568_1990# 2 30 2566 1990
n UART_0/INVX2_66/A a_2568_1990# a_2573_1990# 2 30 2571 1990
n UART_0/INVX2_67/Y a_2573_1990# UART_0/OAI21X1_27/C 2 30 2576 1990
n UART_0/INVX2_64/Y Gnd a_2624_1990# 2 30 2622 1990
n UART_0/INVX2_67/Y a_2624_1990# a_2629_1990# 2 30 2627 1990
n UART_0/INVX2_66/Y a_2629_1990# UART_0/INVX2_39/A 2 30 2632 1990
n rx_idle Gnd a_2712_2000# 2 20 2710 2000
n UART_0/INVX2_69/Y a_2712_2000# UART_0/NAND2X1_51/Y 2 20 2715 2000
n UART_0/NAND2X1_51/Y UART_0/OAI21X1_38/Y a_2736_2000# 2 20 2734 2000
n UART_0/INVX2_39/A a_2736_2000# Gnd 2 20 2742 2000
n UART_0/INVX2_69/Y Gnd a_2736_2000# 2 20 2750 2000
n UART_0/INVX2_71/A Gnd a_2824_2000# 2 20 2822 2000
n UART_0/INVX2_39/A a_2824_2000# UART_0/INVX2_69/A 2 20 2827 2000
n UART_0/INVX2_69/A Gnd UART_0/INVX2_69/Y 2 20 2846 2000
n UART_0/INVX2_69/Y Gnd UART_0/INVX2_85/A 2 10 2902 2010
n UART_0/INVX2_71/A UART_0/INVX2_85/A Gnd 2 10 2910 2010
p UART_0/rstate[2] UART_0/AOI21X1_3/B Vdd 2 20 2350 1932
p UART_0/INVX2_78/Y Vdd UART_0/AOI21X1_3/B 2 20 2358 1932
p UART_0/INVX2_79/Y UART_0/AOI21X1_3/B Vdd 2 20 2366 1932
p UART_0/INVX2_65/A Vdd a_2464_1932# 2 40 2462 1932
p UART_0/INVX2_78/Y a_2464_1932# UART_0/OAI22X1_19/Y 2 40 2467 1932
p UART_0/INVX2_64/Y UART_0/OAI22X1_19/Y a_2483_1932# 2 40 2481 1932
p UART_0/INVX2_65/Y a_2483_1932# Vdd 2 40 2486 1932
p UART_0/INVX2_64/A Vdd UART_0/OAI21X1_27/C 2 20 2566 1932
p UART_0/INVX2_66/A UART_0/OAI21X1_27/C Vdd 2 20 2574 1932
p UART_0/INVX2_67/Y Vdd UART_0/OAI21X1_27/C 2 20 2582 1932
p UART_0/INVX2_64/Y Vdd UART_0/INVX2_39/A 2 20 2622 1932
p UART_0/INVX2_67/Y UART_0/INVX2_39/A Vdd 2 20 2630 1932
p UART_0/INVX2_66/Y Vdd UART_0/INVX2_39/A 2 20 2638 1932
p rx_idle Vdd UART_0/NAND2X1_51/Y 2 20 2710 1932
p UART_0/INVX2_69/Y UART_0/NAND2X1_51/Y Vdd 2 20 2718 1932
p UART_0/NAND2X1_51/Y Vdd UART_0/OAI21X1_38/Y 2 20 2737 1932
p UART_0/INVX2_39/A UART_0/OAI21X1_38/Y a_2747_1932# 2 40 2745 1932
p UART_0/INVX2_69/Y a_2747_1932# Vdd 2 40 2750 1932
n UART_0/OR2X1_4/B UART_0/INVX2_70/Y Gnd 2 20 2974 2000
n UART_0/INVX2_82/Y UART_0/OAI21X1_39/A a_2995_2000# 2 20 2993 2000
n UART_0/INVX2_83/Y a_2995_2000# Gnd 2 20 2998 2000
n UART_0/INVX2_71/Y Gnd a_3051_2000# 2 20 3049 2000
n UART_0/OR2X1_4/B a_3051_2000# UART_0/AOI21X1_4/Y 2 20 3054 2000
n UART_0/INVX2_73/A UART_0/AOI21X1_4/Y Gnd 2 10 3062 2010
p UART_0/INVX2_71/A Vdd UART_0/INVX2_69/A 2 20 2822 1932
p UART_0/INVX2_39/A UART_0/INVX2_69/A Vdd 2 20 2830 1932
p UART_0/INVX2_69/A Vdd UART_0/INVX2_69/Y 2 40 2846 1932
p UART_0/INVX2_69/Y UART_0/INVX2_85/A a_2907_1932# 2 40 2905 1932
p UART_0/INVX2_71/A a_2907_1932# Vdd 2 40 2910 1932
p UART_0/OR2X1_4/B UART_0/INVX2_70/Y Vdd 2 40 2974 1932
n UART_0/INVX2_73/A Gnd UART_0/INVX2_73/Y 2 20 3110 2000
n UART_0/rcount[2] Gnd a_3128_2000# 2 20 3126 2000
n UART_0/rcount[1] a_3128_2000# UART_0/OR2X1_4/B 2 20 3131 2000
n UART_0/rcount[1] a_3185_2000# UART_0/OAI22X1_22/Y 2 20 3190 2000
n UART_0/INVX2_84/A UART_0/OAI22X1_22/Y a_3185_2000# 2 20 3198 2000
n UART_0/INVX2_61/Y a_3185_2000# Gnd 2 20 3206 2000
n UART_0/INVX2_73/Y Gnd a_3185_2000# 2 20 3214 2000
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4041 2662
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4085 2662
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4106 2662
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4150 2662
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4171 2662
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4216 2662
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4041 2538
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4085 2538
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4106 2538
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4150 2538
n a_4041_2531# Gnd PadFrame_0/17_21/DATA 3 100 4171 2538
n a_4041_2531# PadFrame_0/17_21/DATA Gnd 3 100 4216 2538
p PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Vdd 2 52 4269 2786
p PadFrame_0/17_21/DIB Vdd PadFrame_0/17_21/DI 2 52 4269 2778
p PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Vdd 2 52 4269 2770
p PadFrame_0/17_21/DIB Vdd PadFrame_0/17_21/DI 2 52 4269 2762
p PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Vdd 2 52 4269 2754
p PadFrame_0/17_21/DIB Vdd PadFrame_0/17_21/DI 2 52 4269 2746
p PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Vdd 2 52 4269 2738
p PadFrame_0/17_21/DATA Vdd PadFrame_0/17_21/DIB 2 52 4269 2730
p PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Vdd 2 52 4269 2722
p PadFrame_0/17_21/DATA Vdd PadFrame_0/17_21/DIB 2 52 4269 2714
p PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Vdd 2 52 4269 2706
p PadFrame_0/17_21/DATA Vdd PadFrame_0/17_21/DIB 2 52 4269 2698
p a_4262_2524# a_4041_2531# a_4269_2538# 2 52 4269 2648
p a_4262_2524# a_4269_2538# a_4041_2531# 2 52 4269 2640
n a_4262_2824# Gnd a_4266_2884# 2 30 4353 2827
n Vdd a_4262_2824# Gnd 2 30 4353 2819
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4451 2838
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4495 2838
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4516 2838
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4559 2838
p a_4269_2838# Vdd PadFrame_0/17_20/DATA 3 100 4580 2838
p a_4269_2838# PadFrame_0/17_20/DATA Vdd 3 100 4624 2838
n PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Gnd 2 30 4353 2786
n PadFrame_0/17_21/DIB Gnd PadFrame_0/17_21/DI 2 30 4353 2778
n PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Gnd 2 30 4353 2770
n PadFrame_0/17_21/DIB Gnd PadFrame_0/17_21/DI 2 30 4353 2762
n PadFrame_0/17_21/DIB PadFrame_0/17_21/DI Gnd 2 30 4353 2754
n PadFrame_0/17_21/DIB Gnd PadFrame_0/17_21/DI 2 30 4353 2746
n PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Gnd 2 30 4353 2738
n PadFrame_0/17_21/DATA Gnd PadFrame_0/17_21/DIB 2 30 4353 2730
n PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Gnd 2 30 4353 2722
n PadFrame_0/17_21/DATA Gnd PadFrame_0/17_21/DIB 2 30 4353 2714
p a_4393_2710# PadFrame_0/17_21/DATA PadFrame_0/17_21/DATA 64 10 4395 2710
n PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB Gnd 2 30 4353 2706
n PadFrame_0/17_21/DATA Gnd PadFrame_0/17_21/DIB 2 30 4353 2698
n a_4266_2584# a_4269_2538# a_4041_2531# 2 30 4353 2648
p a_4262_2524# a_4041_2531# a_4269_2538# 2 52 4269 2632
p a_4262_2524# a_4269_2538# a_4041_2531# 2 52 4269 2624
p a_4266_2584# Vdd a_4269_2538# 2 52 4269 2616
p a_4266_2584# a_4269_2538# Vdd 2 52 4269 2608
p a_4266_2584# Vdd a_4269_2538# 2 52 4269 2600
p a_4266_2584# a_4269_2538# Vdd 2 52 4269 2592
p a_4266_2584# Vdd a_4269_2538# 2 52 4269 2584
p rxrxout[5] a_4269_2538# Vdd 2 52 4269 2576
p rxrxout[5] Vdd a_4269_2538# 2 52 4269 2568
p rxrxout[5] a_4269_2538# Vdd 2 52 4269 2560
p rxrxout[5] Vdd a_4269_2538# 2 52 4269 2552
p rxrxout[5] a_4269_2538# Vdd 2 52 4269 2544
n a_4266_2584# a_4041_2531# a_4269_2538# 2 30 4353 2640
n a_4266_2584# a_4269_2538# a_4041_2531# 2 30 4353 2632
p a_4393_2626# PadFrame_0/17_21/DATA PadFrame_0/17_21/DATA 65 10 4395 2626
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4451 2662
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4495 2662
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4516 2662
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4559 2662
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4580 2662
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4624 2662
n a_4266_2584# a_4041_2531# a_4269_2538# 2 30 4353 2624
n a_4262_2524# Gnd a_4041_2531# 2 30 4353 2616
n a_4262_2524# a_4041_2531# Gnd 2 30 4353 2608
n a_4262_2524# Gnd a_4041_2531# 2 30 4353 2600
n a_4262_2524# a_4041_2531# Gnd 2 30 4353 2592
n a_4262_2524# Gnd a_4041_2531# 2 30 4353 2584
n rxrxout[5] a_4041_2531# Gnd 2 30 4353 2576
n rxrxout[5] Gnd a_4041_2531# 2 30 4353 2568
n rxrxout[5] a_4041_2531# Gnd 2 30 4353 2560
n rxrxout[5] Gnd a_4041_2531# 2 30 4353 2552
n rxrxout[5] a_4041_2531# Gnd 2 30 4353 2544
p a_4262_2524# Vdd a_4266_2584# 2 52 4269 2527
p Vdd a_4262_2524# Vdd 2 52 4269 2519
n a_4262_2524# Gnd a_4266_2584# 2 30 4353 2527
n Vdd a_4262_2524# Gnd 2 30 4353 2519
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4451 2538
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4495 2538
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4516 2538
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4559 2538
p a_4269_2538# Vdd PadFrame_0/17_21/DATA 3 100 4580 2538
p a_4269_2538# PadFrame_0/17_21/DATA Vdd 3 100 4624 2538
p Vdd Vdd Gnd 3 100 4453 2362
p Vdd Gnd Vdd 3 100 4497 2362
p Vdd Vdd Gnd 3 100 4518 2362
p Vdd Gnd Vdd 3 100 4562 2362
p Vdd Vdd Gnd 3 100 4582 2362
p Vdd Gnd Vdd 3 100 4626 2362
p Vdd Vdd Gnd 3 100 4453 2238
p Vdd Gnd Vdd 3 100 4497 2238
p Vdd Vdd Gnd 3 100 4518 2238
p Vdd Gnd Vdd 3 100 4562 2238
p Vdd Vdd Gnd 3 100 4582 2238
p Vdd Gnd Vdd 3 100 4626 2238
p UART_0/INVX2_82/Y Vdd UART_0/OAI21X1_39/A 2 20 2990 1932
p UART_0/INVX2_83/Y UART_0/OAI21X1_39/A Vdd 2 20 2998 1932
p UART_0/INVX2_71/Y a_3041_1932# Vdd 2 40 3046 1932
p UART_0/OR2X1_4/B Vdd a_3041_1932# 2 40 3054 1932
p UART_0/INVX2_73/A a_3041_1932# UART_0/AOI21X1_4/Y 2 40 3062 1932
p UART_0/INVX2_73/A Vdd UART_0/INVX2_73/Y 2 40 3110 1932
p UART_0/rcount[2] Vdd UART_0/OR2X1_4/B 2 20 3126 1932
p UART_0/rcount[1] UART_0/OR2X1_4/B Vdd 2 20 3134 1932
p UART_0/rcount[1] Vdd a_3192_1932# 2 40 3190 1932
p UART_0/INVX2_84/A a_3192_1932# UART_0/OAI22X1_22/Y 2 40 3195 1932
p UART_0/INVX2_61/Y UART_0/OAI22X1_22/Y a_3211_1932# 2 40 3209 1932
p UART_0/INVX2_73/Y a_3211_1932# Vdd 2 40 3214 1932
p UART_0/INVX2_63/Y Vdd UART_0/AOI21X1_1/A 2 20 1657 1900
p UART_0/INVX2_74/Y UART_0/AOI21X1_1/A a_1667_1880# 2 40 1665 1880
p UART_0/tstate[2] a_1667_1880# Vdd 2 40 1670 1880
p UART_0/tstate[0] UART_0/INVX2_75/Y Vdd 2 40 1758 1880
p UART_0/tstate[2] Vdd UART_0/INVX2_76/Y 2 40 1798 1880
p a_1814_1830# UART_0/tstate[0] Vdd 2 40 1814 1880
p UART_0/tstate[0] Vdd a_1824_1910# 2 10 1822 1910
p a_1827_1883# a_1824_1910# a_1814_1830# 2 10 1827 1910
p UART_0/INVX2_52/Y a_1814_1830# a_1839_1900# 2 20 1837 1900
p a_1842_1830# a_1839_1900# Vdd 2 20 1842 1900
p a_1858_1830# a_1842_1830# Vdd 2 20 1858 1900
p a_1842_1830# Vdd a_1868_1900# 2 20 1866 1900
p UART_0/INVX2_52/Y a_1868_1900# a_1858_1830# 2 20 1872 1900
p a_1827_1883# a_1858_1830# a_1882_1900# 2 20 1880 1900
p UART_0/OAI22X1_18/Y a_1882_1900# Vdd 2 20 1886 1900
n UART_0/INVX2_63/Y UART_0/AOI21X1_1/A a_1656_1832# 2 20 1654 1832
n UART_0/INVX2_74/Y a_1656_1832# Gnd 2 20 1662 1832
n UART_0/tstate[2] Gnd a_1656_1832# 2 20 1670 1832
n UART_0/tstate[0] UART_0/INVX2_75/Y Gnd 2 20 1758 1832
n UART_0/tstate[2] Gnd UART_0/INVX2_76/Y 2 20 1798 1832
n a_1814_1830# UART_0/tstate[0] Gnd 2 20 1814 1832
p UART_0/INVX2_52/Y Vdd a_1827_1883# 2 40 1894 1880
p UART_0/INVX2_76/Y Vdd UART_0/NOR2X1_15/B 2 20 1910 1900
p UART_0/NAND2X1_56/A UART_0/NOR2X1_15/B Vdd 2 20 1918 1900
p UART_0/OR2X1_2/Y Vdd a_1984_1880# 2 40 1982 1880
p UART_0/NOR2X1_15/B a_1984_1880# UART_0/NOR2X1_15/Y 2 40 1987 1880
p UART_0/OR2X1_3/Y UART_0/AOI21X1_5/Y a_2080_1880# 2 40 2078 1880
p UART_0/AOI21X1_5/B a_2080_1880# Vdd 2 40 2086 1880
p UART_0/AOI21X1_5/A Vdd a_2080_1880# 2 40 2094 1880
p UART_0/NAND2X1_57/A Vdd UART_0/NOR2X1_13/B 2 20 2182 1900
p UART_0/INVX2_80/Y UART_0/NOR2X1_13/B Vdd 2 20 2190 1900
p UART_0/rstate[0] UART_0/AOI21X1_3/A Vdd 2 20 2238 1900
p UART_0/INVX2_80/Y Vdd UART_0/AOI21X1_3/A 2 20 2246 1900
p UART_0/rstate[1] UART_0/AOI21X1_3/A Vdd 2 20 2254 1900
p UART_0/rstate[1] Vdd UART_0/AOI21X1_5/B 2 20 2350 1900
p UART_0/INVX2_79/Y UART_0/AOI21X1_5/B Vdd 2 20 2358 1900
p UART_0/NOR2X1_16/Y Vdd UART_0/AOI21X1_5/B 2 20 2366 1900
n UART_0/tstate[0] Gnd a_1824_1832# 2 10 1822 1832
n UART_0/INVX2_52/Y a_1824_1832# a_1814_1830# 2 10 1827 1832
n a_1827_1883# a_1814_1830# a_1839_1832# 2 10 1837 1832
n a_1842_1830# a_1839_1832# Gnd 2 10 1842 1832
n a_1858_1830# a_1842_1830# Gnd 2 10 1858 1832
n a_1842_1830# Gnd a_1869_1832# 2 10 1867 1832
n a_1827_1883# a_1869_1832# a_1858_1830# 2 10 1872 1832
n UART_0/INVX2_52/Y a_1858_1830# a_1882_1832# 2 10 1880 1832
n UART_0/OAI22X1_18/Y a_1882_1832# Gnd 2 10 1886 1832
n UART_0/INVX2_52/Y Gnd a_1827_1883# 2 20 1894 1832
n UART_0/INVX2_76/Y UART_0/NOR2X1_15/B a_1915_1832# 2 20 1913 1832
n UART_0/NAND2X1_56/A a_1915_1832# Gnd 2 20 1918 1832
p UART_0/INVX2_65/A Vdd a_2464_1880# 2 40 2462 1880
p UART_0/INVX2_79/Y a_2464_1880# UART_0/OAI22X1_23/Y 2 40 2467 1880
p UART_0/INVX2_66/Y UART_0/OAI22X1_23/Y a_2483_1880# 2 40 2481 1880
p UART_0/INVX2_65/Y a_2483_1880# Vdd 2 40 2486 1880
p UART_0/INVX2_65/A Vdd a_2560_1880# 2 40 2558 1880
p UART_0/INVX2_80/Y a_2560_1880# UART_0/OAI22X1_24/Y 2 40 2563 1880
p UART_0/INVX2_67/Y UART_0/OAI22X1_24/Y a_2579_1880# 2 40 2577 1880
p UART_0/INVX2_65/Y a_2579_1880# Vdd 2 40 2582 1880
p UART_0/INVX2_66/Y Vdd UART_0/INVX2_71/A 2 20 2622 1900
p UART_0/INVX2_67/Y UART_0/INVX2_71/A Vdd 2 20 2630 1900
p UART_0/INVX2_64/A Vdd UART_0/INVX2_71/A 2 20 2638 1900
n UART_0/OR2X1_2/Y Gnd UART_0/NOR2X1_15/Y 2 10 1982 1832
n UART_0/NOR2X1_15/B UART_0/NOR2X1_15/Y Gnd 2 10 1990 1832
n UART_0/OR2X1_3/Y Gnd UART_0/AOI21X1_5/Y 2 10 2078 1832
n UART_0/AOI21X1_5/B UART_0/AOI21X1_5/Y a_2088_1832# 2 20 2086 1832
n UART_0/AOI21X1_5/A a_2088_1832# Gnd 2 20 2091 1832
n UART_0/NAND2X1_57/A Gnd a_2184_1832# 2 20 2182 1832
n UART_0/INVX2_80/Y a_2184_1832# UART_0/NOR2X1_13/B 2 20 2187 1832
n UART_0/rstate[0] UART_0/AOI21X1_3/A a_2246_1832# 2 30 2244 1832
n UART_0/INVX2_80/Y a_2246_1832# a_2251_1832# 2 30 2249 1832
n UART_0/rstate[1] a_2251_1832# Gnd 2 30 2254 1832
n UART_0/rstate[1] Gnd a_2352_1832# 2 30 2350 1832
n UART_0/INVX2_79/Y a_2352_1832# a_2357_1832# 2 30 2355 1832
n UART_0/NOR2X1_16/Y a_2357_1832# UART_0/AOI21X1_5/B 2 30 2360 1832
p a_2694_1830# rx_idle Vdd 2 40 2694 1880
p rx_idle Vdd a_2704_1910# 2 10 2702 1910
p a_2707_1883# a_2704_1910# a_2694_1830# 2 10 2707 1910
p UART_0/INVX2_54/Y a_2694_1830# a_2719_1900# 2 20 2717 1900
p a_2722_1830# a_2719_1900# Vdd 2 20 2722 1900
p a_2738_1830# a_2722_1830# Vdd 2 20 2738 1900
p a_2722_1830# Vdd a_2748_1900# 2 20 2746 1900
p UART_0/INVX2_54/Y a_2748_1900# a_2738_1830# 2 20 2752 1900
p a_2707_1883# a_2738_1830# a_2762_1900# 2 20 2760 1900
p UART_0/OAI21X1_38/Y a_2762_1900# Vdd 2 20 2766 1900
n UART_0/INVX2_65/A a_2457_1832# UART_0/OAI22X1_23/Y 2 20 2462 1832
n UART_0/INVX2_79/Y UART_0/OAI22X1_23/Y a_2457_1832# 2 20 2470 1832
n UART_0/INVX2_66/Y a_2457_1832# Gnd 2 20 2478 1832
n UART_0/INVX2_65/Y Gnd a_2457_1832# 2 20 2486 1832
n UART_0/INVX2_65/A a_2553_1832# UART_0/OAI22X1_24/Y 2 20 2558 1832
n UART_0/INVX2_80/Y UART_0/OAI22X1_24/Y a_2553_1832# 2 20 2566 1832
n UART_0/INVX2_67/Y a_2553_1832# Gnd 2 20 2574 1832
n UART_0/INVX2_65/Y Gnd a_2553_1832# 2 20 2582 1832
n UART_0/INVX2_66/Y Gnd a_2624_1832# 2 30 2622 1832
n UART_0/INVX2_67/Y a_2624_1832# a_2629_1832# 2 30 2627 1832
n UART_0/INVX2_64/A a_2629_1832# UART_0/INVX2_71/A 2 30 2632 1832
n a_2694_1830# rx_idle Gnd 2 20 2694 1832
p UART_0/INVX2_54/Y Vdd a_2707_1883# 2 40 2774 1880
p UART_0/INVX2_69/A Vdd a_2832_1880# 2 40 2830 1880
p UART_0/INVX2_81/Y a_2832_1880# UART_0/OAI21X1_44/Y 2 40 2835 1880
p UART_0/OAI21X1_44/C UART_0/OAI21X1_44/Y Vdd 2 20 2843 1900
p UART_0/NOR2X1_17/Y UART_0/OAI21X1_44/C Vdd 2 20 2894 1900
p UART_0/OAI21X1_35/A Vdd UART_0/OAI21X1_44/C 2 20 2902 1900
p UART_0/INVX2_85/A UART_0/OAI21X1_44/C Vdd 2 20 2910 1900
p UART_0/INVX2_70/Y Vdd UART_0/NAND3X1_25/Y 2 20 2990 1900
p UART_0/INVX2_82/Y UART_0/NAND3X1_25/Y Vdd 2 20 2998 1900
p UART_0/INVX2_84/Y Vdd UART_0/NAND3X1_25/Y 2 20 3006 1900
p UART_0/rcount[0] Vdd a_3048_1880# 2 40 3046 1880
p UART_0/INVX2_71/A a_3048_1880# UART_0/INVX2_73/A 2 40 3051 1880
p UART_0/INVX2_69/A UART_0/INVX2_73/A Vdd 2 20 3059 1900
n rx_idle Gnd a_2704_1832# 2 10 2702 1832
n UART_0/INVX2_54/Y a_2704_1832# a_2694_1830# 2 10 2707 1832
n a_2707_1883# a_2694_1830# a_2719_1832# 2 10 2717 1832
n a_2722_1830# a_2719_1832# Gnd 2 10 2722 1832
n a_2738_1830# a_2722_1830# Gnd 2 10 2738 1832
n a_2722_1830# Gnd a_2749_1832# 2 10 2747 1832
n a_2707_1883# a_2749_1832# a_2738_1830# 2 10 2752 1832
n UART_0/INVX2_54/Y a_2738_1830# a_2762_1832# 2 10 2760 1832
n UART_0/OAI21X1_38/Y a_2762_1832# Gnd 2 10 2766 1832
n UART_0/INVX2_54/Y Gnd a_2707_1883# 2 20 2774 1832
n UART_0/INVX2_69/A a_2825_1832# Gnd 2 20 2830 1832
n UART_0/INVX2_81/Y Gnd a_2825_1832# 2 20 2838 1832
n UART_0/OAI21X1_44/C a_2825_1832# UART_0/OAI21X1_44/Y 2 20 2846 1832
n UART_0/NOR2X1_17/Y UART_0/OAI21X1_44/C a_2902_1832# 2 30 2900 1832
n UART_0/OAI21X1_35/A a_2902_1832# a_2907_1832# 2 30 2905 1832
n UART_0/INVX2_85/A a_2907_1832# Gnd 2 30 2910 1832
n UART_0/INVX2_70/Y Gnd a_2992_1832# 2 30 2990 1832
n UART_0/INVX2_82/Y a_2992_1832# a_2997_1832# 2 30 2995 1832
n UART_0/INVX2_84/Y a_2997_1832# UART_0/NAND3X1_25/Y 2 30 3000 1832
p UART_0/INVX2_84/A UART_0/INVX2_84/Y Vdd 2 40 3118 1880
p UART_0/INVX2_85/A Vdd UART_0/INVX2_84/A 2 20 3166 1900
p UART_0/rcount[0] UART_0/INVX2_84/A Vdd 2 20 3174 1900
p UART_0/INVX2_69/A Vdd a_3192_1880# 2 40 3190 1880
p UART_0/INVX2_83/Y a_3192_1880# UART_0/OAI22X1_25/Y 2 40 3195 1880
p UART_0/INVX2_85/Y UART_0/OAI22X1_25/Y a_3211_1880# 2 40 3209 1880
p UART_0/rcount[0] a_3211_1880# Vdd 2 40 3214 1880
p UART_0/INVX2_54/Y a_3225_1832# Vdd 2 40 3230 1880
p UART_0/OAI22X1_22/Y Vdd a_3240_1900# 2 20 3238 1900
p a_3225_1832# a_3240_1900# a_3246_1832# 2 20 3244 1900
p UART_0/INVX2_54/Y a_3246_1832# a_3254_1900# 2 20 3252 1900
p a_3257_1830# a_3254_1900# Vdd 2 20 3258 1900
p a_3246_1832# Vdd a_3257_1830# 2 20 3266 1900
p a_3257_1830# Vdd a_3284_1900# 2 20 3282 1900
p UART_0/INVX2_54/Y a_3284_1900# a_3289_1832# 2 20 3287 1900
p a_3225_1832# a_3289_1832# a_3299_1910# 2 10 3297 1910
p UART_0/rcount[1] a_3299_1910# Vdd 2 10 3302 1910
n UART_0/rcount[0] a_3041_1832# Gnd 2 20 3046 1832
n UART_0/INVX2_71/A Gnd a_3041_1832# 2 20 3054 1832
n UART_0/INVX2_69/A a_3041_1832# UART_0/INVX2_73/A 2 20 3062 1832
n UART_0/INVX2_84/A UART_0/INVX2_84/Y Gnd 2 20 3118 1832
n UART_0/INVX2_85/A Gnd a_3168_1832# 2 20 3166 1832
n UART_0/rcount[0] a_3168_1832# UART_0/INVX2_84/A 2 20 3171 1832
n UART_0/INVX2_69/A a_3185_1832# Gnd 2 20 3190 1832
n UART_0/INVX2_83/Y Gnd a_3185_1832# 2 20 3198 1832
n UART_0/INVX2_85/Y a_3185_1832# UART_0/OAI22X1_25/Y 2 20 3206 1832
n UART_0/rcount[0] UART_0/OAI22X1_25/Y a_3185_1832# 2 20 3214 1832
n UART_0/INVX2_54/Y a_3225_1832# Gnd 2 20 3230 1832
p a_3289_1832# Vdd UART_0/rcount[1] 2 40 3310 1880
n UART_0/OAI22X1_22/Y Gnd a_3240_1832# 2 10 3238 1832
n UART_0/INVX2_54/Y a_3240_1832# a_3246_1832# 2 10 3244 1832
n a_3225_1832# a_3246_1832# a_3254_1832# 2 10 3252 1832
n a_3257_1830# a_3254_1832# Gnd 2 10 3257 1832
n a_3246_1832# Gnd a_3257_1830# 2 10 3266 1832
n a_3257_1830# Gnd a_3284_1832# 2 10 3282 1832
n a_3225_1832# a_3284_1832# a_3289_1832# 2 10 3287 1832
n UART_0/INVX2_54/Y a_3289_1832# a_3299_1832# 2 10 3297 1832
n UART_0/rcount[1] a_3299_1832# Gnd 2 10 3302 1832
n a_3289_1832# Gnd UART_0/rcount[1] 2 20 3310 1832
n tx_rdy UART_0/INVX2_74/Y Gnd 2 20 1710 1800
n UART_0/tstate[0] Gnd a_1760_1790# 2 30 1758 1790
n UART_0/INVX2_63/Y a_1760_1790# a_1765_1790# 2 30 1763 1790
n tx_rdy a_1765_1790# UART_0/NAND3X1_19/Y 2 30 1768 1790
n UART_0/tstate[0] a_1873_1800# Gnd 2 20 1878 1800
n UART_0/INVX2_63/Y Gnd a_1873_1800# 2 20 1886 1800
n UART_0/NAND3X1_19/Y a_1873_1800# UART_0/NAND2X1_56/A 2 20 1894 1800
n rx_rdy Gnd UART_0/INVX2_77/Y 2 20 2030 1800
n UART_0/INVX2_78/Y UART_0/AOI21X1_5/A a_2104_1800# 2 20 2102 1800
n UART_0/INVX2_77/Y a_2104_1800# Gnd 2 20 2110 1800
n UART_0/rstate[2] Gnd a_2104_1800# 2 20 2118 1800
p tx_rdy UART_0/INVX2_74/Y Vdd 2 40 1710 1732
p UART_0/tstate[0] Vdd UART_0/NAND3X1_19/Y 2 20 1758 1732
p UART_0/INVX2_63/Y UART_0/NAND3X1_19/Y Vdd 2 20 1766 1732
p tx_rdy Vdd UART_0/NAND3X1_19/Y 2 20 1774 1732
p UART_0/tstate[0] Vdd a_1880_1732# 2 40 1878 1732
p UART_0/INVX2_63/Y a_1880_1732# UART_0/NAND2X1_56/A 2 40 1883 1732
p UART_0/NAND3X1_19/Y UART_0/NAND2X1_56/A Vdd 2 20 1891 1732
p rx_rdy Vdd UART_0/INVX2_77/Y 2 40 2030 1732
n rx_rdy UART_0/NAND3X1_21/Y a_2182_1790# 2 30 2180 1790
n UART_0/INVX2_78/Y a_2182_1790# a_2187_1790# 2 30 2185 1790
n UART_0/rstate[0] a_2187_1790# Gnd 2 30 2190 1790
n UART_0/NAND3X1_21/Y UART_0/NAND2X1_57/A a_2208_1800# 2 20 2206 1800
n UART_0/INVX2_78/Y a_2208_1800# Gnd 2 20 2214 1800
n UART_0/rstate[0] Gnd a_2208_1800# 2 20 2222 1800
n UART_0/rstate[1] Gnd UART_0/INVX2_78/Y 2 20 2294 1800
n UART_0/rstate[0] Gnd UART_0/INVX2_79/Y 2 20 2358 1800
n a_2422_1730# UART_0/rstate[0] Gnd 2 20 2422 1800
n UART_0/rstate[0] Gnd a_2432_1810# 2 10 2430 1810
n UART_0/INVX2_54/Y a_2432_1810# a_2422_1730# 2 10 2435 1810
n a_2435_1730# a_2422_1730# a_2447_1810# 2 10 2445 1810
n a_2450_1730# a_2447_1810# Gnd 2 10 2450 1810
n a_2466_1730# a_2450_1730# Gnd 2 10 2466 1810
n a_2450_1730# Gnd a_2477_1810# 2 10 2475 1810
n a_2435_1730# a_2477_1810# a_2466_1730# 2 10 2480 1810
n UART_0/INVX2_54/Y a_2466_1730# a_2490_1810# 2 10 2488 1810
n UART_0/OAI22X1_23/Y a_2490_1810# Gnd 2 10 2494 1810
p UART_0/INVX2_78/Y Vdd UART_0/AOI21X1_5/A 2 20 2105 1732
p UART_0/INVX2_77/Y UART_0/AOI21X1_5/A a_2115_1732# 2 40 2113 1732
p UART_0/rstate[2] a_2115_1732# Vdd 2 40 2118 1732
p rx_rdy UART_0/NAND3X1_21/Y Vdd 2 20 2174 1732
p UART_0/INVX2_78/Y Vdd UART_0/NAND3X1_21/Y 2 20 2182 1732
p UART_0/rstate[0] UART_0/NAND3X1_21/Y Vdd 2 20 2190 1732
p UART_0/NAND3X1_21/Y Vdd UART_0/NAND2X1_57/A 2 20 2209 1732
p UART_0/INVX2_78/Y UART_0/NAND2X1_57/A a_2219_1732# 2 40 2217 1732
p UART_0/rstate[0] a_2219_1732# Vdd 2 40 2222 1732
p UART_0/rstate[1] Vdd UART_0/INVX2_78/Y 2 40 2294 1732
p UART_0/rstate[0] Vdd UART_0/INVX2_79/Y 2 40 2358 1732
p a_2422_1730# UART_0/rstate[0] Vdd 2 40 2422 1732
n UART_0/INVX2_54/Y Gnd a_2435_1730# 2 20 2502 1800
n UART_0/rstate[2] Gnd UART_0/INVX2_80/Y 2 20 2526 1800
n UART_0/INVX2_54/Y a_2569_1732# Gnd 2 20 2574 1800
n UART_0/OAI22X1_24/Y Gnd a_2584_1810# 2 10 2582 1810
n UART_0/INVX2_54/Y a_2584_1810# a_2590_1732# 2 10 2588 1810
n a_2569_1732# a_2590_1732# a_2598_1810# 2 10 2596 1810
n a_2601_1803# a_2598_1810# Gnd 2 10 2601 1810
n a_2590_1732# Gnd a_2601_1803# 2 10 2610 1810
n a_2601_1803# Gnd a_2628_1810# 2 10 2626 1810
n a_2569_1732# a_2628_1810# a_2633_1732# 2 10 2631 1810
n UART_0/INVX2_54/Y a_2633_1732# a_2643_1810# 2 10 2641 1810
n UART_0/rstate[2] a_2643_1810# Gnd 2 10 2646 1810
p UART_0/rstate[0] Vdd a_2432_1732# 2 10 2430 1732
p a_2435_1730# a_2432_1732# a_2422_1730# 2 10 2435 1732
p UART_0/INVX2_54/Y a_2422_1730# a_2447_1732# 2 20 2445 1732
p a_2450_1730# a_2447_1732# Vdd 2 20 2450 1732
p a_2466_1730# a_2450_1730# Vdd 2 20 2466 1732
p a_2450_1730# Vdd a_2476_1732# 2 20 2474 1732
p UART_0/INVX2_54/Y a_2476_1732# a_2466_1730# 2 20 2480 1732
p a_2435_1730# a_2466_1730# a_2490_1732# 2 20 2488 1732
p UART_0/OAI22X1_23/Y a_2490_1732# Vdd 2 20 2494 1732
p UART_0/INVX2_54/Y Vdd a_2435_1730# 2 40 2502 1732
p UART_0/rstate[2] Vdd UART_0/INVX2_80/Y 2 40 2526 1732
p UART_0/INVX2_54/Y a_2569_1732# Vdd 2 40 2574 1732
n a_2633_1732# Gnd UART_0/rstate[2] 2 20 2654 1800
n UART_0/rstate[2] Gnd UART_0/NOR2X1_16/Y 2 10 2694 1810
n rx_busy UART_0/NOR2X1_16/Y Gnd 2 10 2702 1810
p UART_0/OAI22X1_24/Y Vdd a_2584_1732# 2 20 2582 1732
p a_2569_1732# a_2584_1732# a_2590_1732# 2 20 2588 1732
p UART_0/INVX2_54/Y a_2590_1732# a_2598_1732# 2 20 2596 1732
p a_2601_1803# a_2598_1732# Vdd 2 20 2602 1732
p a_2590_1732# Vdd a_2601_1803# 2 20 2610 1732
p a_2601_1803# Vdd a_2628_1732# 2 20 2626 1732
p UART_0/INVX2_54/Y a_2628_1732# a_2633_1732# 2 20 2631 1732
n rx_busy Gnd UART_0/INVX2_81/Y 2 20 2742 1800
n a_2774_1730# rx_busy Gnd 2 20 2774 1800
n rx_busy Gnd a_2784_1810# 2 10 2782 1810
n UART_0/INVX2_54/Y a_2784_1810# a_2774_1730# 2 10 2787 1810
n a_2787_1730# a_2774_1730# a_2799_1810# 2 10 2797 1810
n a_2802_1730# a_2799_1810# Gnd 2 10 2802 1810
n a_2818_1730# a_2802_1730# Gnd 2 10 2818 1810
n a_2802_1730# Gnd a_2829_1810# 2 10 2827 1810
n a_2787_1730# a_2829_1810# a_2818_1730# 2 10 2832 1810
n UART_0/INVX2_54/Y a_2818_1730# a_2842_1810# 2 10 2840 1810
n UART_0/OAI21X1_44/Y a_2842_1810# Gnd 2 10 2846 1810
p a_2569_1732# a_2633_1732# a_2643_1732# 2 10 2641 1732
p UART_0/rstate[2] a_2643_1732# Vdd 2 10 2646 1732
p a_2633_1732# Vdd UART_0/rstate[2] 2 40 2654 1732
p UART_0/rstate[2] UART_0/NOR2X1_16/Y a_2699_1732# 2 40 2697 1732
p rx_busy a_2699_1732# Vdd 2 40 2702 1732
p rx_busy Vdd UART_0/INVX2_81/Y 2 40 2742 1732
p a_2774_1730# rx_busy Vdd 2 40 2774 1732
n UART_0/INVX2_54/Y Gnd a_2787_1730# 2 20 2854 1800
n UART_0/rcount[3] Gnd UART_0/NOR2X1_17/Y 2 10 2918 1810
n UART_0/INVX2_70/Y UART_0/NOR2X1_17/Y Gnd 2 10 2926 1810
n UART_0/rcount[3] Gnd UART_0/INVX2_82/Y 2 20 2982 1800
n UART_0/rcount[0] Gnd UART_0/INVX2_83/Y 2 20 2998 1800
n UART_0/AOI21X1_4/Y a_3049_1800# Gnd 2 20 3054 1800
n UART_0/INVX2_82/Y Gnd a_3049_1800# 2 20 3062 1800
n UART_0/NAND3X1_25/Y a_3049_1800# UART_0/OAI21X1_46/Y 2 20 3070 1800
n a_3086_1730# UART_0/rcount[3] Gnd 2 20 3086 1800
n UART_0/rcount[3] Gnd a_3096_1810# 2 10 3094 1810
n UART_0/INVX2_54/Y a_3096_1810# a_3086_1730# 2 10 3099 1810
n a_3099_1730# a_3086_1730# a_3111_1810# 2 10 3109 1810
n a_3114_1730# a_3111_1810# Gnd 2 10 3114 1810
n a_3130_1730# a_3114_1730# Gnd 2 10 3130 1810
n a_3114_1730# Gnd a_3141_1810# 2 10 3139 1810
n a_3099_1730# a_3141_1810# a_3130_1730# 2 10 3144 1810
n UART_0/INVX2_54/Y a_3130_1730# a_3154_1810# 2 10 3152 1810
n UART_0/OAI21X1_46/Y a_3154_1810# Gnd 2 10 3158 1810
p rx_busy Vdd a_2784_1732# 2 10 2782 1732
p a_2787_1730# a_2784_1732# a_2774_1730# 2 10 2787 1732
p UART_0/INVX2_54/Y a_2774_1730# a_2799_1732# 2 20 2797 1732
p a_2802_1730# a_2799_1732# Vdd 2 20 2802 1732
p a_2818_1730# a_2802_1730# Vdd 2 20 2818 1732
p a_2802_1730# Vdd a_2828_1732# 2 20 2826 1732
p UART_0/INVX2_54/Y a_2828_1732# a_2818_1730# 2 20 2832 1732
p a_2787_1730# a_2818_1730# a_2842_1732# 2 20 2840 1732
p UART_0/OAI21X1_44/Y a_2842_1732# Vdd 2 20 2846 1732
p UART_0/INVX2_54/Y Vdd a_2787_1730# 2 40 2854 1732
p UART_0/rcount[3] Vdd a_2920_1732# 2 40 2918 1732
p UART_0/INVX2_70/Y a_2920_1732# UART_0/NOR2X1_17/Y 2 40 2923 1732
p UART_0/rcount[3] Vdd UART_0/INVX2_82/Y 2 40 2982 1732
p UART_0/rcount[0] Vdd UART_0/INVX2_83/Y 2 40 2998 1732
p UART_0/AOI21X1_4/Y Vdd a_3056_1732# 2 40 3054 1732
p UART_0/INVX2_82/Y a_3056_1732# UART_0/OAI21X1_46/Y 2 40 3059 1732
p UART_0/NAND3X1_25/Y UART_0/OAI21X1_46/Y Vdd 2 20 3067 1732
p a_3086_1730# UART_0/rcount[3] Vdd 2 40 3086 1732
n UART_0/INVX2_54/Y Gnd a_3099_1730# 2 20 3166 1800
n UART_0/INVX2_85/A Gnd UART_0/INVX2_85/Y 2 20 3182 1800
n UART_0/INVX2_54/Y a_3225_1732# Gnd 2 20 3230 1800
n UART_0/OAI22X1_25/Y Gnd a_3240_1810# 2 10 3238 1810
n UART_0/INVX2_54/Y a_3240_1810# a_3246_1732# 2 10 3244 1810
n a_3225_1732# a_3246_1732# a_3254_1810# 2 10 3252 1810
n a_3257_1803# a_3254_1810# Gnd 2 10 3257 1810
n a_3246_1732# Gnd a_3257_1803# 2 10 3266 1810
n a_3257_1803# Gnd a_3284_1810# 2 10 3282 1810
n a_3225_1732# a_3284_1810# a_3289_1732# 2 10 3287 1810
n UART_0/INVX2_54/Y a_3289_1732# a_3299_1810# 2 10 3297 1810
n UART_0/rcount[0] a_3299_1810# Gnd 2 10 3302 1810
p UART_0/rcount[3] Vdd a_3096_1732# 2 10 3094 1732
p a_3099_1730# a_3096_1732# a_3086_1730# 2 10 3099 1732
p UART_0/INVX2_54/Y a_3086_1730# a_3111_1732# 2 20 3109 1732
p a_3114_1730# a_3111_1732# Vdd 2 20 3114 1732
p a_3130_1730# a_3114_1730# Vdd 2 20 3130 1732
p a_3114_1730# Vdd a_3140_1732# 2 20 3138 1732
p UART_0/INVX2_54/Y a_3140_1732# a_3130_1730# 2 20 3144 1732
p a_3099_1730# a_3130_1730# a_3154_1732# 2 20 3152 1732
p UART_0/OAI21X1_46/Y a_3154_1732# Vdd 2 20 3158 1732
p UART_0/INVX2_54/Y Vdd a_3099_1730# 2 40 3166 1732
p UART_0/INVX2_85/A Vdd UART_0/INVX2_85/Y 2 40 3182 1732
p UART_0/INVX2_54/Y a_3225_1732# Vdd 2 40 3230 1732
n a_3289_1732# Gnd UART_0/rcount[0] 2 20 3310 1800
p UART_0/OAI22X1_25/Y Vdd a_3240_1732# 2 20 3238 1732
p a_3225_1732# a_3240_1732# a_3246_1732# 2 20 3244 1732
p UART_0/INVX2_54/Y a_3246_1732# a_3254_1732# 2 20 3252 1732
p a_3257_1803# a_3254_1732# Vdd 2 20 3258 1732
p a_3246_1732# Vdd a_3257_1803# 2 20 3266 1732
p a_3257_1803# Vdd a_3284_1732# 2 20 3282 1732
p UART_0/INVX2_54/Y a_3284_1732# a_3289_1732# 2 20 3287 1732
p a_3225_1732# a_3289_1732# a_3299_1732# 2 10 3297 1732
p UART_0/rcount[0] a_3299_1732# Vdd 2 10 3302 1732
p a_3289_1732# Vdd UART_0/rcount[0] 2 40 3310 1732
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4041 2062
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4085 2062
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4106 2062
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4150 2062
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4171 2062
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4216 2062
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4041 1938
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4085 1938
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4106 1938
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4150 1938
n a_4041_1931# Gnd PadFrame_0/17_22/DATA 3 100 4171 1938
n a_4041_1931# PadFrame_0/17_22/DATA Gnd 3 100 4216 1938
p PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Vdd 2 52 4269 2186
p PadFrame_0/17_22/DIB Vdd PadFrame_0/17_22/DI 2 52 4269 2178
p PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Vdd 2 52 4269 2170
p PadFrame_0/17_22/DIB Vdd PadFrame_0/17_22/DI 2 52 4269 2162
p PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Vdd 2 52 4269 2154
p PadFrame_0/17_22/DIB Vdd PadFrame_0/17_22/DI 2 52 4269 2146
p PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Vdd 2 52 4269 2138
p PadFrame_0/17_22/DATA Vdd PadFrame_0/17_22/DIB 2 52 4269 2130
p PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Vdd 2 52 4269 2122
p PadFrame_0/17_22/DATA Vdd PadFrame_0/17_22/DIB 2 52 4269 2114
p PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Vdd 2 52 4269 2106
p PadFrame_0/17_22/DATA Vdd PadFrame_0/17_22/DIB 2 52 4269 2098
p a_4262_1924# a_4041_1931# a_4269_1938# 2 52 4269 2048
p a_4262_1924# a_4269_1938# a_4041_1931# 2 52 4269 2040
n PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Gnd 2 30 4353 2186
n PadFrame_0/17_22/DIB Gnd PadFrame_0/17_22/DI 2 30 4353 2178
n PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Gnd 2 30 4353 2170
n PadFrame_0/17_22/DIB Gnd PadFrame_0/17_22/DI 2 30 4353 2162
n PadFrame_0/17_22/DIB PadFrame_0/17_22/DI Gnd 2 30 4353 2154
n PadFrame_0/17_22/DIB Gnd PadFrame_0/17_22/DI 2 30 4353 2146
n PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Gnd 2 30 4353 2138
n PadFrame_0/17_22/DATA Gnd PadFrame_0/17_22/DIB 2 30 4353 2130
n PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Gnd 2 30 4353 2122
n PadFrame_0/17_22/DATA Gnd PadFrame_0/17_22/DIB 2 30 4353 2114
p a_4393_2110# PadFrame_0/17_22/DATA PadFrame_0/17_22/DATA 64 10 4395 2110
n PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB Gnd 2 30 4353 2106
n PadFrame_0/17_22/DATA Gnd PadFrame_0/17_22/DIB 2 30 4353 2098
n a_4266_1984# a_4269_1938# a_4041_1931# 2 30 4353 2048
p a_4262_1924# a_4041_1931# a_4269_1938# 2 52 4269 2032
p a_4262_1924# a_4269_1938# a_4041_1931# 2 52 4269 2024
p a_4266_1984# Vdd a_4269_1938# 2 52 4269 2016
p a_4266_1984# a_4269_1938# Vdd 2 52 4269 2008
p a_4266_1984# Vdd a_4269_1938# 2 52 4269 2000
p a_4266_1984# a_4269_1938# Vdd 2 52 4269 1992
p a_4266_1984# Vdd a_4269_1938# 2 52 4269 1984
p rxrxout[3] a_4269_1938# Vdd 2 52 4269 1976
p rxrxout[3] Vdd a_4269_1938# 2 52 4269 1968
p rxrxout[3] a_4269_1938# Vdd 2 52 4269 1960
p rxrxout[3] Vdd a_4269_1938# 2 52 4269 1952
p rxrxout[3] a_4269_1938# Vdd 2 52 4269 1944
n a_4266_1984# a_4041_1931# a_4269_1938# 2 30 4353 2040
n a_4266_1984# a_4269_1938# a_4041_1931# 2 30 4353 2032
p a_4393_2026# PadFrame_0/17_22/DATA PadFrame_0/17_22/DATA 65 10 4395 2026
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4451 2062
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4495 2062
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4516 2062
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4559 2062
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4580 2062
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4624 2062
n a_4266_1984# a_4041_1931# a_4269_1938# 2 30 4353 2024
n a_4262_1924# Gnd a_4041_1931# 2 30 4353 2016
n a_4262_1924# a_4041_1931# Gnd 2 30 4353 2008
n a_4262_1924# Gnd a_4041_1931# 2 30 4353 2000
n a_4262_1924# a_4041_1931# Gnd 2 30 4353 1992
n a_4262_1924# Gnd a_4041_1931# 2 30 4353 1984
n rxrxout[3] a_4041_1931# Gnd 2 30 4353 1976
n rxrxout[3] Gnd a_4041_1931# 2 30 4353 1968
n rxrxout[3] a_4041_1931# Gnd 2 30 4353 1960
n rxrxout[3] Gnd a_4041_1931# 2 30 4353 1952
n rxrxout[3] a_4041_1931# Gnd 2 30 4353 1944
p a_4262_1924# Vdd a_4266_1984# 2 52 4269 1927
p Vdd a_4262_1924# Vdd 2 52 4269 1919
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4041 1762
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4085 1762
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4106 1762
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4150 1762
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4171 1762
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4216 1762
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4041 1638
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4085 1638
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4106 1638
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4150 1638
n a_4041_1631# Gnd PadFrame_0/17_23/DATA 3 100 4171 1638
n a_4041_1631# PadFrame_0/17_23/DATA Gnd 3 100 4216 1638
p PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Vdd 2 52 4269 1886
p PadFrame_0/17_23/DIB Vdd PadFrame_0/17_23/DI 2 52 4269 1878
p PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Vdd 2 52 4269 1870
p PadFrame_0/17_23/DIB Vdd PadFrame_0/17_23/DI 2 52 4269 1862
p PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Vdd 2 52 4269 1854
p PadFrame_0/17_23/DIB Vdd PadFrame_0/17_23/DI 2 52 4269 1846
p PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Vdd 2 52 4269 1838
p PadFrame_0/17_23/DATA Vdd PadFrame_0/17_23/DIB 2 52 4269 1830
p PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Vdd 2 52 4269 1822
p PadFrame_0/17_23/DATA Vdd PadFrame_0/17_23/DIB 2 52 4269 1814
p PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Vdd 2 52 4269 1806
p PadFrame_0/17_23/DATA Vdd PadFrame_0/17_23/DIB 2 52 4269 1798
p a_4262_1624# a_4041_1631# a_4269_1638# 2 52 4269 1748
p a_4262_1624# a_4269_1638# a_4041_1631# 2 52 4269 1740
n a_4262_1924# Gnd a_4266_1984# 2 30 4353 1927
n Vdd a_4262_1924# Gnd 2 30 4353 1919
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4451 1938
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4495 1938
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4516 1938
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4559 1938
p a_4269_1938# Vdd PadFrame_0/17_22/DATA 3 100 4580 1938
p a_4269_1938# PadFrame_0/17_22/DATA Vdd 3 100 4624 1938
n PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Gnd 2 30 4353 1886
n PadFrame_0/17_23/DIB Gnd PadFrame_0/17_23/DI 2 30 4353 1878
n PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Gnd 2 30 4353 1870
n PadFrame_0/17_23/DIB Gnd PadFrame_0/17_23/DI 2 30 4353 1862
n PadFrame_0/17_23/DIB PadFrame_0/17_23/DI Gnd 2 30 4353 1854
n PadFrame_0/17_23/DIB Gnd PadFrame_0/17_23/DI 2 30 4353 1846
n PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Gnd 2 30 4353 1838
n PadFrame_0/17_23/DATA Gnd PadFrame_0/17_23/DIB 2 30 4353 1830
n PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Gnd 2 30 4353 1822
n PadFrame_0/17_23/DATA Gnd PadFrame_0/17_23/DIB 2 30 4353 1814
p a_4393_1810# PadFrame_0/17_23/DATA PadFrame_0/17_23/DATA 64 10 4395 1810
n PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB Gnd 2 30 4353 1806
n PadFrame_0/17_23/DATA Gnd PadFrame_0/17_23/DIB 2 30 4353 1798
n a_4266_1684# a_4269_1638# a_4041_1631# 2 30 4353 1748
p a_4262_1624# a_4041_1631# a_4269_1638# 2 52 4269 1732
p a_4262_1624# a_4269_1638# a_4041_1631# 2 52 4269 1724
p a_4266_1684# Vdd a_4269_1638# 2 52 4269 1716
p a_4266_1684# a_4269_1638# Vdd 2 52 4269 1708
p a_4266_1684# Vdd a_4269_1638# 2 52 4269 1700
p a_4266_1684# a_4269_1638# Vdd 2 52 4269 1692
p a_4266_1684# Vdd a_4269_1638# 2 52 4269 1684
p rxrxout[2] a_4269_1638# Vdd 2 52 4269 1676
p rxrxout[2] Vdd a_4269_1638# 2 52 4269 1668
p rxrxout[2] a_4269_1638# Vdd 2 52 4269 1660
p rxrxout[2] Vdd a_4269_1638# 2 52 4269 1652
p rxrxout[2] a_4269_1638# Vdd 2 52 4269 1644
n a_4266_1684# a_4041_1631# a_4269_1638# 2 30 4353 1740
n a_4266_1684# a_4269_1638# a_4041_1631# 2 30 4353 1732
p a_4393_1726# PadFrame_0/17_23/DATA PadFrame_0/17_23/DATA 65 10 4395 1726
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4451 1762
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4495 1762
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4516 1762
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4559 1762
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4580 1762
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4624 1762
n a_4266_1684# a_4041_1631# a_4269_1638# 2 30 4353 1724
n a_4262_1624# Gnd a_4041_1631# 2 30 4353 1716
n a_4262_1624# a_4041_1631# Gnd 2 30 4353 1708
n a_4262_1624# Gnd a_4041_1631# 2 30 4353 1700
n a_4262_1624# a_4041_1631# Gnd 2 30 4353 1692
n a_4262_1624# Gnd a_4041_1631# 2 30 4353 1684
n rxrxout[2] a_4041_1631# Gnd 2 30 4353 1676
n rxrxout[2] Gnd a_4041_1631# 2 30 4353 1668
n rxrxout[2] a_4041_1631# Gnd 2 30 4353 1660
n rxrxout[2] Gnd a_4041_1631# 2 30 4353 1652
n rxrxout[2] a_4041_1631# Gnd 2 30 4353 1644
p a_4262_1624# Vdd a_4266_1684# 2 52 4269 1627
p Vdd a_4262_1624# Vdd 2 52 4269 1619
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4041 1462
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4085 1462
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4106 1462
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4150 1462
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4171 1462
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4216 1462
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4041 1338
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4085 1338
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4106 1338
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4150 1338
n a_4041_1331# Gnd PadFrame_0/17_24/DATA 3 100 4171 1338
n a_4041_1331# PadFrame_0/17_24/DATA Gnd 3 100 4216 1338
p PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Vdd 2 52 4269 1586
p PadFrame_0/17_24/DIB Vdd PadFrame_0/17_24/DI 2 52 4269 1578
p PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Vdd 2 52 4269 1570
p PadFrame_0/17_24/DIB Vdd PadFrame_0/17_24/DI 2 52 4269 1562
p PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Vdd 2 52 4269 1554
p PadFrame_0/17_24/DIB Vdd PadFrame_0/17_24/DI 2 52 4269 1546
p PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Vdd 2 52 4269 1538
p PadFrame_0/17_24/DATA Vdd PadFrame_0/17_24/DIB 2 52 4269 1530
p PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Vdd 2 52 4269 1522
p PadFrame_0/17_24/DATA Vdd PadFrame_0/17_24/DIB 2 52 4269 1514
p PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Vdd 2 52 4269 1506
p PadFrame_0/17_24/DATA Vdd PadFrame_0/17_24/DIB 2 52 4269 1498
p a_4262_1324# a_4041_1331# a_4269_1338# 2 52 4269 1448
p a_4262_1324# a_4269_1338# a_4041_1331# 2 52 4269 1440
n a_4262_1624# Gnd a_4266_1684# 2 30 4353 1627
n Vdd a_4262_1624# Gnd 2 30 4353 1619
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4451 1638
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4495 1638
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4516 1638
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4559 1638
p a_4269_1638# Vdd PadFrame_0/17_23/DATA 3 100 4580 1638
p a_4269_1638# PadFrame_0/17_23/DATA Vdd 3 100 4624 1638
n PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Gnd 2 30 4353 1586
n PadFrame_0/17_24/DIB Gnd PadFrame_0/17_24/DI 2 30 4353 1578
n PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Gnd 2 30 4353 1570
n PadFrame_0/17_24/DIB Gnd PadFrame_0/17_24/DI 2 30 4353 1562
n PadFrame_0/17_24/DIB PadFrame_0/17_24/DI Gnd 2 30 4353 1554
n PadFrame_0/17_24/DIB Gnd PadFrame_0/17_24/DI 2 30 4353 1546
n PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Gnd 2 30 4353 1538
n PadFrame_0/17_24/DATA Gnd PadFrame_0/17_24/DIB 2 30 4353 1530
n PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Gnd 2 30 4353 1522
n PadFrame_0/17_24/DATA Gnd PadFrame_0/17_24/DIB 2 30 4353 1514
p a_4393_1510# PadFrame_0/17_24/DATA PadFrame_0/17_24/DATA 64 10 4395 1510
n PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB Gnd 2 30 4353 1506
n PadFrame_0/17_24/DATA Gnd PadFrame_0/17_24/DIB 2 30 4353 1498
n a_4266_1384# a_4269_1338# a_4041_1331# 2 30 4353 1448
p a_4262_1324# a_4041_1331# a_4269_1338# 2 52 4269 1432
p a_4262_1324# a_4269_1338# a_4041_1331# 2 52 4269 1424
p a_4266_1384# Vdd a_4269_1338# 2 52 4269 1416
p a_4266_1384# a_4269_1338# Vdd 2 52 4269 1408
p a_4266_1384# Vdd a_4269_1338# 2 52 4269 1400
p a_4266_1384# a_4269_1338# Vdd 2 52 4269 1392
p a_4266_1384# Vdd a_4269_1338# 2 52 4269 1384
p UART_0/rx_error a_4269_1338# Vdd 2 52 4269 1376
p UART_0/rx_error Vdd a_4269_1338# 2 52 4269 1368
p UART_0/rx_error a_4269_1338# Vdd 2 52 4269 1360
p UART_0/rx_error Vdd a_4269_1338# 2 52 4269 1352
p UART_0/rx_error a_4269_1338# Vdd 2 52 4269 1344
n a_4266_1384# a_4041_1331# a_4269_1338# 2 30 4353 1440
n a_4266_1384# a_4269_1338# a_4041_1331# 2 30 4353 1432
p a_4393_1426# PadFrame_0/17_24/DATA PadFrame_0/17_24/DATA 65 10 4395 1426
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4451 1462
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4495 1462
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4516 1462
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4559 1462
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4580 1462
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4624 1462
n a_4266_1384# a_4041_1331# a_4269_1338# 2 30 4353 1424
n a_4262_1324# Gnd a_4041_1331# 2 30 4353 1416
n a_4262_1324# a_4041_1331# Gnd 2 30 4353 1408
n a_4262_1324# Gnd a_4041_1331# 2 30 4353 1400
n a_4262_1324# a_4041_1331# Gnd 2 30 4353 1392
n a_4262_1324# Gnd a_4041_1331# 2 30 4353 1384
n UART_0/rx_error a_4041_1331# Gnd 2 30 4353 1376
n UART_0/rx_error Gnd a_4041_1331# 2 30 4353 1368
n UART_0/rx_error a_4041_1331# Gnd 2 30 4353 1360
n UART_0/rx_error Gnd a_4041_1331# 2 30 4353 1352
n UART_0/rx_error a_4041_1331# Gnd 2 30 4353 1344
p a_4262_1324# Vdd a_4266_1384# 2 52 4269 1327
p Vdd a_4262_1324# Vdd 2 52 4269 1319
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4041 1162
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4085 1162
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4106 1162
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4150 1162
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4171 1162
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4216 1162
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4041 1038
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4085 1038
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4106 1038
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4150 1038
n a_4041_1031# Gnd PadFrame_0/17_34/DATA 3 100 4171 1038
n a_4041_1031# PadFrame_0/17_34/DATA Gnd 3 100 4216 1038
p PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Vdd 2 52 4269 1286
p PadFrame_0/17_34/DIB Vdd PadFrame_0/17_34/DI 2 52 4269 1278
p PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Vdd 2 52 4269 1270
p PadFrame_0/17_34/DIB Vdd PadFrame_0/17_34/DI 2 52 4269 1262
p PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Vdd 2 52 4269 1254
p PadFrame_0/17_34/DIB Vdd PadFrame_0/17_34/DI 2 52 4269 1246
p PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Vdd 2 52 4269 1238
p PadFrame_0/17_34/DATA Vdd PadFrame_0/17_34/DIB 2 52 4269 1230
p PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Vdd 2 52 4269 1222
p PadFrame_0/17_34/DATA Vdd PadFrame_0/17_34/DIB 2 52 4269 1214
p PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Vdd 2 52 4269 1206
p PadFrame_0/17_34/DATA Vdd PadFrame_0/17_34/DIB 2 52 4269 1198
p a_4262_1024# a_4041_1031# a_4269_1038# 2 52 4269 1148
p a_4262_1024# a_4269_1038# a_4041_1031# 2 52 4269 1140
n a_4262_1324# Gnd a_4266_1384# 2 30 4353 1327
n Vdd a_4262_1324# Gnd 2 30 4353 1319
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4451 1338
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4495 1338
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4516 1338
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4559 1338
p a_4269_1338# Vdd PadFrame_0/17_24/DATA 3 100 4580 1338
p a_4269_1338# PadFrame_0/17_24/DATA Vdd 3 100 4624 1338
n PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Gnd 2 30 4353 1286
n PadFrame_0/17_34/DIB Gnd PadFrame_0/17_34/DI 2 30 4353 1278
n PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Gnd 2 30 4353 1270
n PadFrame_0/17_34/DIB Gnd PadFrame_0/17_34/DI 2 30 4353 1262
n PadFrame_0/17_34/DIB PadFrame_0/17_34/DI Gnd 2 30 4353 1254
n PadFrame_0/17_34/DIB Gnd PadFrame_0/17_34/DI 2 30 4353 1246
n PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Gnd 2 30 4353 1238
n PadFrame_0/17_34/DATA Gnd PadFrame_0/17_34/DIB 2 30 4353 1230
n PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Gnd 2 30 4353 1222
n PadFrame_0/17_34/DATA Gnd PadFrame_0/17_34/DIB 2 30 4353 1214
p a_4393_1210# PadFrame_0/17_34/DATA PadFrame_0/17_34/DATA 64 10 4395 1210
n PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB Gnd 2 30 4353 1206
n PadFrame_0/17_34/DATA Gnd PadFrame_0/17_34/DIB 2 30 4353 1198
n a_4266_1084# a_4269_1038# a_4041_1031# 2 30 4353 1148
p a_4262_1024# a_4041_1031# a_4269_1038# 2 52 4269 1132
p a_4262_1024# a_4269_1038# a_4041_1031# 2 52 4269 1124
p a_4266_1084# Vdd a_4269_1038# 2 52 4269 1116
p a_4266_1084# a_4269_1038# Vdd 2 52 4269 1108
p a_4266_1084# Vdd a_4269_1038# 2 52 4269 1100
p a_4266_1084# a_4269_1038# Vdd 2 52 4269 1092
p a_4266_1084# Vdd a_4269_1038# 2 52 4269 1084
p rxrxout[1] a_4269_1038# Vdd 2 52 4269 1076
p rxrxout[1] Vdd a_4269_1038# 2 52 4269 1068
p rxrxout[1] a_4269_1038# Vdd 2 52 4269 1060
p rxrxout[1] Vdd a_4269_1038# 2 52 4269 1052
p rxrxout[1] a_4269_1038# Vdd 2 52 4269 1044
n a_4266_1084# a_4041_1031# a_4269_1038# 2 30 4353 1140
n a_4266_1084# a_4269_1038# a_4041_1031# 2 30 4353 1132
p a_4393_1126# PadFrame_0/17_34/DATA PadFrame_0/17_34/DATA 65 10 4395 1126
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4451 1162
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4495 1162
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4516 1162
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4559 1162
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4580 1162
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4624 1162
n a_4266_1084# a_4041_1031# a_4269_1038# 2 30 4353 1124
n a_4262_1024# Gnd a_4041_1031# 2 30 4353 1116
n a_4262_1024# a_4041_1031# Gnd 2 30 4353 1108
n a_4262_1024# Gnd a_4041_1031# 2 30 4353 1100
n a_4262_1024# a_4041_1031# Gnd 2 30 4353 1092
n a_4262_1024# Gnd a_4041_1031# 2 30 4353 1084
n rxrxout[1] a_4041_1031# Gnd 2 30 4353 1076
n rxrxout[1] Gnd a_4041_1031# 2 30 4353 1068
n rxrxout[1] a_4041_1031# Gnd 2 30 4353 1060
n rxrxout[1] Gnd a_4041_1031# 2 30 4353 1052
n rxrxout[1] a_4041_1031# Gnd 2 30 4353 1044
p a_4262_1024# Vdd a_4266_1084# 2 52 4269 1027
p Vdd a_4262_1024# Vdd 2 52 4269 1019
n a_4262_1024# Gnd a_4266_1084# 2 30 4353 1027
n Vdd a_4262_1024# Gnd 2 30 4353 1019
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4451 1038
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4495 1038
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4516 1038
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4559 1038
p a_4269_1038# Vdd PadFrame_0/17_34/DATA 3 100 4580 1038
p a_4269_1038# PadFrame_0/17_34/DATA Vdd 3 100 4624 1038
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1038 956
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1038 912
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1038 891
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1038 847
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1038 826
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1038 781
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1162 956
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1162 912
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1162 891
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1162 847
n a_1031_781# PadFrame_0/17_26/DATA Gnd 3 100 1162 826
n a_1031_781# Gnd PadFrame_0/17_26/DATA 3 100 1162 781
p Gnd a_1013_617# Vdd 2 52 1019 679
p a_1013_617# Vdd a_1029_617# 2 52 1027 679
p PadFrame_0/17_26/DO a_1031_373# Vdd 2 52 1044 679
p PadFrame_0/17_26/DO Vdd a_1031_373# 2 52 1052 679
p PadFrame_0/17_26/DO a_1031_373# Vdd 2 52 1060 679
p PadFrame_0/17_26/DO Vdd a_1031_373# 2 52 1068 679
p PadFrame_0/17_26/DO a_1031_373# Vdd 2 52 1076 679
p a_1029_617# Vdd a_1031_373# 2 52 1084 679
p a_1029_617# a_1031_373# Vdd 2 52 1092 679
p a_1029_617# Vdd a_1031_373# 2 52 1100 679
p a_1029_617# a_1031_373# Vdd 2 52 1108 679
p a_1029_617# Vdd a_1031_373# 2 52 1116 679
p a_1013_617# a_1031_373# a_1031_781# 2 52 1124 679
p a_1013_617# a_1031_781# a_1031_373# 2 52 1132 679
p a_1013_617# a_1031_373# a_1031_781# 2 52 1140 679
p a_1013_617# a_1031_781# a_1031_373# 2 52 1148 679
p PadFrame_0/17_26/DATA Vdd PadFrame_0/17_26/DIB 2 52 1198 679
p PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Vdd 2 52 1206 679
p PadFrame_0/17_26/DATA Vdd PadFrame_0/17_26/DIB 2 52 1214 679
p PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Vdd 2 52 1222 679
p PadFrame_0/17_26/DATA Vdd PadFrame_0/17_26/DIB 2 52 1230 679
p PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Vdd 2 52 1238 679
p PadFrame_0/17_26/DIB Vdd tx_rdy 2 52 1246 679
p PadFrame_0/17_26/DIB tx_rdy Vdd 2 52 1254 679
p PadFrame_0/17_26/DIB Vdd tx_rdy 2 52 1262 679
p PadFrame_0/17_26/DIB tx_rdy Vdd 2 52 1270 679
p PadFrame_0/17_26/DIB Vdd tx_rdy 2 52 1278 679
p PadFrame_0/17_26/DIB tx_rdy Vdd 2 52 1286 679
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1338 956
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1338 912
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1338 891
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1338 847
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1338 826
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1338 781
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1462 956
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1462 912
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1462 891
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1462 847
n a_1331_781# PadFrame_0/17_27/DATA Gnd 3 100 1462 826
n a_1331_781# Gnd PadFrame_0/17_27/DATA 3 100 1462 781
p Vdd a_1313_617# Vdd 2 52 1319 679
p a_1313_617# Vdd a_1329_617# 2 52 1327 679
p rx_rdy a_1331_373# Vdd 2 52 1344 679
p rx_rdy Vdd a_1331_373# 2 52 1352 679
p rx_rdy a_1331_373# Vdd 2 52 1360 679
p rx_rdy Vdd a_1331_373# 2 52 1368 679
p rx_rdy a_1331_373# Vdd 2 52 1376 679
p a_1329_617# Vdd a_1331_373# 2 52 1384 679
p a_1329_617# a_1331_373# Vdd 2 52 1392 679
p a_1329_617# Vdd a_1331_373# 2 52 1400 679
p a_1329_617# a_1331_373# Vdd 2 52 1408 679
p a_1329_617# Vdd a_1331_373# 2 52 1416 679
p a_1313_617# a_1331_373# a_1331_781# 2 52 1424 679
p a_1313_617# a_1331_781# a_1331_373# 2 52 1432 679
p a_1313_617# a_1331_373# a_1331_781# 2 52 1440 679
p a_1313_617# a_1331_781# a_1331_373# 2 52 1448 679
p PadFrame_0/17_27/DATA Vdd PadFrame_0/17_27/DIB 2 52 1498 679
p PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Vdd 2 52 1506 679
p PadFrame_0/17_27/DATA Vdd PadFrame_0/17_27/DIB 2 52 1514 679
p PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Vdd 2 52 1522 679
p PadFrame_0/17_27/DATA Vdd PadFrame_0/17_27/DIB 2 52 1530 679
p PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Vdd 2 52 1538 679
p PadFrame_0/17_27/DIB Vdd PadFrame_0/17_27/DI 2 52 1546 679
p PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Vdd 2 52 1554 679
p PadFrame_0/17_27/DIB Vdd PadFrame_0/17_27/DI 2 52 1562 679
p PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Vdd 2 52 1570 679
p PadFrame_0/17_27/DIB Vdd PadFrame_0/17_27/DI 2 52 1578 679
p PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Vdd 2 52 1586 679
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1638 956
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1638 912
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1638 891
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1638 847
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1638 826
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1638 781
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1762 956
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1762 912
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1762 891
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1762 847
n a_1631_781# PadFrame_0/17_28/DATA Gnd 3 100 1762 826
n a_1631_781# Gnd PadFrame_0/17_28/DATA 3 100 1762 781
p Gnd a_1613_617# Vdd 2 52 1619 679
p a_1613_617# Vdd a_1629_617# 2 52 1627 679
p PadFrame_0/17_28/DO a_1631_373# Vdd 2 52 1644 679
p PadFrame_0/17_28/DO Vdd a_1631_373# 2 52 1652 679
p PadFrame_0/17_28/DO a_1631_373# Vdd 2 52 1660 679
p PadFrame_0/17_28/DO Vdd a_1631_373# 2 52 1668 679
p PadFrame_0/17_28/DO a_1631_373# Vdd 2 52 1676 679
p a_1629_617# Vdd a_1631_373# 2 52 1684 679
p a_1629_617# a_1631_373# Vdd 2 52 1692 679
p a_1629_617# Vdd a_1631_373# 2 52 1700 679
p a_1629_617# a_1631_373# Vdd 2 52 1708 679
p a_1629_617# Vdd a_1631_373# 2 52 1716 679
p a_1613_617# a_1631_373# a_1631_781# 2 52 1724 679
p a_1613_617# a_1631_781# a_1631_373# 2 52 1732 679
p a_1613_617# a_1631_373# a_1631_781# 2 52 1740 679
p a_1613_617# a_1631_781# a_1631_373# 2 52 1748 679
p PadFrame_0/17_28/DATA Vdd PadFrame_0/17_28/DIB 2 52 1798 679
p PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Vdd 2 52 1806 679
p PadFrame_0/17_28/DATA Vdd PadFrame_0/17_28/DIB 2 52 1814 679
p PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Vdd 2 52 1822 679
p PadFrame_0/17_28/DATA Vdd PadFrame_0/17_28/DIB 2 52 1830 679
p PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Vdd 2 52 1838 679
p PadFrame_0/17_28/DIB Vdd reset 2 52 1846 679
p PadFrame_0/17_28/DIB reset Vdd 2 52 1854 679
p PadFrame_0/17_28/DIB Vdd reset 2 52 1862 679
p PadFrame_0/17_28/DIB reset Vdd 2 52 1870 679
p PadFrame_0/17_28/DIB Vdd reset 2 52 1878 679
p PadFrame_0/17_28/DIB reset Vdd 2 52 1886 679
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 1938 956
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 1938 912
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 1938 891
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 1938 847
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 1938 826
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 1938 781
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 2062 956
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 2062 912
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 2062 891
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 2062 847
n a_1931_781# PadFrame_0/17_29/DATA Gnd 3 100 2062 826
n a_1931_781# Gnd PadFrame_0/17_29/DATA 3 100 2062 781
n Gnd Vdd Gnd 3 100 2238 957
n Gnd Vdd Gnd 3 100 2362 957
n Gnd Gnd Vdd 3 100 2238 913
n Gnd Vdd Gnd 3 100 2238 892
n Gnd Gnd Vdd 3 100 2362 913
n Gnd Vdd Gnd 3 100 2362 892
n Gnd Gnd Vdd 3 100 2238 848
n Gnd Vdd Gnd 3 100 2238 827
n Gnd Gnd Vdd 3 100 2362 848
n Gnd Vdd Gnd 3 100 2362 827
n Gnd Gnd Vdd 3 100 2238 782
n Gnd Gnd Vdd 3 100 2362 782
p Vdd a_1913_617# Vdd 2 52 1919 679
p a_1913_617# Vdd a_1929_617# 2 52 1927 679
p tx_done a_1931_373# Vdd 2 52 1944 679
p tx_done Vdd a_1931_373# 2 52 1952 679
p tx_done a_1931_373# Vdd 2 52 1960 679
p tx_done Vdd a_1931_373# 2 52 1968 679
p tx_done a_1931_373# Vdd 2 52 1976 679
p a_1929_617# Vdd a_1931_373# 2 52 1984 679
p a_1929_617# a_1931_373# Vdd 2 52 1992 679
p a_1929_617# Vdd a_1931_373# 2 52 2000 679
p a_1929_617# a_1931_373# Vdd 2 52 2008 679
p a_1929_617# Vdd a_1931_373# 2 52 2016 679
p a_1913_617# a_1931_373# a_1931_781# 2 52 2024 679
p a_1913_617# a_1931_781# a_1931_373# 2 52 2032 679
p a_1913_617# a_1931_373# a_1931_781# 2 52 2040 679
p a_1913_617# a_1931_781# a_1931_373# 2 52 2048 679
p PadFrame_0/17_29/DATA Vdd PadFrame_0/17_29/DIB 2 52 2098 679
p PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Vdd 2 52 2106 679
p PadFrame_0/17_29/DATA Vdd PadFrame_0/17_29/DIB 2 52 2114 679
p PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Vdd 2 52 2122 679
p PadFrame_0/17_29/DATA Vdd PadFrame_0/17_29/DIB 2 52 2130 679
p PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Vdd 2 52 2138 679
p PadFrame_0/17_29/DIB Vdd PadFrame_0/17_29/DI 2 52 2146 679
p PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Vdd 2 52 2154 679
p PadFrame_0/17_29/DIB Vdd PadFrame_0/17_29/DI 2 52 2162 679
p PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Vdd 2 52 2170 679
p PadFrame_0/17_29/DIB Vdd PadFrame_0/17_29/DI 2 52 2178 679
p PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Vdd 2 52 2186 679
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2538 956
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2538 912
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2538 891
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2538 847
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2538 826
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2538 781
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2662 956
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2662 912
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2662 891
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2662 847
n a_2531_781# PadFrame_0/17_30/DATA Gnd 3 100 2662 826
n a_2531_781# Gnd PadFrame_0/17_30/DATA 3 100 2662 781
p Vdd a_2513_617# Vdd 2 52 2519 679
p a_2513_617# Vdd a_2529_617# 2 52 2527 679
p rx_idle a_2531_373# Vdd 2 52 2544 679
p rx_idle Vdd a_2531_373# 2 52 2552 679
p rx_idle a_2531_373# Vdd 2 52 2560 679
p rx_idle Vdd a_2531_373# 2 52 2568 679
p rx_idle a_2531_373# Vdd 2 52 2576 679
p a_2529_617# Vdd a_2531_373# 2 52 2584 679
p a_2529_617# a_2531_373# Vdd 2 52 2592 679
p a_2529_617# Vdd a_2531_373# 2 52 2600 679
p a_2529_617# a_2531_373# Vdd 2 52 2608 679
p a_2529_617# Vdd a_2531_373# 2 52 2616 679
p a_2513_617# a_2531_373# a_2531_781# 2 52 2624 679
p a_2513_617# a_2531_781# a_2531_373# 2 52 2632 679
p a_2513_617# a_2531_373# a_2531_781# 2 52 2640 679
p a_2513_617# a_2531_781# a_2531_373# 2 52 2648 679
p PadFrame_0/17_30/DATA Vdd PadFrame_0/17_30/DIB 2 52 2698 679
p PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Vdd 2 52 2706 679
p PadFrame_0/17_30/DATA Vdd PadFrame_0/17_30/DIB 2 52 2714 679
p PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Vdd 2 52 2722 679
p PadFrame_0/17_30/DATA Vdd PadFrame_0/17_30/DIB 2 52 2730 679
p PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Vdd 2 52 2738 679
p PadFrame_0/17_30/DIB Vdd PadFrame_0/17_30/DI 2 52 2746 679
p PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Vdd 2 52 2754 679
p PadFrame_0/17_30/DIB Vdd PadFrame_0/17_30/DI 2 52 2762 679
p PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Vdd 2 52 2770 679
p PadFrame_0/17_30/DIB Vdd PadFrame_0/17_30/DI 2 52 2778 679
p PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Vdd 2 52 2786 679
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2838 956
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2838 912
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2838 891
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2838 847
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2838 826
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2838 781
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2962 956
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2962 912
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2962 891
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2962 847
n a_2831_781# PadFrame_0/17_31/DATA Gnd 3 100 2962 826
n a_2831_781# Gnd PadFrame_0/17_31/DATA 3 100 2962 781
p Vdd a_2813_617# Vdd 2 52 2819 679
p a_2813_617# Vdd a_2829_617# 2 52 2827 679
p rx_busy a_2831_373# Vdd 2 52 2844 679
p rx_busy Vdd a_2831_373# 2 52 2852 679
p rx_busy a_2831_373# Vdd 2 52 2860 679
p rx_busy Vdd a_2831_373# 2 52 2868 679
p rx_busy a_2831_373# Vdd 2 52 2876 679
p a_2829_617# Vdd a_2831_373# 2 52 2884 679
p a_2829_617# a_2831_373# Vdd 2 52 2892 679
p a_2829_617# Vdd a_2831_373# 2 52 2900 679
p a_2829_617# a_2831_373# Vdd 2 52 2908 679
p a_2829_617# Vdd a_2831_373# 2 52 2916 679
p a_2813_617# a_2831_373# a_2831_781# 2 52 2924 679
p a_2813_617# a_2831_781# a_2831_373# 2 52 2932 679
p a_2813_617# a_2831_373# a_2831_781# 2 52 2940 679
p a_2813_617# a_2831_781# a_2831_373# 2 52 2948 679
p PadFrame_0/17_31/DATA Vdd PadFrame_0/17_31/DIB 2 52 2998 679
p PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Vdd 2 52 3006 679
p PadFrame_0/17_31/DATA Vdd PadFrame_0/17_31/DIB 2 52 3014 679
p PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Vdd 2 52 3022 679
p PadFrame_0/17_31/DATA Vdd PadFrame_0/17_31/DIB 2 52 3030 679
p PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Vdd 2 52 3038 679
p PadFrame_0/17_31/DIB Vdd PadFrame_0/17_31/DI 2 52 3046 679
p PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Vdd 2 52 3054 679
p PadFrame_0/17_31/DIB Vdd PadFrame_0/17_31/DI 2 52 3062 679
p PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Vdd 2 52 3070 679
p PadFrame_0/17_31/DIB Vdd PadFrame_0/17_31/DI 2 52 3078 679
p PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Vdd 2 52 3086 679
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3138 956
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3138 912
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3138 891
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3138 847
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3138 826
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3138 781
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3262 956
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3262 912
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3262 891
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3262 847
n a_3131_781# PadFrame_0/17_32/DATA Gnd 3 100 3262 826
n a_3131_781# Gnd PadFrame_0/17_32/DATA 3 100 3262 781
p Vdd a_3113_617# Vdd 2 52 3119 679
p a_3113_617# Vdd a_3129_617# 2 52 3127 679
p PadFrame_0/17_32/DO a_3131_373# Vdd 2 52 3144 679
p PadFrame_0/17_32/DO Vdd a_3131_373# 2 52 3152 679
p PadFrame_0/17_32/DO a_3131_373# Vdd 2 52 3160 679
p PadFrame_0/17_32/DO Vdd a_3131_373# 2 52 3168 679
p PadFrame_0/17_32/DO a_3131_373# Vdd 2 52 3176 679
p a_3129_617# Vdd a_3131_373# 2 52 3184 679
p a_3129_617# a_3131_373# Vdd 2 52 3192 679
p a_3129_617# Vdd a_3131_373# 2 52 3200 679
p a_3129_617# a_3131_373# Vdd 2 52 3208 679
p a_3129_617# Vdd a_3131_373# 2 52 3216 679
p a_3113_617# a_3131_373# a_3131_781# 2 52 3224 679
p a_3113_617# a_3131_781# a_3131_373# 2 52 3232 679
p a_3113_617# a_3131_373# a_3131_781# 2 52 3240 679
p a_3113_617# a_3131_781# a_3131_373# 2 52 3248 679
p PadFrame_0/17_32/DATA Vdd PadFrame_0/17_32/DIB 2 52 3298 679
p PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Vdd 2 52 3306 679
p PadFrame_0/17_32/DATA Vdd PadFrame_0/17_32/DIB 2 52 3314 679
p PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Vdd 2 52 3322 679
p PadFrame_0/17_32/DATA Vdd PadFrame_0/17_32/DIB 2 52 3330 679
p PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Vdd 2 52 3338 679
p PadFrame_0/17_32/DIB Vdd PadFrame_0/17_32/DI 2 52 3346 679
p PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Vdd 2 52 3354 679
p PadFrame_0/17_32/DIB Vdd PadFrame_0/17_32/DI 2 52 3362 679
p PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Vdd 2 52 3370 679
p PadFrame_0/17_32/DIB Vdd PadFrame_0/17_32/DI 2 52 3378 679
p PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Vdd 2 52 3386 679
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3438 956
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3438 912
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3438 891
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3438 847
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3438 826
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3438 781
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3562 956
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3562 912
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3562 891
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3562 847
n a_3431_781# PadFrame_0/17_33/DATA Gnd 3 100 3562 826
n a_3431_781# Gnd PadFrame_0/17_33/DATA 3 100 3562 781
p Vdd a_3413_617# Vdd 2 52 3419 679
p a_3413_617# Vdd a_3429_617# 2 52 3427 679
p UART_0/rx_done a_3431_373# Vdd 2 52 3444 679
p UART_0/rx_done Vdd a_3431_373# 2 52 3452 679
p UART_0/rx_done a_3431_373# Vdd 2 52 3460 679
p UART_0/rx_done Vdd a_3431_373# 2 52 3468 679
p UART_0/rx_done a_3431_373# Vdd 2 52 3476 679
p a_3429_617# Vdd a_3431_373# 2 52 3484 679
p a_3429_617# a_3431_373# Vdd 2 52 3492 679
p a_3429_617# Vdd a_3431_373# 2 52 3500 679
p a_3429_617# a_3431_373# Vdd 2 52 3508 679
p a_3429_617# Vdd a_3431_373# 2 52 3516 679
p a_3413_617# a_3431_373# a_3431_781# 2 52 3524 679
p a_3413_617# a_3431_781# a_3431_373# 2 52 3532 679
p a_3413_617# a_3431_373# a_3431_781# 2 52 3540 679
p a_3413_617# a_3431_781# a_3431_373# 2 52 3548 679
p PadFrame_0/17_33/DATA Vdd PadFrame_0/17_33/DIB 2 52 3598 679
p PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Vdd 2 52 3606 679
p PadFrame_0/17_33/DATA Vdd PadFrame_0/17_33/DIB 2 52 3614 679
p PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Vdd 2 52 3622 679
p PadFrame_0/17_33/DATA Vdd PadFrame_0/17_33/DIB 2 52 3630 679
p PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Vdd 2 52 3638 679
p PadFrame_0/17_33/DIB Vdd PadFrame_0/17_33/DI 2 52 3646 679
p PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Vdd 2 52 3654 679
p PadFrame_0/17_33/DIB Vdd PadFrame_0/17_33/DI 2 52 3662 679
p PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Vdd 2 52 3670 679
p PadFrame_0/17_33/DIB Vdd PadFrame_0/17_33/DI 2 52 3678 679
p PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Vdd 2 52 3686 679
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3738 956
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3738 912
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3738 891
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3738 847
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3738 826
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3738 781
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3862 956
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3862 912
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3862 891
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3862 847
n a_3731_781# PadFrame_0/17_35/DATA Gnd 3 100 3862 826
n a_3731_781# Gnd PadFrame_0/17_35/DATA 3 100 3862 781
p Vdd a_3713_617# Vdd 2 52 3719 679
p a_3713_617# Vdd a_3729_617# 2 52 3727 679
p PadFrame_0/17_35/DO a_3731_373# Vdd 2 52 3744 679
p PadFrame_0/17_35/DO Vdd a_3731_373# 2 52 3752 679
p PadFrame_0/17_35/DO a_3731_373# Vdd 2 52 3760 679
p PadFrame_0/17_35/DO Vdd a_3731_373# 2 52 3768 679
p PadFrame_0/17_35/DO a_3731_373# Vdd 2 52 3776 679
p a_3729_617# Vdd a_3731_373# 2 52 3784 679
p a_3729_617# a_3731_373# Vdd 2 52 3792 679
p a_3729_617# Vdd a_3731_373# 2 52 3800 679
p a_3729_617# a_3731_373# Vdd 2 52 3808 679
p a_3729_617# Vdd a_3731_373# 2 52 3816 679
p a_3713_617# a_3731_373# a_3731_781# 2 52 3824 679
p a_3713_617# a_3731_781# a_3731_373# 2 52 3832 679
p a_3713_617# a_3731_373# a_3731_781# 2 52 3840 679
p a_3713_617# a_3731_781# a_3731_373# 2 52 3848 679
p PadFrame_0/17_35/DATA Vdd PadFrame_0/17_35/DIB 2 52 3898 679
p PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Vdd 2 52 3906 679
p PadFrame_0/17_35/DATA Vdd PadFrame_0/17_35/DIB 2 52 3914 679
p PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Vdd 2 52 3922 679
p PadFrame_0/17_35/DATA Vdd PadFrame_0/17_35/DIB 2 52 3930 679
p PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Vdd 2 52 3938 679
p PadFrame_0/17_35/DIB Vdd PadFrame_0/17_35/DI 2 52 3946 679
p PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Vdd 2 52 3954 679
p PadFrame_0/17_35/DIB Vdd PadFrame_0/17_35/DI 2 52 3962 679
p PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Vdd 2 52 3970 679
p PadFrame_0/17_35/DIB Vdd PadFrame_0/17_35/DI 2 52 3978 679
p PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Vdd 2 52 3986 679
n Gnd a_1013_617# Gnd 2 30 1019 617
n a_1013_617# Gnd a_1029_617# 2 30 1027 617
n PadFrame_0/17_26/DO a_1031_781# Gnd 2 30 1044 617
n PadFrame_0/17_26/DO Gnd a_1031_781# 2 30 1052 617
n PadFrame_0/17_26/DO a_1031_781# Gnd 2 30 1060 617
n PadFrame_0/17_26/DO Gnd a_1031_781# 2 30 1068 617
n PadFrame_0/17_26/DO a_1031_781# Gnd 2 30 1076 617
n a_1013_617# Gnd a_1031_781# 2 30 1084 617
n a_1013_617# a_1031_781# Gnd 2 30 1092 617
n a_1013_617# Gnd a_1031_781# 2 30 1100 617
n a_1013_617# a_1031_781# Gnd 2 30 1108 617
n a_1013_617# Gnd a_1031_781# 2 30 1116 617
n a_1029_617# a_1031_781# a_1031_373# 2 30 1124 617
n a_1029_617# a_1031_373# a_1031_781# 2 30 1132 617
n a_1029_617# a_1031_781# a_1031_373# 2 30 1140 617
n a_1029_617# a_1031_373# a_1031_781# 2 30 1148 617
n PadFrame_0/17_26/DATA Gnd PadFrame_0/17_26/DIB 2 30 1198 617
n PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Gnd 2 30 1206 617
n PadFrame_0/17_26/DATA Gnd PadFrame_0/17_26/DIB 2 30 1214 617
n PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Gnd 2 30 1222 617
n PadFrame_0/17_26/DATA Gnd PadFrame_0/17_26/DIB 2 30 1230 617
n PadFrame_0/17_26/DATA PadFrame_0/17_26/DIB Gnd 2 30 1238 617
n PadFrame_0/17_26/DIB Gnd tx_rdy 2 30 1246 617
n PadFrame_0/17_26/DIB tx_rdy Gnd 2 30 1254 617
n PadFrame_0/17_26/DIB Gnd tx_rdy 2 30 1262 617
n PadFrame_0/17_26/DIB tx_rdy Gnd 2 30 1270 617
n PadFrame_0/17_26/DIB Gnd tx_rdy 2 30 1278 617
n PadFrame_0/17_26/DIB tx_rdy Gnd 2 30 1286 617
p a_1126_593# PadFrame_0/17_26/DATA PadFrame_0/17_26/DATA 65 10 1126 595
p a_1210_593# PadFrame_0/17_26/DATA PadFrame_0/17_26/DATA 64 10 1210 595
n Vdd a_1313_617# Gnd 2 30 1319 617
n a_1313_617# Gnd a_1329_617# 2 30 1327 617
n rx_rdy a_1331_781# Gnd 2 30 1344 617
n rx_rdy Gnd a_1331_781# 2 30 1352 617
n rx_rdy a_1331_781# Gnd 2 30 1360 617
n rx_rdy Gnd a_1331_781# 2 30 1368 617
n rx_rdy a_1331_781# Gnd 2 30 1376 617
n a_1313_617# Gnd a_1331_781# 2 30 1384 617
n a_1313_617# a_1331_781# Gnd 2 30 1392 617
n a_1313_617# Gnd a_1331_781# 2 30 1400 617
n a_1313_617# a_1331_781# Gnd 2 30 1408 617
n a_1313_617# Gnd a_1331_781# 2 30 1416 617
n a_1329_617# a_1331_781# a_1331_373# 2 30 1424 617
n a_1329_617# a_1331_373# a_1331_781# 2 30 1432 617
n a_1329_617# a_1331_781# a_1331_373# 2 30 1440 617
n a_1329_617# a_1331_373# a_1331_781# 2 30 1448 617
n PadFrame_0/17_27/DATA Gnd PadFrame_0/17_27/DIB 2 30 1498 617
n PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Gnd 2 30 1506 617
n PadFrame_0/17_27/DATA Gnd PadFrame_0/17_27/DIB 2 30 1514 617
n PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Gnd 2 30 1522 617
n PadFrame_0/17_27/DATA Gnd PadFrame_0/17_27/DIB 2 30 1530 617
n PadFrame_0/17_27/DATA PadFrame_0/17_27/DIB Gnd 2 30 1538 617
n PadFrame_0/17_27/DIB Gnd PadFrame_0/17_27/DI 2 30 1546 617
n PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Gnd 2 30 1554 617
n PadFrame_0/17_27/DIB Gnd PadFrame_0/17_27/DI 2 30 1562 617
n PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Gnd 2 30 1570 617
n PadFrame_0/17_27/DIB Gnd PadFrame_0/17_27/DI 2 30 1578 617
n PadFrame_0/17_27/DIB PadFrame_0/17_27/DI Gnd 2 30 1586 617
p a_1426_593# PadFrame_0/17_27/DATA PadFrame_0/17_27/DATA 65 10 1426 595
p a_1510_593# PadFrame_0/17_27/DATA PadFrame_0/17_27/DATA 64 10 1510 595
n Gnd a_1613_617# Gnd 2 30 1619 617
n a_1613_617# Gnd a_1629_617# 2 30 1627 617
n PadFrame_0/17_28/DO a_1631_781# Gnd 2 30 1644 617
n PadFrame_0/17_28/DO Gnd a_1631_781# 2 30 1652 617
n PadFrame_0/17_28/DO a_1631_781# Gnd 2 30 1660 617
n PadFrame_0/17_28/DO Gnd a_1631_781# 2 30 1668 617
n PadFrame_0/17_28/DO a_1631_781# Gnd 2 30 1676 617
n a_1613_617# Gnd a_1631_781# 2 30 1684 617
n a_1613_617# a_1631_781# Gnd 2 30 1692 617
n a_1613_617# Gnd a_1631_781# 2 30 1700 617
n a_1613_617# a_1631_781# Gnd 2 30 1708 617
n a_1613_617# Gnd a_1631_781# 2 30 1716 617
n a_1629_617# a_1631_781# a_1631_373# 2 30 1724 617
n a_1629_617# a_1631_373# a_1631_781# 2 30 1732 617
n a_1629_617# a_1631_781# a_1631_373# 2 30 1740 617
n a_1629_617# a_1631_373# a_1631_781# 2 30 1748 617
n PadFrame_0/17_28/DATA Gnd PadFrame_0/17_28/DIB 2 30 1798 617
n PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Gnd 2 30 1806 617
n PadFrame_0/17_28/DATA Gnd PadFrame_0/17_28/DIB 2 30 1814 617
n PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Gnd 2 30 1822 617
n PadFrame_0/17_28/DATA Gnd PadFrame_0/17_28/DIB 2 30 1830 617
n PadFrame_0/17_28/DATA PadFrame_0/17_28/DIB Gnd 2 30 1838 617
n PadFrame_0/17_28/DIB Gnd reset 2 30 1846 617
n PadFrame_0/17_28/DIB reset Gnd 2 30 1854 617
n PadFrame_0/17_28/DIB Gnd reset 2 30 1862 617
n PadFrame_0/17_28/DIB reset Gnd 2 30 1870 617
n PadFrame_0/17_28/DIB Gnd reset 2 30 1878 617
n PadFrame_0/17_28/DIB reset Gnd 2 30 1886 617
p a_1726_593# PadFrame_0/17_28/DATA PadFrame_0/17_28/DATA 65 10 1726 595
p a_1810_593# PadFrame_0/17_28/DATA PadFrame_0/17_28/DATA 64 10 1810 595
n Vdd a_1913_617# Gnd 2 30 1919 617
n a_1913_617# Gnd a_1929_617# 2 30 1927 617
n tx_done a_1931_781# Gnd 2 30 1944 617
n tx_done Gnd a_1931_781# 2 30 1952 617
n tx_done a_1931_781# Gnd 2 30 1960 617
n tx_done Gnd a_1931_781# 2 30 1968 617
n tx_done a_1931_781# Gnd 2 30 1976 617
n a_1913_617# Gnd a_1931_781# 2 30 1984 617
n a_1913_617# a_1931_781# Gnd 2 30 1992 617
n a_1913_617# Gnd a_1931_781# 2 30 2000 617
n a_1913_617# a_1931_781# Gnd 2 30 2008 617
n a_1913_617# Gnd a_1931_781# 2 30 2016 617
n a_1929_617# a_1931_781# a_1931_373# 2 30 2024 617
n a_1929_617# a_1931_373# a_1931_781# 2 30 2032 617
n a_1929_617# a_1931_781# a_1931_373# 2 30 2040 617
n a_1929_617# a_1931_373# a_1931_781# 2 30 2048 617
n PadFrame_0/17_29/DATA Gnd PadFrame_0/17_29/DIB 2 30 2098 617
n PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Gnd 2 30 2106 617
n PadFrame_0/17_29/DATA Gnd PadFrame_0/17_29/DIB 2 30 2114 617
n PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Gnd 2 30 2122 617
n PadFrame_0/17_29/DATA Gnd PadFrame_0/17_29/DIB 2 30 2130 617
n PadFrame_0/17_29/DATA PadFrame_0/17_29/DIB Gnd 2 30 2138 617
n PadFrame_0/17_29/DIB Gnd PadFrame_0/17_29/DI 2 30 2146 617
n PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Gnd 2 30 2154 617
n PadFrame_0/17_29/DIB Gnd PadFrame_0/17_29/DI 2 30 2162 617
n PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Gnd 2 30 2170 617
n PadFrame_0/17_29/DIB Gnd PadFrame_0/17_29/DI 2 30 2178 617
n PadFrame_0/17_29/DIB PadFrame_0/17_29/DI Gnd 2 30 2186 617
p a_2026_593# PadFrame_0/17_29/DATA PadFrame_0/17_29/DATA 65 10 2026 595
p a_2110_593# PadFrame_0/17_29/DATA PadFrame_0/17_29/DATA 64 10 2110 595
n Vdd a_2513_617# Gnd 2 30 2519 617
n a_2513_617# Gnd a_2529_617# 2 30 2527 617
n rx_idle a_2531_781# Gnd 2 30 2544 617
n rx_idle Gnd a_2531_781# 2 30 2552 617
n rx_idle a_2531_781# Gnd 2 30 2560 617
n rx_idle Gnd a_2531_781# 2 30 2568 617
n rx_idle a_2531_781# Gnd 2 30 2576 617
n a_2513_617# Gnd a_2531_781# 2 30 2584 617
n a_2513_617# a_2531_781# Gnd 2 30 2592 617
n a_2513_617# Gnd a_2531_781# 2 30 2600 617
n a_2513_617# a_2531_781# Gnd 2 30 2608 617
n a_2513_617# Gnd a_2531_781# 2 30 2616 617
n a_2529_617# a_2531_781# a_2531_373# 2 30 2624 617
n a_2529_617# a_2531_373# a_2531_781# 2 30 2632 617
n a_2529_617# a_2531_781# a_2531_373# 2 30 2640 617
n a_2529_617# a_2531_373# a_2531_781# 2 30 2648 617
n PadFrame_0/17_30/DATA Gnd PadFrame_0/17_30/DIB 2 30 2698 617
n PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Gnd 2 30 2706 617
n PadFrame_0/17_30/DATA Gnd PadFrame_0/17_30/DIB 2 30 2714 617
n PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Gnd 2 30 2722 617
n PadFrame_0/17_30/DATA Gnd PadFrame_0/17_30/DIB 2 30 2730 617
n PadFrame_0/17_30/DATA PadFrame_0/17_30/DIB Gnd 2 30 2738 617
n PadFrame_0/17_30/DIB Gnd PadFrame_0/17_30/DI 2 30 2746 617
n PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Gnd 2 30 2754 617
n PadFrame_0/17_30/DIB Gnd PadFrame_0/17_30/DI 2 30 2762 617
n PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Gnd 2 30 2770 617
n PadFrame_0/17_30/DIB Gnd PadFrame_0/17_30/DI 2 30 2778 617
n PadFrame_0/17_30/DIB PadFrame_0/17_30/DI Gnd 2 30 2786 617
p a_2626_593# PadFrame_0/17_30/DATA PadFrame_0/17_30/DATA 65 10 2626 595
p a_2710_593# PadFrame_0/17_30/DATA PadFrame_0/17_30/DATA 64 10 2710 595
n Vdd a_2813_617# Gnd 2 30 2819 617
n a_2813_617# Gnd a_2829_617# 2 30 2827 617
n rx_busy a_2831_781# Gnd 2 30 2844 617
n rx_busy Gnd a_2831_781# 2 30 2852 617
n rx_busy a_2831_781# Gnd 2 30 2860 617
n rx_busy Gnd a_2831_781# 2 30 2868 617
n rx_busy a_2831_781# Gnd 2 30 2876 617
n a_2813_617# Gnd a_2831_781# 2 30 2884 617
n a_2813_617# a_2831_781# Gnd 2 30 2892 617
n a_2813_617# Gnd a_2831_781# 2 30 2900 617
n a_2813_617# a_2831_781# Gnd 2 30 2908 617
n a_2813_617# Gnd a_2831_781# 2 30 2916 617
n a_2829_617# a_2831_781# a_2831_373# 2 30 2924 617
n a_2829_617# a_2831_373# a_2831_781# 2 30 2932 617
n a_2829_617# a_2831_781# a_2831_373# 2 30 2940 617
n a_2829_617# a_2831_373# a_2831_781# 2 30 2948 617
n PadFrame_0/17_31/DATA Gnd PadFrame_0/17_31/DIB 2 30 2998 617
n PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Gnd 2 30 3006 617
n PadFrame_0/17_31/DATA Gnd PadFrame_0/17_31/DIB 2 30 3014 617
n PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Gnd 2 30 3022 617
n PadFrame_0/17_31/DATA Gnd PadFrame_0/17_31/DIB 2 30 3030 617
n PadFrame_0/17_31/DATA PadFrame_0/17_31/DIB Gnd 2 30 3038 617
n PadFrame_0/17_31/DIB Gnd PadFrame_0/17_31/DI 2 30 3046 617
n PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Gnd 2 30 3054 617
n PadFrame_0/17_31/DIB Gnd PadFrame_0/17_31/DI 2 30 3062 617
n PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Gnd 2 30 3070 617
n PadFrame_0/17_31/DIB Gnd PadFrame_0/17_31/DI 2 30 3078 617
n PadFrame_0/17_31/DIB PadFrame_0/17_31/DI Gnd 2 30 3086 617
p a_2926_593# PadFrame_0/17_31/DATA PadFrame_0/17_31/DATA 65 10 2926 595
p a_3010_593# PadFrame_0/17_31/DATA PadFrame_0/17_31/DATA 64 10 3010 595
n Vdd a_3113_617# Gnd 2 30 3119 617
n a_3113_617# Gnd a_3129_617# 2 30 3127 617
n PadFrame_0/17_32/DO a_3131_781# Gnd 2 30 3144 617
n PadFrame_0/17_32/DO Gnd a_3131_781# 2 30 3152 617
n PadFrame_0/17_32/DO a_3131_781# Gnd 2 30 3160 617
n PadFrame_0/17_32/DO Gnd a_3131_781# 2 30 3168 617
n PadFrame_0/17_32/DO a_3131_781# Gnd 2 30 3176 617
n a_3113_617# Gnd a_3131_781# 2 30 3184 617
n a_3113_617# a_3131_781# Gnd 2 30 3192 617
n a_3113_617# Gnd a_3131_781# 2 30 3200 617
n a_3113_617# a_3131_781# Gnd 2 30 3208 617
n a_3113_617# Gnd a_3131_781# 2 30 3216 617
n a_3129_617# a_3131_781# a_3131_373# 2 30 3224 617
n a_3129_617# a_3131_373# a_3131_781# 2 30 3232 617
n a_3129_617# a_3131_781# a_3131_373# 2 30 3240 617
n a_3129_617# a_3131_373# a_3131_781# 2 30 3248 617
n PadFrame_0/17_32/DATA Gnd PadFrame_0/17_32/DIB 2 30 3298 617
n PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Gnd 2 30 3306 617
n PadFrame_0/17_32/DATA Gnd PadFrame_0/17_32/DIB 2 30 3314 617
n PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Gnd 2 30 3322 617
n PadFrame_0/17_32/DATA Gnd PadFrame_0/17_32/DIB 2 30 3330 617
n PadFrame_0/17_32/DATA PadFrame_0/17_32/DIB Gnd 2 30 3338 617
n PadFrame_0/17_32/DIB Gnd PadFrame_0/17_32/DI 2 30 3346 617
n PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Gnd 2 30 3354 617
n PadFrame_0/17_32/DIB Gnd PadFrame_0/17_32/DI 2 30 3362 617
n PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Gnd 2 30 3370 617
n PadFrame_0/17_32/DIB Gnd PadFrame_0/17_32/DI 2 30 3378 617
n PadFrame_0/17_32/DIB PadFrame_0/17_32/DI Gnd 2 30 3386 617
p a_3226_593# PadFrame_0/17_32/DATA PadFrame_0/17_32/DATA 65 10 3226 595
p a_3310_593# PadFrame_0/17_32/DATA PadFrame_0/17_32/DATA 64 10 3310 595
n Vdd a_3413_617# Gnd 2 30 3419 617
n a_3413_617# Gnd a_3429_617# 2 30 3427 617
n UART_0/rx_done a_3431_781# Gnd 2 30 3444 617
n UART_0/rx_done Gnd a_3431_781# 2 30 3452 617
n UART_0/rx_done a_3431_781# Gnd 2 30 3460 617
n UART_0/rx_done Gnd a_3431_781# 2 30 3468 617
n UART_0/rx_done a_3431_781# Gnd 2 30 3476 617
n a_3413_617# Gnd a_3431_781# 2 30 3484 617
n a_3413_617# a_3431_781# Gnd 2 30 3492 617
n a_3413_617# Gnd a_3431_781# 2 30 3500 617
n a_3413_617# a_3431_781# Gnd 2 30 3508 617
n a_3413_617# Gnd a_3431_781# 2 30 3516 617
n a_3429_617# a_3431_781# a_3431_373# 2 30 3524 617
n a_3429_617# a_3431_373# a_3431_781# 2 30 3532 617
n a_3429_617# a_3431_781# a_3431_373# 2 30 3540 617
n a_3429_617# a_3431_373# a_3431_781# 2 30 3548 617
n PadFrame_0/17_33/DATA Gnd PadFrame_0/17_33/DIB 2 30 3598 617
n PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Gnd 2 30 3606 617
n PadFrame_0/17_33/DATA Gnd PadFrame_0/17_33/DIB 2 30 3614 617
n PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Gnd 2 30 3622 617
n PadFrame_0/17_33/DATA Gnd PadFrame_0/17_33/DIB 2 30 3630 617
n PadFrame_0/17_33/DATA PadFrame_0/17_33/DIB Gnd 2 30 3638 617
n PadFrame_0/17_33/DIB Gnd PadFrame_0/17_33/DI 2 30 3646 617
n PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Gnd 2 30 3654 617
n PadFrame_0/17_33/DIB Gnd PadFrame_0/17_33/DI 2 30 3662 617
n PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Gnd 2 30 3670 617
n PadFrame_0/17_33/DIB Gnd PadFrame_0/17_33/DI 2 30 3678 617
n PadFrame_0/17_33/DIB PadFrame_0/17_33/DI Gnd 2 30 3686 617
p a_3526_593# PadFrame_0/17_33/DATA PadFrame_0/17_33/DATA 65 10 3526 595
p a_3610_593# PadFrame_0/17_33/DATA PadFrame_0/17_33/DATA 64 10 3610 595
n Vdd a_3713_617# Gnd 2 30 3719 617
n a_3713_617# Gnd a_3729_617# 2 30 3727 617
n PadFrame_0/17_35/DO a_3731_781# Gnd 2 30 3744 617
n PadFrame_0/17_35/DO Gnd a_3731_781# 2 30 3752 617
n PadFrame_0/17_35/DO a_3731_781# Gnd 2 30 3760 617
n PadFrame_0/17_35/DO Gnd a_3731_781# 2 30 3768 617
n PadFrame_0/17_35/DO a_3731_781# Gnd 2 30 3776 617
n a_3713_617# Gnd a_3731_781# 2 30 3784 617
n a_3713_617# a_3731_781# Gnd 2 30 3792 617
n a_3713_617# Gnd a_3731_781# 2 30 3800 617
n a_3713_617# a_3731_781# Gnd 2 30 3808 617
n a_3713_617# Gnd a_3731_781# 2 30 3816 617
n a_3729_617# a_3731_781# a_3731_373# 2 30 3824 617
n a_3729_617# a_3731_373# a_3731_781# 2 30 3832 617
n a_3729_617# a_3731_781# a_3731_373# 2 30 3840 617
n a_3729_617# a_3731_373# a_3731_781# 2 30 3848 617
n PadFrame_0/17_35/DATA Gnd PadFrame_0/17_35/DIB 2 30 3898 617
n PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Gnd 2 30 3906 617
n PadFrame_0/17_35/DATA Gnd PadFrame_0/17_35/DIB 2 30 3914 617
n PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Gnd 2 30 3922 617
n PadFrame_0/17_35/DATA Gnd PadFrame_0/17_35/DIB 2 30 3930 617
n PadFrame_0/17_35/DATA PadFrame_0/17_35/DIB Gnd 2 30 3938 617
n PadFrame_0/17_35/DIB Gnd PadFrame_0/17_35/DI 2 30 3946 617
n PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Gnd 2 30 3954 617
n PadFrame_0/17_35/DIB Gnd PadFrame_0/17_35/DI 2 30 3962 617
n PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Gnd 2 30 3970 617
n PadFrame_0/17_35/DIB Gnd PadFrame_0/17_35/DI 2 30 3978 617
n PadFrame_0/17_35/DIB PadFrame_0/17_35/DI Gnd 2 30 3986 617
p a_3826_593# PadFrame_0/17_35/DATA PadFrame_0/17_35/DATA 65 10 3826 595
p a_3910_593# PadFrame_0/17_35/DATA PadFrame_0/17_35/DATA 64 10 3910 595
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1038 546
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1038 502
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1038 481
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1038 438
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1038 417
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1038 373
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1162 546
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1162 502
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1162 481
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1162 438
p a_1031_373# PadFrame_0/17_26/DATA Vdd 3 100 1162 417
p a_1031_373# Vdd PadFrame_0/17_26/DATA 3 100 1162 373
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1338 546
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1338 502
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1338 481
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1338 438
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1338 417
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1338 373
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1462 546
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1462 502
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1462 481
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1462 438
p a_1331_373# PadFrame_0/17_27/DATA Vdd 3 100 1462 417
p a_1331_373# Vdd PadFrame_0/17_27/DATA 3 100 1462 373
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1638 546
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1638 502
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1638 481
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1638 438
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1638 417
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1638 373
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1762 546
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1762 502
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1762 481
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1762 438
p a_1631_373# PadFrame_0/17_28/DATA Vdd 3 100 1762 417
p a_1631_373# Vdd PadFrame_0/17_28/DATA 3 100 1762 373
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 1938 546
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 1938 502
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 1938 481
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 1938 438
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 1938 417
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 1938 373
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 2062 546
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 2062 502
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 2062 481
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 2062 438
p a_1931_373# PadFrame_0/17_29/DATA Vdd 3 100 2062 417
p a_1931_373# Vdd PadFrame_0/17_29/DATA 3 100 2062 373
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2538 546
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2538 502
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2538 481
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2538 438
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2538 417
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2538 373
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2662 546
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2662 502
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2662 481
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2662 438
p a_2531_373# PadFrame_0/17_30/DATA Vdd 3 100 2662 417
p a_2531_373# Vdd PadFrame_0/17_30/DATA 3 100 2662 373
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2838 546
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2838 502
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2838 481
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2838 438
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2838 417
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2838 373
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2962 546
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2962 502
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2962 481
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2962 438
p a_2831_373# PadFrame_0/17_31/DATA Vdd 3 100 2962 417
p a_2831_373# Vdd PadFrame_0/17_31/DATA 3 100 2962 373
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3138 546
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3138 502
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3138 481
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3138 438
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3138 417
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3138 373
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3262 546
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3262 502
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3262 481
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3262 438
p a_3131_373# PadFrame_0/17_32/DATA Vdd 3 100 3262 417
p a_3131_373# Vdd PadFrame_0/17_32/DATA 3 100 3262 373
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3438 546
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3438 502
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3438 481
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3438 438
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3438 417
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3438 373
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3562 546
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3562 502
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3562 481
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3562 438
p a_3431_373# PadFrame_0/17_33/DATA Vdd 3 100 3562 417
p a_3431_373# Vdd PadFrame_0/17_33/DATA 3 100 3562 373
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3738 546
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3738 502
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3738 481
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3738 438
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3738 417
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3738 373
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3862 546
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3862 502
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3862 481
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3862 438
p a_3731_373# PadFrame_0/17_35/DATA Vdd 3 100 3862 417
p a_3731_373# Vdd PadFrame_0/17_35/DATA 3 100 3862 373
m m3_1538_2318# m3_1537_2317# UART_0/tx_busy 0 10 1538 2318
C PadFrame_0/17_30/DATA rx_idle 6.68
C a_2590_1732# UART_0/INVX2_54/Y 2.07
C PadFrame_0/17_34/DI Vdd 11.90
C a_3113_2732# UART_0/INVX2_53/Y 2.14
C UART_0/INVX2_42/A Vdd 9.02
C a_2753_2132# Vdd 5.94
C UART_0/AOI21X1_5/B Vdd 3.22
C a_1331_4041# PadFrame_0/17_1/DO 3.70
C a_1913_4269# Vdd 14.08
C PadFrame_0/17_11/DIB Vdd 27.20
C PadFrame_0/17_5/DATA a_2578_4702# 2.66
C a_610_1024# a_615_1124# 4.26
C PadFrame_0/17_25/DO a_617_1038# 3.70
C a_3431_373# Vdd 131.10
C UART_0/INVX2_50/Y UART_0/rx_out[0] 3.05
C UART_0/rcount[1] Vdd 18.49
C tx_data[0] PadFrame_0/17_7/DATA 6.68
C PadFrame_0/17_17/DATA PadFrame_0/17_17/DI 6.68
C a_2354_2730# Vdd 2.68
C a_3431_4041# a_3413_4269# 2.69
C PadFrame_0/17_4/DATA a_2425_4702# 2.19
C UART_0/OAI22X1_3/A tx_data[2] 2.33
C a_2710_593# PadFrame_0/17_30/DATA 4.58
C UART_0/LATCH_13/Q Vdd 2.66
C tx_data[5] Vdd 17.65
C PadFrame_0/17_6/DATA a_3131_4451# 29.64
C a_4269_1638# a_4041_1631# 2.43
C PadFrame_0/17_23/DATA PadFrame_0/17_23/DIB 9.17
C a_4702_2107# PadFrame_0/17_22/DATA 2.36
C PadFrame_0/17_31/DI PadFrame_0/17_31/DATA 6.68
C UART_0/rx_out[7] UART_0/OAI21X1_5/A 2.10
C PadFrame_0/17_2/DATA a_1810_4393# 4.58
C a_3025_283# PadFrame_0/17_31/DATA 2.19
C a_2086_2532# clkb 2.07
C a_610_1624# a_617_1638# 2.69
C a_2725_283# PadFrame_0/17_30/DATA 2.19
C PadFrame_0/17_8/DATA a_3826_4393# 5.49
C a_2080_1880# UART_0/INVX2_52/Y 2.07
C UART_0/OAI21X1_29/A Vdd 10.38
C UART_0/NAND2X1_50/Y Vdd 6.20
C UART_0/AOI22X1_7/Y Vdd 4.24
C a_617_2838# PadFrame_0/17_12/DATA 29.33
C rxrxout[5] Vdd 25.29
C a_617_3438# PadFrame_0/17_10/DATA 29.33
C m1_4704_12# a_4009_3# 1342.34
C UART_0/NOR2X1_9/A UART_0/LATCH_11/Q 2.99
C UART_0/INVX2_64/A Vdd 18.50
C PadFrame_0/17_9/DATA Vdd 188.64
C PadFrame_0/17_5/DATA a_2710_4393# 4.58
C UART_0/INVX2_10/Y Vdd 7.63
C a_1029_617# a_1013_617# 4.26
C PadFrame_0/17_26/DATA a_1031_781# 29.33
C PadFrame_0/17_10/DATA w_0_3420# 106.90
C tx_idle Vdd 20.89
C PadFrame_0/17_28/DATA PadFrame_0/17_28/DO 6.68
C UART_0/OAI21X1_19/Y UART_0/tx_out[4] 2.19
C a_3246_2032# Vdd 2.68
C a_1631_4451# Vdd 131.10
C UART_0/LATCH_2/D Vdd 2.16
C PadFrame_0/17_0/DATA a_1031_4451# 29.64
C PadFrame_0/17_34/DATA a_4041_1031# 29.33
C PadFrame_0/17_34/DI PadFrame_0/17_34/DIB 2.38
C UART_0/rcount[0] UART_0/INVX2_83/Y 2.76
C a_3178_283# PadFrame_0/17_32/DATA 2.66
C a_1331_781# rx_rdy 3.70
C UART_0/rstate[1] Vdd 15.46
C UART_0/OAI22X1_6/B Vdd 13.18
C a_4702_3760# PadFrame_0/17_17/DATA 2.15
C PadFrame_0/17_12/DATA a_283_3007# 2.36
C a_1629_617# Vdd 17.63
C a_4269_2838# PadFrame_0/17_20/DATA 29.64
C a_2918_2532# Vdd 2.45
C a_2466_1730# Vdd 2.68
C UART_0/INVX2_12/Y Vdd 7.89
C a_2531_4041# PadFrame_0/17_5/DATA 29.33
C PadFrame_0/17_15/DATA a_283_1660# 2.15
C UART_0/INVX2_27/A Vdd 2.44
C PadFrame_0/17_1/DATA a_1378_4702# 2.66
C UART_0/rx_out[5] Vdd 7.24
C a_3760_283# PadFrame_0/17_35/DATA 2.15
C PadFrame_0/17_14/DATA a_283_1978# 2.66
C UART_0/INVX2_46/A Vdd 11.67
C PadFrame_0/17_15/OEN Vdd 11.86
C a_1731_2130# Vdd 5.94
C UART_0/INVX2_45/A Vdd 16.86
C a_1635_2883# Vdd 5.94
C a_3731_4451# Vdd 131.10
C PadFrame_0/17_33/DI PadFrame_0/17_33/DATA 6.68
C UART_0/INVX2_66/A Vdd 5.71
C UART_0/INVX2_34/Y Vdd 3.05
C a_4041_1931# Vdd 8.25
C UART_0/tx_busy Vdd 8.79
C UART_0/INVX2_21/A Vdd 8.87
C PadFrame_0/17_11/DATA w_0_3120# 106.90
C a_2404_3069# Vdd 2.11
C m3_3989_2764# Vdd 4.21
C PadFrame_0/17_29/DATA Vdd 188.64
C a_1978_1930# Vdd 2.60
C UART_0/INVX2_28/A Vdd 6.13
C UART_0/tstate[2] Vdd 18.02
C PadFrame_0/17_14/DIB Vdd 27.20
C UART_0/rcount[3] Vdd 8.58
C a_617_3138# a_373_3131# 2.43
C a_2401_2932# Vdd 2.11
C UART_0/NAND3X1_19/Y UART_0/INVX2_63/Y 2.76
C UART_0/rcount[2] UART_0/AOI22X1_8/Y 2.67
C a_2229_4269# a_2231_4451# 2.71
C PadFrame_0/17_34/DATA rxrxout[1] 6.68
C a_4702_3196# PadFrame_0/17_19/DATA 2.40
C a_4269_1338# Vdd 131.10
C UART_0/OAI21X1_26/Y Vdd 2.26
C a_2066_2130# Vdd 2.60
C PadFrame_0/17_8/DATA a_3796_4702# 2.40
C PadFrame_0/17_0/DIB PadFrame_0/17_0/DATA 9.17
C a_1029_4269# a_1013_4269# 4.26
C rxrxout[6] a_4041_3431# 3.70
C a_3729_617# Vdd 17.63
C a_3607_283# PadFrame_0/17_33/DATA 2.36
C m3_3989_1264# Vdd 4.21
C PadFrame_0/17_30/DI Vdd 11.90
C UART_0/AOI21X1_3/B Vdd 7.63
C a_2913_2632# Vdd 5.94
C a_2201_2230# Vdd 2.60
C a_3113_2532# Vdd 2.07
C a_617_1938# Vdd 8.25
C PadFrame_0/17_3/DATA a_2107_4702# 2.36
C a_373_3431# Vdd 131.10
C UART_0/rx_out[1] Vdd 14.97
C a_4702_3478# PadFrame_0/17_18/DATA 2.66
C a_3225_1832# Vdd 5.94
C UART_0/LATCH_10/D Vdd 4.85
C a_615_1124# Vdd 17.63
C UART_0/OR2X1_0/Y Vdd 12.75
C a_3107_2883# Vdd 5.94
C UART_0/tx_out[2] a_2412_2869# 2.72
C UART_0/rx_out[7] UART_0/LATCH_0/CLK 2.04
C a_615_2024# a_373_1931# 2.71
C a_2150_2432# Vdd 2.68
C UART_0/LATCH_12/D Vdd 6.61
C a_1827_1883# Vdd 5.94
C rxrxout[7] Vdd 28.96
C UART_0/INVX2_52/Y Vdd 68.47
C PadFrame_0/17_28/DATA w_1620_0# 106.90
C UART_0/OAI21X1_18/Y Vdd 4.72
C PadFrame_0/17_35/DATA PadFrame_0/17_35/DO 6.68
C a_2229_4269# a_2213_4269# 4.26
C m3_3364_904# Vdd 4.21
C PadFrame_0/17_32/DO Vdd 16.24
C UART_0/INVX2_29/A Vdd 2.76
C a_2811_2283# Vdd 5.94
C UART_0/NOR2X1_7/B UART_0/INVX2_12/A 3.95
C UART_0/XOR2X1_7/A Vdd 8.12
C a_3091_2930# Vdd 5.94
C a_4266_3184# Vdd 17.63
C UART_0/INVX2_14/A UART_0/INVX2_37/A 2.17
C UART_0/OAI22X1_0/D Vdd 15.25
C w_2220_0# Vdd 106.90
C a_4393_2026# PadFrame_0/17_22/DATA 5.49
C a_4266_1984# a_4269_1938# 2.71
C PadFrame_0/17_34/DIB Vdd 27.20
C a_4702_2896# PadFrame_0/17_20/DATA 2.40
C a_2377_2432# Vdd 5.94
C UART_0/OAI22X1_20/Y Vdd 3.03
C PadFrame_0/17_10/DATA a_283_3460# 2.15
C a_1331_4041# a_1313_4269# 2.69
C UART_0/LATCH_6/D Vdd 4.66
C tx_data[6] PadFrame_0/17_1/DATA 6.68
C PadFrame_0/17_3/DATA Vdd 188.64
C UART_0/OAI21X1_20/Y Vdd 5.27
C PadFrame_0/17_5/DATA a_2560_4702# 2.15
C a_1525_283# PadFrame_0/17_27/DATA 2.19
C a_610_1024# a_617_1038# 2.69
C PadFrame_0/17_33/DIB Vdd 27.20
C a_2338_2730# Vdd 2.60
C a_4269_3738# a_4041_3731# 2.43
C a_3431_4041# PadFrame_0/17_7/DATA 29.33
C PadFrame_0/17_4/DATA a_2407_4702# 2.36
C a_2626_593# PadFrame_0/17_30/DATA 5.49
C a_2881_2432# Vdd 2.00
C PadFrame_0/17_16/DATA w_0_1320# 106.90
C a_2531_4041# Vdd 8.25
C a_2498_3130# Vdd 2.68
C a_4702_2125# PadFrame_0/17_22/DATA 2.19
C PadFrame_0/17_23/DI PadFrame_0/17_23/DIB 2.38
C PadFrame_0/17_27/DATA rx_rdy 6.68
C PadFrame_0/17_23/DATA a_4041_1631# 29.33
C PadFrame_0/17_9/DATA a_593_3910# 4.58
C PadFrame_0/17_12/DATA a_283_2860# 2.15
C a_615_3824# a_373_3731# 2.71
C a_2831_373# PadFrame_0/17_31/DATA 29.64
C a_617_1338# PadFrame_0/17_16/DATA 29.33
C PadFrame_0/17_33/DATA UART_0/rx_done 6.68
C a_3099_1730# UART_0/INVX2_54/Y 2.45
C a_1827_1883# UART_0/INVX2_52/Y 2.28
C PadFrame_0/17_10/DATA PadFrame_0/17_10/DIB 9.17
C PadFrame_0/17_2/DATA a_1726_4393# 5.49
C PadFrame_0/17_13/DATA a_283_2260# 2.19
C UART_0/OAI21X1_38/Y Vdd 5.15
C UART_0/OAI21X1_21/Y Vdd 5.77
C UART_0/AND2X2_16/Y Vdd 3.32
C a_2273_2932# Vdd 2.85
C a_4393_3910# PadFrame_0/17_17/DATA 4.58
C a_3010_593# PadFrame_0/17_31/DATA 4.58
C PadFrame_0/17_25/DATA a_283_1078# 2.66
C UART_0/INVX2_43/A Vdd 5.03
C tx_data[1] Vdd 13.02
C a_2788_3197# Vdd 2.29
C UART_0/INVX2_77/Y rx_rdy 2.46
C a_4262_1924# Vdd 14.36
C a_4266_2584# Vdd 17.63
C clka Vdd 33.85
C a_593_2926# PadFrame_0/17_12/DATA 5.49
C a_2977_2280# Vdd 2.85
C UART_0/OAI22X1_20/D Vdd 2.75
C a_2561_3032# Vdd 2.07
C PadFrame_0/17_32/DATA a_3131_781# 29.33
C a_3129_617# a_3113_617# 4.26
C a_593_3526# PadFrame_0/17_10/DATA 5.49
C a_4262_1924# a_4041_1931# 2.69
C UART_0/NOR2X1_8/Y Vdd 5.61
C UART_0/INVX2_18/A Vdd 8.01
C PadFrame_0/17_17/DI Vdd 11.90
C UART_0/tx_out[7] clkb 2.52
C PadFrame_0/17_27/DIB Vdd 27.20
C a_2678_2532# Vdd 2.68
C a_2342_2632# Vdd 2.68
C a_3139_3130# Vdd 5.94
C PadFrame_0/17_11/DATA a_283_3196# 2.40
C PadFrame_0/17_15/DATA a_283_1825# 2.19
C a_2339_2130# UART_0/INVX2_54/Y 2.13
C UART_0/INVX2_36/Y UART_0/OAI21X1_13/A 2.06
C a_3731_4041# PadFrame_0/17_8/DO 3.70
C a_3310_593# PadFrame_0/17_32/DATA 4.58
C m1_3461_3376# rxrxout[3] 9.01
C tx_data[4] PadFrame_0/17_4/DATA 6.68
C a_4393_1810# PadFrame_0/17_23/DATA 4.58
C UART_0/INVX2_45/Y Vdd 13.60
C a_3257_2030# Vdd 2.60
C a_1331_4451# Vdd 131.10
C a_2788_3030# Vdd 2.00
C PadFrame_0/17_12/DATA Vdd 188.64
C a_610_3424# a_617_3438# 2.69
C a_3160_283# PadFrame_0/17_32/DATA 2.15
C a_4262_2524# Vdd 14.36
C a_4702_3778# PadFrame_0/17_17/DATA 2.66
C UART_0/BUFX2_0/A Vdd 5.62
C PadFrame_0/17_12/DATA a_283_3025# 2.19
C a_4266_3784# Vdd 17.63
C UART_0/INVX2_4/Y Vdd 13.81
C a_2450_1730# Vdd 2.60
C UART_0/LATCH_9/Q Vdd 7.21
C PadFrame_0/17_5/DIB PadFrame_0/17_5/DATA 9.17
C PadFrame_0/17_26/DATA Vdd 188.64
C UART_0/OAI22X1_9/B Vdd 5.58
C a_2086_2532# Vdd 2.68
C a_610_1624# Vdd 14.08
C clka UART_0/INVX2_52/Y 3.00
C UART_0/tstate[1] Vdd 11.18
C a_4262_3424# Vdd 14.36
C a_3431_4451# Vdd 131.10
C a_3431_373# PadFrame_0/17_33/DATA 29.64
C tx_data[2] PadFrame_0/17_3/DIB 2.38
C UART_0/INVX2_65/Y Vdd 4.52
C UART_0/INVX2_57/A UART_0/INVX2_39/A 3.34
C UART_0/tstate[1] UART_0/tstate[2] 2.50
C a_1963_1930# Vdd 5.94
C a_1929_617# Vdd 17.63
C a_2818_1730# Vdd 2.68
C m3_904_2764# Vdd 3.82
C PadFrame_0/17_11/DATA PadFrame_0/17_11/DI 6.68
C a_373_1931# Vdd 131.10
C a_2415_2978# Vdd 2.07
C tx_data[5] PadFrame_0/17_5/DIB 2.38
C UART_0/tx_out[4] UART_0/tx_out[5] 3.92
C PadFrame_0/17_23/DATA w_4740_1620# 106.90
C PadFrame_0/17_15/DATA a_593_1810# 4.58
C a_4702_3307# PadFrame_0/17_19/DATA 2.36
C m1_1153_3804# tx_data[3] 3.82
C a_1931_373# a_1931_781# 2.43
C UART_0/AOI22X1_7/Y UART_0/INVX2_83/Y 2.53
C PadFrame_0/17_23/DATA rxrxout[2] 6.68
C PadFrame_0/17_24/DATA Vdd 188.64
C UART_0/INVX2_15/Y Vdd 4.83
C UART_0/OAI21X1_26/C Vdd 8.47
C a_3154_3030# Vdd 2.68
C a_2051_2130# Vdd 5.94
C tx_data[3] Vdd 27.81
C PadFrame_0/17_8/DATA a_3778_4702# 2.66
C PadFrame_0/17_35/DO Vdd 16.24
C a_3496_283# PadFrame_0/17_33/DATA 2.40
C a_4266_2884# a_4262_2824# 4.26
C UART_0/AOI21X1_3/A Vdd 5.18
C a_2531_373# Vdd 131.10
C a_2169_2232# Vdd 5.94
C a_3124_2579# Vdd 2.11
C PadFrame_0/17_6/DO PadFrame_0/17_6/DATA 6.68
C UART_0/INVX2_9/A Vdd 11.02
C PadFrame_0/17_3/DATA a_1996_4702# 2.40
C a_617_1038# Vdd 8.25
C a_2231_4041# Vdd 8.25
C UART_0/INVX2_37/A Vdd 49.01
C PadFrame_0/17_31/DATA rx_busy 6.68
C a_4269_1338# PadFrame_0/17_24/DATA 29.64
C a_2513_617# a_2531_781# 2.69
C a_1931_781# tx_done 3.70
C PadFrame_0/17_28/DIB reset 2.38
C a_617_1938# a_373_1931# 2.43
C PadFrame_0/17_16/DATA Vdd 188.64
C a_2553_2832# Vdd 2.07
C UART_0/rx_error Vdd 39.80
C PadFrame_0/17_10/DATA a_283_3625# 2.19
C UART_0/tcount[1] Vdd 12.58
C a_3170_3130# UART_0/INVX2_53/Y 2.07
C m3_3064_904# Vdd 4.21
C a_3113_617# Vdd 14.36
C a_3142_2632# Vdd 2.68
C UART_0/NOR2X1_7/B UART_0/NOR2X1_7/Y 2.91
C a_2769_3132# rxrxout[1] 2.88
C a_4702_1378# PadFrame_0/17_24/DATA 2.66
C UART_0/tx_out[5] a_2492_2979# 2.58
C a_2516_3069# rxrxout[4] 2.64
C UART_0/INVX2_37/Y Vdd 4.65
C UART_0/OAI21X1_27/C Vdd 21.60
C rxrxout[5] a_2572_3069# 2.64
C m1_3461_3376# rxrxout[2] 9.01
C a_2569_1732# UART_0/INVX2_54/Y 2.37
C a_4702_3007# PadFrame_0/17_20/DATA 2.36
C PadFrame_0/17_16/DATA a_283_1360# 2.15
C a_2051_2130# UART_0/INVX2_52/Y 2.12
C a_4041_1031# Vdd 8.25
C UART_0/INVX2_68/A Vdd 6.49
C a_1331_4041# PadFrame_0/17_1/DATA 29.33
C a_2772_2830# Vdd 2.00
C UART_0/INVX2_83/Y Vdd 21.74
C m1_3528_1084# rxrxout[1] 8.04
C PadFrame_0/17_29/DATA w_1920_0# 106.90
C a_2554_2730# Vdd 2.68
C a_373_3131# Vdd 131.10
C a_1507_283# PadFrame_0/17_27/DATA 2.36
C PadFrame_0/17_25/DO PadFrame_0/17_25/DATA 6.68
C PadFrame_0/17_25/DATA w_0_1020# 106.90
C PadFrame_0/17_33/DATA Vdd 188.64
C a_3429_4269# a_3413_4269# 4.26
C PadFrame_0/17_7/DIB PadFrame_0/17_7/DATA 9.17
C a_2323_2730# Vdd 5.94
C PadFrame_0/17_10/DO Vdd 16.24
C PadFrame_0/17_4/DATA a_2296_4702# 2.40
C a_2482_3130# Vdd 2.60
C a_2822_2432# Vdd 2.45
C PadFrame_0/17_5/DIB Vdd 27.20
C PadFrame_0/17_27/DI PadFrame_0/17_27/DATA 6.68
C a_617_3738# a_373_3731# 2.43
C PadFrame_0/17_9/DATA PadFrame_0/17_9/DI 6.68
C a_2831_373# a_2829_617# 2.71
C PadFrame_0/17_31/DIB PadFrame_0/17_31/DATA 9.17
C a_593_1426# PadFrame_0/17_16/DATA 5.49
C UART_0/INVX2_70/Y Vdd 15.10
C a_2722_1830# Vdd 2.60
C a_4269_3138# Vdd 131.10
C a_1782_3132# Vdd 2.68
C PadFrame_0/17_4/DATA Vdd 188.64
C a_4266_2584# a_4262_2524# 4.26
C a_3007_283# PadFrame_0/17_31/DATA 2.36
C PadFrame_0/17_13/DATA a_283_2278# 2.36
C a_2065_2532# clkb 2.21
C PadFrame_0/17_20/DATA w_4740_2820# 106.90
C a_2707_283# PadFrame_0/17_30/DATA 2.36
C a_610_3124# a_615_3224# 4.26
C a_2926_593# PadFrame_0/17_31/DATA 5.49
C a_4262_3124# a_4041_3131# 2.69
C a_3131_4041# Vdd 8.25
C rxrxout[1] Vdd 21.99
C a_3089_2432# Vdd 2.07
C m1_1580_1168# rx_busy 14.61
C a_1682_2330# Vdd 2.68
C a_4269_1938# Vdd 131.10
C UART_0/INVX2_71/A Vdd 15.03
C a_2572_3069# Vdd 2.11
C UART_0/tx_out[5] UART_0/INVX2_8/Y 3.79
C a_1631_4041# PadFrame_0/17_2/DO 3.70
C a_1313_617# a_1331_781# 2.69
C PadFrame_0/17_22/DATA PadFrame_0/17_22/DIB 9.17
C a_4269_1938# a_4041_1931# 2.43
C UART_0/NAND3X1_9/Y Vdd 9.56
C a_2142_2032# Vdd 2.68
C UART_0/AOI21X1_4/Y Vdd 4.10
C PadFrame_0/17_5/DATA a_2626_4393# 5.49
C PadFrame_0/17_9/DI Vdd 11.90
C a_2689_2603# Vdd 2.60
C PadFrame_0/17_11/DATA a_283_3307# 2.36
C a_2353_2630# Vdd 2.60
C m1_3461_3376# rxrxout[4] 9.01
C UART_0/rstate[3] UART_0/INVX2_54/Y 2.15
C a_3731_4041# a_3713_4269# 2.69
C PadFrame_0/17_8/DI PadFrame_0/17_8/DATA 6.68
C a_3226_593# PadFrame_0/17_32/DATA 5.49
C UART_0/NAND3X1_25/Y Vdd 6.55
C tx_data[0] Vdd 14.57
C UART_0/AOI21X1_2/Y Vdd 7.89
C a_4262_1624# Vdd 14.36
C a_3225_2032# Vdd 5.94
C PadFrame_0/17_1/DATA w_1320_4740# 106.90
C a_2774_3030# Vdd 2.45
C PadFrame_0/17_3/DATA a_2110_4393# 4.58
C a_1782_3132# UART_0/INVX2_52/Y 2.07
C a_4269_2538# Vdd 131.10
C PadFrame_0/17_28/DO Vdd 16.24
C a_4262_2824# a_4041_2831# 2.69
C PadFrame_0/17_20/DATA PadFrame_0/17_20/DI 6.68
C a_2435_1730# Vdd 5.94
C UART_0/INVX2_28/Y Vdd 33.38
C a_2897_2532# Vdd 2.00
C UART_0/OAI21X1_19/C Vdd 3.23
C a_2505_3032# tx_data[4] 2.53
C a_2753_2132# UART_0/INVX2_54/Y 2.21
C a_3610_593# PadFrame_0/17_33/DATA 4.58
C a_4266_3184# a_4269_3138# 2.71
C a_4393_3226# PadFrame_0/17_19/DATA 5.49
C UART_0/OR2X1_1/Y Vdd 6.32
C a_2097_2603# Vdd 2.60
C PadFrame_0/17_1/DATA a_1360_4702# 2.15
C a_1631_373# PadFrame_0/17_28/DATA 29.64
C UART_0/INVX2_44/A Vdd 10.88
C a_4269_3438# Vdd 131.10
C PadFrame_0/17_2/DATA w_1620_4740# 106.90
C a_2601_2732# UART_0/INVX2_53/Y 2.16
C UART_0/LATCH_4/D Vdd 3.21
C a_1225_283# PadFrame_0/17_26/DATA 2.19
C PadFrame_0/17_33/DIB PadFrame_0/17_33/DATA 9.17
C a_3431_373# a_3429_617# 2.71
C UART_0/INVX2_64/A UART_0/INVX2_67/A 2.21
C UART_0/tcount[0] Vdd 24.65
C UART_0/INVX2_20/A Vdd 2.44
C PadFrame_0/17_6/DATA a_3325_4702# 2.19
C m3_3989_3064# Vdd 4.21
C a_1913_617# Vdd 14.36
C a_2802_1730# Vdd 2.60
C a_2610_2630# Vdd 2.68
C UART_0/NOR2X1_8/B Vdd 4.22
C PadFrame_0/17_15/DATA PadFrame_0/17_15/DI 6.68
C a_617_2344# a_610_2465# 2.69
C a_4702_3325# PadFrame_0/17_19/DATA 2.19
C a_2801_2732# UART_0/INVX2_53/Y 2.02
C PadFrame_0/17_24/DI Vdd 11.90
C UART_0/tx_out[7] Vdd 4.30
C a_1031_4041# Vdd 8.25
C PadFrame_0/17_8/DATA a_3760_4702# 2.15
C PadFrame_0/17_0/DO PadFrame_0/17_0/DATA 6.68
C PadFrame_0/17_3/DATA w_1920_4740# 106.90
C a_3138_3030# Vdd 2.60
C UART_0/XOR2X1_7/Y Vdd 3.82
C a_3478_283# PadFrame_0/17_33/DATA 2.66
C UART_0/INVX2_4/Y UART_0/tcount[1] 5.54
C m1_3465_1403# a_3477_2662# 441.79
C m3_3989_1564# Vdd 4.21
C a_3246_1732# Vdd 2.68
C a_4266_2884# a_4269_2838# 2.71
C UART_0/NOR2X1_13/B Vdd 6.09
C UART_0/OAI21X1_33/Y Vdd 2.44
C a_4393_2926# PadFrame_0/17_20/DATA 5.49
C PadFrame_0/17_30/DIB Vdd 27.20
C UART_0/INVX2_65/A Vdd 10.87
C a_617_3138# PadFrame_0/17_11/DATA 29.33
C PadFrame_0/17_3/DATA a_1978_4702# 2.66
C UART_0/INVX2_58/Y Vdd 9.71
C UART_0/INVX2_84/Y Vdd 4.72
C UART_0/INVX2_71/Y Vdd 7.55
C UART_0/OAI21X1_0/B Vdd 2.85
C m1_1153_3804# tx_data[6] 3.82
C UART_0/INVX2_48/A UART_0/OAI21X1_13/A 2.50
C UART_0/INVX2_84/A UART_0/rcount[0] 2.62
C a_2161_2430# Vdd 2.60
C UART_0/NAND3X1_1/Y UART_0/INVX2_10/Y 2.07
C UART_0/INVX2_67/A Vdd 23.50
C UART_0/INVX2_68/Y Vdd 8.89
C tx_data[6] Vdd 21.93
C PadFrame_0/17_4/DATA w_2220_4740# 106.90
C a_2564_2869# Vdd 2.11
C UART_0/tx_out[5] Vdd 11.95
C a_1865_2932# Vdd 2.85
C UART_0/INVX2_57/Y Vdd 2.94
C a_3131_781# Vdd 8.25
C a_3153_2630# Vdd 2.60
C PadFrame_0/17_10/DATA Vdd 188.64
C UART_0/OAI21X1_4/C Vdd 5.76
C a_1966_2732# Vdd 2.68
C a_2638_2432# Vdd 2.45
C UART_0/INVX2_2/A Vdd 2.57
C a_4393_2110# PadFrame_0/17_22/DATA 4.58
C a_2531_781# rx_idle 3.70
C PadFrame_0/17_30/DI PadFrame_0/17_30/DIB 2.38
C PadFrame_0/17_24/DATA UART_0/rx_error 6.68
C a_4702_3025# PadFrame_0/17_20/DATA 2.19
C UART_0/INVX2_67/Y Vdd 12.21
C UART_0/XOR2X1_0/Y Vdd 2.60
C a_1329_4269# a_1313_4269# 4.26
C PadFrame_0/17_1/DIB PadFrame_0/17_1/DATA 9.17
C a_1396_283# PadFrame_0/17_27/DATA 2.40
C tx_data[4] PadFrame_0/17_4/DIB 2.38
C UART_0/match rxrxout[0] 2.34
C a_3429_617# Vdd 17.63
C PadFrame_0/17_4/DATA a_2278_4702# 2.66
C UART_0/NAND3X1_1/Y Vdd 8.56
C UART_0/INVX2_54/Y Vdd 68.33
C PadFrame_0/17_17/DATA PadFrame_0/17_17/DIB 9.17
C m1_3465_1403# a_3481_2005# 343.72
C UART_0/INVX2_72/Y Vdd 6.98
C a_2801_2432# Vdd 2.00
C a_2529_4269# Vdd 17.63
C a_1985_2880# Vdd 2.85
C a_2467_3130# Vdd 5.94
C m1_1580_1168# rx_rdy 14.61
C PadFrame_0/17_9/DATA PadFrame_0/17_9/DIB 9.17
C PadFrame_0/17_12/DATA a_283_2878# 2.66
C a_4266_1384# a_4262_1324# 4.26
C PadFrame_0/17_19/DATA Vdd 188.64
C a_2707_1883# Vdd 5.94
C UART_0/rx_out[2] Vdd 4.30
C a_1793_3203# Vdd 2.60
C PadFrame_0/17_10/DATA a_373_3431# 29.64
C a_4393_2626# PadFrame_0/17_21/DATA 5.49
C a_4266_2584# a_4269_2538# 2.71
C PadFrame_0/17_30/DATA w_2520_0# 106.90
C PadFrame_0/17_21/DATA rxrxout[5] 6.68
C PadFrame_0/17_13/DATA a_283_2389# 2.40
C a_2066_2030# Vdd 2.68
C PadFrame_0/17_11/DO a_617_3138# 3.70
C PadFrame_0/17_25/DATA a_283_1096# 2.40
C UART_0/INVX2_35/Y UART_0/NAND2X1_20/B 2.44
C PadFrame_0/17_14/DO Vdd 16.24
C a_3100_2469# Vdd 2.11
C PadFrame_0/17_0/DATA a_1225_4702# 2.19
C PadFrame_0/17_6/DIB Vdd 27.20
C PadFrame_0/17_22/DATA Vdd 188.64
C a_1666_2330# Vdd 2.60
C UART_0/INVX2_69/Y Vdd 3.99
C PadFrame_0/17_9/DO a_617_3738# 3.70
C a_610_3724# a_615_3824# 4.26
C a_615_2924# a_373_2831# 2.71
C PadFrame_0/17_12/DATA a_593_3010# 4.58
C a_2505_3032# Vdd 2.07
C PadFrame_0/17_32/DO a_3131_781# 3.70
C a_4702_1507# PadFrame_0/17_24/DATA 2.36
C tx_data[7] PadFrame_0/17_2/DATA 6.68
C a_1631_4041# a_1613_4269# 2.69
C PadFrame_0/17_22/DI PadFrame_0/17_22/DIB 2.38
C a_4702_2560# PadFrame_0/17_21/DATA 2.15
C PadFrame_0/17_22/DATA a_4041_1931# 29.33
C PadFrame_0/17_13/DATA a_593_2309# 5.49
C a_617_1638# tx_error 3.70
C a_2657_2532# Vdd 5.94
C a_2321_2632# Vdd 5.94
C PadFrame_0/17_9/DIB Vdd 27.20
C a_3731_4041# PadFrame_0/17_8/DATA 29.33
C UART_0/NOR2X1_8/Y UART_0/NOR2X1_8/B 2.84
C a_2942_3057# UART_0/INVX2_9/Y 2.43
C a_2231_4041# PadFrame_0/17_4/DATA 29.33
C a_3431_4041# Vdd 8.25
C UART_0/INVX2_9/Y Vdd 19.41
C PadFrame_0/17_28/DATA a_1631_781# 29.33
C a_1629_617# a_1613_617# 4.26
C a_4269_1638# Vdd 131.10
C PadFrame_0/17_12/DI Vdd 11.90
C a_1031_4451# Vdd 131.10
C UART_0/LATCH_1/D Vdd 3.43
C a_2497_2432# UART_0/AND2X2_8/B 3.19
C PadFrame_0/17_32/DI PadFrame_0/17_32/DIB 2.38
C PadFrame_0/17_19/DATA rxrxout[7] 6.68
C PadFrame_0/17_3/DATA a_2026_4393# 5.49
C a_1331_373# a_1331_781# 2.43
C PadFrame_0/17_14/DO a_617_1938# 3.70
C a_2254_2030# Vdd 2.19
C PadFrame_0/17_21/DATA Vdd 188.64
C a_1825_283# PadFrame_0/17_28/DATA 2.19
C a_1613_617# Vdd 14.08
C a_4269_2838# a_4041_2831# 2.43
C PadFrame_0/17_20/DATA PadFrame_0/17_20/DIB 9.17
C a_3081_2332# Vdd 2.85
C UART_0/LATCH_9/D Vdd 4.22
C PadFrame_0/17_5/DO PadFrame_0/17_5/DATA 6.68
C PadFrame_0/17_22/DATA w_4740_1920# 106.90
C a_3526_593# PadFrame_0/17_33/DATA 5.49
C a_1029_617# Vdd 17.63
C UART_0/INVX2_23/A Vdd 4.85
C a_2065_2532# Vdd 5.94
C PadFrame_0/17_8/DI Vdd 11.90
C PadFrame_0/17_28/DIB PadFrame_0/17_28/DATA 9.17
C m1_1580_1168# rx_idle 14.61
C m1_1580_1168# reset 14.61
C PadFrame_0/17_14/DATA a_283_1996# 2.40
C UART_0/OR2X1_2/Y Vdd 12.96
C a_3131_4451# Vdd 131.10
C PadFrame_0/17_18/DATA Vdd 188.64
C a_1207_283# PadFrame_0/17_26/DATA 2.36
C m1_3461_3376# rxrxout[0] 9.01
C a_3134_2732# Vdd 2.68
C UART_0/INVX2_6/Y Vdd 32.00
C PadFrame_0/17_6/DATA a_3307_4702# 2.36
C UART_0/INVX2_39/A UART_0/INVX2_43/Y 2.28
C m3_904_3064# Vdd 4.21
C a_2787_1730# Vdd 5.94
C a_1931_781# Vdd 8.25
C UART_0/tstate[0] Vdd 11.44
C a_2594_2630# Vdd 2.60
C UART_0/NOR2X1_0/A UART_0/INVX2_53/Y 2.98
C a_1638_2232# Vdd 2.68
C PadFrame_0/17_11/DATA PadFrame_0/17_11/DIB 9.17
C UART_0/XOR2X1_5/Y Vdd 4.33
C PadFrame_0/17_15/DATA PadFrame_0/17_15/DIB 9.17
C a_617_2344# a_373_2231# 2.43
C a_615_2350# a_610_2465# 4.26
C a_4041_1031# rxrxout[1] 3.70
C rxrxout[2] UART_0/LATCH_0/CLK 2.16
C a_1929_617# a_1913_617# 4.26
C PadFrame_0/17_29/DATA a_1931_781# 29.33
C a_4702_1660# PadFrame_0/17_23/DATA 2.15
C PadFrame_0/17_24/DIB Vdd 27.20
C UART_0/tx_out[1] Vdd 6.26
C UART_0/INVX2_13/Y Vdd 4.73
C PadFrame_0/17_0/DIB Vdd 27.20
C a_3123_3083# Vdd 5.94
C a_3460_283# PadFrame_0/17_33/DATA 2.15
C m3_904_1564# PadFrame_0/17_15/OEN 2.31
C a_3257_1803# Vdd 2.60
C PadFrame_0/17_30/DATA Vdd 188.64
C a_2097_2603# UART_0/INVX2_37/A 2.39
C PadFrame_0/17_20/DATA rxrxout[4] 6.68
C PadFrame_0/17_3/DATA a_1960_4702# 2.15
C UART_0/rx_out[0] Vdd 12.16
C UART_0/INVX2_0/Y Vdd 19.32
C UART_0/NOR2X1_17/Y Vdd 4.33
C PadFrame_0/17_25/DATA Vdd 188.64
C UART_0/INVX2_17/A Vdd 7.22
C a_4702_3496# PadFrame_0/17_18/DATA 2.40
C PadFrame_0/17_4/DIB Vdd 27.20
C a_1953_3132# Vdd 2.19
C a_4262_1324# a_4041_1331# 2.69
C PadFrame_0/17_24/DATA PadFrame_0/17_24/DI 6.68
C PadFrame_0/17_14/DATA a_593_2110# 4.58
C PadFrame_0/17_16/DI Vdd 11.90
C UART_0/OAI21X1_13/C Vdd 3.40
C a_2238_2132# Vdd 2.68
C UART_0/INVX2_56/A Vdd 10.21
C a_1331_4041# Vdd 8.25
C UART_0/OAI21X1_17/Y Vdd 3.11
C UART_0/INVX2_63/Y Vdd 16.58
C UART_0/INVX2_73/A Vdd 5.73
C m3_2764_904# Vdd 4.21
C PadFrame_0/17_31/DI Vdd 11.90
C UART_0/NAND3X1_6/Y Vdd 5.81
C a_3121_2632# Vdd 5.94
C UART_0/INVX2_57/A Vdd 3.89
C UART_0/INVX2_18/Y Vdd 8.81
C a_1977_2803# Vdd 2.60
C tx_data[1] PadFrame_0/17_6/DIB 2.38
C UART_0/rcount[2] Vdd 11.94
C PadFrame_0/17_5/DATA a_2531_4451# 29.64
C a_1329_617# a_1313_617# 4.26
C PadFrame_0/17_13/DI PadFrame_0/17_13/DIB 2.38
C m1_1153_3804# tx_data[7] 3.82
C UART_0/LATCH_14/D UART_0/tx_out[3] 2.90
C PadFrame_0/17_2/DATA a_1825_4702# 2.19
C PadFrame_0/17_30/DI PadFrame_0/17_30/DATA 6.68
C PadFrame_0/17_16/DATA a_283_1378# 2.66
C a_4266_1384# Vdd 17.63
C UART_0/tx_out[1] UART_0/INVX2_52/Y 2.27
C UART_0/INVX2_59/Y Vdd 7.39
C a_2758_2830# Vdd 2.45
C a_2286_2432# Vdd 2.68
C tx_data[7] Vdd 23.86
C a_1931_4041# a_1931_4451# 2.43
C a_2538_2730# Vdd 2.60
C a_1378_283# PadFrame_0/17_27/DATA 2.66
C a_3413_617# Vdd 14.36
C UART_0/NAND2X1_19/Y Vdd 7.29
C UART_0/OAI21X1_35/A Vdd 10.28
C PadFrame_0/17_17/DATA a_4041_3731# 29.33
C UART_0/INVX2_16/A Vdd 2.44
C PadFrame_0/17_4/DATA a_2260_4702# 2.15
C a_610_3424# Vdd 14.36
C PadFrame_0/17_7/DO PadFrame_0/17_7/DATA 6.68
C UART_0/NAND2X1_16/Y Vdd 7.88
C a_4262_2824# Vdd 14.36
C UART_0/LATCH_11/D Vdd 7.70
C PadFrame_0/17_5/DO Vdd 16.24
C a_1331_373# PadFrame_0/17_27/DATA 29.64
C PadFrame_0/17_9/DATA a_373_3731# 29.64
C a_2831_373# a_2831_781# 2.43
C a_4266_1384# a_4269_1338# 2.71
C a_4393_1426# PadFrame_0/17_24/DATA 5.49
C PadFrame_0/17_16/DATA a_593_1510# 4.58
C a_615_1424# a_373_1331# 2.71
C a_2818_1730# UART_0/INVX2_54/Y 2.07
C a_3431_781# UART_0/rx_done 3.70
C UART_0/tx_out[0] Vdd 16.00
C UART_0/match Vdd 5.95
C PadFrame_0/17_19/DI Vdd 11.90
C a_1761_3132# Vdd 5.94
C a_2896_283# PadFrame_0/17_31/DATA 2.40
C a_2622_2732# Vdd 2.68
C PadFrame_0/17_11/DATA Vdd 188.64
C a_2596_283# PadFrame_0/17_30/DATA 2.40
C a_610_3124# a_617_3138# 2.69
C rxrxout[0] a_4041_3731# 3.70
C PadFrame_0/17_25/DATA a_283_1207# 2.36
C UART_0/NAND2X1_17/Y Vdd 6.13
C UART_0/LATCH_12/Q Vdd 6.77
C PadFrame_0/17_0/DATA a_1207_4702# 2.36
C a_3129_4269# Vdd 17.63
C a_2732_3197# Vdd 2.29
C UART_0/INVX2_66/Y Vdd 19.83
C PadFrame_0/17_22/DI Vdd 11.90
C UART_0/INVX2_44/Y Vdd 19.46
C a_610_3724# a_617_3738# 2.69
C a_617_2838# a_373_2831# 2.43
C a_1651_2330# Vdd 5.94
C PadFrame_0/17_12/DATA PadFrame_0/17_12/DI 6.68
C UART_0/NOR2X1_6/Y Vdd 5.60
C a_2516_3069# Vdd 2.11
C a_4702_1525# PadFrame_0/17_24/DATA 2.19
C a_3113_617# a_3131_781# 2.69
C a_1631_4041# PadFrame_0/17_2/DATA 29.33
C a_4702_2578# PadFrame_0/17_21/DATA 2.66
C a_617_1638# PadFrame_0/17_15/DATA 29.33
C a_2153_2030# Vdd 2.60
C PadFrame_0/17_13/DATA a_617_2344# 29.33
C a_2822_2732# Vdd 2.68
C PadFrame_0/17_17/DIB Vdd 27.20
C a_1638_2232# clka 2.07
C PadFrame_0/17_11/DATA a_283_3325# 2.19
C UART_0/OAI21X1_27/Y Vdd 4.99
C a_373_3731# Vdd 131.10
C PadFrame_0/17_26/DO a_1031_781# 3.70
C UART_0/rstate[0] UART_0/INVX2_78/Y 4.11
C PadFrame_0/17_8/DIB PadFrame_0/17_8/DATA 9.17
C a_3729_4269# a_3713_4269# 4.26
C m1_3461_3376# rxrxout[5] 9.01
C UART_0/OAI22X1_13/Y UART_0/INVX2_43/Y 2.09
C PadFrame_0/17_34/DATA w_4740_1020# 106.90
C a_3431_4041# a_3431_4451# 2.43
C PadFrame_0/17_7/DIB Vdd 27.20
C PadFrame_0/17_23/DATA Vdd 188.64
C UART_0/INVX2_84/A Vdd 5.38
C a_2732_3030# Vdd 2.00
C PadFrame_0/17_12/DIB Vdd 27.20
C PadFrame_0/17_13/DATA w_0_2220# 106.90
C PadFrame_0/17_32/DI PadFrame_0/17_32/DATA 6.68
C a_1761_3132# UART_0/INVX2_52/Y 2.37
C PadFrame_0/17_10/DO PadFrame_0/17_10/DATA 6.68
C a_610_1924# a_615_2024# 4.26
C PadFrame_0/17_21/DI Vdd 11.90
C UART_0/NOR2X1_9/B Vdd 4.27
C a_4702_3796# PadFrame_0/17_17/DATA 2.40
C a_4262_3724# Vdd 14.36
C a_1807_283# PadFrame_0/17_28/DATA 2.36
C a_2505_2400# UART_0/AND2X2_8/B 2.51
C PadFrame_0/17_20/DI PadFrame_0/17_20/DIB 2.38
C PadFrame_0/17_20/DATA a_4041_2831# 29.33
C UART_0/NAND3X1_21/Y Vdd 5.87
C PadFrame_0/17_11/DATA a_283_3160# 2.15
C a_2862_2532# Vdd 2.45
C PadFrame_0/17_25/DATA clka 6.68
C PadFrame_0/17_15/DATA a_283_1678# 2.66
C a_4266_1084# a_4262_1024# 4.26
C a_4393_3310# PadFrame_0/17_19/DATA 4.58
C a_3731_4041# a_3731_4451# 2.43
C UART_0/INVX2_24/Y Vdd 5.85
C a_3731_4041# Vdd 8.25
C a_1631_373# a_1629_617# 2.71
C UART_0/AOI21X1_1/B Vdd 7.14
C UART_0/tcount[3] Vdd 8.21
C PadFrame_0/17_18/DI Vdd 11.90
C a_2900_3030# Vdd 2.00
C a_2531_4451# Vdd 131.10
C a_1096_283# PadFrame_0/17_26/DATA 2.40
C a_3431_373# a_3431_781# 2.43
C a_2323_2730# UART_0/INVX2_54/Y 2.01
C a_1931_4041# PadFrame_0/17_3/DO 3.70
C a_2330_2030# Vdd 2.68
C PadFrame_0/17_11/DO Vdd 16.24
C UART_0/NOR2X1_2/Y Vdd 9.29
C a_1872_2732# UART_0/INVX2_6/Y 2.06
C a_3145_2803# Vdd 2.60
C PadFrame_0/17_6/DATA a_3196_4702# 2.40
C m3_3989_3364# Vdd 4.21
C a_1631_373# Vdd 131.10
C a_1649_2230# Vdd 2.60
C UART_0/INVX2_7/A Vdd 3.73
C a_2531_4041# PadFrame_0/17_5/DO 3.70
C a_2579_2683# Vdd 5.94
C UART_0/INVX2_65/Y UART_0/OAI22X1_19/Y 3.04
C a_615_2350# a_373_2231# 2.71
C PadFrame_0/17_15/DATA a_373_1631# 29.64
C a_4702_1096# PadFrame_0/17_34/DATA 2.40
C a_1649_2230# UART_0/tx_busy 2.52
C a_1331_781# Vdd 8.25
C UART_0/tx_out[2] Vdd 17.77
C a_4702_1678# PadFrame_0/17_23/DATA 2.66
C a_4041_1631# rxrxout[2] 3.70
C UART_0/INVX2_47/A Vdd 6.38
C tx_error Vdd 20.57
C a_4041_1331# Vdd 8.25
C a_1331_4041# a_1331_4451# 2.43
C rxrxout[2] rxrxout[3] 2.36
C UART_0/INVX2_12/A Vdd 15.62
C a_1029_4269# Vdd 17.63
C a_3713_617# a_3731_781# 2.69
C a_4269_3138# PadFrame_0/17_19/DATA 29.64
C PadFrame_0/17_4/DATA a_2410_4393# 4.58
C a_2125_283# PadFrame_0/17_29/DATA 2.19
C a_2529_617# Vdd 17.63
C a_3225_1732# Vdd 5.94
C a_2070_1932# Vdd 2.68
C m3_3989_1864# Vdd 4.21
C a_4393_3010# PadFrame_0/17_20/DATA 4.58
C UART_0/OAI21X1_32/C Vdd 4.30
C UART_0/NAND3X1_3/A Vdd 3.86
C a_593_3226# PadFrame_0/17_11/DATA 5.49
C a_2810_2630# Vdd 2.68
C PadFrame_0/17_6/DATA a_3310_4393# 4.58
C a_4702_3607# PadFrame_0/17_18/DATA 2.36
C UART_0/OAI21X1_44/C Vdd 5.91
C UART_0/OR2X1_0/A Vdd 6.12
C a_2982_2832# Vdd 2.68
C a_2229_4269# Vdd 17.63
C UART_0/INVX2_48/Y UART_0/INVX2_36/Y 2.31
C a_2831_781# rx_busy 3.70
C a_4269_1338# a_4041_1331# 2.43
C PadFrame_0/17_28/DATA reset 6.68
C PadFrame_0/17_24/DATA PadFrame_0/17_24/DIB 9.17
C PadFrame_0/17_16/DIB Vdd 27.20
C a_2249_2203# Vdd 2.60
C a_2390_290# Vdd 2.11
C a_1631_4041# a_1631_4451# 2.43
C a_2129_2432# Vdd 5.94
C PadFrame_0/17_1/DIB Vdd 27.20
C rxrxout[6] Vdd 28.22
C tx_data[3] PadFrame_0/17_0/DIB 2.38
C UART_0/OAI21X1_13/A Vdd 19.48
C UART_0/INVX2_61/Y Vdd 6.05
C a_2314_2030# UART_0/rstate[3] 2.13
C PadFrame_0/17_7/DATA a_3496_4702# 2.40
C PadFrame_0/17_17/DATA w_4740_3720# 106.90
C a_2831_373# Vdd 131.10
C UART_0/INVX2_69/A Vdd 8.97
C UART_0/INVX2_55/A Vdd 4.86
C UART_0/rx_out[6] Vdd 8.14
C a_1945_2732# Vdd 5.94
C UART_0/INVX2_1/A Vdd 2.44
C PadFrame_0/17_6/DATA w_3120_4740# 106.90
C a_4269_1938# PadFrame_0/17_22/DATA 29.64
C PadFrame_0/17_13/DI PadFrame_0/17_13/DATA 6.68
C a_2174_2632# clkb 2.21
C m1_3461_3376# rxrxout[7] 9.01
C PadFrame_0/17_2/DATA a_1807_4702# 2.36
C a_2531_373# PadFrame_0/17_30/DATA 29.64
C a_2425_2132# Vdd 2.41
C a_2878_2332# Vdd 2.45
C PadFrame_0/17_12/DATA w_0_2820# 106.90
C a_1631_4041# Vdd 8.25
C PadFrame_0/17_10/DATA a_283_3478# 2.66
C PadFrame_0/17_1/DO PadFrame_0/17_1/DATA 6.68
C UART_0/tstate[3] Vdd 11.21
C a_1360_283# PadFrame_0/17_27/DATA 2.15
C PadFrame_0/17_35/DI PadFrame_0/17_35/DIB 2.38
C a_617_1038# PadFrame_0/17_25/DATA 29.33
C UART_0/OAI21X1_37/Y Vdd 4.42
C a_3431_781# Vdd 8.25
C UART_0/AOI22X1_7/C Vdd 2.44
C PadFrame_0/17_17/DI PadFrame_0/17_17/DIB 2.38
C PadFrame_0/17_7/DATA w_3420_4740# 106.90
C a_2531_4041# a_2531_4451# 2.43
C UART_0/INVX2_53/Y Vdd 71.51
C a_4269_2838# Vdd 131.10
C m1_1580_1168# tx_rdy 14.61
C a_1331_373# a_1329_617# 2.71
C PadFrame_0/17_9/DI PadFrame_0/17_9/DIB 2.38
C PadFrame_0/17_12/DATA a_283_2896# 2.40
C m1_1153_3804# tx_data[2] 13.20
C PadFrame_0/17_16/DATA PadFrame_0/17_16/DI 6.68
C a_617_1338# a_373_1331# 2.43
C UART_0/NOR2X1_16/Y Vdd 3.16
C UART_0/OAI21X1_2/Y Vdd 6.15
C UART_0/rx_out[7] Vdd 11.08
C PadFrame_0/17_10/DI PadFrame_0/17_10/DIB 2.38
C tx_data[2] Vdd 22.75
C PadFrame_0/17_19/DIB Vdd 27.20
C a_4393_2710# PadFrame_0/17_21/DATA 4.58
C a_2878_283# PadFrame_0/17_31/DATA 2.66
C PadFrame_0/17_13/DATA a_283_2407# 2.66
C a_2050_2030# Vdd 2.60
C a_4269_3738# PadFrame_0/17_17/DATA 29.64
C PadFrame_0/17_25/DATA a_283_1225# 2.19
C a_610_1924# Vdd 14.08
C a_3131_4041# a_3131_4451# 2.43
C UART_0/NAND3X1_0/A Vdd 3.50
C PadFrame_0/17_8/DATA w_3720_4740# 106.90
C PadFrame_0/17_0/DATA a_1096_4702# 2.40
C PadFrame_0/17_6/DO Vdd 16.24
C a_4702_1960# PadFrame_0/17_22/DATA 2.15
C PadFrame_0/17_35/DATA w_3720_0# 106.90
C PadFrame_0/17_12/DATA PadFrame_0/17_12/DIB 9.17
C PadFrame_0/17_9/DO PadFrame_0/17_9/DATA 6.68
C a_1629_4269# a_1613_4269# 4.26
C PadFrame_0/17_2/DIB PadFrame_0/17_2/DATA 9.17
C PadFrame_0/17_31/DATA w_2820_0# 106.90
C a_2121_2032# Vdd 5.94
C a_4041_3731# Vdd 8.25
C UART_0/INVX2_56/Y Vdd 7.17
C PadFrame_0/17_27/DATA Vdd 188.64
C UART_0/INVX2_26/A Vdd 3.98
C UART_0/OAI21X1_5/Y Vdd 5.15
C a_4269_2538# PadFrame_0/17_21/DATA 29.64
C a_2433_2403# UART_0/INVX2_36/Y 2.30
C a_4393_3826# PadFrame_0/17_17/DATA 5.49
C a_4266_3784# a_4262_3724# 4.26
C a_3731_373# a_3731_781# 2.43
C UART_0/OR2X1_3/Y UART_0/AOI21X1_3/Y 2.01
C a_3246_2432# Vdd 2.68
C UART_0/INVX2_2/Y tx_data[7] 2.27
C PadFrame_0/17_4/DIB PadFrame_0/17_4/DATA 9.17
C UART_0/LATCH_0/D Vdd 3.77
C a_3429_4269# Vdd 17.63
C PadFrame_0/17_14/DATA clkb 6.68
C UART_0/OR2X1_2/Y UART_0/AOI21X1_2/Y 2.55
C m1_3465_1403# UART_0/rx_done 70.52
C UART_0/INVX2_82/Y Vdd 6.57
C PadFrame_0/17_23/DI Vdd 11.90
C a_2718_3030# Vdd 2.33
C a_373_2831# Vdd 131.10
C a_3131_373# PadFrame_0/17_32/DATA 29.64
C UART_0/INVX2_57/Y UART_0/INVX2_54/Y 2.55
C a_610_1924# a_617_1938# 2.69
C a_2811_2283# UART_0/INVX2_53/Y 2.20
C PadFrame_0/17_21/DIB Vdd 27.20
C a_3091_2930# UART_0/INVX2_53/Y 2.44
C a_4702_3907# PadFrame_0/17_17/DATA 2.36
C PadFrame_0/17_9/DATA a_283_3778# 2.66
C UART_0/INVX2_3/A Vdd 10.64
C a_1696_283# PadFrame_0/17_28/DATA 2.40
C a_2070_1932# clka 2.07
C a_1631_781# Vdd 8.25
C UART_0/INVX2_77/Y Vdd 2.54
C UART_0/LATCH_8/Q Vdd 4.78
C UART_0/NOR2X1_5/Y Vdd 10.39
C UART_0/OAI21X1_6/Y Vdd 5.88
C PadFrame_0/17_9/DO Vdd 16.24
C a_1031_373# a_1031_781# 2.43
C UART_0/OAI21X1_35/A UART_0/INVX2_83/Y 2.09
C a_617_2344# tx_idle 3.70
C a_4266_1084# a_4269_1038# 2.71
C a_4393_1126# PadFrame_0/17_34/DATA 5.49
C UART_0/AND2X2_15/Y Vdd 3.14
C PadFrame_0/17_26/DO Vdd 16.24
C UART_0/NAND2X1_20/B Vdd 16.20
C a_1705_2680# Vdd 2.19
C PadFrame_0/17_8/DIB Vdd 27.20
C m1_1580_1168# tx_done 14.61
C PadFrame_0/17_14/DATA a_283_2107# 2.36
C UART_0/AOI21X1_1/A Vdd 9.98
C UART_0/INVX2_35/A Vdd 8.88
C a_1031_4041# a_1031_4451# 2.43
C a_4269_3438# PadFrame_0/17_18/DATA 29.64
C PadFrame_0/17_18/DIB Vdd 27.20
C m1_1267_1136# a_1315_1207# 713.18
C a_1078_283# PadFrame_0/17_26/DATA 2.66
C a_1931_4041# a_1913_4269# 2.69
C tx_data[2] PadFrame_0/17_3/DATA 6.68
C a_2314_2030# Vdd 2.60
C a_3113_2732# Vdd 5.94
C a_610_3124# Vdd 14.36
C UART_0/OAI21X1_2/C Vdd 4.10
C PadFrame_0/17_6/DATA a_3178_4702# 2.66
C m3_904_3364# Vdd 4.21
C PadFrame_0/17_28/DIB Vdd 27.20
C rx_busy Vdd 22.96
C a_1617_2232# Vdd 5.94
C UART_0/OAI22X1_3/A Vdd 3.59
C PadFrame_0/17_11/DATA a_373_3131# 29.64
C PadFrame_0/17_15/DI PadFrame_0/17_15/DIB 2.38
C UART_0/tcount[0] UART_0/INVX2_6/Y 3.14
C PadFrame_0/17_15/DATA Vdd 188.64
C a_617_2344# Vdd 8.25
C UART_0/OAI21X1_18/C Vdd 3.23
C a_3019_3130# Vdd 5.94
C PadFrame_0/17_1/DATA a_1525_4702# 2.19
C a_1913_617# a_1931_781# 2.69
C UART_0/INVX2_76/Y Vdd 10.81
C a_2142_2332# Vdd 2.68
C UART_0/OAI21X1_25/C Vdd 4.86
C UART_0/XOR2X1_6/Y Vdd 4.52
C UART_0/OAI21X1_5/A Vdd 11.61
C PadFrame_0/17_0/DO Vdd 16.24
C PadFrame_0/17_0/DATA a_1210_4393# 4.58
C UART_0/NOR2X1_7/Y Vdd 9.32
C UART_0/INVX2_17/A UART_0/INVX2_28/Y 2.22
C PadFrame_0/17_19/DATA w_4740_3120# 106.90
C PadFrame_0/17_4/DATA a_2326_4393# 5.49
C UART_0/tx_out[2] a_2415_2978# 2.61
C a_2107_283# PadFrame_0/17_29/DATA 2.36
C a_2513_617# Vdd 14.36
C UART_0/LATCH_11/Q Vdd 3.93
C a_2794_2630# Vdd 2.60
C a_2081_2003# Vdd 2.60
C UART_0/NOR2X1_4/Y Vdd 5.09
C PadFrame_0/17_6/DATA a_3226_4393# 5.49
C a_4702_3625# PadFrame_0/17_18/DATA 2.19
C PadFrame_0/17_25/DIB Vdd 27.20
C PadFrame_0/17_4/DO Vdd 16.24
C a_2993_2830# Vdd 2.60
C a_1210_593# PadFrame_0/17_26/DATA 4.58
C PadFrame_0/17_24/DI PadFrame_0/17_24/DIB 2.38
C PadFrame_0/17_24/DATA a_4041_1331# 29.33
C a_2296_284# Vdd 2.40
C a_2217_2132# Vdd 5.94
C a_373_1331# Vdd 131.10
C a_1329_4269# Vdd 17.63
C a_4266_3484# Vdd 17.63
C a_2401_2832# Vdd 2.07
C UART_0/INVX2_7/Y Vdd 5.65
C PadFrame_0/17_7/DATA a_3478_4702# 2.66
C m3_2464_904# Vdd 4.18
C PadFrame_0/17_31/DIB Vdd 27.20
C PadFrame_0/17_26/DATA w_1020_0# 106.90
C UART_0/NAND2X1_51/Y Vdd 3.23
C UART_0/OAI22X1_8/Y Vdd 6.13
C UART_0/INVX2_5/A Vdd 8.42
C a_2990_4695# Vdd 2.11
C UART_0/LATCH_10/Q Vdd 2.29
C UART_0/INVX2_43/Y Vdd 8.83
C a_2190_3132# Vdd 2.68
C a_593_2226# PadFrame_0/17_13/DATA 4.58
C PadFrame_0/17_2/DATA a_1696_4702# 2.40
C PadFrame_0/17_30/DIB PadFrame_0/17_30/DATA 9.17
C a_2531_373# a_2529_617# 2.71
C PadFrame_0/17_16/DATA a_283_1396# 2.40
C a_4041_1331# UART_0/rx_error 3.70
C UART_0/OAI21X1_33/Y UART_0/INVX2_49/Y 2.18
C UART_0/AND2X2_17/Y Vdd 4.53
C UART_0/OAI21X1_12/Y Vdd 4.81
C UART_0/LATCH_14/Q Vdd 5.72
C PadFrame_0/17_16/OEN Vdd 11.86
C a_2297_2430# Vdd 2.60
C PadFrame_0/17_2/DIB Vdd 27.20
C a_1929_4269# a_1931_4451# 2.71
C a_2329_3080# Vdd 2.85
C UART_0/LATCH_13/D Vdd 11.74
C a_2523_2730# Vdd 5.94
C PadFrame_0/17_35/DI PadFrame_0/17_35/DATA 6.68
C a_593_1126# PadFrame_0/17_25/DATA 5.49
C PadFrame_0/17_32/DI Vdd 11.90
C a_2081_2003# UART_0/INVX2_52/Y 2.30
C a_2249_2732# Vdd 2.07
C UART_0/OAI21X1_34/C Vdd 3.40
C UART_0/INVX2_29/Y Vdd 9.00
C a_615_3524# Vdd 17.63
C a_2732_3197# tx_data[0] 2.10
C PadFrame_0/17_20/DATA Vdd 188.64
C a_2513_4269# Vdd 14.08
C PadFrame_0/17_27/DIB PadFrame_0/17_27/DATA 9.17
C a_2829_617# a_2813_617# 4.26
C a_4393_1510# PadFrame_0/17_24/DATA 4.58
C PadFrame_0/17_31/DATA a_2831_781# 29.33
C PadFrame_0/17_16/DATA PadFrame_0/17_16/DIB 9.17
C UART_0/rstate[0] Vdd 11.39
C a_2787_1730# UART_0/INVX2_54/Y 2.17
C UART_0/INVX2_58/A Vdd 2.44
C UART_0/OAI21X1_31/A Vdd 5.88
C a_4041_3131# Vdd 8.25
C a_1931_4041# Vdd 8.25
C UART_0/OAI22X1_1/Y Vdd 4.57
C UART_0/XNOR2X1_2/Y Vdd 3.19
C a_4041_2531# rxrxout[5] 3.70
C UART_0/tx_out[5] UART_0/OAI21X1_13/C 2.58
C a_2633_2803# Vdd 2.60
C a_2578_283# PadFrame_0/17_30/DATA 2.66
C tx_data[0] PadFrame_0/17_7/DIB 2.38
C UART_0/NOR2X1_9/Y Vdd 3.59
C PadFrame_0/17_0/DATA a_1078_4702# 2.66
C UART_0/NAND3X1_0/B Vdd 3.85
C a_3113_4269# Vdd 14.08
C a_4702_1978# PadFrame_0/17_22/DATA 2.66
C UART_0/INVX2_44/A UART_0/INVX2_44/Y 2.60
C PadFrame_0/17_12/DATA a_373_2831# 29.64
C tx_busy a_617_1338# 3.70
C a_610_1324# a_615_1424# 4.26
C a_615_3524# a_373_3431# 2.71
C a_2833_2803# Vdd 2.60
C UART_0/NAND2X1_0/Y Vdd 5.80
C a_1329_617# Vdd 17.63
C a_2174_2632# Vdd 2.68
C PadFrame_0/17_13/DI Vdd 11.90
C a_1013_617# a_1031_781# 2.69
C PadFrame_0/17_8/DO PadFrame_0/17_8/DATA 6.68
C m1_4688_4026# a_4701_4010# 1292.73
C a_3257_2430# Vdd 2.60
C a_2553_2832# UART_0/INVX2_53/Y 2.04
C a_3429_4269# a_3431_4451# 2.71
C UART_0/LATCH_0/CLK Vdd 18.02
C PadFrame_0/17_7/DO Vdd 16.24
C PadFrame_0/17_23/DIB Vdd 27.20
C UART_0/NOR2X1_3/B Vdd 3.68
C a_3131_373# a_3129_617# 2.71
C PadFrame_0/17_32/DIB PadFrame_0/17_32/DATA 9.17
C a_2953_2400# UART_0/INVX2_59/Y 2.60
C a_4041_3131# rxrxout[7] 3.70
C a_2249_2732# UART_0/XOR2X1_7/A 2.30
C PadFrame_0/17_26/DIB tx_rdy 2.38
C PadFrame_0/17_32/DATA w_3120_0# 106.90
C a_4041_2531# Vdd 8.25
C a_4702_3925# PadFrame_0/17_17/DATA 2.19
C a_4269_3738# Vdd 131.10
C a_1678_283# PadFrame_0/17_28/DATA 2.66
C rx_rdy Vdd 22.00
C a_2841_2532# Vdd 2.00
C a_610_3724# Vdd 14.36
C PadFrame_0/17_25/DIB clka 2.38
C PadFrame_0/17_26/DATA PadFrame_0/17_26/DO 6.68
C m1_3461_3376# tx_data[0] 8.24
C m1_1373_3323# a_1435_3354# 1221.66
C UART_0/OAI21X1_24/Y Vdd 4.96
C a_3729_4269# a_3731_4451# 2.71
C UART_0/rx_out[4] Vdd 4.09
C a_3729_4269# Vdd 17.63
C UART_0/tx_out[4] UART_0/XOR2X1_4/Y 2.97
C a_1750_2332# Vdd 2.68
C a_2886_3030# Vdd 2.45
C a_2231_4451# Vdd 131.10
C a_4041_3431# Vdd 8.25
C a_3429_617# a_3413_617# 4.26
C a_1060_283# PadFrame_0/17_26/DATA 2.15
C PadFrame_0/17_33/DATA a_3431_781# 29.33
C a_4269_1038# PadFrame_0/17_34/DATA 29.64
C a_1931_4041# PadFrame_0/17_3/DATA 29.33
C a_2299_2083# Vdd 5.94
C PadFrame_0/17_6/DATA a_3160_4702# 2.15
C UART_0/OAI22X1_1/A Vdd 10.40
C m3_3989_3664# Vdd 4.21
C a_2531_4041# a_2513_4269# 2.69
C a_4702_1207# PadFrame_0/17_34/DATA 2.36
C a_1031_373# Vdd 131.10
C a_615_2350# Vdd 17.63
C UART_0/tx_out[3] Vdd 24.58
C UART_0/INVX2_24/A Vdd 2.44
C a_3925_283# PadFrame_0/17_35/DATA 2.19
C UART_0/INVX2_66/Y UART_0/INVX2_67/Y 2.02
C PadFrame_0/17_14/DATA a_283_1960# 2.15
C a_4266_1684# Vdd 17.63
C a_2153_2403# Vdd 2.60
C UART_0/INVX2_17/Y Vdd 5.29
C UART_0/INVX2_47/Y Vdd 11.01
C a_610_2824# a_615_2924# 4.26
C PadFrame_0/17_12/DO a_617_2838# 3.70
C a_1329_4269# a_1331_4451# 2.71
C a_1013_4269# Vdd 14.08
C PadFrame_0/17_0/DATA a_1126_4393# 5.49
C PadFrame_0/17_19/DATA PadFrame_0/17_19/DI 6.68
C UART_0/INVX2_13/A UART_0/NOR2X1_2/Y 2.25
C UART_0/INVX2_14/Y UART_0/OAI22X1_3/Y 2.03
C PadFrame_0/17_0/DATA w_1020_4740# 106.90
C a_1996_283# PadFrame_0/17_29/DATA 2.40
C a_2531_781# Vdd 8.25
C a_2049_1932# Vdd 5.94
C a_3130_1730# Vdd 2.68
C UART_0/NOR2X1_4/A Vdd 3.19
C PadFrame_0/17_14/DATA Vdd 188.64
C a_4041_2831# rxrxout[4] 3.70
C a_2779_2683# Vdd 5.94
C a_373_1031# Vdd 131.10
C a_2738_1830# Vdd 2.68
C a_4262_3124# Vdd 14.36
C a_2961_2832# Vdd 5.94
C a_2213_4269# Vdd 14.08
C UART_0/tcount[2] Vdd 7.82
C a_4702_3160# PadFrame_0/17_19/DATA 2.15
C a_1126_593# PadFrame_0/17_26/DATA 5.49
C PadFrame_0/17_29/DI PadFrame_0/17_29/DIB 2.38
C UART_0/AOI21X1_3/Y Vdd 5.39
C PadFrame_0/17_14/DATA PadFrame_0/17_14/DIB 9.17
C a_4266_3484# a_4262_3424# 4.26
C UART_0/INVX2_3/Y Vdd 4.23
C a_4393_3526# PadFrame_0/17_18/DATA 5.49
C a_2412_2869# Vdd 2.11
C a_1629_4269# a_1631_4451# 2.71
C PadFrame_0/17_1/DO Vdd 16.24
C UART_0/AOI21X1_2/B Vdd 3.12
C PadFrame_0/17_35/DI Vdd 11.90
C UART_0/OAI21X1_16/Y Vdd 4.48
C PadFrame_0/17_7/DATA a_3460_4702# 2.15
C m3_1864_904# Vdd 4.21
C PadFrame_0/17_15/DATA w_0_1620# 106.90
C PadFrame_0/17_31/DATA Vdd 188.64
C rx_idle Vdd 24.01
C UART_0/NOR2X1_7/B Vdd 12.64
C UART_0/LATCH_5/D Vdd 3.84
C a_3131_4041# PadFrame_0/17_6/DO 3.70
C reset Vdd 22.26
C UART_0/INVX2_31/A Vdd 7.71
C PadFrame_0/17_10/DI Vdd 11.90
C a_4702_1396# PadFrame_0/17_24/DATA 2.40
C UART_0/tstate[0] UART_0/INVX2_63/Y 3.22
C UART_0/NAND2X1_18/Y Vdd 3.23
C a_2201_3203# Vdd 2.60
C PadFrame_0/17_22/DATA PadFrame_0/17_22/DI 6.68
C a_2497_2600# UART_0/AND2X2_8/B 2.60
C PadFrame_0/17_13/DIB PadFrame_0/17_13/DATA 9.17
C PadFrame_0/17_2/DATA a_1678_4702# 2.66
C PadFrame_0/17_16/DATA a_283_1507# 2.36
C tx_busy Vdd 16.24
C a_2370_2130# Vdd 2.68
C UART_0/INVX2_38/Y UART_0/OAI21X1_13/A 2.78
C a_617_1938# PadFrame_0/17_14/DATA 29.33
C a_2857_2332# Vdd 2.00
C UART_0/INVX2_50/Y Vdd 18.27
C a_1629_4269# Vdd 17.63
C a_1950_2030# Vdd 2.19
C UART_0/INVX2_28/Y UART_0/INVX2_53/Y 2.94
C a_3731_373# PadFrame_0/17_35/DATA 29.64
C a_615_1124# a_373_1031# 2.71
C a_2231_4041# PadFrame_0/17_4/DO 3.70
C m3_3989_964# Vdd 3.85
C a_3131_373# Vdd 131.10
C UART_0/OAI22X1_15/Y UART_0/INVX2_52/Y 2.14
C m1_n7_4034# a_1_4033# 1315.28
C UART_0/INVX2_59/A Vdd 10.91
C a_2260_2779# Vdd 2.11
C UART_0/NAND2X1_7/Y Vdd 3.23
C UART_0/NAND3X1_4/Y Vdd 8.18
C PadFrame_0/17_7/DATA a_3610_4393# 4.58
C UART_0/INVX2_73/Y Vdd 6.39
C PadFrame_0/17_20/DI Vdd 11.90
C a_2529_4269# a_2531_4451# 2.71
C a_4702_2860# PadFrame_0/17_20/DATA 2.15
C PadFrame_0/17_16/DATA a_373_1331# 29.64
C UART_0/INVX2_80/Y Vdd 13.81
C a_2579_2683# UART_0/INVX2_54/Y 2.12
C a_4262_1024# Vdd 14.36
C tx_data[6] PadFrame_0/17_1/DIB 2.38
C a_1674_3130# Vdd 2.68
C UART_0/LATCH_7/D Vdd 3.73
C a_2398_2432# Vdd 2.68
C PadFrame_0/17_3/DIB Vdd 27.20
C a_2860_283# PadFrame_0/17_31/DATA 2.15
C a_2035_2083# Vdd 5.94
C PadFrame_0/17_13/DATA a_283_2425# 2.15
C PadFrame_0/17_5/DATA a_2725_4702# 2.19
C a_4266_3184# a_4262_3124# 4.26
C m3_904_1264# PadFrame_0/17_16/OEN 2.31
C a_2560_283# PadFrame_0/17_30/DATA 2.15
C UART_0/INVX2_75/Y Vdd 12.79
C a_3713_617# Vdd 14.36
C UART_0/INVX2_36/Y Vdd 40.98
C UART_0/OAI22X1_3/Y Vdd 2.37
C UART_0/NOR2X1_3/A Vdd 7.87
C UART_0/NAND3X1_25/Y UART_0/INVX2_82/Y 2.35
C a_2961_2432# Vdd 2.07
C a_3129_4269# a_3131_4451# 2.71
C UART_0/NOR2X1_0/Y Vdd 3.88
C PadFrame_0/17_6/DATA Vdd 188.64
C PadFrame_0/17_0/DATA a_1060_4702# 2.15
C a_4269_1638# PadFrame_0/17_23/DATA 29.64
C PadFrame_0/17_12/DI PadFrame_0/17_12/DIB 2.38
C UART_0/INVX2_75/Y UART_0/tstate[2] 2.53
C a_610_1324# a_617_1338# 2.69
C a_2810_2630# UART_0/INVX2_54/Y 2.21
C PadFrame_0/17_10/DATA a_593_3610# 4.58
C PadFrame_0/17_2/DO PadFrame_0/17_2/DATA 6.68
C a_4702_2596# PadFrame_0/17_21/DATA 2.40
C PadFrame_0/17_13/DATA a_373_2231# 29.64
C a_615_1724# a_373_1631# 2.71
C a_615_3224# Vdd 17.63
C a_3050_3130# Vdd 2.68
C a_2185_2630# Vdd 2.60
C PadFrame_0/17_21/DATA PadFrame_0/17_21/DI 6.68
C a_4262_2524# a_4041_2531# 2.69
C UART_0/AOI21X1_5/B UART_0/INVX2_79/Y 2.26
C m1_3168_3673# tx_data[1] 9.65
C a_4266_3784# a_4269_3738# 2.71
C m1_3465_1403# a_3489_1407# 343.72
C a_3729_617# a_3713_617# 4.26
C PadFrame_0/17_35/DATA a_3731_781# 29.33
C a_2884_3193# Vdd 2.00
C a_3225_2432# Vdd 5.94
C a_3413_4269# Vdd 14.08
C PadFrame_0/17_4/DO PadFrame_0/17_4/DATA 6.68
C PadFrame_0/17_28/DO a_1631_781# 3.70
C UART_0/INVX2_72/Y UART_0/INVX2_61/Y 2.59
C a_4041_1631# Vdd 8.25
C a_2982_2030# Vdd 2.19
C rxrxout[3] Vdd 22.86
C a_4041_1931# rxrxout[3] 3.70
C a_2035_2083# UART_0/INVX2_52/Y 2.07
C UART_0/INVX2_19/A Vdd 10.28
C PadFrame_0/17_9/DATA a_283_3796# 2.40
C UART_0/XOR2X1_10/Y Vdd 3.36
C a_1660_283# PadFrame_0/17_28/DATA 2.15
C a_2049_1932# clka 2.37
C UART_0/NAND3X1_19/Y Vdd 10.76
C PadFrame_0/17_27/DI Vdd 11.90
C PadFrame_0/17_11/DATA a_283_3178# 2.66
C a_3170_3130# Vdd 2.68
C UART_0/LATCH_8/D Vdd 7.42
C a_615_3824# Vdd 17.63
C PadFrame_0/17_15/DATA a_283_1696# 2.40
C m1_3457_3675# tx_data[0] 9.65
C UART_0/OAI22X1_1/A UART_0/INVX2_4/Y 2.57
C a_1013_617# Vdd 14.08
C a_1666_2530# Vdd 2.68
C PadFrame_0/17_8/DO Vdd 16.24
C PadFrame_0/17_14/DATA a_283_2125# 2.19
C UART_0/LATCH_3/D Vdd 2.20
C a_4262_3424# a_4041_3431# 2.69
C a_1029_4269# a_1031_4451# 2.71
C PadFrame_0/17_18/DATA PadFrame_0/17_18/DI 6.68
C a_1929_4269# a_1913_4269# 4.26
C PadFrame_0/17_3/DIB PadFrame_0/17_3/DATA 9.17
C a_3325_283# PadFrame_0/17_32/DATA 2.19
C m1_3465_1403# UART_0/rx_error 45.27
C a_2590_1732# Vdd 2.68
C m3_904_3664# Vdd 4.21
C a_2953_2532# Vdd 2.07
C PadFrame_0/17_11/DI PadFrame_0/17_11/DIB 2.38
C a_1510_593# PadFrame_0/17_27/DATA 4.58
C a_1031_373# PadFrame_0/17_26/DATA 29.64
C a_610_2465# Vdd 14.36
C PadFrame_0/17_15/DI Vdd 11.90
C UART_0/INVX2_60/A Vdd 3.15
C UART_0/OAI21X1_17/C Vdd 3.23
C a_1958_2632# Vdd 2.68
C PadFrame_0/17_1/DATA a_1507_4702# 2.36
C a_4702_1696# PadFrame_0/17_23/DATA 2.40
C a_3907_283# PadFrame_0/17_35/DATA 2.36
C a_2121_2332# Vdd 5.94
C PadFrame_0/17_21/DATA w_4740_2520# 106.90
C UART_0/OAI22X1_17/Y Vdd 5.76
C UART_0/OAI22X1_5/Y Vdd 3.11
C UART_0/NAND2X1_5/Y Vdd 3.23
C a_610_2824# a_617_2838# 2.69
C PadFrame_0/17_0/DATA Vdd 188.64
C a_4269_3138# a_4041_3131# 2.43
C PadFrame_0/17_19/DATA PadFrame_0/17_19/DIB 9.17
C a_1978_283# PadFrame_0/17_29/DATA 2.66
C a_3114_1730# Vdd 2.60
C PadFrame_0/17_29/DI Vdd 11.90
C a_1778_2230# Vdd 2.68
C UART_0/AOI21X1_5/Y Vdd 4.39
C a_3057_2532# Vdd 2.11
C a_2231_4041# a_2231_4451# 2.43
C a_4702_1060# PadFrame_0/17_34/DATA 2.15
C a_4702_3178# PadFrame_0/17_19/DATA 2.66
C PadFrame_0/17_29/DI PadFrame_0/17_29/DATA 6.68
C PadFrame_0/17_14/DATA a_373_1931# 29.64
C a_2422_2332# Vdd 2.68
C a_2174_2130# Vdd 2.41
C UART_0/OAI21X1_25/Y Vdd 3.00
C a_1031_4041# PadFrame_0/17_0/DO 3.70
C a_4266_3484# a_4269_3438# 2.71
C PadFrame_0/17_12/DO Vdd 16.24
C rxrxout[6] PadFrame_0/17_18/DATA 6.68
C a_1313_4269# Vdd 14.08
C a_3731_373# Vdd 131.10
C UART_0/INVX2_58/Y UART_0/OAI21X1_5/A 2.06
C a_2829_617# Vdd 17.63
C UART_0/INVX2_79/Y Vdd 8.37
C tx_data[1] PadFrame_0/17_6/DATA 6.68
C a_2836_2993# Vdd 2.00
C a_3131_4041# a_3113_4269# 2.69
C UART_0/OR2X1_4/A Vdd 6.96
C a_2617_2432# Vdd 2.00
C UART_0/OAI21X1_14/Y Vdd 3.80
C a_2169_3132# Vdd 5.94
C m1_1362_2443# clkb 6.63
C PadFrame_0/17_2/DATA a_1660_4702# 2.15
C a_2531_373# a_2531_781# 2.43
C PadFrame_0/17_16/DATA a_283_1525# 2.19
C a_610_1324# Vdd 14.08
C UART_0/LATCH_14/D Vdd 11.86
C a_2354_2130# Vdd 2.60
C UART_0/LATCH_11/Q UART_0/INVX2_58/Y 3.23
C a_2265_2432# Vdd 5.94
C a_1858_1830# Vdd 2.68
C PadFrame_0/17_10/DATA a_283_3496# 2.40
C rxrxout[2] Vdd 28.85
C PadFrame_0/17_1/DATA a_1510_4393# 4.58
C PadFrame_0/17_2/DO Vdd 16.24
C UART_0/NAND3X1_2/Y Vdd 10.11
C PadFrame_0/17_25/DATA a_593_1210# 4.58
C a_617_1038# a_373_1031# 2.43
C a_3731_373# a_3729_617# 2.71
C PadFrame_0/17_35/DIB PadFrame_0/17_35/DATA 9.17
C a_2231_4041# a_2213_4269# 2.69
C PadFrame_0/17_32/DIB Vdd 27.20
C UART_0/OAI22X1_18/Y Vdd 3.51
C a_2193_2732# Vdd 2.07
C UART_0/OAI21X1_4/Y Vdd 4.53
C a_617_3438# Vdd 8.25
C PadFrame_0/17_7/DATA a_3526_4393# 5.49
C PadFrame_0/17_20/DIB Vdd 27.20
C PadFrame_0/17_24/DATA w_4740_1320# 106.90
C a_4266_1084# Vdd 17.63
C UART_0/INVX2_8/A Vdd 5.59
C PadFrame_0/17_16/DI PadFrame_0/17_16/DIB 2.38
C a_2813_617# a_2831_781# 2.69
C rx_busy UART_0/INVX2_54/Y 2.75
C a_4702_2878# PadFrame_0/17_20/DATA 2.66
C a_3134_2732# UART_0/INVX2_53/Y 2.19
C a_2774_2132# Vdd 2.68
C a_4269_1038# Vdd 131.10
C UART_0/INVX2_42/Y Vdd 2.20
C PadFrame_0/17_4/DATA a_2231_4451# 29.64
C a_1929_4269# Vdd 17.63
C a_1658_3130# Vdd 2.60
C a_2844_2830# Vdd 2.00
C PadFrame_0/17_18/DATA w_4740_3420# 106.90
C PadFrame_0/17_5/DATA a_2707_4702# 2.36
C PadFrame_0/17_11/DI Vdd 11.90
C a_2601_2732# Vdd 5.94
C UART_0/OAI22X1_25/Y UART_0/INVX2_54/Y 2.22
C a_3731_781# Vdd 8.25
C UART_0/INVX2_54/Y UART_0/OAI21X1_5/A 2.97
C PadFrame_0/17_11/DO PadFrame_0/17_11/DATA 6.68
C a_2972_2469# Vdd 2.11
C UART_0/NOR2X1_10/Y Vdd 6.16
C UART_0/NOR2X1_0/B Vdd 2.65
C a_3123_3083# UART_0/INVX2_53/Y 2.07
C PadFrame_0/17_27/DI PadFrame_0/17_27/DIB 2.38
C a_617_3738# PadFrame_0/17_9/DATA 29.33
C tx_busy PadFrame_0/17_16/DATA 6.68
C a_617_3438# a_373_3431# 2.43
C m1_14_16# a_2_1# 1351.36
C a_617_1638# a_373_1631# 2.43
C a_4702_2707# PadFrame_0/17_21/DATA 2.36
C UART_0/INVX2_85/A Vdd 10.95
C UART_0/INVX2_48/Y Vdd 3.80
C a_2801_2732# Vdd 5.94
C a_3910_593# PadFrame_0/17_35/DATA 4.58
C a_1313_617# Vdd 14.36
C a_2153_2632# Vdd 5.94
C PadFrame_0/17_13/DIB Vdd 27.20
C a_615_1724# Vdd 17.63
C a_4269_2538# a_4041_2531# 2.43
C PadFrame_0/17_21/DATA PadFrame_0/17_21/DIB 9.17
C rxrxout[0] PadFrame_0/17_17/DATA 6.68
C m1_4688_4026# a_4010_4689# 18.99
C UART_0/INVX2_39/A Vdd 45.97
C a_4266_2884# Vdd 17.63
C rxrxout[4] Vdd 24.86
C PadFrame_0/17_7/DATA Vdd 188.64
C a_1613_617# a_1631_781# 2.69
C UART_0/INVX2_35/Y Vdd 13.18
C a_3169_2280# Vdd 2.85
C a_2617_3032# Vdd 2.29
C UART_0/LATCH_10/Q UART_0/INVX2_54/Y 3.23
C UART_0/OAI22X1_22/Y Vdd 2.64
C a_3121_2632# UART_0/INVX2_53/Y 2.85
C PadFrame_0/17_9/DATA a_283_3907# 2.36
C tx_rdy Vdd 19.04
C UART_0/LATCH_8/CLK Vdd 14.97
C a_617_3738# Vdd 8.25
C PadFrame_0/17_8/DI PadFrame_0/17_8/DIB 2.38
C a_4393_1210# PadFrame_0/17_34/DATA 4.58
C a_1650_2530# Vdd 2.60
C UART_0/INVX2_41/Y Vdd 3.96
C a_3713_4269# Vdd 14.36
C a_4266_1684# a_4262_1624# 4.26
C a_1761_2403# Vdd 2.60
C a_2844_3030# Vdd 2.00
C PadFrame_0/17_7/DATA a_3625_4702# 2.19
C a_4269_3438# a_4041_3431# 2.43
C a_1931_4451# Vdd 131.10
C a_615_2924# Vdd 17.63
C PadFrame_0/17_18/DATA PadFrame_0/17_18/DIB 9.17
C a_3413_617# a_3431_781# 2.69
C PadFrame_0/17_34/DATA PadFrame_0/17_34/DI 6.68
C a_4262_1024# a_4041_1031# 2.69
C a_3307_283# PadFrame_0/17_32/DATA 2.36
C PadFrame_0/17_33/DATA w_3420_0# 106.90
C a_2601_1803# Vdd 2.60
C m3_3664_3989# Vdd 4.21
C PadFrame_0/17_28/DATA Vdd 188.64
C a_2964_2579# Vdd 2.11
C a_2529_4269# a_2513_4269# 4.26
C a_1426_593# PadFrame_0/17_27/DATA 5.49
C UART_0/rcount[1] UART_0/rcount[0] 4.04
C a_4702_1225# PadFrame_0/17_34/DATA 2.19
C PadFrame_0/17_26/DIB Vdd 27.20
C UART_0/INVX2_48/A Vdd 15.91
C a_373_2231# Vdd 131.10
C PadFrame_0/17_15/DIB Vdd 27.20
C a_1969_2630# Vdd 2.60
C a_4702_1807# PadFrame_0/17_23/DATA 2.36
C a_3796_283# PadFrame_0/17_35/DATA 2.40
C a_3057_2532# UART_0/LATCH_9/Q 2.17
C PadFrame_0/17_12/DO PadFrame_0/17_12/DATA 6.68
C a_2622_2732# UART_0/INVX2_53/Y 2.19
C a_1762_2130# Vdd 2.68
C a_1666_2830# Vdd 2.68
C UART_0/rx_out[3] Vdd 8.24
C PadFrame_0/17_27/DATA w_1320_0# 106.90
C PadFrame_0/17_19/DI PadFrame_0/17_19/DIB 2.38
C PadFrame_0/17_19/DATA a_4041_3131# 29.33
C a_2926_2930# UART_0/INVX2_9/Y 2.25
C a_1960_283# PadFrame_0/17_29/DATA 2.15
C UART_0/tstate[0] UART_0/INVX2_76/Y 2.05
C a_1931_373# Vdd 131.10
C a_3099_1730# Vdd 5.94
C m3_3989_2464# Vdd 3.82
C a_1762_2230# Vdd 2.60
C UART_0/INVX2_40/Y Vdd 10.42
C UART_0/NOR2X1_15/Y Vdd 5.47
C a_615_3224# a_373_3131# 2.71
C a_2481_2932# Vdd 2.07
C UART_0/INVX2_78/Y UART_0/rstate[1] 2.34
C a_1931_373# PadFrame_0/17_29/DATA 29.64
C a_2822_2732# UART_0/INVX2_53/Y 2.19
C a_2433_2403# Vdd 2.60
C PadFrame_0/17_8/DATA a_3925_4702# 2.19
C tx_data[3] PadFrame_0/17_0/DATA 6.68
C a_1031_4041# a_1013_4269# 2.69
C a_610_2824# Vdd 14.36
C PadFrame_0/17_1/DATA Vdd 188.64
C UART_0/LATCH_11/D UART_0/INVX2_56/Y 2.47
C PadFrame_0/17_35/DIB Vdd 27.20
C UART_0/NAND2X1_18/Y UART_0/INVX2_28/Y 2.08
C m3_1264_904# Vdd 4.21
C a_2813_617# Vdd 14.36
C UART_0/INVX2_78/Y Vdd 12.89
C tx_done Vdd 32.97
C UART_0/INVX2_32/A Vdd 5.30
C a_2934_2632# Vdd 2.68
C UART_0/INVX2_7/Y UART_0/INVX2_6/Y 2.25
C a_2896_4701# Vdd 2.40
C a_3131_4041# PadFrame_0/17_6/DATA 29.33
C a_2822_2930# Vdd 2.45
C PadFrame_0/17_10/DIB Vdd 27.20
C PadFrame_0/17_9/DATA w_0_3720# 106.90
C a_1810_593# PadFrame_0/17_28/DATA 4.58
C a_3246_1832# Vdd 2.68
C a_3138_2830# Vdd 2.68
C PadFrame_0/17_25/DO Vdd 16.24
C UART_0/OAI22X1_2/Y Vdd 5.25
C m1_3461_3376# rxrxout[6] 9.01
C PadFrame_0/17_29/DATA tx_done 6.68
C a_615_1424# Vdd 17.63
C a_2972_2469# UART_0/INVX2_18/A 2.25
C a_593_2026# PadFrame_0/17_14/DATA 5.49
C a_1842_1830# Vdd 2.60
C a_2609_2832# Vdd 2.29
C a_2822_2332# Vdd 2.45
C a_2339_2130# Vdd 5.94
C PadFrame_0/17_3/DATA a_1931_4451# 29.64
C PadFrame_0/17_1/DATA a_1426_4393# 5.49
C a_1613_4269# Vdd 14.08
C UART_0/INVX2_62/Y Vdd 5.06
C PadFrame_0/17_25/DATA PadFrame_0/17_25/DIB 9.17
C m3_3664_904# Vdd 4.21
C PadFrame_0/17_32/DATA Vdd 188.64
C a_2842_2230# Vdd 2.68
C a_2204_2779# Vdd 2.11
C a_3122_2930# Vdd 2.68
C UART_0/INVX2_33/A Vdd 4.75
C UART_0/INVX2_18/Y UART_0/OAI21X1_5/A 2.30
C UART_0/INVX2_1/Y Vdd 10.58
C a_2110_593# PadFrame_0/17_29/DATA 4.58
C a_4041_2831# Vdd 8.25
C UART_0/OR2X1_1/A Vdd 9.03
C UART_0/NAND2X1_15/Y Vdd 7.29
C PadFrame_0/17_9/DATA a_283_3760# 2.15
C PadFrame_0/17_34/DATA Vdd 188.64
C UART_0/OAI22X1_13/Y Vdd 4.74
C a_2785_2203# Vdd 2.60
C a_2409_2430# Vdd 2.60
C a_2830_2830# Vdd 2.45
C UART_0/rcount[0] Vdd 29.48
C PadFrame_0/17_3/DO Vdd 16.24
C a_1643_3130# Vdd 5.94
C m1_1362_2443# tx_idle 6.63
C PadFrame_0/17_13/DATA tx_idle 6.68
C PadFrame_0/17_5/DATA a_2596_4702# 2.40
C PadFrame_0/17_33/DI Vdd 11.90
C a_4262_3724# a_4041_3731# 2.69
C UART_0/OAI21X1_12/C Vdd 7.33
C a_3431_4041# PadFrame_0/17_7/DO 3.70
C UART_0/OR2X1_3/Y Vdd 7.17
C a_2902_2432# Vdd 2.45
C a_2233_2880# Vdd 2.85
C UART_0/NOR2X1_0/A Vdd 4.95
C a_4262_1624# a_4041_1631# 2.69
C PadFrame_0/17_23/DATA PadFrame_0/17_23/DI 6.68
C a_4702_1996# PadFrame_0/17_22/DATA 2.40
C a_593_3826# PadFrame_0/17_9/DATA 5.49
C PadFrame_0/17_31/DI PadFrame_0/17_31/DIB 2.38
C a_3130_1730# UART_0/INVX2_54/Y 2.05
C PadFrame_0/17_10/DATA PadFrame_0/17_10/DI 6.68
C a_4702_2725# PadFrame_0/17_21/DATA 2.19
C a_617_3138# Vdd 8.25
C a_3826_593# PadFrame_0/17_35/DATA 5.49
C a_610_1624# a_615_1724# 4.26
C a_617_1638# Vdd 8.25
C clkb Vdd 52.37
C UART_0/AND2X2_8/B Vdd 12.88
C PadFrame_0/17_13/DATA Vdd 188.64
C a_3034_3130# Vdd 2.60
C PadFrame_0/17_21/DI PadFrame_0/17_21/DIB 2.38
C PadFrame_0/17_21/DATA a_4041_2531# 29.33
C UART_0/INVX2_57/Y UART_0/INVX2_50/Y 2.89
C UART_0/NAND3X1_3/A tx_data[2] 2.04
C PadFrame_0/17_8/DATA a_3910_4393# 4.58
C m1_1580_1168# a_2780_1162# 1202.39
C PadFrame_0/17_35/DO a_3731_781# 3.70
C PadFrame_0/17_25/DATA a_283_1060# 2.15
C a_2870_3130# Vdd 2.45
C PadFrame_0/17_7/DATA a_3431_4451# 29.64
C PadFrame_0/17_14/DIB clkb 2.38
C a_4266_1984# Vdd 17.63
C UART_0/OR2X1_4/Y Vdd 2.19
C Vdd w_2820_4740# 106.90
C PadFrame_0/17_32/DATA PadFrame_0/17_32/DO 6.68
C a_3131_373# a_3131_781# 2.43
C tx_data[7] PadFrame_0/17_2/DIB 2.38
C PadFrame_0/17_27/DATA a_1331_781# 29.33
C PadFrame_0/17_26/DATA tx_rdy 6.68
C PadFrame_0/17_14/DO PadFrame_0/17_14/DATA 6.68
C PadFrame_0/17_9/DATA a_283_3925# 2.19
C PadFrame_0/17_17/DATA Vdd 188.64
C a_1331_373# Vdd 131.10
C UART_0/INVX2_30/Y Vdd 5.85
C UART_0/tx_out[4] Vdd 9.96
C a_3154_3130# Vdd 2.60
C PadFrame_0/17_15/DATA a_283_1807# 2.36
C a_1031_781# Vdd 8.25
C a_1635_2530# Vdd 5.94
C a_2697_2332# Vdd 2.85
C PadFrame_0/17_8/DATA a_3731_4451# 29.64
C PadFrame_0/17_8/DATA Vdd 188.64
C a_4266_1684# a_4269_1638# 2.71
C a_4393_1726# PadFrame_0/17_23/DATA 5.49
C a_1631_373# a_1631_781# 2.43
C m1_3528_1084# UART_0/rx_done 13.81
C a_2830_3030# Vdd 2.45
C PadFrame_0/17_18/DI PadFrame_0/17_18/DIB 2.38
C a_1729_2332# Vdd 5.94
C PadFrame_0/17_18/DATA a_4041_3431# 29.33
C PadFrame_0/17_7/DATA a_3607_4702# 2.36
C a_617_2838# Vdd 8.25
C PadFrame_0/17_34/DATA PadFrame_0/17_34/DIB 9.17
C a_4269_1038# a_4041_1031# 2.43
C PadFrame_0/17_10/DO a_617_3438# 3.70
C a_610_3424# a_615_3524# 4.26
C PadFrame_0/17_3/DO PadFrame_0/17_3/DATA 6.68
C a_3196_283# PadFrame_0/17_32/DATA 2.40
C rxrxout[0] Vdd 23.78
C a_2569_1732# Vdd 5.94
C tx_data[5] PadFrame_0/17_5/DATA 6.68
C UART_0/tx_out[6] Vdd 15.05
C PadFrame_0/17_26/DIB PadFrame_0/17_26/DATA 9.17
C a_1031_373# a_1029_617# 2.71
C UART_0/INVX2_21/Y UART_0/OAI22X1_6/B 2.26
C a_373_1631# Vdd 131.10
C UART_0/NOR2X1_9/B UART_0/LATCH_11/Q 2.20
C a_1937_2632# Vdd 5.94
C PadFrame_0/17_1/DATA a_1396_4702# 2.40
C a_4702_1825# PadFrame_0/17_23/DATA 2.19
C a_3778_283# PadFrame_0/17_35/DATA 2.66
C a_1746_2130# Vdd 2.60
C rxrxout[7] a_2627_3067# 2.72
C a_1650_2830# Vdd 2.60
C PadFrame_0/17_1/DATA a_1331_4451# 29.64
C UART_0/INVX2_36/A Vdd 6.69
C UART_0/INVX2_25/A Vdd 5.31
C PadFrame_0/17_33/DI PadFrame_0/17_33/DIB 2.38
C UART_0/INVX2_85/A UART_0/INVX2_83/Y 2.32
C UART_0/INVX2_64/Y Vdd 9.73
C PadFrame_0/17_22/DIB Vdd 27.20
C a_2393_3032# Vdd 2.07
C a_1994_1930# Vdd 2.68
C a_1747_2283# Vdd 5.94
C PadFrame_0/17_29/DIB Vdd 27.20
C m3_904_2411# Vdd 3.82
C UART_0/rx_done Vdd 21.29
C PadFrame_0/17_11/DATA a_593_3310# 4.58
C a_2492_2979# Vdd 2.11
C a_3071_2578# Vdd 2.07
C PadFrame_0/17_5/DATA w_2520_4740# 106.90
C a_593_1726# PadFrame_0/17_15/DATA 5.49
C a_4702_1078# PadFrame_0/17_34/DATA 2.66
C PadFrame_0/17_15/DATA tx_error 6.68
C a_1931_373# a_1929_617# 2.71
C PadFrame_0/17_29/DIB PadFrame_0/17_29/DATA 9.17
C a_4262_1324# Vdd 14.36
C a_2401_2332# Vdd 5.94
C a_2082_2130# Vdd 2.68
C PadFrame_0/17_8/DATA a_3907_4702# 2.36
C a_1031_4041# PadFrame_0/17_0/DATA 29.33
C UART_0/INVX2_20/Y Vdd 11.64
C PadFrame_0/17_2/DATA a_1631_4451# 29.64
C a_4393_3610# PadFrame_0/17_18/DATA 4.58
C UART_0/AOI21X1_2/A Vdd 4.99
C PadFrame_0/17_35/DATA Vdd 188.64
C a_3625_283# PadFrame_0/17_33/DATA 2.19
C m1_1153_3804# tx_data[4] 4.85
C UART_0/rstate[2] Vdd 26.89
C a_2190_2232# Vdd 2.68
C m3_904_964# Vdd 2.75
C UART_0/INVX2_48/A UART_0/INVX2_37/A 2.09
C a_2831_781# Vdd 8.25
C a_2945_2630# Vdd 2.60
C PadFrame_0/17_3/DATA a_2125_4702# 2.19
C a_3129_4269# a_3113_4269# 4.26
C PadFrame_0/17_6/DIB PadFrame_0/17_6/DATA 9.17
C a_615_2024# Vdd 17.63
C a_1726_593# PadFrame_0/17_28/DATA 5.49
C a_4702_3460# PadFrame_0/17_18/DATA 2.15
C a_3257_1830# Vdd 2.60
C a_610_1024# Vdd 14.08
C tx_data[4] Vdd 21.79
C a_3122_2830# Vdd 2.60
C UART_0/OAI21X1_1/B Vdd 4.67
C a_1937_2632# UART_0/INVX2_52/Y 2.42
C a_2529_617# a_2513_617# 4.26
C PadFrame_0/17_30/DATA a_2531_781# 29.33
C a_617_1338# Vdd 8.25
C a_2801_2332# Vdd 2.00
C UART_0/rstate[3] Vdd 13.47
C PadFrame_0/17_2/DATA Vdd 188.64
C UART_0/INVX2_20/Y UART_0/OAI21X1_7/Y 2.04
C PadFrame_0/17_10/DATA a_283_3607# 2.36
C PadFrame_0/17_14/DATA w_0_1920# 106.90
C PadFrame_0/17_25/DATA a_373_1031# 29.64
C a_2826_2230# Vdd 2.60
C a_3129_617# Vdd 17.63
C UART_0/XOR2X1_6/A Vdd 9.35
C a_3106_2930# Vdd 2.60
C a_4702_1360# PadFrame_0/17_24/DATA 2.15
C a_2026_593# PadFrame_0/17_29/DATA 5.49
C UART_0/INVX2_8/Y Vdd 13.78
C PadFrame_0/17_5/DATA Vdd 188.64
C a_4266_1984# a_4262_1924# 4.26
C PadFrame_0/17_22/DATA rxrxout[3] 6.68
C m3_3989_964# GND 37.22
C m3_3664_904# GND 37.75
C m3_3364_904# GND 37.75
C m3_3064_904# GND 37.75
C m3_2764_904# GND 37.75
C m3_2464_904# GND 37.93
C m3_1864_904# GND 37.75
C m3_1564_904# GND 40.07
C m3_1264_904# GND 37.75
C m3_904_964# GND 71.76
C m3_3989_1264# GND 37.75
C m3_904_1264# GND 37.75
C m3_3989_1564# GND 37.75
C m3_904_1564# GND 37.75
C m3_3989_1864# GND 37.75
C m3_904_1864# GND 40.07
C m3_3989_2464# GND 37.50
C m3_904_2411# GND 37.50
C m3_3989_2764# GND 37.75
C m3_904_2764# GND 37.50
C m3_3989_3064# GND 37.75
C m3_904_3064# GND 37.75
C m3_3989_3364# GND 37.75
C m3_904_3364# GND 37.75
C m3_3989_3664# GND 37.75
C m3_904_3664# GND 37.75
C m3_3664_3989# GND 37.75
C m3_3364_3989# GND 40.07
C m3_3064_3989# GND 40.24
C m3_2464_3989# GND 40.07
C m3_2164_3989# GND 40.07
C m3_1864_3989# GND 40.07
C m3_1564_3989# GND 40.07
C m3_1264_3989# GND 40.07
C m3_964_3989# GND 39.54
C m1_4704_12# GND 26.65
C m1_3898_1084# GND 46.39
C m1_3528_1084# GND 168.50
C m1_3906_1404# GND 46.39
C m1_3898_1685# GND 46.39
C m1_3885_2009# GND 122.88
C m1_3893_2590# GND 46.39
C m1_3895_2873# GND 46.39
C m1_3465_1403# GND 577.09
C m1_1580_1168# GND 1418.87
C m1_1267_1136# GND 303.58
C m1_1362_2443# GND 353.08
C m1_3461_3376# GND 173.49
C m1_3457_3675# GND 173.49
C m1_3168_3673# GND 173.49
C m1_2782_3683# GND 235.90
C m1_2483_3333# GND 183.42
C m1_1373_3323# GND 303.31
C m1_1153_3804# GND 472.18
C m1_4688_4026# GND 44.93
C m1_n7_4034# GND 42.92
C a_4009_3# GND 3651.88
R a_4009_3# 136
R a_3979_283# 379
R a_3961_283# 290
R a_3943_283# 379
R a_3925_283# 311
R a_3907_283# 335
R a_3796_283# 311
R a_3778_283# 379
R a_3760_283# 335
R a_3742_283# 335
R a_3724_283# 311
R a_3706_283# 201
R a_3679_283# 379
R a_3661_283# 290
R a_3643_283# 379
R a_3625_283# 311
R a_3607_283# 335
R a_3496_283# 311
R a_3478_283# 379
R a_3460_283# 335
R a_3442_283# 335
R a_3424_283# 311
R a_3406_283# 201
R a_3379_283# 379
R a_3361_283# 290
R a_3343_283# 379
R a_3325_283# 311
R a_3307_283# 335
R a_3196_283# 311
R a_3178_283# 379
R a_3160_283# 335
R a_3142_283# 335
R a_3124_283# 311
R a_3106_283# 201
R a_3079_283# 379
R a_3061_283# 290
R a_3043_283# 379
R a_3025_283# 311
R a_3007_283# 335
R a_2896_283# 311
R a_2878_283# 379
R a_2860_283# 335
R a_2842_283# 335
R a_2824_283# 311
R a_2806_283# 201
R a_2779_283# 379
R a_2761_283# 290
R a_2743_283# 379
R a_2725_283# 311
R a_2707_283# 335
R a_2596_283# 311
R a_2578_283# 379
R a_2560_283# 335
R a_2542_283# 335
R a_2524_283# 311
R a_2506_283# 201
R a_2462_290# 379
R a_2444_290# 290
R a_2426_290# 379
R a_2408_290# 311
R a_2390_290# 335
R a_2296_284# 311
R a_2278_284# 379
R a_2260_284# 335
R a_2242_284# 335
R a_2224_284# 311
R a_2206_284# 201
R a_2179_283# 379
R a_2161_283# 290
R a_2143_283# 379
R a_2125_283# 311
R a_2107_283# 335
R a_1996_283# 311
R a_1978_283# 379
R a_1960_283# 335
R a_1942_283# 335
R a_1924_283# 311
R a_1906_283# 201
R a_1879_283# 379
R a_1861_283# 290
R a_1843_283# 379
R a_1825_283# 311
R a_1807_283# 335
R a_1696_283# 311
R a_1678_283# 379
R a_1660_283# 335
R a_1642_283# 335
R a_1624_283# 311
R a_1606_283# 201
R a_1579_283# 379
R a_1561_283# 290
R a_1543_283# 379
R a_1525_283# 311
R a_1507_283# 335
R a_1396_283# 311
R a_1378_283# 379
R a_1360_283# 335
R a_1342_283# 335
R a_1324_283# 311
R a_1306_283# 201
R a_1279_283# 379
R a_1261_283# 290
R a_1243_283# 379
R a_1225_283# 311
R a_1207_283# 335
R a_1096_283# 311
R a_1078_283# 379
R a_1060_283# 335
R a_1042_283# 335
R a_1024_283# 311
R a_1006_283# 201
R a_3790_308# 379
R a_3772_308# 379
R a_3754_308# 290
R a_3490_308# 379
R a_3472_308# 379
R a_3454_308# 290
R a_3190_308# 379
R a_3172_308# 379
R a_3154_308# 290
R a_2890_308# 379
R a_2872_308# 379
R a_2854_308# 290
R a_2590_308# 379
R a_2572_308# 379
R a_2554_308# 290
R a_2287_309# 379
R a_2269_309# 379
R a_2251_309# 290
R a_1990_308# 379
R a_1972_308# 379
R a_1954_308# 290
R a_1690_308# 379
R a_1672_308# 379
R a_1654_308# 290
R a_1390_308# 379
R a_1372_308# 379
R a_1354_308# 290
R a_1090_308# 379
R a_1072_308# 379
R a_1054_308# 290
C a_3910_593# GND 5.62
R a_3910_593# 93
C a_3826_593# GND 5.17
R a_3826_593# 95
C a_3610_593# GND 5.62
R a_3610_593# 93
C a_3526_593# GND 5.17
R a_3526_593# 95
C a_3310_593# GND 5.62
R a_3310_593# 93
C a_3226_593# GND 5.17
R a_3226_593# 95
C a_3010_593# GND 5.62
R a_3010_593# 93
C a_2926_593# GND 5.17
R a_2926_593# 95
C a_2710_593# GND 5.62
R a_2710_593# 93
C a_2626_593# GND 5.17
R a_2626_593# 95
C a_2110_593# GND 5.62
R a_2110_593# 93
C a_2026_593# GND 5.17
R a_2026_593# 95
C a_1810_593# GND 5.62
R a_1810_593# 93
C a_1726_593# GND 5.17
R a_1726_593# 95
C a_1510_593# GND 5.62
R a_1510_593# 93
C a_1426_593# GND 5.17
R a_1426_593# 95
C a_1210_593# GND 5.62
R a_1210_593# 93
C a_1126_593# GND 5.17
R a_1126_593# 95
C PadFrame_0/17_35/DI GND 23.48
R PadFrame_0/17_35/DI 4740
C a_3731_373# GND 18.33
R a_3731_373# 22164
C PadFrame_0/17_35/DIB GND 34.04
R PadFrame_0/17_35/DIB 11440
C PadFrame_0/17_35/DATA GND 277.21
R PadFrame_0/17_35/DATA 10784
C a_3729_617# GND 9.70
R a_3729_617# 6021
C PadFrame_0/17_35/DO GND 22.05
R PadFrame_0/17_35/DO 5472
C a_3713_617# GND 13.19
R a_3713_617# 7247
C a_3731_781# GND 122.96
R a_3731_781# 18498
C PadFrame_0/17_33/DI GND 23.48
R PadFrame_0/17_33/DI 4740
C a_3431_373# GND 18.33
R a_3431_373# 22164
C PadFrame_0/17_33/DIB GND 34.04
R PadFrame_0/17_33/DIB 11440
C PadFrame_0/17_33/DATA GND 277.21
R PadFrame_0/17_33/DATA 10784
C a_3429_617# GND 9.70
R a_3429_617# 6021
C a_3413_617# GND 13.19
R a_3413_617# 7247
C a_3431_781# GND 122.96
R a_3431_781# 18498
C PadFrame_0/17_32/DI GND 23.48
R PadFrame_0/17_32/DI 4740
C a_3131_373# GND 18.33
R a_3131_373# 22164
C PadFrame_0/17_32/DIB GND 34.04
R PadFrame_0/17_32/DIB 11440
C PadFrame_0/17_32/DATA GND 277.21
R PadFrame_0/17_32/DATA 10784
C a_3129_617# GND 9.70
R a_3129_617# 6021
C PadFrame_0/17_32/DO GND 22.05
R PadFrame_0/17_32/DO 5472
C a_3113_617# GND 13.19
R a_3113_617# 7247
C a_3131_781# GND 122.96
R a_3131_781# 18498
C PadFrame_0/17_31/DI GND 23.48
R PadFrame_0/17_31/DI 4740
C a_2831_373# GND 18.33
R a_2831_373# 22164
C PadFrame_0/17_31/DIB GND 34.04
R PadFrame_0/17_31/DIB 11440
C PadFrame_0/17_31/DATA GND 277.21
R PadFrame_0/17_31/DATA 10784
C a_2829_617# GND 9.70
R a_2829_617# 6021
C a_2813_617# GND 13.19
R a_2813_617# 7247
C a_2831_781# GND 122.96
R a_2831_781# 18498
C PadFrame_0/17_30/DI GND 23.48
R PadFrame_0/17_30/DI 4740
C a_2531_373# GND 18.33
R a_2531_373# 22164
C PadFrame_0/17_30/DIB GND 34.04
R PadFrame_0/17_30/DIB 11440
C PadFrame_0/17_30/DATA GND 277.21
R PadFrame_0/17_30/DATA 10784
C a_2529_617# GND 9.70
R a_2529_617# 6021
C a_2513_617# GND 13.19
R a_2513_617# 7247
C a_2531_781# GND 122.96
R a_2531_781# 18498
C PadFrame_0/17_29/DI GND 23.48
R PadFrame_0/17_29/DI 4740
C a_1931_373# GND 18.33
R a_1931_373# 22164
C PadFrame_0/17_29/DIB GND 34.04
R PadFrame_0/17_29/DIB 11440
C PadFrame_0/17_29/DATA GND 277.21
R PadFrame_0/17_29/DATA 10784
C a_1929_617# GND 9.70
R a_1929_617# 6021
C a_1913_617# GND 13.19
R a_1913_617# 7247
C a_1931_781# GND 122.96
R a_1931_781# 18498
C a_1631_373# GND 18.33
R a_1631_373# 22164
C PadFrame_0/17_28/DIB GND 34.04
R PadFrame_0/17_28/DIB 11440
C PadFrame_0/17_28/DATA GND 277.21
R PadFrame_0/17_28/DATA 10784
C a_1629_617# GND 9.70
R a_1629_617# 6021
C PadFrame_0/17_28/DO GND 22.05
R PadFrame_0/17_28/DO 5472
C a_1613_617# GND 13.47
R a_1613_617# 7247
C a_1631_781# GND 122.96
R a_1631_781# 18498
C PadFrame_0/17_27/DI GND 23.48
R PadFrame_0/17_27/DI 4740
C a_1331_373# GND 18.33
R a_1331_373# 22164
C PadFrame_0/17_27/DIB GND 34.04
R PadFrame_0/17_27/DIB 11440
C PadFrame_0/17_27/DATA GND 277.21
R PadFrame_0/17_27/DATA 10784
C a_1329_617# GND 9.70
R a_1329_617# 6021
C a_1313_617# GND 13.19
R a_1313_617# 7247
C a_1331_781# GND 122.96
R a_1331_781# 18498
C a_1031_373# GND 18.33
R a_1031_373# 22164
C PadFrame_0/17_26/DIB GND 34.04
R PadFrame_0/17_26/DIB 11440
C PadFrame_0/17_26/DATA GND 277.21
R PadFrame_0/17_26/DATA 10784
C a_1029_617# GND 9.70
R a_1029_617# 6021
C PadFrame_0/17_26/DO GND 22.05
R PadFrame_0/17_26/DO 5472
C a_1013_617# GND 13.47
R a_1013_617# 7247
C a_1031_781# GND 122.96
R a_1031_781# 18498
C a_2_1# GND 3809.37
R a_2_1# 136
R a_4702_1012# 201
R a_4702_1024# 311
R a_4702_1042# 335
R a_4677_1054# 290
R a_4702_1060# 335
R a_4702_1078# 379
R a_4677_1072# 379
R a_4677_1090# 379
R a_4702_1096# 311
R a_4702_1207# 335
R a_4702_1225# 311
R a_4702_1243# 379
R a_4702_1261# 290
R a_4702_1279# 379
C a_4393_1126# GND 5.17
R a_4393_1126# 95
C a_4266_1084# GND 9.70
R a_4266_1084# 6021
C a_4393_1210# GND 5.62
R a_4393_1210# 93
R a_4702_1312# 201
R a_4702_1324# 311
R a_4702_1342# 335
R a_4677_1354# 290
R a_4702_1360# 335
R a_4702_1378# 379
R a_4677_1372# 379
R a_4677_1390# 379
R a_4702_1396# 311
R a_4702_1507# 335
R a_4702_1525# 311
R a_4702_1543# 379
R a_4702_1561# 290
R a_4702_1579# 379
C a_4262_1024# GND 13.19
R a_4262_1024# 7247
C a_4269_1038# GND 18.33
R a_4269_1038# 22164
C PadFrame_0/17_34/DATA GND 277.21
R PadFrame_0/17_34/DATA 10784
C PadFrame_0/17_34/DI GND 23.48
R PadFrame_0/17_34/DI 4740
C PadFrame_0/17_34/DIB GND 34.04
R PadFrame_0/17_34/DIB 11440
C a_4041_1031# GND 122.96
R a_4041_1031# 18498
C a_4393_1426# GND 5.17
R a_4393_1426# 95
C a_4266_1384# GND 9.70
R a_4266_1384# 6021
C a_4393_1510# GND 5.62
R a_4393_1510# 93
R a_4702_1612# 201
R a_4702_1624# 311
R a_4702_1642# 335
R a_4677_1654# 290
R a_4702_1660# 335
R a_4702_1678# 379
R a_4677_1672# 379
R a_4677_1690# 379
R a_4702_1696# 311
R a_4702_1807# 335
R a_4702_1825# 311
R a_4702_1843# 379
R a_4702_1861# 290
R a_4702_1879# 379
C a_4262_1324# GND 13.19
R a_4262_1324# 7247
C a_4269_1338# GND 18.33
R a_4269_1338# 22164
C PadFrame_0/17_24/DATA GND 277.21
R PadFrame_0/17_24/DATA 10784
C PadFrame_0/17_24/DI GND 23.48
R PadFrame_0/17_24/DI 4740
C PadFrame_0/17_24/DIB GND 34.04
R PadFrame_0/17_24/DIB 11440
C a_4041_1331# GND 122.96
R a_4041_1331# 18498
C a_4393_1726# GND 5.17
R a_4393_1726# 95
C a_4266_1684# GND 9.70
R a_4266_1684# 6021
C a_4393_1810# GND 5.62
R a_4393_1810# 93
R a_4702_1912# 201
R a_4702_1924# 311
R a_4702_1942# 335
R a_4677_1954# 290
R a_4702_1960# 335
R a_4702_1978# 379
R a_4677_1972# 379
R a_4677_1990# 379
R a_4702_1996# 311
R a_4702_2107# 335
R a_4702_2125# 311
R a_4702_2143# 379
R a_4702_2161# 290
R a_4702_2179# 379
C a_4262_1624# GND 13.19
R a_4262_1624# 7247
C a_4269_1638# GND 18.33
R a_4269_1638# 22164
C PadFrame_0/17_23/DATA GND 277.21
R PadFrame_0/17_23/DATA 10784
C PadFrame_0/17_23/DI GND 23.48
R PadFrame_0/17_23/DI 4740
C PadFrame_0/17_23/DIB GND 34.04
R PadFrame_0/17_23/DIB 11440
C a_4041_1631# GND 122.96
R a_4041_1631# 18498
C a_4393_2026# GND 5.17
R a_4393_2026# 95
C a_4266_1984# GND 9.70
R a_4266_1984# 6021
C a_4393_2110# GND 5.62
R a_4393_2110# 93
C a_4262_1924# GND 13.19
R a_4262_1924# 7247
C a_4269_1938# GND 18.33
R a_4269_1938# 22164
C PadFrame_0/17_22/DATA GND 277.21
R PadFrame_0/17_22/DATA 10784
C PadFrame_0/17_22/DI GND 23.48
R PadFrame_0/17_22/DI 4740
C PadFrame_0/17_22/DIB GND 34.04
R PadFrame_0/17_22/DIB 11440
C a_4041_1931# GND 122.96
R a_4041_1931# 18498
C a_3489_1407# GND 541.35
R a_3489_1407# 93
C a_2780_1162# GND 1993.26
R a_2780_1162# 31
R a_3299_1732# 342
R a_3284_1732# 685
R a_3254_1732# 514
R a_3240_1732# 514
R a_3154_1732# 514
R a_3140_1732# 514
R a_3111_1732# 685
R a_3096_1732# 342
R a_3299_1810# 275
R a_3284_1810# 275
R a_3254_1810# 275
R a_3240_1810# 206
R a_3056_1732# 1369
R a_2920_1732# 1369
R a_2842_1732# 514
R a_2828_1732# 514
R a_2799_1732# 685
R a_2784_1732# 342
R a_3154_1810# 206
R a_3141_1810# 275
R a_3111_1810# 275
R a_3096_1810# 275
R a_3049_1800# 802
R a_2699_1732# 1369
R a_2643_1732# 342
R a_2842_1810# 206
R a_2829_1810# 275
R a_2799_1810# 275
R a_2784_1810# 275
R a_2628_1732# 685
R a_2598_1732# 514
R a_2584_1732# 514
R a_2490_1732# 514
R a_2476_1732# 514
R a_2447_1732# 685
R a_2432_1732# 342
R a_2643_1810# 275
R a_2628_1810# 275
R a_2598_1810# 275
R a_2584_1810# 206
R a_2219_1732# 1369
R a_2115_1732# 1369
R a_2490_1810# 206
R a_2477_1810# 275
R a_2447_1810# 275
R a_2432_1810# 275
R a_2208_1800# 802
R a_2187_1790# 824
R a_2182_1790# 824
R a_1880_1732# 1369
R a_2104_1800# 802
R a_1873_1800# 802
R a_1765_1790# 824
R a_1760_1790# 824
C a_3289_1732# GND 2.70
R a_3289_1732# 1429
R a_3246_1732# 1509
C a_3257_1803# GND 2.27
R a_3257_1803# 2864
R a_3225_1732# 3526
R UART_0/OAI21X1_46/Y 2130
R a_3130_1730# 1509
C a_3114_1730# GND 2.27
R a_3114_1730# 2864
C a_3099_1730# GND 2.88
R a_3099_1730# 3526
C a_3086_1730# GND 2.70
R a_3086_1730# 1429
C UART_0/rcount[3] GND 3.38
R UART_0/rcount[3] 4380
R a_2818_1730# 1509
C a_2802_1730# GND 2.27
R a_2802_1730# 2864
C a_2787_1730# GND 2.88
R a_2787_1730# 3526
C a_2774_1730# GND 2.70
R a_2774_1730# 1429
C rx_busy GND 19.93
R rx_busy 9908
R a_2633_1732# 1429
R a_2590_1732# 1509
C a_2601_1803# GND 2.27
R a_2601_1803# 2864
R a_2569_1732# 3526
R a_2466_1730# 1509
R a_2450_1730# 2864
R a_2435_1730# 3526
R a_2422_1730# 1429
R UART_0/NAND3X1_21/Y 2546
C UART_0/INVX2_77/Y GND 4.10
R UART_0/INVX2_77/Y 2216
C rx_rdy GND 68.02
R rx_rdy 7724
R UART_0/NAND3X1_19/Y 2549
C tx_rdy GND 56.67
R tx_rdy 6945
R a_3299_1832# 275
R a_3284_1832# 275
R a_3254_1832# 275
R a_3240_1832# 206
R a_3185_1832# 1320
R a_3168_1832# 549
R a_3041_1832# 802
R a_3299_1910# 342
R a_3284_1900# 685
R a_3254_1900# 514
R a_3240_1900# 514
R a_3211_1880# 1369
C UART_0/OAI22X1_25/Y GND 6.97
R UART_0/OAI22X1_25/Y 1648
R a_3192_1880# 1369
R a_2997_1832# 824
R a_2992_1832# 824
R a_2907_1832# 824
R a_2902_1832# 824
R a_2825_1832# 802
R a_2762_1832# 206
R a_2749_1832# 275
R a_2719_1832# 275
R a_2704_1832# 275
R a_3048_1880# 1369
C UART_0/NAND3X1_25/Y GND 6.43
R UART_0/NAND3X1_25/Y 2550
C UART_0/OAI21X1_44/Y GND 3.68
R UART_0/OAI21X1_44/Y 2130
R a_2832_1880# 1369
R a_2629_1832# 824
R a_2624_1832# 824
C a_2553_1832# GND 2.00
R a_2553_1832# 1320
C a_2457_1832# GND 2.00
R a_2457_1832# 1320
R a_2762_1900# 514
R a_2748_1900# 514
R a_2719_1900# 685
R a_2704_1910# 342
R a_2357_1832# 824
R a_2352_1832# 824
R a_2251_1832# 824
R a_2246_1832# 824
R a_2184_1832# 549
R a_2088_1832# 549
R a_2579_1880# 1369
C UART_0/OAI22X1_24/Y GND 2.70
R UART_0/OAI22X1_24/Y 1648
R a_2560_1880# 1369
R a_2483_1880# 1369
C UART_0/OAI22X1_23/Y GND 2.66
R UART_0/OAI22X1_23/Y 1647
R a_2464_1880# 1369
R a_1915_1832# 549
R a_1882_1832# 206
R a_1869_1832# 275
R a_1839_1832# 275
R a_1824_1832# 275
R a_2080_1880# 1724
R a_1984_1880# 1369
R a_1656_1832# 802
R a_1882_1900# 514
R a_1868_1900# 514
R a_1839_1900# 685
R a_1824_1910# 342
R a_1667_1880# 1369
C a_3289_1832# GND 2.70
R a_3289_1832# 1429
R a_3246_1832# 1509
R a_3257_1830# 2864
R a_3225_1832# 3526
C UART_0/INVX2_85/Y GND 2.03
R UART_0/INVX2_85/Y 2216
R UART_0/INVX2_84/Y 2250
C UART_0/NOR2X1_17/Y GND 4.85
R UART_0/NOR2X1_17/Y 2059
R UART_0/OAI21X1_44/C 2545
R UART_0/INVX2_81/Y 2218
R a_2738_1830# 1509
R a_2722_1830# 2864
C a_2707_1883# GND 2.88
R a_2707_1883# 3526
C a_2694_1830# GND 2.70
R a_2694_1830# 1429
R UART_0/NOR2X1_16/Y 2063
C UART_0/rstate[0] GND 15.99
R UART_0/rstate[0] 6648
C UART_0/INVX2_80/Y GND 8.38
R UART_0/INVX2_80/Y 4434
C UART_0/NAND2X1_57/A GND 2.30
R UART_0/NAND2X1_57/A 2130
C UART_0/AOI21X1_5/A GND 5.78
R UART_0/AOI21X1_5/A 2218
R UART_0/AOI21X1_5/B 2529
C UART_0/NOR2X1_15/B GND 5.56
R UART_0/NOR2X1_15/B 1737
C UART_0/NAND2X1_56/A GND 7.10
R UART_0/NAND2X1_56/A 2130
R a_1858_1830# 1509
R a_1842_1830# 2864
C a_1827_1883# GND 2.88
R a_1827_1883# 3526
C a_1814_1830# GND 2.60
R a_1814_1830# 1429
C UART_0/INVX2_74/Y GND 2.40
R UART_0/INVX2_74/Y 2217
R a_3211_1932# 1369
R a_3192_1932# 1369
R a_3041_1932# 1724
R a_4695_2219# 379
R a_4695_2237# 290
R a_4695_2255# 379
R a_4695_2273# 311
C a_4695_2291# GND 3.13
R a_4695_2291# 335
C a_4703_2396# GND 3.42
R a_4703_2396# 311
R a_4677_2407# 379
C a_4703_2411# GND 2.06
R a_4703_2411# 379
R a_4677_2425# 379
R a_4703_2429# 335
R a_4677_2443# 290
R a_4703_2447# 335
R a_4703_2465# 311
R a_4703_2489# 201
R a_4702_2512# 201
R a_4702_2524# 311
R a_4702_2542# 335
R a_4677_2554# 290
R a_4702_2560# 335
R a_4702_2578# 379
R a_4677_2572# 379
R a_4677_2590# 379
R a_4702_2596# 311
R a_4702_2707# 335
R a_4702_2725# 311
R a_4702_2743# 379
R a_4702_2761# 290
R a_4702_2779# 379
C a_4393_2626# GND 5.17
R a_4393_2626# 95
C a_4266_2584# GND 9.70
R a_4266_2584# 6021
C a_4393_2710# GND 5.62
R a_4393_2710# 93
R a_4702_2812# 201
R a_4702_2824# 311
R a_4702_2842# 335
R a_4677_2854# 290
R a_4702_2860# 335
R a_4702_2878# 379
R a_4677_2872# 379
R a_4677_2890# 379
R a_4702_2896# 311
R a_4702_3007# 335
R a_4702_3025# 311
R a_4702_3043# 379
R a_4702_3061# 290
R a_4702_3079# 379
C a_4262_2524# GND 13.19
R a_4262_2524# 7247
C a_4269_2538# GND 18.33
R a_4269_2538# 22164
C PadFrame_0/17_21/DATA GND 277.21
R PadFrame_0/17_21/DATA 10784
C PadFrame_0/17_21/DI GND 23.48
R PadFrame_0/17_21/DI 4740
C PadFrame_0/17_21/DIB GND 34.04
R PadFrame_0/17_21/DIB 11440
C a_4041_2531# GND 122.96
R a_4041_2531# 18498
C a_3481_2005# GND 541.35
R a_3481_2005# 93
C UART_0/OAI22X1_22/Y GND 3.77
R UART_0/OAI22X1_22/Y 1650
C a_3185_2000# GND 2.10
R a_3185_2000# 1320
R a_3128_2000# 549
R a_2907_1932# 1369
R UART_0/AOI21X1_4/Y 2232
R a_3051_2000# 549
R a_2995_2000# 549
R a_2747_1932# 1369
R a_2483_1932# 1369
R a_2464_1932# 1369
C UART_0/INVX2_85/A GND 2.24
R UART_0/INVX2_85/A 4144
R a_2824_2000# 549
R a_2736_2000# 802
C UART_0/OAI21X1_38/Y GND 4.69
R UART_0/OAI21X1_38/Y 2131
R a_2712_2000# 549
R a_2629_1990# 824
R a_2624_1990# 824
R a_2573_1990# 824
R a_2568_1990# 824
R a_2233_1932# 1724
R a_2184_1932# 1369
R a_2123_1932# 342
C a_2457_2000# GND 2.10
R a_2457_2000# 1320
R a_2363_1990# 824
R a_2358_1990# 824
R a_2243_2000# 549
R a_2108_1932# 685
R a_2078_1932# 514
R a_2064_1932# 514
R a_2018_1932# 514
R a_2004_1932# 514
R a_1975_1932# 685
R a_1960_1932# 342
R a_2123_2010# 275
R a_2108_2010# 275
R a_2078_2010# 275
R a_2064_2010# 206
R a_1891_1932# 1369
R a_1872_1932# 1369
R a_2018_2010# 206
R a_2005_2010# 275
R a_1975_2010# 275
R a_1960_2010# 275
R UART_0/OAI22X1_18/Y 1649
C a_1865_2000# GND 2.10
R a_1865_2000# 1320
R a_1803_1990# 824
R a_1798_1990# 824
R a_1717_1990# 824
R a_1712_1990# 824
C UART_0/INVX2_73/A GND 3.36
R UART_0/INVX2_73/A 3205
C UART_0/INVX2_69/A GND 2.81
R UART_0/INVX2_69/A 5060
R UART_0/NAND2X1_51/Y 1723
C rx_idle GND 48.73
R rx_idle 8844
C UART_0/INVX2_79/Y GND 2.19
R UART_0/INVX2_79/Y 4398
C UART_0/INVX2_78/Y GND 2.61
R UART_0/INVX2_78/Y 6638
C UART_0/rstate[2] GND 18.92
R UART_0/rstate[2] 6693
R UART_0/AOI21X1_3/B 2527
C UART_0/AOI21X1_3/A GND 2.80
R UART_0/AOI21X1_3/A 2614
C UART_0/NOR2X1_13/B GND 4.41
R UART_0/NOR2X1_13/B 1739
R a_2113_1932# 1429
R a_2070_1932# 1509
C a_2081_2003# GND 2.27
R a_2081_2003# 2864
R a_2049_1932# 3526
C UART_0/AOI21X1_5/Y GND 2.42
R UART_0/AOI21X1_5/Y 2174
C UART_0/NOR2X1_15/Y GND 2.05
R UART_0/NOR2X1_15/Y 1992
R a_1994_1930# 1509
R a_1978_1930# 2864
R a_1963_1930# 3526
R a_1950_1930# 1429
C UART_0/tstate[0] GND 3.79
R UART_0/tstate[0] 6651
R a_3299_2032# 275
R a_3284_2032# 275
R a_3254_2032# 275
R a_3240_2032# 206
C a_3145_2032# GND 2.10
R a_3145_2032# 1320
R a_3040_2032# 549
R a_3299_2110# 342
R a_3284_2100# 685
R a_3254_2100# 514
R a_3240_2100# 514
R a_3171_2080# 1369
R a_3152_2080# 1369
R a_2995_2080# 1369
R a_2888_2032# 802
C a_2801_2032# GND 2.10
R a_2801_2032# 1320
R a_2779_2032# 549
R a_2899_2080# 1369
R a_2827_2080# 1369
R a_2808_2080# 1369
R a_2669_2032# 824
R a_2664_2032# 824
R a_2557_2032# 824
R a_2552_2032# 824
R a_2395_2032# 549
R a_2354_2032# 206
R a_2341_2032# 275
R a_2311_2032# 275
R a_2296_2032# 275
R a_2354_2100# 514
R a_2340_2100# 514
R a_2311_2100# 685
R a_2296_2110# 342
R a_2267_2080# 1369
R a_2195_2032# 275
R a_2180_2032# 275
R a_2150_2032# 275
R a_2136_2032# 206
C UART_0/OR2X1_3/Y GND 2.49
R UART_0/OR2X1_3/Y 3760
R a_2090_2032# 206
R a_2077_2032# 275
R a_2047_2032# 275
R a_2032_2032# 275
R a_2195_2110# 342
R a_2180_2100# 685
R a_2150_2100# 514
R a_2136_2100# 514
R a_1984_2032# 549
R a_2090_2100# 514
R a_2076_2100# 514
R a_2047_2100# 685
R a_2032_2110# 342
R a_1963_2080# 1369
R a_1865_2032# 1320
R a_1731_2032# 549
R a_1667_2032# 824
R a_1662_2032# 824
C a_1315_1207# GND 1145.45
R a_1315_1207# 108
C PadFrame_0/17_25/DO GND 22.05
R PadFrame_0/17_25/DO 5472
C a_610_1024# GND 13.47
R a_610_1024# 7247
C a_615_1124# GND 9.70
R a_615_1124# 6021
C a_617_1038# GND 122.96
R a_617_1038# 18498
C a_593_1126# GND 5.17
R a_593_1126# 95
C PadFrame_0/17_25/DATA GND 277.21
R PadFrame_0/17_25/DATA 10784
C a_593_1210# GND 5.62
R a_593_1210# 93
C PadFrame_0/17_25/DIB GND 34.04
R PadFrame_0/17_25/DIB 11440
C a_373_1031# GND 18.33
R a_373_1031# 22164
R a_283_1006# 201
R a_283_1024# 311
R a_283_1042# 335
R a_308_1054# 290
R a_283_1060# 335
R a_308_1072# 379
R a_283_1078# 379
R a_308_1090# 379
R a_283_1096# 311
R a_283_1207# 335
R a_283_1225# 311
R a_283_1243# 379
R a_283_1261# 290
R a_283_1279# 379
C PadFrame_0/17_16/OEN GND 20.20
R PadFrame_0/17_16/OEN 1250
C tx_busy GND 84.95
R tx_busy 5498
C a_610_1324# GND 13.19
R a_610_1324# 7247
C a_615_1424# GND 9.70
R a_615_1424# 6021
C a_617_1338# GND 122.96
R a_617_1338# 18498
C a_593_1426# GND 5.17
R a_593_1426# 95
C PadFrame_0/17_16/DATA GND 277.21
R PadFrame_0/17_16/DATA 10784
C a_593_1510# GND 5.62
R a_593_1510# 93
C PadFrame_0/17_16/DI GND 23.48
R PadFrame_0/17_16/DI 4740
C PadFrame_0/17_16/DIB GND 34.04
R PadFrame_0/17_16/DIB 11440
C a_373_1331# GND 18.33
R a_373_1331# 22164
R a_283_1306# 201
R a_283_1324# 311
R a_283_1342# 335
R a_308_1354# 290
R a_283_1360# 335
R a_308_1372# 379
R a_283_1378# 379
R a_308_1390# 379
R a_283_1396# 311
R a_283_1507# 335
R a_283_1525# 311
R a_283_1543# 379
R a_283_1561# 290
R a_283_1579# 379
C PadFrame_0/17_15/OEN GND 20.20
R PadFrame_0/17_15/OEN 1250
C a_610_1624# GND 13.19
R a_610_1624# 7247
R a_1891_2080# 1369
R a_1872_2080# 1369
R a_1721_2080# 1724
R a_3289_2032# 1429
R a_3246_2032# 1509
R a_3257_2030# 2864
R a_3225_2032# 3526
C UART_0/INVX2_72/A GND 3.49
R UART_0/INVX2_72/A 1647
C UART_0/INVX2_84/A GND 6.85
R UART_0/INVX2_84/A 3941
C UART_0/INVX2_82/Y GND 4.87
R UART_0/INVX2_82/Y 5508
C UART_0/OR2X1_4/B GND 2.11
R UART_0/OR2X1_4/B 3884
C a_2982_2030# GND 2.68
R a_2982_2030# 2021
C UART_0/OAI21X1_39/A GND 5.60
R UART_0/OAI21X1_39/A 1761
C UART_0/OR2X1_4/Y GND 6.88
R UART_0/OR2X1_4/Y 1640
C UART_0/NAND2X1_50/Y GND 2.10
R UART_0/NAND2X1_50/Y 2832
C UART_0/OAI22X1_20/D GND 3.85
R UART_0/OAI22X1_20/D 2163
C UART_0/INVX2_71/A GND 24.68
R UART_0/INVX2_71/A 8058
C UART_0/INVX2_69/Y GND 16.17
R UART_0/INVX2_69/Y 5525
C UART_0/INVX2_66/Y GND 2.61
R UART_0/INVX2_66/Y 5514
C UART_0/INVX2_64/Y GND 4.05
R UART_0/INVX2_64/Y 5506
C UART_0/INVX2_66/A GND 13.03
R UART_0/INVX2_66/A 5487
C UART_0/INVX2_65/Y GND 7.13
R UART_0/INVX2_65/Y 5616
R a_2382_2057# 1712
C UART_0/OAI22X1_19/Y GND 5.52
R UART_0/OAI22X1_19/Y 1649
R a_2330_2030# 1509
R a_2314_2030# 2864
C a_2299_2083# GND 2.88
R a_2299_2083# 3526
C UART_0/rstate[1] GND 3.64
R UART_0/rstate[1] 5458
R a_2286_2030# 1429
R a_2254_2030# 2021
C a_2185_2032# GND 2.70
R a_2185_2032# 1429
C UART_0/INVX2_64/A GND 10.24
R UART_0/INVX2_64/A 5525
R a_2142_2032# 1509
R a_2153_2030# 2864
R a_2121_2032# 3526
C UART_0/NOR2X1_13/Y GND 4.58
R UART_0/NOR2X1_13/Y 1991
C UART_0/AND2X2_16/Y GND 5.62
R UART_0/AND2X2_16/Y 2182
R a_2066_2030# 1509
R a_2050_2030# 2864
C a_2035_2083# GND 2.88
R a_2035_2083# 3526
C a_2022_2030# GND 2.60
R a_2022_2030# 1429
R a_1977_2032# 1712
C UART_0/tstate[3] GND 6.63
R UART_0/tstate[3] 4396
R a_1950_2030# 2021
C UART_0/INVX2_63/Y GND 15.45
R UART_0/INVX2_63/Y 6639
R UART_0/AOI21X1_2/B 2526
R UART_0/AOI21X1_2/A 2616
R UART_0/INVX2_75/Y 4402
R a_3240_2132# 1369
R a_3115_2132# 1369
R a_2827_2132# 342
R a_2812_2132# 685
R a_2782_2132# 514
R a_2768_2132# 514
R a_3272_2200# 549
C UART_0/OAI21X1_37/Y GND 2.18
R UART_0/OAI21X1_37/Y 2132
R a_3233_2200# 802
R a_3184_2200# 549
R a_3104_2200# 802
R a_3056_2200# 549
R a_3003_2200# 549
R a_2920_2200# 549
R a_2587_2132# 1369
R a_2827_2210# 275
R a_2812_2210# 275
R a_2782_2210# 275
R a_2768_2210# 206
R a_2675_2200# 549
R a_2394_2132# 514
R a_2380_2132# 514
R a_2351_2132# 685
R a_2336_2132# 342
R a_2563_2200# 549
C UART_0/INVX2_65/A GND 2.46
R UART_0/INVX2_65/A 5197
R a_2291_2132# 342
R a_2276_2132# 685
R a_2246_2132# 514
R a_2232_2132# 514
R a_2394_2210# 206
R a_2381_2210# 275
R a_2351_2210# 275
R a_2336_2210# 275
R a_2106_2132# 514
R a_2092_2132# 514
R a_2063_2132# 685
R a_2048_2132# 342
R a_2291_2210# 275
R a_2276_2210# 275
R a_2246_2210# 275
R a_2232_2210# 206
R a_1875_2132# 1369
R a_1856_2132# 1369
R a_1786_2132# 514
R a_1772_2132# 514
R a_1743_2132# 685
R a_1728_2132# 342
R a_2106_2210# 206
R a_2093_2210# 275
R a_2063_2210# 275
R a_2048_2210# 275
R a_2016_2200# 549
R a_1984_2200# 549
C a_1849_2200# GND 2.10
R a_1849_2200# 1320
R a_1672_2132# 1369
R a_1633_2132# 1724
R a_1786_2210# 206
R a_1773_2210# 275
R a_1743_2210# 275
R a_1728_2210# 275
C a_615_1724# GND 9.70
R a_615_1724# 6021
C a_617_1638# GND 122.96
R a_617_1638# 18498
C a_593_1726# GND 5.17
R a_593_1726# 95
C PadFrame_0/17_15/DATA GND 277.21
R PadFrame_0/17_15/DATA 10784
C a_593_1810# GND 5.62
R a_593_1810# 93
C PadFrame_0/17_15/DI GND 23.48
R PadFrame_0/17_15/DI 4740
C PadFrame_0/17_15/DIB GND 34.04
R PadFrame_0/17_15/DIB 11440
C a_373_1631# GND 18.33
R a_373_1631# 22164
R a_283_1606# 201
R a_283_1624# 311
R a_283_1642# 335
R a_308_1654# 290
R a_283_1660# 335
R a_308_1672# 379
R a_283_1678# 379
R a_308_1690# 379
R a_283_1696# 311
R a_283_1807# 335
R a_283_1825# 311
R a_283_1843# 379
R a_283_1861# 290
R a_283_1879# 379
C PadFrame_0/17_14/DO GND 22.05
R PadFrame_0/17_14/DO 5472
C a_610_1924# GND 13.47
R a_610_1924# 7247
R UART_0/NOR2X1_10/Y 2059
R a_1643_2200# 549
C UART_0/INVX2_72/Y GND 3.67
R UART_0/INVX2_72/Y 2206
R UART_0/INVX2_73/Y 3371
C UART_0/rcount[2] GND 20.21
R UART_0/rcount[2] 6584
C UART_0/OR2X1_4/A GND 4.43
R UART_0/OR2X1_4/A 3240
C UART_0/INVX2_71/Y GND 2.10
R UART_0/INVX2_71/Y 4452
C UART_0/INVX2_70/Y GND 2.15
R UART_0/INVX2_70/Y 4406
R a_2817_2132# 1429
C UART_0/INVX2_58/A GND 2.26
R UART_0/INVX2_58/A 3299
R a_2774_2132# 1509
C a_2785_2203# GND 2.27
R a_2785_2203# 2864
R a_2753_2132# 3526
R UART_0/OAI22X1_20/Y 1649
C UART_0/INVX2_68/A GND 5.05
R UART_0/INVX2_68/A 3599
R UART_0/INVX2_67/Y 6683
R UART_0/NOR2X1_12/Y 1988
R a_2425_2132# 1604
C UART_0/AND2X2_17/Y GND 4.09
R UART_0/AND2X2_17/Y 2183
R a_2370_2130# 1509
R a_2354_2130# 2864
R a_2339_2130# 3526
C UART_0/rstate[3] GND 3.98
R UART_0/rstate[3] 4399
R a_2326_2130# 1429
C a_2281_2132# GND 2.70
R a_2281_2132# 1429
C UART_0/INVX2_67/A GND 6.24
R UART_0/INVX2_67/A 5588
R a_2238_2132# 1509
C a_2249_2203# GND 2.27
R a_2249_2203# 2864
R a_2217_2132# 3526
C UART_0/AOI21X1_3/Y GND 3.33
R UART_0/AOI21X1_3/Y 2178
R a_2174_2130# 1604
R UART_0/BUFX2_0/Y 2180
R a_2082_2130# 1509
R a_2066_2130# 2864
R a_2051_2130# 3526
R a_2038_2130# 1429
C UART_0/tx_out[1] GND 14.14
R UART_0/tx_out[1] 3308
R UART_0/INVX2_47/A 5191
R UART_0/INVX2_76/Y 4435
R UART_0/INVX2_47/Y 5619
C UART_0/OAI22X1_17/Y GND 3.96
R UART_0/OAI22X1_17/Y 1650
R a_1762_2130# 1509
R a_1746_2130# 2864
R a_1731_2130# 3526
C UART_0/tstate[1] GND 4.14
R UART_0/tstate[1] 5455
R a_1718_2130# 1429
R UART_0/OR2X1_2/Y 3767
R UART_0/AOI21X1_1/B 2526
C UART_0/AOI21X1_1/A GND 2.97
R UART_0/AOI21X1_1/A 2227
R a_3280_2232# 549
R a_3193_2232# 549
R a_3176_2232# 549
R a_3033_2232# 802
R a_3003_2232# 549
R a_2986_2232# 549
R a_2921_2232# 802
R a_2866_2232# 206
R a_2853_2232# 275
R a_2823_2232# 275
R a_2808_2232# 275
C UART_0/AOI22X1_8/Y GND 4.69
R UART_0/AOI22X1_8/Y 1917
R a_3169_2280# 2762
R a_3040_2280# 1369
C UART_0/AOI22X1_7/Y GND 5.26
R UART_0/AOI22X1_7/Y 1905
R a_2977_2280# 2762
R a_2928_2280# 1369
C a_2713_2232# GND 2.10
R a_2713_2232# 1320
R a_2563_2232# 549
R a_2443_2232# 549
R a_2360_2232# 549
R a_2243_2232# 275
R a_2228_2232# 275
R a_2198_2232# 275
R a_2184_2232# 206
R a_2866_2300# 514
R a_2852_2300# 514
R a_2823_2300# 685
R a_2808_2310# 342
R a_2739_2280# 1369
R a_2720_2280# 1369
R UART_0/BUFX2_0/A 3304
R a_2097_2232# 802
R a_2072_2232# 802
R a_2016_2232# 549
R a_2243_2310# 342
R a_2228_2300# 685
R a_2198_2300# 514
R a_2184_2300# 514
R a_2104_2280# 1369
R a_2083_2280# 1369
C UART_0/OAI21X1_32/Y GND 3.22
R UART_0/OAI21X1_32/Y 2130
R a_1891_2232# 824
R a_1886_2232# 824
R a_1802_2232# 206
R a_1789_2232# 275
R a_1759_2232# 275
R a_1744_2232# 275
C UART_0/INVX2_48/Y GND 6.37
R UART_0/INVX2_48/Y 2218
R a_1979_2280# 1369
C UART_0/NOR2X1_11/Y GND 3.84
R UART_0/NOR2X1_11/Y 1990
R a_1691_2232# 275
R a_1676_2232# 275
R a_1646_2232# 275
R a_1632_2232# 206
R a_1802_2300# 514
R a_1788_2300# 514
R a_1759_2300# 685
R a_1744_2310# 342
R a_1691_2310# 342
R a_1676_2300# 685
R a_1646_2300# 514
R a_1632_2300# 514
C UART_0/INVX2_62/Y GND 4.29
R UART_0/INVX2_62/Y 4429
C UART_0/INVX2_61/Y GND 14.93
R UART_0/INVX2_61/Y 5484
C UART_0/INVX2_60/Y GND 6.03
R UART_0/INVX2_60/Y 2209
C UART_0/rcount[1] GND 30.54
R UART_0/rcount[1] 7776
C UART_0/OAI21X1_35/A GND 3.74
R UART_0/OAI21X1_35/A 2875
C UART_0/AOI22X1_7/C GND 4.19
R UART_0/AOI22X1_7/C 2174
C UART_0/OAI21X1_34/C GND 2.81
R UART_0/OAI21X1_34/C 1726
C UART_0/INVX2_59/A GND 2.91
R UART_0/INVX2_59/A 3978
C UART_0/OAI22X1_16/Y GND 3.16
R UART_0/OAI22X1_16/Y 1648
R a_2842_2230# 1509
R a_2826_2230# 2864
C a_2811_2283# GND 2.88
R a_2811_2283# 3526
C a_2798_2230# GND 2.60
R a_2798_2230# 1429
R UART_0/INVX2_57/Y 3381
C UART_0/INVX2_57/A GND 3.37
R UART_0/INVX2_57/A 2811
C UART_0/INVX2_55/A GND 10.74
R UART_0/INVX2_55/A 2812
C UART_0/BUFX2_1/Y GND 4.37
R UART_0/BUFX2_1/Y 3255
C reset GND 69.14
R reset 8030
C a_2233_2232# GND 2.60
R a_2233_2232# 1429
C tx_done GND 65.46
R tx_done 9931
R a_2190_2232# 1509
R a_2201_2230# 2864
R a_2169_2232# 3526
C UART_0/OAI21X1_33/Y GND 5.12
R UART_0/OAI21X1_33/Y 2130
R UART_0/INVX2_49/Y 3323
C UART_0/OAI21X1_32/C GND 2.41
R UART_0/OAI21X1_32/C 1727
C UART_0/INVX2_46/Y GND 4.70
R UART_0/INVX2_46/Y 3254
R UART_0/OAI22X1_15/Y 1648
R a_1778_2230# 1509
R a_1762_2230# 2864
C a_1747_2283# GND 2.88
R a_1747_2283# 3526
C UART_0/tstate[2] GND 6.01
R UART_0/tstate[2] 6691
C a_1734_2230# GND 2.60
R a_1734_2230# 1429
R a_1681_2232# 1429
R a_1638_2232# 1509
R a_1649_2230# 2864
C a_1617_2232# GND 2.88
R a_1617_2232# 3526
C UART_0/AOI21X1_1/Y GND 3.56
R UART_0/AOI21X1_1/Y 2174
R a_3291_2332# 1369
R a_3259_2332# 1369
R a_3081_2332# 2762
R a_3027_2332# 1369
R a_2890_2332# 342
R a_2873_2332# 685
R a_2834_2332# 342
R a_2817_2332# 685
R a_3280_2400# 802
R a_3248_2400# 802
R a_3216_2400# 549
R a_3195_2400# 549
R a_3107_2400# 549
C UART_0/INVX2_60/A GND 3.90
R UART_0/INVX2_60/A 1882
R a_3090_2400# 549
R a_3016_2400# 802
R a_2992_2400# 549
C UART_0/AND2X2_15/Y GND 3.32
R UART_0/AND2X2_15/Y 2261
R a_2960_2400# 549
R UART_0/INVX2_41/Y 2238
R a_2697_2332# 2762
R a_2890_2410# 275
R a_2873_2410# 275
R a_2475_2332# 342
R a_2460_2332# 685
R a_2430_2332# 514
R a_2416_2332# 514
R a_2834_2410# 275
R a_2817_2410# 275
R a_2723_2400# 549
C UART_0/AOI22X1_5/Y GND 2.73
R UART_0/AOI22X1_5/Y 1914
R a_2706_2400# 549
R a_2632_2400# 549
R a_2576_2400# 549
R a_2512_2400# 549
R a_2352_2332# 1369
R a_2243_2332# 1369
R a_2224_2332# 1369
R a_2195_2332# 342
R a_2180_2332# 685
R a_2150_2332# 514
R a_2136_2332# 514
R a_2475_2410# 275
R a_2460_2410# 275
R a_2430_2410# 275
R a_2416_2410# 206
R a_2345_2400# 802
C a_2217_2400# GND 2.10
R a_2217_2400# 1320
R a_1803_2332# 342
R a_2195_2410# 275
R a_2180_2410# 275
R a_2150_2410# 275
R a_2136_2410# 206
C UART_0/INVX2_37/Y GND 3.30
R UART_0/INVX2_37/Y 2238
R a_2080_2400# 549
R a_1976_2400# 549
R a_1877_2390# 824
R a_1872_2390# 824
R a_1788_2332# 685
R a_1758_2332# 514
R a_1744_2332# 514
R a_1706_2332# 514
R a_1692_2332# 514
R a_1663_2332# 685
R a_1648_2332# 342
R a_1803_2410# 275
R a_1788_2410# 275
R a_1758_2410# 275
R a_1744_2410# 206
R a_1706_2410# 206
R a_1693_2410# 275
R a_1663_2410# 275
R a_1648_2410# 275
C UART_0/OAI21X1_31/A GND 4.60
R UART_0/OAI21X1_31/A 1760
C UART_0/NAND2X1_35/Y GND 5.25
R UART_0/NAND2X1_35/Y 2842
C UART_0/INVX2_42/Y GND 3.87
R UART_0/INVX2_42/Y 3254
C UART_0/rcount[0] GND 6.46
R UART_0/rcount[0] 11074
C UART_0/INVX2_42/A GND 12.69
R UART_0/INVX2_42/A 3946
C UART_0/NAND2X1_33/Y GND 4.15
R UART_0/NAND2X1_33/Y 1735
C UART_0/INVX2_83/Y GND 18.14
R UART_0/INVX2_83/Y 7738
C a_2953_2400# GND 2.37
R a_2953_2400# 1712
C UART_0/INVX2_59/Y GND 2.62
R UART_0/INVX2_59/Y 4375
R a_2878_2332# 1380
C UART_0/LATCH_14/Q GND 8.34
R UART_0/LATCH_14/Q 3268
R a_2857_2332# 2314
C UART_0/LATCH_14/D GND 4.64
R UART_0/LATCH_14/D 2203
R a_2822_2332# 1380
R a_2801_2332# 2314
C UART_0/LATCH_12/D GND 4.64
R UART_0/LATCH_12/D 2201
C UART_0/rx_error GND 59.29
R UART_0/rx_error 8844
C UART_0/INVX2_68/Y GND 7.19
R UART_0/INVX2_68/Y 2267
C UART_0/INVX2_56/A GND 9.39
R UART_0/INVX2_56/A 3606
C a_2569_2400# GND 2.37
R a_2569_2400# 1712
C a_2505_2400# GND 2.37
R a_2505_2400# 1712
R a_2465_2332# 1429
R a_2422_2332# 1509
C a_2433_2403# GND 2.27
R a_2433_2403# 2864
R a_2401_2332# 3526
R UART_0/OAI21X1_26/Y 2130
R UART_0/OAI21X1_26/C 1728
C UART_0/INVX2_38/Y GND 8.89
R UART_0/INVX2_38/Y 3343
C a_2185_2332# GND 2.70
R a_2185_2332# 1429
C tx_error GND 94.19
R tx_error 8843
R a_2142_2332# 1509
C a_2153_2403# GND 2.27
R a_2153_2403# 2864
R a_2121_2332# 3526
C UART_0/OAI22X1_14/Y GND 2.10
R UART_0/OAI22X1_14/Y 1647
R UART_0/INVX2_36/A 2811
R UART_0/INVX2_46/A 3601
C UART_0/INVX2_44/A GND 8.03
R UART_0/INVX2_44/A 5483
C a_1793_2332# GND 2.70
R a_1793_2332# 1429
R a_1750_2332# 1509
C a_1761_2403# GND 2.27
R a_1761_2403# 2864
R a_1729_2332# 3526
C UART_0/AOI21X1_2/Y GND 3.98
R UART_0/AOI21X1_2/Y 2181
C clka GND 143.04
R clka 22632
R a_1682_2330# 1509
R a_1666_2330# 2864
R a_1651_2330# 3526
R a_1638_2330# 1429
C UART_0/tx_busy GND 10.01
R UART_0/tx_busy 4379
R a_3299_2432# 275
R a_3284_2432# 275
R a_3254_2432# 275
R a_3240_2432# 206
R a_3193_2432# 802
R a_3122_2432# 549
R a_3105_2432# 549
R a_3299_2510# 342
R a_3284_2500# 685
R a_3254_2500# 514
R a_3240_2500# 514
R a_3045_2432# 824
R a_3040_2432# 824
R a_2994_2432# 549
R a_2977_2432# 549
R a_2914_2432# 275
R a_2897_2432# 275
R a_3200_2480# 1369
R a_3122_2480# 1369
R a_3105_2480# 1369
R a_3072_2480# 1369
R UART_0/NAND3X1_9/Y 2541
R a_2994_2480# 1369
R a_2977_2480# 1369
R a_2834_2432# 275
R a_2817_2432# 275
R a_2914_2510# 342
R a_2897_2500# 685
R a_2728_2432# 802
R a_2650_2432# 275
R a_2633_2432# 275
R a_2834_2510# 342
R a_2817_2500# 685
R a_2739_2480# 1369
R a_2568_2432# 549
R a_2504_2432# 549
R a_2451_2432# 275
R a_2436_2432# 275
R a_2406_2432# 275
R a_2392_2432# 206
R a_2650_2510# 342
R a_2633_2500# 685
R a_2339_2432# 275
R a_2324_2432# 275
R a_2294_2432# 275
R a_2280_2432# 206
R a_2451_2510# 342
R a_2436_2500# 685
R a_2406_2500# 514
R a_2392_2500# 514
R a_2203_2432# 275
R a_2188_2432# 275
R a_2158_2432# 275
R a_2144_2432# 206
R a_2339_2510# 342
R a_2324_2500# 685
R a_2294_2500# 514
R a_2280_2500# 514
R a_2096_2432# 549
R a_2025_2432# 802
R a_2203_2510# 342
R a_2188_2500# 685
R a_2158_2500# 514
R a_2144_2500# 514
R a_1971_2432# 824
R a_1966_2432# 824
R a_1893_2432# 824
R a_1888_2432# 824
R a_1867_2432# 824
R a_1862_2432# 824
R a_1792_2432# 549
R a_1720_2432# 802
R a_1656_2432# 802
R a_2032_2480# 1369
C UART_0/NAND3X1_6/Y GND 17.95
R UART_0/NAND3X1_6/Y 3692
R a_1731_2480# 1369
R a_1667_2480# 1369
C a_615_2024# GND 9.70
R a_615_2024# 6021
C a_617_1938# GND 122.96
R a_617_1938# 18498
C a_593_2026# GND 5.17
R a_593_2026# 95
C PadFrame_0/17_14/DATA GND 277.21
R PadFrame_0/17_14/DATA 10784
C a_593_2110# GND 5.62
R a_593_2110# 93
C PadFrame_0/17_14/DIB GND 34.04
R PadFrame_0/17_14/DIB 11440
C a_373_1931# GND 18.33
R a_373_1931# 22164
R a_283_1906# 201
R a_283_1924# 311
R a_283_1942# 335
R a_308_1954# 290
R a_283_1960# 335
R a_308_1972# 379
R a_283_1978# 379
R a_308_1990# 379
R a_283_1996# 311
R a_283_2107# 335
R a_283_2125# 311
R a_283_2143# 379
R a_283_2161# 290
R a_283_2179# 379
C PadFrame_0/17_13/DI GND 23.48
R PadFrame_0/17_13/DI 4740
C a_593_2226# GND 5.62
R a_593_2226# 93
C PadFrame_0/17_13/DIB GND 34.04
R PadFrame_0/17_13/DIB 11440
C PadFrame_0/17_13/DATA GND 277.21
R PadFrame_0/17_13/DATA 10784
C a_593_2309# GND 5.17
R a_593_2309# 95
C a_617_2344# GND 122.96
R a_617_2344# 18498
C a_615_2350# GND 9.70
R a_615_2350# 6021
C a_610_2465# GND 13.19
R a_610_2465# 7247
C a_373_2231# GND 18.33
R a_373_2231# 22164
R a_283_2206# 379
R a_283_2224# 290
R a_283_2242# 379
R a_283_2260# 311
R a_283_2278# 335
R a_283_2389# 311
R a_308_2395# 379
R a_283_2407# 379
R a_308_2413# 379
R a_283_2425# 335
R a_308_2431# 290
R a_283_2443# 335
R a_283_2461# 311
R a_283_2479# 201
C UART_0/OAI21X1_23/Y GND 4.00
R UART_0/OAI21X1_23/Y 2131
C a_3289_2432# GND 2.70
R a_3289_2432# 1429
R a_3246_2432# 1509
R a_3257_2430# 2864
C a_3225_2432# GND 2.34
R a_3225_2432# 3526
R UART_0/INVX2_39/A 12447
C UART_0/OAI21X1_29/B GND 7.43
R UART_0/OAI21X1_29/B 1738
C UART_0/OAI21X1_29/A GND 3.43
R UART_0/OAI21X1_29/A 4003
C UART_0/INVX2_43/A GND 4.45
R UART_0/INVX2_43/A 5308
R a_3089_2432# 2260
C a_3100_2469# GND 3.24
R a_3100_2469# 2215
C UART_0/LATCH_12/Q GND 4.22
R UART_0/LATCH_12/Q 5615
C UART_0/NOR2X1_9/A GND 4.49
R UART_0/NOR2X1_9/A 1608
R UART_0/NOR2X1_9/Y 2057
C a_2961_2432# GND 2.93
R a_2961_2432# 2260
R a_2972_2469# 2215
C a_2902_2432# GND 2.15
R a_2902_2432# 1380
C UART_0/LATCH_13/Q GND 8.81
R UART_0/LATCH_13/Q 5573
C a_2881_2432# GND 2.27
R a_2881_2432# 2314
C a_2822_2432# GND 2.15
R a_2822_2432# 1380
C a_2801_2432# GND 3.47
R a_2801_2432# 2314
R UART_0/LATCH_11/D 2201
R UART_0/INVX2_39/Y 3338
C UART_0/OAI21X1_27/C GND 2.17
R UART_0/OAI21X1_27/C 3672
C a_2638_2432# GND 2.15
R a_2638_2432# 1380
C UART_0/LATCH_10/Q GND 5.28
R UART_0/LATCH_10/Q 3310
C a_2617_2432# GND 3.47
R a_2617_2432# 2314
C UART_0/LATCH_10/D GND 3.62
R UART_0/LATCH_10/D 2200
C a_2561_2432# GND 2.30
R a_2561_2432# 1712
C a_2497_2432# GND 2.37
R a_2497_2432# 1712
C UART_0/tx_out[0] GND 6.60
R UART_0/tx_out[0] 4441
C a_2441_2432# GND 2.60
R a_2441_2432# 1429
R a_2398_2432# 1509
R a_2409_2430# 2864
R a_2377_2432# 3526
C a_2329_2432# GND 2.60
R a_2329_2432# 1429
R a_2286_2432# 1509
C a_2297_2430# GND 2.27
R a_2297_2430# 2864
R a_2265_2432# 3526
C a_2193_2432# GND 2.70
R a_2193_2432# 1429
R a_2150_2432# 1509
R a_2161_2430# 2864
C a_2129_2432# GND 2.34
R a_2129_2432# 3526
C UART_0/OAI21X1_25/Y GND 4.44
R UART_0/OAI21X1_25/Y 2130
C UART_0/tx_out[7] GND 10.37
R UART_0/tx_out[7] 4430
C UART_0/OAI21X1_25/C GND 2.96
R UART_0/OAI21X1_25/C 1724
C UART_0/INVX2_45/A GND 18.59
R UART_0/INVX2_45/A 5529
C UART_0/INVX2_35/A GND 9.98
R UART_0/INVX2_35/A 5583
C UART_0/INVX2_45/Y GND 3.29
R UART_0/INVX2_45/Y 5511
C UART_0/INVX2_35/Y GND 4.54
R UART_0/INVX2_35/Y 6684
C UART_0/INVX2_44/Y GND 4.01
R UART_0/INVX2_44/Y 5518
R UART_0/INVX2_34/Y 2218
R a_3219_2532# 1369
R a_3200_2532# 1369
R a_3146_2532# 1369
R a_3129_2532# 1369
R a_3090_2532# 1369
R a_3073_2532# 1369
R a_3016_2532# 1369
R a_2986_2532# 1369
R a_2969_2532# 1369
R a_2930_2532# 342
R a_2913_2532# 685
C a_3193_2600# GND 2.10
R a_3193_2600# 1320
R a_3146_2600# 549
R UART_0/NOR2X1_9/B 1642
R a_3129_2600# 549
R a_3090_2600# 549
R UART_0/XOR2X1_10/Y 1641
R a_3073_2600# 549
R a_2874_2532# 342
R a_2857_2532# 685
R UART_0/NOR2X1_8/Y 1992
R a_2986_2600# 549
R a_2969_2600# 549
R a_2930_2610# 275
R a_2913_2610# 275
R a_2760_2532# 1369
R a_2731_2532# 342
R a_2716_2532# 685
R a_2686_2532# 514
R a_2672_2532# 514
R a_2874_2610# 275
R a_2857_2610# 275
R a_2753_2600# 802
R a_2392_2532# 1369
R a_2288_2532# 1369
R a_2259_2532# 1369
R a_2139_2532# 342
R a_2124_2532# 685
R a_2094_2532# 514
R a_2080_2532# 514
R a_2731_2610# 275
R a_2716_2610# 275
R a_2686_2610# 275
R a_2672_2610# 206
R a_2640_2600# 549
C UART_0/LATCH_13/D GND 4.63
R UART_0/LATCH_13/D 2204
R a_2584_2600# 549
R a_2552_2600# 549
R a_2504_2600# 549
R a_2427_2600# 549
C UART_0/OAI21X1_18/Y GND 4.30
R UART_0/OAI21X1_18/Y 2131
R a_2385_2600# 802
R a_2323_2600# 549
R UART_0/OAI21X1_17/Y 2131
R a_2281_2600# 802
R a_2248_2600# 802
R UART_0/OAI21X1_16/Y 2167
R a_1971_2532# 1369
R a_1952_2532# 1369
R a_1690_2532# 514
R a_1676_2532# 514
R a_1647_2532# 685
R a_1632_2532# 342
R a_2139_2610# 275
R a_2124_2610# 275
R a_2094_2610# 275
R a_2080_2610# 206
C a_1945_2600# GND 2.10
R a_1945_2600# 1320
R a_1872_2600# 549
C UART_0/NAND2X1_19/Y GND 3.19
R UART_0/NAND2X1_19/Y 1726
R a_1728_2600# 549
R a_1690_2610# 206
R a_1677_2610# 275
R a_1647_2610# 275
R a_1632_2610# 275
R UART_0/INVX2_32/Y 2235
C UART_0/INVX2_32/A GND 7.36
R UART_0/INVX2_32/A 3239
R a_3113_2532# 2260
C a_3124_2579# GND 2.12
R a_3124_2579# 2215
C UART_0/LATCH_11/Q GND 7.76
R UART_0/LATCH_11/Q 5565
R a_3057_2532# 2215
R a_3071_2578# 2260
R UART_0/NOR2X1_8/B 1642
R UART_0/XOR2X1_9/Y 1605
R a_2953_2532# 2260
R a_2964_2579# 2215
R a_2918_2532# 1380
C UART_0/LATCH_9/Q GND 2.62
R UART_0/LATCH_9/Q 5357
C a_2897_2532# GND 3.47
R a_2897_2532# 2314
C UART_0/LATCH_9/D GND 6.99
R UART_0/LATCH_9/D 2202
R a_2862_2532# 1380
C UART_0/LATCH_8/Q GND 4.88
R UART_0/LATCH_8/Q 5534
R a_2841_2532# 2314
C UART_0/LATCH_8/D GND 2.86
R UART_0/LATCH_8/D 2201
C UART_0/LATCH_8/CLK GND 13.66
R UART_0/LATCH_8/CLK 15338
C UART_0/INVX2_30/Y GND 2.09
R UART_0/INVX2_30/Y 3324
R a_2721_2532# 1429
R a_2678_2532# 1509
C a_2689_2603# GND 2.27
R a_2689_2603# 2864
R a_2657_2532# 3526
R UART_0/OAI21X1_27/Y 2132
C UART_0/INVX2_56/Y GND 3.87
R UART_0/INVX2_56/Y 3266
C a_2577_2600# GND 2.37
R a_2577_2600# 1712
C a_2545_2600# GND 2.37
R a_2545_2600# 1712
C a_2497_2600# GND 2.37
R a_2497_2600# 1712
C UART_0/AND2X2_8/B GND 4.72
R UART_0/AND2X2_8/B 8700
C UART_0/tx_out[2] GND 4.43
R UART_0/tx_out[2] 4446
R UART_0/OAI21X1_18/C 1723
C UART_0/tx_out[3] GND 3.04
R UART_0/tx_out[3] 4450
C UART_0/OAI21X1_17/C GND 2.91
R UART_0/OAI21X1_17/C 1723
C UART_0/INVX2_48/A GND 2.82
R UART_0/INVX2_48/A 3914
R a_2129_2532# 1429
C UART_0/INVX2_27/A GND 2.26
R UART_0/INVX2_27/A 3299
R a_2086_2532# 1509
C a_2097_2603# GND 2.27
R a_2097_2603# 2864
R a_2065_2532# 3526
C UART_0/INVX2_24/Y GND 7.31
R UART_0/INVX2_24/Y 3345
C UART_0/NAND2X1_20/B GND 11.81
R UART_0/NAND2X1_20/B 3665
C UART_0/OAI21X1_24/Y GND 6.45
R UART_0/OAI21X1_24/Y 2132
R a_1666_2530# 1509
R a_1650_2530# 2864
R a_1635_2530# 3526
C tx_idle GND 54.88
R tx_idle 8826
R a_1622_2530# 1429
C a_3257_2632# GND 2.00
R a_3257_2632# 1320
R a_3195_2632# 275
R a_3180_2632# 275
R a_3150_2632# 275
R a_3136_2632# 206
C a_4393_2926# GND 5.17
R a_4393_2926# 95
C a_4266_2884# GND 9.70
R a_4266_2884# 6021
C a_4393_3010# GND 5.62
R a_4393_3010# 93
R a_4702_3112# 201
R a_4702_3124# 311
R a_4702_3142# 335
R a_4677_3154# 290
R a_4702_3160# 335
R a_4702_3178# 379
R a_4677_3172# 379
R a_4677_3190# 379
R a_4702_3196# 311
R a_4702_3307# 335
R a_4702_3325# 311
R a_4702_3343# 379
R a_4702_3361# 290
R a_4702_3379# 379
C a_4262_2824# GND 13.19
R a_4262_2824# 7247
C a_4269_2838# GND 18.33
R a_4269_2838# 22164
C PadFrame_0/17_20/DATA GND 277.21
R PadFrame_0/17_20/DATA 10784
C PadFrame_0/17_20/DI GND 23.48
R PadFrame_0/17_20/DI 4740
C PadFrame_0/17_20/DIB GND 34.04
R PadFrame_0/17_20/DIB 11440
C a_4041_2831# GND 122.96
R a_4041_2831# 18498
C a_4393_3226# GND 5.17
R a_4393_3226# 95
C a_4266_3184# GND 9.70
R a_4266_3184# 6021
C a_4393_3310# GND 5.62
R a_4393_3310# 93
R a_4702_3412# 201
R a_4702_3424# 311
R a_4702_3442# 335
R a_4677_3454# 290
R a_4702_3460# 335
R a_4702_3478# 379
R a_4677_3472# 379
R a_4677_3490# 379
R a_4702_3496# 311
R a_4702_3607# 335
R a_4702_3625# 311
R a_4702_3643# 379
R a_4702_3661# 290
R a_4702_3679# 379
C a_4262_3124# GND 13.19
R a_4262_3124# 7247
C a_4269_3138# GND 18.33
R a_4269_3138# 22164
C PadFrame_0/17_19/DATA GND 277.21
R PadFrame_0/17_19/DATA 10784
C PadFrame_0/17_19/DI GND 23.48
R PadFrame_0/17_19/DI 4740
C PadFrame_0/17_19/DIB GND 34.04
R PadFrame_0/17_19/DIB 11440
C a_4041_3131# GND 122.96
R a_4041_3131# 18498
C a_3477_2662# GND 701.39
R a_3477_2662# 95
R a_3283_2680# 1369
C UART_0/OAI22X1_13/Y GND 2.35
R UART_0/OAI22X1_13/Y 1651
R a_3264_2680# 1369
C a_3041_2632# GND 2.10
R a_3041_2632# 1320
R a_2987_2632# 275
R a_2972_2632# 275
R a_2942_2632# 275
R a_2928_2632# 206
R a_3195_2710# 342
R a_3180_2700# 685
R a_3150_2700# 514
R a_3136_2700# 514
R a_3067_2680# 1369
R a_3048_2680# 1369
R a_2873_2632# 802
R a_2834_2632# 206
R a_2821_2632# 275
R a_2791_2632# 275
R a_2776_2632# 275
R a_2987_2710# 342
R a_2972_2700# 685
R a_2942_2700# 514
R a_2928_2700# 514
R a_2880_2680# 1369
R a_2728_2632# 802
R a_2707_2632# 549
R a_2634_2632# 206
R a_2621_2632# 275
R a_2591_2632# 275
R a_2576_2632# 275
R a_2834_2700# 514
R a_2820_2700# 514
R a_2791_2700# 685
R a_2776_2710# 342
R a_2739_2680# 1369
R a_2531_2632# 549
R a_2489_2632# 802
R a_2424_2632# 549
R a_2395_2632# 275
R a_2380_2632# 275
R a_2350_2632# 275
R a_2336_2632# 206
R a_2634_2700# 514
R a_2620_2700# 514
R a_2591_2700# 685
R a_2576_2710# 342
R a_2496_2680# 1369
R a_2256_2632# 549
R a_2227_2632# 275
R a_2212_2632# 275
R a_2182_2632# 275
R a_2168_2632# 206
R a_2395_2710# 342
R a_2380_2700# 685
R a_2350_2700# 514
R a_2336_2700# 514
C UART_0/NAND2X1_21/Y GND 2.42
R UART_0/NAND2X1_21/Y 1737
R a_2081_2632# 1320
R a_2011_2632# 275
R a_1996_2632# 275
R a_1966_2632# 275
R a_1952_2632# 206
R a_2227_2710# 342
R a_2212_2700# 685
R a_2182_2700# 514
R a_2168_2700# 514
R a_2107_2680# 1369
R UART_0/OAI22X1_10/Y 1647
R a_2088_2680# 1369
R a_1873_2632# 802
C a_1833_2632# GND 2.10
R a_1833_2632# 1320
R a_2011_2710# 342
R a_1996_2700# 685
R a_1966_2700# 514
R a_1952_2700# 514
C UART_0/OAI22X1_9/D GND 8.31
R UART_0/OAI22X1_9/D 2164
R a_1880_2680# 1369
R a_1859_2680# 1369
R a_1840_2680# 1369
R a_1763_2680# 1369
R a_1667_2632# 824
R a_1662_2632# 824
R a_1712_2680# 1369
C UART_0/NAND3X1_4/Y GND 4.91
R UART_0/NAND3X1_4/Y 2551
R UART_0/INVX2_33/Y 2238
C UART_0/INVX2_33/A GND 2.04
R UART_0/INVX2_33/A 3241
C a_3185_2632# GND 2.70
R a_3185_2632# 1429
C UART_0/INVX2_29/A GND 2.06
R UART_0/INVX2_29/A 5308
R a_3142_2632# 1509
R a_3153_2630# 2864
R a_3121_2632# 3526
C UART_0/OAI22X1_12/Y GND 3.52
R UART_0/OAI22X1_12/Y 1649
C UART_0/INVX2_31/Y GND 2.35
R UART_0/INVX2_31/Y 2238
C UART_0/INVX2_31/A GND 5.00
R UART_0/INVX2_31/A 3246
C a_2977_2632# GND 2.70
R a_2977_2632# 1429
R a_2934_2632# 1509
R a_2945_2630# 2864
C a_2913_2632# GND 2.34
R a_2913_2632# 3526
C UART_0/OAI22X1_11/Y GND 2.19
R UART_0/OAI22X1_11/Y 1648
C UART_0/INVX2_58/Y GND 4.12
R UART_0/INVX2_58/Y 3361
C UART_0/OAI21X1_22/Y GND 2.05
R UART_0/OAI21X1_22/Y 2131
R a_2810_2630# 1509
C a_2794_2630# GND 2.27
R a_2794_2630# 2864
C a_2779_2683# GND 2.88
R a_2779_2683# 3526
C a_2766_2630# GND 2.70
R a_2766_2630# 1429
C UART_0/INVX2_40/Y GND 3.95
R UART_0/INVX2_40/Y 3355
C UART_0/rx_done GND 27.40
R UART_0/rx_done 9913
C UART_0/INVX2_28/A GND 3.62
R UART_0/INVX2_28/A 2816
C UART_0/OAI21X1_19/Y GND 4.31
R UART_0/OAI21X1_19/Y 2130
R a_2610_2630# 1509
C a_2594_2630# GND 2.27
R a_2594_2630# 2864
C a_2579_2683# GND 2.88
R a_2579_2683# 3526
R a_2566_2630# 1429
C UART_0/tx_out[6] GND 10.92
R UART_0/tx_out[6] 4439
C UART_0/OAI21X1_19/C GND 2.96
R UART_0/OAI21X1_19/C 1723
R a_2385_2632# 1429
C UART_0/tx_out[4] GND 18.19
R UART_0/tx_out[4] 4438
R a_2342_2632# 1509
R a_2353_2630# 2864
R a_2321_2632# 3526
C a_2217_2632# GND 2.70
R a_2217_2632# 1429
C UART_0/INVX2_26/A GND 5.61
R UART_0/INVX2_26/A 3301
R a_2174_2632# 1509
R a_2185_2630# 2864
R a_2153_2632# 3526
C clkb GND 118.16
R clkb 26680
C UART_0/INVX2_25/Y GND 3.26
R UART_0/INVX2_25/Y 2269
C a_2001_2632# GND 2.60
R a_2001_2632# 1429
C UART_0/INVX2_24/A GND 8.24
R UART_0/INVX2_24/A 3302
R a_1958_2632# 1509
R a_1969_2630# 2864
C a_1937_2632# GND 2.34
R a_1937_2632# 3526
C UART_0/OAI22X1_9/Y GND 3.31
R UART_0/OAI22X1_9/Y 1647
R UART_0/OAI22X1_9/B 2833
C UART_0/OR2X1_1/Y GND 3.79
R UART_0/OR2X1_1/Y 1642
C UART_0/INVX2_23/A GND 4.20
R UART_0/INVX2_23/A 3944
R UART_0/INVX2_22/Y 2214
C a_1705_2680# GND 2.68
R a_1705_2680# 2021
R a_3251_2732# 1369
R a_3232_2732# 1369
R a_3187_2732# 342
R a_3172_2732# 685
R a_3142_2732# 514
R a_3128_2732# 514
C a_3225_2800# GND 2.10
R a_3225_2800# 1320
R a_3059_2732# 1369
R a_3040_2732# 1369
R a_2875_2732# 342
R a_2860_2732# 685
R a_2830_2732# 514
R a_2816_2732# 514
R a_3187_2810# 275
R a_3172_2810# 275
R a_3142_2810# 275
R a_3128_2810# 206
C a_3033_2800# GND 2.10
R a_3033_2800# 1320
C UART_0/NAND2X1_17/Y GND 2.34
R UART_0/NAND2X1_17/Y 1726
R a_2904_2800# 549
R a_2675_2732# 342
R a_2660_2732# 685
R a_2630_2732# 514
R a_2616_2732# 514
R a_2875_2810# 275
R a_2860_2810# 275
R a_2830_2810# 275
R a_2816_2810# 206
R UART_0/NAND2X1_16/Y 1730
R a_2784_2800# 549
C UART_0/NAND2X1_15/Y GND 2.71
R UART_0/NAND2X1_15/Y 1726
R a_2736_2800# 549
R a_2578_2732# 514
R a_2564_2732# 514
R a_2535_2732# 685
R a_2520_2732# 342
R a_2675_2810# 275
R a_2660_2810# 275
R a_2630_2810# 275
R a_2616_2810# 206
R a_2435_2732# 1369
R a_2378_2732# 514
R a_2364_2732# 514
R a_2335_2732# 685
R a_2320_2732# 342
R a_2578_2810# 206
R a_2565_2810# 275
R a_2535_2810# 275
R a_2520_2810# 275
R a_2491_2800# 549
R a_2424_2800# 802
C UART_0/OAI21X1_12/Y GND 2.18
R UART_0/OAI21X1_12/Y 2132
R a_2282_2732# 1369
R a_2265_2732# 1369
R a_2226_2732# 1369
R a_2209_2732# 1369
R a_2179_2732# 1369
R a_2160_2732# 1369
R a_2088_2732# 1369
R a_2019_2732# 342
R a_2004_2732# 685
R a_1974_2732# 514
R a_1960_2732# 514
R a_2378_2810# 206
R a_2365_2810# 275
R a_2335_2810# 275
R a_2320_2810# 275
R a_2282_2800# 549
R UART_0/XOR2X1_7/Y 1641
R a_2265_2800# 549
R a_2226_2800# 549
C UART_0/XOR2X1_6/Y GND 2.09
R UART_0/XOR2X1_6/Y 1609
R a_2209_2800# 549
C UART_0/OAI22X1_5/Y GND 3.77
R UART_0/OAI22X1_5/Y 1649
C a_2153_2800# GND 2.10
R a_2153_2800# 1320
R UART_0/INVX2_25/A 3239
R a_2081_2800# 802
R a_1872_2732# 1724
R a_1779_2732# 1369
R a_2019_2810# 275
R a_2004_2810# 275
R a_1974_2810# 275
R a_1960_2810# 206
R a_1880_2800# 549
R a_1648_2732# 1369
R a_1768_2800# 802
R a_290_2519# 379
R a_290_2537# 290
R a_290_2555# 379
R a_290_2573# 311
C a_290_2591# GND 3.13
R a_290_2591# 335
C a_282_2693# GND 3.42
R a_282_2693# 311
R a_308_2707# 379
C a_282_2711# GND 2.06
R a_282_2711# 379
R a_308_2725# 379
R a_282_2729# 335
R a_308_2743# 290
R a_282_2747# 335
R a_282_2765# 311
R a_282_2783# 201
R UART_0/NOR2X1_6/Y 2059
C UART_0/INVX2_21/Y GND 4.58
R UART_0/INVX2_21/Y 2236
C UART_0/INVX2_21/A GND 4.42
R UART_0/INVX2_21/A 3246
C a_3177_2732# GND 2.70
R a_3177_2732# 1429
C UART_0/INVX2_20/A GND 4.94
R UART_0/INVX2_20/A 3299
R a_3134_2732# 1509
C a_3145_2803# GND 2.27
R a_3145_2803# 2864
R a_3113_2732# 3526
R UART_0/OAI22X1_7/Y 1648
C UART_0/OAI22X1_6/B GND 6.15
R UART_0/OAI22X1_6/B 6188
R UART_0/INVX2_19/Y 2235
C UART_0/INVX2_19/A GND 16.60
R UART_0/INVX2_19/A 3250
R UART_0/INVX2_18/A 5317
R a_2865_2732# 1429
R a_2822_2732# 1509
C a_2833_2803# GND 2.27
R a_2833_2803# 2864
R a_2801_2732# 3526
C UART_0/OAI21X1_21/Y GND 2.71
R UART_0/OAI21X1_21/Y 2133
R a_2665_2732# 1429
R a_2622_2732# 1509
C a_2633_2803# GND 2.27
R a_2633_2803# 2864
R a_2601_2732# 3526
C UART_0/OAI21X1_20/Y GND 2.70
R UART_0/OAI21X1_20/Y 2133
R a_2554_2730# 1509
R a_2538_2730# 2864
R a_2523_2730# 3526
R a_2510_2730# 1429
C UART_0/tx_out[5] GND 20.91
R UART_0/tx_out[5] 4439
C UART_0/INVX2_36/Y GND 19.43
R UART_0/INVX2_36/Y 9991
R UART_0/OAI21X1_12/C 1726
R a_2354_2730# 1509
R a_2338_2730# 2864
R a_2323_2730# 3526
C UART_0/INVX2_54/Y GND 16.46
R UART_0/INVX2_54/Y 45894
C UART_0/INVX2_16/A GND 2.27
R UART_0/INVX2_16/A 3301
R a_2310_2730# 1429
R a_2249_2732# 2260
C a_2260_2779# GND 2.34
R a_2260_2779# 2215
C a_2193_2732# GND 3.70
R a_2193_2732# 2260
C a_2204_2779# GND 2.00
R a_2204_2779# 2215
C UART_0/XOR2X1_6/A GND 5.74
R UART_0/XOR2X1_6/A 5616
C UART_0/XOR2X1_7/A GND 11.93
R UART_0/XOR2X1_7/A 5616
C a_2009_2732# GND 2.70
R a_2009_2732# 1429
R a_1966_2732# 1509
C a_1977_2803# GND 2.27
R a_1977_2803# 2864
R a_1945_2732# 3526
R UART_0/OAI22X1_8/Y 1650
C UART_0/NOR2X1_7/B GND 21.50
R UART_0/NOR2X1_7/B 6605
C UART_0/INVX2_11/A GND 6.01
R UART_0/INVX2_11/A 2129
R a_3224_2832# 802
R a_3200_2832# 549
R a_3162_2832# 206
R a_3149_2832# 275
R a_3119_2832# 275
R a_3104_2832# 275
R a_3235_2880# 1369
R a_3035_2832# 275
R a_3020_2832# 275
R a_2990_2832# 275
R a_2976_2832# 206
R a_3162_2900# 514
R a_3148_2900# 514
R a_3119_2900# 685
R a_3104_2910# 342
R a_2931_2832# 549
R a_2899_2832# 549
R a_2858_2832# 275
R a_2841_2832# 275
R a_3035_2910# 342
R a_3020_2900# 685
R a_2990_2900# 514
R a_2976_2900# 514
R a_2786_2832# 275
R a_2769_2832# 275
R a_2720_2832# 549
R a_2642_2832# 549
R a_2625_2832# 549
R a_2586_2832# 549
R a_2569_2832# 549
R a_2497_2832# 802
R a_2434_2832# 549
R a_2417_2832# 549
C a_2337_2832# GND 2.10
R a_2337_2832# 1320
R a_2257_2832# 549
R a_2240_2832# 549
R a_2120_2832# 549
R a_2081_2832# 802
R a_2064_2832# 549
R a_2011_2832# 549
R a_1994_2832# 549
R a_1952_2832# 549
R a_1867_2832# 549
R a_1816_2832# 549
R a_2858_2900# 685
R a_2841_2910# 342
R a_2786_2900# 685
R a_2769_2910# 342
R a_2642_2880# 1369
R a_2625_2880# 1369
R a_2586_2880# 1369
R a_2569_2880# 1369
C UART_0/OAI21X1_13/Y GND 4.73
R UART_0/OAI21X1_13/Y 2131
R a_2504_2880# 1369
R a_2434_2880# 1369
R a_2417_2880# 1369
R a_2363_2880# 1369
C UART_0/OAI22X1_4/Y GND 2.39
R UART_0/OAI22X1_4/Y 1647
R a_2344_2880# 1369
R a_2233_2880# 2762
R UART_0/INVX2_14/Y 2271
C UART_0/NAND2X1_12/Y GND 3.00
R UART_0/NAND2X1_12/Y 1738
R a_2088_2880# 1369
R a_1985_2880# 2762
R a_1713_2832# 802
R a_1690_2832# 206
R a_1677_2832# 275
R a_1647_2832# 275
R a_1632_2832# 275
C UART_0/OR2X1_1/A GND 3.14
R UART_0/OR2X1_1/A 2817
R a_1776_2880# 1369
R a_1720_2880# 1369
R a_1690_2900# 514
R a_1676_2900# 514
R a_1647_2900# 685
R a_1632_2910# 342
C UART_0/INVX2_43/Y GND 2.12
R UART_0/INVX2_43/Y 3389
C UART_0/NAND2X1_18/Y GND 2.91
R UART_0/NAND2X1_18/Y 1723
R UART_0/OAI21X1_14/Y 2130
R a_3138_2830# 1509
R a_3122_2830# 2864
C a_3107_2883# GND 2.88
R a_3107_2883# 3526
C a_3094_2830# GND 2.70
R a_3094_2830# 1429
C a_3025_2832# GND 2.60
R a_3025_2832# 1429
C UART_0/INVX2_17/A GND 10.79
R UART_0/INVX2_17/A 5315
R a_2982_2832# 1509
C a_2993_2830# GND 2.27
R a_2993_2830# 2864
R a_2961_2832# 3526
C UART_0/OAI22X1_6/Y GND 3.21
R UART_0/OAI22X1_6/Y 1649
C UART_0/rx_out[2] GND 6.44
R UART_0/rx_out[2] 4423
C a_2918_2857# GND 2.30
R a_2918_2857# 1712
C UART_0/rx_out[7] GND 4.32
R UART_0/rx_out[7] 4430
C a_2886_2857# GND 2.37
R a_2886_2857# 1712
R UART_0/LATCH_7/D 2198
C a_2844_2830# GND 3.47
R a_2844_2830# 2314
C a_2830_2830# GND 2.15
R a_2830_2830# 1380
C UART_0/LATCH_6/D GND 2.89
R UART_0/LATCH_6/D 2199
R a_2772_2830# 2314
C a_2758_2830# GND 2.15
R a_2758_2830# 1380
C UART_0/INVX2_50/Y GND 5.42
R UART_0/INVX2_50/Y 5489
C rxrxout[2] GND 25.17
R rxrxout[2] 9785
R a_2609_2832# 2270
C a_2619_2867# GND 3.67
R a_2619_2867# 2226
C rxrxout[7] GND 94.31
R rxrxout[7] 9754
C a_2553_2832# GND 2.93
R a_2553_2832# 2260
R a_2564_2869# 2215
C UART_0/OAI21X1_13/C GND 4.93
R UART_0/OAI21X1_13/C 1726
C UART_0/OAI21X1_13/A GND 40.83
R UART_0/OAI21X1_13/A 9679
C a_2401_2832# GND 3.55
R a_2401_2832# 2260
C a_2412_2869# GND 3.24
R a_2412_2869# 2215
C UART_0/XOR2X1_5/A GND 2.45
R UART_0/XOR2X1_5/A 5608
C UART_0/INVX2_15/A GND 5.42
R UART_0/INVX2_15/A 1881
C UART_0/INVX2_14/A GND 8.98
R UART_0/INVX2_14/A 3237
C UART_0/NAND2X1_11/Y GND 3.54
R UART_0/NAND2X1_11/Y 1735
C UART_0/INVX2_15/Y GND 3.53
R UART_0/INVX2_15/Y 2228
C UART_0/INVX2_13/A GND 2.15
R UART_0/INVX2_13/A 1880
C UART_0/INVX2_13/Y GND 3.99
R UART_0/INVX2_13/Y 3348
C UART_0/INVX2_12/A GND 4.13
R UART_0/INVX2_12/A 6976
R UART_0/NOR2X1_7/Y 4143
C UART_0/INVX2_11/Y GND 2.49
R UART_0/INVX2_11/Y 2238
C UART_0/OAI21X1_8/Y GND 5.76
R UART_0/OAI21X1_8/Y 2129
R a_1666_2830# 1509
R a_1650_2830# 2864
C a_1635_2883# GND 2.88
R a_1635_2883# 3526
C UART_0/tcount[3] GND 20.54
R UART_0/tcount[3] 5487
C a_1622_2830# GND 2.60
R a_1622_2830# 1429
R a_3227_2932# 1369
R a_3146_2932# 514
R a_3132_2932# 514
R a_3103_2932# 685
R a_3088_2932# 342
R a_3216_3000# 802
R a_3192_3000# 549
R a_2960_2932# 1369
R a_2850_2932# 685
R a_2833_2932# 342
R a_3146_3010# 206
R a_3133_3010# 275
R a_3103_3010# 275
R a_3088_3010# 275
R a_3040_3000# 549
R a_2953_3000# 802
R a_2939_3000# 549
R a_2563_2932# 1369
R a_2514_2932# 1369
R a_2497_2932# 1369
R a_2434_2932# 1369
R a_2417_2932# 1369
R a_2850_3010# 275
R a_2833_3010# 275
R a_2784_3000# 549
R a_2704_3000# 549
R a_2635_2990# 824
R a_2630_2990# 824
R a_2273_2932# 2762
R a_2179_2932# 1369
R a_2160_2932# 1369
R a_2514_3000# 549
R a_2497_3000# 549
R a_2434_3000# 549
R a_2417_3000# 549
R a_2387_2990# 824
R a_2382_2990# 824
C UART_0/NAND3X1_2/Y GND 11.54
R UART_0/NAND3X1_2/Y 2592
R a_2080_2932# 1369
R a_1984_2932# 1369
R a_1865_2932# 2762
R UART_0/INVX2_7/Y 2272
R a_2299_3000# 549
R a_2282_3000# 549
C UART_0/OAI22X1_3/Y GND 6.56
R UART_0/OAI22X1_3/Y 1662
C a_2153_3000# GND 2.10
R a_2153_3000# 1320
R a_2073_3000# 802
R a_1889_3000# 549
R a_1872_3000# 549
R a_1800_3000# 549
R UART_0/NAND3X1_1/Y 2548
R a_1717_2990# 824
R a_1712_2990# 824
R UART_0/INVX2_29/Y 3388
C UART_0/NAND2X1_7/Y GND 2.86
R UART_0/NAND2X1_7/Y 1723
R UART_0/OAI21X1_4/Y 2131
R a_3122_2930# 1509
C a_3106_2930# GND 2.27
R a_3106_2930# 2864
C a_3091_2930# GND 2.88
R a_3091_2930# 3526
R a_3078_2930# 1429
R UART_0/OAI21X1_4/C 1724
R UART_0/INVX2_18/Y 3387
C UART_0/rx_out[6] GND 3.43
R UART_0/rx_out[6] 4428
R a_2926_2930# 1712
R UART_0/LATCH_5/D 2199
C a_2836_2993# GND 3.47
R a_2836_2993# 2314
R a_2822_2930# 1380
C a_2777_3000# GND 2.37
R a_2777_3000# 1712
C UART_0/rx_out[1] GND 6.56
R UART_0/rx_out[1] 4435
C UART_0/INVX2_9/A GND 3.38
R UART_0/INVX2_9/A 2817
C a_2697_3000# GND 2.37
R a_2697_3000# 1712
C UART_0/rx_out[0] GND 4.08
R UART_0/rx_out[0] 4431
R UART_0/NAND3X1_3/A 1607
R UART_0/NOR2X1_4/Y 2058
R UART_0/NOR2X1_4/A 1609
C UART_0/XOR2X1_4/Y GND 3.27
R UART_0/XOR2X1_4/Y 1638
R a_2481_2932# 2260
C a_2492_2979# GND 3.24
R a_2492_2979# 2215
C a_2401_2932# GND 2.00
R a_2401_2932# 2215
R a_2415_2978# 2260
C UART_0/XOR2X1_1/Y GND 3.07
R UART_0/XOR2X1_1/Y 1605
R UART_0/XOR2X1_5/Y 1675
C UART_0/INVX2_7/A GND 13.88
R UART_0/INVX2_7/A 3243
C UART_0/OAI22X1_3/A GND 3.58
R UART_0/OAI22X1_3/A 1936
C UART_0/INVX2_12/Y GND 13.45
R UART_0/INVX2_12/Y 5483
C UART_0/NOR2X1_5/Y GND 3.32
R UART_0/NOR2X1_5/Y 4276
R UART_0/INVX2_10/Y 4397
R a_3209_3032# 802
R a_3178_3032# 206
R a_3165_3032# 275
R a_3135_3032# 275
R a_3120_3032# 275
R a_3216_3080# 1369
R a_3048_3032# 802
R a_3024_3032# 549
R a_2987_3032# 549
R a_2955_3032# 549
R a_2914_3032# 275
R a_2897_3032# 275
R a_3178_3100# 514
R a_3164_3100# 514
R a_3135_3100# 685
R a_3120_3110# 342
R a_3059_3080# 1369
R a_2858_3032# 275
R a_2841_3032# 275
R a_2802_3032# 275
R a_2785_3032# 275
R a_2914_3100# 685
R a_2897_3110# 342
R a_2746_3032# 275
R a_2729_3032# 275
R a_2858_3100# 685
R a_2841_3110# 342
R a_2802_3100# 685
R a_2785_3110# 342
R a_2650_3032# 549
R a_2633_3032# 549
R a_2594_3032# 549
R a_2577_3032# 549
R a_2538_3032# 549
R a_2521_3032# 549
R a_2426_3032# 549
R a_2409_3032# 549
R a_2353_3032# 549
R a_2336_3032# 549
C a_2225_3032# GND 2.10
R a_2225_3032# 1320
R a_2104_3032# 549
R a_2080_3032# 549
R a_1992_3032# 549
R a_2746_3100# 685
R a_2729_3110# 342
R a_2683_3080# 1369
C UART_0/match GND 8.44
R UART_0/match 971
R a_2650_3080# 1369
C UART_0/XNOR2X1_2/Y GND 4.16
R UART_0/XNOR2X1_2/Y 1644
R a_2633_3080# 1369
R a_2594_3080# 1369
R a_2577_3080# 1369
R a_2538_3080# 1369
R a_2521_3080# 1369
R a_2426_3080# 1369
R UART_0/XOR2X1_0/Y 1642
R a_2409_3080# 1369
R UART_0/AOI22X1_1/Y 1916
R a_2329_3080# 2762
R a_2251_3080# 1369
R a_2232_3080# 1369
R a_1817_3032# 802
C a_1713_3032# GND 2.10
R a_1713_3032# 1320
C UART_0/NAND2X1_3/Y GND 7.92
R UART_0/NAND2X1_3/Y 1738
R a_1891_3080# 1369
C UART_0/NOR2X1_1/Y GND 2.50
R UART_0/NOR2X1_1/Y 2069
R a_1824_3080# 1369
R a_1739_3080# 1369
R a_1720_3080# 1369
C UART_0/INVX2_3/Y GND 5.46
R UART_0/INVX2_3/Y 3270
C PadFrame_0/17_12/DO GND 22.05
R PadFrame_0/17_12/DO 5472
C a_610_2824# GND 13.19
R a_610_2824# 7247
C UART_0/INVX2_20/Y GND 13.29
R UART_0/INVX2_20/Y 5655
C UART_0/OAI21X1_7/Y GND 2.84
R UART_0/OAI21X1_7/Y 2131
R a_3154_3030# 1509
R a_3138_3030# 2864
C a_3123_3083# GND 2.88
R a_3123_3083# 3526
C a_3110_3030# GND 2.60
R a_3110_3030# 1429
C UART_0/OAI21X1_5/A GND 11.53
R UART_0/OAI21X1_5/A 9676
C UART_0/INVX2_17/Y GND 3.24
R UART_0/INVX2_17/Y 3383
C UART_0/NAND2X1_5/Y GND 2.91
R UART_0/NAND2X1_5/Y 1723
C UART_0/rx_out[3] GND 18.50
R UART_0/rx_out[3] 4428
R a_2974_3057# 1712
C a_2942_3057# GND 2.37
R a_2942_3057# 1712
R UART_0/LATCH_4/D 2198
C a_2900_3030# GND 3.47
R a_2900_3030# 2314
R a_2886_3030# 1380
R UART_0/LATCH_3/D 2198
C a_2844_3030# GND 3.47
R a_2844_3030# 2314
C a_2830_3030# GND 2.15
R a_2830_3030# 1380
C UART_0/LATCH_2/D GND 4.49
R UART_0/LATCH_2/D 2199
C a_2788_3030# GND 3.47
R a_2788_3030# 2314
R a_2774_3030# 1380
C UART_0/LATCH_1/D GND 4.62
R UART_0/LATCH_1/D 2201
C a_2732_3030# GND 3.47
R a_2732_3030# 2314
C a_2718_3030# GND 2.15
R a_2718_3030# 1380
R UART_0/NOR2X1_3/B 2560
C rxrxout[3] GND 23.80
R rxrxout[3] 9770
R a_2617_3032# 2270
C a_2627_3067# GND 3.67
R a_2627_3067# 2226
C rxrxout[5] GND 28.86
R rxrxout[5] 9764
C a_2561_3032# GND 2.55
R a_2561_3032# 2260
R a_2572_3069# 2215
C a_2505_3032# GND 3.55
R a_2505_3032# 2260
C a_2516_3069# GND 3.24
R a_2516_3069# 2215
C a_2393_3032# GND 3.70
R a_2393_3032# 2260
C a_2404_3069# GND 3.34
R a_2404_3069# 2215
C UART_0/INVX2_5/Y GND 4.60
R UART_0/INVX2_5/Y 2269
C UART_0/tcount[0] GND 10.54
R UART_0/tcount[0] 12150
C UART_0/INVX2_6/Y GND 3.59
R UART_0/INVX2_6/Y 10024
C UART_0/NOR2X1_2/Y GND 4.67
R UART_0/NOR2X1_2/Y 5274
C UART_0/OAI21X1_2/C GND 5.17
R UART_0/OAI21X1_2/C 1904
C UART_0/OAI22X1_1/A GND 3.64
R UART_0/OAI22X1_1/A 4461
C UART_0/INVX2_4/Y GND 6.06
R UART_0/INVX2_4/Y 7784
R UART_0/INVX2_3/A 2815
R a_3194_3132# 514
R a_3180_3132# 514
R a_3151_3132# 685
R a_3136_3132# 342
R a_3235_3200# 549
C UART_0/NAND2X1_0/Y GND 2.34
R UART_0/NAND2X1_0/Y 1726
R a_3074_3132# 514
R a_3060_3132# 514
R a_3031_3132# 685
R a_3016_3132# 342
R a_3194_3210# 206
R a_3181_3210# 275
R a_3151_3210# 275
R a_3136_3210# 275
R a_2898_3132# 685
R a_2881_3132# 342
R a_3074_3210# 206
R a_3061_3210# 275
R a_3031_3210# 275
R a_3016_3210# 275
R a_2955_3200# 549
R a_2802_3132# 1369
R a_2785_3132# 1369
R a_2746_3132# 1369
R a_2729_3132# 1369
R a_2576_3132# 1369
R a_2522_3132# 514
R a_2508_3132# 514
R a_2479_3132# 685
R a_2464_3132# 342
R a_2898_3210# 275
R a_2881_3210# 275
R a_2802_3200# 549
R a_2785_3200# 549
R a_2746_3200# 549
R a_2729_3200# 549
R a_2683_3190# 824
R a_2678_3190# 824
R UART_0/NOR2X1_3/A 2528
R a_2395_3132# 1369
R a_2376_3132# 1369
R a_2243_3132# 342
R a_2228_3132# 685
R a_2198_3132# 514
R a_2184_3132# 514
R a_2522_3210# 206
R a_2509_3210# 275
R a_2479_3210# 275
R a_2464_3210# 275
C a_2369_3200# GND 2.10
R a_2369_3200# 1320
C UART_0/INVX2_1/Y GND 4.21
R UART_0/INVX2_1/Y 5621
R a_2088_3132# 1369
R a_1992_3132# 1369
R a_2243_3210# 275
R a_2228_3210# 275
R a_2198_3210# 275
R a_2184_3210# 206
C UART_0/INVX2_5/A GND 9.62
R UART_0/INVX2_5/A 3242
R a_2081_3200# 802
R a_1985_3200# 802
R a_1960_3132# 1369
R a_1835_3132# 342
R a_1820_3132# 685
R a_1790_3132# 514
R a_1776_3132# 514
C UART_0/INVX2_0/Y GND 2.06
R UART_0/INVX2_0/Y 5561
R a_1698_3132# 514
R a_1684_3132# 514
R a_1655_3132# 685
R a_1640_3132# 342
R a_1835_3210# 275
R a_1820_3210# 275
R a_1790_3210# 275
R a_1776_3210# 206
R a_1698_3210# 206
R a_1685_3210# 275
R a_1655_3210# 275
R a_1640_3210# 275
C UART_0/INVX2_28/Y GND 5.13
R UART_0/INVX2_28/Y 9984
R UART_0/OAI21X1_6/Y 2132
R a_3170_3130# 1509
R a_3154_3130# 2864
R a_3139_3130# 3526
R a_3126_3130# 1429
C UART_0/OAI21X1_5/Y GND 2.45
R UART_0/OAI21X1_5/Y 2131
R a_3050_3130# 1509
R a_3034_3130# 2864
C a_3019_3130# GND 2.01
R a_3019_3130# 3526
C UART_0/rx_out[5] GND 2.84
R UART_0/rx_out[5] 4423
R a_3006_3130# 1429
C UART_0/rx_out[4] GND 5.15
R UART_0/rx_out[4] 4423
C UART_0/INVX2_9/Y GND 4.41
R UART_0/INVX2_9/Y 9786
R a_2942_3130# 1712
C UART_0/LATCH_0/D GND 2.83
R UART_0/LATCH_0/D 2198
C UART_0/LATCH_0/CLK GND 40.53
R UART_0/LATCH_0/CLK 17433
C a_2884_3193# GND 3.47
R a_2884_3193# 2314
C rxrxout[4] GND 29.08
R rxrxout[4] 9756
R a_2870_3130# 1380
R a_2769_3132# 2226
C a_2788_3197# GND 2.47
R a_2788_3197# 2270
C rxrxout[1] GND 22.60
R rxrxout[1] 9785
C a_2713_3132# GND 2.33
R a_2713_3132# 2226
C a_2732_3197# GND 2.47
R a_2732_3197# 2270
R UART_0/NAND3X1_0/A 1607
R UART_0/NAND3X1_0/B 1639
C UART_0/NOR2X1_0/Y GND 5.03
R UART_0/NOR2X1_0/Y 2058
R UART_0/NOR2X1_0/B 1641
C UART_0/NOR2X1_0/A GND 2.90
R UART_0/NOR2X1_0/A 1609
C UART_0/OAI22X1_0/Y GND 7.14
R UART_0/OAI22X1_0/Y 1648
R a_2498_3130# 1509
R a_2482_3130# 2864
R a_2467_3130# 3526
C UART_0/INVX2_53/Y GND 120.61
R UART_0/INVX2_53/Y 45898
R UART_0/INVX2_8/A 3303
R a_2454_3130# 1429
C UART_0/INVX2_8/Y GND 21.90
R UART_0/INVX2_8/Y 5625
C UART_0/OAI22X1_0/D GND 20.86
R UART_0/OAI22X1_0/D 6180
C UART_0/INVX2_2/Y GND 2.50
R UART_0/INVX2_2/Y 2269
C UART_0/INVX2_2/A GND 4.72
R UART_0/INVX2_2/A 3243
R a_2233_3132# 1429
C UART_0/INVX2_1/A GND 2.68
R UART_0/INVX2_1/A 3299
R a_2190_3132# 1509
C a_2201_3203# GND 2.27
R a_2201_3203# 2864
R a_2169_3132# 3526
R UART_0/OAI22X1_2/Y 1650
R UART_0/OAI21X1_1/B 1738
C UART_0/OR2X1_0/Y GND 2.20
R UART_0/OR2X1_0/Y 5056
C UART_0/INVX2_37/A GND 6.32
R UART_0/INVX2_37/A 12454
C UART_0/OAI21X1_0/B GND 3.18
R UART_0/OAI21X1_0/B 1738
R a_1953_3132# 2021
C UART_0/OR2X1_0/A GND 5.43
R UART_0/OR2X1_0/A 2838
R a_1825_3132# 1429
C UART_0/tcount[2] GND 4.49
R UART_0/tcount[2] 5485
R a_1782_3132# 1509
C a_1793_3203# GND 2.27
R a_1793_3203# 2864
R a_1761_3132# 3526
R UART_0/OAI21X1_2/Y 2132
R UART_0/OAI22X1_1/Y 1649
R a_1674_3130# 1509
R a_1658_3130# 2864
R a_1643_3130# 3526
C UART_0/INVX2_52/Y GND 140.94
R UART_0/INVX2_52/Y 45903
C UART_0/tcount[1] GND 4.68
R UART_0/tcount[1] 8841
R a_1630_3130# 1429
C a_4393_3526# GND 5.17
R a_4393_3526# 95
C rxrxout[6] GND 23.25
R rxrxout[6] 9748
C a_4266_3484# GND 9.70
R a_4266_3484# 6021
C a_4393_3610# GND 5.62
R a_4393_3610# 93
R a_4702_3712# 201
R a_4702_3724# 311
R a_4702_3742# 335
R a_4677_3754# 290
R a_4702_3760# 335
R a_4702_3778# 379
R a_4677_3772# 379
R a_4677_3790# 379
R a_4702_3796# 311
R a_4702_3907# 335
R a_4702_3925# 311
R a_4702_3943# 379
R a_4702_3961# 290
R a_4702_3979# 379
C a_4262_3424# GND 13.19
R a_4262_3424# 7247
C a_4269_3438# GND 18.33
R a_4269_3438# 22164
C PadFrame_0/17_18/DATA GND 277.21
R PadFrame_0/17_18/DATA 10784
C PadFrame_0/17_18/DI GND 23.48
R PadFrame_0/17_18/DI 4740
C PadFrame_0/17_18/DIB GND 34.04
R PadFrame_0/17_18/DIB 11440
C a_4041_3431# GND 122.96
R a_4041_3431# 18498
C a_1435_3354# GND 1998.64
R a_1435_3354# 60
C a_615_2924# GND 9.70
R a_615_2924# 6021
C a_617_2838# GND 122.96
R a_617_2838# 18498
C a_593_2926# GND 5.17
R a_593_2926# 95
C PadFrame_0/17_12/DATA GND 277.21
R PadFrame_0/17_12/DATA 10784
C a_593_3010# GND 5.62
R a_593_3010# 93
C PadFrame_0/17_12/DI GND 23.48
R PadFrame_0/17_12/DI 4740
C PadFrame_0/17_12/DIB GND 34.04
R PadFrame_0/17_12/DIB 11440
C a_373_2831# GND 18.33
R a_373_2831# 22164
R a_283_2806# 201
R a_283_2824# 311
R a_283_2842# 335
R a_308_2854# 290
R a_283_2860# 335
R a_308_2872# 379
R a_283_2878# 379
R a_308_2890# 379
R a_283_2896# 311
R a_283_3007# 335
R a_283_3025# 311
R a_283_3043# 379
R a_283_3061# 290
R a_283_3079# 379
C PadFrame_0/17_11/DO GND 22.05
R PadFrame_0/17_11/DO 5472
C a_610_3124# GND 13.19
R a_610_3124# 7247
C a_4393_3826# GND 5.17
R a_4393_3826# 95
C rxrxout[0] GND 24.30
R rxrxout[0] 9748
C a_4266_3784# GND 9.70
R a_4266_3784# 6021
C a_4393_3910# GND 5.62
R a_4393_3910# 93
C a_4262_3724# GND 13.19
R a_4262_3724# 7247
C a_4269_3738# GND 18.33
R a_4269_3738# 22164
C PadFrame_0/17_17/DATA GND 277.21
R PadFrame_0/17_17/DATA 10784
C PadFrame_0/17_17/DI GND 23.48
R PadFrame_0/17_17/DI 4740
C PadFrame_0/17_17/DIB GND 34.04
R PadFrame_0/17_17/DIB 11440
C a_4041_3731# GND 122.96
R a_4041_3731# 18498
C a_615_3224# GND 9.70
R a_615_3224# 6021
C a_617_3138# GND 122.96
R a_617_3138# 18498
C a_593_3226# GND 5.17
R a_593_3226# 95
C PadFrame_0/17_11/DATA GND 277.21
R PadFrame_0/17_11/DATA 10784
C a_593_3310# GND 5.62
R a_593_3310# 93
C PadFrame_0/17_11/DI GND 23.48
R PadFrame_0/17_11/DI 4740
C PadFrame_0/17_11/DIB GND 34.04
R PadFrame_0/17_11/DIB 11440
C a_373_3131# GND 18.33
R a_373_3131# 22164
R a_283_3106# 201
R a_283_3124# 311
R a_283_3142# 335
R a_308_3154# 290
R a_283_3160# 335
R a_308_3172# 379
R a_283_3178# 379
R a_308_3190# 379
R a_283_3196# 311
R a_283_3307# 335
R a_283_3325# 311
R a_283_3343# 379
R a_283_3361# 290
R a_283_3379# 379
C PadFrame_0/17_10/DO GND 22.05
R PadFrame_0/17_10/DO 5472
C a_610_3424# GND 13.19
R a_610_3424# 7247
C a_615_3524# GND 9.70
R a_615_3524# 6021
C a_617_3438# GND 122.96
R a_617_3438# 18498
C a_593_3526# GND 5.17
R a_593_3526# 95
C PadFrame_0/17_10/DATA GND 277.21
R PadFrame_0/17_10/DATA 10784
C a_593_3610# GND 5.62
R a_593_3610# 93
C PadFrame_0/17_10/DI GND 23.48
R PadFrame_0/17_10/DI 4740
C PadFrame_0/17_10/DIB GND 34.04
R PadFrame_0/17_10/DIB 11440
C a_373_3431# GND 18.33
R a_373_3431# 22164
R a_283_3406# 201
R a_283_3424# 311
R a_283_3442# 335
R a_308_3454# 290
R a_283_3460# 335
R a_308_3472# 379
R a_283_3478# 379
R a_308_3490# 379
R a_283_3496# 311
R a_283_3607# 335
R a_283_3625# 311
R a_283_3643# 379
R a_283_3661# 290
R a_283_3679# 379
C PadFrame_0/17_9/DO GND 22.05
R PadFrame_0/17_9/DO 5472
C a_610_3724# GND 13.19
R a_610_3724# 7247
C a_615_3824# GND 9.70
R a_615_3824# 6021
C a_617_3738# GND 122.96
R a_617_3738# 18498
C a_593_3826# GND 5.17
R a_593_3826# 95
C PadFrame_0/17_9/DATA GND 277.21
R PadFrame_0/17_9/DATA 10784
C a_593_3910# GND 5.62
R a_593_3910# 93
C PadFrame_0/17_9/DI GND 23.48
R PadFrame_0/17_9/DI 4740
C PadFrame_0/17_9/DIB GND 34.04
R PadFrame_0/17_9/DIB 11440
C a_373_3731# GND 18.33
R a_373_3731# 22164
R a_283_3706# 201
R a_283_3724# 311
R a_283_3742# 335
R a_308_3754# 290
R a_283_3760# 335
R a_308_3772# 379
R a_283_3778# 379
R a_308_3790# 379
R a_283_3796# 311
R a_283_3907# 335
R a_283_3925# 311
R a_283_3943# 379
R a_283_3961# 290
R a_283_3979# 379
C PadFrame_0/17_8/DI GND 23.48
R PadFrame_0/17_8/DI 4740
C a_3731_4041# GND 122.96
R a_3731_4041# 18498
C PadFrame_0/17_8/DIB GND 34.04
R PadFrame_0/17_8/DIB 11440
C a_3729_4269# GND 9.70
R a_3729_4269# 6021
C PadFrame_0/17_8/DO GND 22.05
R PadFrame_0/17_8/DO 5472
C a_3713_4269# GND 13.19
R a_3713_4269# 7247
C PadFrame_0/17_8/DATA GND 277.21
R PadFrame_0/17_8/DATA 10784
C a_3910_4393# GND 5.62
R a_3910_4393# 93
C a_3826_4393# GND 5.17
R a_3826_4393# 95
C tx_data[0] GND 21.71
R tx_data[0] 6965
C a_3431_4041# GND 122.96
R a_3431_4041# 18498
C PadFrame_0/17_7/DIB GND 34.04
R PadFrame_0/17_7/DIB 11440
C a_3429_4269# GND 9.70
R a_3429_4269# 6021
C PadFrame_0/17_7/DO GND 22.05
R PadFrame_0/17_7/DO 5472
C a_3413_4269# GND 13.47
R a_3413_4269# 7247
C PadFrame_0/17_7/DATA GND 277.21
R PadFrame_0/17_7/DATA 10784
C a_3610_4393# GND 5.62
R a_3610_4393# 93
C a_3526_4393# GND 5.17
R a_3526_4393# 95
C tx_data[1] GND 21.25
R tx_data[1] 6956
C a_3131_4041# GND 122.96
R a_3131_4041# 18498
C PadFrame_0/17_6/DIB GND 34.04
R PadFrame_0/17_6/DIB 11440
C a_3129_4269# GND 9.70
R a_3129_4269# 6021
C PadFrame_0/17_6/DO GND 22.05
R PadFrame_0/17_6/DO 5472
C a_3113_4269# GND 13.47
R a_3113_4269# 7247
C PadFrame_0/17_6/DATA GND 277.21
R PadFrame_0/17_6/DATA 10784
C a_3310_4393# GND 5.62
R a_3310_4393# 93
C a_3226_4393# GND 5.17
R a_3226_4393# 95
C tx_data[5] GND 22.64
R tx_data[5] 10157
C a_2531_4041# GND 122.96
R a_2531_4041# 18498
C PadFrame_0/17_5/DIB GND 34.04
R PadFrame_0/17_5/DIB 11440
C a_2529_4269# GND 9.70
R a_2529_4269# 6021
C PadFrame_0/17_5/DO GND 22.05
R PadFrame_0/17_5/DO 5472
C a_2513_4269# GND 13.47
R a_2513_4269# 7247
C PadFrame_0/17_5/DATA GND 277.21
R PadFrame_0/17_5/DATA 10784
C a_2710_4393# GND 5.62
R a_2710_4393# 93
C a_2626_4393# GND 5.17
R a_2626_4393# 95
C tx_data[4] GND 23.98
R tx_data[4] 10105
C a_2231_4041# GND 122.96
R a_2231_4041# 18498
C PadFrame_0/17_4/DIB GND 34.04
R PadFrame_0/17_4/DIB 11440
C a_2229_4269# GND 9.70
R a_2229_4269# 6021
C PadFrame_0/17_4/DO GND 22.05
R PadFrame_0/17_4/DO 5472
C a_2213_4269# GND 13.47
R a_2213_4269# 7247
C PadFrame_0/17_4/DATA GND 277.21
R PadFrame_0/17_4/DATA 10784
C a_2410_4393# GND 5.62
R a_2410_4393# 93
C a_2326_4393# GND 5.17
R a_2326_4393# 95
C tx_data[2] GND 72.88
R tx_data[2] 10073
C a_1931_4041# GND 122.96
R a_1931_4041# 18498
C PadFrame_0/17_3/DIB GND 34.04
R PadFrame_0/17_3/DIB 11440
C a_1929_4269# GND 9.70
R a_1929_4269# 6021
C PadFrame_0/17_3/DO GND 22.05
R PadFrame_0/17_3/DO 5472
C a_1913_4269# GND 13.47
R a_1913_4269# 7247
C PadFrame_0/17_3/DATA GND 277.21
R PadFrame_0/17_3/DATA 10784
C a_2110_4393# GND 5.62
R a_2110_4393# 93
C a_2026_4393# GND 5.17
R a_2026_4393# 95
C tx_data[7] GND 81.64
R tx_data[7] 8131
C a_1631_4041# GND 122.96
R a_1631_4041# 18498
C PadFrame_0/17_2/DIB GND 34.04
R PadFrame_0/17_2/DIB 11440
C a_1629_4269# GND 9.70
R a_1629_4269# 6021
C PadFrame_0/17_2/DO GND 22.05
R PadFrame_0/17_2/DO 5472
C a_1613_4269# GND 13.47
R a_1613_4269# 7247
C PadFrame_0/17_2/DATA GND 277.21
R PadFrame_0/17_2/DATA 10784
C a_1810_4393# GND 5.62
R a_1810_4393# 93
C a_1726_4393# GND 5.17
R a_1726_4393# 95
C tx_data[6] GND 96.77
R tx_data[6] 10179
C a_1331_4041# GND 122.96
R a_1331_4041# 18498
C PadFrame_0/17_1/DIB GND 34.04
R PadFrame_0/17_1/DIB 11440
C a_1329_4269# GND 9.70
R a_1329_4269# 6021
C PadFrame_0/17_1/DO GND 22.05
R PadFrame_0/17_1/DO 5472
C a_1313_4269# GND 13.47
R a_1313_4269# 7247
C PadFrame_0/17_1/DATA GND 277.21
R PadFrame_0/17_1/DATA 10784
C a_1510_4393# GND 5.62
R a_1510_4393# 93
C a_1426_4393# GND 5.17
R a_1426_4393# 95
C tx_data[3] GND 110.83
R tx_data[3] 10152
C a_1031_4041# GND 122.96
R a_1031_4041# 18498
C PadFrame_0/17_0/DIB GND 34.04
R PadFrame_0/17_0/DIB 11440
C a_1029_4269# GND 9.70
R a_1029_4269# 6021
C PadFrame_0/17_0/DO GND 22.17
R PadFrame_0/17_0/DO 5472
C a_1013_4269# GND 13.47
R a_1013_4269# 7247
C PadFrame_0/17_0/DATA GND 277.21
R PadFrame_0/17_0/DATA 10784
C a_1210_4393# GND 5.62
R a_1210_4393# 93
C a_1126_4393# GND 5.17
R a_1126_4393# 95
C a_3731_4451# GND 18.33
R a_3731_4451# 22164
C a_3431_4451# GND 18.33
R a_3431_4451# 22164
C a_3131_4451# GND 18.33
R a_3131_4451# 22164
C a_2531_4451# GND 18.33
R a_2531_4451# 22164
C a_2231_4451# GND 18.33
R a_2231_4451# 22164
C a_1931_4451# GND 18.33
R a_1931_4451# 22164
C a_1631_4451# GND 18.33
R a_1631_4451# 22164
C a_1331_4451# GND 18.33
R a_1331_4451# 22164
C a_1031_4451# GND 18.33
R a_1031_4451# 22164
C a_4701_4010# GND 2274.39
R a_4701_4010# 77
C a_4010_4689# GND 1673.94
R a_4010_4689# 49
R a_3790_4677# 379
R a_3772_4677# 379
R a_3754_4677# 290
R a_3490_4677# 379
R a_3472_4677# 379
R a_3454_4677# 290
R a_3190_4677# 379
R a_3172_4677# 379
R a_3154_4677# 290
R a_2887_4676# 379
R a_2869_4676# 379
R a_2851_4676# 290
R a_2590_4677# 379
R a_2572_4677# 379
R a_2554_4677# 290
R a_2290_4677# 379
R a_2272_4677# 379
R a_2254_4677# 290
R a_1990_4677# 379
R a_1972_4677# 379
R a_1954_4677# 290
R a_1690_4677# 379
R a_1672_4677# 379
R a_1654_4677# 290
R a_1390_4677# 379
R a_1372_4677# 379
R a_1354_4677# 290
R a_1090_4677# 379
R a_1072_4677# 379
R a_1054_4677# 290
R a_3979_4702# 379
R a_3961_4702# 290
R a_3943_4702# 379
R a_3925_4702# 311
R a_3907_4702# 335
R a_3796_4702# 311
R a_3778_4702# 379
R a_3760_4702# 335
R a_3742_4702# 335
R a_3724_4702# 311
R a_3706_4714# 201
R a_3679_4702# 379
R a_3661_4702# 290
R a_3643_4702# 379
R a_3625_4702# 311
R a_3607_4702# 335
R a_3496_4702# 311
R a_3478_4702# 379
R a_3460_4702# 335
R a_3442_4702# 335
R a_3424_4702# 311
R a_3406_4714# 201
R a_3379_4702# 379
R a_3361_4702# 290
R a_3343_4702# 379
R a_3325_4702# 311
R a_3307_4702# 335
R a_3196_4702# 311
R a_3178_4702# 379
R a_3160_4702# 335
R a_3142_4702# 335
R a_3062_4695# 379
R a_3044_4695# 290
R a_3026_4695# 379
R a_3008_4695# 311
R a_2990_4695# 335
R a_3124_4702# 311
R a_3106_4714# 201
R a_2896_4701# 311
R a_2878_4701# 379
R a_2860_4701# 335
R a_2842_4701# 335
R a_2824_4701# 311
R a_2806_4713# 201
R a_2779_4702# 379
R a_2761_4702# 290
R a_2743_4702# 379
R a_2725_4702# 311
R a_2707_4702# 335
R a_2596_4702# 311
R a_2578_4702# 379
R a_2560_4702# 335
R a_2542_4702# 335
R a_2524_4702# 311
R a_2506_4714# 201
R a_2479_4702# 379
R a_2461_4702# 290
R a_2443_4702# 379
R a_2425_4702# 311
R a_2407_4702# 335
R a_2296_4702# 311
R a_2278_4702# 379
R a_2260_4702# 335
R a_2242_4702# 335
R a_2224_4702# 311
R a_2206_4714# 201
R a_2179_4702# 379
R a_2161_4702# 290
R a_2143_4702# 379
R a_2125_4702# 311
R a_2107_4702# 335
R a_1996_4702# 311
R a_1978_4702# 379
R a_1960_4702# 335
R a_1942_4702# 335
R a_1924_4702# 311
R a_1906_4714# 201
R a_1879_4702# 379
R a_1861_4702# 290
R a_1843_4702# 379
R a_1825_4702# 311
R a_1807_4702# 335
R a_1696_4702# 311
R a_1678_4702# 379
R a_1660_4702# 335
R a_1642_4702# 335
R a_1624_4702# 311
R a_1606_4714# 201
R a_1579_4702# 379
R a_1561_4702# 290
R a_1543_4702# 379
R a_1525_4702# 311
R a_1507_4702# 335
R a_1396_4702# 311
R a_1378_4702# 379
R a_1360_4702# 335
R a_1342_4702# 335
R a_1324_4702# 311
R a_1306_4714# 201
R a_1279_4702# 379
R a_1261_4702# 290
R a_1243_4702# 379
R a_1225_4702# 311
R a_1207_4702# 335
R a_1096_4702# 311
R a_1078_4702# 379
R a_1060_4702# 335
R a_1042_4702# 335
R a_1024_4702# 311
R a_1006_4714# 201
C a_336_4691# GND 1599.52
R a_336_4691# 48
C a_1_4033# GND 2200.33
R a_1_4033# 74
C w_3720_0# GND 237.28
R w_3720_0# 816
C w_3420_0# GND 237.28
R w_3420_0# 816
C w_3120_0# GND 237.28
R w_3120_0# 816
C w_2820_0# GND 237.28
R w_2820_0# 816
C w_2520_0# GND 237.28
R w_2520_0# 816
C w_2220_0# GND 237.28
R w_2220_0# 816
C w_1920_0# GND 237.28
R w_1920_0# 816
C w_1620_0# GND 237.28
R w_1620_0# 816
C w_1320_0# GND 237.28
R w_1320_0# 816
C w_1020_0# GND 237.28
R w_1020_0# 816
C w_4740_1020# GND 237.28
R w_4740_1020# 816
C w_4740_1320# GND 237.28
R w_4740_1320# 816
C w_4740_1620# GND 237.28
R w_4740_1620# 816
C w_0_1020# GND 237.28
R w_0_1020# 816
C w_0_1320# GND 237.28
R w_0_1320# 816
C w_4740_1920# GND 237.28
R w_4740_1920# 816
C w_0_1620# GND 237.28
R w_0_1620# 816
C w_4740_2220# GND 344.18
R w_4740_2220# 816
C w_0_1920# GND 237.28
R w_0_1920# 816
C w_4740_2520# GND 237.28
R w_4740_2520# 816
C w_0_2220# GND 237.28
R w_0_2220# 816
C w_4740_2820# GND 237.28
R w_4740_2820# 816
C w_0_2520# GND 344.18
R w_0_2520# 816
C w_4740_3120# GND 237.28
R w_4740_3120# 816
C w_0_2820# GND 237.28
R w_0_2820# 816
C w_4740_3420# GND 237.28
R w_4740_3420# 816
C w_4740_3720# GND 237.28
R w_4740_3720# 816
C w_0_3120# GND 237.28
R w_0_3120# 816
C w_0_3420# GND 237.28
R w_0_3420# 816
C w_0_3720# GND 237.28
R w_0_3720# 816
C Vdd GND 28665.17
C w_3720_4740# GND 237.28
R w_3720_4740# 816
C w_3420_4740# GND 237.28
R w_3420_4740# 816
C w_3120_4740# GND 237.28
R w_3120_4740# 816
C w_2820_4740# GND 237.28
R w_2820_4740# 816
C w_2520_4740# GND 237.28
R w_2520_4740# 816
C w_2220_4740# GND 237.28
R w_2220_4740# 816
C w_1920_4740# GND 237.28
R w_1920_4740# 816
C w_1620_4740# GND 237.28
R w_1620_4740# 816
C w_1320_4740# GND 237.28
R w_1320_4740# 816
C w_1020_4740# GND 237.28
R w_1020_4740# 816
R Gnd 1126589
