// Seed: 2617107881
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_6;
  id_7 :
  assert property (@(posedge (1 ? 1 : 1)) 1)
  else $display(1'b0);
  assign id_6[1<1] = 1;
  assign id_3 = {id_2, id_6};
  module_0();
endmodule
