# Direct Digital Synthesis (DDS) Generator  
**Sine/Cosine Wave Generation using LUT & CORDIC**  


## ğŸ“Œ Overview
Two Verilog implementations of DDS (Direct Digital Synthesis):
1. **LUT-Based** (Look-Up Table) - Fast, memory-intensive  
2. **CORDIC-Based** - Iterative, memory-efficient  

## ğŸ—ï¸ Repository Structure
DDS-Generator/
â”œâ”€â”€ LUT-Based-DDS/ # LUT implementation
â”‚ â”œâ”€â”€ full_sine.sv # Main module
â”‚ â”œâ”€â”€ blk_mem_gen_0.xci # Xilinx ROM IP
â”‚ â”œâ”€â”€ tb_full_sine.sv # Testbench
â”‚ â””â”€â”€ USER-GUIDE.md # Setup instructions
â”‚
â””â”€â”€ CORDIC-Based-DDS/ # CORDIC implementation
â”œâ”€â”€ cordic_dds.sv # CORDIC pipeline
â”œâ”€â”€ tb_cordic_dds.sv # Testbench
â””â”€â”€ USER-GUIDE.md # Configuration guide


## ğŸ”§ LUT-Based DDS
### Features
- âœ… 12-bit phase, 14-bit amplitude
- âœ… 1-cycle latency
- âœ… Xilinx Block Memory optimized

### Usage
See [USER-GUIDE](LUT-Based-DDS/USER-GUIDE.md) for:
- Vivado IP setup
- Simulation steps
- Customization

## âš™ï¸ CORDIC-Based DDS
### Features
- âœ… No precomputed tables
- âœ… Adjustable precision
- âœ… Fully pipelined

### Usage
See [USER-GUIDE](CORDIC-Based-DDS/USER-GUIDE.md) for:
- Iteration tuning
- Resource estimates

## ğŸ“Š Comparison
| Metric       | LUT-Based         | CORDIC-Based      |
|-------------|------------------|-------------------|
| **Latency** | 1 cycle          | (#iterations) cycles |
| **Memory**  | High (ROM)       | None              |
| **Precision**| Fixed           | Adjustable        |
