// Seed: 1833276693
module module_0 #(
    parameter id_2 = 32'd36,
    parameter id_3 = 32'd32
);
  id_1(
      1
  ); defparam id_2.id_3 = 1;
  wire id_4;
endmodule
module module_1 (
    output wor id_0,
    input  tri id_1
);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_21;
  always begin
    id_20 <= 1;
    if (id_20) @(id_3, posedge id_19 or posedge 1 < 1);
    else @(id_21 - id_5) id_12 = #(1) id_19 + id_9;
  end
  module_0();
  always @(posedge (id_16 === id_8)) @(posedge id_4 or 1) id_2 = 1;
  id_22 :
  assert property (@(posedge 1) 1)
  else;
endmodule
