{
  "nodes":
  [
    {
      "name":"DDR"
      , "id":27929
      , "details":
      [
        {
          "type":"table"
          , "Board Supports Interleaving":"Yes"
          , "Interleave Size":"1024 bytes"
          , "Channels":"4 channels"
          , "Maximum bandwidth the BSP can deliver":"85312.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
          , "Channel DDR Width (bits)":"512, 512, 512, 512"
        }
      ]
      , "type":"memsys"
      , "children":
      [
        {
          "name":"channel 0"
          , "id":27931
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x0"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 1"
          , "id":27932
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x200000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 2"
          , "id":27933
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x400000000"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"channel 3"
          , "id":27934
          , "details":
          [
            {
              "type":"table"
              , "Data Width":"512"
              , "Address Width":"33"
              , "Latency":"240"
              , "ReadWrite Mode":"Read/Write"
              , "Maximum Burst":"16"
              , "Wait Request":"0"
              , "Start Address":"0x600000000"
            }
          ]
          , "type":"bb"
        }
      ]
    }
    , {
      "name":"Memory Controller"
      , "id":27930
      , "parent":"27929"
      , "bw":"85312.00"
      , "num_channels":"4"
      , "interleave":"1"
      , "details":
      [
        {
          "type":"table"
          , "Maximum bandwidth the BSP can deliver":"85312.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"
        }
      ]
      , "type":"bb"
    }
    , {
      "name":"Global Memory Interconnect"
      , "id":27935
      , "parent":"27929"
      , "type":"bb"
      , "children":
      [
        {
          "name":"SHARE"
          , "id":27936
          , "type":"arb"
        }
        , {
          "name":"Write Interconnect"
          , "id":27939
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Writes":"1"
              , "User specified force-single-store-ring flag":"False"
              , "Store Rings":"4"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect"
          , "id":27937
          , "details":
          [
            {
              "type":"table"
              , "Name":"DDR"
              , "Interconnect Style":"ring"
              , "Reads":"2"
            }
          ]
          , "type":"bb"
        }
        , {
          "name":"Read Interconnect Router"
          , "id":27938
          , "details":
          [
            {
              "type":"table"
              , "User specified num-reorder flag":"Unset"
            }
          ]
          , "type":"memsys"
          , "children":
          [
            {
              "name":"Bus 0"
              , "id":27945
              , "type":"memsys"
            }
            , {
              "name":"Bus 1"
              , "id":27946
              , "type":"memsys"
            }
            , {
              "name":"Bus 2"
              , "id":27947
              , "type":"memsys"
            }
            , {
              "name":"Bus 3"
              , "id":27948
              , "type":"memsys"
            }
          ]
        }
      ]
    }
    , {
      "name":"Global Memory Loads"
      , "id":27940
      , "parent":"27929"
      , "type":"bb"
      , "children":
      [
        {
          "name":"LD"
          , "id":27941
          , "kwidth":"32"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"6"
              , "Latency":"1 cycle"
              , "Width":"32 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"AggFuncSelectTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/opt/intel/oneapi/compiler/2023.2.0/linux/bin-llvm/../include/sycl/ext/intel/pipes.hpp"
                , "line":85
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"LD"
          , "id":27942
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"10"
              , "Latency":"201 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Caching":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"testInputSrcTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":298
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"Global Memory Stores"
      , "id":27943
      , "parent":"27929"
      , "type":"bb"
      , "children":
      [
        {
          "name":"ST"
          , "id":27944
          , "kwidth":"128"
          , "mwidth":"512"
          , "details":
          [
            {
              "type":"table"
              , "Start Cycle":"17"
              , "Latency":"2 cycles"
              , "Width":"128 bits"
              , "DDR Width":"512 bits"
              , "Uses Write Ack":"No"
              , "LSU Style":"BURST-COALESCED"
              , "Kernel":"ReadoutTask"
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"/home/wkrska/Aggregation/agg-hls/main.cpp"
                , "line":464
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":27931
      , "to":27930
    }
    , {
      "from":27930
      , "to":27931
    }
    , {
      "from":27932
      , "to":27930
    }
    , {
      "from":27930
      , "to":27932
    }
    , {
      "from":27933
      , "to":27930
    }
    , {
      "from":27930
      , "to":27933
    }
    , {
      "from":27934
      , "to":27930
    }
    , {
      "from":27930
      , "to":27934
    }
    , {
      "from":27937
      , "to":27936
    }
    , {
      "from":27939
      , "to":27936
    }
    , {
      "from":27936
      , "to":27930
    }
    , {
      "from":27941
      , "to":27937
    }
    , {
      "from":27942
      , "to":27937
    }
    , {
      "from":27944
      , "to":27939
    }
    , {
      "from":27930
      , "to":27945
    }
    , {
      "from":27930
      , "to":27946
    }
    , {
      "from":27930
      , "to":27947
    }
    , {
      "from":27930
      , "to":27948
    }
    , {
      "from":27945
      , "to":27941
      , "reverse":1
    }
    , {
      "from":27946
      , "to":27942
      , "reverse":1
    }
  ]
}
