// Seed: 1438320500
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  output wire id_1;
  module_3 modCall_1 ();
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  inout wire id_2;
  input wand id_1;
  assign id_2 = 1;
  assign id_3.id_1 = -1 != 1;
endmodule
module module_2 (
    input  wire id_0,
    output wire id_1,
    input  tri1 id_2
);
  logic id_4;
  ;
  buf primCall (id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_3;
  logic id_1;
  ;
  wire  id_2;
  logic id_3;
  wire  id_4;
endmodule
