INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_and_Verilog/Projects/VIVADO/SUCESSFUL PROJECTS/sine_wave_miscircuitos_variable_frequency3/sine_wave_miscircuitos_variable_frequency3.srcs/sources_1/new/sine_dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_dds
