Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 18 02:10:45 2021
| Host         : LAPTOP-S28JR86F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file IO_control_sets_placed.rpt
| Design       : IO
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             598 |          245 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |                         Enable Signal                         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  GCLK_IBUF_BUFG | n_0_137_BUFG                                                  |                  |                2 |              7 |         3.50 |
|  GCLK_IBUF_BUFG | sha256d/sha1/hash_step_counter/the_count[6]_i_1__0_n_2        |                  |                2 |              7 |         3.50 |
|  GCLK_IBUF_BUFG | sha256d/sha1/hash_step_counter/FSM_onehot_currentstate_reg[1] |                  |                2 |              7 |         3.50 |
|  GCLK_IBUF_BUFG | sha256d/sha2/hash_step_counter/the_count[6]_i_1_n_2           |                  |                1 |              7 |         7.00 |
|  GCLK_IBUF_BUFG |                                                               |                  |                8 |             22 |         2.75 |
|  sha2/T1__0     |                                                               |                  |               16 |             64 |         4.00 |
|  n_1_138_BUFG   |                                                               |                  |              116 |            256 |         2.21 |
|  n_0_137_BUFG   |                                                               |                  |              105 |            256 |         2.44 |
+-----------------+---------------------------------------------------------------+------------------+------------------+----------------+--------------+


