Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 19 15:53:51 2018
| Host         : LAPTOP-PQR7H391 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SYS_WRAPPER_timing_summary_routed.rpt -rpx SYS_WRAPPER_timing_summary_routed.rpx -warn_on_violation
| Design       : SYS_WRAPPER
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 140 register/latch pins with no clock driven by root clock pin: div/div_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: sg/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 706 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.020        0.000                      0                   65        0.322        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.020        0.000                      0                   65        0.322        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.138ns (21.066%)  route 4.264ns (78.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.096    10.482    sg/my_clk/tmp_clk
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    14.502    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.138ns (21.066%)  route 4.264ns (78.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.096    10.482    sg/my_clk/tmp_clk
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[30]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    14.502    sg/my_clk/div_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 1.138ns (21.066%)  route 4.264ns (78.934%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          1.096    10.482    sg/my_clk/tmp_clk
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.446    14.787    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[31]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y34         FDRE (Setup_fdre_C_R)       -0.524    14.502    sg/my_clk/div_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.138ns (21.620%)  route 4.126ns (78.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.958    10.344    sg/my_clk/tmp_clk
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[25]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    sg/my_clk/div_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.138ns (21.620%)  route 4.126ns (78.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.958    10.344    sg/my_clk/tmp_clk
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[26]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    sg/my_clk/div_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.138ns (21.620%)  route 4.126ns (78.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.958    10.344    sg/my_clk/tmp_clk
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[27]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    sg/my_clk/div_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 1.138ns (21.620%)  route 4.126ns (78.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.958    10.344    sg/my_clk/tmp_clk
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.445    14.786    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X54Y33         FDRE (Setup_fdre_C_R)       -0.524    14.501    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.501    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.157    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.247%)  route 3.977ns (77.753%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.809    10.196    sg/my_clk/tmp_clk
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[21]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    sg/my_clk/div_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.247%)  route 3.977ns (77.753%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.809    10.196    sg/my_clk/tmp_clk
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[22]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    sg/my_clk/div_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 1.138ns (22.247%)  route 3.977ns (77.753%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.559     5.080    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.518     5.598 f  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.676     6.274    sg/my_clk/div_cnt[16]
    SLICE_X55Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.398 f  sg/my_clk/div_cnt[0]_i_9/O
                         net (fo=1, routed)           0.401     6.800    sg/my_clk/div_cnt[0]_i_9_n_0
    SLICE_X55Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.924 f  sg/my_clk/div_cnt[0]_i_7/O
                         net (fo=1, routed)           0.405     7.329    sg/my_clk/div_cnt[0]_i_7_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.453 f  sg/my_clk/div_cnt[0]_i_3/O
                         net (fo=1, routed)           0.717     8.170    sg/my_clk/div_cnt[0]_i_3_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124     8.294 f  sg/my_clk/div_cnt[0]_i_2/O
                         net (fo=3, routed)           0.968     9.262    sg/my_clk/div_cnt[0]_i_2_n_0
    SLICE_X55Y28         LUT2 (Prop_lut2_I0_O)        0.124     9.386 r  sg/my_clk/div_cnt[31]_i_1/O
                         net (fo=31, routed)          0.809    10.196    sg/my_clk/tmp_clk
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.444    14.785    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[23]/C
                         clock pessimism              0.274    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X54Y32         FDRE (Setup_fdre_C_R)       -0.524    14.500    sg/my_clk/div_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.196    
  -------------------------------------------------------------------
                         slack                                  4.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[1]/Q
                         net (fo=2, routed)           0.177     1.781    sg/my_clk/div_cnt[1]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.896 r  sg/my_clk/div_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.896    sg/my_clk/div_cnt0_carry_n_7
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.558     1.441    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y30         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  sg/my_clk/div_cnt_reg[16]/Q
                         net (fo=2, routed)           0.184     1.789    sg/my_clk/div_cnt[16]
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.898 r  sg/my_clk/div_cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.898    sg/my_clk/div_cnt0_carry__2_n_4
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.827     1.954    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y30         FDRE                                         r  sg/my_clk/div_cnt_reg[16]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y30         FDRE (Hold_fdre_C_D)         0.134     1.575    sg/my_clk/div_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.560     1.443    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  sg/my_clk/div_cnt_reg[24]/Q
                         net (fo=2, routed)           0.184     1.791    sg/my_clk/div_cnt[24]
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.900 r  sg/my_clk/div_cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.900    sg/my_clk/div_cnt0_carry__4_n_4
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.829     1.956    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y32         FDRE                                         r  sg/my_clk/div_cnt_reg[24]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X54Y32         FDRE (Hold_fdre_C_D)         0.134     1.577    sg/my_clk/div_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.273ns (59.770%)  route 0.184ns (40.230%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.561     1.444    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y33         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  sg/my_clk/div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.184     1.792    sg/my_clk/div_cnt[28]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.901 r  sg/my_clk/div_cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.901    sg/my_clk/div_cnt0_carry__5_n_4
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.830     1.957    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  sg/my_clk/div_cnt_reg[28]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.134     1.578    sg/my_clk/div_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.559     1.442    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  sg/my_clk/div_cnt_reg[20]/Q
                         net (fo=2, routed)           0.185     1.791    sg/my_clk/div_cnt[20]
    SLICE_X54Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.900 r  sg/my_clk/div_cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.900    sg/my_clk/div_cnt0_carry__3_n_4
    SLICE_X54Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.828     1.955    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y31         FDRE                                         r  sg/my_clk/div_cnt_reg[20]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X54Y31         FDRE (Hold_fdre_C_D)         0.134     1.576    sg/my_clk/div_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[4]/Q
                         net (fo=2, routed)           0.185     1.788    sg/my_clk/div_cnt[4]
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.897 r  sg/my_clk/div_cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.897    sg/my_clk/div_cnt0_carry_n_4
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.824     1.951    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y27         FDRE                                         r  sg/my_clk/div_cnt_reg[4]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X54Y27         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.562     1.445    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  sg/my_clk/div_cnt_reg[29]/Q
                         net (fo=2, routed)           0.183     1.792    sg/my_clk/div_cnt[29]
    SLICE_X54Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  sg/my_clk/div_cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     1.907    sg/my_clk/div_cnt0_carry__6_n_7
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.831     1.958    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y34         FDRE                                         r  sg/my_clk/div_cnt_reg[29]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.134     1.579    sg/my_clk/div_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.557     1.440    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  sg/my_clk/div_cnt_reg[12]/Q
                         net (fo=2, routed)           0.210     1.814    sg/my_clk/div_cnt[12]
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.923 r  sg/my_clk/div_cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.923    sg/my_clk/div_cnt0_carry__1_n_4
    SLICE_X54Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.826     1.953    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y29         FDRE                                         r  sg/my_clk/div_cnt_reg[12]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.134     1.574    sg/my_clk/div_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.273ns (56.518%)  route 0.210ns (43.482%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[8]/Q
                         net (fo=2, routed)           0.210     1.813    sg/my_clk/div_cnt[8]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.922 r  sg/my_clk/div_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.922    sg/my_clk/div_cnt0_carry__0_n_4
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 sg/my_clk/div_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sg/my_clk/div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.279ns (57.314%)  route 0.208ns (42.686%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.556     1.439    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  sg/my_clk/div_cnt_reg[5]/Q
                         net (fo=2, routed)           0.208     1.811    sg/my_clk/div_cnt[5]
    SLICE_X54Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.926 r  sg/my_clk/div_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.926    sg/my_clk/div_cnt0_carry__0_n_7
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.825     1.952    sg/my_clk/CLK_IBUF_BUFG
    SLICE_X54Y28         FDRE                                         r  sg/my_clk/div_cnt_reg[5]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y28         FDRE (Hold_fdre_C_D)         0.134     1.573    sg/my_clk/div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   div/div_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y28   sg/my_clk/div_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29   sg/my_clk/div_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29   sg/my_clk/div_cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y29   sg/my_clk/div_cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   sg/my_clk/div_cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   sg/my_clk/div_cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   sg/my_clk/div_cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y30   sg/my_clk/div_cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   sg/my_clk/div_cnt_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   sg/my_clk/div_cnt_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y34   sg/my_clk/div_cnt_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   div/div_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y33   sg/my_clk/div_cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y33   sg/my_clk/div_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y33   sg/my_clk/div_cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y33   sg/my_clk/div_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y33   sg/my_clk/div_cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y28   sg/my_clk/div_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29   sg/my_clk/div_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29   sg/my_clk/div_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y29   sg/my_clk/div_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   sg/my_clk/div_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   sg/my_clk/div_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   sg/my_clk/div_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y30   sg/my_clk/div_cnt_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y27   sg/my_clk/div_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y32   sg/my_clk/div_cnt_reg[21]/C



