// Seed: 4265091188
module module_0 (
    input wand id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    output uwire id_6
    , id_15,
    input supply1 id_7,
    output supply0 id_8,
    input wand id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    input uwire id_13
);
  assign id_15 = 'b0;
  wire id_16;
  wire id_17;
  assign id_8 = 1 - id_11;
  wire id_18 = id_17;
endmodule
module module_1 (
    output supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    input tri1 id_10,
    input tri0 id_11,
    output uwire id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wire id_15,
    input wire id_16,
    input wand id_17,
    output tri1 id_18,
    output supply0 id_19,
    input wire id_20,
    output tri0 id_21,
    output tri1 id_22,
    input tri0 id_23,
    input wor id_24,
    input supply0 id_25,
    input wire id_26,
    output wor id_27,
    output supply0 id_28,
    output supply1 id_29
    , id_31
);
  assign id_22 = 1'b0;
  module_0(
      id_8, id_26, id_5, id_11, id_19, id_22, id_2, id_14, id_6, id_16, id_8, id_11, id_4, id_13
  );
endmodule
