==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.400 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.82 seconds; current allocated memory: 209.620 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_105_5' (basic_server/lzw_hw.cpp:105:27) in function 'lzw_fpga' completely with a factor of 13 (basic_server/lzw_hw.cpp:105:27)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_51_2'(basic_server/lzw_hw.cpp:51:22) has been inferred on port 'gmem0' (basic_server/lzw_hw.cpp:51:22)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 512 in loop 'anonymous'(basic_server/lzw_hw.cpp:97:5) has been inferred on port 'gmem1' (basic_server/lzw_hw.cpp:97:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.56 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.15 seconds; current allocated memory: 211.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.850 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.411 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'lzw_fpga' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 237.350 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (basic_server/lzw_hw.cpp:51:31) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.prefix' (basic_server/lzw_hw.cpp:39:23)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.byte' (basic_server/lzw_hw.cpp:40:28)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:72:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.prefix' (basic_server/lzw_hw.cpp:77:46)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary.byte' (basic_server/lzw_hw.cpp:78:44)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:91:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 234.231 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln60_1', basic_server/lzw_hw.cpp:60)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln60_1', basic_server/lzw_hw.cpp:60)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_57_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_4'.
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:112) and 'add' operation ('add_ln114', basic_server/lzw_hw.cpp:114).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:112) and 'add' operation ('add_ln114', basic_server/lzw_hw.cpp:114).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:112) and 'add' operation ('add_ln114', basic_server/lzw_hw.cpp:114).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:112) and 'add' operation ('add_ln114', basic_server/lzw_hw.cpp:114).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:109) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:109) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:109) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:109) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:109).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_99_4'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:109) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:109).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.400 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.35 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.74 seconds; current allocated memory: 209.621 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-241] Aggregating bram variable 'dictionary' with field byte alignment mode in 40-bits
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_109_5' (basic_server/lzw_hw.cpp:109:27) in function 'lzw_fpga' completely with a factor of 13 (basic_server/lzw_hw.cpp:109:27)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'lzw_fpga(unsigned char*, int, unsigned char*, int*)' (basic_server/lzw_hw.cpp:20:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i32.i32' into 'lzw_fpga(unsigned char*, int, unsigned char*, int*)' (basic_server/lzw_hw.cpp:20:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.unpack.bytes.i8.i8' into 'lzw_fpga(unsigned char*, int, unsigned char*, int*)' (basic_server/lzw_hw.cpp:20:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i32.i32' into 'lzw_fpga(unsigned char*, int, unsigned char*, int*)' (basic_server/lzw_hw.cpp:20:0)
INFO: [HLS 214-178] Inlining function '_llvm.fpga.pack.bytes.i8.i8' into 'lzw_fpga(unsigned char*, int, unsigned char*, int*)' (basic_server/lzw_hw.cpp:20:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_55_2'(basic_server/lzw_hw.cpp:55:22) has been inferred on port 'gmem0' (basic_server/lzw_hw.cpp:55:22)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 512 in loop 'anonymous'(basic_server/lzw_hw.cpp:101:5) has been inferred on port 'gmem1' (basic_server/lzw_hw.cpp:101:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.16 seconds; current allocated memory: 211.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.791 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.829 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.361 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'lzw_fpga' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 237.307 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_55_2' (basic_server/lzw_hw.cpp:55:31) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary' (basic_server/lzw_hw.cpp:43:28)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:76:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dictionary' (basic_server/lzw_hw.cpp:82:44)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:95:25)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 234.185 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln64_1', basic_server/lzw_hw.cpp:64)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'VITIS_LOOP_61_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_4'.
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:116) and 'add' operation ('add_ln118', basic_server/lzw_hw.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:116) and 'add' operation ('add_ln118', basic_server/lzw_hw.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:116) and 'add' operation ('add_ln118', basic_server/lzw_hw.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:116) and 'add' operation ('add_ln118', basic_server/lzw_hw.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:113) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:113).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:113) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:113).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:113) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:113).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_103_4'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read on port 'gmem1' (basic_server/lzw_hw.cpp:113) and bus request on port 'gmem1' (basic_server/lzw_hw.cpp:113).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.8 seconds; current allocated memory: 209.620 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_229_5' (basic_server/lzw_hw.cpp:229:27) in function 'lzw_fpga' completely with a factor of 13 (basic_server/lzw_hw.cpp:229:27)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.27 seconds; current allocated memory: 212.087 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.089 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.864 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.558 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 237.108 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_176_2' (basic_server/lzw_hw.cpp:176:32) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:160:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:197:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:202:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:203:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:215:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:233:44)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 232.614 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_158_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln185_1', basic_server/lzw_hw.cpp:185)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln185_1', basic_server/lzw_hw.cpp:185)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_182_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_223_4'.
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:236) and 'add' operation ('add_ln238', basic_server/lzw_hw.cpp:238).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:236) and 'add' operation ('add_ln238', basic_server/lzw_hw.cpp:238).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:236) and 'add' operation ('add_ln238', basic_server/lzw_hw.cpp:238).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('byte_pos', basic_server/lzw_hw.cpp:236) and 'add' operation ('add_ln238', basic_server/lzw_hw.cpp:238).
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'store' operation ('local_compressed_addr_11_write_ln233', basic_server/lzw_hw.cpp:233) of variable 'or_ln233_9', basic_server/lzw_hw.cpp:233 on array 'local_compressed', basic_server/lzw_hw.cpp:150 and 'load' operation ('local_compressed_load', basic_server/lzw_hw.cpp:233) on array 'local_compressed', basic_server/lzw_hw.cpp:150.
WARNING: [HLS 200-880] The II Violation in module 'lzw_fpga' (loop 'VITIS_LOOP_223_4'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'store' operation ('local_compressed_addr_13_write_ln233', basic_server/lzw_hw.cpp:233) of variable 'or_ln233_11', basic_server/lzw_hw.cpp:233 on array 'local_compressed', basic_server/lzw_hw.cpp:150 and 'load' operation ('local_compressed_load', basic_server/lzw_hw.cpp:233) on array 'local_compressed', basic_server/lzw_hw.cpp:150.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.42 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.8 seconds; current allocated memory: 209.573 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.09 seconds; current allocated memory: 211.709 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.984 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.009 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:253) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_276_4' (basic_server/lzw_hw.cpp:254) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 235.898 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_176_2' (basic_server/lzw_hw.cpp:176:32) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:253:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:160:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:161:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:197:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:202:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:203:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:215:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:286:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:294:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 230.183 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_158_1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_182_3'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln185_1', basic_server/lzw_hw.cpp:185)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln185_1', basic_server/lzw_hw.cpp:185)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_182_3'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:297) [277]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:297) [278]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 231.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 233.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.86 seconds; current allocated memory: 209.558 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.97 seconds; current allocated memory: 211.710 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.967 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.990 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_279_1' (basic_server/lzw_hw.cpp:257) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 235.896 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:178:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:161:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:162:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:200:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:205:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:206:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:218:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:289:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:297:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 230.186 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:300) [277]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:300) [278]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 231.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 233.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.79 seconds; current allocated memory: 209.558 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.34 seconds. Elapsed time: 3.93 seconds; current allocated memory: 211.710 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.968 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.991 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_279_1' (basic_server/lzw_hw.cpp:257) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 235.893 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:178:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:161:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:162:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:200:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:205:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:206:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:218:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:289:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:297:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 230.183 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:300) [277]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:300) [278]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 233.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.400 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.81 seconds; current allocated memory: 209.559 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.97 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.712 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.991 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.009 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_279_1' (basic_server/lzw_hw.cpp:257) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 235.904 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:178:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:256:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:161:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:162:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:200:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:205:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:206:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:218:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:289:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:297:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 230.172 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln188_1', basic_server/lzw_hw.cpp:188)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:300) [271]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:300) [272]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.91 seconds; current allocated memory: 233.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.87 seconds; current allocated memory: 209.558 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.27 seconds. Elapsed time: 4 seconds; current allocated memory: 211.709 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.711 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.998 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.011 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:67) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_125_1' (basic_server/lzw_hw.cpp:103) in function 'lzw_fpga' completely: variable loop bound.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 235.911 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:82:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:87:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:88:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:100:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:135:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:143:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 230.176 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:146) [271]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:146) [272]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 231.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.399 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.77 seconds; current allocated memory: 209.558 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.34 seconds. Elapsed time: 4.01 seconds; current allocated memory: 211.709 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.710 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.000 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.012 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:103) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:68) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_126_1' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' completely: variable loop bound.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'dict_prefix' (basic_server/lzw_hw.cpp:33) in dimension 1: conflict with resource constraint assignment.
WARNING: [HLS 200-915] Ignore complete array partition directive on 'dict_byte' (basic_server/lzw_hw.cpp:34) in dimension 1: conflict with resource constraint assignment.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 235.909 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:103:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:44:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:83:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:88:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:89:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:101:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:136:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:144:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 230.177 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:147) [271]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:147) [272]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 231.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.78 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.01 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.022 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.057 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:103) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:68) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_126_1' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 235.949 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:103:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:43:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:44:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:83:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:88:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:89:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:101:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:136:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:144:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 230.282 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:147) [271]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:147) [272]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 231.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_prefix' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'dict_byte' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.28 seconds. Elapsed time: 1.86 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.96 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.054 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 32.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 237.604 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 236.235 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [844]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [845]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 239.517 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.429 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.74 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.12 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 214.028 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.051 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 238.784 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 242.244 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [1420]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [1421]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 247.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': basic_server/lzw_hw.cpp:36:50
WARNING: [HLS 207-5527] unexpected pragma parameter 'type': basic_server/lzw_hw.cpp:37:48
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.83 seconds; current allocated memory: 209.623 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.01 seconds; current allocated memory: 211.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.069 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.084 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 235.984 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 230.303 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln69_1', basic_server/lzw_hw.cpp:69)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [269]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [270]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 231.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.43 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.86 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.29 seconds. Elapsed time: 4 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 214.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.046 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:108) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_131_1' (basic_server/lzw_hw.cpp:109) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 238.841 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:108:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:85:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:103:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:141:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:149:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:90:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:91:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 242.210 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:152) [1417]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:152) [1418]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 247.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.81 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.05 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.035 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.049 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:110) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_133_1' (basic_server/lzw_hw.cpp:111) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 238.853 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:110:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:105:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:143:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:151:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:92:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:93:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 242.224 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:154) [1417]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:154) [1418]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 247.411 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.41 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.8 seconds; current allocated memory: 209.619 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.08 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.044 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:110) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_133_1' (basic_server/lzw_hw.cpp:111) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 238.845 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:110:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:87:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:105:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:143:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:151:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:92:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:93:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 242.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:154) [1417]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:154) [1418]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 247.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
WARNING: [HLS 207-5336] Only for/while/do support the pipeline  pragma: basic_server/lzw_hw.cpp:59:9
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.75 seconds; current allocated memory: 209.622 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.03 seconds; current allocated memory: 211.793 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.794 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.084 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.096 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_60_1' (basic_server/lzw_hw.cpp:60) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:66) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:107) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:66) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_130_2' (basic_server/lzw_hw.cpp:108) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:66:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 238.867 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_60_1' (basic_server/lzw_hw.cpp:60:28) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:107:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:84:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:102:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:140:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:148:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:89:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:90:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 242.248 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_60_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:151) [1417]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:151) [1418]  (4.87 ns)
	blocking operation 1.1 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.43 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.8 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.42 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.04 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.034 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.044 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:106) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_129_1' (basic_server/lzw_hw.cpp:107) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 238.838 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:106:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:83:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:101:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:139:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:147:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:88:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:89:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 242.213 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:150) [1417]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:150) [1418]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 247.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.37 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.79 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.01 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.041 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 238.799 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 242.197 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [1416]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [1417]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 247.374 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.43 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.87 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.47 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.03 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 214.028 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.038 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 238.790 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 242.182 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [1415]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [1416]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 247.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.39 seconds. CPU system time: 0.29 seconds. Elapsed time: 1.82 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.07 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.030 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.040 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_128_1' (basic_server/lzw_hw.cpp:106) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 238.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:105:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:82:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:100:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:138:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:146:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:87:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:88:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 242.190 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:149) [1415]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:149) [1416]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 247.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.45 seconds. CPU system time: 0.26 seconds. Elapsed time: 1.84 seconds; current allocated memory: 209.617 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.28 seconds. Elapsed time: 4 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.033 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.042 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 64.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 238.790 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 242.196 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [1416]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [1417]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 247.370 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.27 seconds. Elapsed time: 1.85 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.13 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.032 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.039 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 236.424 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 231.620 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [408]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [409]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 233.425 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.46 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.78 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.03 seconds; current allocated memory: 211.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 214.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 214.037 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:65) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_127_1' (basic_server/lzw_hw.cpp:105) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:65:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 235.976 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:59:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:104:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:43:22)
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:81:33)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:145:38)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 230.231 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:148) [264]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:148) [265]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 231.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.43 seconds. CPU system time: 0.3 seconds. Elapsed time: 1.91 seconds; current allocated memory: 209.618 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.1 seconds; current allocated memory: 211.743 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.744 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.033 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 214.040 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_125_1' (basic_server/lzw_hw.cpp:103) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 236.425 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:79:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:97:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:135:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:143:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:85:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 231.620 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:146) [408]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:146) [409]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 233.423 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.428 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.22 seconds. Elapsed time: 1.7 seconds; current allocated memory: 208.757 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.13 seconds; current allocated memory: 211.607 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.608 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 213.894 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.919 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57) in function 'lzw_fpga' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102) in function 'lzw_fpga' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'code_packing_inner_loop' (basic_server/lzw_hw.cpp:103) in function 'lzw_fpga' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 236.289 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'code_packing_loop' (basic_server/lzw_hw.cpp:102:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:79:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:97:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:136:42)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:144:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:84:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:85:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 231.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'code_packing_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
WARNING: [HLS 200-871] Estimated clock period (5.9626ns) exceeds the target (target clock period: 6.667ns, clock uncertainty: 1.80009ns, effective delay budget: 4.86691ns).
WARNING: [HLS 200-1016] The critical path in module 'lzw_fpga' consists of the following:	'getelementptr' operation ('gmem_addr_1', basic_server/lzw_hw.cpp:147) [407]  (0 ns)
	bus request on port 'gmem' (basic_server/lzw_hw.cpp:147) [408]  (4.87 ns)
	blocking operation 1.1 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 233.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.32 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.73 seconds; current allocated memory: 208.757 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.51 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.15 seconds; current allocated memory: 211.655 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.960 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 236.327 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:80:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:98:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:126:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:130:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:140:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:152:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:85:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:86:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 231.524 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 233.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 235.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.62 seconds; current allocated memory: 208.757 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.19 seconds; current allocated memory: 211.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.657 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.937 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.958 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 236.325 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:80:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:98:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:126:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:130:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:140:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:152:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:85:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:86:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 231.527 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 233.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 235.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 208.427 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.29 seconds. CPU system time: 0.24 seconds. Elapsed time: 1.64 seconds; current allocated memory: 208.757 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.05 seconds; current allocated memory: 211.655 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 211.657 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.939 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.960 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57) in function 'lzw_fpga' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) because its parent loop or function is pipelined.
WARNING: [HLS 200-936] Cannot unroll loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63) in function 'lzw_fpga': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 236.330 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:80:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:98:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:126:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:130:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:140:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:152:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:85:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:86:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 231.525 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'main_lzw_loop': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 233.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 235.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.391 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.3 seconds. CPU system time: 0.18 seconds. Elapsed time: 1.6 seconds; current allocated memory: 208.702 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.26 seconds; current allocated memory: 211.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.649 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 213.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 213.960 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8192 for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:17) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 236.363 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:57:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:80:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:98:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:122:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:126:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:136:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:148:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:85:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:86:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 231.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 233.459 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.97 seconds; current allocated memory: 235.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 208.391 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.25 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.56 seconds; current allocated memory: 208.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.04 seconds; current allocated memory: 211.649 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.650 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 213.994 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.974 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8192 for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:68:18) in function 'lzw_fpga'.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:68:18) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 236.396 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:88:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:106:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:130:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:134:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:144:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:156:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:93:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:94:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 231.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 233.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 236.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_array_partition -auto_partition_threshold=0
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-i 
INFO: [HLS 200-1510] Running: create_clock -period 6.6667 -name default 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_array_partition -auto_partition_threshold 0 
INFO: [XFORM 203-102] Size-based automatic array partition disabled.
INFO: [HLS 200-1510] Running: set_directive_top -name lzw_fpga lzw_fpga 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 208.392 MB.
INFO: [HLS 200-10] Analyzing design file 'basic_server/lzw_hw.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.27 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.57 seconds; current allocated memory: 208.704 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem0'
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'anonymous'() has been inferred on port 'gmem1'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.04 seconds; current allocated memory: 211.650 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.651 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.976 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'lzw_fpga' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7' in function 'lzw_fpga' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 8192 for loop 'dict_search_loop' (basic_server/lzw_hw.cpp:63:18) in function 'lzw_fpga'.
INFO: [XFORM 203-101] Partitioning array 'dict_prefix' (basic_server/lzw_hw.cpp:32) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-101] Partitioning array 'dict_byte' (basic_server/lzw_hw.cpp:33) in dimension 1 with a cyclic factor 32.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (basic_server/lzw_hw.cpp:63:18) in function 'lzw_fpga'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 237.578 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'main_lzw_loop' (basic_server/lzw_hw.cpp:60:14) in function 'lzw_fpga' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'local_chunk' 
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:82:33)
INFO: [HLS 200-472] Inferring partial write operation for 'codes' (basic_server/lzw_hw.cpp:99:25)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' 
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:123:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:127:44)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:137:40)
INFO: [HLS 200-472] Inferring partial write operation for 'local_compressed' (basic_server/lzw_hw.cpp:149:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:86:40)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:87:38)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_prefix[0]' (basic_server/lzw_hw.cpp:40:17)
INFO: [HLS 200-472] Inferring partial write operation for 'dict_byte[0]' (basic_server/lzw_hw.cpp:41:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 236.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lzw_fpga' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_setup_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_setup_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'dict_search_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'dict_search_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 4'
INFO: [SCHED 204-61] Pipelining loop 'code_packing_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'code_packing_loop'
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'Loop 6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 239.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'codes' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 244.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzw_fpga' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lzw_fpga/gmem1' to 'm_axi'.
