// Seed: 2703064512
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  parameter id_7 = -1;
  assign module_1.type_15 = 0;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    output tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  wire id_4;
  supply1 id_5;
  id_6(
      .id_0(1), .id_1(1), .id_2(id_3)
  );
  wire id_7;
  tri1 id_8;
  wire id_9 = id_3;
  assign id_5 = -1;
  id_10(
      .id_0(id_5.id_1), .id_1(id_8 ? id_8 : -1'b0), .id_2(-1), .id_3(1), .id_4(-1), .id_5(1)
  );
endmodule
