=====
SETUP
-3.932
7.716
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n784_s12
3.358
4.457
spi_master_inst/n787_s16
4.468
5.567
spi_master_inst/n787_s13
5.573
6.198
spi_master_inst/n787_s12
6.617
7.716
spi_master_inst/state_3_s0
7.716
=====
SETUP
-3.763
7.547
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n790_s20
3.887
4.986
spi_master_inst/n780_s12
5.817
6.916
spi_master_inst/n780_s11
6.921
7.547
spi_master_inst/bit_cnt_2_s2
7.547
=====
SETUP
-3.513
7.297
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n784_s12
3.358
4.457
spi_master_inst/n782_s13
5.438
6.470
spi_master_inst/n782_s11
6.475
7.297
spi_master_inst/bit_cnt_1_s2
7.297
=====
SETUP
-3.067
6.851
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n786_s15
3.887
4.986
spi_master_inst/n786_s14
4.991
6.023
spi_master_inst/n786_s12
6.029
6.851
spi_master_inst/state_4_s0
6.851
=====
SETUP
-2.610
6.394
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n784_s12
3.358
4.457
spi_master_inst/n784_s11
5.768
6.394
spi_master_inst/bit_cnt_0_s2
6.394
=====
SETUP
-2.610
6.394
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n788_s17
3.363
4.462
spi_master_inst/n788_s13
4.468
5.567
spi_master_inst/n788_s12
5.572
6.394
spi_master_inst/state_2_s0
6.394
=====
SETUP
-2.609
15.978
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n480_s1
13.654
14.456
ethercat_sm_inst/ec_state_s0
15.978
=====
SETUP
-2.528
15.897
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_30_s0
15.897
=====
SETUP
-2.528
15.897
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_31_s0
15.897
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_18_s0
15.862
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_19_s0
15.862
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_20_s0
15.862
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_21_s0
15.862
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_22_s0
15.862
=====
SETUP
-2.493
15.862
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_23_s0
15.862
=====
SETUP
-2.476
6.260
3.784
ethercat_sm_inst/spi_launch_sig_s0
1.442
1.900
spi_master_inst/n789_s15
3.363
4.395
spi_master_inst/n789_s13
4.401
5.433
spi_master_inst/n789_s12
5.438
6.260
spi_master_inst/state_1_s0
6.260
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_24_s0
15.829
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_25_s0
15.829
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_26_s0
15.829
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_27_s0
15.829
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_28_s0
15.829
=====
SETUP
-2.460
15.829
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_29_s0
15.829
=====
SETUP
-2.412
15.781
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_12_s0
15.781
=====
SETUP
-2.412
15.781
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_13_s0
15.781
=====
SETUP
-2.412
15.781
13.369
spi_master_inst/spi_ready_sig_s3
12.214
12.673
ethercat_sm_inst/n43_s1
13.659
14.685
ethercat_sm_inst/counter_14_s0
15.781
=====
HOLD
-0.669
0.374
1.044
spi_master_inst/n83_s3
0.002
0.374
spi_master_inst/sclk_sig_s2
0.374
=====
HOLD
0.577
1.603
1.026
ethercat_sm_inst/ec_state_s0
1.014
1.347
ethercat_sm_inst/spi_launch_sig_s0
1.603
=====
HOLD
0.708
1.721
1.014
ethercat_sm_inst/counter_0_s1
1.014
1.347
ethercat_sm_inst/n39_s3
1.349
1.721
ethercat_sm_inst/counter_0_s1
1.721
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_1_s0
1.014
1.347
spi_master_inst/n55_s2
1.350
1.722
spi_master_inst/counter_1_s0
1.722
=====
HOLD
0.709
1.722
1.014
spi_master_inst/counter_5_s0
1.014
1.347
spi_master_inst/n51_s2
1.350
1.722
spi_master_inst/counter_5_s0
1.722
=====
HOLD
0.710
12.289
11.579
spi_master_inst/bit_cnt_5_s2
11.579
11.912
spi_master_inst/n776_s12
11.917
12.289
spi_master_inst/bit_cnt_5_s2
12.289
=====
HOLD
0.710
12.289
11.579
spi_master_inst/state_1_s0
11.579
11.912
spi_master_inst/n789_s12
11.917
12.289
spi_master_inst/state_1_s0
12.289
=====
HOLD
0.712
12.291
11.579
spi_master_inst/state_5_s1
11.579
11.912
spi_master_inst/n785_s12
11.919
12.291
spi_master_inst/state_5_s1
12.291
=====
HOLD
0.712
12.291
11.579
spi_master_inst/state_4_s0
11.579
11.912
spi_master_inst/n786_s12
11.919
12.291
spi_master_inst/state_4_s0
12.291
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_2_s0
11.579
11.912
spi_master_inst/n723_s
11.914
12.308
spi_master_inst/stop_counter_2_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_6_s0
11.579
11.912
spi_master_inst/n719_s
11.914
12.308
spi_master_inst/stop_counter_6_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_8_s0
11.579
11.912
spi_master_inst/n717_s
11.914
12.308
spi_master_inst/stop_counter_8_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_12_s0
11.579
11.912
spi_master_inst/n713_s
11.914
12.308
spi_master_inst/stop_counter_12_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_14_s0
11.579
11.912
spi_master_inst/n711_s
11.914
12.308
spi_master_inst/stop_counter_14_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_18_s0
11.579
11.912
spi_master_inst/n707_s
11.914
12.308
spi_master_inst/stop_counter_18_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_20_s0
11.579
11.912
spi_master_inst/n705_s
11.914
12.308
spi_master_inst/stop_counter_20_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_24_s0
11.579
11.912
spi_master_inst/n701_s
11.914
12.308
spi_master_inst/stop_counter_24_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_26_s0
11.579
11.912
spi_master_inst/n699_s
11.914
12.308
spi_master_inst/stop_counter_26_s0
12.308
=====
HOLD
0.730
12.308
11.579
spi_master_inst/stop_counter_30_s0
11.579
11.912
spi_master_inst/n695_s
11.914
12.308
spi_master_inst/stop_counter_30_s0
12.308
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_2_s0
1.014
1.347
ethercat_sm_inst/n37_s
1.349
1.743
ethercat_sm_inst/counter_2_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_6_s0
1.014
1.347
ethercat_sm_inst/n33_s
1.349
1.743
ethercat_sm_inst/counter_6_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_8_s0
1.014
1.347
ethercat_sm_inst/n31_s
1.349
1.743
ethercat_sm_inst/counter_8_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_12_s0
1.014
1.347
ethercat_sm_inst/n27_s
1.349
1.743
ethercat_sm_inst/counter_12_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_14_s0
1.014
1.347
ethercat_sm_inst/n25_s
1.349
1.743
ethercat_sm_inst/counter_14_s0
1.743
=====
HOLD
0.730
1.743
1.014
ethercat_sm_inst/counter_18_s0
1.014
1.347
ethercat_sm_inst/n21_s
1.349
1.743
ethercat_sm_inst/counter_18_s0
1.743
