xpm_memory.sv,systemverilog,xpm,../../../../../../2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../2023.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
ps2_new.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/762d/src/ps2_new.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
custom_ps2_interface.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/762d/src/custom_ps2_interface.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_PS2_Slave_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_PS2_Slave_0_0/sim/design_1_PS2_Slave_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
timer.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4038/src/timer.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
timerSlave.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/4038/src/timerSlave.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_timerSlave_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_timerSlave_0_0/sim/design_1_timerSlave_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_6,../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ip/design_1_DataMemory_0_0/src/VeSPA_RAM/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
VeSPA_RAM.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DataMemory_0_0/src/VeSPA_RAM/sim/VeSPA_RAM.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
SlaveInterface.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/bf0f/src/SlaveInterface.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_DataMemory_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_DataMemory_0_0/sim/design_1_DataMemory_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
UartBaudRate.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8a87/src/UartBaudRate.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
UartRx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8a87/src/UartRx.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
UartTx.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8a87/src/UartTx.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
Uart.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/8a87/src/Uart.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_UartSlave_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_UartSlave_0_0/sim/design_1_UartSlave_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
CustomInterconnect.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/d5a3/src/CustomInterconnect.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_CustomInterconnect_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_CustomInterconnect_0_0/sim/design_1_CustomInterconnect_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
interruptController.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f98f/src/interruptController.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
interruptController_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/f98f/src/interruptController_wrapper.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_interruptControllerS_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_interruptControllerS_0_0/sim/design_1_interruptControllerS_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
gpio.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1af0/src/gpio.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
Gpio_Slave.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1af0/src/Gpio_Slave.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_GPIO_Slave_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_GPIO_Slave_0_0/sim/design_1_GPIO_Slave_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
CodeMemory.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_CPU_0_0/src/CodeMemory/sim/CodeMemory.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
ALU.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/ALU.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
ControlUnit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/ControlUnit.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
DecodeExecuteReg.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/DecodeExecuteReg.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
ExecuteMemoryReg.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/ExecuteMemoryReg.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
FetchDecodeReg.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/FetchDecodeReg.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
HazardUnit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/HazardUnit.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
InstructionDecode.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/InstructionDecode.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
InstructionExecute.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/InstructionExecute.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
InstructionFetch.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/InstructionFetch.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
InstructionMemory.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/InstructionMemory.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
InstructionWriteBack.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/InstructionWriteBack.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
MemoryWriteBackReg.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/MemoryWriteBackReg.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
RegisterFile.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/RegisterFile.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
check_branchcond.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/check_branchcond.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
control_hazards.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/control_hazards.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
forwarding_unit.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/forwarding_unit.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
CPU.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/c5c1/src/CPU.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1_CPU_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_CPU_0_0/sim/design_1_CPU_0_0.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../bd/design_1/ipshared/c5c1/src"incdir="../../../../VeSPA_Pipeline.gen/sources_1/bd/design_1/ipshared/c5c1/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
