// Generated by CIRCT firtool-1.76.0
module ChaosCore(	// src/main/scala/Core/ChaosCore.scala:39:7
  input         clock,	// src/main/scala/Core/ChaosCore.scala:39:7
                reset,	// src/main/scala/Core/ChaosCore.scala:39:7
  output        io_commit_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [31:0] io_commit_bits_fetch_PC,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_commit_bits_T_NT,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [5:0]  io_commit_bits_ROB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [2:0]  io_commit_bits_br_type,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [1:0]  io_commit_bits_fetch_packet_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_commit_bits_is_misprediction,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [31:0] io_commit_bits_expected_PC,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [15:0] io_commit_bits_GHR,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [6:0]  io_commit_bits_TOS,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_NEXT,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [3:0]  io_commit_bits_RAT_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [7:0]  io_commit_bits_free_list_front_pointer,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [6:0]  io_commit_bits_RD_0,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_1,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_2,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_3,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_commit_bits_RD_valid_0,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_valid_1,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_valid_2,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_commit_bits_RD_valid_3,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_flush,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_revert_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [31:0] io_revert_bits_PC,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_frontend_memory_response_ready,	// src/main/scala/Core/ChaosCore.scala:43:16
  input         io_frontend_memory_response_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_frontend_memory_response_bits_fetch_PC,	// src/main/scala/Core/ChaosCore.scala:43:16
  input         io_frontend_memory_response_bits_valid_bits_0,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_frontend_memory_response_bits_valid_bits_1,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_frontend_memory_response_bits_valid_bits_2,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_frontend_memory_response_bits_valid_bits_3,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_frontend_memory_response_bits_instructions_0_instruction,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [3:0]  io_frontend_memory_response_bits_instructions_0_packet_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [5:0]  io_frontend_memory_response_bits_instructions_0_ROB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_frontend_memory_response_bits_instructions_1_instruction,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [3:0]  io_frontend_memory_response_bits_instructions_1_packet_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [5:0]  io_frontend_memory_response_bits_instructions_1_ROB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_frontend_memory_response_bits_instructions_2_instruction,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [3:0]  io_frontend_memory_response_bits_instructions_2_packet_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [5:0]  io_frontend_memory_response_bits_instructions_2_ROB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_frontend_memory_response_bits_instructions_3_instruction,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [3:0]  io_frontend_memory_response_bits_instructions_3_packet_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [5:0]  io_frontend_memory_response_bits_instructions_3_ROB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input         io_frontend_memory_request_ready,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_frontend_memory_request_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [31:0] io_frontend_memory_request_bits_addr,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_frontend_memory_request_bits_wr_data,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_frontend_memory_request_bits_wr_en,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_backend_memory_response_ready,	// src/main/scala/Core/ChaosCore.scala:43:16
  input         io_backend_memory_response_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [31:0] io_backend_memory_response_bits_addr,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_backend_memory_response_bits_data,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [1:0]  io_backend_memory_response_bits_memory_type,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_backend_memory_response_bits_access_width,	// src/main/scala/Core/ChaosCore.scala:43:16
  input  [3:0]  io_backend_memory_response_bits_MOB_index,	// src/main/scala/Core/ChaosCore.scala:43:16
  input         io_backend_memory_request_ready,	// src/main/scala/Core/ChaosCore.scala:43:16
  output        io_backend_memory_request_valid,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [31:0] io_backend_memory_request_bits_addr,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_backend_memory_request_bits_data,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [1:0]  io_backend_memory_request_bits_memory_type,	// src/main/scala/Core/ChaosCore.scala:43:16
                io_backend_memory_request_bits_access_width,	// src/main/scala/Core/ChaosCore.scala:43:16
  output [3:0]  io_backend_memory_request_bits_MOB_index	// src/main/scala/Core/ChaosCore.scala:43:16
);

  wire        _BRU_io_commit_valid;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [31:0] _BRU_io_commit_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_T_NT;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [5:0]  _BRU_io_commit_bits_ROB_index;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [2:0]  _BRU_io_commit_bits_br_type;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [1:0]  _BRU_io_commit_bits_fetch_packet_index;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_is_misprediction;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [31:0] _BRU_io_commit_bits_expected_PC;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [15:0] _BRU_io_commit_bits_GHR;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_TOS;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_NEXT;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [3:0]  _BRU_io_commit_bits_RAT_index;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [7:0]  _BRU_io_commit_bits_free_list_front_pointer;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_RD_0;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_RD_1;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_RD_2;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire [6:0]  _BRU_io_commit_bits_RD_3;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_RD_valid_0;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_RD_valid_1;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_RD_valid_2;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _BRU_io_commit_bits_RD_valid_3;	// src/main/scala/Core/ChaosCore.scala:82:29
  wire        _ROB_io_ROB_packet_ready;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_row_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [31:0] _ROB_io_ROB_output_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [3:0]  _ROB_io_ROB_output_RAT_index;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [5:0]  _ROB_io_ROB_output_ROB_index;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [7:0]  _ROB_io_ROB_output_free_list_front_pointer;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_0_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [1:0]  _ROB_io_ROB_output_ROB_entries_0_memory_type;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_0_RD;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_0_RD_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_1_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [1:0]  _ROB_io_ROB_output_ROB_entries_1_memory_type;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_1_RD;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_1_RD_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_2_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [1:0]  _ROB_io_ROB_output_ROB_entries_2_memory_type;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_2_RD;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_2_RD_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_3_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [1:0]  _ROB_io_ROB_output_ROB_entries_3_memory_type;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [6:0]  _ROB_io_ROB_output_ROB_entries_3_RD;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_ROB_entries_3_RD_valid;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_complete_0;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_complete_1;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_complete_2;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _ROB_io_ROB_output_complete_3;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [5:0]  _ROB_io_ROB_index;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire [31:0] _ROB_io_PC_file_exec_data;	// src/main/scala/Core/ChaosCore.scala:81:29
  wire        _FTQ_io_predictions_ready;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire        _FTQ_io_FTQ_valid;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [31:0] _FTQ_io_FTQ_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [31:0] _FTQ_io_FTQ_predicted_PC;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire        _FTQ_io_FTQ_T_NT;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [2:0]  _FTQ_io_FTQ_br_type;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [15:0] _FTQ_io_FTQ_GHR;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [6:0]  _FTQ_io_FTQ_NEXT;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [6:0]  _FTQ_io_FTQ_TOS;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [1:0]  _FTQ_io_FTQ_dominant_index;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [31:0] _FTQ_io_FTQ_resolved_PC;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [3:0]  _FTQ_io_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:80:29
  wire [5:0]  _backend_io_PC_file_exec_addr;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_MEMRS_ready_0;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_MEMRS_ready_1;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_MEMRS_ready_2;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_MEMRS_ready_3;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_INTRS_ready_0;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_INTRS_ready_1;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_INTRS_ready_2;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_INTRS_ready_3;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_0_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [6:0]  _backend_io_FU_outputs_0_bits_RD;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_0_bits_RD_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_0_bits_RD_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_0_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_0_bits_branch_taken;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_0_bits_target_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_0_bits_branch_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_0_bits_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_0_bits_memory_type;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_0_bits_access_width;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_0_bits_unsigned;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_0_bits_wr_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_0_bits_MOB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [5:0]  _backend_io_FU_outputs_0_bits_ROB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_0_bits_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_0_bits_fetch_packet_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_1_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [6:0]  _backend_io_FU_outputs_1_bits_RD;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_1_bits_RD_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_1_bits_RD_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_1_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_1_bits_branch_taken;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_1_bits_target_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_1_bits_branch_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_1_bits_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_1_bits_memory_type;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_1_bits_access_width;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_1_bits_unsigned;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_1_bits_wr_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_1_bits_MOB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [5:0]  _backend_io_FU_outputs_1_bits_ROB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_1_bits_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_1_bits_fetch_packet_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_2_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [6:0]  _backend_io_FU_outputs_2_bits_RD;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_2_bits_RD_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_2_bits_RD_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_2_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_2_bits_branch_taken;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_2_bits_target_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_2_bits_branch_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_2_bits_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_2_bits_memory_type;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_2_bits_access_width;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_2_bits_unsigned;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_2_bits_wr_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_2_bits_MOB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [5:0]  _backend_io_FU_outputs_2_bits_ROB_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [3:0]  _backend_io_FU_outputs_2_bits_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_2_bits_fetch_packet_index;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_3_valid;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [6:0]  _backend_io_FU_outputs_3_bits_RD;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_3_bits_address;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_3_bits_memory_type;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [1:0]  _backend_io_FU_outputs_3_bits_access_width;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _backend_io_FU_outputs_3_bits_unsigned;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire [31:0] _backend_io_FU_outputs_3_bits_wr_data;	// src/main/scala/Core/ChaosCore.scala:77:29
  wire        _frontend_io_predictions_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_predictions_bits_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [31:0] _frontend_io_predictions_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [31:0] _frontend_io_predictions_bits_predicted_PC;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_predictions_bits_T_NT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [2:0]  _frontend_io_predictions_bits_br_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [15:0] _frontend_io_predictions_bits_GHR;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_predictions_bits_NEXT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_predictions_bits_TOS;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]  _frontend_io_predictions_bits_dominant_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [31:0] _frontend_io_predictions_bits_resolved_PC;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [31:0] _frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [6:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [20:0] _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [2:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [5:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [4:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]  _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [1:0]
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [3:0]  _frontend_io_renamed_decoded_fetch_packet_bits_RAT_index;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire [7:0]  _frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer;	// src/main/scala/Core/ChaosCore.scala:76:29
  wire        flush = _BRU_io_commit_valid & _BRU_io_commit_bits_is_misprediction;	// src/main/scala/Core/ChaosCore.scala:82:29, :163:34
  wire        needs_INTRS_0 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29, :186:36, :190:{105,123}
  wire        needs_MEMRS_0 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0;	// src/main/scala/Core/ChaosCore.scala:76:29, :187:36, :191:{105,123}
  wire        needs_INTRS_1 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29, :186:36, :190:{105,123}
  wire        needs_MEMRS_1 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1;	// src/main/scala/Core/ChaosCore.scala:76:29, :187:36, :191:{105,123}
  wire        needs_INTRS_2 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29, :186:36, :190:{105,123}
  wire        needs_MEMRS_2 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2;	// src/main/scala/Core/ChaosCore.scala:76:29, :187:36, :191:{105,123}
  wire        needs_INTRS_3 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h0
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29, :186:36, :190:{105,123}
  wire        needs_MEMRS_3 =
    _frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type == 2'h1
    & _frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3;	// src/main/scala/Core/ChaosCore.scala:76:29, :187:36, :191:{105,123}
  wire        all_INT_RS_accepted =
    {1'h0, {1'h0, _backend_io_INTRS_ready_0} + {1'h0, _backend_io_INTRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_INTRS_ready_2}
         + {1'h0,
            _backend_io_INTRS_ready_3}} >= {1'h0,
                                            {1'h0, needs_INTRS_0} + {1'h0, needs_INTRS_1}}
    + {1'h0, {1'h0, needs_INTRS_2} + {1'h0, needs_INTRS_3}};	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29, :186:36, :194:35, :205:{36,61,72}
  wire        all_MEM_RS_accepted =
    {1'h0, {1'h0, _backend_io_MEMRS_ready_0} + {1'h0, _backend_io_MEMRS_ready_1}}
    + {1'h0,
       {1'h0, _backend_io_MEMRS_ready_2}
         + {1'h0,
            _backend_io_MEMRS_ready_3}} >= {1'h0,
                                            {1'h0, needs_MEMRS_0} + {1'h0, needs_MEMRS_1}}
    + {1'h0, {1'h0, needs_MEMRS_2} + {1'h0, needs_MEMRS_3}};	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29, :187:36, :195:35, :206:{36,61,72}
  frontend frontend (	// src/main/scala/Core/ChaosCore.scala:76:29
    .clock
      (clock),
    .reset
      (reset),
    .io_flush
      (flush),	// src/main/scala/Core/ChaosCore.scala:163:34
    .io_memory_request_ready
      (io_frontend_memory_request_ready),
    .io_memory_request_valid
      (io_frontend_memory_request_valid),
    .io_memory_request_bits_addr
      (io_frontend_memory_request_bits_addr),
    .io_memory_request_bits_wr_data
      (io_frontend_memory_request_bits_wr_data),
    .io_memory_request_bits_wr_en
      (io_frontend_memory_request_bits_wr_en),
    .io_memory_response_ready
      (io_frontend_memory_response_ready),
    .io_memory_response_valid
      (io_frontend_memory_response_valid),
    .io_memory_response_bits_fetch_PC
      (io_frontend_memory_response_bits_fetch_PC),
    .io_memory_response_bits_valid_bits_0
      (io_frontend_memory_response_bits_valid_bits_0),
    .io_memory_response_bits_valid_bits_1
      (io_frontend_memory_response_bits_valid_bits_1),
    .io_memory_response_bits_valid_bits_2
      (io_frontend_memory_response_bits_valid_bits_2),
    .io_memory_response_bits_valid_bits_3
      (io_frontend_memory_response_bits_valid_bits_3),
    .io_memory_response_bits_instructions_0_instruction
      (io_frontend_memory_response_bits_instructions_0_instruction),
    .io_memory_response_bits_instructions_0_packet_index
      (io_frontend_memory_response_bits_instructions_0_packet_index),
    .io_memory_response_bits_instructions_0_ROB_index
      (io_frontend_memory_response_bits_instructions_0_ROB_index),
    .io_memory_response_bits_instructions_1_instruction
      (io_frontend_memory_response_bits_instructions_1_instruction),
    .io_memory_response_bits_instructions_1_packet_index
      (io_frontend_memory_response_bits_instructions_1_packet_index),
    .io_memory_response_bits_instructions_1_ROB_index
      (io_frontend_memory_response_bits_instructions_1_ROB_index),
    .io_memory_response_bits_instructions_2_instruction
      (io_frontend_memory_response_bits_instructions_2_instruction),
    .io_memory_response_bits_instructions_2_packet_index
      (io_frontend_memory_response_bits_instructions_2_packet_index),
    .io_memory_response_bits_instructions_2_ROB_index
      (io_frontend_memory_response_bits_instructions_2_ROB_index),
    .io_memory_response_bits_instructions_3_instruction
      (io_frontend_memory_response_bits_instructions_3_instruction),
    .io_memory_response_bits_instructions_3_packet_index
      (io_frontend_memory_response_bits_instructions_3_packet_index),
    .io_memory_response_bits_instructions_3_ROB_index
      (io_frontend_memory_response_bits_instructions_3_ROB_index),
    .io_commit_valid
      (_BRU_io_commit_valid),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RAT_index
      (_BRU_io_commit_bits_RAT_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_predictions_ready
      (_FTQ_io_predictions_ready),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_predictions_valid
      (_frontend_io_predictions_valid),
    .io_predictions_bits_valid
      (_frontend_io_predictions_bits_valid),
    .io_predictions_bits_fetch_PC
      (_frontend_io_predictions_bits_fetch_PC),
    .io_predictions_bits_predicted_PC
      (_frontend_io_predictions_bits_predicted_PC),
    .io_predictions_bits_T_NT
      (_frontend_io_predictions_bits_T_NT),
    .io_predictions_bits_br_type
      (_frontend_io_predictions_bits_br_type),
    .io_predictions_bits_GHR
      (_frontend_io_predictions_bits_GHR),
    .io_predictions_bits_NEXT
      (_frontend_io_predictions_bits_NEXT),
    .io_predictions_bits_TOS
      (_frontend_io_predictions_bits_TOS),
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),
    .io_predictions_bits_resolved_PC
      (_frontend_io_predictions_bits_resolved_PC),
    .io_renamed_decoded_fetch_packet_ready
      (_ROB_io_ROB_packet_ready & all_INT_RS_accepted & all_MEM_RS_accepted),	// src/main/scala/Core/ChaosCore.scala:81:29, :194:35, :195:35, :232:{80,103}
    .io_renamed_decoded_fetch_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),
    .io_renamed_decoded_fetch_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),
    .io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),
    .io_renamed_decoded_fetch_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),
    .io_renamed_decoded_fetch_packet_bits_RAT_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_index),
    .io_renamed_decoded_fetch_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_unsigned
      (_backend_io_FU_outputs_0_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_unsigned
      (_backend_io_FU_outputs_1_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_unsigned
      (_backend_io_FU_outputs_2_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_unsigned
      (_backend_io_FU_outputs_3_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_revert_valid
      (io_revert_valid),
    .io_revert_bits_PC
      (io_revert_bits_PC)
  );	// src/main/scala/Core/ChaosCore.scala:76:29
  backend backend (	// src/main/scala/Core/ChaosCore.scala:77:29
    .clock                                                             (clock),
    .reset                                                             (reset),
    .io_flush                                                          (flush),	// src/main/scala/Core/ChaosCore.scala:163:34
    .io_backend_memory_request_bits_addr
      (io_backend_memory_request_bits_addr),
    .io_backend_memory_request_bits_memory_type
      (io_backend_memory_request_bits_memory_type),
    .io_backend_memory_request_bits_access_width
      (io_backend_memory_request_bits_access_width),
    .io_backend_memory_request_bits_MOB_index
      (io_backend_memory_request_bits_MOB_index),
    .io_commit_valid
      (_BRU_io_commit_valid),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_ROB_index
      (_ROB_io_ROB_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_backend_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_FTQ_index
      (_FTQ_io_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_backend_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_ROB_index
      (_ROB_io_ROB_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_backend_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_FTQ_index
      (_FTQ_io_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_backend_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_ROB_index
      (_ROB_io_ROB_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_backend_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_FTQ_index
      (_FTQ_io_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_backend_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_ROB_index
      (_ROB_io_ROB_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_backend_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_FTQ_index
      (_FTQ_io_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_backend_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_backend_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_MEMRS_ready_0
      (_backend_io_MEMRS_ready_0),
    .io_MEMRS_ready_1
      (_backend_io_MEMRS_ready_1),
    .io_MEMRS_ready_2
      (_backend_io_MEMRS_ready_2),
    .io_MEMRS_ready_3
      (_backend_io_MEMRS_ready_3),
    .io_INTRS_ready_0
      (_backend_io_INTRS_ready_0),
    .io_INTRS_ready_1
      (_backend_io_INTRS_ready_1),
    .io_INTRS_ready_2
      (_backend_io_INTRS_ready_2),
    .io_INTRS_ready_3
      (_backend_io_INTRS_ready_3),
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),
    .io_FU_outputs_0_bits_unsigned
      (_backend_io_FU_outputs_0_bits_unsigned),
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),
    .io_FU_outputs_1_bits_unsigned
      (_backend_io_FU_outputs_1_bits_unsigned),
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),
    .io_FU_outputs_2_bits_unsigned
      (_backend_io_FU_outputs_2_bits_unsigned),
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),
    .io_FU_outputs_3_bits_unsigned
      (_backend_io_FU_outputs_3_bits_unsigned),
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data)
  );	// src/main/scala/Core/ChaosCore.scala:77:29
  FTQ FTQ (	// src/main/scala/Core/ChaosCore.scala:80:29
    .clock                                   (clock),
    .reset                                   (reset),
    .io_flush                                (flush),	// src/main/scala/Core/ChaosCore.scala:163:34
    .io_FU_outputs_0_valid                   (_backend_io_FU_outputs_0_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_taken       (_backend_io_FU_outputs_0_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_valid       (_backend_io_FU_outputs_0_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_FTQ_index          (_backend_io_FU_outputs_0_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_predictions_ready                    (_FTQ_io_predictions_ready),
    .io_predictions_valid                    (_frontend_io_predictions_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_valid               (_frontend_io_predictions_bits_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_fetch_PC            (_frontend_io_predictions_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_predicted_PC        (_frontend_io_predictions_bits_predicted_PC),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_T_NT                (_frontend_io_predictions_bits_T_NT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_br_type             (_frontend_io_predictions_bits_br_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_GHR                 (_frontend_io_predictions_bits_GHR),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_NEXT                (_frontend_io_predictions_bits_NEXT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_TOS                 (_frontend_io_predictions_bits_TOS),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_dominant_index
      (_frontend_io_predictions_bits_dominant_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_predictions_bits_resolved_PC         (_frontend_io_predictions_bits_resolved_PC),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_commit_valid                         (_BRU_io_commit_valid),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_PC                 (_BRU_io_commit_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_FTQ_valid                            (_FTQ_io_FTQ_valid),
    .io_FTQ_fetch_PC                         (_FTQ_io_FTQ_fetch_PC),
    .io_FTQ_predicted_PC                     (_FTQ_io_FTQ_predicted_PC),
    .io_FTQ_T_NT                             (_FTQ_io_FTQ_T_NT),
    .io_FTQ_br_type                          (_FTQ_io_FTQ_br_type),
    .io_FTQ_GHR                              (_FTQ_io_FTQ_GHR),
    .io_FTQ_NEXT                             (_FTQ_io_FTQ_NEXT),
    .io_FTQ_TOS                              (_FTQ_io_FTQ_TOS),
    .io_FTQ_dominant_index                   (_FTQ_io_FTQ_dominant_index),
    .io_FTQ_resolved_PC                      (_FTQ_io_FTQ_resolved_PC),
    .io_FTQ_index                            (_FTQ_io_FTQ_index)
  );	// src/main/scala/Core/ChaosCore.scala:80:29
  ROB ROB (	// src/main/scala/Core/ChaosCore.scala:81:29
    .clock                                                         (clock),
    .reset                                                         (reset),
    .io_flush                                                      (flush),	// src/main/scala/Core/ChaosCore.scala:163:34
    .io_ROB_packet_ready
      (_ROB_io_ROB_packet_ready),
    .io_ROB_packet_valid
      (_frontend_io_renamed_decoded_fetch_packet_valid & all_INT_RS_accepted
       & all_MEM_RS_accepted),	// src/main/scala/Core/ChaosCore.scala:76:29, :194:35, :195:35, :221:{83,106}
    .io_ROB_packet_bits_fetch_PC
      (_frontend_io_renamed_decoded_fetch_packet_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_ROB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_0_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_0_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_ROB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_1_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_1_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_ROB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_2_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_2_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS1_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS1_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_ready_bits_RS2_ready
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ready_bits_RS2_ready),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RD
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RD_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RD_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RS1
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RS1_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS1_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RS2
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RS2_valid
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS2_valid),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_FUNCT3
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FUNCT3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_packet_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_packet_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_ROB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_ROB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_MOB_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MOB_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_FTQ_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_instructionType
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_instructionType),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_portID
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_portID),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_RS_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_RS_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_needs_ALU
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_ALU),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_needs_branch_unit
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_branch_unit),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_needs_CSRs
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_needs_CSRs),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_SUBTRACT
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_SUBTRACT),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_MULTIPLY
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_MULTIPLY),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_IS_IMM
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_IS_IMM),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_memory_type
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_memory_type),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_decoded_instruction_3_access_width
      (_frontend_io_renamed_decoded_fetch_packet_bits_decoded_instruction_3_access_width),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_valid_bits_0
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_0),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_valid_bits_1
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_1),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_valid_bits_2
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_2),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_valid_bits_3
      (_frontend_io_renamed_decoded_fetch_packet_bits_valid_bits_3),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_RAT_index
      (_frontend_io_renamed_decoded_fetch_packet_bits_RAT_index),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_ROB_packet_bits_free_list_front_pointer
      (_frontend_io_renamed_decoded_fetch_packet_bits_free_list_front_pointer),	// src/main/scala/Core/ChaosCore.scala:76:29
    .io_FU_outputs_0_valid
      (_backend_io_FU_outputs_0_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD
      (_backend_io_FU_outputs_0_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD_data
      (_backend_io_FU_outputs_0_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_RD_valid
      (_backend_io_FU_outputs_0_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_fetch_PC
      (_backend_io_FU_outputs_0_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_taken
      (_backend_io_FU_outputs_0_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_target_address
      (_backend_io_FU_outputs_0_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_branch_valid
      (_backend_io_FU_outputs_0_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_address
      (_backend_io_FU_outputs_0_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_memory_type
      (_backend_io_FU_outputs_0_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_access_width
      (_backend_io_FU_outputs_0_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_unsigned
      (_backend_io_FU_outputs_0_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_wr_data
      (_backend_io_FU_outputs_0_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_MOB_index
      (_backend_io_FU_outputs_0_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_ROB_index
      (_backend_io_FU_outputs_0_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_FTQ_index
      (_backend_io_FU_outputs_0_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_0_bits_fetch_packet_index
      (_backend_io_FU_outputs_0_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_valid
      (_backend_io_FU_outputs_1_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD
      (_backend_io_FU_outputs_1_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD_data
      (_backend_io_FU_outputs_1_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_RD_valid
      (_backend_io_FU_outputs_1_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_fetch_PC
      (_backend_io_FU_outputs_1_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_branch_taken
      (_backend_io_FU_outputs_1_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_target_address
      (_backend_io_FU_outputs_1_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_branch_valid
      (_backend_io_FU_outputs_1_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_address
      (_backend_io_FU_outputs_1_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_memory_type
      (_backend_io_FU_outputs_1_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_access_width
      (_backend_io_FU_outputs_1_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_unsigned
      (_backend_io_FU_outputs_1_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_wr_data
      (_backend_io_FU_outputs_1_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_MOB_index
      (_backend_io_FU_outputs_1_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_ROB_index
      (_backend_io_FU_outputs_1_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_FTQ_index
      (_backend_io_FU_outputs_1_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_1_bits_fetch_packet_index
      (_backend_io_FU_outputs_1_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_valid
      (_backend_io_FU_outputs_2_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD
      (_backend_io_FU_outputs_2_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD_data
      (_backend_io_FU_outputs_2_bits_RD_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_RD_valid
      (_backend_io_FU_outputs_2_bits_RD_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_fetch_PC
      (_backend_io_FU_outputs_2_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_branch_taken
      (_backend_io_FU_outputs_2_bits_branch_taken),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_target_address
      (_backend_io_FU_outputs_2_bits_target_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_branch_valid
      (_backend_io_FU_outputs_2_bits_branch_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_address
      (_backend_io_FU_outputs_2_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_memory_type
      (_backend_io_FU_outputs_2_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_access_width
      (_backend_io_FU_outputs_2_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_unsigned
      (_backend_io_FU_outputs_2_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_wr_data
      (_backend_io_FU_outputs_2_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_MOB_index
      (_backend_io_FU_outputs_2_bits_MOB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_ROB_index
      (_backend_io_FU_outputs_2_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_FTQ_index
      (_backend_io_FU_outputs_2_bits_FTQ_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_2_bits_fetch_packet_index
      (_backend_io_FU_outputs_2_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_valid
      (_backend_io_FU_outputs_3_valid),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_RD
      (_backend_io_FU_outputs_3_bits_RD),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_RD_data                                  (32'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_RD_valid                                 (1'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_fetch_PC                                 (32'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_branch_taken                             (1'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_target_address                           (32'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_branch_valid                             (1'h0),	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_address
      (_backend_io_FU_outputs_3_bits_address),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_memory_type
      (_backend_io_FU_outputs_3_bits_memory_type),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_access_width
      (_backend_io_FU_outputs_3_bits_access_width),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_unsigned
      (_backend_io_FU_outputs_3_bits_unsigned),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_wr_data
      (_backend_io_FU_outputs_3_bits_wr_data),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_FU_outputs_3_bits_MOB_index                                (4'h0),	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_ROB_index                                (6'h0),	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_FTQ_index                                (4'h0),	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29
    .io_FU_outputs_3_bits_fetch_packet_index                       (2'h0),	// src/main/scala/Core/ChaosCore.scala:76:29, :77:29, :80:29, :81:29
    .io_ROB_output_row_valid
      (_ROB_io_ROB_output_row_valid),
    .io_ROB_output_fetch_PC
      (_ROB_io_ROB_output_fetch_PC),
    .io_ROB_output_RAT_index
      (_ROB_io_ROB_output_RAT_index),
    .io_ROB_output_ROB_index
      (_ROB_io_ROB_output_ROB_index),
    .io_ROB_output_free_list_front_pointer
      (_ROB_io_ROB_output_free_list_front_pointer),
    .io_ROB_output_ROB_entries_0_valid
      (_ROB_io_ROB_output_ROB_entries_0_valid),
    .io_ROB_output_ROB_entries_0_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_0_memory_type
      (_ROB_io_ROB_output_ROB_entries_0_memory_type),
    .io_ROB_output_ROB_entries_0_RD
      (_ROB_io_ROB_output_ROB_entries_0_RD),
    .io_ROB_output_ROB_entries_0_RD_valid
      (_ROB_io_ROB_output_ROB_entries_0_RD_valid),
    .io_ROB_output_ROB_entries_1_valid
      (_ROB_io_ROB_output_ROB_entries_1_valid),
    .io_ROB_output_ROB_entries_1_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_1_memory_type
      (_ROB_io_ROB_output_ROB_entries_1_memory_type),
    .io_ROB_output_ROB_entries_1_RD
      (_ROB_io_ROB_output_ROB_entries_1_RD),
    .io_ROB_output_ROB_entries_1_RD_valid
      (_ROB_io_ROB_output_ROB_entries_1_RD_valid),
    .io_ROB_output_ROB_entries_2_valid
      (_ROB_io_ROB_output_ROB_entries_2_valid),
    .io_ROB_output_ROB_entries_2_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_2_memory_type
      (_ROB_io_ROB_output_ROB_entries_2_memory_type),
    .io_ROB_output_ROB_entries_2_RD
      (_ROB_io_ROB_output_ROB_entries_2_RD),
    .io_ROB_output_ROB_entries_2_RD_valid
      (_ROB_io_ROB_output_ROB_entries_2_RD_valid),
    .io_ROB_output_ROB_entries_3_valid
      (_ROB_io_ROB_output_ROB_entries_3_valid),
    .io_ROB_output_ROB_entries_3_is_branch                         (/* unused */),
    .io_ROB_output_ROB_entries_3_memory_type
      (_ROB_io_ROB_output_ROB_entries_3_memory_type),
    .io_ROB_output_ROB_entries_3_RD
      (_ROB_io_ROB_output_ROB_entries_3_RD),
    .io_ROB_output_ROB_entries_3_RD_valid
      (_ROB_io_ROB_output_ROB_entries_3_RD_valid),
    .io_ROB_output_complete_0
      (_ROB_io_ROB_output_complete_0),
    .io_ROB_output_complete_1
      (_ROB_io_ROB_output_complete_1),
    .io_ROB_output_complete_2
      (_ROB_io_ROB_output_complete_2),
    .io_ROB_output_complete_3
      (_ROB_io_ROB_output_complete_3),
    .io_commit_valid                                               (_BRU_io_commit_valid),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_PC
      (_BRU_io_commit_bits_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_T_NT
      (_BRU_io_commit_bits_T_NT),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_ROB_index
      (_BRU_io_commit_bits_ROB_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_br_type
      (_BRU_io_commit_bits_br_type),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_fetch_packet_index
      (_BRU_io_commit_bits_fetch_packet_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_is_misprediction
      (_BRU_io_commit_bits_is_misprediction),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_expected_PC
      (_BRU_io_commit_bits_expected_PC),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_GHR
      (_BRU_io_commit_bits_GHR),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_TOS
      (_BRU_io_commit_bits_TOS),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_NEXT
      (_BRU_io_commit_bits_NEXT),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RAT_index
      (_BRU_io_commit_bits_RAT_index),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_0
      (_BRU_io_commit_bits_RD_0),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_1
      (_BRU_io_commit_bits_RD_1),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_2
      (_BRU_io_commit_bits_RD_2),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_3
      (_BRU_io_commit_bits_RD_3),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_0
      (_BRU_io_commit_bits_RD_valid_0),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_1
      (_BRU_io_commit_bits_RD_valid_1),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_2
      (_BRU_io_commit_bits_RD_valid_2),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_commit_bits_RD_valid_3
      (_BRU_io_commit_bits_RD_valid_3),	// src/main/scala/Core/ChaosCore.scala:82:29
    .io_ROB_index                                                  (_ROB_io_ROB_index),
    .io_PC_file_exec_addr
      (_backend_io_PC_file_exec_addr),	// src/main/scala/Core/ChaosCore.scala:77:29
    .io_PC_file_exec_data
      (_ROB_io_PC_file_exec_data)
  );	// src/main/scala/Core/ChaosCore.scala:81:29
  BRU BRU (	// src/main/scala/Core/ChaosCore.scala:82:29
    .clock                                   (clock),
    .reset                                   (reset),
    .io_FTQ_valid                            (_FTQ_io_FTQ_valid),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_fetch_PC                         (_FTQ_io_FTQ_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_predicted_PC                     (_FTQ_io_FTQ_predicted_PC),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_T_NT                             (_FTQ_io_FTQ_T_NT),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_br_type                          (_FTQ_io_FTQ_br_type),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_GHR                              (_FTQ_io_FTQ_GHR),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_NEXT                             (_FTQ_io_FTQ_NEXT),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_TOS                              (_FTQ_io_FTQ_TOS),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_dominant_index                   (_FTQ_io_FTQ_dominant_index),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_FTQ_resolved_PC                      (_FTQ_io_FTQ_resolved_PC),	// src/main/scala/Core/ChaosCore.scala:80:29
    .io_ROB_output_row_valid                 (_ROB_io_ROB_output_row_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_fetch_PC                  (_ROB_io_ROB_output_fetch_PC),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_RAT_index                 (_ROB_io_ROB_output_RAT_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_index                 (_ROB_io_ROB_output_ROB_index),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_free_list_front_pointer   (_ROB_io_ROB_output_free_list_front_pointer),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_0_valid       (_ROB_io_ROB_output_ROB_entries_0_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_0_memory_type
      (_ROB_io_ROB_output_ROB_entries_0_memory_type),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_0_RD          (_ROB_io_ROB_output_ROB_entries_0_RD),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_0_RD_valid    (_ROB_io_ROB_output_ROB_entries_0_RD_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_1_valid       (_ROB_io_ROB_output_ROB_entries_1_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_1_memory_type
      (_ROB_io_ROB_output_ROB_entries_1_memory_type),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_1_RD          (_ROB_io_ROB_output_ROB_entries_1_RD),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_1_RD_valid    (_ROB_io_ROB_output_ROB_entries_1_RD_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_2_valid       (_ROB_io_ROB_output_ROB_entries_2_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_2_memory_type
      (_ROB_io_ROB_output_ROB_entries_2_memory_type),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_2_RD          (_ROB_io_ROB_output_ROB_entries_2_RD),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_2_RD_valid    (_ROB_io_ROB_output_ROB_entries_2_RD_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_3_valid       (_ROB_io_ROB_output_ROB_entries_3_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_3_memory_type
      (_ROB_io_ROB_output_ROB_entries_3_memory_type),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_3_RD          (_ROB_io_ROB_output_ROB_entries_3_RD),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_ROB_entries_3_RD_valid    (_ROB_io_ROB_output_ROB_entries_3_RD_valid),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_complete_0                (_ROB_io_ROB_output_complete_0),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_complete_1                (_ROB_io_ROB_output_complete_1),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_complete_2                (_ROB_io_ROB_output_complete_2),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_ROB_output_complete_3                (_ROB_io_ROB_output_complete_3),	// src/main/scala/Core/ChaosCore.scala:81:29
    .io_commit_valid                         (_BRU_io_commit_valid),
    .io_commit_bits_fetch_PC                 (_BRU_io_commit_bits_fetch_PC),
    .io_commit_bits_T_NT                     (_BRU_io_commit_bits_T_NT),
    .io_commit_bits_ROB_index                (_BRU_io_commit_bits_ROB_index),
    .io_commit_bits_br_type                  (_BRU_io_commit_bits_br_type),
    .io_commit_bits_fetch_packet_index       (_BRU_io_commit_bits_fetch_packet_index),
    .io_commit_bits_is_misprediction         (_BRU_io_commit_bits_is_misprediction),
    .io_commit_bits_expected_PC              (_BRU_io_commit_bits_expected_PC),
    .io_commit_bits_GHR                      (_BRU_io_commit_bits_GHR),
    .io_commit_bits_TOS                      (_BRU_io_commit_bits_TOS),
    .io_commit_bits_NEXT                     (_BRU_io_commit_bits_NEXT),
    .io_commit_bits_RAT_index                (_BRU_io_commit_bits_RAT_index),
    .io_commit_bits_free_list_front_pointer
      (_BRU_io_commit_bits_free_list_front_pointer),
    .io_commit_bits_RD_0                     (_BRU_io_commit_bits_RD_0),
    .io_commit_bits_RD_1                     (_BRU_io_commit_bits_RD_1),
    .io_commit_bits_RD_2                     (_BRU_io_commit_bits_RD_2),
    .io_commit_bits_RD_3                     (_BRU_io_commit_bits_RD_3),
    .io_commit_bits_RD_valid_0               (_BRU_io_commit_bits_RD_valid_0),
    .io_commit_bits_RD_valid_1               (_BRU_io_commit_bits_RD_valid_1),
    .io_commit_bits_RD_valid_2               (_BRU_io_commit_bits_RD_valid_2),
    .io_commit_bits_RD_valid_3               (_BRU_io_commit_bits_RD_valid_3)
  );	// src/main/scala/Core/ChaosCore.scala:82:29
  assign io_commit_valid = _BRU_io_commit_valid;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_fetch_PC = _BRU_io_commit_bits_fetch_PC;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_T_NT = _BRU_io_commit_bits_T_NT;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_ROB_index = _BRU_io_commit_bits_ROB_index;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_br_type = _BRU_io_commit_bits_br_type;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_fetch_packet_index = _BRU_io_commit_bits_fetch_packet_index;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_is_misprediction = _BRU_io_commit_bits_is_misprediction;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_expected_PC = _BRU_io_commit_bits_expected_PC;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_GHR = _BRU_io_commit_bits_GHR;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_TOS = _BRU_io_commit_bits_TOS;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_NEXT = _BRU_io_commit_bits_NEXT;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RAT_index = _BRU_io_commit_bits_RAT_index;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_free_list_front_pointer =
    _BRU_io_commit_bits_free_list_front_pointer;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_0 = _BRU_io_commit_bits_RD_0;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_1 = _BRU_io_commit_bits_RD_1;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_2 = _BRU_io_commit_bits_RD_2;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_3 = _BRU_io_commit_bits_RD_3;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_valid_0 = _BRU_io_commit_bits_RD_valid_0;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_valid_1 = _BRU_io_commit_bits_RD_valid_1;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_valid_2 = _BRU_io_commit_bits_RD_valid_2;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_commit_bits_RD_valid_3 = _BRU_io_commit_bits_RD_valid_3;	// src/main/scala/Core/ChaosCore.scala:39:7, :82:29
  assign io_flush = flush;	// src/main/scala/Core/ChaosCore.scala:39:7, :163:34
  assign io_backend_memory_response_ready = 1'h0;	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
  assign io_backend_memory_request_valid = 1'h0;	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
  assign io_backend_memory_request_bits_data = 32'h0;	// src/main/scala/Core/ChaosCore.scala:39:7, :76:29, :77:29, :80:29, :81:29
endmodule

