#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Sep 10 22:42:44 2018
# Process ID: 8463
# Current directory: /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/axi_switch_axi_gpio_0_0_synth_1
# Command line: vivado -log axi_switch_axi_gpio_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_switch_axi_gpio_0_0.tcl
# Log file: /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/axi_switch_axi_gpio_0_0_synth_1/axi_switch_axi_gpio_0_0.vds
# Journal file: /home/andrew/ece527/mp1/part3/axi_interface_simple.runs/axi_switch_axi_gpio_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/andrew/.Xilinx/Vivado/2017.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source axi_switch_axi_gpio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.164 ; gain = 58.996 ; free physical = 246 ; free virtual = 3695
INFO: [Synth 8-638] synthesizing module 'axi_switch_axi_gpio_0_0' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/synth/axi_switch_axi_gpio_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'axi_switch_axi_gpio_0_0' (8#1) [/home/andrew/ece527/mp1/part3/axi_interface_simple.srcs/sources_1/bd/axi_switch/ip/axi_switch_axi_gpio_0_0/synth/axi_switch_axi_gpio_0_0.vhd:85]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.664 ; gain = 101.496 ; free physical = 254 ; free virtual = 3703
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.664 ; gain = 101.496 ; free physical = 254 ; free virtual = 3704
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1513.691 ; gain = 0.000 ; free physical = 103 ; free virtual = 3455
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 184 ; free virtual = 3536
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 184 ; free virtual = 3536
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 185 ; free virtual = 3537
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 178 ; free virtual = 3530
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 166 ; free virtual = 3519
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 101 ; free virtual = 3386
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 111 ; free virtual = 3385
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     6|
|3     |LUT3 |     3|
|4     |LUT4 |     3|
|5     |LUT5 |     9|
|6     |LUT6 |    25|
|7     |FDR  |    32|
|8     |FDRE |    77|
|9     |FDSE |    16|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 1513.691 ; gain = 413.523 ; free physical = 115 ; free virtual = 3386
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1513.699 ; gain = 426.117 ; free physical = 139 ; free virtual = 3409
