{
  "module_name": "dcn31_hubbub.h",
  "hash_id": "e4f003b539eaf5ee6d74b2807b9030492d9996041ca89d173b63871bd79f1c1e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hubbub.h",
  "human_readable_source": " \n\n#ifndef __DC_HUBBUB_DCN31_H__\n#define __DC_HUBBUB_DCN31_H__\n\n#include \"dcn21/dcn21_hubbub.h\"\n\n#define HUBBUB_REG_LIST_DCN31(id)\\\n\tHUBBUB_REG_LIST_DCN30(id),\\\n\tSR(DCHVM_CTRL0),\\\n\tSR(DCHVM_MEM_CTRL),\\\n\tSR(DCHVM_CLK_CTRL),\\\n\tSR(DCHVM_RIOMMU_CTRL0),\\\n\tSR(DCHVM_RIOMMU_STAT0),\\\n\tSR(DCHUBBUB_DET0_CTRL),\\\n\tSR(DCHUBBUB_DET1_CTRL),\\\n\tSR(DCHUBBUB_DET2_CTRL),\\\n\tSR(DCHUBBUB_DET3_CTRL),\\\n\tSR(DCHUBBUB_COMPBUF_CTRL),\\\n\tSR(COMPBUF_RESERVED_SPACE),\\\n\tSR(DCHUBBUB_DEBUG_CTRL_0),\\\n\tSR(DCHUBBUB_CLOCK_CNTL),\\\n\tSR(DCHUBBUB_SDPIF_CFG0),\\\n\tSR(DCHUBBUB_SDPIF_CFG1),\\\n\tSR(DCHUBBUB_MEM_PWR_MODE_CTRL),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D),\\\n\tSR(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D)\n\n#define HUBBUB_MASK_SH_LIST_DCN31(mask_sh)\\\n\tHUBBUB_MASK_SH_LIST_DCN_COMMON(mask_sh), \\\n\tHUBBUB_MASK_SH_LIST_STUTTER(mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_GLOBAL_TIMER_CNTL, DCHUBBUB_GLOBAL_TIMER_REFDIV, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_BASE, FB_BASE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_LOCATION_TOP, FB_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FB_OFFSET, FB_OFFSET, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BOT, AGP_BOT, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_TOP, AGP_TOP, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_AGP_BASE, AGP_BASE, mask_sh), \\\n\tHUBBUB_SF(DCHVM_CTRL0, HOSTVM_INIT_REQ, mask_sh),\\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_PWR_REQ_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_FORCE_REQ, mask_sh),\\\n\tHUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_POWER_STATUS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_R_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_G_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_R_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_G_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, TR_REQ_REQCLKREQ_MODE, mask_sh),\\\n\tHUBBUB_SF(DCHVM_CLK_CTRL, TW_RSP_COMPCLKREQ_MODE, mask_sh),\\\n\tHUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_PREFETCH_REQ, mask_sh),\\\n\tHUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_POWERSTATUS, mask_sh),\\\n\tHUBBUB_SF(DCHVM_RIOMMU_STAT0, RIOMMU_ACTIVE, mask_sh),\\\n\tHUBBUB_SF(DCHVM_RIOMMU_STAT0, HOSTVM_PREFETCH_DONE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, DCHUBBUB_ARB_FRAC_URG_BW_FLIP_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, DCHUBBUB_ARB_FRAC_URG_BW_NOM_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, DCHUBBUB_ARB_FRAC_URG_BW_NOM_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, DCHUBBUB_ARB_FRAC_URG_BW_NOM_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, DCHUBBUB_ARB_FRAC_URG_BW_NOM_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, DCHUBBUB_ARB_REFCYC_PER_TRIP_TO_MEMORY_D, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DEBUG_CTRL_0, DET_DEPTH, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET0_CTRL, DET0_SIZE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET0_CTRL, DET0_SIZE_CURRENT, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET1_CTRL, DET1_SIZE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET1_CTRL, DET1_SIZE_CURRENT, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET2_CTRL, DET2_SIZE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET2_CTRL, DET2_SIZE_CURRENT, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET3_CTRL, DET3_SIZE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_DET3_CTRL, DET3_SIZE_CURRENT, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_COMPBUF_CTRL, COMPBUF_SIZE, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_COMPBUF_CTRL, COMPBUF_SIZE_CURRENT, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_COMPBUF_CTRL, CONFIG_ERROR, mask_sh),\\\n\tHUBBUB_SF(COMPBUF_RESERVED_SPACE, COMPBUF_RESERVED_SPACE_64B, mask_sh),\\\n\tHUBBUB_SF(COMPBUF_RESERVED_SPACE, COMPBUF_RESERVED_SPACE_ZS, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D, DCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_Z8_D, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_A, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_B, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_C, mask_sh), \\\n\tHUBBUB_SF(DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D, DCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_Z8_D, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_MSB, DCN_VM_FAULT_ADDR_MSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_ADDR_LSB, DCN_VM_FAULT_ADDR_LSB, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_CLEAR, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_STATUS_MODE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_ERROR_INTERRUPT_ENABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_RANGE_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_CNTL, DCN_VM_PRQ_FAULT_DISABLE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_STATUS, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_VMID, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_TABLE_LEVEL, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_PIPE, mask_sh), \\\n\tHUBBUB_SF(DCN_VM_FAULT_STATUS, DCN_VM_ERROR_INTERRUPT_STATUS, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_CLOCK_CNTL, DISPCLK_R_DCHUBBUB_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_CLOCK_CNTL, DCFCLK_R_DCHUBBUB_GATE_DIS, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_SDPIF_CFG0, SDPIF_PORT_CONTROL, mask_sh),\\\n\tHUBBUB_SF(DCHUBBUB_MEM_PWR_MODE_CTRL, DET_MEM_PWR_LS_MODE, mask_sh)\n\nint hubbub31_init_dchub_sys_ctx(struct hubbub *hubbub,\n\t\tstruct dcn_hubbub_phys_addr_config *pa_config);\n\nvoid hubbub31_init(struct hubbub *hubbub);\n\nvoid hubbub31_construct(struct dcn20_hubbub *hubbub3,\n\tstruct dc_context *ctx,\n\tconst struct dcn_hubbub_registers *hubbub_regs,\n\tconst struct dcn_hubbub_shift *hubbub_shift,\n\tconst struct dcn_hubbub_mask *hubbub_mask,\n\tint det_size_kb,\n\tint pixel_chunk_size_kb,\n\tint config_return_buffer_size_kb);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}