Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov  5 16:05:57 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Vender_Machine_timing_summary_routed.rpt -pb Vender_Machine_timing_summary_routed.pb -rpx Vender_Machine_timing_summary_routed.rpx -warn_on_violation
| Design       : Vender_Machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.801        0.000                      0                 1322        0.157        0.000                      0                 1322        4.500        0.000                       0                   733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.801        0.000                      0                 1322        0.157        0.000                      0                 1322        4.500        0.000                       0                   733  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.222ns  (logic 3.478ns (37.713%)  route 5.744ns (62.287%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.262 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.271    KD/money_reg[4]_i_12_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.510 r  KD/money_reg[4]_i_8/O[2]
                         net (fo=1, routed)           0.516    13.026    OP_5/next_money[2]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.301    13.327 r  OP_5/money[6]_i_4/O
                         net (fo=1, routed)           0.293    13.620    OP_10/money_reg[6]_1
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    13.744 r  OP_10/money[6]_i_2/O
                         net (fo=1, routed)           0.433    14.176    OP_10/money[6]_i_2_n_0
    SLICE_X3Y21          LUT5 (Prop_lut5_I0_O)        0.124    14.300 r  OP_10/money[6]_i_1/O
                         net (fo=1, routed)           0.000    14.300    OP_10_n_2
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.029    15.102    money_reg[6]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.963ns  (logic 3.567ns (39.796%)  route 5.396ns (60.204%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.262 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.271    KD/money_reg[4]_i_12_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.594 r  KD/money_reg[4]_i_8/O[1]
                         net (fo=1, routed)           0.457    13.051    OP_10/next_money[3]
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.306    13.357 r  OP_10/money[5]_i_5/O
                         net (fo=1, routed)           0.282    13.639    OP_10/money[5]_i_5_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I3_O)        0.124    13.763 r  OP_10/money[5]_i_2/O
                         net (fo=1, routed)           0.154    13.917    OP_10/money[5]_i_2_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124    14.041 r  OP_10/money[5]_i_1/O
                         net (fo=1, routed)           0.000    14.041    OP_10_n_3
    SLICE_X1Y23          FDRE                                         r  money_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  money_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)        0.029    15.099    money_reg[5]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 3.560ns (39.736%)  route 5.399ns (60.264%))
  Logic Levels:           14  (CARRY4=2 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.262 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.271    KD/money_reg[4]_i_12_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.586 r  KD/money_reg[4]_i_8/O[3]
                         net (fo=1, routed)           0.332    12.918    OP_5/next_money[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.307    13.225 r  OP_5/money[7]_i_15/O
                         net (fo=1, routed)           0.410    13.635    OP_50/money_reg[7]_2
    SLICE_X1Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.759 r  OP_50/money[7]_i_5/O
                         net (fo=1, routed)           0.154    13.913    OP_50/money[7]_i_5_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I0_O)        0.124    14.037 r  OP_50/money[7]_i_2/O
                         net (fo=1, routed)           0.000    14.037    OP_50_n_3
    SLICE_X1Y22          FDRE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  money_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDRE (Setup_fdre_C_D)        0.029    15.100    money_reg[7]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -14.037    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.972ns (33.600%)  route 5.873ns (66.400%))
  Logic Levels:           13  (CARRY4=1 LUT4=2 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.001 r  KD/money_reg[4]_i_12/O[0]
                         net (fo=1, routed)           0.457    12.458    OP_10/next_money[0]
    SLICE_X4Y24          LUT6 (Prop_lut6_I4_O)        0.295    12.753 r  OP_10/money[0]_i_3/O
                         net (fo=1, routed)           0.430    13.183    OP_10/money[0]_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I2_O)        0.124    13.307 r  OP_10/money[0]_i_2/O
                         net (fo=1, routed)           0.492    13.800    OP_10/money[0]_i_2_n_0
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.124    13.924 r  OP_10/money[0]_i_1/O
                         net (fo=1, routed)           0.000    13.924    OP_10_n_8
    SLICE_X3Y23          FDRE                                         r  money_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  money_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.029    15.099    money_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 3.340ns (37.797%)  route 5.497ns (62.203%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    12.357 r  KD/money_reg[4]_i_12/O[3]
                         net (fo=1, routed)           0.305    12.662    OP_10/next_money[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I4_O)        0.307    12.969 r  OP_10/money[3]_i_4/O
                         net (fo=1, routed)           0.295    13.264    OP_10/money[3]_i_4_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124    13.388 r  OP_10/money[3]_i_2/O
                         net (fo=1, routed)           0.403    13.791    OP_10/money[3]_i_2_n_0
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.124    13.915 r  OP_10/money[3]_i_1/O
                         net (fo=1, routed)           0.000    13.915    OP_10_n_5
    SLICE_X3Y22          FDRE                                         r  money_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  money_reg[3]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)        0.029    15.100    money_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -13.915    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 3.270ns (37.142%)  route 5.534ns (62.858%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT6=7 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544    12.293 r  KD/money_reg[4]_i_12/O[2]
                         net (fo=1, routed)           0.458    12.751    OP_5/next_money[1]
    SLICE_X4Y22          LUT6 (Prop_lut6_I5_O)        0.301    13.052 r  OP_5/money[2]_i_3/O
                         net (fo=1, routed)           0.303    13.355    OP_10/money_reg[2]
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.124    13.479 r  OP_10/money[2]_i_2/O
                         net (fo=1, routed)           0.280    13.758    OP_10/money[2]_i_2_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I0_O)        0.124    13.882 r  OP_10/money[2]_i_1/O
                         net (fo=1, routed)           0.000    13.882    OP_10_n_6
    SLICE_X4Y21          FDRE                                         r  money_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  money_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.031    15.102    money_reg[2]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.882    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.810ns  (logic 3.328ns (37.775%)  route 5.482ns (62.225%))
  Logic Levels:           13  (CARRY4=2 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.262 r  KD/money_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.009    12.271    KD/money_reg[4]_i_12_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.490 r  KD/money_reg[4]_i_8/O[0]
                         net (fo=1, routed)           0.475    12.965    OP_10/next_money[2]
    SLICE_X2Y23          LUT6 (Prop_lut6_I4_O)        0.295    13.260 r  OP_10/money[4]_i_3/O
                         net (fo=1, routed)           0.504    13.764    OP_10/money[4]_i_3_n_0
    SLICE_X2Y22          LUT6 (Prop_lut6_I2_O)        0.124    13.888 r  OP_10/money[4]_i_1/O
                         net (fo=1, routed)           0.000    13.888    OP_10_n_4
    SLICE_X2Y22          FDRE                                         r  money_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  money_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y22          FDRE (Setup_fdre_C_D)        0.077    15.148    money_reg[4]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 3.158ns (36.371%)  route 5.525ns (63.629%))
  Logic Levels:           13  (CARRY4=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.467    10.495    KD/p_15_in
    SLICE_X4Y26          LUT6 (Prop_lut6_I0_O)        0.124    10.619 r  KD/money[4]_i_23/O
                         net (fo=6, routed)           1.006    11.625    KD/next_state116_out
    SLICE_X2Y24          LUT4 (Prop_lut4_I1_O)        0.124    11.749 r  KD/money[4]_i_22/O
                         net (fo=1, routed)           0.000    11.749    KD/money[4]_i_22_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.176 r  KD/money_reg[4]_i_12/O[1]
                         net (fo=1, routed)           0.427    12.603    OP_5/next_money[0]
    SLICE_X2Y22          LUT6 (Prop_lut6_I0_O)        0.306    12.909 r  OP_5/money[1]_i_3/O
                         net (fo=1, routed)           0.452    13.362    OP_10/money_reg[1]_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I2_O)        0.124    13.486 r  OP_10/money[1]_i_2/O
                         net (fo=1, routed)           0.151    13.637    OP_10/money[1]_i_2_n_0
    SLICE_X3Y22          LUT5 (Prop_lut5_I0_O)        0.124    13.761 r  OP_10/money[1]_i_1/O
                         net (fo=1, routed)           0.000    13.761    OP_10_n_7
    SLICE_X3Y22          FDRE                                         r  money_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  money_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)        0.031    15.102    money_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.825ns  (logic 2.177ns (31.895%)  route 4.648ns (68.105%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.661    10.689    KD/p_15_in
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    10.813 r  KD/money[7]_i_3/O
                         net (fo=1, routed)           0.420    11.233    KD/money[7]_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.357 r  KD/money[7]_i_1/O
                         net (fo=8, routed)           0.547    11.904    KD_n_8
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_CE)      -0.205    14.868    money_reg[6]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 KD/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 2.177ns (31.913%)  route 4.645ns (68.087%))
  Logic Levels:           9  (LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.557     5.078    KD/clk_IBUF_BUFG
    SLICE_X14Y30         FDCE                                         r  KD/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  KD/key_reg[1]/Q
                         net (fo=163, routed)         1.431     7.027    KD/last_change[1]
    SLICE_X11Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.151 r  KD/money[7]_i_232/O
                         net (fo=1, routed)           0.000     7.151    KD/money[7]_i_232_n_0
    SLICE_X11Y33         MUXF7 (Prop_muxf7_I1_O)      0.245     7.396 r  KD/money_reg[7]_i_119/O
                         net (fo=1, routed)           0.000     7.396    KD/money_reg[7]_i_119_n_0
    SLICE_X11Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     7.500 r  KD/money_reg[7]_i_63/O
                         net (fo=1, routed)           0.976     8.476    KD/money_reg[7]_i_63_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.316     8.792 r  KD/money[7]_i_37/O
                         net (fo=1, routed)           0.000     8.792    KD/money[7]_i_37_n_0
    SLICE_X7Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     9.004 r  KD/money_reg[7]_i_30/O
                         net (fo=1, routed)           0.000     9.004    KD/money_reg[7]_i_30_n_0
    SLICE_X7Y32          MUXF8 (Prop_muxf8_I1_O)      0.094     9.098 r  KD/money_reg[7]_i_20/O
                         net (fo=1, routed)           0.613     9.712    KD/money_reg[7]_i_20_n_0
    SLICE_X7Y27          LUT6 (Prop_lut6_I2_O)        0.316    10.028 r  KD/money[7]_i_9/O
                         net (fo=7, routed)           0.661    10.689    KD/p_15_in
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    10.813 r  KD/money[7]_i_3/O
                         net (fo=1, routed)           0.420    11.233    KD/money[7]_i_3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    11.357 r  KD/money[7]_i_1/O
                         net (fo=8, routed)           0.543    11.900    KD_n_8
    SLICE_X3Y23          FDRE                                         r  money_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  money_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_CE)      -0.205    14.865    money_reg[0]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  2.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DB_10/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_10/pb_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.582     1.465    DB_10/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  DB_10/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DB_10/DFF_reg[3]/Q
                         net (fo=3, routed)           0.076     1.682    DB_10/DFF_reg_n_0_[3]
    SLICE_X1Y24          LUT5 (Prop_lut5_I1_O)        0.045     1.727 r  DB_10/pb_delay_i_1__0/O
                         net (fo=1, routed)           0.000     1.727    OP_10/add_10_db
    SLICE_X1Y24          FDRE                                         r  OP_10/pb_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.850     1.977    OP_10/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  OP_10/pb_delay_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.092     1.570    OP_10/pb_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DB_10/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_10/pb_1p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.671%)  route 0.077ns (29.329%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.582     1.465    DB_10/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  DB_10/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DB_10/DFF_reg[3]/Q
                         net (fo=3, routed)           0.077     1.683    DB_10/DFF_reg_n_0_[3]
    SLICE_X1Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  DB_10/pb_1p_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    OP_10/pb_1p_reg_0
    SLICE_X1Y24          FDRE                                         r  OP_10/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.850     1.977    OP_10/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  OP_10/pb_1p_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.091     1.569    OP_10/pb_1p_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.565     1.448    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  KD/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.699    KD/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.744 r  KD/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    KD/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.835     1.962    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X8Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.120     1.581    KD/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 KD/key_reg[8]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/key_down_reg[456]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.557     1.440    KD/clk_IBUF_BUFG
    SLICE_X15Y29         FDCE                                         r  KD/key_reg[8]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  KD/key_reg[8]_rep__5/Q
                         net (fo=64, routed)          0.113     1.694    KD/key_reg[8]_rep__5_n_0
    SLICE_X14Y29         LUT4 (Prop_lut4_I0_O)        0.045     1.739 r  KD/key_down[456]_i_1/O
                         net (fo=1, routed)           0.000     1.739    KD/p_0_in[456]
    SLICE_X14Y29         FDCE                                         r  KD/key_down_reg[456]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.825     1.952    KD/clk_IBUF_BUFG
    SLICE_X14Y29         FDCE                                         r  KD/key_down_reg[456]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y29         FDCE (Hold_fdce_C_D)         0.121     1.574    KD/key_down_reg[456]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.565     1.448    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  KD/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.703    KD/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X8Y41          LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  KD/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.748    KD/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X8Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.835     1.962    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X8Y41          FDCE                                         r  KD/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X8Y41          FDCE (Hold_fdce_C_D)         0.121     1.582    KD/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.566     1.449    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.132     1.722    KD/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.767 r  KD/inst/inst/Ps2Interface_i/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    KD/inst/inst/Ps2Interface_i/clk_count[2]_i_1_n_0
    SLICE_X14Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.836     1.963    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.120     1.582    KD/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 KD/op/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/op/signal_single_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.562     1.445    KD/op/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  KD/op/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  KD/op/signal_delay_reg/Q
                         net (fo=1, routed)           0.059     1.652    KD/op/signal_delay
    SLICE_X12Y34         LUT2 (Prop_lut2_I1_O)        0.098     1.750 r  KD/op/signal_single_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.750    KD/op/signal_single_pulse_i_1_n_0
    SLICE_X12Y34         FDRE                                         r  KD/op/signal_single_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.830     1.957    KD/op/clk_IBUF_BUFG
    SLICE_X12Y34         FDRE                                         r  KD/op/signal_single_pulse_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X12Y34         FDRE (Hold_fdre_C_D)         0.120     1.565    KD/op/signal_single_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.566     1.449    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X15Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDCE (Prop_fdce_C_Q)         0.141     1.590 r  KD/inst/inst/Ps2Interface_i/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.136     1.726    KD/inst/inst/Ps2Interface_i/clk_count[0]
    SLICE_X14Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  KD/inst/inst/Ps2Interface_i/clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.771    KD/inst/inst/Ps2Interface_i/clk_count[3]_i_1_n_0
    SLICE_X14Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.836     1.963    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X14Y45         FDCE                                         r  KD/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                         clock pessimism             -0.501     1.462    
    SLICE_X14Y45         FDCE (Hold_fdce_C_D)         0.121     1.583    KD/inst/inst/Ps2Interface_i/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DB_50/DFF_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB_50/DFF_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.914%)  route 0.136ns (49.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.582     1.465    DB_50/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  DB_50/DFF_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  DB_50/DFF_reg[3]/Q
                         net (fo=3, routed)           0.136     1.742    DB_50/DFF_reg_n_0_[3]
    SLICE_X0Y25          FDRE                                         r  DB_50/DFF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.850     1.977    DB_50/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  DB_50/DFF_reg[4]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.075     1.553    DB_50/DFF_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DB_5/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OP_5/pb_1p_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.584     1.467    DB_5/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  DB_5/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  DB_5/DFF_reg[1]/Q
                         net (fo=3, routed)           0.109     1.717    DB_5/DFF[1]
    SLICE_X5Y20          LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  DB_5/pb_1p_i_1/O
                         net (fo=1, routed)           0.000     1.762    OP_5/pb_1p_reg_2
    SLICE_X5Y20          FDRE                                         r  OP_5/pb_1p_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.853     1.980    OP_5/clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  OP_5/pb_1p_reg/C
                         clock pessimism             -0.500     1.480    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091     1.571    OP_5/pb_1p_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y23    money_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    money_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    money_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y22    money_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y22    money_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y23    money_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    money_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    money_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y23    state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    money_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    money_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    money_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    money_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    money_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    money_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    money_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    money_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    money_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    money_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    money_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    money_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y22    money_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.046ns  (logic 4.458ns (49.285%)  route 4.588ns (50.715%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.247     6.810    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.328     7.138 r  SS/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.341    10.479    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711    14.190 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.190    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 4.473ns (50.244%)  route 4.430ns (49.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.052     6.615    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.321     6.936 r  SS/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.378    10.314    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    14.047 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.047    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.820ns  (logic 4.238ns (48.050%)  route 4.582ns (51.950%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.247     6.810    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.299     7.109 r  SS/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.444    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.964 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.964    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.776ns  (logic 4.229ns (48.184%)  route 4.547ns (51.816%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.052     6.615    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.914 r  SS/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.495    10.410    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.920 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.920    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.822ns  (logic 4.021ns (45.581%)  route 4.801ns (54.419%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.569     5.090    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y43         FDCE                                         r  KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  KD/inst/inst/Ps2Interface_i/ps2_clk_out_reg/Q
                         net (fo=1, routed)           4.801    10.409    KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/I
    C17                  OBUFT (Prop_obuft_I_O)       3.503    13.913 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000    13.913    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.713ns  (logic 4.506ns (51.710%)  route 4.208ns (48.290%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.044     6.607    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.327     6.934 r  SS/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.163    10.098    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    13.857 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.857    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_DATA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 4.025ns (45.946%)  route 4.735ns (54.054%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.569     5.090    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X12Y43         FDCE                                         r  KD/inst/inst/Ps2Interface_i/ps2_data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  KD/inst/inst/Ps2Interface_i/ps2_data_out_reg/Q
                         net (fo=1, routed)           4.735    10.343    KD/inst/inst/Ps2Interface_i/IOBUF_inst_1/I
    B17                  OBUFT (Prop_obuft_I_O)       3.507    13.850 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_1/OBUFT/O
                         net (fo=1, unset)            0.000    13.850    PS2_DATA
    B17                                                               r  PS2_DATA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.249ns (49.188%)  route 4.390ns (50.812%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.261     6.824    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.299     7.123 r  SS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.129    10.252    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.783 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.783    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.547ns  (logic 4.253ns (49.759%)  route 4.294ns (50.241%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.623     5.144    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  SS/display_num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.419     5.563 r  SS/display_num_reg[3]/Q
                         net (fo=7, routed)           1.044     6.607    SS/display_num[3]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.299     6.906 r  SS/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.250    10.157    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.692 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.692    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.218ns  (logic 4.296ns (52.273%)  route 3.922ns (47.727%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.621     5.142    clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  money_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  money_reg[4]/Q
                         net (fo=47, routed)          1.023     6.684    money[4]
    SLICE_X0Y23          LUT6 (Prop_lut6_I1_O)        0.124     6.808 r  LED_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.433     7.241    LED_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.124     7.365 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.465     9.830    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.360 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.360    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 money_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.931ns  (logic 1.388ns (71.873%)  route 0.543ns (28.127%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  money_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  money_reg[7]/Q
                         net (fo=26, routed)          0.196     1.806    money[7]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  LED_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           0.347     2.197    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.400 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.400    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.461ns (73.392%)  route 0.530ns (26.608%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X1Y23          FDRE                                         r  money_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  money_reg[5]/Q
                         net (fo=40, routed)          0.156     1.763    money[5]
    SLICE_X0Y23          LUT5 (Prop_lut5_I2_O)        0.048     1.811 r  LED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.374     2.185    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.272     3.457 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.457    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 0.988ns (42.446%)  route 1.340ns (57.554%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.566     1.449    KD/inst/inst/Ps2Interface_i/clk
    SLICE_X8Y45          FDPE                                         r  KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.164     1.613 r  KD/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/Q
                         net (fo=1, routed)           1.340     2.953    KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/T
    C17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.777 r  KD/inst/inst/Ps2Interface_i/IOBUF_inst_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.777    PS2_CLK
    C17                                                               r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.392ns (60.139%)  route 0.923ns (39.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  state_reg/Q
                         net (fo=14, routed)          0.317     1.922    state_reg_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.967 r  LED_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           0.606     2.573    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.779 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.779    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 money_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.417ns (58.198%)  route 1.018ns (41.802%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  money_reg[6]/Q
                         net (fo=31, routed)          0.318     1.927    money[6]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.045     1.972 r  LED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           0.699     2.672    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.902 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.902    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.341ns (49.504%)  route 1.368ns (50.496%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.583     1.466    SS/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  SS/digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  SS/digit_reg[1]/Q
                         net (fo=1, routed)           1.368     2.975    digit_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.176 r  digit_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.176    digit[1]
    U4                                                                r  digit[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.711ns  (logic 1.352ns (49.879%)  route 1.359ns (50.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.583     1.466    SS/clk_IBUF_BUFG
    SLICE_X4Y22          FDPE                                         r  SS/digit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDPE (Prop_fdpe_C_Q)         0.141     1.607 r  SS/digit_reg[3]/Q
                         net (fo=1, routed)           1.359     2.966    digit_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.177 r  digit_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.177    digit[3]
    W4                                                                r  digit[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.729ns  (logic 1.406ns (51.511%)  route 1.323ns (48.489%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.583     1.466    SS/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  SS/digit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.594 r  SS/digit_reg[2]/Q
                         net (fo=1, routed)           1.323     2.918    digit_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.278     4.196 r  digit_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.196    digit[2]
    V4                                                                r  digit[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/display_num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.418ns (51.765%)  route 1.322ns (48.235%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    SS/clk_IBUF_BUFG
    SLICE_X4Y19          FDCE                                         r  SS/display_num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  SS/display_num_reg[1]/Q
                         net (fo=7, routed)           0.272     1.881    SS/display_num[1]
    SLICE_X8Y19          LUT4 (Prop_lut4_I3_O)        0.045     1.926 r  SS/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.050     2.976    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.208 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.208    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SS/digit_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.754ns  (logic 1.345ns (48.837%)  route 1.409ns (51.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.585     1.468    SS/clk_IBUF_BUFG
    SLICE_X5Y19          FDPE                                         r  SS/digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  SS/digit_reg[0]/Q
                         net (fo=1, routed)           1.409     3.018    digit_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     4.222 r  digit_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.222    digit[0]
    U2                                                                r  digit[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           659 Endpoints
Min Delay           659 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[261]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.454ns (22.139%)  route 5.113ns (77.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         5.113     6.566    KD/rst_IBUF
    SLICE_X29Y30         FDCE                                         f  KD/key_down_reg[261]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.436     4.777    KD/clk_IBUF_BUFG
    SLICE_X29Y30         FDCE                                         r  KD/key_down_reg[261]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[264]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.454ns (22.139%)  route 5.113ns (77.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         5.113     6.566    KD/rst_IBUF
    SLICE_X29Y30         FDCE                                         f  KD/key_down_reg[264]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.436     4.777    KD/clk_IBUF_BUFG
    SLICE_X29Y30         FDCE                                         r  KD/key_down_reg[264]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[269]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.454ns (22.139%)  route 5.113ns (77.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         5.113     6.566    KD/rst_IBUF
    SLICE_X29Y30         FDCE                                         f  KD/key_down_reg[269]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.436     4.777    KD/clk_IBUF_BUFG
    SLICE_X29Y30         FDCE                                         r  KD/key_down_reg[269]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_down_reg[271]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.566ns  (logic 1.454ns (22.139%)  route 5.113ns (77.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         5.113     6.566    KD/rst_IBUF
    SLICE_X29Y30         FDCE                                         f  KD/key_down_reg[271]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.436     4.777    KD/clk_IBUF_BUFG
    SLICE_X29Y30         FDCE                                         r  KD/key_down_reg[271]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/key_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.461ns  (logic 1.454ns (22.499%)  route 5.008ns (77.501%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         5.008     6.461    KD/rst_IBUF
    SLICE_X28Y35         FDCE                                         f  KD/key_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.442     4.783    KD/clk_IBUF_BUFG
    SLICE_X28Y35         FDCE                                         r  KD/key_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.454ns (22.974%)  route 4.874ns (77.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         4.874     6.328    KD/rst_IBUF
    SLICE_X28Y37         FDCE                                         f  KD/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.443     4.784    KD/clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  KD/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.454ns (22.974%)  route 4.874ns (77.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         4.874     6.328    KD/rst_IBUF
    SLICE_X28Y37         FDCE                                         f  KD/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.443     4.784    KD/clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  KD/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/been_break_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.454ns (22.974%)  route 4.874ns (77.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         4.874     6.328    KD/rst_IBUF
    SLICE_X28Y37         FDCE                                         f  KD/been_break_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.443     4.784    KD/clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  KD/been_break_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/been_extend_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.454ns (22.974%)  route 4.874ns (77.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         4.874     6.328    KD/rst_IBUF
    SLICE_X28Y37         FDCE                                         f  KD/been_extend_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.443     4.784    KD/clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  KD/been_extend_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            KD/been_ready_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.328ns  (logic 1.454ns (22.974%)  route 4.874ns (77.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=643, routed)         4.874     6.328    KD/rst_IBUF
    SLICE_X28Y37         FDCE                                         f  KD/been_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         1.443     4.784    KD/clk_IBUF_BUFG
    SLICE_X28Y37         FDCE                                         r  KD/been_ready_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 add_5
                            (input port)
  Destination:            DB_5/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.219ns (37.883%)  route 0.360ns (62.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  add_5 (IN)
                         net (fo=0)                   0.000     0.000    add_5
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  add_5_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.579    DB_5/D[0]
    SLICE_X0Y19          FDRE                                         r  DB_5/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.856     1.983    DB_5/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  DB_5/DFF_reg[0]/C

Slack:                    inf
  Source:                 add_10
                            (input port)
  Destination:            DB_10/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.210ns (32.147%)  route 0.442ns (67.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  add_10 (IN)
                         net (fo=0)                   0.000     0.000    add_10
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  add_10_IBUF_inst/O
                         net (fo=1, routed)           0.442     0.652    DB_10/D[0]
    SLICE_X0Y21          FDRE                                         r  DB_10/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.854     1.981    DB_10/clk_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  DB_10/DFF_reg[0]/C

Slack:                    inf
  Source:                 add_50
                            (input port)
  Destination:            DB_50/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.219ns (31.107%)  route 0.486ns (68.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  add_50 (IN)
                         net (fo=0)                   0.000     0.000    add_50
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  add_50_IBUF_inst/O
                         net (fo=1, routed)           0.486     0.705    DB_50/D[0]
    SLICE_X1Y25          FDRE                                         r  DB_50/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.850     1.977    DB_50/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  DB_50/DFF_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            money_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.222ns (30.722%)  route 0.500ns (69.278%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=643, routed)         0.500     0.722    rst_IBUF
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  money_reg[6]/C

Slack:                    inf
  Source:                 cancel
                            (input port)
  Destination:            DB_C/DFF_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.221ns (28.167%)  route 0.562ns (71.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  cancel (IN)
                         net (fo=0)                   0.000     0.000    cancel
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  cancel_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.783    DB_C/D[0]
    SLICE_X8Y19          FDRE                                         r  DB_C/DFF_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.826     1.953    DB_C/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  DB_C/DFF_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            money_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.222ns (27.629%)  route 0.581ns (72.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=643, routed)         0.581     0.803    rst_IBUF
    SLICE_X1Y22          FDRE                                         r  money_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  money_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.222ns (25.648%)  route 0.643ns (74.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.643     0.865    SS/AR[0]
    SLICE_X5Y21          FDPE                                         f  SS/digit_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.852     1.979    SS/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  SS/digit_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.865ns  (logic 0.222ns (25.648%)  route 0.643ns (74.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.643     0.865    SS/AR[0]
    SLICE_X5Y21          FDPE                                         f  SS/digit_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.852     1.979    SS/clk_IBUF_BUFG
    SLICE_X5Y21          FDPE                                         r  SS/digit_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            money_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.869ns  (logic 0.222ns (25.519%)  route 0.648ns (74.481%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=643, routed)         0.648     0.869    rst_IBUF
    SLICE_X4Y21          FDRE                                         r  money_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X4Y21          FDRE                                         r  money_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            SS/digit_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.222ns (25.052%)  route 0.664ns (74.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=643, routed)         0.664     0.886    SS/AR[0]
    SLICE_X4Y22          FDPE                                         f  SS/digit_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=732, routed)         0.851     1.978    SS/clk_IBUF_BUFG
    SLICE_X4Y22          FDPE                                         r  SS/digit_reg[3]/C





