v1
GXB_MERGING,PLL Output Counter,289208,RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER,RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[3].gpll~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,27579,RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]~CLKENA0,RAMSYS:u0|RAMSYS_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[3]~CLKENA0,
