<html xmlns:v="urn:schemas-microsoft-com:vml"
xmlns:o="urn:schemas-microsoft-com:office:office"
xmlns:w="urn:schemas-microsoft-com:office:word"
xmlns="http://www.w3.org/TR/REC-html40">

<head>
<meta http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<meta name=ProgId content=Word.Document>
<meta name=Generator content="Microsoft Word 11">
<meta name=Originator content="Microsoft Word 11">
<link rel=File-List href="lab1_files/filelist.xml">
<link rel=Edit-Time-Data href="lab1_files/editdata.mso">
<!--[if !mso]>
<style>
v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:DocumentProperties>
  <o:Author>kuan</o:Author>
  <o:LastAuthor>Alan</o:LastAuthor>
  <o:Revision>29</o:Revision>
  <o:TotalTime>913</o:TotalTime>
  <o:Created>2002-04-05T02:31:00Z</o:Created>
  <o:LastSaved>2005-04-04T04:24:00Z</o:LastSaved>
  <o:Pages>1</o:Pages>
  <o:Words>487</o:Words>
  <o:Characters>2777</o:Characters>
  <o:Company>UCSD</o:Company>
  <o:Lines>23</o:Lines>
  <o:Paragraphs>6</o:Paragraphs>
  <o:CharactersWithSpaces>3258</o:CharactersWithSpaces>
  <o:Version>11.6408</o:Version>
 </o:DocumentProperties>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:WordDocument>
  <w:Zoom>150</w:Zoom>
  <w:ValidateAgainstSchemas/>
  <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid>
  <w:IgnoreMixedContent>false</w:IgnoreMixedContent>
  <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText>
  <w:Compatibility>
   <w:UseFELayout/>
  </w:Compatibility>
  <w:BrowserLevel>MicrosoftInternetExplorer4</w:BrowserLevel>
 </w:WordDocument>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <w:LatentStyles DefLockedState="false" LatentStyleCount="156">
 </w:LatentStyles>
</xml><![endif]-->
<link rel=Stylesheet type="text/css" media=all href="weblab/web.css">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;
	mso-font-alt:SimSun;
	mso-font-charset:134;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 135135232 16 0 262145 0;}
@font-face
	{font-family:SimSun;
	panose-1:2 1 6 0 3 1 1 1 1 1;
	mso-font-charset:134;
	mso-generic-font-family:auto;
	mso-font-pitch:variable;
	mso-font-signature:3 135135232 16 0 262145 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{mso-style-parent:"";
	margin:0cm;
	margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
a:visited, span.MsoHyperlinkFollowed
	{color:blue;
	text-decoration:underline;
	text-underline:single;}
p
	{mso-margin-top-alt:auto;
	margin-right:0cm;
	mso-margin-bottom-alt:auto;
	margin-left:0cm;
	mso-pagination:widow-orphan;
	font-size:12.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";}
@page Section1
	{size:612.0pt 792.0pt;
	margin:72.0pt 90.0pt 72.0pt 90.0pt;
	mso-header-margin:36.0pt;
	mso-footer-margin:36.0pt;
	mso-paper-source:0;}
div.Section1
	{page:Section1;}
 /* List Definitions */
 @list l0
	{mso-list-id:728043319;
	mso-list-template-ids:820934686;}
@list l0:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l0:level2
	{mso-level-tab-stop:72.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level3
	{mso-level-tab-stop:108.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level4
	{mso-level-tab-stop:144.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level5
	{mso-level-tab-stop:180.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level6
	{mso-level-tab-stop:216.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level7
	{mso-level-tab-stop:252.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level8
	{mso-level-tab-stop:288.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l0:level9
	{mso-level-tab-stop:324.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1
	{mso-list-id:1499298824;
	mso-list-template-ids:537328462;}
@list l1:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l1:level2
	{mso-level-tab-stop:72.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level3
	{mso-level-tab-stop:108.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level4
	{mso-level-tab-stop:144.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level5
	{mso-level-tab-stop:180.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level6
	{mso-level-tab-stop:216.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level7
	{mso-level-tab-stop:252.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level8
	{mso-level-tab-stop:288.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l1:level9
	{mso-level-tab-stop:324.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;}
@list l2
	{mso-list-id:1712150301;
	mso-list-template-ids:-2068020836;}
@list l2:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
@list l3
	{mso-list-id:1968775751;
	mso-list-template-ids:1536226720;}
@list l3:level1
	{mso-level-number-format:bullet;
	mso-level-text:\F0B7;
	mso-level-tab-stop:36.0pt;
	mso-level-number-position:left;
	text-indent:-18.0pt;
	mso-ansi-font-size:10.0pt;
	font-family:Symbol;}
ol
	{margin-bottom:0cm;}
ul
	{margin-bottom:0cm;}
-->
</style>
<!--[if gte mso 10]>
<style>
 /* Style Definitions */
 table.MsoNormalTable
	{mso-style-name:"Table Normal";
	mso-tstyle-rowband-size:0;
	mso-tstyle-colband-size:0;
	mso-style-noshow:yes;
	mso-style-parent:"";
	mso-padding-alt:0cm 5.4pt 0cm 5.4pt;
	mso-para-margin:0cm;
	mso-para-margin-bottom:.0001pt;
	mso-pagination:widow-orphan;
	font-size:10.0pt;
	font-family:"Times New Roman";
	mso-fareast-font-family:"Times New Roman";
	mso-ansi-language:#0400;
	mso-fareast-language:#0400;
	mso-bidi-language:#0400;}
</style>
<![endif]--><!--[if gte mso 9]><xml>
 <o:shapedefaults v:ext="edit" spidmax="4098"/>
</xml><![endif]--><!--[if gte mso 9]><xml>
 <o:shapelayout v:ext="edit">
  <o:idmap v:ext="edit" data="1"/>
 </o:shapelayout></xml><![endif]-->
</head>

<body bgcolor=white lang=ZH-CN link=blue vlink=blue style='tab-interval:36.0pt'>

<div class=Section1>

<h1 align=center style='text-align:center'>CSE 140L Hardware
Lab Four, <br>
Spring 2005, CK Cheng </h1>

<h2 align="center">System Design using Datapath <br>and Control Subsystems </h2>

<h3 align=center style='text-align:center'><span lang=EN-US>Due time: Right
before class on Jun&nbsp;1 </span></h3>

<div align=center>

<table class=MsoNormalTable border=0 cellpadding=0 width="717" style='width:360.0pt;
 mso-cellspacing:1.5pt;mso-padding-alt:0cm 0cm 0cm 0cm'>
            <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
                <td style='padding:.75pt .75pt .75pt .75pt' width="713">

                    <p class=MsoNormal><b><u><span lang=EN-US>Objective</span></u></b></p>
                    <p>In this lab, we will build a simple system using datapath, memory, control 
subsystems and a program counter. We use buses and standard modules as basic building blocks for datapath, memory and program counter design, and use VHDL&nbsp;code&nbsp;&nbsp;for control subsystem. </p>
                    <p align="left">Note that in this lab, we use FPGA Family: <span lang=EN-US style='mso-bidi-font-weight:bold'>Virtex</span><span lang=EN-US style='mso-fareast-font-family:
  SimSun;mso-bidi-font-weight:bold'>2</span>, Device Type: <span lang=EN-US style='mso-bidi-font-weight:
  bold'>XC2V80-5CS144.</span></p>
                    <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center></span></div>

  <div class=MsoNormal align=center style="text-align:center;">
                        <p align="left" class="MsoNormal"><strong><u>The Project</u> </strong></p>
                        <p align="left">Design a simple system that can perform addition, shift, comparison, and 
masking. The system reads a 8-bit value from&nbsp;the&nbsp;read-only&nbsp;memory&nbsp;(ROM)&nbsp;block&nbsp;(3-bit instruction set &amp; 
5-bit data). There are three 5-bit registers R1, R2, and R3. Registers R1 and R2 
store the data. Register R3 presents the result of the calculations. There is 
also a 1-bit flag for overflow and comparison. We list the specification of the 
instructions:</p>
                        <table border="1" width="710">
                            <tr>
                                <td width="67">

                                    <p align="center">Command</p>
                                </td>
                                <td width="61">

                                    <p align="center">3-bit Inst.</p>
                                </td>
                                <td width="64">

                                    <p align="center">5-bit Data</p>
                                </td>
                                <td width="490">

                                    <p align="center">Description</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>1 Init</p>
                                </td>
                                <td width="61">

                                    <p align="center">000</p>
                                </td>
                                <td width="64">

                                    <p align="center">XXXXX</p>
                                </td>
                                <td width="490">

                                    <p>Initialize all registers, ie R1=R2=R3=(0,0,0,0,0)</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>2 Move1</p>
                                </td>
                                <td width="61">

                                    <p align="center">001</p>
                                </td>
                                <td width="64">

                                    <p align="center">aaaaa</p>
                                </td>
                                <td width="490">

                                    <p>Put aaaaa value into register R1</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>3 Move2</p>
                                </td>
                                <td width="61">

                                    <p align="center">010</p>
                                </td>
                                <td width="64">

                                    <p align="center">bbbbb</p>
                                </td>
                                <td width="490">

                                    <p>Put bbbbb value into register R2</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>4 Store</p>
                                </td>
                                <td width="61">

                                    <p align="center">011</p>
                                </td>
                                <td width="64">

                                    <p align="center">XXXXX</p>
                                </td>
                                <td width="490">

                                    <p>Take the previous result in R3 and store into register R2</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>5 Add</p>
                                </td>
                                <td width="61">

                                    <p align="center">100</p>
                                </td>
                                <td width="64">

                                    <p align="center">XXXXX</p>
                                </td>
                                <td width="490">

                                    <p>Add contents in R1 and R2. Present the result at R3 and output overflow flag</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>6 Shift</p>
                                </td>
                                <td width="61">

                                    <p align="center">101</p>
                                </td>
                                <td width="64">

                                    <p align="center">aaXXX</p>
                                </td>
                                <td width="490">

                                    <p>Take the content in R2 and left shift by aa bits, then store the result in R3</p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>7 Comp</p>
                                </td>
                                <td width="61">

                                    <p align="center">110</p>
                                </td>
                                <td width="64">

                                    <p align="center">XXXXX</p>
                                </td>
                                <td width="490">

                                    <p>Compare the contents of R1 and R2. The flag bit is false&nbsp;if R2 &gt;&nbsp;R1. </p>
                                </td>
                            </tr>
                            <tr>
                                <td width="67">
                                    <p>8 Mask</p>
                                </td>
                                <td width="61">

                                    <p align="center">111</p>
                                </td>
                                <td width="64">

                                    <p align="center">XXXXX</p>
                                </td>
                                <td width="490">

                                    <p>Mask (AND-ing) R1 and R2. Present the result in R3</p>
                                </td>
                            </tr>
                        </table>

                        <p align="left"><b>*</b>For 5-bit data, X is Don't Care. <BR><B>**</B><span style="font-family:'Times New Roman'; font-size:12pt; text-align:center;">Note</span> that register R1 holds its 
content except for instructions 1 and 2. Register R2 holds except for 
instructions 1, 3, and 4. Register R3 holds except for instructions 1, 5, 6, 8.</p>
</div>
                    <hr size=3 width="100%" noshade color=purple align=center>  

                    <p class="MsoNormal"><b><span lang=EN-US><u>Report</u></span></b></p>
                    <p><span lang=EN-US>Title page: </span></p>
                    <ul type=disc>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>Names
       of students and due date. </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>Title
       of the lab and objective. </span></li>
                        <li class=MsoNormal style='mso-margin-top-alt:auto;margin-bottom:12.0pt;
       mso-list:l0 level1 lfo3;tab-stops:list 36.0pt'><span lang=EN-US>A brief
       description of each person's contribution. </span></li>
                    </ul>
                    <p><span lang=EN-US>Contents:</span></p>
                    <ul>
                        <li class="MsoNormal">Schematic diagrams of the top-level design, memory subsystem&nbsp;and datapath subsystem - must use bus.</li>
                        <li class="MsoNormal">VHDL code of the control subsystem using one truth table.</li>
                        <li class="MsoNormal">Layout of the design (FPGA)</li>
                        <li class="MsoNormal">Your instructions in the memory</li>
                        <li class="MsoNormal">Functional&nbsp;simulation&nbsp;of your&nbsp;instructions&nbsp;. Demonstrate the content of the output of each of the 8 instructions. Label and explain the data before and 
after each operation.</li>
                        <li class="MsoNormal">Discussion of the verification. Show the reason why we are confident that the 
system can function properly. List the process needed for the proof.</li>
                        <li class="MsoNormal">Illustrate the worst delay path between registers with timing simulation.</li>
                    </ul>
                    <blockquote>
                        <p align="left"><span lang=EN-US>                        </span> </p>
                    </blockquote>
                    <div class=MsoNormal align=center style="text-align:center;"><span lang=EN-US>
                        <hr size=3 width="100%" noshade color=purple align=center></span></div>
                    <p class=MsoNormal><b><span lang=EN-US><u>Grading</u></span></b></p>
                    <p><span lang=EN-US>90% will be based on the completeness and
  correctness of the report. <br>
  10% will be based on the neatness, organization, and following instruction of
  the report format. </span></p>
                </td>
            </tr>
            <tr style='mso-yfti-irow:0;mso-yfti-firstrow:yes;mso-yfti-lastrow:yes'>
              <td style='padding:.75pt .75pt .75pt .75pt' width="713">&nbsp;</td>
            </tr>
</table>

</div>

<p class=MsoNormal><span lang=EN-US>&nbsp;</span></p>

</div>

</body>

</html>
