/*
 * Copyright (c) 2020, Texas Instruments Incorporated
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * *  Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 * *  Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * *  Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
 * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

/**
 * \file sciserver_secproxyConfigData.h
 *
 * \brief SoC defines for secure proxy configs for J7200 device
 *
 */
#ifndef SOC_J7200_SPROXY_CONFIG_DATA_H
#define SOC_J7200_SPROXY_CONFIG_DATA_H

/** Number of Secure Proxy Transmit (Tx) thread configurations */
#define SOC_MAX_SPT_RX_CONFIG_INSTANCES (0x2AU)

#define J7200_NAVSS0_SEC_PROXY_0_RX_DMSC_SEC_HIGH_PRIORITY_RX_THR159_CONF000 (0x00U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_DMSC_SEC_LOW_PRIORITY_RX_THR158_CONF001 (0x01U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_DMSC_SEC_NOTIFY_RESP_RX_THR157_CONF002 (0x02U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_DM_NONSEC_HIGH_PRIORITY_RX_THR148_CONF003 (0x03U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_DM_NONSEC_LOW_PRIORITY_RX_THR147_CONF004 (0x04U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_DM_NONSEC_NOTIFY_RESP_RX_THR146_CONF005 (0x05U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_0_NOTIFY_THR000_CONF006 (0x06U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_0_RESPONSE_THR001_CONF007 (0x07U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_1_NOTIFY_THR005_CONF008 (0x08U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_1_RESPONSE_THR006_CONF009 (0x09U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_2_NOTIFY_THR010_CONF010 (0x0AU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_2_RESPONSE_THR011_CONF011 (0x0BU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_3_NOTIFY_THR015_CONF012 (0x0CU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_3_RESPONSE_THR016_CONF013 (0x0DU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_4_NOTIFY_THR020_CONF014 (0x0EU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_A72_4_RESPONSE_THR021_CONF015 (0x0FU)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_0_NOTIFY_THR025_CONF016 (0x10U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_0_RESPONSE_THR026_CONF017 (0x11U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_1_NOTIFY_THR030_CONF018 (0x12U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_1_RESPONSE_THR031_CONF019 (0x13U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_2_NOTIFY_THR035_CONF020 (0x14U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_2_RESPONSE_THR036_CONF021 (0x15U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_3_NOTIFY_THR040_CONF022 (0x16U)
#define J7200_NAVSS0_SEC_PROXY_0_RX_MAIN_0_R5_3_RESPONSE_THR041_CONF023 (0x17U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DMSC_SEC_HIGH_PRIORITY_RX_THR089_CONF024 (0x18U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DMSC_SEC_LOW_PRIORITY_RX_THR088_CONF025 (0x19U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DMSC_SEC_NOTIFY_RESP_RX_THR087_CONF026 (0x1AU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DM_NONSEC_HIGH_PRIORITY_RX_THR080_CONF027 (0x1BU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DM_NONSEC_LOW_PRIORITY_RX_THR079_CONF028 (0x1CU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DM_NONSEC_NOTIFY_RESP_RX_THR078_CONF029 (0x1DU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_0_NOTIFY_THR000_CONF030 (0x1EU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_0_RESPONSE_THR001_CONF031 (0x1FU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_1_NOTIFY_THR005_CONF032 (0x20U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_1_RESPONSE_THR006_CONF033 (0x21U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_2_NOTIFY_THR010_CONF034 (0x22U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_2_RESPONSE_THR011_CONF035 (0x23U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_3_NOTIFY_THR015_CONF036 (0x24U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_MCU_0_R5_3_RESPONSE_THR016_CONF037 (0x25U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DM2DMSC_NOTIFY_THR020_CONF038 (0x26U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DM2DMSC_RESPONSE_THR021_CONF039 (0x27U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DMSC2DM_NOTIFY_THR025_CONF040 (0x28U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_RX_DMSC2DM_RESPONSE_THR026_CONF041 (0x29U)

/** Number of Secure Proxy Transmit (Rx) thread configurations */
#define SOC_MAX_SPT_TX_CONFIG_INSTANCES (0x4BU)

#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_A72_0_NOTIFY_TX_THR156_CONF000 (0x00U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_A72_0_RESPONSE_TX_THR155_CONF001 (0x01U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_A72_1_NOTIFY_TX_THR154_CONF002 (0x02U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_A72_1_RESPONSE_TX_THR153_CONF003 (0x03U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_MAIN_0_R5_1_NOTIFY_TX_THR152_CONF004 (0x04U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_MAIN_0_R5_1_RESPONSE_TX_THR151_CONF005 (0x05U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_MAIN_0_R5_3_NOTIFY_TX_THR150_CONF006 (0x06U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DMSC_SEC_MAIN_0_R5_3_RESPONSE_TX_THR149_CONF007 (0x07U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_2_NOTIFY_TX_THR145_CONF008 (0x08U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_2_RESPONSE_TX_THR144_CONF009 (0x09U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_3_NOTIFY_TX_THR143_CONF010 (0x0AU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_3_RESPONSE_TX_THR142_CONF011 (0x0BU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_4_NOTIFY_TX_THR141_CONF012 (0x0CU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_A72_4_RESPONSE_TX_THR140_CONF013 (0x0DU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_MAIN_0_R5_0_NOTIFY_TX_THR139_CONF014 (0x0EU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_MAIN_0_R5_0_RESPONSE_TX_THR138_CONF015 (0x0FU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_MAIN_0_R5_2_NOTIFY_TX_THR137_CONF016 (0x10U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_DM_NONSEC_MAIN_0_R5_2_RESPONSE_TX_THR136_CONF017 (0x11U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_0_HIGH_PRIORITY_THR002_CONF018 (0x12U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_0_LOW_PRIORITY_THR003_CONF019 (0x13U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_0_NOTIFY_RESP_THR004_CONF020 (0x14U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_1_HIGH_PRIORITY_THR007_CONF021 (0x15U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_1_LOW_PRIORITY_THR008_CONF022 (0x16U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_1_NOTIFY_RESP_THR009_CONF023 (0x17U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_2_HIGH_PRIORITY_THR012_CONF024 (0x18U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_2_LOW_PRIORITY_THR013_CONF025 (0x19U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_2_NOTIFY_RESP_THR014_CONF026 (0x1AU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_3_HIGH_PRIORITY_THR017_CONF027 (0x1BU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_3_LOW_PRIORITY_THR018_CONF028 (0x1CU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_3_NOTIFY_RESP_THR019_CONF029 (0x1DU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_4_HIGH_PRIORITY_THR022_CONF030 (0x1EU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_4_LOW_PRIORITY_THR023_CONF031 (0x1FU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_A72_4_NOTIFY_RESP_THR024_CONF032 (0x20U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_0_HIGH_PRIORITY_THR027_CONF033 (0x21U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_0_LOW_PRIORITY_THR028_CONF034 (0x22U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_0_NOTIFY_RESP_THR029_CONF035 (0x23U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_1_HIGH_PRIORITY_THR032_CONF036 (0x24U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_1_LOW_PRIORITY_THR033_CONF037 (0x25U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_1_NOTIFY_RESP_THR034_CONF038 (0x26U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_2_HIGH_PRIORITY_THR037_CONF039 (0x27U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_2_LOW_PRIORITY_THR038_CONF040 (0x28U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_2_NOTIFY_RESP_THR039_CONF041 (0x29U)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_3_HIGH_PRIORITY_THR042_CONF042 (0x2AU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_3_LOW_PRIORITY_THR043_CONF043 (0x2BU)
#define J7200_NAVSS0_SEC_PROXY_0_TX_MAIN_0_R5_3_NOTIFY_RESP_THR044_CONF044 (0x2CU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_MCU_0_R5_1_NOTIFY_TX_THR086_CONF045 (0x2DU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_MCU_0_R5_1_RESPONSE_TX_THR085_CONF046 (0x2EU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_MCU_0_R5_3_NOTIFY_TX_THR084_CONF047 (0x2FU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_MCU_0_R5_3_RESPONSE_TX_THR083_CONF048 (0x30U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_DM2DMSC_NOTIFY_TX_THR082_CONF049 (0x31U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC_SEC_DM2DMSC_RESPONSE_TX_THR081_CONF050 (0x32U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_MCU_0_R5_0_NOTIFY_TX_THR077_CONF051 (0x33U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_MCU_0_R5_0_RESPONSE_TX_THR076_CONF052 (0x34U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_MCU_0_R5_2_NOTIFY_TX_THR075_CONF053 (0x35U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_MCU_0_R5_2_RESPONSE_TX_THR074_CONF054 (0x36U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_DMSC2DM_NOTIFY_TX_THR073_CONF055 (0x37U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM_NONSEC_DMSC2DM_RESPONSE_TX_THR072_CONF056 (0x38U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_0_HIGH_PRIORITY_THR002_CONF057 (0x39U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_0_LOW_PRIORITY_THR003_CONF058 (0x3AU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_0_NOTIFY_RESP_THR004_CONF059 (0x3BU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_1_HIGH_PRIORITY_THR007_CONF060 (0x3CU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_1_LOW_PRIORITY_THR008_CONF061 (0x3DU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_1_NOTIFY_RESP_THR009_CONF062 (0x3EU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_2_HIGH_PRIORITY_THR012_CONF063 (0x3FU)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_2_LOW_PRIORITY_THR013_CONF064 (0x40U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_2_NOTIFY_RESP_THR014_CONF065 (0x41U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_3_HIGH_PRIORITY_THR017_CONF066 (0x42U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_3_LOW_PRIORITY_THR018_CONF067 (0x43U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_MCU_0_R5_3_NOTIFY_RESP_THR019_CONF068 (0x44U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM2DMSC_HIGH_PRIORITY_THR022_CONF069 (0x45U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM2DMSC_LOW_PRIORITY_THR023_CONF070 (0x46U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DM2DMSC_NOTIFY_RESP_THR024_CONF071 (0x47U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC2DM_HIGH_PRIORITY_THR027_CONF072 (0x48U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC2DM_LOW_PRIORITY_THR028_CONF073 (0x49U)
#define J7200_MCU_NAVSS0_SEC_PROXY0_TX_DMSC2DM_NOTIFY_RESP_THR029_CONF074 (0x4AU)

#endif /* SOC_J7200_SPROXY_CONFIG_DATA_H */
