#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri May 25 12:23:36 2018
# Process ID: 20669
# Current directory: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/design_1_wrapper.vds
# Journal file: /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alex/GitHub/ip-cores/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20701 
WARNING: [Synth 8-2507] parameter declaration becomes local in FFT_Controller_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_M00_AXIS.v:75]
WARNING: [Synth 8-2507] parameter declaration becomes local in Preamble_v0_1_S00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXIS.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in Preamble_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_M00_AXIS.v:76]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pilot_Insertion_v0_1_S00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:64]
WARNING: [Synth 8-2507] parameter declaration becomes local in Pilot_Insertion_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:78]
WARNING: [Synth 8-2507] parameter declaration becomes local in QAM_Modulator_v0_1_S00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXIS.v:65]
WARNING: [Synth 8-2507] parameter declaration becomes local in QAM_Modulator_v0_1_M00_AXIS with formal parameter declaration list [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_M00_AXIS.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1188.695 ; gain = 258.227 ; free physical = 2339 ; free virtual = 24088
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_FFT_Controller_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_FFT_Controller_0_0/synth/design_1_FFT_Controller_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1.v:4]
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1_S00_AXI' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_S00_AXI.v:230]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_S00_AXI.v:371]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1_S00_AXI' (1#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'FFT_Controller_v0_1_M00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_M00_AXIS.v:120]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1_M00_AXIS' (2#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1_M00_AXIS.v:4]
INFO: [Synth 8-638] synthesizing module 'controller' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/controller.v:23]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/controller.v:23]
WARNING: [Synth 8-689] width (40) of port connection 'data_out' does not match port width (41) of module 'controller' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1.v:126]
WARNING: [Synth 8-3848] Net m00_axis_tstrb in module/entity FFT_Controller_v0_1 does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1.v:55]
INFO: [Synth 8-256] done synthesizing module 'FFT_Controller_v0_1' (4#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/213b/hdl/FFT_Controller_v0_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_FFT_Controller_0_0' (5#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_FFT_Controller_0_0/synth/design_1_FFT_Controller_0_0.v:56]
WARNING: [Synth 8-350] instance 'FFT_Controller_0' of module 'design_1_FFT_Controller_0_0' requires 28 connections, but only 26 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:335]
INFO: [Synth 8-638] synthesizing module 'design_1_Pilot_Insertion_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_Pilot_Insertion_0_0/synth/design_1_Pilot_Insertion_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:4]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_S00_AXI' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXI.v:374]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_S00_AXI' (6#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_S00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_S00_AXIS' (7#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_S00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Pilot_Insertion_v0_1_S00_AXIS_inst' of module 'Pilot_Insertion_v0_1_S00_AXIS' requires 10 connections, but only 8 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:123]
INFO: [Synth 8-638] synthesizing module 'Pilot_Insertion_v0_1_M00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:120]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1_M00_AXIS' (8#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1_M00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Pilot_Insertion_v0_1_M00_AXIS_inst' of module 'Pilot_Insertion_v0_1_M00_AXIS' requires 11 connections, but only 10 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:140]
INFO: [Synth 8-638] synthesizing module 'Pilot_Top' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Top.v:23]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Top' (9#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Top.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'frame_length' does not match port width (13) of module 'Pilot_Top' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:166]
WARNING: [Synth 8-689] width (32) of port connection 'pilot_interval' does not match port width (13) of module 'Pilot_Top' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:167]
WARNING: [Synth 8-350] instance 'pilot' of module 'Pilot_Top' requires 14 connections, but only 13 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:155]
INFO: [Synth 8-638] synthesizing module 'frame_counter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/frame_counter.v:22]
INFO: [Synth 8-256] done synthesizing module 'frame_counter' (10#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/frame_counter.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'frame_length' does not match port width (13) of module 'frame_counter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:183]
WARNING: [Synth 8-3848] Net frame_end in module/entity Pilot_Insertion_v0_1 does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:27]
WARNING: [Synth 8-3848] Net error in module/entity Pilot_Insertion_v0_1 does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:28]
INFO: [Synth 8-256] done synthesizing module 'Pilot_Insertion_v0_1' (11#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/56b9/hdl/Pilot_Insertion_v0_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_Pilot_Insertion_0_0' (12#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_Pilot_Insertion_0_0/synth/design_1_Pilot_Insertion_0_0.v:56]
WARNING: [Synth 8-350] instance 'Pilot_Insertion_0' of module 'design_1_Pilot_Insertion_0_0' requires 37 connections, but only 34 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:362]
INFO: [Synth 8-638] synthesizing module 'design_1_Preamble_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_Preamble_0_0/synth/design_1_Preamble_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'Preamble_v0_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1.v:4]
INFO: [Synth 8-638] synthesizing module 'Preamble_v0_1_S00_AXI' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXI.v:233]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXI.v:374]
INFO: [Synth 8-256] done synthesizing module 'Preamble_v0_1_S00_AXI' (13#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'Preamble_v0_1_S00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'Preamble_v0_1_S00_AXIS' (14#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_S00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Preamble_v0_1_S00_AXIS_inst' of module 'Preamble_v0_1_S00_AXIS' requires 10 connections, but only 8 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1.v:117]
INFO: [Synth 8-638] synthesizing module 'Preamble_v0_1_M00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_M00_AXIS.v:119]
INFO: [Synth 8-256] done synthesizing module 'Preamble_v0_1_M00_AXIS' (15#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1_M00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'Preamble_v0_1_M00_AXIS_inst' of module 'Preamble_v0_1_M00_AXIS' requires 10 connections, but only 8 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1.v:134]
INFO: [Synth 8-638] synthesizing module 'preamble' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/preamble.v:23]
INFO: [Synth 8-256] done synthesizing module 'preamble' (16#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/preamble.v:23]
INFO: [Synth 8-256] done synthesizing module 'Preamble_v0_1' (17#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a88e/hdl/Preamble_v0_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_Preamble_0_0' (18#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_Preamble_0_0/synth/design_1_Preamble_0_0.v:56]
WARNING: [Synth 8-350] instance 'Preamble_0' of module 'design_1_Preamble_0_0' requires 33 connections, but only 32 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:397]
INFO: [Synth 8-638] synthesizing module 'design_1_QAM_Modulator_1_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_QAM_Modulator_1_0/synth/design_1_QAM_Modulator_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'QAM_Modulator_v0_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1.v:4]
INFO: [Synth 8-638] synthesizing module 'QAM_Modulator_v0_1_S00_AXI' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXI.v:225]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXI.v:366]
INFO: [Synth 8-256] done synthesizing module 'QAM_Modulator_v0_1_S00_AXI' (19#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'QAM_Modulator_v0_1_S00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXIS.v:4]
INFO: [Synth 8-256] done synthesizing module 'QAM_Modulator_v0_1_S00_AXIS' (20#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_S00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'QAM_Modulator_v0_1_S00_AXIS_inst' of module 'QAM_Modulator_v0_1_S00_AXIS' requires 10 connections, but only 8 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1.v:119]
INFO: [Synth 8-638] synthesizing module 'QAM_Modulator_v0_1_M00_AXIS' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_M00_AXIS.v:113]
INFO: [Synth 8-256] done synthesizing module 'QAM_Modulator_v0_1_M00_AXIS' (21#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1_M00_AXIS.v:4]
WARNING: [Synth 8-350] instance 'QAM_Modulator_v0_1_M00_AXIS_inst' of module 'QAM_Modulator_v0_1_M00_AXIS' requires 10 connections, but only 8 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1.v:137]
INFO: [Synth 8-638] synthesizing module 'qam_top' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Top.v:22]
INFO: [Synth 8-638] synthesizing module 'qam_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_2.v:23]
INFO: [Synth 8-256] done synthesizing module 'qam_2' (22#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_2.v:23]
WARNING: [Synth 8-350] instance 'qam2' of module 'qam_2' requires 5 connections, but only 4 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Top.v:103]
INFO: [Synth 8-638] synthesizing module 'qam_4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v:23]
WARNING: [Synth 8-3848] Net signal_out in module/entity qam_4 does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v:28]
INFO: [Synth 8-256] done synthesizing module 'qam_4' (23#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/edit_QAM_Modulator_v0_1.srcs/sources_1/new/qam_4.v:23]
WARNING: [Synth 8-350] instance 'qam4' of module 'qam_4' requires 5 connections, but only 4 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Top.v:112]
WARNING: [Synth 8-3848] Net signal_out_16 in module/entity qam_top does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Top.v:41]
INFO: [Synth 8-256] done synthesizing module 'qam_top' (24#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Top.v:22]
INFO: [Synth 8-256] done synthesizing module 'QAM_Modulator_v0_1' (25#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/9d7f/hdl/QAM_Modulator_v0_1.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_QAM_Modulator_1_0' (26#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_QAM_Modulator_1_0/synth/design_1_QAM_Modulator_1_0.v:56]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/synth/design_1_axi_dma_0_0.vhd:128]
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21486' bound to instance 'U0' of component 'axi_dma' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/synth/design_1_axi_dma_0_0.vhd:356]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (27#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (28#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (29#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (30#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3576]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (31#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:3604]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net sg_ctl in module/entity axi_dma_register_s2mm does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4673]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (32#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:4837]
WARNING: [Synth 8-3848] Net s2mm_tailpntr_updated_pkt in module/entity axi_dma_reg_module does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8214]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (33#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:8254]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (34#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11685]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (35#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13668]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (36#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13983]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14801]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (37#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:14884]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (38#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11155]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (39#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18487]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (40#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18917]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (41#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:20222]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (42#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (43#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (43#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (44#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (45#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:13741]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (46#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (46#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:4337]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9485]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (47#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:7411]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10072]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10078]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (48#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (49#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (50#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (51#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (51#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (52#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (53#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:10676]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (53#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (53#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (53#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (53#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (54#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12180]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (54#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (54#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (54#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (54#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (83#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (84#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (85#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:20200]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19514]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19515]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19517]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19518]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (86#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:46666]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:2693]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (87#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (88#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17697]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26143]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26144]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (89#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:25723]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (89#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (89#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (89#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (89#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38457]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37313]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37314]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37316]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37338]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37339]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37340]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37341]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (90#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:35726]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (91#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37286]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37975]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized2' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (92#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (93#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:38236]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40628]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (94#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:40129]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (95#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:24201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (96#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (96#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (96#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/5ab6/hdl/lib_fifo_v1_0_rfs.vhd:2097]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (96#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (96#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19492]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:28422]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:9995]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized10' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/6039/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized10' (97#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1881]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (98#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:15669]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19015]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19016]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19018]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19019]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (99#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:14112]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (100#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18990]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (101#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:43113]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (102#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:48516]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21675]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21701]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22372]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22365]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22274]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22345]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:22274]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (103#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:21830]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (104#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/synth/design_1_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-350] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' requires 64 connections, but only 59 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:463]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_P3KODA' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3396]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_P3KODA' (105#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3396]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1E9HINZ' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3542]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1E9HINZ' (106#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3542]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_QJ8X5P' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3834]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_QJ8X5P' (107#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3834]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1D3I8FW' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3980]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1D3I8FW' (108#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3980]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_19B3V30' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4126]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_19B3V30' (109#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4126]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (110#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (111#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (111#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (111#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (111#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder' (112#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave' (113#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter_sasd' (114#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter' (115#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized0' (115#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (116#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (116#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (116#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (116#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice' (117#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (117#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd' (118#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar' (119#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (120#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (121#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:933]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:1697]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2991]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b_downsizer' (122#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen' (124#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo' (125#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv' (126#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_w_axi3_conv' (127#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_fifo_gen__parameterized0' (127#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_fifo__parameterized0' (127#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_a_axi3_conv__parameterized0' (127#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_r_axi3_conv' (128#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi3_conv' (129#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter' (130#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (131#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (132#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2991]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4272]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_r_upsizer' (133#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized0' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized1' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized2' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized3' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized4' (134#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (135#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice' (136#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (137#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized5' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized6' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized7' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized8' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized0' (138#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer' (139#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top' (140#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (141#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/synth/design_1_auto_us_0.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 34 connections, but only 33 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4399]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (142#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4272]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1W60HW0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4740]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_w_upsizer' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5562]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_a_upsizer__parameterized0' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized9' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized10' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized11' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized12' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized1' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0 does not have driver. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7175]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_axi_upsizer__parameterized0' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_11_top__parameterized0' (143#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14452]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_1' (144#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/synth/design_1_auto_us_1.v:58]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_1' requires 40 connections, but only 39 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4891]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1W60HW0' (145#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4740]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (145#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized0' (145#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (146#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl' (147#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo' (148#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized4' (148#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized1' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized5' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_si_transactor__parameterized0' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized1' (149#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_router' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo' (150#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_router' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized2' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized3' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized0' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized1' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized2' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized3' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized4' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized5' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized6' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized7' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized0' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_ndeep_srl__parameterized8' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:1134]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized6' (151#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized2' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized13' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized14' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized15' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized16' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized17' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized2' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized2' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized4' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized5' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_srl_fifo__parameterized1' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:985]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized7' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_wdata_mux__parameterized0' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized3' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized18' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized19' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized20' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized21' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized22' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized3' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized3' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_decerr_slave__parameterized0' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized8' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized9' (152#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:634]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_arbiter' (153#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized2' (153#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar' (154#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized0' (154#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_2' (155#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/synth/design_1_xbar_2.v:59]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2268]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2285]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2286]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2288]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2289]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_2' requires 78 connections, but only 76 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2218]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (156#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:1697]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (157#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (158#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (159#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (160#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:465]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (161#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 116 connections, but only 106 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:707]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2297]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2866]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (162#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2866]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3688]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (163#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:3688]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4435]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_incr_cmd' (164#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wrap_cmd' (165#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_cmd_translator' (166#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_wr_cmd_fsm' (167#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_aw_channel' (168#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3969]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo' (169#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized0' (169#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_b_channel' (170#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_rd_cmd_fsm' (171#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_ar_channel' (172#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4080]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized1' (172#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_simple_fifo__parameterized2' (172#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s_r_channel' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3809]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized4' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized23' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized24' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized25' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized26' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized27' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized4' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized4' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized5' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized28' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized29' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized30' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized31' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axic_register_slice__parameterized32' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized5' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_11_axi_register_slice__parameterized5' (173#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_b2s' (174#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4224]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_11_axi_protocol_converter__parameterized0' (174#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4806]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (175#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:4435]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_addr_decoder__parameterized6' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized3' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_splitter__parameterized3' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized10' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized11' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized12' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized13' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized14' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized15' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized16' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized17' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized18' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_crossbar_sasd__parameterized0' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_12_axi_crossbar__parameterized1' (176#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (177#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/synth/design_1_xbar_1.v:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (178#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:2297]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (179#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (179#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (179#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (180#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (181#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (182#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (183#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (184#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 7 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:896]
INFO: [Synth 8-638] synthesizing module 'design_1_xfft_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:83]
INFO: [Synth 8-3491] module 'xfft_v9_0_11' declared at '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/3950/hdl/xfft_v9_0_vh_rfs.vhd:101787' bound to instance 'U0' of component 'xfft_v9_0_11' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'design_1_xfft_0_0' (244#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xfft_0_0/synth/design_1_xfft_0_0.vhd:83]
WARNING: [Synth 8-350] instance 'xfft_0' of module 'design_1_xfft_0_0' requires 19 connections, but only 16 given [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:904]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (245#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/2e37/xlconcat.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (246#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-256] done synthesizing module 'design_1' (247#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (248#1) [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design equ_rtl has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port a[3]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port a[2]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port a[1]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port a[0]
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port aclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port aset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port ainit
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port sclr
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port sset
WARNING: [Synth 8-3331] design c_shift_ram_v12_0_10_legacy__parameterized72 has unconnected port sinit
WARNING: [Synth 8-3331] design shift_ram__parameterized181 has unconnected port D[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized181 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized173 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized173 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized173 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port shift[4]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port shift[3]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port nfft[4]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port nfft[3]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port nfft[2]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port nfft[1]
WARNING: [Synth 8-3331] design so_run_addr_gen_left_shift has unconnected port nfft[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized168 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized168 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design equ_rtl__parameterized11 has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design equ_rtl__parameterized10 has unconnected port MUXCY_IN
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized85 has unconnected port add
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized85 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized85 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized85 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized85 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized85 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized85 has unconnected port b_signed
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[4]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[3]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[2]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[1]
WARNING: [Synth 8-3331] design r22_cnt_ctrl__parameterized8 has unconnected port NFFT[0]
WARNING: [Synth 8-3331] design shift_ram__parameterized151 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized151 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized151 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized151 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized149 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized149 has unconnected port SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized149 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized149 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized147 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized147 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized147 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized166 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized166 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized166 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design shift_ram__parameterized165 has unconnected port D1
WARNING: [Synth 8-3331] design shift_ram__parameterized165 has unconnected port COMBI_SCLR
WARNING: [Synth 8-3331] design shift_ram__parameterized165 has unconnected port DEPTHx2
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port AINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port ACLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port ASET
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port SINIT
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port SCLR
WARNING: [Synth 8-3331] design c_reg_fd_v12_0_3_viv__parameterized93 has unconnected port SSET
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized83 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized83 has unconnected port bypass
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized83 has unconnected port sclr
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized83 has unconnected port sset
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_lut6_legacy__parameterized83 has unconnected port sinit
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized83 has unconnected port c_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized83 has unconnected port b_in
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized83 has unconnected port a_signed
WARNING: [Synth 8-3331] design c_addsub_v12_0_10_legacy__parameterized83 has unconnected port b_signed
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:43 ; elapsed = 00:04:44 . Memory (MB): peak = 1663.289 ; gain = 732.820 ; free physical = 1504 ; free virtual = 23425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:45 ; elapsed = 00:04:47 . Memory (MB): peak = 1663.289 ; gain = 732.820 ; free physical = 1435 ; free virtual = 23357
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 524 instances were transformed.
  FD => FDRE: 4 instances
  FDE => FDRE: 455 instances
  FDR => FDRE: 61 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1808.625 ; gain = 1.000 ; free physical = 1479 ; free virtual = 23406
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:00 ; elapsed = 00:05:01 . Memory (MB): peak = 1808.625 ; gain = 878.156 ; free physical = 1318 ; free virtual = 23209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:00 ; elapsed = 00:05:01 . Memory (MB): peak = 1808.625 ; gain = 878.156 ; free physical = 1318 ; free virtual = 23209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc, line 78).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst. (constraint file  /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc, line 94).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst. (constraint file  /home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/FFT_Controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Pilot_Insertion_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Preamble_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/QAM_Modulator_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s01_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xfft_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:00 ; elapsed = 00:05:01 . Memory (MB): peak = 1808.625 ; gain = 878.156 ; free physical = 1319 ; free virtual = 23211
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pilot_inserted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ready_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "end_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mst_exec_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ready_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valid_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bit_shift" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:2964]
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "threshold_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "lsig_length_adjust_us" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_xfer_len_eq_0_im2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_addr_aligned_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_no_btt_residue_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc3_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_calc2_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_sm_ld_xfer_reg_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_pcc_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12420]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21637]
INFO: [Synth 8-5544] ROM "sig_token_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_token_eq_one" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18750]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18175]
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_decerr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_slverr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_statcnt_eq_0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_eq_1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_addr_posted_cntr_max" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-5546] ROM "sig_addr_aligned" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_psm_halt_ns" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_psm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_csm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fifo_full_p1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "var_ms_strb_index" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sig_cmdcntl_sm_state_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sig_dbc_max" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:13729]
INFO: [Synth 8-4471] merging register 'GEN_HOLD_NO_DATA.s2mm_cmnd_pending_reg' into 'GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:18552]
INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3572]
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return4" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return3" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:823]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/df1b/hdl/axi_protocol_converter_v2_1_vl_rfs.v:763]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/896d/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5544] ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ret" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
            wait_for_cmd |                              001 |                              001
                  calc_1 |                              010 |                              010
                  calc_2 |                              011 |                              011
                  calc_3 |                              100 |                              100
       wait_on_xfer_push |                              101 |                              101
             chk_if_done |                              110 |                              110
              error_trap |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_pcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                              000 |                              000
           wait_for_pcmd |                              001 |                              001
          ch_error_trap1 |                              010 |                              101
          ch_error_trap2 |                              011 |                              110
      ch_wait_for_sf_cmd |                              100 |                              010
         ch_ld_child_cmd |                              101 |                              011
          ch_chk_if_done |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_10_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:13 ; elapsed = 00:05:15 . Memory (MB): peak = 1808.625 ; gain = 878.156 ; free physical = 1428 ; free virtual = 23330
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare' (logic_gate) to 'design_1_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/reset_sustain.resets_4_pes[4].delay_reset_pe/tc_compare1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/pilot/pilot_inserted" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/pilot/frame_end" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/frame/end_frame" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:8035]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:12502]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:21581]
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_zero_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_MSTR_PCC/sig_brst_cnt_eq_one_im0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_RD_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:16436]
INFO: [Synth 8-4471] merging register 'I_WR_DATA_CNTL/sig_halt_reg_dly1_reg' into 'I_WR_STATUS_CNTLR/sig_halt_reg_dly1_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:17416]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly2_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18844]
INFO: [Synth 8-4471] merging register 'I_S2MM_MMAP_SKID_BUF/sig_reset_reg_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19056]
INFO: [Synth 8-4471] merging register 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg_reg[3:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26357]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_user_type_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_cache_type_reg_reg[3:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27022]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_user_type_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_cache_type_reg[3:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:27075]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_user_reg_reg[3:0]' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg_reg[3:0]' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:26206]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_stop_request_reg' into 'ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1956]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37395]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:37390]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sready_stop_reg_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19796]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_reset_reg_reg' into 'GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19575]
INFO: [Synth 8-4471] merging register 'GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_stop_request_reg' into 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:19570]
INFO: [Synth 8-4471] merging register 'I_WR_STATUS_CNTLR/sig_halt_reg_dly3_reg' into 'I_WR_DATA_CNTL/sig_halt_reg_dly3_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:18788]
INFO: [Synth 8-4471] merging register 'GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/bf41/hdl/axi_datamover_v5_1_vh_rfs.vhd:1957]
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_dbeat_cntr_eq_1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_WR_DATA_CNTL/sig_new_len_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_upper_eq_0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_pre_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/SFIFO_Almost_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE.I_IBTTCC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/SAME_WIDTH_NO_DRE_WDC.I_WDC_STBS_SET/lvar_num_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1_reg' into 'I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/soft_reset_d1_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:727]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '150' to '72' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11848]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '150' to '72' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/46c7/hdl/axi_dma_v7_1_vh_rfs.vhd:11848]
INFO: [Synth 8-5546] ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wrce" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-4471] merging register 'gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' into 'gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1_reg' [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/39ba/hdl/axi_data_fifo_v2_1_vl_rfs.v:950]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-115] binding instance 'i_221' in module 'partition' to reference 'logic__3326' which has no pins
INFO: [Synth 8-3886] merging instance 'design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FFT_Controller_0/\inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/FFT_Controller_0/inst/FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/FFT_Controller_0/\inst/FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[31]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[30]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[29]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[28]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[27]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[26]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[25]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[24]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[23]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[22]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[21]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[20]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[19]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[18]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[17]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[16]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[15]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[14]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[13]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[12]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[11]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/FFT_Controller_v0_1_S00_AXI_inst/slv_reg3_reg[10]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi/data_out_reg[40]) is unused and will be removed from module design_1_FFT_Controller_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pilot_Insertion_0/\inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/Pilot_Insertion_0/inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Pilot_Insertion_0/\inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Pilot_Insertion_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[12]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[11]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[10]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[9]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[8]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[7]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[6]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[5]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[4]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[3]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[2]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[1]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3332] Sequential element (inst/pilot/cnt_frame_reg[0]) is unused and will be removed from module design_1_Pilot_Insertion_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Preamble_0/\inst/Preamble_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/Preamble_0/inst/Preamble_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/Preamble_0/\inst/Preamble_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/read_pointer_reg[3]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/read_pointer_reg[2]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/read_pointer_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/read_pointer_reg[0]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/tx_done_reg) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/count_reg[4]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/count_reg[3]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/count_reg[2]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/count_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/count_reg[0]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/mst_exec_state_reg[1]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Preamble_v0_1_M00_AXIS_inst/mst_exec_state_reg[0]) is unused and will be removed from module design_1_Preamble_0_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[0]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[2]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[3]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[4]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[5]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[6]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[7]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[8]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[9]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[10]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[12]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[13]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[14]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[15]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[16]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[17]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[18]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[19]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[20]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[21]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[22]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[23]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[24]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[25]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[26]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[27]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[28]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[29]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[30]' (FDR) to 'design_1_i/QAM_Modulator_1/inst/qam/qam2/signal_out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/QAM_Modulator_1/\inst/qam/qam2/signal_out_reg[31] )
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/QAM_Modulator_1/\inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/QAM_Modulator_1/inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/QAM_Modulator_1/\inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/read_pointer_reg[3]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/read_pointer_reg[2]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/read_pointer_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/read_pointer_reg[0]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/tx_done_reg) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/count_reg[4]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/count_reg[3]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/count_reg[2]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/count_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/count_reg[0]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/mst_exec_state_reg[1]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/QAM_Modulator_v0_1_M00_AXIS_inst/mst_exec_state_reg[0]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3332] Sequential element (inst/qam/qam2/signal_out_reg[31]) is unused and will be removed from module design_1_QAM_Modulator_1_0.
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[31]' (FDE) to 'design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_drr_reg_reg' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_eof_reg_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[35]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[36]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[36]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[37]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[37]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[38]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[38]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_skid_reg_reg[39] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[4]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[31]' (FDE) to 'design_1_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_sready_stop_reg_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[3]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[4]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[5]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[6]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[7]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[8]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[9]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[10]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[11]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[12]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[13] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[3]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_drr_reg_reg' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_eof_reg_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[8]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[9]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[10]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[11]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[12]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[13]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[14]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_adjusted_addr_incr_ireg2_reg[15]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[7]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[8]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[9]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[10]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[11]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[12]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[13]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[14]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_sstrb_stop_mask_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[5]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[6]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_len_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[0]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[1]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[2]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sstrb_stop_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[5]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[5]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[6]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[6]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[7]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[7]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_interr_reg' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/sg_slverr_reg'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[8]' (FDRE) to 'design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[15]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[11]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_tag_reg_reg[0]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[3]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[2]) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg_reg[1]) is unused and will be removed from module axi_dma.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/first_step_q_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/NO_B_CHANNEL.cmd_b_empty_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/\m00_couplers/auto_pc /\inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALOCK_Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_grant_enc_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.m_mesg_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_mesg_i_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_mem_intercon/xbar/\inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_reg[0].max_n_int_minus_one_ff )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/has_nfft.counter_limit_early_reg[1].max_n_int_minus_one_ff )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/reset_pipe_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/gen_nrt_events.event_status_channel_halt_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/current_state_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/reset_pipe_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/sclr_int_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_len_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_bi )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[0].gen_fdre[0].ff_br )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/xfft_0/U0/i_synth/\axi_wrapper/gen_has_nfft.nfft_expandedm1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/xfft_0/U0/i_synth/\xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:35 ; elapsed = 00:05:37 . Memory (MB): peak = 1808.625 ; gain = 878.156 ; free physical = 1391 ; free virtual = 23294
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:43 ; elapsed = 00:05:46 . Memory (MB): peak = 1938.625 ; gain = 1008.156 ; free physical = 1267 ; free virtual = 23171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:46 ; elapsed = 00:05:50 . Memory (MB): peak = 1988.656 ; gain = 1058.188 ; free physical = 1208 ; free virtual = 23115
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:55 ; elapsed = 00:05:59 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1197 ; free virtual = 23101
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 23 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 24 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-5778] max_fanout handling on net ce_w2c is sub-optimal because some of its loads are not in same hierarchy as its driver   
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/a4c8/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5161]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/0b6b/hdl/axi_register_slice_v2_1_vl_rfs.v:343]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.srcs/sources_1/bd/design_1/ipshared/7ee0/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:57 ; elapsed = 00:06:01 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1227 ; free virtual = 23130
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:57 ; elapsed = 00:06:01 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1230 ; free virtual = 23133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:59 ; elapsed = 00:06:03 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1229 ; free virtual = 23133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:06:00 ; elapsed = 00:06:03 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1229 ; free virtual = 23133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1246 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1246 ; free virtual = 23153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     2|
|3     |CARRY4    |   237|
|4     |DSP48E1   |     8|
|5     |DSP48E1_1 |     4|
|6     |LUT1      |   563|
|7     |LUT2      |  1135|
|8     |LUT3      |  2499|
|9     |LUT4      |  1168|
|10    |LUT5      |   905|
|11    |LUT6      |  1412|
|12    |MUXCY     |   862|
|13    |MUXF7     |    59|
|14    |PS7       |     1|
|15    |RAM32M    |     4|
|16    |RAM32X1D  |     1|
|17    |RAMB18E1  |     1|
|18    |RAMB18SDP |     3|
|19    |RAMB36E1  |     2|
|20    |SRL16     |     1|
|21    |SRL16E    |  1258|
|22    |SRLC32E   |   270|
|23    |XORCY     |   814|
|24    |FD        |     4|
|25    |FDCE      |    69|
|26    |FDE       |   408|
|27    |FDPE      |    63|
|28    |FDR       |    52|
|29    |FDRE      |  8951|
|30    |FDSE      |   177|
|31    |IBUF      |     3|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2002.656 ; gain = 1072.188 ; free physical = 1246 ; free virtual = 23153
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7405 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:44 ; elapsed = 00:05:48 . Memory (MB): peak = 2002.656 ; gain = 756.844 ; free physical = 1245 ; free virtual = 23152
Synthesis Optimization Complete : Time (s): cpu = 00:06:00 ; elapsed = 00:06:04 . Memory (MB): peak = 2002.664 ; gain = 1072.195 ; free physical = 1248 ; free virtual = 23155
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2404 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 786 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 292 instances
  FD => FDRE: 4 instances
  FDE => FDRE: 408 instances
  FDR => FDRE: 52 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAMB18SDP => RAMB18E1: 3 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 21 instances

INFO: [Common 17-83] Releasing license: Synthesis
1316 Infos, 254 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:01 ; elapsed = 00:06:05 . Memory (MB): peak = 2002.664 ; gain = 917.770 ; free physical = 1256 ; free virtual = 23160
INFO: [Common 17-1381] The checkpoint '/home/alex/GitHub/ip-cores/project/ofdm_baseband/ofdm_baseband.runs/synth_2/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2026.668 ; gain = 0.000 ; free physical = 1239 ; free virtual = 23148
INFO: [Common 17-206] Exiting Vivado at Fri May 25 12:29:54 2018...
