

================================================================
== Vitis HLS Report for 'run'
================================================================
* Date:           Wed Sep 21 16:40:35 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      148|      258|  2.960 us|  5.160 us|  149|  259|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_395_2  |      256|      256|         2|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 3 6 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln363 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0" [detector_solid/abs_solid_detector.cpp:363]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln363 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0" [detector_solid/abs_solid_detector.cpp:363]   --->   Operation 8 'specinterface' 'specinterface_ln363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 64, i32 0, void @empty, void @empty_8, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i48 %contr"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_2, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %contr, void @empty_1, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %trainedRegions, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %trainedRegions, i64 666, i64 207, i64 1"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %trainedRegions"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %realcheckId, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %realcheckId, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %realcheckId"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_regions_in, void @empty_18, i32 0, i32 0, void @empty_9, i32 1, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %n_regions_in, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_regions_in"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_13, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sharedMem, void @empty_12, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_5, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %toScheduler, void @empty_11, i32 1, i32 1, void @empty_16, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %toScheduler"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%sharedMem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %sharedMem"   --->   Operation 31 'read' 'sharedMem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%contr_read = read i48 @_ssdm_op_Read.ap_none.i48, i48 %contr"   --->   Operation 32 'read' 'contr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%contr_checkId_V = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %contr_read, i32 16, i32 31"   --->   Operation 33 'partselect' 'contr_checkId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%contr_taskId_V = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %contr_read, i32 32, i32 39"   --->   Operation 34 'partselect' 'contr_taskId_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 35 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 36 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 37 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 38 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 39 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 40 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 41 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specreset_ln376 = specreset void @_ssdm_op_SpecReset, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:376]   --->   Operation 42 'specreset' 'specreset_ln376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 43 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 44 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 45 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 46 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 47 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 48 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 49 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 50 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 51 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_4, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 52 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_3, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 53 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_2, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 54 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 55 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 56 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 57 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 58 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 59 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @p_ZZ3run10controlStrPA16_8REGION_TP6ap_intILi8EES5_PS3_ILi32EERN3hls6streamIS4_Li_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 60 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_7, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 61 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_6, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 62 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_5, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 63 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_10, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 64 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_9, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 65 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_8, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 66 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_13, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 67 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_12, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 68 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_11, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 69 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_16, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 70 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_15, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 71 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_14, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 72 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_19, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 73 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_18, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 74 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_17, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 75 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_22, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 76 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_21, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 77 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_20, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 78 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_25, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 79 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_24, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 80 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_23, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 81 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_28, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 82 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_27, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 83 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_26, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 84 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_31, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 85 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_30, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 86 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_29, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 87 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_32, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 88 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions_1, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 89 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specreset_ln377 = specreset void @_ssdm_op_SpecReset, void @run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_regions, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:377]   --->   Operation 90 'specreset' 'specreset_ln377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specreset_ln378 = specreset void @_ssdm_op_SpecReset, i8 %n_regions_V, i64 1, void @empty_9" [detector_solid/abs_solid_detector.cpp:378]   --->   Operation 91 'specreset' 'specreset_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (3.52ns)   --->   "%outcomeInRam = add i64 %sharedMem_read, i64 16384" [detector_solid/abs_solid_detector.cpp:385]   --->   Operation 92 'add' 'outcomeInRam' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%fsmstate_load = load i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:388]   --->   Operation 93 'load' 'fsmstate_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln388 = br i1 %fsmstate_load, void %for.inc13.preheader, void %if.then17" [detector_solid/abs_solid_detector.cpp:388]   --->   Operation 94 'br' 'br_ln388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 95 'alloca' 'i' <Predicate = (!fsmstate_load)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln395 = store i8 0, i8 %i" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 96 'store' 'store_ln395' <Predicate = (!fsmstate_load)> <Delay = 1.58>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln395 = br void %for.inc13" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 97 'br' 'br_ln395' <Predicate = (!fsmstate_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.50>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 98 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln395 = zext i8 %i_1" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 99 'zext' 'zext_ln395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.55ns)   --->   "%icmp_ln395 = icmp_eq  i8 %i_1, i8 128" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 100 'icmp' 'icmp_ln395' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i_1, i8 1" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 102 'add' 'i_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln395 = br i1 %icmp_ln395, void %for.inc13.split, void %for.end15" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 103 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%n_regions_in_addr = getelementptr i8 %n_regions_in, i64 0, i64 %zext_ln395" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 104 'getelementptr' 'n_regions_in_addr' <Predicate = (!icmp_ln395)> <Delay = 0.00>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%n_regions_in_load = load i7 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 105 'load' 'n_regions_in_load' <Predicate = (!icmp_ln395)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_2 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln395 = store i8 %i_2, i8 %i" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 106 'store' 'store_ln395' <Predicate = (!icmp_ln395)> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln401 = store i1 1, i1 %fsmstate" [detector_solid/abs_solid_detector.cpp:401]   --->   Operation 107 'store' 'store_ln401' <Predicate = (icmp_ln395)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln403 = br void %if.end19" [detector_solid/abs_solid_detector.cpp:403]   --->   Operation 108 'br' 'br_ln403' <Predicate = (icmp_ln395)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln395 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 109 'specloopname' 'specloopname_ln395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/2] (3.25ns)   --->   "%n_regions_in_load = load i7 %n_regions_in_addr" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 110 'load' 'n_regions_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%n_regions_V_addr = getelementptr i8 %n_regions_V, i64 0, i64 %zext_ln395" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 111 'getelementptr' 'n_regions_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln397 = store i8 %n_regions_in_load, i7 %n_regions_V_addr" [detector_solid/abs_solid_detector.cpp:397]   --->   Operation 112 'store' 'store_ln397' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln395 = br void %for.inc13" [detector_solid/abs_solid_detector.cpp:395]   --->   Operation 113 'br' 'br_ln395' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 14.6>
ST_4 : Operation 114 [2/2] (14.6ns)   --->   "%call_ln404 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:404]   --->   Operation 114 'call' 'call_ln404' <Predicate = true> <Delay = 14.6> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln404 = call void @runTestAfterInit, i256 %gmem, i64 %sharedMem_read, i8 %contr_taskId_V, i16 %contr_checkId_V, i64 %outcomeInRam, i8 %toScheduler, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_7, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_6, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_5, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_4, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_3, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_2, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data_1, i32 %run_controlStr_REGION_T_16_ap_int_ap_int_ap_int_stream_data, i8 %n_regions_V" [detector_solid/abs_solid_detector.cpp:404]   --->   Operation 115 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end19"   --->   Operation 116 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln406 = ret" [detector_solid/abs_solid_detector.cpp:406]   --->   Operation 117 'ret' 'ret_ln406' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	s_axi read operation ('sharedMem') on port 'sharedMem' [42]  (1 ns)
	'add' operation ('outcomeInRam', detector_solid/abs_solid_detector.cpp:385) [103]  (3.52 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'load' operation ('i', detector_solid/abs_solid_detector.cpp:395) on local variable 'i' [111]  (0 ns)
	'add' operation ('i', detector_solid/abs_solid_detector.cpp:395) [115]  (1.92 ns)
	'store' operation ('store_ln395', detector_solid/abs_solid_detector.cpp:395) of variable 'i', detector_solid/abs_solid_detector.cpp:395 on local variable 'i' [123]  (1.59 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('n_regions_in_load', detector_solid/abs_solid_detector.cpp:397) on array 'n_regions_in' [120]  (3.25 ns)
	'store' operation ('store_ln397', detector_solid/abs_solid_detector.cpp:397) of variable 'n_regions_in_load', detector_solid/abs_solid_detector.cpp:397 on array 'n_regions_V' [122]  (3.25 ns)

 <State 4>: 14.6ns
The critical path consists of the following:
	'call' operation ('call_ln404', detector_solid/abs_solid_detector.cpp:404) to 'runTestAfterInit' [129]  (14.6 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
