bank0 = {
  0x00: 'WHO_AM_I',
  0x03: 'USER_CTRL',
  0x05: 'LP_CONFIG',
  0x06: 'PWR_MGMT_1',
  0x07: 'PWR_MGMT_2',
  0x0f: 'INT_PIN_CFG',
  0x10: 'INT_ENABLE',
  0x11: 'INT_ENABLE_1',
  0x12: 'INT_ENABLE_2',
  0x13: 'INT_ENABLE_3',
  0x17: 'I2C_MST_STATUS',
  0x19: 'INT_STATUS',
  0x1a: 'INT_STATUS_1',
  0x1b: 'INT_STATUS_2',
  0x1c: 'INT_STATUS_3',
  0x28: 'DELAY_TIMEH',
  0x29: 'DELAY_TIMEL',
  0x2d: 'ACCEL_XOUT_H',
  0x2e: 'ACCEL_XOUT_L',
  0x2f: 'ACCEL_YOUT_H',
  0x30: 'ACCEL_YOUT_L',
  0x31: 'ACCEL_ZOUT_H',
  0x32: 'ACCEL_ZOUT_L',
  0x33: 'GYRO_XOUT_H',
  0x34: 'GYRO_XOUT_L',
  0x35: 'GYRO_YOUT_H',
  0x36: 'GYRO_YOUT_L',
  0x37: 'GYRO_ZOUT_H',
  0x38: 'GYRO_ZOUT_L',
  0x39: 'TEMP_OUT_H',
  0x3a: 'TEMP_OUT_L',
  0x3b: 'EXT_SLV_SENS_DATA_00',
  0x3c: 'EXT_SLV_SENS_DATA_01',
  0x3d: 'EXT_SLV_SENS_DATA_02',
  0x3e: 'EXT_SLV_SENS_DATA_03',
  0x3f: 'EXT_SLV_SENS_DATA_04',
  0x40: 'EXT_SLV_SENS_DATA_05',
  0x41: 'EXT_SLV_SENS_DATA_06',
  0x42: 'EXT_SLV_SENS_DATA_07',
  0x43: 'EXT_SLV_SENS_DATA_08',
  0x44: 'EXT_SLV_SENS_DATA_09',
  0x45: 'EXT_SLV_SENS_DATA_10',
  0x46: 'EXT_SLV_SENS_DATA_11',
  0x47: 'EXT_SLV_SENS_DATA_12',
  0x48: 'EXT_SLV_SENS_DATA_13',
  0x49: 'EXT_SLV_SENS_DATA_14',
  0x4a: 'EXT_SLV_SENS_DATA_15',
  0x4b: 'EXT_SLV_SENS_DATA_16',
  0x4c: 'EXT_SLV_SENS_DATA_17',
  0x4d: 'EXT_SLV_SENS_DATA_18',
  0x4e: 'EXT_SLV_SENS_DATA_19',
  0x4f: 'EXT_SLV_SENS_DATA_20',
  0x50: 'EXT_SLV_SENS_DATA_21',
  0x51: 'EXT_SLV_SENS_DATA_22',
  0x52: 'EXT_SLV_SENS_DATA_23',
  0x66: 'FIFO_EN_1',
  0x67: 'FIFO_EN_2',
  0x68: 'FIFO_RST',
  0x69: 'FIFO_MODE',
  0x70: 'FIFO_COUNTH',
  0x71: 'FIFO_COUNTL',
  0x72: 'FIFO_R_W',
  0x74: 'DATA_RDY_STATUS',
  0x76: 'FIFO_CFG',
  0x7f: 'REG_BANK_SEL',
}
bank1 = {
  0x02: 'SELF_TEST_X_GYRO',
  0x03: 'SELF_TEST_Y_GYRO',
  0x04: 'SELF_TEST_Z_GYRO',
  0x0e: 'SELF_TEST_X_ACCEL',
  0x0f: 'SELF_TEST_Y_ACCEL',
  0x10: 'SELF_TEST_Z_ACCEL',
  0x14: 'XA_OFFS_H',
  0x15: 'XA_OFFS_L',
  0x17: 'YA_OFFS_H',
  0x18: 'YA_OFFS_L',
  0x1a: 'ZA_OFFS_H',
  0x1b: 'ZA_OFFS_L',
  0x7f: 'REG_BANK_SEL',
}
bank2 = {
  0x00: 'GYRO_SMPLRT_DIV',
  0x01: 'GYRO_CONFIG_1',
  0x02: 'GYRO_CONFIG_2',
  0x03: 'XG_OFFS_USRH',
  0x04: 'XG_OFFS_USRL',
  0x05: 'YG_OFFS_USRH',
  0x06: 'YG_OFFS_USRL',
  0x07: 'ZG_OFFS_USRH',
  0x08: 'ZG_OFFS_USRL',
  0x09: 'ODR_ALIGN_EN',
  0x10: 'ACCEL_SMPLRT_DIV_1',
  0x11: 'ACCEL_SMPLRT_DIV_2',
  0x12: 'ACCEL_INTEL_CTRL',
  0x13: 'ACCEL_WOM_THR',
  0x14: 'ACCEL_CONFIG',
  0x15: 'ACCEL_CONFIG_2',
  0x52: 'FSYNC_CONFIG',
  0x53: 'TEMP_CONFIG',
  0x54: 'MOD_CTRL_USR',
  0x7f: 'REG_BANK_SEL',
}
bank3 = {
  0x00: 'I2C_MST_ODR_CONFIG',
  0x01: 'I2C_MST_CTRL',
  0x02: 'I2C_MST_DELAY_CTRL',
  0x03: 'I2C_SLV0_ADDR',
  0x04: 'I2C_SLV0_REG',
  0x05: 'I2C_SLV0_CTRL',
  0x06: 'I2C_SLV0_DO',
  0x07: 'I2C_SLV1_ADDR',
  0x08: 'I2C_SLV1_REG',
  0x09: 'I2C_SLV1_CTRL',
  0x0a: 'I2C_SLV1_DO',
  0x0b: 'I2C_SLV2_ADDR',
  0x0c: 'I2C_SLV2_REG',
  0x0d: 'I2C_SLV2_CTRL',
  0x0e: 'I2C_SLV2_DO',
  0x0f: 'I2C_SLV3_ADDR',
  0x10: 'I2C_SLV3_REG',
  0x11: 'I2C_SLV3_CTRL',
  0x12: 'I2C_SLV3_DO',
  0x13: 'I2C_SLV4_ADDR',
  0x14: 'I2C_SLV4_REG',
  0x15: 'I2C_SLV4_CTRL',
  0x16: 'I2C_SLV4_DO',
  0x17: 'I2C_SLV4_DI',
  0x7f: 'REG_BANK_SEL',
}
register_banks = [bank0,bank1,bank2,bank3]
