

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 22:43:22 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   587536|   587536|  5.875 ms|  5.875 ms|  587536|  587536|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   587534|   587534|        24|          9|          9|  65280|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    481|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|     613|    620|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    402|    -|
|Register         |        -|    -|     787|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|    1400|   1503|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_11s_8ns_14_1_1_U285   |mul_11s_8ns_14_1_1   |        0|   1|    0|    5|    0|
    |mul_7s_8ns_10_1_1_U290    |mul_7s_8ns_10_1_1    |        0|   0|    0|   40|    0|
    |mul_8ns_10ns_17_1_1_U286  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_8ns_10ns_17_1_1_U287  |mul_8ns_10ns_17_1_1  |        0|   0|    0|   62|    0|
    |mul_9ns_11ns_19_1_1_U289  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mux_3_2_32_1_1_U288       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |mux_3_2_32_1_1_U291       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |mux_3_2_32_1_1_U292       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |mux_3_2_32_1_1_U293       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |mux_3_2_32_1_1_U294       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |mux_3_2_32_1_1_U295       |mux_3_2_32_1_1       |        0|   0|    0|   14|    0|
    |urem_8ns_8ns_8_12_1_U282  |urem_8ns_8ns_8_12_1  |        0|   0|  189|  106|    0|
    |urem_8ns_8ns_8_12_1_U283  |urem_8ns_8ns_8_12_1  |        0|   0|  189|  106|    0|
    |urem_9ns_8ns_9_13_1_U284  |urem_9ns_8ns_9_13_1  |        0|   0|  235|  150|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                     |                     |        0|   2|  613|  620|    0|
    +--------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_406_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln40_fu_633_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_546_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln41_fu_672_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln45_1_fu_532_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln45_fu_486_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln46_1_fu_599_p2     |         +|   0|  0|  16|           9|           2|
    |add_ln46_2_fu_526_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln46_fu_585_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln50_1_fu_899_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln50_2_fu_795_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln50_3_fu_929_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln50_4_fu_841_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln50_5_fu_937_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln50_6_fu_950_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln50_7_fu_962_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln50_fu_742_p2       |         +|   0|  0|  18|          11|          11|
    |sub_ln50_1_fu_701_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln50_fu_886_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln40_1_fu_442_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_474_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln41_fu_480_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_400_p2      |      icmp|   0|  0|  23|          16|          10|
    |icmp_ln41_fu_418_p2      |      icmp|   0|  0|  22|          15|          14|
    |icmp_ln45_fu_436_p2      |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln46_fu_430_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln41_1_fu_468_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_448_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln45_1_fu_498_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln45_fu_492_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_1_fu_646_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_2_fu_665_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln40_fu_639_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_678_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_727_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln41_3_fu_552_p3  |    select|   0|  0|  15|           1|           1|
    |select_ln41_fu_454_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln45_1_fu_512_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln45_2_fu_538_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln45_fu_504_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_424_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_fu_462_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 481|         251|         197|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                               | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                                          |  54|         10|    1|         10|
    |ap_done_int                                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   9|          2|    1|          2|
    |c_fu_114                                                           |   9|          2|    8|         16|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |  20|          4|   14|         56|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |  20|          4|   14|         56|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |  20|          4|   14|         56|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  26|          5|   10|         50|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  26|          5|   10|         50|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |  14|          3|   10|         30|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  26|          5|   10|         50|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |  14|          3|   10|         30|
    |grp_fu_341_p0                                                      |  20|          4|   32|        128|
    |grp_fu_341_p1                                                      |  20|          4|   32|        128|
    |grp_fu_345_p1                                                      |  20|          4|   32|        128|
    |i_fu_126                                                           |   9|          2|    7|         14|
    |indvar_flatten31_fu_122                                            |   9|          2|    9|         18|
    |indvar_flatten45_fu_130                                            |   9|          2|   15|         30|
    |indvar_flatten86_fu_138                                            |   9|          2|   16|         32|
    |o_fu_134                                                           |   9|          2|    3|          6|
    |r_fu_118                                                           |   9|          2|    2|          4|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                              | 402|         82|  264|        932|
    +-------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln46_1_reg_1111                                                 |   9|   0|    9|          0|
    |add_ln46_1_reg_1111_pp0_iter1_reg                                   |   9|   0|    9|          0|
    |add_ln46_reg_1105                                                   |   8|   0|    8|          0|
    |add_ln46_reg_1105_pp0_iter1_reg                                     |   8|   0|    8|          0|
    |add_ln50_3_reg_1215                                                 |  10|   0|   10|          0|
    |add_ln50_5_reg_1220                                                 |  10|   0|   10|          0|
    |add_ln50_7_reg_1240                                                 |  10|   0|   10|          0|
    |and_ln40_1_reg_1085                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                           |   9|   0|    9|          0|
    |ap_done_reg                                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                    |   1|   0|    1|          0|
    |bitcast_ln41_reg_1135                                               |  32|   0|   32|          0|
    |c_fu_114                                                            |   8|   0|    8|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_15_reg_1245  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_16_reg_1251  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_17_reg_1257  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_18_reg_1288  |  32|   0|   32|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_19_reg_1293  |  32|   0|   32|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_20_reg_1298  |  32|   0|   32|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_21_reg_1268  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_22_reg_1273  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_23_reg_1278  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_24_reg_1303  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_25_reg_1309  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_26_reg_1315  |  10|   0|   10|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_27_reg_1326  |  32|   0|   32|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_28_reg_1331  |  32|   0|   32|          0|
    |conv2_float_255_255_float_64_1_1_float_float_255_255_o_29_reg_1336  |  32|   0|   32|          0|
    |i_fu_126                                                            |   7|   0|    7|          0|
    |icmp_ln40_reg_1074                                                  |   1|   0|    1|          0|
    |icmp_ln40_reg_1074_pp0_iter1_reg                                    |   1|   0|    1|          0|
    |icmp_ln41_reg_1078                                                  |   1|   0|    1|          0|
    |indvar_flatten31_fu_122                                             |   9|   0|    9|          0|
    |indvar_flatten45_fu_130                                             |  15|   0|   15|          0|
    |indvar_flatten86_fu_138                                             |  16|   0|   16|          0|
    |mul_1_reg_1321                                                      |  32|   0|   32|          0|
    |mul_2_reg_1351                                                      |  32|   0|   32|          0|
    |mul_ln45_reg_1203                                                   |  10|   0|   10|          0|
    |mul_ln50_reg_1128                                                   |  14|   0|   14|          0|
    |mul_reg_1263                                                        |  32|   0|   32|          0|
    |o_fu_134                                                            |   3|   0|    3|          0|
    |r_fu_118                                                            |   2|   0|    2|          0|
    |reg_349                                                             |  32|   0|   32|          0|
    |select_ln40_1_reg_1117                                              |   3|   0|    3|          0|
    |select_ln45_1_reg_1099                                              |   2|   0|    2|          0|
    |select_ln45_1_reg_1099_pp0_iter1_reg                                |   2|   0|    2|          0|
    |select_ln45_reg_1091                                                |   8|   0|    8|          0|
    |select_ln45_reg_1091_pp0_iter1_reg                                  |   8|   0|    8|          0|
    |tmp_2_reg_1210                                                      |  32|   0|   32|          0|
    |tmp_3_reg_1283                                                      |  32|   0|   32|          0|
    |tmp_5_reg_1346                                                      |  32|   0|   32|          0|
    |tmp_s_reg_1172                                                      |  32|   0|   32|          0|
    |trunc_ln1_reg_1166                                                  |   2|   0|    2|          0|
    |trunc_ln1_reg_1166_pp0_iter2_reg                                    |   2|   0|    2|          0|
    |trunc_ln50_1_reg_1197                                               |   2|   0|    2|          0|
    |trunc_ln50_1_reg_1197_pp0_iter2_reg                                 |   2|   0|    2|          0|
    |trunc_ln_reg_1140                                                   |   2|   0|    2|          0|
    |trunc_ln_reg_1140_pp0_iter2_reg                                     |   2|   0|    2|          0|
    |urem_ln46_reg_1146                                                  |   8|   0|    8|          0|
    |urem_ln50_reg_1177                                                  |   8|   0|    8|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 787|   0|  787|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1036_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1036_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1036_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1036_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1036_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1040_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1040_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1040_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|grp_fu_1040_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                conv2_Pipeline_OUT_ROW_COL|  return value|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_2_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_2|         array|
|weight_buffer_address0                                             |  out|    8|   ap_memory|                                             weight_buffer|         array|
|weight_buffer_ce0                                                  |  out|    1|   ap_memory|                                             weight_buffer|         array|
|weight_buffer_q0                                                   |   in|   32|   ap_memory|                                             weight_buffer|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_address0  |  out|   14|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_2_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_2|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_address0  |  out|   14|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_1_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_i_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_address0    |  out|   14|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_i_q0          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_i|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address0  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_we0       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_d0        |  out|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q0        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_address1  |  out|   10|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_ce1       |  out|    1|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_1_q1        |   in|   32|   ap_memory|  conv2_float_255_255_float_64_1_1_float_float_255_255_o_1|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address0    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_we0         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_d0          |  out|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q0          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_address1    |  out|   10|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_ce1         |  out|    1|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
|conv2_float_255_255_float_64_1_1_float_float_255_255_o_q1          |   in|   32|   ap_memory|    conv2_float_255_255_float_64_1_1_float_float_255_255_o|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

