Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jun 01 10:24:02 2015
 makeiplocal -corename axi_xadc -corever 1.00.a -srcpath C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\ -destpath C:/Users/Cody/Documents/test/ -xmpfile C:/Users/Cody/Documents/test/system.xmp started...

Making IP axi_xadc_v1_00_a local.... 

Copying the dependent library 'proc_common_v3_00_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_proc_common_v3_00_a'.... 

Copying the dependent library 'interrupt_control_v2_01_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_interrupt_control_v2_01_a'.... 

Copying the dependent library 'axi_lite_ipif_v1_01_a' to the local pcores
directory and renaming it to 'axi_xadc_v1_00_a_axi_lite_ipif_v1_01_a'.... 

Log file was written to
C:/Users/Cody/Documents/test//pcores/axi_xadc_v1_00_a/make_ip_local.log 

Core axi_xadc_v1_00_a is now local to the project. 

Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
IP was made local successfully.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
Assigned Driver sysmon 5.03.a for instance axi_xadc_0
axi_xadc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_xadc, INSTANCE: axi_xadc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_xadc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_xadc_0
Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
Assigned Driver generic 1.00.a for instance ring_osc_controller_0
ring_osc_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_0
Assigned Driver generic 1.00.a for instance ring_osc_controller_1
ring_osc_controller_1 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_1
Assigned Driver generic 1.00.a for instance ring_osc_controller_2
ring_osc_controller_2 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_2
Assigned Driver generic 1.00.a for instance ring_osc_controller_3
ring_osc_controller_3 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_3
Assigned Driver generic 1.00.a for instance ring_osc_controller_4
ring_osc_controller_4 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x70a80000-0x70a8ffff) ring_osc_controller_4	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_4
Assigned Driver generic 1.00.a for instance ring_osc_controller_5
ring_osc_controller_5 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x70a80000-0x70a8ffff) ring_osc_controller_4	axi4lite_0
  (0x70aa0000-0x70aaffff) ring_osc_controller_5	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_5
Assigned Driver generic 1.00.a for instance ring_osc_controller_6
ring_osc_controller_6 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x70a80000-0x70a8ffff) ring_osc_controller_4	axi4lite_0
  (0x70aa0000-0x70aaffff) ring_osc_controller_5	axi4lite_0
  (0x70ac0000-0x70acffff) ring_osc_controller_6	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_6
Assigned Driver generic 1.00.a for instance ring_osc_controller_7
ring_osc_controller_7 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x70a80000-0x70a8ffff) ring_osc_controller_4	axi4lite_0
  (0x70aa0000-0x70aaffff) ring_osc_controller_5	axi4lite_0
  (0x70ac0000-0x70acffff) ring_osc_controller_6	axi4lite_0
  (0x70ae0000-0x70aeffff) ring_osc_controller_7	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_7
Assigned Driver generic 1.00.a for instance ring_osc_controller_8
ring_osc_controller_8 has been added to the project
WARNING:EDK:2137 - Peripheral ring_osc_controller_8 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x70a00000-0x70a0ffff) ring_osc_controller_0	axi4lite_0
  (0x70a20000-0x70a2ffff) ring_osc_controller_1	axi4lite_0
  (0x70a40000-0x70a4ffff) ring_osc_controller_2	axi4lite_0
  (0x70a60000-0x70a6ffff) ring_osc_controller_3	axi4lite_0
  (0x70a80000-0x70a8ffff) ring_osc_controller_4	axi4lite_0
  (0x70aa0000-0x70aaffff) ring_osc_controller_5	axi4lite_0
  (0x70ac0000-0x70acffff) ring_osc_controller_6	axi4lite_0
  (0x70ae0000-0x70aeffff) ring_osc_controller_7	axi4lite_0
  (0x70b00000-0x70b0ffff) ring_osc_controller_8	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use ring_osc_controller_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: ring_osc_controller_8
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_0 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_1 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_2 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_3 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_4 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_5 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_6 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_7 has been deleted from the project
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/user_logic.vhd'
ERROR:EDK:1405 - File not found in any repository 'ring_osc_controller_v1_00_a/hdl/vhdl/ring_osc_controller.vhd'
ring_osc_controller_8 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_0
reconfigurable_peripherials_0 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_0
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_1
reconfigurable_peripherials_1 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_1
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_2
reconfigurable_peripherials_2 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_2
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_3
reconfigurable_peripherials_3 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_3
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_4
reconfigurable_peripherials_4 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_4
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_5
reconfigurable_peripherials_5 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_5
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_6
reconfigurable_peripherials_6 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_6
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_7
reconfigurable_peripherials_7 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_7
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_8
reconfigurable_peripherials_8 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_8 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_8
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_9
reconfigurable_peripherials_9 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_9 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_9
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_10
reconfigurable_peripherials_10 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_10 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_1
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Create new axi2axi_connector IP instance axi2axi_connector_1
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect port INTERCONNECT_ARESETN in axi_interconnect_1 to port INTERCONNECT_ARESETN in proc_sys_reset_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_10
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_11
reconfigurable_peripherials_11 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_11 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_11
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_12
reconfigurable_peripherials_12 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_12 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_12
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_13
reconfigurable_peripherials_13 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_13 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_13
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_14
reconfigurable_peripherials_14 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_14 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_14
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_15
reconfigurable_peripherials_15 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_15 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_15
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_16
reconfigurable_peripherials_16 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_16 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_16
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_17
reconfigurable_peripherials_17 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_17 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_17
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_18
reconfigurable_peripherials_18 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_18 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_18
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_19
reconfigurable_peripherials_19 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_19 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_19
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_20
reconfigurable_peripherials_20 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_20 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_20
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_21
reconfigurable_peripherials_21 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_21 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72560000-0x7256ffff) reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_21
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_22
reconfigurable_peripherials_22 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_22 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72560000-0x7256ffff) reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72580000-0x7258ffff) reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_22
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_23
reconfigurable_peripherials_23 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_23 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72560000-0x7256ffff) reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72580000-0x7258ffff) reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725a0000-0x725affff) reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_23
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_24
reconfigurable_peripherials_24 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_24 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72560000-0x7256ffff) reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72580000-0x7258ffff) reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725a0000-0x725affff) reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725c0000-0x725cffff) reconfigurable_peripherials_24	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_24
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_25
reconfigurable_peripherials_25 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_25 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_2
Assigned Driver generic 1.00.a for instance axi_interconnect_2
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72480000-0x7248ffff) reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724a0000-0x724affff) reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724c0000-0x724cffff) reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x724e0000-0x724effff) reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72500000-0x7250ffff) reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72520000-0x7252ffff) reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72540000-0x7254ffff) reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72560000-0x7256ffff) reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72580000-0x7258ffff) reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725a0000-0x725affff) reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725c0000-0x725cffff) reconfigurable_peripherials_24	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x725e0000-0x725effff) reconfigurable_peripherials_25	axi4lite_0->axi2axi_connector_1->axi_interconnect_1->axi2axi_connector_2->axi_interconnect_2
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Create new axi2axi_connector IP instance axi2axi_connector_2
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect port INTERCONNECT_ARESETN in axi_interconnect_2 to port INTERCONNECT_ARESETN in proc_sys_reset_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_25
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_26
reconfigurable_peripherials_26 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_26 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_26, however there is problem when generating address, please generate address manually
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_27
reconfigurable_peripherials_27 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_27 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_27, however there is problem when generating address, please generate address manually
Assigned Driver hwicap 8.01.a for instance axi_hwicap_0
axi_hwicap_0 has been added to the project
ERROR:EDK - axi_hwicap_0 (axi_hwicap) - 
The EOS_IN port has to be connected to a valid EOS signal.
 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_hwicap_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Address Generator can not generate address map for your design. Please check if there is address conflict, clear the conflict and re-generate the address map.Please consult the online help for how to let Address Generator to overwrite the address. If Address Generator still can not generate the address map, please provide the address map manually.
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneWARNING:EDK - Generate address failed during auto bus connection
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_hwicap_0, however there is problem when generating address, please generate address manually
Assigned Driver generic 1.00.a for instance fan_controller_0
fan_controller_0 has been added to the project
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:3759 - AddresGen MHS Error Invalid value for C_BASEADDR of axi_hwicap_0Base address is larger than high address.
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK - Generate address failed during auto bus connection
Assigned Driver bram 3.03.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.03.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
bram_block_0 has been added to the project
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Can't connect instance axi2axi_connector_2 bus interface S_AXI to bus axi4lite_0
MAX_SLAVES exceeded for bus instance axi4lite_0, because there are already 16 slave instances are connected to axi4lite_0
ERROR:EDK - MAX_SLAVES exceeded for bus instance axi4lite_0, because there are already 16 slave instances are connected to axi4lite_0
ERROR:EDK:3694 - Could not connect bus interface S_AXI to axi4lite_0.
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x725e0000-0x725effff and INST:axi2axi_connector_1 BASEADDR-HIGHADDR:0x725e0000-0x725effff - address space overlap!
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:microblaze_0_d_bram_ctrl_1 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:microblaze_0_d_bram_ctrl BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x725e0000-0x725effff and INST:axi2axi_connector_1 BASEADDR-HIGHADDR:0x725e0000-0x725effff - address space overlap!
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:microblaze_0_i_bram_ctrl_1 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:microblaze_0_i_bram_ctrl BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK:4056 - INST:microblaze_0_d_bram_ctrl_1 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:microblaze_0_d_bram_ctrl BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x725e0000-0x725effff and INST:axi2axi_connector_1 BASEADDR-HIGHADDR:0x725e0000-0x725effff - address space overlap!
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:microblaze_0_i_bram_ctrl_1 BASEADDR-HIGHADDR:0000000000-0x0001ffff and INST:microblaze_0_i_bram_ctrl BASEADDR-HIGHADDR:0000000000-0x0001ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x725e0000-0x725effff and INST:axi2axi_connector_1 BASEADDR-HIGHADDR:0x725e0000-0x725effff - address space overlap!
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x725e0000-0x725effff and INST:axi2axi_connector_1 BASEADDR-HIGHADDR:0x725e0000-0x725effff - address space overlap!
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi_hwicap (axi_hwicap_0) - ADDRESS specified by PARAMETER C_BASEADDR is ignored - C:\Users\Cody\Documents\test\system.mhs line 507 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x72640fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x72660fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x72680fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726a0fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726c0fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726e0fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x72700fff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4056 - INST:fan_controller_0 BASEADDR-HIGHADDR:0x72620000-0x7262ffff and INST:QSPI_FLASH BASEADDR-HIGHADDR:0x72620000-0x7262ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72700000-0x7270ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726e0000-0x726effff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726c0000-0x726cffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x726a0000-0x726affff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72680000-0x7268ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72660000-0x7266ffff - address space overlap!
ERROR:EDK:4056 - INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff and INST:axi2axi_connector_2 BASEADDR-HIGHADDR:0x72640000-0x7264ffff - address space overlap!
WARNING:EDK:3967 - axi2axi_connector (axi2axi_connector_2) - ADDRESS specified by PARAMETER C_S_AXI_RNG04_BASEADDR is ignored - C:\Users\Cody\Documents\test\dump.mhs line 395 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:3967 - axi2axi_connector (axi2axi_connector_2) - ADDRESS specified by PARAMETER C_S_AXI_RNG04_BASEADDR is ignored - C:\Users\Cody\Documents\test\dump.mhs line 395 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 

********************************************************************************
At Local date and time: Mon Jun 01 11:19:53 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/Cody/Documents/test/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72480000-0x7248ffff)
reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724a0000-0x724affff)
reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724c0000-0x724cffff)
reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724e0000-0x724effff)
reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72500000-0x7250ffff)
reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72520000-0x7252ffff)
reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72540000-0x7254ffff)
reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72560000-0x7256ffff)
reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72580000-0x7258ffff)
reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725a0000-0x725affff)
reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725c0000-0x725cffff)
reconfigurable_peripherials_24	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725e0000-0x725effff)
QSPI_FLASH	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72600000-0x7260ffff)
axi_hwicap_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72620000-0x7262ffff)
fan_controller_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72640000-0x7264ffff)
reconfigurable_peripherials_25	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72660000-0x7266ffff)
reconfigurable_peripherials_26	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72680000-0x7268ffff)
reconfigurable_peripherials_27	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 5
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 16
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 523 - Copying (BBD-specified)
netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Cody\Documents\test\system.mhs line 331 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\Cody\Documents\test\system.mhs line 572 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 383 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reconfigurable_peripherials_9 - C:\Users\Cody\Documents\test\system.mhs
line 34 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 - C:\Users\Cody\Documents\test\system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 - C:\Users\Cody\Documents\test\system.mhs
line 52 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 - C:\Users\Cody\Documents\test\system.mhs
line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 - C:\Users\Cody\Documents\test\system.mhs
line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 - C:\Users\Cody\Documents\test\system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 - C:\Users\Cody\Documents\test\system.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_27 -
C:\Users\Cody\Documents\test\system.mhs line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_26 -
C:\Users\Cody\Documents\test\system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_25 -
C:\Users\Cody\Documents\test\system.mhs line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_24 -
C:\Users\Cody\Documents\test\system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_23 -
C:\Users\Cody\Documents\test\system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_22 -
C:\Users\Cody\Documents\test\system.mhs line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_21 -
C:\Users\Cody\Documents\test\system.mhs line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_20 -
C:\Users\Cody\Documents\test\system.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 - C:\Users\Cody\Documents\test\system.mhs
line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_19 -
C:\Users\Cody\Documents\test\system.mhs line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_18 -
C:\Users\Cody\Documents\test\system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_17 -
C:\Users\Cody\Documents\test\system.mhs line 196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_16 -
C:\Users\Cody\Documents\test\system.mhs line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_15 -
C:\Users\Cody\Documents\test\system.mhs line 214 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_14 -
C:\Users\Cody\Documents\test\system.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\Cody\Documents\test\system.mhs line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\Cody\Documents\test\system.mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\Cody\Documents\test\system.mhs line 250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\Cody\Documents\test\system.mhs line 259 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 - C:\Users\Cody\Documents\test\system.mhs
line 268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 - C:\Users\Cody\Documents\test\system.mhs
line 277 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:proc_sys_reset_0 - C:\Users\Cody\Documents\test\system.mhs line 286 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_ilmb - C:\Users\Cody\Documents\test\system.mhs line 299 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl - C:\Users\Cody\Documents\test\system.mhs line
306 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_dlmb - C:\Users\Cody\Documents\test\system.mhs line 315 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl - C:\Users\Cody\Documents\test\system.mhs line
322 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block - C:\Users\Cody\Documents\test\system.mhs line
331 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\Cody\Documents\test\system.mhs line 338 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\Cody\Documents\test\system.mhs line 361 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\Cody\Documents\test\system.mhs line 370 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\Cody\Documents\test\system.mhs line 383 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\Cody\Documents\test\system.mhs line 399 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_2 - C:\Users\Cody\Documents\test\system.mhs line 414 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_1 - C:\Users\Cody\Documents\test\system.mhs line 422 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\Cody\Documents\test\system.mhs line 430 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\Cody\Documents\test\system.mhs line 441 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi2axi_connector_2 - C:\Users\Cody\Documents\test\system.mhs line 449
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi2axi_connector_1 - C:\Users\Cody\Documents\test\system.mhs line 468
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\Cody\Documents\test\system.mhs line 508 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:qspi_flash - C:\Users\Cody\Documents\test\system.mhs line 523 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\Cody\Documents\test\system.mhs line 541 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl_1 - C:\Users\Cody\Documents\test\system.mhs
line 554 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl_1 - C:\Users\Cody\Documents\test\system.mhs
line 563 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block_1 - C:\Users\Cody\Documents\test\system.mhs
line 572 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\Cody\Documents\test\system.mhs line 299 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/microblaze_0_ilmb_wrapper/system_mi
croblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\Cody\Documents\test\system.mhs line 315 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/microblaze_0_dlmb_wrapper/system_mi
croblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\Cody\Documents\test\system.mhs line 338 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/microblaze_0_wrapper/system_microbl
aze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/clock_generator_0_wrapper/system_cl
ock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\Cody\Documents\test\system.mhs line 399 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/axi_xadc_0_wrapper/system_axi_xadc_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
C:\Users\Cody\Documents\test\system.mhs line 414 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd ..
system_axi_interconnect_2_wrapper.ngc ../system_axi_interconnect_2_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/axi_interconnect_2_wrapper/system_a
xi_interconnect_2_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\Users\Cody\Documents\test\system.mhs line 422 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/axi_interconnect_1_wrapper/system_a
xi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\Cody\Documents\test\system.mhs line 430 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/axi_hwicap_0_wrapper/system_axi_hwi
cap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\Cody\Documents\test\system.mhs line 441 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/axi4lite_0_wrapper/system_axi4lite_
0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_qspi_flash_wrapper INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 523 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_qspi_flash_wrapper.ngc
../system_qspi_flash_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/qspi_flash_wrapper/system_qspi_flas
h_wrapper.ngc" ...
Loading design module "../system_qspi_flash_wrapper_fifo_generator_v9_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_qspi_flash_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_qspi_flash_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 899.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jun 01 14:22:44 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/Cody/Documents/test/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 0. Only one
   transaction at a time is allowed.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72480000-0x7248ffff)
reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724a0000-0x724affff)
reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724c0000-0x724cffff)
reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724e0000-0x724effff)
reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72500000-0x7250ffff)
reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72520000-0x7252ffff)
reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72540000-0x7254ffff)
reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72560000-0x7256ffff)
reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72580000-0x7258ffff)
reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725a0000-0x725affff)
reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725c0000-0x725cffff)
reconfigurable_peripherials_24	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725e0000-0x725effff)
QSPI_FLASH	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72600000-0x7260ffff)
axi_hwicap_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72620000-0x7262ffff)
fan_controller_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72640000-0x7264ffff)
reconfigurable_peripherials_25	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72660000-0x7266ffff)
reconfigurable_peripherials_26	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72680000-0x7268ffff)
reconfigurable_peripherials_27	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 5
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 16
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 523 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_9 -
C:\Users\Cody\Documents\test\system.mhs line 34 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_8 -
C:\Users\Cody\Documents\test\system.mhs line 43 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_7 -
C:\Users\Cody\Documents\test\system.mhs line 52 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_6 -
C:\Users\Cody\Documents\test\system.mhs line 61 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_5 -
C:\Users\Cody\Documents\test\system.mhs line 70 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_4 -
C:\Users\Cody\Documents\test\system.mhs line 79 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_3 -
C:\Users\Cody\Documents\test\system.mhs line 88 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_27 -
C:\Users\Cody\Documents\test\system.mhs line 97 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_26 -
C:\Users\Cody\Documents\test\system.mhs line 106 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_25 -
C:\Users\Cody\Documents\test\system.mhs line 115 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_24 -
C:\Users\Cody\Documents\test\system.mhs line 124 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_23 -
C:\Users\Cody\Documents\test\system.mhs line 133 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_22 -
C:\Users\Cody\Documents\test\system.mhs line 142 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_21 -
C:\Users\Cody\Documents\test\system.mhs line 151 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_20 -
C:\Users\Cody\Documents\test\system.mhs line 160 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_2 -
C:\Users\Cody\Documents\test\system.mhs line 169 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_19 -
C:\Users\Cody\Documents\test\system.mhs line 178 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_18 -
C:\Users\Cody\Documents\test\system.mhs line 187 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_17 -
C:\Users\Cody\Documents\test\system.mhs line 196 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_16 -
C:\Users\Cody\Documents\test\system.mhs line 205 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_15 -
C:\Users\Cody\Documents\test\system.mhs line 214 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_14 -
C:\Users\Cody\Documents\test\system.mhs line 223 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_13 -
C:\Users\Cody\Documents\test\system.mhs line 232 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_12 -
C:\Users\Cody\Documents\test\system.mhs line 241 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_11 -
C:\Users\Cody\Documents\test\system.mhs line 250 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_10 -
C:\Users\Cody\Documents\test\system.mhs line 259 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_1 -
C:\Users\Cody\Documents\test\system.mhs line 268 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\Cody\Documents\test\system.mhs line 277 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\Cody\Documents\test\system.mhs line 286 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\Cody\Documents\test\system.mhs line 299 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Cody\Documents\test\system.mhs line 306 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\Cody\Documents\test\system.mhs line 315 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Cody\Documents\test\system.mhs line 322 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Cody\Documents\test\system.mhs line 331 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Cody\Documents\test\system.mhs line 338 - Copying cache implementation
netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\Cody\Documents\test\system.mhs line 361 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\Cody\Documents\test\system.mhs line
370 - Copying cache implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 - C:\Users\Cody\Documents\test\system.mhs
line 399 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
C:\Users\Cody\Documents\test\system.mhs line 414 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\Cody\Documents\test\system.mhs line 422 - Copying cache implementation
netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\Cody\Documents\test\system.mhs line 430 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\Cody\Documents\test\system.mhs line 441 - Copying cache implementation
netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_2 -
C:\Users\Cody\Documents\test\system.mhs line 449 - Copying cache implementation
netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\Users\Cody\Documents\test\system.mhs line 468 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\Cody\Documents\test\system.mhs line 508 - Copying cache implementation
netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\Cody\Documents\test\system.mhs line
541 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\Cody\Documents\test\system.mhs line 554 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\Cody\Documents\test\system.mhs line 563 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\Cody\Documents\test\system.mhs line 572 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Cody\Documents\test\system.mhs line 331 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\Cody\Documents\test\system.mhs line 572 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 383 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reconfigurable_peripherials_9 - C:\Users\Cody\Documents\test\system.mhs
line 34 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 - C:\Users\Cody\Documents\test\system.mhs
line 43 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 - C:\Users\Cody\Documents\test\system.mhs
line 52 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 - C:\Users\Cody\Documents\test\system.mhs
line 61 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 - C:\Users\Cody\Documents\test\system.mhs
line 70 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 - C:\Users\Cody\Documents\test\system.mhs
line 79 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 - C:\Users\Cody\Documents\test\system.mhs
line 88 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_27 -
C:\Users\Cody\Documents\test\system.mhs line 97 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_26 -
C:\Users\Cody\Documents\test\system.mhs line 106 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_25 -
C:\Users\Cody\Documents\test\system.mhs line 115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_24 -
C:\Users\Cody\Documents\test\system.mhs line 124 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_23 -
C:\Users\Cody\Documents\test\system.mhs line 133 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_22 -
C:\Users\Cody\Documents\test\system.mhs line 142 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_21 -
C:\Users\Cody\Documents\test\system.mhs line 151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_20 -
C:\Users\Cody\Documents\test\system.mhs line 160 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 - C:\Users\Cody\Documents\test\system.mhs
line 169 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_19 -
C:\Users\Cody\Documents\test\system.mhs line 178 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_18 -
C:\Users\Cody\Documents\test\system.mhs line 187 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_17 -
C:\Users\Cody\Documents\test\system.mhs line 196 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_16 -
C:\Users\Cody\Documents\test\system.mhs line 205 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_15 -
C:\Users\Cody\Documents\test\system.mhs line 214 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_14 -
C:\Users\Cody\Documents\test\system.mhs line 223 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\Cody\Documents\test\system.mhs line 232 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\Cody\Documents\test\system.mhs line 241 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\Cody\Documents\test\system.mhs line 250 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\Cody\Documents\test\system.mhs line 259 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 - C:\Users\Cody\Documents\test\system.mhs
line 268 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 - C:\Users\Cody\Documents\test\system.mhs
line 277 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\Cody\Documents\test\system.mhs line 361 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\Cody\Documents\test\system.mhs line 383 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:qspi_flash - C:\Users\Cody\Documents\test\system.mhs line 523 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 383 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/clock_generator_0_wrapper/system_cl
ock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_qspi_flash_wrapper INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 523 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_qspi_flash_wrapper.ngc
../system_qspi_flash_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/qspi_flash_wrapper/system_qspi_flas
h_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_qspi_flash_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_qspi_flash_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 331.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jun 01 14:43:36 2015
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/Cody/Documents/test/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to kintex7 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHz signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 0. Only one
   transaction at a time is allowed.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.

Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72480000-0x7248ffff)
reconfigurable_peripherials_14	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724a0000-0x724affff)
reconfigurable_peripherials_15	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724c0000-0x724cffff)
reconfigurable_peripherials_16	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x724e0000-0x724effff)
reconfigurable_peripherials_17	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72500000-0x7250ffff)
reconfigurable_peripherials_18	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72520000-0x7252ffff)
reconfigurable_peripherials_19	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72540000-0x7254ffff)
reconfigurable_peripherials_20	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72560000-0x7256ffff)
reconfigurable_peripherials_21	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72580000-0x7258ffff)
reconfigurable_peripherials_22	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725a0000-0x725affff)
reconfigurable_peripherials_23	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725c0000-0x725cffff)
reconfigurable_peripherials_24	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x725e0000-0x725effff)
QSPI_FLASH	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72600000-0x7260ffff)
axi_hwicap_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72620000-0x7262ffff)
fan_controller_0	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0x72640000-0x7264ffff)
reconfigurable_peripherials_25	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72660000-0x7266ffff)
reconfigurable_peripherials_26	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x72680000-0x7268ffff)
reconfigurable_peripherials_27	axi4lite_0->axi2axi_connector_2->axi_interconnect
_2
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 5
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 16
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 
INFO:EDK - 
   INFO:The EXT_SPI_CLK  = clk_100_0000MHz and  S_AXI_ACLK = clk_100_0000MHz are
   connected to the same source of clock. 

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 522 - Copying (BBD-specified)
netlist files.

Managing cache ...
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_9 -
C:\Users\Cody\Documents\test\system.mhs line 33 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_8 -
C:\Users\Cody\Documents\test\system.mhs line 42 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_7 -
C:\Users\Cody\Documents\test\system.mhs line 51 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_6 -
C:\Users\Cody\Documents\test\system.mhs line 60 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_5 -
C:\Users\Cody\Documents\test\system.mhs line 69 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_4 -
C:\Users\Cody\Documents\test\system.mhs line 78 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_3 -
C:\Users\Cody\Documents\test\system.mhs line 87 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_27 -
C:\Users\Cody\Documents\test\system.mhs line 96 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_26 -
C:\Users\Cody\Documents\test\system.mhs line 105 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_25 -
C:\Users\Cody\Documents\test\system.mhs line 114 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_24 -
C:\Users\Cody\Documents\test\system.mhs line 123 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_23 -
C:\Users\Cody\Documents\test\system.mhs line 132 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_22 -
C:\Users\Cody\Documents\test\system.mhs line 141 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_21 -
C:\Users\Cody\Documents\test\system.mhs line 150 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_20 -
C:\Users\Cody\Documents\test\system.mhs line 159 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_2 -
C:\Users\Cody\Documents\test\system.mhs line 168 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_19 -
C:\Users\Cody\Documents\test\system.mhs line 177 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_18 -
C:\Users\Cody\Documents\test\system.mhs line 186 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_17 -
C:\Users\Cody\Documents\test\system.mhs line 195 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_16 -
C:\Users\Cody\Documents\test\system.mhs line 204 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_15 -
C:\Users\Cody\Documents\test\system.mhs line 213 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_14 -
C:\Users\Cody\Documents\test\system.mhs line 222 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_13 -
C:\Users\Cody\Documents\test\system.mhs line 231 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_12 -
C:\Users\Cody\Documents\test\system.mhs line 240 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_11 -
C:\Users\Cody\Documents\test\system.mhs line 249 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_10 -
C:\Users\Cody\Documents\test\system.mhs line 258 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_1 -
C:\Users\Cody\Documents\test\system.mhs line 267 - Copying cache implementation
netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\Cody\Documents\test\system.mhs line 276 - Copying cache implementation
netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\Cody\Documents\test\system.mhs line 285 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\Cody\Documents\test\system.mhs line 298 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\Cody\Documents\test\system.mhs line 305 - Copying cache implementation
netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\Cody\Documents\test\system.mhs line 314 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\Cody\Documents\test\system.mhs line 321 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Cody\Documents\test\system.mhs line 330 - Copying cache implementation
netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\Cody\Documents\test\system.mhs line 337 - Copying cache implementation
netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\Cody\Documents\test\system.mhs line 360 - Copying cache implementation
netlist
IPNAME:mdm INSTANCE:debug_module - C:\Users\Cody\Documents\test\system.mhs line
369 - Copying cache implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 - C:\Users\Cody\Documents\test\system.mhs
line 398 - Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
C:\Users\Cody\Documents\test\system.mhs line 413 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\Cody\Documents\test\system.mhs line 421 - Copying cache implementation
netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\Cody\Documents\test\system.mhs line 429 - Copying cache implementation
netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\Cody\Documents\test\system.mhs line 440 - Copying cache implementation
netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_2 -
C:\Users\Cody\Documents\test\system.mhs line 448 - Copying cache implementation
netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\Users\Cody\Documents\test\system.mhs line 467 - Copying cache implementation
netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\Cody\Documents\test\system.mhs line 507 - Copying cache implementation
netlist
IPNAME:axi_quad_spi INSTANCE:qspi_flash -
C:\Users\Cody\Documents\test\system.mhs line 522 - Copying cache implementation
netlist
IPNAME:axi_iic INSTANCE:iic_main - C:\Users\Cody\Documents\test\system.mhs line
540 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\Cody\Documents\test\system.mhs line 553 - Copying cache implementation
netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\Cody\Documents\test\system.mhs line 562 - Copying cache implementation
netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\Cody\Documents\test\system.mhs line 571 - Copying cache implementation
netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\Cody\Documents\test\system.mhs line 330 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\Cody\Documents\test\system.mhs line 571 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 382 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:reconfigurable_peripherials_9 - C:\Users\Cody\Documents\test\system.mhs
line 33 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 - C:\Users\Cody\Documents\test\system.mhs
line 42 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 - C:\Users\Cody\Documents\test\system.mhs
line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 - C:\Users\Cody\Documents\test\system.mhs
line 60 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 - C:\Users\Cody\Documents\test\system.mhs
line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 - C:\Users\Cody\Documents\test\system.mhs
line 78 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 - C:\Users\Cody\Documents\test\system.mhs
line 87 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_27 -
C:\Users\Cody\Documents\test\system.mhs line 96 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_26 -
C:\Users\Cody\Documents\test\system.mhs line 105 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_25 -
C:\Users\Cody\Documents\test\system.mhs line 114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_24 -
C:\Users\Cody\Documents\test\system.mhs line 123 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_23 -
C:\Users\Cody\Documents\test\system.mhs line 132 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_22 -
C:\Users\Cody\Documents\test\system.mhs line 141 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_21 -
C:\Users\Cody\Documents\test\system.mhs line 150 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_20 -
C:\Users\Cody\Documents\test\system.mhs line 159 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 - C:\Users\Cody\Documents\test\system.mhs
line 168 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_19 -
C:\Users\Cody\Documents\test\system.mhs line 177 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_18 -
C:\Users\Cody\Documents\test\system.mhs line 186 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_17 -
C:\Users\Cody\Documents\test\system.mhs line 195 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_16 -
C:\Users\Cody\Documents\test\system.mhs line 204 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_15 -
C:\Users\Cody\Documents\test\system.mhs line 213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_14 -
C:\Users\Cody\Documents\test\system.mhs line 222 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\Cody\Documents\test\system.mhs line 231 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\Cody\Documents\test\system.mhs line 240 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\Cody\Documents\test\system.mhs line 249 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\Cody\Documents\test\system.mhs line 258 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 - C:\Users\Cody\Documents\test\system.mhs
line 267 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 - C:\Users\Cody\Documents\test\system.mhs
line 276 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\Cody\Documents\test\system.mhs line 360 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\Cody\Documents\test\system.mhs line 382 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\Cody\Documents\test\system.mhs line 382 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/Cody/Documents/test/implementation/clock_generator_0_wrapper/system_cl
ock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 314.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.7/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.7/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\Cody\Documents\test\etc\system.filters
Done writing Tab View settings to:
	C:\Users\Cody\Documents\test\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jun 04 08:20:20 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.7 - psf2Edward EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 5
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 16
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_c\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   2. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 2.

Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.7 - xdsgen EDK_P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_quad_spi;v=v2_00_b;d=ds843_axi
   _quad_spi.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
Generated Block Diagram.
Rasterizing reconfigurable_peripherials_9.jpg.....
Rasterizing reconfigurable_peripherials_8.jpg.....
Rasterizing reconfigurable_peripherials_7.jpg.....
Rasterizing reconfigurable_peripherials_6.jpg.....
Rasterizing reconfigurable_peripherials_5.jpg.....
Rasterizing reconfigurable_peripherials_4.jpg.....
Rasterizing reconfigurable_peripherials_3.jpg.....
Rasterizing reconfigurable_peripherials_27.jpg.....
Rasterizing reconfigurable_peripherials_26.jpg.....
Rasterizing reconfigurable_peripherials_25.jpg.....
Rasterizing reconfigurable_peripherials_24.jpg.....
Rasterizing reconfigurable_peripherials_23.jpg.....
Rasterizing reconfigurable_peripherials_22.jpg.....
Rasterizing reconfigurable_peripherials_21.jpg.....
Rasterizing reconfigurable_peripherials_20.jpg.....
Rasterizing reconfigurable_peripherials_2.jpg.....
Rasterizing reconfigurable_peripherials_19.jpg.....
Rasterizing reconfigurable_peripherials_18.jpg.....
Rasterizing reconfigurable_peripherials_17.jpg.....
Rasterizing reconfigurable_peripherials_16.jpg.....
Rasterizing reconfigurable_peripherials_15.jpg.....
Rasterizing reconfigurable_peripherials_14.jpg.....
Rasterizing reconfigurable_peripherials_13.jpg.....
Rasterizing reconfigurable_peripherials_12.jpg.....
Rasterizing reconfigurable_peripherials_11.jpg.....
Rasterizing reconfigurable_peripherials_10.jpg.....
Rasterizing reconfigurable_peripherials_1.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing axi2axi_connector_2.jpg.....
Rasterizing axi2axi_connector_1.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing QSPI_FLASH.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_1.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_1.jpg.....
Rasterizing microblaze_0_bram_block_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Thu Jun 04 08:20:40 2015
 xsdk.exe -hwspec C:\Users\Cody\Documents\test\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Jun 04 08:54:15 2015
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Thu Jun 04 08:54:26 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Thu Jun 04 08:54:26 2015
 xsdk.exe -hwspec C:\Users\Cody\Documents\PR_Project_XADC\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
