Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 44db8dc7ec384547a71c6e3fae890706 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot floatcomputeBlockPynq_tb_func_impl xil_defaultlib.floatcomputeBlockPynq_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'product' [C:/Users/monke/Documents/GitHub/ReconHardware/Pynq Software/Multiplier/Multiplier/Multiplier.srcs/sources_1/new/floatcomputeBlockPynq.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SingleBuffer
Compiling module xil_defaultlib.ParallelBuffer
Compiling module xil_defaultlib.floatmultiplyComputePynq
Compiling module xil_defaultlib.dataSplit
Compiling module xil_defaultlib.floatcomputeBlockPynq
Compiling module xil_defaultlib.floatcomputeBlockPynq_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot floatcomputeBlockPynq_tb_func_impl
