INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado Projects/Projet 4A/VGA/VGA.sim/sim_1/impl/timing/xsim/VGA_testBench_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Horizon
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado Projects/Projet 4A/Display_Hor/Display_Hor.srcs/sources_1/new/Display_Hor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Display_Hor'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado Projects/Projet 4A/VGA/VGA.srcs/sources_1/new/VGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado Projects/Projet 4A/VGA/VGA.srcs/sim_1/new/VGA_testBench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'VGA_testBench'
