Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Sep 28 10:43:37 2018
| Host         : sn237s02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             117 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+--------------------------+------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG | output_value[16]_i_2_n_0 | output_value           |                6 |             17 |
|  CLK100MHZ_IBUF_BUFG | output_value0            | pressed14_out          |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | output_value115_out      | pressed10_out          |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG | output_value117_out      | pressed[2][19]_i_1_n_0 |                7 |             20 |
|  CLK100MHZ_IBUF_BUFG | output_value119_out      | pressed[3][19]_i_1_n_0 |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | reset022_out             | reset0                 |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                          |                        |               24 |             53 |
+----------------------+--------------------------+------------------------+------------------+----------------+


