$date
	Mon Nov 27 23:18:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_d_flip_flop $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0#
0"
x!
$end
#5
0!
1"
#10
0"
0$
#15
1"
#20
0"
1$
#25
1"
#30
0"
1#
#35
1!
1"
#40
0"
0#
#45
0!
1"
#50
0"
1#
#55
1!
1"
#60
0"
0#
#65
0!
1"
#70
0"
