{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575300689829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575300689829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 12:31:29 2019 " "Processing started: Mon Dec 02 12:31:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575300689829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575300689829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CTL2000 -c CTL2000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575300689829 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575300690438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux4e/mux4e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux4e/mux4e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4E-dataflow " "Found design unit 1: MUX4E-dataflow" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4E " "Found entity 1: MUX4E" {  } { { "DATAPATH/MUX4E/MUX4E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX4E/MUX4E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux6e/mux6e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux6e/mux6e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6E-dataflow " "Found design unit 1: MUX6E-dataflow" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6E " "Found entity 1: MUX6E" {  } { { "DATAPATH/mux6e/mux6e.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/mux6e/mux6e.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg16/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg16/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-behavioral " "Found design unit 1: REG16-behavioral" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-behavioral " "Found design unit 1: REG8-behavioral" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/reg0/reg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/reg0/reg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG0-behavioral " "Found design unit 1: REG0-behavioral" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG0 " "Found entity 1: REG0" {  } { { "DATAPATH/REG0/REG0.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG0/REG0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/prgdata/prgdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/prgdata/prgdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prgdata-SYN " "Found design unit 1: prgdata-SYN" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRGDATA " "Found entity 1: PRGDATA" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/pc/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/pc/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux5e/mux5e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux5e/mux5e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX5E-dataflow " "Found design unit 1: MUX5E-dataflow" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX5E " "Found entity 1: MUX5E" {  } { { "DATAPATH/MUX5E/MUX5E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX5E/MUX5E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/mux2e/mux2e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/mux2e/mux2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2E-dataflow " "Found design unit 1: MUX2E-dataflow" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2E " "Found entity 1: MUX2E" {  } { { "DATAPATH/MUX2E/MUX2E.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MUX2E/MUX2E.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/memdata/memdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/memdata/memdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memdata-SYN " "Found design unit 1: memdata-SYN" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMDATA " "Found entity 1: MEMDATA" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/comp/comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/comp/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMP-behavior " "Found design unit 1: COMP-behavior" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""} { "Info" "ISGN_ENTITY_NAME" "1 COMP " "Found entity 1: COMP" {  } { { "DATAPATH/COMP/COMP.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/COMP/COMP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/add1/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/add1/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADD1-dataflow " "Found design unit 1: ADD1-dataflow" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD1 " "Found entity 1: ADD1" {  } { { "DATAPATH/ADD1/ADD1.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ADD1/ADD1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu/cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu/cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU-behavioral " "Found design unit 1: CU-behavioral" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""} { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath/gg210.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath/gg210.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GG210-behavioral " "Found design unit 1: GG210-behavioral" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""} { "Info" "ISGN_ENTITY_NAME" "1 GG210 " "Found entity 1: GG210" {  } { { "DATAPATH/GG210.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl2000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctl2000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTL2000-behavioral " "Found design unit 1: CTL2000-behavioral" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTL2000 " "Found entity 1: CTL2000" {  } { { "CTL2000.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_CU-behavioral " "Found design unit 1: teste_CU-behavioral" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_CU " "Found entity 1: teste_CU" {  } { { "teste_cu.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/teste_cu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CTL2000 " "Elaborating entity \"CTL2000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575300691380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:control " "Elaborating entity \"CU\" for hierarchy \"CU:control\"" {  } { { "CTL2000.vhd" "control" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691380 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(78) " "VHDL Process Statement warning at CU.vhd(78): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(87) " "VHDL Process Statement warning at CU.vhd(87): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(89) " "VHDL Process Statement warning at CU.vhd(89): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(91) " "VHDL Process Statement warning at CU.vhd(91): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(93) " "VHDL Process Statement warning at CU.vhd(93): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(96) " "VHDL Process Statement warning at CU.vhd(96): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(98) " "VHDL Process Statement warning at CU.vhd(98): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(100) " "VHDL Process Statement warning at CU.vhd(100): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(102) " "VHDL Process Statement warning at CU.vhd(102): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(104) " "VHDL Process Statement warning at CU.vhd(104): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(106) " "VHDL Process Statement warning at CU.vhd(106): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(108) " "VHDL Process Statement warning at CU.vhd(108): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(110) " "VHDL Process Statement warning at CU.vhd(110): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(112) " "VHDL Process Statement warning at CU.vhd(112): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(114) " "VHDL Process Statement warning at CU.vhd(114): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(116) " "VHDL Process Statement warning at CU.vhd(116): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(118) " "VHDL Process Statement warning at CU.vhd(118): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(120) " "VHDL Process Statement warning at CU.vhd(120): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(122) " "VHDL Process Statement warning at CU.vhd(122): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(124) " "VHDL Process Statement warning at CU.vhd(124): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(126) " "VHDL Process Statement warning at CU.vhd(126): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(130) " "VHDL Process Statement warning at CU.vhd(130): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(132) " "VHDL Process Statement warning at CU.vhd(132): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(134) " "VHDL Process Statement warning at CU.vhd(134): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(136) " "VHDL Process Statement warning at CU.vhd(136): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(138) " "VHDL Process Statement warning at CU.vhd(138): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(140) " "VHDL Process Statement warning at CU.vhd(140): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(142) " "VHDL Process Statement warning at CU.vhd(142): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(144) " "VHDL Process Statement warning at CU.vhd(144): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(151) " "VHDL Process Statement warning at CU.vhd(151): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(155) " "VHDL Process Statement warning at CU.vhd(155): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(156) " "VHDL Process Statement warning at CU.vhd(156): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(158) " "VHDL Process Statement warning at CU.vhd(158): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(160) " "VHDL Process Statement warning at CU.vhd(160): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(166) " "VHDL Process Statement warning at CU.vhd(166): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(167) " "VHDL Process Statement warning at CU.vhd(167): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(172) " "VHDL Process Statement warning at CU.vhd(172): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(174) " "VHDL Process Statement warning at CU.vhd(174): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(175) " "VHDL Process Statement warning at CU.vhd(175): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(177) " "VHDL Process Statement warning at CU.vhd(177): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(179) " "VHDL Process Statement warning at CU.vhd(179): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(184) " "VHDL Process Statement warning at CU.vhd(184): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(185) " "VHDL Process Statement warning at CU.vhd(185): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(186) " "VHDL Process Statement warning at CU.vhd(186): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(192) " "VHDL Process Statement warning at CU.vhd(192): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(198) " "VHDL Process Statement warning at CU.vhd(198): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(208) " "VHDL Process Statement warning at CU.vhd(208): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(210) " "VHDL Process Statement warning at CU.vhd(210): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(213) " "VHDL Process Statement warning at CU.vhd(213): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(215) " "VHDL Process Statement warning at CU.vhd(215): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(217) " "VHDL Process Statement warning at CU.vhd(217): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(219) " "VHDL Process Statement warning at CU.vhd(219): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(224) " "VHDL Process Statement warning at CU.vhd(224): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(225) " "VHDL Process Statement warning at CU.vhd(225): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(226) " "VHDL Process Statement warning at CU.vhd(226): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(232) " "VHDL Process Statement warning at CU.vhd(232): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(238) " "VHDL Process Statement warning at CU.vhd(238): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(249) " "VHDL Process Statement warning at CU.vhd(249): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(251) " "VHDL Process Statement warning at CU.vhd(251): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(254) " "VHDL Process Statement warning at CU.vhd(254): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691380 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(256) " "VHDL Process Statement warning at CU.vhd(256): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(258) " "VHDL Process Statement warning at CU.vhd(258): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(260) " "VHDL Process Statement warning at CU.vhd(260): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(265) " "VHDL Process Statement warning at CU.vhd(265): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 265 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(266) " "VHDL Process Statement warning at CU.vhd(266): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 266 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(267) " "VHDL Process Statement warning at CU.vhd(267): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(275) " "VHDL Process Statement warning at CU.vhd(275): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(281) " "VHDL Process Statement warning at CU.vhd(281): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(291) " "VHDL Process Statement warning at CU.vhd(291): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(293) " "VHDL Process Statement warning at CU.vhd(293): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(296) " "VHDL Process Statement warning at CU.vhd(296): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(298) " "VHDL Process Statement warning at CU.vhd(298): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 298 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(300) " "VHDL Process Statement warning at CU.vhd(300): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 300 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(302) " "VHDL Process Statement warning at CU.vhd(302): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(307) " "VHDL Process Statement warning at CU.vhd(307): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(308) " "VHDL Process Statement warning at CU.vhd(308): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(309) " "VHDL Process Statement warning at CU.vhd(309): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(317) " "VHDL Process Statement warning at CU.vhd(317): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(323) " "VHDL Process Statement warning at CU.vhd(323): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 323 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(333) " "VHDL Process Statement warning at CU.vhd(333): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(335) " "VHDL Process Statement warning at CU.vhd(335): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(338) " "VHDL Process Statement warning at CU.vhd(338): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(340) " "VHDL Process Statement warning at CU.vhd(340): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(342) " "VHDL Process Statement warning at CU.vhd(342): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(344) " "VHDL Process Statement warning at CU.vhd(344): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(349) " "VHDL Process Statement warning at CU.vhd(349): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(350) " "VHDL Process Statement warning at CU.vhd(350): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 350 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(351) " "VHDL Process Statement warning at CU.vhd(351): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(359) " "VHDL Process Statement warning at CU.vhd(359): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(365) " "VHDL Process Statement warning at CU.vhd(365): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 365 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(375) " "VHDL Process Statement warning at CU.vhd(375): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(378) " "VHDL Process Statement warning at CU.vhd(378): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(379) " "VHDL Process Statement warning at CU.vhd(379): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(381) " "VHDL Process Statement warning at CU.vhd(381): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(383) " "VHDL Process Statement warning at CU.vhd(383): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(388) " "VHDL Process Statement warning at CU.vhd(388): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(389) " "VHDL Process Statement warning at CU.vhd(389): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 389 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(390) " "VHDL Process Statement warning at CU.vhd(390): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(398) " "VHDL Process Statement warning at CU.vhd(398): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(404) " "VHDL Process Statement warning at CU.vhd(404): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(414) " "VHDL Process Statement warning at CU.vhd(414): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(416) " "VHDL Process Statement warning at CU.vhd(416): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(419) " "VHDL Process Statement warning at CU.vhd(419): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(421) " "VHDL Process Statement warning at CU.vhd(421): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(423) " "VHDL Process Statement warning at CU.vhd(423): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(425) " "VHDL Process Statement warning at CU.vhd(425): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(436) " "VHDL Process Statement warning at CU.vhd(436): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(437) " "VHDL Process Statement warning at CU.vhd(437): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(443) " "VHDL Process Statement warning at CU.vhd(443): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(444) " "VHDL Process Statement warning at CU.vhd(444): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 444 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_out CU.vhd(450) " "VHDL Process Statement warning at CU.vhd(450): signal \"comp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(451) " "VHDL Process Statement warning at CU.vhd(451): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(463) " "VHDL Process Statement warning at CU.vhd(463): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(464) " "VHDL Process Statement warning at CU.vhd(464): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 464 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(466) " "VHDL Process Statement warning at CU.vhd(466): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(468) " "VHDL Process Statement warning at CU.vhd(468): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 468 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(470) " "VHDL Process Statement warning at CU.vhd(470): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(475) " "VHDL Process Statement warning at CU.vhd(475): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(480) " "VHDL Process Statement warning at CU.vhd(480): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 480 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(482) " "VHDL Process Statement warning at CU.vhd(482): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 482 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(497) " "VHDL Process Statement warning at CU.vhd(497): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(500) " "VHDL Process Statement warning at CU.vhd(500): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(503) " "VHDL Process Statement warning at CU.vhd(503): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(504) " "VHDL Process Statement warning at CU.vhd(504): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(506) " "VHDL Process Statement warning at CU.vhd(506): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(508) " "VHDL Process Statement warning at CU.vhd(508): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(514) " "VHDL Process Statement warning at CU.vhd(514): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 514 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(517) " "VHDL Process Statement warning at CU.vhd(517): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(520) " "VHDL Process Statement warning at CU.vhd(520): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(521) " "VHDL Process Statement warning at CU.vhd(521): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(523) " "VHDL Process Statement warning at CU.vhd(523): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_out CU.vhd(525) " "VHDL Process Statement warning at CU.vhd(525): signal \"IR_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctrl_reset CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"ctrl_reset\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r1_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"r1_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"R2_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"R3_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"IR_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rin_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"Rin_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rout_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"Rout_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_adr CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"mem_adr\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_ld CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"pc_ld\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wren CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"wren\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux_pc CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"sel_mux_pc\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux2_in1 CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"mux2_in1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_mux5 CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"sel_mux5\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e2 CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"sel_5e2\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_5e1 CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"sel_5e1\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_sel CU.vhd(52) " "VHDL Process Statement warning at CU.vhd(52): inferring latch(es) for signal or variable \"alu_sel\", which holds its previous value in one or more paths through the process" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[0\] CU.vhd(52) " "Inferred latch for \"alu_sel\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[1\] CU.vhd(52) " "Inferred latch for \"alu_sel\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[2\] CU.vhd(52) " "Inferred latch for \"alu_sel\[2\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_sel\[3\] CU.vhd(52) " "Inferred latch for \"alu_sel\[3\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[0\] CU.vhd(52) " "Inferred latch for \"sel_5e1\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[1\] CU.vhd(52) " "Inferred latch for \"sel_5e1\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e1\[2\] CU.vhd(52) " "Inferred latch for \"sel_5e1\[2\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[0\] CU.vhd(52) " "Inferred latch for \"sel_5e2\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[1\] CU.vhd(52) " "Inferred latch for \"sel_5e2\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_5e2\[2\] CU.vhd(52) " "Inferred latch for \"sel_5e2\[2\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[0\] CU.vhd(52) " "Inferred latch for \"sel_mux5\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux5\[1\] CU.vhd(52) " "Inferred latch for \"sel_mux5\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[0\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[1\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[2\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[2\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[3\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[3\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[4\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[4\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[5\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[5\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[6\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[6\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[7\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[7\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[8\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[8\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux2_in1\[9\] CU.vhd(52) " "Inferred latch for \"mux2_in1\[9\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mux_pc CU.vhd(52) " "Inferred latch for \"sel_mux_pc\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren CU.vhd(52) " "Inferred latch for \"wren\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_ld CU.vhd(52) " "Inferred latch for \"pc_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[0\] CU.vhd(52) " "Inferred latch for \"mem_adr\[0\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[1\] CU.vhd(52) " "Inferred latch for \"mem_adr\[1\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[2\] CU.vhd(52) " "Inferred latch for \"mem_adr\[2\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[3\] CU.vhd(52) " "Inferred latch for \"mem_adr\[3\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[4\] CU.vhd(52) " "Inferred latch for \"mem_adr\[4\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[5\] CU.vhd(52) " "Inferred latch for \"mem_adr\[5\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[6\] CU.vhd(52) " "Inferred latch for \"mem_adr\[6\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_adr\[7\] CU.vhd(52) " "Inferred latch for \"mem_adr\[7\]\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rout_ld CU.vhd(52) " "Inferred latch for \"Rout_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin_ld CU.vhd(52) " "Inferred latch for \"Rin_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_ld CU.vhd(52) " "Inferred latch for \"IR_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3_ld CU.vhd(52) " "Inferred latch for \"R3_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2_ld CU.vhd(52) " "Inferred latch for \"R2_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r1_ld CU.vhd(52) " "Inferred latch for \"r1_ld\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_reset CU.vhd(52) " "Inferred latch for \"ctrl_reset\" at CU.vhd(52)" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691396 "|CTL2000|CU:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GG210 GG210:datapath " "Elaborating entity \"GG210\" for hierarchy \"GG210:datapath\"" {  } { { "CTL2000.vhd" "datapath" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CTL2000.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC GG210:datapath\|PC:pcounter " "Elaborating entity \"PC\" for hierarchy \"GG210:datapath\|PC:pcounter\"" {  } { { "DATAPATH/GG210.vhd" "pcounter" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691412 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_ld PC.vhd(24) " "VHDL Process Statement warning at PC.vhd(24): signal \"pc_ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/PC/PC.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PC/PC.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691412 "|CTL2000|GG210:datapath|PC:pcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRGDATA GG210:datapath\|PRGDATA:pmem " "Elaborating entity \"PRGDATA\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\"" {  } { { "DATAPATH/GG210.vhd" "pmem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PRGDATA.mif " "Parameter \"init_file\" = \"PRGDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691490 ""}  } { { "DATAPATH/PRGDATA/PRGDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/PRGDATA/PRGDATA.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575300691490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g181.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g181 " "Found entity 1: altsyncram_g181" {  } { { "db/altsyncram_g181.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_g181.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g181 GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated " "Elaborating entity \"altsyncram_g181\" for hierarchy \"GG210:datapath\|PRGDATA:pmem\|altsyncram:altsyncram_component\|altsyncram_g181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD1 GG210:datapath\|ADD1:ad1 " "Elaborating entity \"ADD1\" for hierarchy \"GG210:datapath\|ADD1:ad1\"" {  } { { "DATAPATH/GG210.vhd" "ad1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0 GG210:datapath\|REG0:R0 " "Elaborating entity \"REG0\" for hierarchy \"GG210:datapath\|REG0:R0\"" {  } { { "DATAPATH/GG210.vhd" "R0" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 GG210:datapath\|REG8:R1 " "Elaborating entity \"REG8\" for hierarchy \"GG210:datapath\|REG8:R1\"" {  } { { "DATAPATH/GG210.vhd" "R1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691662 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG8.vhd(22) " "VHDL Process Statement warning at REG8.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG8/REG8.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG8/REG8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691662 "|CTL2000|GG210:datapath|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2E GG210:datapath\|MUX2E:mux2 " "Elaborating entity \"MUX2E\" for hierarchy \"GG210:datapath\|MUX2E:mux2\"" {  } { { "DATAPATH/GG210.vhd" "mux2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG16 GG210:datapath\|REG16:IR " "Elaborating entity \"REG16\" for hierarchy \"GG210:datapath\|REG16:IR\"" {  } { { "DATAPATH/GG210.vhd" "IR" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691677 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load REG16.vhd(22) " "VHDL Process Statement warning at REG16.vhd(22): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691677 "|CTL2000|GG210:datapath|REG16:IR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMDATA GG210:datapath\|MEMDATA:mem " "Elaborating entity \"MEMDATA\" for hierarchy \"GG210:datapath\|MEMDATA:mem\"" {  } { { "DATAPATH/GG210.vhd" "mem" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "altsyncram_component" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\"" {  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691693 ""}  } { { "DATAPATH/MEMDATA/MEMDATA.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/MEMDATA/MEMDATA.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575300691693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575300691802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575300691802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"GG210:datapath\|MEMDATA:mem\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4E GG210:datapath\|MUX4E:mux5 " "Elaborating entity \"MUX4E\" for hierarchy \"GG210:datapath\|MUX4E:mux5\"" {  } { { "DATAPATH/GG210.vhd" "mux5" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX5E GG210:datapath\|MUX5E:mux5E1 " "Elaborating entity \"MUX5E\" for hierarchy \"GG210:datapath\|MUX5E:mux5E1\"" {  } { { "DATAPATH/GG210.vhd" "mux5E1" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX6E GG210:datapath\|MUX6E:mux5E2 " "Elaborating entity \"MUX6E\" for hierarchy \"GG210:datapath\|MUX6E:mux5E2\"" {  } { { "DATAPATH/GG210.vhd" "mux5E2" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GG210:datapath\|ALU:ula " "Elaborating entity \"ALU\" for hierarchy \"GG210:datapath\|ALU:ula\"" {  } { { "DATAPATH/GG210.vhd" "ula" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691818 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(20) " "Inferred latch for \"result\[0\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(20) " "Inferred latch for \"result\[1\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(20) " "Inferred latch for \"result\[2\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(20) " "Inferred latch for \"result\[3\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(20) " "Inferred latch for \"result\[4\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(20) " "Inferred latch for \"result\[5\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(20) " "Inferred latch for \"result\[6\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(20) " "Inferred latch for \"result\[7\]\" at ALU.vhd(20)" {  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575300691818 "|CTL2000|GG210:datapath|ALU:ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMP GG210:datapath\|COMP:compa " "Elaborating entity \"COMP\" for hierarchy \"GG210:datapath\|COMP:compa\"" {  } { { "DATAPATH/GG210.vhd" "compa" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/GG210.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575300691818 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[0\] " "Latch GG210:datapath\|ALU:ula\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[1\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[1\] " "Latch GG210:datapath\|ALU:ula\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[2\] " "Latch GG210:datapath\|ALU:ula\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[3\] " "Latch GG210:datapath\|ALU:ula\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[4\] " "Latch GG210:datapath\|ALU:ula\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[5\] " "Latch GG210:datapath\|ALU:ula\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[6\] " "Latch GG210:datapath\|ALU:ula\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GG210:datapath\|ALU:ula\|result\[7\] " "Latch GG210:datapath\|ALU:ula\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|alu_sel\[3\] " "Ports D and ENA on the latch are fed by the same signal CU:control\|alu_sel\[3\]" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "DATAPATH/ALU/ALU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/ALU/ALU.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|r1_ld " "Latch CU:control\|r1_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr2 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr2" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e1\[1\] " "Latch CU:control\|sel_5e1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[10\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[10\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e1\[2\] " "Latch CU:control\|sel_5e1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_pinout " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_pinout" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux5\[1\] " "Latch CU:control\|sel_mux5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux5\[0\] " "Latch CU:control\|sel_mux5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e1\[0\] " "Latch CU:control\|sel_5e1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GG210:datapath\|REG16:IR\|data_out\[9\] " "Ports D and ENA on the latch are fed by the same signal GG210:datapath\|REG16:IR\|data_out\[9\]" {  } { { "DATAPATH/REG16/REG16.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/DATAPATH/REG16/REG16.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[2\] " "Latch CU:control\|alu_sel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ior " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ior" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[1\] " "Latch CU:control\|alu_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_iand " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_iand" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[3\] " "Latch CU:control\|alu_sel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shr " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shr" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|alu_sel\[0\] " "Latch CU:control\|alu_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_addi " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_addi" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e2\[1\] " "Latch CU:control\|sel_5e2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ixor " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ixor" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_5e2\[0\] " "Latch CU:control\|sel_5e2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|WideOr18 " "Ports D and ENA on the latch are fed by the same signal CU:control\|WideOr18" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300692989 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300692989 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[0\] " "Latch CU:control\|mem_adr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[1\] " "Latch CU:control\|mem_adr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[2\] " "Latch CU:control\|mem_adr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_shl " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_shl" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[3\] " "Latch CU:control\|mem_adr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[4\] " "Latch CU:control\|mem_adr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[5\] " "Latch CU:control\|mem_adr\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[6\] " "Latch CU:control\|mem_adr\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|mem_adr\[7\] " "Latch CU:control\|mem_adr\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|ctrl_reset " "Latch CU:control\|ctrl_reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_rst " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_rst" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|R3_ld " "Latch CU:control\|R3_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|R2_ld " "Latch CU:control\|R2_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.reset " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.reset" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|Rin_ld " "Latch CU:control\|Rin_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.decode " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.decode" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|wren " "Latch CU:control\|wren has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_ld " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_ld" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|IR_ld " "Latch CU:control\|IR_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.fetch " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.fetch" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|Rout_ld " "Latch CU:control\|Rout_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_pinout " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_pinout" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|sel_mux_pc " "Latch CU:control\|sel_mux_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.exe_goto " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.exe_goto" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CU:control\|pc_ld " "Latch CU:control\|pc_ld has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CU:control\|pstate.fetch " "Ports D and ENA on the latch are fed by the same signal CU:control\|pstate.fetch" {  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575300693005 ""}  } { { "CU/CU.vhd" "" { Text "C:/Users/Crowler/Documents/GitHub/sistemas-digitais/CU/CU.vhd" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575300693005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575300697452 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575300697452 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "550 " "Implemented 550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575300697608 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575300697608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Implemented 467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575300697608 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575300697608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575300697608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 228 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 228 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575300697796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 12:31:37 2019 " "Processing ended: Mon Dec 02 12:31:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575300697796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575300697796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575300697796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575300697796 ""}
