v 20000220
P 0 3000 300 3000 1
{
T 100 3050 5 8 1 1 0 0
pin14=14
}
T 360 3000 9 8 1 0 0 0
PCain
P 0 2700 300 2700 1
{
T 100 2750 5 8 1 1 0 0
pin3=3
}
T 360 2700 9 8 1 0 0 0
PCbin
T 360 900 9 8 1 0 0 0
Inh
P 0 2000 300 2000 1
{
T 100 2050 5 8 1 1 0 0
pin9=9
}
T 360 2000 9 8 1 0 0 0
VCOin
T 1383 900 9 8 1 0 0 0
C1b
T 1128 3000 9 8 1 0 0 0
PC1out
T 1128 2700 9 8 1 0 0 0
PC2out
T 1460 2400 9 8 1 0 0 0
LD
T 1070 2100 9 8 1 0 0 0
VCOout
T 1460 1800 9 8 1 0 0 0
R1
T 1460 1500 9 8 1 0 0 0
R2
T 1383 1200 9 8 1 0 0 0
C1a
T 300 3340 9 10 1 0 0 0
4046
P 0 900 300 900 1
{
T 100 950 5 8 1 1 0 0
pin5=5
}
P 1700 3000 2000 3000 1
{
T 1800 3050 5 8 1 1 0 0
pin2=2
}
P 1700 2700 2000 2700 1
{
T 1800 2750 5 8 1 1 0 0
pin13=13
}
P 1700 2400 2000 2400 1
{
T 1800 2450 5 8 1 1 0 0
pin1=1
}
P 1700 2100 2000 2100 1
{
T 1800 2150 5 8 1 1 0 0
pin4=4
}
P 1700 1800 2000 1800 1
{
T 1800 1850 5 8 1 1 0 0
pin11=11
}
P 1700 1500 2000 1500 1
{
T 1800 1550 5 8 1 1 0 0
pin12=12
}
P 1700 1200 2000 1200 1
{
T 1800 1250 5 8 1 1 0 0
pin6=6
}
P 1700 900 2000 900 1
{
T 1800 950 5 8 1 1 0 0
pin7=7
}
P 1700 600 2000 600 1
{
T 1800 650 5 8 1 1 0 0
pin10=10
}
P 1700 300 2000 300 1
{
T 1800 350 5 8 1 1 0 0
pin15=15
}
B 300 0 1400 3300 3
T 1666 3300 5 10 0 0 0 0
device=4046
T 1260 600 9 8 1 0 0 0
SFout
T 1260 300 9 8 1 0 0 0
Zener
