{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571405390608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571405390608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 10:29:50 2019 " "Processing started: Fri Oct 18 10:29:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571405390608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405390608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelinedProcessor -c PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelinedProcessor -c PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405390608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571405390982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571405390982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/sillyfunction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/sillyfunction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction_tb " "Found entity 1: sillyfunction_tb" {  } { { "../../Lab1/sillyfunction_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/sillyfunction_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/sillyfunction.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/sillyfunction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sillyfunction " "Found entity 1: sillyfunction" {  } { { "../../Lab1/sillyfunction.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/sillyfunction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/signext_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/signext_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext_tb " "Found entity 1: signext_tb" {  } { { "../../Lab1/signext_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/signext_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "../../Lab1/signext.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/regfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/regfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "../../Lab1/regfile_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/regfile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../Lab1/regfile.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/mux64.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/mux64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64 " "Found entity 1: mux64" {  } { { "../../Lab1/mux64.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/mux64.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/mux32.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/mux32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "../../Lab1/mux32.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/mux32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/mux16.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/mux16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "../../Lab1/mux16.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/mux16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../../Lab1/mux8.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "../../Lab1/mux4.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/maindec_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/maindec_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec_tb " "Found entity 1: maindec_tb" {  } { { "../../Lab1/maindec_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/maindec_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "../../Lab1/maindec.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/imem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/imem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem_tb " "Found entity 1: imem_tb" {  } { { "../../Lab1/imem_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/imem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../../Lab1/imem.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/flopr_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/flopr_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr_tb " "Found entity 1: flopr_tb" {  } { { "../../Lab1/flopr_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/flopr_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "../../Lab1/flopr.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "../../Lab1/flopenr.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/fetch_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/fetch_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_tb " "Found entity 1: fetch_tb" {  } { { "../../Lab1/fetch_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/fetch_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../../Lab1/fetch.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "../../Lab1/execute.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "../../Lab1/alu_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/rojomaldit/desktop/arquitecturafpga/lab1/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/rojomaldit/desktop/arquitecturafpga/lab1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Lab1/alu.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "writeback.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/writeback.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file sl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/sl2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_arm " "Found entity 1: processor_arm" {  } { { "processor_arm.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/mux2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405404601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405404601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-behave " "Found design unit 1: dmem-behave" {  } { { "dmem.vhd" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/dmem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405100 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/dmem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405405100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405405100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405405100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405405100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/aludec.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571405405116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405405116 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_arm " "Elaborating entity \"processor_arm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571405405147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "processor_arm.sv" "c" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:decPpal " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:decPpal\"" {  } { { "controller.sv" "decPpal" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405147 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "maindec.sv(27) " "Verilog HDL Case Statement warning at maindec.sv(27): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "../../Lab1/maindec.sv" "" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/maindec.sv" 27 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1571405405163 "|processor_arm|controller:c|maindec:decPpal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:decAlu " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:decAlu\"" {  } { { "controller.sv" "decAlu" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/controller.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "processor_arm.sv" "dp" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch datapath:dp\|fetch:FETCH " "Elaborating entity \"fetch\" for hierarchy \"datapath:dp\|fetch:FETCH\"" {  } { { "datapath.sv" "FETCH" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|fetch:FETCH\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|fetch:FETCH\|mux2:_mux\"" {  } { { "../../Lab1/fetch.sv" "_mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/fetch.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|fetch:FETCH\|flopr:flop " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|fetch:FETCH\|flopr:flop\"" {  } { { "../../Lab1/fetch.sv" "flop" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/fetch.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:IF_ID " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:IF_ID\"" {  } { { "datapath.sv" "IF_ID" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode datapath:dp\|decode:DECODE " "Elaborating entity \"decode\" for hierarchy \"datapath:dp\|decode:DECODE\"" {  } { { "datapath.sv" "DECODE" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|decode:DECODE\|mux2:ra2mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|decode:DECODE\|mux2:ra2mux\"" {  } { { "decode.sv" "ra2mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/decode.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|decode:DECODE\|regfile:registers " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|decode:DECODE\|regfile:registers\"" {  } { { "decode.sv" "registers" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/decode.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext datapath:dp\|decode:DECODE\|signext:ext " "Elaborating entity \"signext\" for hierarchy \"datapath:dp\|decode:DECODE\|signext:ext\"" {  } { { "decode.sv" "ext" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/decode.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:ID_EX " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:ID_EX\"" {  } { { "datapath.sv" "ID_EX" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute datapath:dp\|execute:EXECUTE " "Elaborating entity \"execute\" for hierarchy \"datapath:dp\|execute:EXECUTE\"" {  } { { "datapath.sv" "EXECUTE" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|execute:EXECUTE\|mux2:_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|execute:EXECUTE\|mux2:_mux\"" {  } { { "../../Lab1/execute.sv" "_mux" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/execute.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|execute:EXECUTE\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|execute:EXECUTE\|alu:_alu\"" {  } { { "../../Lab1/execute.sv" "_alu" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab1/execute.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:EX_MEM " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:EX_MEM\"" {  } { { "datapath.sv" "EX_MEM" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory datapath:dp\|memory:MEMORY " "Elaborating entity \"memory\" for hierarchy \"datapath:dp\|memory:MEMORY\"" {  } { { "datapath.sv" "MEMORY" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:MEM_WB " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:MEM_WB\"" {  } { { "datapath.sv" "MEM_WB" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback datapath:dp\|writeback:WRITEBACK " "Elaborating entity \"writeback\" for hierarchy \"datapath:dp\|writeback:WRITEBACK\"" {  } { { "datapath.sv" "WRITEBACK" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/datapath.sv" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instrMem " "Elaborating entity \"imem\" for hierarchy \"imem:instrMem\"" {  } { { "processor_arm.sv" "instrMem" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dataMem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dataMem\"" {  } { { "processor_arm.sv" "dataMem" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405405802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:IF_ID_TOP " "Elaborating entity \"flopr\" for hierarchy \"flopr:IF_ID_TOP\"" {  } { { "processor_arm.sv" "IF_ID_TOP" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/processor_arm.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405406270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "Op decPpal " "Port \"Op\" does not exist in macrofunction \"decPpal\"" {  } { { "controller.sv" "decPpal" { Text "C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3(Evaluativo)/PipelinedProcessorPatterson-Modules/controller.sv" 18 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571405406629 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571405406676 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571405406816 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 18 10:30:06 2019 " "Processing ended: Fri Oct 18 10:30:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571405406816 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571405406816 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571405406816 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571405406816 ""}
