<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Program\FPGA\xilinxISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
D:/Program/MYPRJ~1/HG_Sync/FPGA/fpgadisparity/DisPrj/source/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o
VmodCAM_Ref.twr VmodCAM_Ref.pcf -ucf hijacker.ucf -ucf atlys_vmodcam.ucf -ucf
timing.ucf -ucf atlys.ucf

</twCmdLine><twDesign>VmodCAM_Ref.ncd</twDesign><twDesignPath>VmodCAM_Ref.ncd</twDesignPath><twPCF>VmodCAM_Ref.pcf</twPCF><twPcfPath>VmodCAM_Ref.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sck = PERIOD &quot;sck&quot; 30 MHz HIGH 50%;" ScopeName="">TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.394</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sck = PERIOD TIMEGRP &quot;sck&quot; 30 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tcp" slack="32.939" period="33.333" constraintValue="33.333" deviceLimit="0.394" freqLimit="2538.071" physResource="hijacker1/SPI_S1/presck/CLK" logResource="hijacker1/SPI_S1/presck/CK" locationPin="SLICE_X11Y6.CLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twConstName><twItemCnt>348</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>137</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>8.398</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y85.A2), 18 paths
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.603</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>6.509</twTotPathDel><twClkSkew dest = "0.665" src = "2.519">1.854</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>2.568</twLogDel><twRouteDel>3.941</twRouteDel><twTotDel>6.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.608</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>6.504</twTotPathDel><twClkSkew dest = "0.665" src = "2.519">1.854</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.237</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/state_loadRegEn1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_SysCon/loadRegEn</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>2.513</twLogDel><twRouteDel>3.991</twRouteDel><twTotDel>6.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.924</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>3.541</twTotPathDel><twClkSkew dest = "0.665" src = "1.166">0.501</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X29Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y86.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.865</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/state__n0161_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y88.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>Inst_SysCon/_n0161_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y88.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.827</twDelInfo><twComp>Inst_SysCon/DcmProgReg_1_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y85.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>1.200</twLogDel><twRouteDel>2.341</twRouteDel><twTotDel>3.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_0 (SLICE_X37Y78.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.663</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_0</twDest><twTotPathDel>4.921</twTotPathDel><twClkSkew dest = "0.100" src = "3.482">3.382</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.099</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0_rstpot</twBEL><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twLogDel>1.822</twLogDel><twRouteDel>3.099</twRouteDel><twTotDel>4.921</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="7" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/prevRes_2 (SLICE_X34Y78.DX), 7 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.737</twSlack><twSrc BELType="OTHER">Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>5.425</twTotPathDel><twClkSkew dest = "0.466" src = "3.270">2.804</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>DCM_X0Y6.PSCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>DCM_X0Y6.PSDONE</twSite><twDelType>Tdmcko_PSDONE</twDelType><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twComp><twBEL>Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">3.099</twDelInfo><twComp>Inst_SysCon/DcmProgDone</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_2_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_SysCon/prevRes_2_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.899</twLogDel><twRouteDel>3.526</twRouteDel><twTotDel>5.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.574</twSlack><twSrc BELType="FF">Inst_SysCon/state_FSM_FFd1</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>2.941</twTotPathDel><twClkSkew dest = "0.466" src = "1.917">1.451</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/state_FSM_FFd1</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X29Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd4</twComp><twBEL>Inst_SysCon/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.724</twDelInfo><twComp>Inst_SysCon/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_2_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_SysCon/prevRes_2_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>0.790</twLogDel><twRouteDel>2.151</twRouteDel><twTotDel>2.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.879</twSlack><twSrc BELType="FF">Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType="FF">Inst_SysCon/prevRes_2</twDest><twTotPathDel>3.032</twTotPathDel><twClkSkew dest = "0.466" src = "0.521">0.055</twClkSkew><twDelConst>10.001</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_SysCon/SRL16_inst/SRL16E</twSrc><twDest BELType='FF'>Inst_SysCon/prevRes_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X30Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X30Y79.B</twSite><twDelType>Treg</twDelType><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp><twBEL>Inst_SysCon/SRL16_inst/SRL16E</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>Inst_SysCon/Start_Up_Rst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/DcmRst11</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>Inst_SysCon/DcmRst</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y78.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_2_glue_set</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_SysCon/prevRes_2_glue_set</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twLogDel>1.737</twLogDel><twRouteDel>1.295</twRouteDel><twTotDel>3.032</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X31Y86.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.029</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_4</twDest><twTotPathDel>1.160</twTotPathDel><twClkSkew dest = "1.189" src = "0.000">-1.189</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X37Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.747</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL><twBEL>Inst_SysCon/DcmProgReg_4</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>1.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X30Y85.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_0</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_1</twDest><twTotPathDel>1.100</twTotPathDel><twClkSkew dest = "1.097" src = "0.000">-1.097</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_0</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X37Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X37Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp><twBEL>Inst_SysCon/prevRes_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y85.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.705</twDelInfo><twComp>Inst_SysCon/prevRes&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y85.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;1&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg_1_rstpot1</twBEL><twBEL>Inst_SysCon/DcmProgReg_1</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.705</twRouteDel><twTotDel>1.100</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_SysCon/DcmProgReg_4 (SLICE_X31Y86.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="FF">Inst_SysCon/prevRes_2</twSrc><twDest BELType="FF">Inst_SysCon/DcmProgReg_4</twDest><twTotPathDel>0.861</twTotPathDel><twClkSkew dest = "1.046" src = "0.255">-0.791</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_SysCon/prevRes_2</twSrc><twDest BELType='FF'>Inst_SysCon/DcmProgReg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X34Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twSrcClk><twPathDel><twSite>SLICE_X34Y78.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp><twBEL>Inst_SysCon/prevRes_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y86.C6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>Inst_SysCon/prevRes&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_SysCon/DcmProgReg&lt;4&gt;</twComp><twBEL>Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT&lt;4&gt;11</twBEL><twBEL>Inst_SysCon/DcmProgReg_4</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.412</twRouteDel><twTotDel>0.861</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.001">Inst_SysCon/SysConCLK</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="29"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="30" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="Inst_SysCon/ddr2clk_2x"/><twPinLimit anchorID="31" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.075" period="1.000" constraintValue="1.000" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" logResource="Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="Inst_SysCon/ddr2clk_2x_180"/><twPinLimit anchorID="32" type="MINPERIOD" name="Tdcmper_PSCLK" slack="4.011" period="10.001" constraintValue="10.001" deviceLimit="5.990" freqLimit="166.945" physResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" logResource="Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="Inst_SysCon/SysConCLK"/></twPinLimitRpt></twConst><twConst anchorID="33" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CAMA_PCLK_I = PERIOD &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>3408</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>666</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.335</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.165</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_10</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.317</twTotPathDel><twClkSkew dest = "0.504" src = "0.487">-0.017</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_10</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X32Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/D_O_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">5.041</twDelInfo><twComp>Inst_camctlA/D_O&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO121</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>CamAD&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.178</twLogDel><twRouteDel>6.139</twRouteDel><twTotDel>7.317</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA20), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.200</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_4</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.283</twTotPathDel><twClkSkew dest = "0.504" src = "0.486">-0.018</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_4</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X35Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X35Y18.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/D_O&lt;15&gt;</twComp><twBEL>Inst_camctlA/D_O_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.074</twDelInfo><twComp>Inst_camctlA/D_O&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1111</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA20</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.978</twDelInfo><twComp>CamAD&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.231</twLogDel><twRouteDel>6.052</twRouteDel><twTotDel>7.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA24), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.269</twSlack><twSrc BELType="FF">Inst_camctlA/D_O_8</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.213</twTotPathDel><twClkSkew dest = "0.504" src = "0.487">-0.017</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/D_O_8</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X32Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X32Y17.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/D_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.A5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">5.053</twDelInfo><twComp>Inst_camctlA/D_O&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO1151</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA24</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.935</twDelInfo><twComp>CamAD&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.225</twLogDel><twRouteDel>5.988</twRouteDel><twTotDel>7.213</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA8), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_15</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.363</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_15</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_15</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA8</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.134</twRouteDel><twTotDel>0.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.363</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_14</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.366</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_14</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_14</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA7</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;14&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.366</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1CMDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">Inst_FBCtl/pa_wr_addr_12</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.394</twTotPathDel><twClkSkew dest = "0.077" src = "0.074">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/pa_wr_addr_12</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;15&gt;</twComp><twBEL>Inst_FBCtl/pa_wr_addr_12</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1CMDRA5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>Inst_FBCtl/pa_wr_addr&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P1CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamAPClk</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="46"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP &quot;CAMA_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="47" type="MINPERIOD" name="Tbcper_I" slack="10.770" period="12.500" constraintValue="12.500" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_camctlA/BUFG_inst/I0" logResource="Inst_camctlA/BUFG_inst/I0" locationPin="BUFGMUX_X2Y9.I0" clockNet="int_CAMA_PCLK_I"/><twPinLimit anchorID="48" type="MINPERIOD" name="Tmcbcper_POCMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P0CMDCLK" locationPin="MCB_X0Y1.P0CMDCLK" clockNet="CamAPClk"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tmcbcper_P1CMDCLK" slack="11.000" period="12.500" constraintValue="12.500" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK" locationPin="MCB_X0Y1.P1CMDCLK" clockNet="CamAPClk"/></twPinLimitRpt></twConst><twConst anchorID="50" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_CAMB_PCLK_I = PERIOD &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50 %;" ScopeName="">TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twConstName><twItemCnt>8879290841</twItemCnt><twErrCntSetup>2208</twErrCntSetup><twErrCntEndPt>2208</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8865</twEndPtCnt><twPathErrCnt>8820911232</twPathErrCnt><twMinPer>26.410</twMinPer></twConstHead><twPathRptBanner iPaths="106715744" iCriticalPaths="106715332" sType="EndPoint">Paths for end point hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y30.DIADI5), 106715744 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.910</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>26.340</twTotPathDel><twClkSkew dest = "0.575" src = "0.610">0.035</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.179</twLogDel><twRouteDel>20.161</twRouteDel><twTotDel>26.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.900</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>26.330</twTotPathDel><twClkSkew dest = "0.575" src = "0.610">0.035</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;47:42&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.138</twLogDel><twRouteDel>20.192</twRouteDel><twTotDel>26.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.855</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>26.285</twTotPathDel><twClkSkew dest = "0.575" src = "0.610">0.035</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.174</twLogDel><twRouteDel>20.111</twRouteDel><twTotDel>26.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="106680153" iCriticalPaths="106679493" sType="EndPoint">Paths for end point hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y31.DIADI4), 106680153 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.880</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.311</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.059</twLogDel><twRouteDel>20.252</twRouteDel><twTotDel>26.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.0</twPctLog><twPctRoute>77.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.870</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.301</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;47:42&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.018</twLogDel><twRouteDel>20.283</twRouteDel><twTotDel>26.301</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.825</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.256</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.054</twLogDel><twRouteDel>20.202</twRouteDel><twTotDel>26.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="85361478" iCriticalPaths="85360017" sType="EndPoint">Paths for end point hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y31.DIADI3), 85361478 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.771</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.202</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.044</twLogDel><twRouteDel>20.158</twRouteDel><twTotDel>26.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.761</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.192</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y84.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.527</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y84.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;47:42&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.003</twLogDel><twRouteDel>20.189</twRouteDel><twTotDel>26.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-13.716</twSlack><twSrc BELType="FF">hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>26.147</twTotPathDel><twClkSkew dest = "0.576" src = "0.610">0.034</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/LSGMInfo_shiftOut_reg_0_138</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X41Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X41Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;139&gt;</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_reg_0_138</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.D1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.432</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_reg_0&lt;138&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y92.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y92.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;3&gt;_bdd1</twComp><twBEL>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][47]_GND_9_o_add_238_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y87.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.201</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/GMI1/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y89.B6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y89.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y86.B5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[6].[2].Cs&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;41:36&gt;_xor&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y83.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.D4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.673</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_F</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.039</twLogDel><twRouteDel>20.108</twRouteDel><twTotDel>26.147</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>23.1</twPctLog><twPctRoute>76.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/Mshreg_dataG_32 (SLICE_X26Y30.AI), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">hijacker1/dataG_16</twSrc><twDest BELType="FF">hijacker1/Mshreg_dataG_32</twDest><twTotPathDel>0.251</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/dataG_16</twSrc><twDest BELType='FF'>hijacker1/Mshreg_dataG_32</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X27Y30.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>hijacker1/dataG&lt;19&gt;</twComp><twBEL>hijacker1/dataG_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y30.AI</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>hijacker1/dataG&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y30.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.030</twDelInfo><twComp>hijacker1/dat_PixK&lt;43&gt;</twComp><twBEL>hijacker1/Mshreg_dataG_32</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.251</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>90.8</twPctLog><twPctRoute>9.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X2Y15.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">hijacker1/win1/Window_209</twSrc><twDest BELType="RAM">hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.314</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/win1/Window_209</twSrc><twDest BELType='RAM'>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X40Y31.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>hijacker1/win1/Window&lt;211&gt;</twComp><twBEL>hijacker1/win1/Window_209</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y15.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>hijacker1/win1/Window&lt;209&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y15.CLKBRDCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.022</twDelInfo><twComp>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.314</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>56.7</twPctLog><twPctRoute>43.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X2Y14.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.341</twSlack><twSrc BELType="FF">hijacker1/win1/Window_221</twSrc><twDest BELType="RAM">hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twTotPathDel>0.347</twTotPathDel><twClkSkew dest = "0.077" src = "0.071">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/win1/Window_221</twSrc><twDest BELType='RAM'>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X38Y28.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>hijacker1/win1/Window&lt;221&gt;</twComp><twBEL>hijacker1/win1/Window_221</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y14.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>hijacker1/win1/Window&lt;221&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y14.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.181</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">CamBPClk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="75"><twPinLimitBanner>Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="76" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y15.CLKAWRCLK" clockNet="CamBPClk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" logResource="hijacker1/win1/RAMFEED[0].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X2Y15.CLKBRDCLK" clockNet="CamBPClk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="9.376" period="12.500" constraintValue="12.500" deviceLimit="3.124" freqLimit="320.102" physResource="hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="hijacker1/win1/RAMFEED[1].RAM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X2Y18.CLKAWRCLK" clockNet="CamBPClk"/></twPinLimitRpt></twConst><twConst anchorID="79" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="80"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="81" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.001" period="0.926" constraintValue="0.926" deviceLimit="0.925" freqLimit="1081.081" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="Inst_SysCon/pllout_xs"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.131" period="4.630" constraintValue="4.630" deviceLimit="2.499" freqLimit="400.160" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y1.CLKOUT3" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="83" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.926" period="9.260" constraintValue="4.630" deviceLimit="1.667" physResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" logResource="Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="Inst_SysCon/Pclk"/></twPinLimitRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twConstName><twItemCnt>6214</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1464</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.292</twMinPer></twConstHead><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Inst_TWICtl/state_FSM_FFd2 (SLICE_X11Y31.B4), 32 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.378</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.697</twTotPathDel><twClkSkew dest = "0.483" src = "0.526">0.043</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dScl</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X12Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X12Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dScl</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.B3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.614</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dScl</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busState&lt;1&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/bitCount&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>4.190</twRouteDel><twTotDel>5.697</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.495</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.570</twTotPathDel><twClkSkew dest = "0.483" src = "0.536">0.053</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/dSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X20Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X20Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/dSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.B4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.487</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/dSda</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busState&lt;1&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/bitCount&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.507</twLogDel><twRouteDel>4.063</twRouteDel><twTotDel>5.570</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.226</twSlack><twSrc BELType="FF">Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType="FF">Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>4.881</twTotPathDel><twClkSkew dest = "0.243" src = "0.254">0.011</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/Inst_TWICtl/rSda</twSrc><twDest BELType='FF'>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X14Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X14Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp><twBEL>Inst_camctlB/Inst_TWICtl/rSda</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y24.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/rSda</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y24.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/busState&lt;1&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.451</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/bitCount&lt;2&gt;</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y31.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlB/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>3.335</twRouteDel><twTotDel>4.881</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="32" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X43Y15.B5), 32 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.570</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/sclCnt_1</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.550</twTotPathDel><twClkSkew dest = "0.489" src = "0.487">-0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/sclCnt_1</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X49Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;4&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/sclCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.731</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N169</twComp><twBEL>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;131</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.677</twLogDel><twRouteDel>3.873</twRouteDel><twTotDel>5.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>30.2</twPctLog><twPctRoute>69.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.719</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/sclCnt_0</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.401</twTotPathDel><twClkSkew dest = "0.489" src = "0.487">-0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/sclCnt_0</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X47Y16.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;5&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/sclCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N169</twComp><twBEL>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;131</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.747</twLogDel><twRouteDel>3.654</twRouteDel><twTotDel>5.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.793</twSlack><twSrc BELType="FF">Inst_camctlA/Inst_TWICtl/sclCnt_3</twSrc><twDest BELType="FF">Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twTotPathDel>5.327</twTotPathDel><twClkSkew dest = "0.489" src = "0.487">-0.002</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlA/Inst_TWICtl/sclCnt_3</twSrc><twDest BELType='FF'>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X49Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X49Y16.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;4&gt;</twComp><twBEL>Inst_camctlA/Inst_TWICtl/sclCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y16.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/sclCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>N169</twComp><twBEL>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;1311</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.A1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.643</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor&lt;5&gt;131</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In41</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y15.B4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y15.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In31</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In31</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y15.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twComp><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7</twBEL><twBEL>Inst_camctlA/Inst_TWICtl/state_FSM_FFd2</twBEL></twPathDel><twLogDel>1.747</twLogDel><twRouteDel>3.580</twRouteDel><twTotDel>5.327</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="44" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/RST_O (SLICE_X34Y15.C4), 44 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.576</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_20</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.552</twTotPathDel><twClkSkew dest = "0.491" src = "0.481">-0.010</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_20</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;21&gt;</twComp><twBEL>Inst_camctlB/rstCnt_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>3.534</twRouteDel><twTotDel>5.552</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.751</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_16</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.374</twTotPathDel><twClkSkew dest = "0.491" src = "0.484">-0.007</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_16</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;19&gt;</twComp><twBEL>Inst_camctlB/rstCnt_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>3.356</twRouteDel><twTotDel>5.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.775</twSlack><twSrc BELType="FF">Inst_camctlB/rstCnt_3</twSrc><twDest BELType="FF">Inst_camctlB/RST_O</twDest><twTotPathDel>5.344</twTotPathDel><twClkSkew dest = "0.491" src = "0.490">-0.001</twClkSkew><twDelConst>41.670</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.033" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.552</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_camctlB/rstCnt_3</twSrc><twDest BELType='FF'>Inst_camctlB/RST_O</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X34Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X34Y16.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp><twBEL>Inst_camctlB/rstCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.608</twDelInfo><twComp>Inst_camctlB/rstCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y17.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N8</twComp><twBEL>Inst_camctlB/_n01511_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>N8</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01511</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Inst_camctlB/_n01511</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.441</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/_n01381</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Inst_camctlB/_n01381</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp><twBEL>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o&lt;21&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>Inst_camctlB/PWR_184_o_rstCnt[21]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/_n0151</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y15.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_camctlB/_n0151</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Inst_camctlB/RST_O</twComp><twBEL>Inst_camctlB/RST_O_rstpot</twBEL><twBEL>Inst_camctlB/RST_O</twBEL></twPathDel><twLogDel>2.018</twLogDel><twRouteDel>3.326</twRouteDel><twTotDel>5.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="41.670">CamClk</twDestClk><twPctLog>37.8</twPctLog><twPctRoute>62.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM14 (SLICE_X52Y20.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.311</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_5</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM14</twDest><twTotPathDel>0.311</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_5</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;15&gt;</twComp><twBEL>Inst_camctlA/regData1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_camctlA/initFb&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y20.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM14</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.311</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlB/Mram_CamInitRAM14 (SLICE_X6Y38.BI), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">Inst_camctlB/regData1_5</twSrc><twDest BELType="RAM">Inst_camctlB/Mram_CamInitRAM14</twDest><twTotPathDel>0.328</twTotPathDel><twClkSkew dest = "0.033" src = "0.036">0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlB/regData1_5</twSrc><twDest BELType='RAM'>Inst_camctlB/Mram_CamInitRAM14</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X7Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlB/initFb&lt;15&gt;</twComp><twBEL>Inst_camctlB/regData1_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y38.BI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>Inst_camctlB/initFb&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y38.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Inst_camctlB/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlB/Mram_CamInitRAM14</twBEL></twPathDel><twLogDel>0.198</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/Mram_CamInitRAM13 (SLICE_X52Y20.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.335</twSlack><twSrc BELType="FF">Inst_camctlA/regData1_4</twSrc><twDest BELType="RAM">Inst_camctlA/Mram_CamInitRAM13</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_camctlA/regData1_4</twSrc><twDest BELType='RAM'>Inst_camctlA/Mram_CamInitRAM13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twSrcClk><twPathDel><twSite>SLICE_X53Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_camctlA/initFb&lt;15&gt;</twComp><twBEL>Inst_camctlA/regData1_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y20.CI</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.113</twDelInfo><twComp>Inst_camctlA/initFb&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X52Y20.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">0.024</twDelInfo><twComp>Inst_camctlA/_n0130&lt;20&gt;</twComp><twBEL>Inst_camctlA/Mram_CamInitRAM13</twBEL></twPathDel><twLogDel>0.222</twLogDel><twRouteDel>0.113</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamClk</twDestClk><twPctLog>66.3</twPctLog><twPctRoute>33.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx"/><twPinLimit anchorID="111" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMA_MCLK_O_OBUF/CLK0" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X19Y0.CLK0" clockNet="CamClk"/><twPinLimit anchorID="112" type="MINPERIOD" name="Tockper" slack="40.031" period="41.670" constraintValue="41.670" deviceLimit="1.639" freqLimit="610.128" physResource="CAMB_MCLK_O_OBUF/CLK0" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0" locationPin="OLOGIC_X12Y2.CLK0" clockNet="CamClk"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="114"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="115" type="MINPERIOD" name="Tbcper_I" slack="39.940" period="41.670" constraintValue="41.670" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" logResource="Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="Inst_SysCon/Inst_dcm_fixed/clkfx180"/><twPinLimit anchorID="116" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMA_MCLK_O_OBUF/CLK1" logResource="Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X19Y0.CLK1" clockNet="CamClk_180"/><twPinLimit anchorID="117" type="MINPERIOD" name="Tockper" slack="40.267" period="41.670" constraintValue="41.670" deviceLimit="1.403" freqLimit="712.758" physResource="CAMB_MCLK_O_OBUF/CLK1" logResource="Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1" locationPin="OLOGIC_X12Y2.CLK1" clockNet="CamClk_180"/></twPinLimitRpt></twConst><twConst anchorID="118" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="119"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;
        TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="120" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="ddr2clk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>1</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.249</twMinPer></twConstHead><twPinLimitRpt anchorID="122"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *
        10 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="123" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="-0.249" period="1.000" constraintValue="1.000" deviceLimit="1.249" freqLimit="800.641" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="ddr2clk_2x"/></twPinLimitRpt></twConst><twConst anchorID="124" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_I = PERIOD &quot;CLK_I&quot; 99.99 MHz HIGH 50 %;" ScopeName="">TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;</twConstName><twItemCnt>12737</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.367</twMinPer></twConstHead><twPathRptBanner iPaths="239" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (SLICE_X23Y81.CE), 239 paths
</twPathRptBanner><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.633</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twTotPathDel>7.256</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twBEL></twPathDel><twLogDel>2.328</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>7.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.702</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twTotPathDel>7.187</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twBEL></twPathDel><twLogDel>2.423</twLogDel><twRouteDel>4.764</twRouteDel><twTotDel>7.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.824</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twTotPathDel>7.065</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7</twBEL></twPathDel><twLogDel>2.110</twLogDel><twRouteDel>4.955</twRouteDel><twTotDel>7.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="239" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2 (SLICE_X23Y81.CE), 239 paths
</twPathRptBanner><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.634</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twTotPathDel>7.255</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twBEL></twPathDel><twLogDel>2.327</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>7.255</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.703</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twTotPathDel>7.186</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twBEL></twPathDel><twLogDel>2.422</twLogDel><twRouteDel>4.764</twRouteDel><twTotDel>7.186</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.825</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twTotPathDel>7.064</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2</twBEL></twPathDel><twLogDel>2.109</twLogDel><twRouteDel>4.955</twRouteDel><twTotDel>7.064</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="239" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5 (SLICE_X23Y81.CE), 239 paths
</twPathRptBanner><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.635</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twTotPathDel>7.254</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twBEL></twPathDel><twLogDel>2.326</twLogDel><twRouteDel>4.928</twRouteDel><twTotDel>7.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.704</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twTotPathDel>7.185</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_lut&lt;1&gt;</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twBEL></twPathDel><twLogDel>2.421</twLogDel><twRouteDel>4.764</twRouteDel><twTotDel>7.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.826</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twTotPathDel>7.063</twTotPathDel><twClkSkew dest = "0.153" src = "0.162">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.191" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X22Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y81.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y81.BX</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.029</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y81.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y82.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Msub_Max_Value_Delta_Dn_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.106</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Delta_Dn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv122</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv123</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv12</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv1</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y81.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1308_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y81.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5</twBEL></twPathDel><twLogDel>2.108</twLogDel><twRouteDel>4.955</twRouteDel><twTotDel>7.063</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">mcb_drp_clk</twDestClk><twPctLog>29.8</twPctLog><twPctRoute>70.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1 (SLICE_X22Y81.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.410</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twDest><twTotPathDel>0.412</twTotPathDel><twClkSkew dest = "0.042" src = "0.040">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X23Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;6&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y81.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y81.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous&lt;5&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux__n131621</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1</twBEL></twPathDel><twLogDel>0.329</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.412</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>79.9</twPctLog><twPctRoute>20.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL (SLICE_X0Y84.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.413</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y84.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y84.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL_glue_set</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>94.4</twPctLog><twPctRoute>5.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7 (SLICE_X4Y74.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twSrc><twDest BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twSrc><twDest BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y74.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y74.D6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y74.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;7&gt;</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_RstCounter[9]_GND_276_o_mux_21_OUT81</twBEL><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">mcb_drp_clk</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="149"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;
        TS_CLK_I * 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="150" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst3/I0" logResource="Inst_SysCon/BUFG_inst3/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="Inst_SysCon/mcb_drp_clk_bfg"/><twPinLimit anchorID="151" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X2Y84.CLK" clockNet="mcb_drp_clk"/><twPinLimit anchorID="152" type="MINPERIOD" name="Tcp" slack="7.000" period="8.000" constraintValue="8.000" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2/CLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_PLL_LOCK_R2/CLK" locationPin="SLICE_X6Y68.CLK" clockNet="mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="153" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twConstName><twItemCnt>83</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>83</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>4.758</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m (OLOGIC_X12Y119.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-0.128</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twTotPathDel>4.690</twTotPathDel><twClkSkew dest = "0.496" src = "0.482">-0.014</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X11Y105.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">4.253</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y119.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>4.253</twRouteDel><twTotDel>4.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>9.3</twPctLog><twPctRoute>90.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.588</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twTotPathDel>3.953</twTotPathDel><twClkSkew dest = "0.496" src = "0.503">0.007</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y93.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X13Y93.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.598</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y118.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twComp><twBEL>Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s</twBEL></twPathDel><twLogDel>0.355</twLogDel><twRouteDel>3.598</twRouteDel><twTotDel>3.953</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>9.0</twPctLog><twPctRoute>91.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m (OLOGIC_X12Y117.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.773</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m</twDest><twTotPathDel>3.767</twTotPathDel><twClkSkew dest = "0.496" src = "0.504">0.008</twClkSkew><twDelConst>4.630</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.148" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y94.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twSrcClk><twPathDel><twSite>SLICE_X13Y94.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_4</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y117.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.330</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y117.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m</twComp><twBEL>Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_m</twBEL></twPathDel><twLogDel>0.437</twLogDel><twRouteDel>3.330</twRouteDel><twTotDel>3.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.630">PClkX2</twDestClk><twPctLog>11.6</twPctLog><twPctRoute>88.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0 (SLICE_X5Y92.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "0.922" src = "0.882">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y92.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.020</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.020</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>95.8</twPctLog><twPctRoute>4.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2 (SLICE_X5Y92.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twDest><twTotPathDel>0.506</twTotPathDel><twClkSkew dest = "0.922" src = "0.882">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y92.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.091</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT31</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_2</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.091</twRouteDel><twTotDel>0.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>82.0</twPctLog><twPctRoute>18.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (SLICE_X5Y92.D4), 1 path
</twPathRptBanner><twPathRpt anchorID="164"><twConstPath anchorID="165" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twDest><twTotPathDel>0.561</twTotPathDel><twClkSkew dest = "0.922" src = "0.882">-0.040</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.212</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y92.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y92.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.108</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41</twBEL><twBEL>Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3</twBEL></twPathDel><twLogDel>0.453</twLogDel><twRouteDel>0.108</twRouteDel><twTotDel>0.561</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PClkX2</twDestClk><twPctLog>80.7</twPctLog><twPctRoute>19.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="166"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="167" type="MINPERIOD" name="Tbcper_I" slack="2.900" period="4.630" constraintValue="4.630" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst2/I0" logResource="Inst_SysCon/BUFG_inst2/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="Inst_SysCon/pllout_x2"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tcp" slack="4.200" period="4.630" constraintValue="4.630" deviceLimit="0.430" freqLimit="2325.581" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;4&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_4/CK" locationPin="SLICE_X4Y93.CLK" clockNet="PClkX2"/><twPinLimit anchorID="169" type="MINPERIOD" name="Tcp" slack="4.236" period="4.630" constraintValue="4.630" deviceLimit="0.394" freqLimit="2538.071" physResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn&lt;3&gt;/CLK" logResource="Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_0/CK" locationPin="SLICE_X5Y92.CLK" clockNet="PClkX2"/></twPinLimitRpt></twConst><twConst anchorID="170" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="171"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="172" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twConstName><twItemCnt>3899</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">2</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>724</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMinPer>6.467</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7 (SLICE_X4Y92.B2), 9 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.793</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twTotPathDel>6.316</twTotPathDel><twClkSkew dest = "0.569" src = "0.628">0.059</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>5.105</twRouteDel><twTotDel>6.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.856</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twTotPathDel>6.254</twTotPathDel><twClkSkew dest = "0.569" src = "0.627">0.058</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X5Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>5.060</twRouteDel><twTotDel>6.254</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.1</twPctLog><twPctRoute>80.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.098</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twTotPathDel>6.012</twTotPathDel><twClkSkew dest = "0.569" src = "0.627">0.058</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.418</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out81</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_7</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.801</twRouteDel><twTotDel>6.012</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9 (SLICE_X4Y92.D3), 9 paths
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.964</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twTotPathDel>6.145</twTotPathDel><twClkSkew dest = "0.569" src = "0.628">0.059</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;8&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.D2</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.230</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.934</twRouteDel><twTotDel>6.145</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.027</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twTotPathDel>6.083</twTotPathDel><twClkSkew dest = "0.569" src = "0.627">0.058</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X5Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X5Y61.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.B4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twBEL></twPathDel><twLogDel>1.194</twLogDel><twRouteDel>4.889</twRouteDel><twTotDel>6.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.269</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twTotPathDel>5.841</twTotPathDel><twClkSkew dest = "0.569" src = "0.627">0.058</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X4Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/n1_q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;1&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y58.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/Msub_dc_bias_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y58.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced_q_m_d[8]_AND_164_o</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y92.D3</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">3.247</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/cond_balanced</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y92.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d&lt;9&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/Mmux_q_out101</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_9</twBEL></twPathDel><twLogDel>1.211</twLogDel><twRouteDel>4.630</twRouteDel><twTotDel>5.841</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="112" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4 (SLICE_X5Y71.D5), 112 paths
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.022</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twTotPathDel>6.113</twTotPathDel><twClkSkew dest = "0.586" src = "0.619">0.033</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X3Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.876</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT_lut&lt;0&gt;31</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.946</twLogDel><twRouteDel>4.167</twRouteDel><twTotDel>6.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.228</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twTotPathDel>5.907</twTotPathDel><twClkSkew dest = "0.586" src = "0.619">0.033</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X3Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X3Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d&lt;7&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y71.A1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.876</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_d&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y71.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT_lut&lt;0&gt;31</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>N139</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twBEL></twPathDel><twLogDel>1.900</twLogDel><twRouteDel>4.007</twRouteDel><twTotDel>5.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.011</twSlack><twSrc BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twSrc><twDest BELType="FF">Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twTotPathDel>5.139</twTotPathDel><twClkSkew dest = "0.231" src = "0.249">0.018</twClkSkew><twDelConst>9.260</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.169" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.092</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twSrc><twDest BELType='FF'>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PClk</twSrcClk><twPathDel><twSite>SLICE_X6Y69.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m&lt;3&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y71.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y71.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y71.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Madd_cnt_t_1[4]_dc_bias[4]_add_41_OUT_lut&lt;0&gt;31</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Msub_cnt_t_1[4]_dc_bias[4]_sub_40_OUT&lt;4:0&gt;_cy&lt;0&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y70.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;1</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.623</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y71.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_lut&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y71.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1&lt;4&gt;</twComp><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/Maccum_cnt_t_1_xor&lt;4&gt;11</twBEL><twBEL>Inst_DVITransmitter/Inst_TMDSEncoder_blue/cnt_t_1_4</twBEL></twPathDel><twLogDel>2.002</twLogDel><twRouteDel>3.137</twRouteDel><twTotDel>5.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="9.260">PClk</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_1 (SLICE_X13Y66.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.008</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstC/RstQ_1</twDest><twTotPathDel>2.164</twTotPathDel><twClkSkew dest = "13.068" src = "3.390">-9.678</twClkSkew><twDelConst>7.927</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.360" fPhaseErr="0.236" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.421</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstC/RstQ_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="832.083">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/RstC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.812</twDelInfo><twComp>Inst_FBCtl/RstC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstC/RstQ_1</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.164</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="824.156">PClk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_2 (SLICE_X13Y66.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.006</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstC/RstQ_2</twDest><twTotPathDel>2.166</twTotPathDel><twClkSkew dest = "13.068" src = "3.390">-9.678</twClkSkew><twDelConst>7.927</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.360" fPhaseErr="0.236" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.421</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstC/RstQ_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="832.083">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/RstC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.812</twDelInfo><twComp>Inst_FBCtl/RstC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.274</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstC/RstQ_2</twBEL></twPathDel><twLogDel>0.936</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="824.156">PClk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_3 (SLICE_X13Y66.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="195"><twConstPath anchorID="196" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.013</twSlack><twSrc BELType="FF">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType="FF">Inst_FBCtl/Inst_LocalRstC/RstQ_3</twDest><twTotPathDel>2.185</twTotPathDel><twClkSkew dest = "13.068" src = "3.390">-9.678</twClkSkew><twDelConst>7.927</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.360" fPhaseErr="0.236" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.421</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twSrc><twDest BELType='FF'>Inst_FBCtl/Inst_LocalRstC/RstQ_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="832.083">mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y67.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>Inst_FBCtl/calib_done</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y66.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.294</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/RstC1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y66.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.812</twDelInfo><twComp>Inst_FBCtl/RstC</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y66.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.293</twDelInfo><twComp>Inst_FBCtl/Inst_LocalRstC/RstQ_4</twComp><twBEL>Inst_FBCtl/Inst_LocalRstC/RstQ_3</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>1.230</twRouteDel><twTotDel>2.185</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="824.156">PClk</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="197"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="198" type="MINPERIOD" name="Tbcper_I" slack="7.530" period="9.260" constraintValue="9.260" deviceLimit="1.730" freqLimit="578.035" physResource="Inst_SysCon/BUFG_inst1/I0" logResource="Inst_SysCon/BUFG_inst1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="Inst_SysCon/pllout_x1"/><twPinLimit anchorID="199" type="MINPERIOD" name="Tmcbcper_P3CMDCLK" slack="7.760" period="9.260" constraintValue="9.260" deviceLimit="1.500" freqLimit="666.667" physResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" logResource="Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P3CMDCLK" locationPin="MCB_X0Y1.P3CMDCLK" clockNet="PClk"/><twPinLimit anchorID="200" type="MINPERIOD" name="Tcp" slack="8.260" period="9.260" constraintValue="9.260" deviceLimit="1.000" freqLimit="1000.000" physResource="Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd/CLK" logResource="Inst_DVITransmitter/Inst_TMDSEncoder_red/Mshreg_de_dd/CLK" locationPin="SLICE_X10Y71.CLK" clockNet="PClk"/></twPinLimitRpt></twConst><twConst anchorID="201" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.238</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X26Y7.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>8.262</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.238</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.728</twLogDel><twRouteDel>2.510</twRouteDel><twTotDel>4.238</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>9.716</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>2.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>1.975</twRouteDel><twTotDel>2.784</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X26Y7.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>8.277</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>4.223</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>2.652</twRouteDel><twTotDel>4.223</twTotDel><twPctLog>37.2</twPctLog><twPctRoute>62.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathFromToDelay"><twSlack>9.731</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twTotPathDel>2.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.663</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.117</twRouteDel><twTotDel>2.769</twTotDel><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X26Y7.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="210"><twSlack>1.555</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>1.116</twRouteDel><twTotDel>1.555</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>28.2</twPctLog><twPctRoute>71.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="211"><twSlack>2.493</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_4_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y7.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_6_LDC</twBEL></twPathDel><twLogDel>1.004</twLogDel><twRouteDel>1.489</twRouteDel><twTotDel>2.493</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twDestClk><twPctLog>40.3</twPctLog><twPctRoute>59.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_6_LDC (SLICE_X26Y7.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="212"><twSlack>1.645</twSlack><twSrc BELType="FF">hijacker1/feedData_6</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_6</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/feedData&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.256</twRouteDel><twTotDel>1.645</twTotDel><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="213"><twSlack>2.583</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_6_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_6_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y6.B5</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y6.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_6_P_6</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y7.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.398</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[6]_AND_3_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.629</twRouteDel><twTotDel>2.583</twTotDel><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="214" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.996</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y5.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathFromToDelay"><twSlack>8.504</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>3.996</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.795</twLogDel><twRouteDel>2.201</twRouteDel><twTotDel>3.996</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="217"><twConstPath anchorID="218" twDataPathType="twDataPathFromToDelay"><twSlack>9.644</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.856</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.876</twLogDel><twRouteDel>1.980</twRouteDel><twTotDel>2.856</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y5.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="219"><twConstPath anchorID="220" twDataPathType="twDataPathFromToDelay"><twSlack>8.886</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>3.614</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.739</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.053</twRouteDel><twTotDel>3.614</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="221"><twConstPath anchorID="222" twDataPathType="twDataPathFromToDelay"><twSlack>10.026</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twTotPathDel>2.474</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.518</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>1.832</twRouteDel><twTotDel>2.474</twTotDel><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y5.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="223"><twSlack>1.644</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>0.495</twLogDel><twRouteDel>1.149</twRouteDel><twTotDel>1.644</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="224"><twSlack>2.410</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.253</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_16_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y5.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_0_LDC</twBEL></twPathDel><twLogDel>1.060</twLogDel><twRouteDel>1.350</twRouteDel><twTotDel>2.410</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_0_LDC (SLICE_X25Y5.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="225"><twSlack>1.401</twSlack><twSrc BELType="FF">hijacker1/feedData_0</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_0</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>hijacker1/feedData&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.401</twTotDel><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="226"><twSlack>2.167</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_0_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_0_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_0_P_0</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y5.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.124</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[0]_AND_15_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.221</twRouteDel><twTotDel>2.167</twTotDel><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="227" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.961</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X25Y3.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="228"><twConstPath anchorID="229" twDataPathType="twDataPathFromToDelay"><twSlack>8.539</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>3.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.112</twRouteDel><twTotDel>3.961</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="230"><twConstPath anchorID="231" twDataPathType="twDataPathFromToDelay"><twSlack>9.801</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.699</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.930</twLogDel><twRouteDel>1.769</twRouteDel><twTotDel>2.699</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X25Y3.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="232"><twConstPath anchorID="233" twDataPathType="twDataPathFromToDelay"><twSlack>8.579</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>3.921</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.827</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.298</twRouteDel><twTotDel>3.921</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="234"><twConstPath anchorID="235" twDataPathType="twDataPathFromToDelay"><twSlack>9.841</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twTotPathDel>2.659</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.704</twLogDel><twRouteDel>1.955</twRouteDel><twTotDel>2.659</twTotDel><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X25Y3.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="236"><twSlack>1.518</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>0.509</twLogDel><twRouteDel>1.009</twRouteDel><twTotDel>1.518</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>33.5</twPctLog><twPctRoute>66.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="237"><twSlack>2.291</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.113</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_14_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_1_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.217</twRouteDel><twTotDel>2.291</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twDestClk><twPctLog>46.9</twPctLog><twPctRoute>53.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_1_LDC (SLICE_X25Y3.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="238"><twSlack>1.561</twSlack><twSrc BELType="FF">hijacker1/feedData_1</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_1</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.896</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.401</twLogDel><twRouteDel>1.160</twRouteDel><twTotDel>1.561</twTotDel><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="239"><twSlack>2.334</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_1_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_1_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y4.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y4.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_1_P_1</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[1]_AND_13_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.368</twRouteDel><twTotDel>2.334</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="240" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.891</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X27Y3.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="241"><twConstPath anchorID="242" twDataPathType="twDataPathFromToDelay"><twSlack>8.609</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.042</twRouteDel><twTotDel>3.891</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="243"><twConstPath anchorID="244" twDataPathType="twDataPathFromToDelay"><twSlack>9.021</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.479</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>2.532</twRouteDel><twTotDel>3.479</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X27Y3.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="245"><twConstPath anchorID="246" twDataPathType="twDataPathFromToDelay"><twSlack>8.787</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.568</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.090</twRouteDel><twTotDel>3.713</twTotDel><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="247"><twConstPath anchorID="248" twDataPathType="twDataPathFromToDelay"><twSlack>9.199</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twTotPathDel>3.301</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.058</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.522</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>2.580</twRouteDel><twTotDel>3.301</twTotDel><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X27Y3.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="249"><twSlack>1.952</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>1.441</twRouteDel><twTotDel>1.952</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>26.2</twPctLog><twPctRoute>73.8</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="250"><twSlack>2.244</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_12_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y3.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.170</twRouteDel><twTotDel>2.244</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_LDC (SLICE_X27Y3.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="251"><twSlack>1.924</twSlack><twSrc BELType="FF">hijacker1/feedData_2</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_2</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.218</twDelInfo><twComp>hijacker1/feedData&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>1.521</twRouteDel><twTotDel>1.924</twTotDel><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="252"><twSlack>2.216</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_2_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_2_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y3.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.250</twRouteDel><twTotDel>2.216</twTotDel><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="253" twConstType="PATHDELAY" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.556</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y6.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathFromToDelay"><twSlack>7.944</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.556</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.849</twLogDel><twRouteDel>2.707</twRouteDel><twTotDel>4.556</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathFromToDelay"><twSlack>9.086</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>3.414</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>2.467</twRouteDel><twTotDel>3.414</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y6.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathFromToDelay"><twSlack>8.112</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>4.388</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.050</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>1.623</twLogDel><twRouteDel>2.765</twRouteDel><twTotDel>4.388</twTotDel><twPctLog>37.0</twPctLog><twPctRoute>63.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathFromToDelay"><twSlack>9.254</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twTotPathDel>3.246</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.810</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>2.525</twRouteDel><twTotDel>3.246</twTotDel><twPctLog>22.2</twPctLog><twPctRoute>77.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y6.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="262"><twSlack>1.925</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>1.925</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="263"><twSlack>2.762</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_10_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y6.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_3_LDC</twBEL></twPathDel><twLogDel>1.074</twLogDel><twRouteDel>1.688</twRouteDel><twTotDel>2.762</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_3_LDC (SLICE_X21Y6.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="264"><twSlack>1.823</twSlack><twSrc BELType="FF">hijacker1/feedData_3</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_3</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X12Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp><twBEL>hijacker1/feedData_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.042</twDelInfo><twComp>hijacker1/feedData&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.403</twLogDel><twRouteDel>1.420</twRouteDel><twTotDel>1.823</twTotDel><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="265"><twSlack>2.660</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_3_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_3_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y3.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.316</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y3.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_3_P_3</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.378</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[3]_AND_9_o</twComp></twPathDel><twLogDel>0.966</twLogDel><twRouteDel>1.694</twRouteDel><twTotDel>2.660</twTotDel><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="266" twConstType="PATHDELAY" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.059</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y4.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="267"><twConstPath anchorID="268" twDataPathType="twDataPathFromToDelay"><twSlack>8.441</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>4.059</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.743</twLogDel><twRouteDel>2.316</twRouteDel><twTotDel>4.059</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="269"><twConstPath anchorID="270" twDataPathType="twDataPathFromToDelay"><twSlack>9.454</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>3.046</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.824</twLogDel><twRouteDel>2.222</twRouteDel><twTotDel>3.046</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>27.1</twPctLog><twPctRoute>72.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y4.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathFromToDelay"><twSlack>8.766</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>3.734</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.824</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>1.571</twLogDel><twRouteDel>2.163</twRouteDel><twTotDel>3.734</twTotDel><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathFromToDelay"><twSlack>9.779</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twTotPathDel>2.721</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.730</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.652</twLogDel><twRouteDel>2.069</twRouteDel><twTotDel>2.721</twTotDel><twPctLog>24.0</twPctLog><twPctRoute>76.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y4.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="275"><twSlack>1.777</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>0.461</twLogDel><twRouteDel>1.316</twRouteDel><twTotDel>1.777</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="276"><twSlack>2.473</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_8_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y4.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_4_LDC</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>1.447</twRouteDel><twTotDel>2.473</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_4_LDC (SLICE_X20Y4.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="277"><twSlack>1.571</twSlack><twSrc BELType="FF">hijacker1/feedData_4</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_4</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y15.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y15.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;1&gt;</twComp><twBEL>hijacker1/feedData_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>hijacker1/feedData&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.389</twLogDel><twRouteDel>1.182</twRouteDel><twTotDel>1.571</twTotDel><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="278"><twSlack>2.267</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_4_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_4_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y4.D3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.179</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y4.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_4_P_4</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y4.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[4]_AND_7_o</twComp></twPathDel><twLogDel>0.954</twLogDel><twRouteDel>1.313</twRouteDel><twTotDel>2.267</twTotDel><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="279" twConstType="PATHDELAY" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.112</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X28Y9.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="280"><twConstPath anchorID="281" twDataPathType="twDataPathFromToDelay"><twSlack>8.388</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>4.112</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>2.367</twRouteDel><twTotDel>4.112</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="282"><twConstPath anchorID="283" twDataPathType="twDataPathFromToDelay"><twSlack>9.282</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.218</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.826</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>3.218</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X28Y9.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="284"><twConstPath anchorID="285" twDataPathType="twDataPathFromToDelay"><twSlack>8.725</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>3.775</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>1.561</twLogDel><twRouteDel>2.214</twRouteDel><twTotDel>3.775</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="286"><twConstPath anchorID="287" twDataPathType="twDataPathFromToDelay"><twSlack>9.619</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twTotPathDel>2.881</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>12.500</twDelConst><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.692</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.642</twLogDel><twRouteDel>2.239</twRouteDel><twTotDel>2.881</twTotDel><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP
        &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X28Y9.SR), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="288"><twSlack>1.828</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>0.447</twLogDel><twRouteDel>1.381</twRouteDel><twTotDel>1.828</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="289"><twSlack>2.452</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_6_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y9.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.107</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_LDC</twComp><twBEL>hijacker1/SPI_S1/WSReg_5_LDC</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>1.440</twRouteDel><twTotDel>2.452</twTotDel><twDestClk twEdge ="twFalling">hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_5_LDC (SLICE_X28Y9.CLK), 2 paths
</twPathRptBanner><twRacePath anchorID="290"><twSlack>1.628</twSlack><twSrc BELType="FF">hijacker1/feedData_5</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>hijacker1/feedData_5</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twSrcClk><twPathDel><twSite>SLICE_X15Y14.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>hijacker1/feedData&lt;7&gt;</twComp><twBEL>hijacker1/feedData_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>hijacker1/feedData&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.381</twLogDel><twRouteDel>1.247</twRouteDel><twTotDel>1.628</twTotDel><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="291"><twSlack>2.252</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="LATCH">hijacker1/SPI_S1/WSReg_5_LDC</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='LATCH'>hijacker1/SPI_S1/WSReg_5_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y4.A4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.051</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y4.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.183</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_5_P_5</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y9.CLK</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.255</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[5]_AND_5_o</twComp></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>1.306</twRouteDel><twTotDel>2.252</twTotDel><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="292" twConstType="OFFSETINDELAY" ><twConstHead uID="21"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMA_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>50</twItemCnt><twErrCntSetup>44</twErrCntSetup><twErrCntEndPt>44</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>50</twEndPtCnt><twPathErrCnt>44</twPathErrCnt><twMinOff>3.604</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA25), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstOffIn anchorID="294" twDataPathType="twDataPathMaxDelay"><twSlack>-2.354</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp740.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.B2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.646</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO1161</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA25</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.094</twDelInfo><twComp>CamAD&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.740</twRouteDel><twTotDel>6.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstOffIn anchorID="296" twDataPathType="twDataPathMaxDelay"><twSlack>-2.339</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp740.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.627</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_11</twComp><twBEL>hijacker1/Mmux_DO121</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA26</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.098</twDelInfo><twComp>CamAD&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.725</twRouteDel><twTotDel>6.805</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA21), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstOffIn anchorID="298" twDataPathType="twDataPathMaxDelay"><twSlack>-2.279</twSlack><twSrc BELType="PAD">SW_I&lt;7&gt;</twSrc><twDest BELType="CPU">Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twClkDel>3.241</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;7&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;7&gt;</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>E4.PAD</twSrcSite><twPathDel><twSite>E4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;7&gt;</twComp><twBEL>SW_I&lt;7&gt;</twBEL><twBEL>SW_I_7_IBUF</twBEL><twBEL>ProtoComp740.IMUX.12</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y56.B2</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">3.801</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[7].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y56.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>Inst_FBCtl/p1_wr_data_7</twComp><twBEL>hijacker1/Mmux_DO1121</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRDATA21</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.864</twDelInfo><twComp>CamAD&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>Tmcbdck_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.511</twDelInfo><twComp>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>2.080</twLogDel><twRouteDel>4.665</twRouteDel><twTotDel>6.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>30.8</twPctLog><twPctRoute>69.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='CPU'>Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P1WRCLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.918</twRouteDel><twTotDel>3.241</twTotDel><twPctLog>40.8</twPctLog><twPctRoute>59.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_InputSync_FVA/sreg_0 (SLICE_X31Y14.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstOffIn anchorID="300" twDataPathType="twDataPathMinDelay"><twSlack>6.114</twSlack><twSrc BELType="PAD">CAMA_FV_I</twSrc><twDest BELType="FF">Inst_InputSync_FVA/sreg_0</twDest><twClkDel>3.545</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_InputSync_FVA/sreg&lt;1&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_FV_I</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_FV_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>T12.PAD</twSrcSite><twPathDel><twSite>T12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_FV_I</twComp><twBEL>CAMA_FV_I</twBEL><twBEL>CAMA_FV_I_IBUF</twBEL><twBEL>ProtoComp740.IMUX.27</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>Inst_InputSync_FVA/n0003&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>Inst_InputSync_FVA/sreg&lt;1&gt;</twComp><twBEL>Inst_InputSync_FVA/sreg_0</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.260</twRouteDel><twTotDel>3.434</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_InputSync_FVA/sreg_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y14.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.255</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.026</twRouteDel><twTotDel>3.545</twTotDel><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_8 (SLICE_X32Y17.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstOffIn anchorID="302" twDataPathType="twDataPathMinDelay"><twSlack>6.285</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;0&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_8</twDest><twClkDel>3.517</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;0&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;0&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>M10.PAD</twSrcSite><twPathDel><twSite>M10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;0&gt;</twComp><twBEL>CAMA_D_I&lt;0&gt;</twBEL><twBEL>CAMA_D_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.272</twDelInfo><twComp>CAMA_D_I_0_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT151</twBEL><twBEL>Inst_camctlA/D_O_8</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>2.272</twRouteDel><twTotDel>3.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_8</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>3.517</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_camctlA/D_O_9 (SLICE_X32Y17.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstOffIn anchorID="304" twDataPathType="twDataPathMinDelay"><twSlack>6.323</twSlack><twSrc BELType="PAD">CAMA_D_I&lt;1&gt;</twSrc><twDest BELType="FF">Inst_camctlA/D_O_9</twDest><twClkDel>3.517</twClkDel><twClkSrc>CAMA_PCLK_I</twClkSrc><twClkDest>Inst_camctlA/D_O&lt;11&gt;</twClkDest><twOff>6.250</twOff><twOffSrc>CAMA_D_I&lt;1&gt;</twOffSrc><twOffDest>CAMA_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_D_I&lt;1&gt;</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>U11.PAD</twSrcSite><twPathDel><twSite>U11.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMA_D_I&lt;1&gt;</twComp><twBEL>CAMA_D_I&lt;1&gt;</twBEL><twBEL>CAMA_D_I_1_IBUF</twBEL><twBEL>ProtoComp740.IMUX.1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.310</twDelInfo><twComp>CAMA_D_I_1_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X32Y17.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>Inst_camctlA/D_O&lt;11&gt;</twComp><twBEL>Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT161</twBEL><twBEL>Inst_camctlA/D_O_9</twBEL></twPathDel><twLogDel>1.305</twLogDel><twRouteDel>2.310</twRouteDel><twTotDel>3.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamAPClk</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMA_PCLK_I</twSrc><twDest BELType='FF'>Inst_camctlA/D_O_9</twDest><twLogLvls>2</twLogLvls><twSrcSite>R10.PAD</twSrcSite><twPathDel><twSite>R10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMA_PCLK_I</twComp><twBEL>CAMA_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMA_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.771</twDelInfo><twComp>int_CAMA_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y9.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlA/BUFG_inst</twComp><twBEL>Inst_camctlA/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CLK</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>CamAPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>1.998</twRouteDel><twTotDel>3.517</twTotDel><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="305" twConstType="OFFSETINDELAY" ><twConstHead uID="22"><twConstName UCFConstName="OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE &quot;CAMB_PCLK_I&quot; RISING;" ScopeName="">OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twItemCnt>3090808292</twItemCnt><twErrCntSetup>2746</twErrCntSetup><twErrCntEndPt>2746</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2775</twEndPtCnt><twPathErrCnt>3090808263</twPathErrCnt><twMinOff>26.315</twMinOff></twConstHead><twPathRptBanner iPaths="38198595" iCriticalPaths="38198595" sType="EndPoint">Paths for end point hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram (RAMB8_X3Y30.DIADI5), 38198595 paths
</twPathRptBanner><twPathRpt anchorID="306"><twConstOffIn anchorID="307" twDataPathType="twDataPathMaxDelay"><twSlack>-25.065</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twClkDel>3.192</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>7.052</twLogDel><twRouteDel>22.430</twRouteDel><twTotDel>29.482</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>3.192</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="308"><twConstOffIn anchorID="309" twDataPathType="twDataPathMaxDelay"><twSlack>-25.058</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twClkDel>3.192</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>7.108</twLogDel><twRouteDel>22.367</twRouteDel><twTotDel>29.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>3.192</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="310"><twConstOffIn anchorID="311" twDataPathType="twDataPathMaxDelay"><twSlack>-25.056</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twClkDel>3.192</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y69.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y69.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y70.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y70.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twFalling">0.292</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;5:0&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.DIADI5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">1.848</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twComp><twBEL>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twLogDel>7.148</twLogDel><twRouteDel>22.325</twRouteDel><twTotDel>29.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[0].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y30.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.192</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.869</twRouteDel><twTotDel>3.192</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="38191392" iCriticalPaths="38191392" sType="EndPoint">Paths for end point hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y31.DIADI4), 38191392 paths
</twPathRptBanner><twPathRpt anchorID="312"><twConstOffIn anchorID="313" twDataPathType="twDataPathMaxDelay"><twSlack>-25.035</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.932</twLogDel><twRouteDel>22.521</twRouteDel><twTotDel>29.453</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.5</twPctLog><twPctRoute>76.5</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="314"><twConstOffIn anchorID="315" twDataPathType="twDataPathMaxDelay"><twSlack>-25.028</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.988</twLogDel><twRouteDel>22.458</twRouteDel><twTotDel>29.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="316"><twConstOffIn anchorID="317" twDataPathType="twDataPathMaxDelay"><twSlack>-25.026</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>22</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twFalling">0.177</twDelInfo><twComp>hijacker1/LSGMInfo&lt;0&gt;&lt;1&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_xor&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.902</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>7.028</twLogDel><twRouteDel>22.416</twRouteDel><twTotDel>29.444</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="30563916" iCriticalPaths="30563916" sType="EndPoint">Paths for end point hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram (RAMB8_X3Y31.DIADI3), 30563916 paths
</twPathRptBanner><twPathRpt anchorID="318"><twConstOffIn anchorID="319" twDataPathType="twDataPathMaxDelay"><twSlack>-24.926</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.917</twLogDel><twRouteDel>22.427</twRouteDel><twTotDel>29.344</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="320"><twConstOffIn anchorID="321" twDataPathType="twDataPathMaxDelay"><twSlack>-24.919</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.D2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.864</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/Mmux_MinData_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y86.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y86.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.055</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>6.973</twLogDel><twRouteDel>22.364</twRouteDel><twTotDel>29.337</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRpt anchorID="322"><twConstOffIn anchorID="323" twDataPathType="twDataPathMaxDelay"><twSlack>-24.917</twSlack><twSrc BELType="PAD">SW_I&lt;0&gt;</twSrc><twDest BELType="RAM">hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twClkDel>3.193</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twClkDest><twOff>1.250</twOff><twOffSrc>SW_I&lt;0&gt;</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twExceeds>1</twExceeds><twDataPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>SW_I&lt;0&gt;</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>21</twLogLvls><twSrcSite>A10.PAD</twSrcSite><twPathDel><twSite>A10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>SW_I&lt;0&gt;</twComp><twBEL>SW_I&lt;0&gt;</twBEL><twBEL>SW_I_0_IBUF</twBEL><twBEL>ProtoComp740.IMUX.6</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y80.C4</twSite><twDelType>net</twDelType><twFanCnt>570</twFanCnt><twDelInfo twEdge="twRising">5.238</twDelInfo><twComp>Inst_SysCon/SYNC_SW/gen_bits[0].gen_bit/n0003&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;16&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>hijacker1/Madd_LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/LSGMInfo_shiftOut_buff[2][23]_GND_9_o_add_162_OUT&lt;2&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o11</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y89.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/GMI2/min2[5]_min1[5]_LessThan_7_o12</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y86.D2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/minIdx2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y86.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/N1682</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.690</twDelInfo><twComp>hijacker1/N1682</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y88.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs0S/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y88.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/PixShiftRegR&lt;45&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_cy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/Madd_LSGMInfo&lt;2&gt;&lt;29:24&gt;_xor&lt;3&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.C2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>hijacker1/LSGMInfo&lt;2&gt;&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y85.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>hijacker1/N151</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y85.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/min2[5]_min1[5]_LessThan_7_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y75.C5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.073</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/minIdx1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y75.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/GMI1/Mmux_MinData_51</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min1&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y82.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>hijacker1/N2030</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y82.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>hijacker1/SGMLoop[4].[2].Cs&lt;4&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y72.B4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.563</twDelInfo><twComp>hijacker1/[2].minL_m/GMI2/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y72.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>hijacker1/n0416&lt;2&gt;</twComp><twBEL>hijacker1/[2].minL_m/GMI2/Mmux_MinData_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y78.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>hijacker1/[2].minL_m/min2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y78.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/SGMLoop[1].[2].Cs0S/min2&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y76.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y76.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>hijacker1/[2].minL_m/min1&lt;3&gt;</twComp><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1_G</twBEL><twBEL>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y82.D6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>hijacker1/[2].minL_m/min2[5]_min1[5]_LessThan_3_o</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y82.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp><twBEL>hijacker1/[2].minL_m/Mmux_MinData_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y65.B1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.392</twDelInfo><twComp>hijacker1/[2].minL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y65.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twFalling">0.537</twDelInfo><twComp>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twComp><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_lut&lt;1&gt;</twBEL><twBEL>hijacker1/[2].AAS/Msub_OutArr&lt;17:12&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.DIADI3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.811</twDelInfo><twComp>hijacker1/LSGMInfo_sm&lt;2&gt;&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twComp><twBEL>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>7.013</twLogDel><twRouteDel>22.322</twRouteDel><twTotDel>29.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>23.9</twPctLog><twPctRoute>76.1</twPctRoute></twDataPath><twClkPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='RAM'>hijacker1/[2].ShiftRegWd1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>RAMB8_X3Y31.CLKAWRCLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.193</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.323</twLogDel><twRouteDel>1.870</twRouteDel><twTotDel>3.193</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/misoGate (SLICE_X26Y2.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="324"><twConstOffIn anchorID="325" twDataPathType="twDataPathMinDelay"><twSlack>5.452</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/misoGate</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/misoGate</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>1</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y2.AX</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y2.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>hijacker1/misoGate</twComp><twBEL>hijacker1/misoGate</twBEL></twPathDel><twLogDel>1.176</twLogDel><twRouteDel>1.589</twRouteDel><twTotDel>2.765</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/misoGate</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/presck (SLICE_X11Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="326"><twConstOffIn anchorID="327" twDataPathType="twDataPathMinDelay"><twSlack>6.058</twSlack><twSrc BELType="PAD">sck</twSrc><twDest BELType="FF">hijacker1/SPI_S1/presck</twDest><twClkDel>3.527</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/SPI_S1/presck</twClkDest><twOff>6.250</twOff><twOffSrc>sck</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sck</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>1</twLogLvls><twSrcSite>T3.PAD</twSrcSite><twPathDel><twSite>T3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>sck</twComp><twBEL>sck</twBEL><twBEL>sck_IBUF</twBEL><twBEL>ProtoComp740.IMUX.22</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.186</twDelInfo><twComp>sck_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>hijacker1/SPI_S1/presck</twComp><twBEL>hijacker1/SPI_S1/presck</twBEL></twPathDel><twLogDel>1.174</twLogDel><twRouteDel>2.186</twRouteDel><twTotDel>3.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/presck</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y6.CLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.008</twRouteDel><twTotDel>3.527</twTotDel><twPctLog>43.1</twPctLog><twPctRoute>56.9</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point hijacker1/SPI_S1/WSReg_2_P_2 (SLICE_X29Y2.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="328"><twConstOffIn anchorID="329" twDataPathType="twDataPathMinDelay"><twSlack>6.161</twSlack><twSrc BELType="PAD">css</twSrc><twDest BELType="FF">hijacker1/SPI_S1/WSReg_2_P_2</twDest><twClkDel>3.538</twClkDel><twClkSrc>CAMB_PCLK_I</twClkSrc><twClkDest>hijacker1/SPI_S1/WSReg_2_P_2</twClkDest><twOff>6.250</twOff><twOffSrc>css</twOffSrc><twOffDest>CAMB_PCLK_I</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>css</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_2_P_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>css</twComp><twBEL>css</twBEL><twBEL>css_IBUF</twBEL><twBEL>ProtoComp740.IMUX.21</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.B4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>css_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y2.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>hijacker1/SPI_S1/css_dat_o[2]_AND_11_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y2.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>hijacker1/SPI_S1/WSReg_2_P_2</twComp><twBEL>hijacker1/SPI_S1/WSReg_2_P_2</twBEL></twPathDel><twLogDel>1.694</twLogDel><twRouteDel>1.780</twRouteDel><twTotDel>3.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">CamBPClk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDataPath><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CAMB_PCLK_I</twSrc><twDest BELType='FF'>hijacker1/SPI_S1/WSReg_2_P_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>U10.PAD</twSrcSite><twPathDel><twSite>U10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>CAMB_PCLK_I</twComp><twBEL>CAMB_PCLK_I</twBEL><twBEL>Inst_IOBUF_CAMB_PCLK/IBUF</twBEL><twBEL>ProtoComp747.IMUX.1</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.743</twDelInfo><twComp>int_CAMB_PCLK_I</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y11.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>Inst_camctlB/BUFG_inst</twComp><twBEL>Inst_camctlB/BUFG_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y2.CLK</twSite><twDelType>net</twDelType><twFanCnt>468</twFanCnt><twDelInfo twEdge="twRising">1.276</twDelInfo><twComp>CamBPClk</twComp></twPathDel><twLogDel>1.519</twLogDel><twRouteDel>2.019</twRouteDel><twTotDel>3.538</twTotDel><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="2" anchorID="330"><twConstRollup name="TS_CLK_I" fullName="TS_CLK_I = PERIOD TIMEGRP &quot;CLK_I&quot; 99.99 MHz HIGH 50%;" type="origin" depth="0" requirement="10.001" prefType="period" actual="8.398" actualRollup="12.490" errors="1" errorRollup="5" items="348" itemsRollup="22933"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_recfg_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_recfg_clkfx&quot; TS_CLK_I * 1.08 HIGH 50%;" type="child" depth="1" requirement="9.260" prefType="period" actual="3.334" actualRollup="9.516" errors="0" errorRollup="3" items="0" itemsRollup="3982"/><twConstRollup name="TS_Inst_SysCon_pllout_x2" fullName="TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x2&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;" type="child" depth="2" requirement="4.630" prefType="period" actual="4.758" actualRollup="N/A" errors="1" errorRollup="0" items="83" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_xs" fullName="TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_xs&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 50%;" type="child" depth="2" requirement="0.926" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_pllout_x1" fullName="TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP &quot;Inst_SysCon_pllout_x1&quot;         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;" type="child" depth="2" requirement="9.260" prefType="period" actual="6.467" actualRollup="N/A" errors="2" errorRollup="0" items="3899" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx&quot; TS_CLK_I * 0.24 HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="6.292" actualRollup="N/A" errors="0" errorRollup="0" items="6214" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180" fullName="TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP         &quot;Inst_SysCon_Inst_dcm_fixed_clkfx180&quot; TS_CLK_I * 0.24 PHASE 20.8354169         ns HIGH 50%;" type="child" depth="1" requirement="41.671" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x_180" fullName="TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x_180&quot;         TS_CLK_I * 10 PHASE 0.500050005 ns HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_ddr2clk_2x" fullName="TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP &quot;Inst_SysCon_ddr2clk_2x&quot; TS_CLK_I *         10 HIGH 50%;" type="child" depth="1" requirement="1.000" prefType="period" actual="1.249" actualRollup="N/A" errors="1" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_Inst_SysCon_mcb_drp_clk_bfg" fullName="TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP &quot;Inst_SysCon_mcb_drp_clk_bfg&quot;         TS_CLK_I * 1.25 HIGH 50%;" type="child" depth="1" requirement="8.001" prefType="period" actual="7.367" actualRollup="N/A" errors="0" errorRollup="0" items="12737" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="331"><twConstRollup name="TS_CAMB_PCLK_I" fullName="TS_CAMB_PCLK_I = PERIOD TIMEGRP &quot;CAMB_PCLK_I&quot; 80 MHz HIGH 50%;" type="origin" depth="0" requirement="12.500" prefType="period" actual="26.410" actualRollup="4.556" errors="2208" errorRollup="0" items="8879290841" itemsRollup="28"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_6_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_6_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_6_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.238" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_0_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_0_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_0_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="3.996" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_1_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_1_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_1_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="3.961" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_2_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_2_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_2_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="3.891" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_3_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_3_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_3_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.556" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_4_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_4_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_4_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.059" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/><twConstRollup name="TS_TO_hijacker1SPI_S1WSReg_5_LDC" fullName="TS_TO_hijacker1SPI_S1WSReg_5_LDC = MAXDELAY TO TIMEGRP         &quot;TO_hijacker1SPI_S1WSReg_5_LDC&quot; TS_CAMB_PCLK_I DATAPATHONLY;" type="child" depth="1" requirement="12.500" prefType="maxdelay" actual="4.112" actualRollup="N/A" errors="0" errorRollup="0" items="4" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="332">8</twUnmetConstCnt><twDataSheet anchorID="333" twNameLen="15"><twSUH2ClkList anchorID="334" twDestWidth="11" twPhaseWidth="8"><twDest>CAMA_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.035</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.994</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.228</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.454</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.621</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.492</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.661</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.716</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_FV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMA_LV_I</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.306</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamAPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="335" twDestWidth="11" twPhaseWidth="8"><twDest>CAMB_PCLK_I</twDest><twSUH2Clk ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.846</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.626</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.874</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.808</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.515</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.638</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.724</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.585</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_FV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>CAMB_LV_I</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.709</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">26.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.272</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">26.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.495</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">24.994</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.341</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.331</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>mosi</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.119</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sck</twSrc><twSUHTime twInternalClk ="CamBPClk" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.192</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2SUList anchorID="336" twDestWidth="11"><twDest>CAMA_PCLK_I</twDest><twClk2SU><twSrc>CAMA_PCLK_I</twSrc><twRiseRise>7.335</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="337" twDestWidth="11"><twDest>CAMB_PCLK_I</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseRise>26.410</twRiseRise></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseRise>2.944</twRiseRise><twFallRise>2.944</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="338" twDestWidth="5"><twDest>CLK_I</twDest><twClk2SU><twSrc>CLK_I</twSrc><twRiseRise>8.398</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="339" twDestWidth="11"><twDest>css</twDest><twClk2SU><twSrc>CAMB_PCLK_I</twSrc><twRiseFall>3.479</twRiseFall></twClk2SU><twClk2SU><twSrc>css</twSrc><twRiseFall>0.693</twRiseFall><twFallFall>0.693</twFallFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="340" twDestWidth="11" twWorstWindow="3.740" twWorstSetup="3.604" twWorstHold="0.136" twWorstSetupSlack="-2.354" twWorstHoldSlack="6.114" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMA_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMA_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.281" twHoldSlack = "6.285" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.969</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.035</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.241" twHoldSlack = "6.323" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.009</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.073</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.635" twHoldSlack = "7.244" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.885</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.994</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.876" twHoldSlack = "7.478" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.126</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.228</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.788" twHoldSlack = "7.432" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.038</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.204" twHoldSlack = "6.871" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.454</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.621</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.242" twHoldSlack = "6.911" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.492</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.661</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.303" twHoldSlack = "6.966" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.553</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.716</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_FV_I</twSrc><twSUHSlackTime twSetupSlack = "0.491" twHoldSlack = "6.114" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.759</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.136</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMA_LV_I</twSrc><twSUHSlackTime twSetupSlack = "0.127" twHoldSlack = "6.556" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">1.123</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.306</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-2.354" twHoldSlack = "7.224" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.604</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="341" twDestWidth="11" twWorstWindow="27.113" twWorstSetup="26.315" twWorstHold="0.798" twWorstSetupSlack="-25.065" twWorstHoldSlack="5.452" ><twConstName>OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP &quot;CAMB_PCLK_I&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>CAMB_D_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.443" twHoldSlack = "7.096" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.693</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.846</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.209" twHoldSlack = "6.876" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.459</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.626</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.696" twHoldSlack = "7.341" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.946</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.091</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.466" twHoldSlack = "7.124" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.716</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.874</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.444" twHoldSlack = "7.058" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.808</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.265" twHoldSlack = "6.888" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.515</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.638</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.353" twHoldSlack = "6.974" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.603</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.724</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_D_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-0.208" twHoldSlack = "6.835" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.458</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.585</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_FV_I</twSrc><twSUHSlackTime twSetupSlack = "-0.495" twHoldSlack = "7.224" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.974</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>CAMB_LV_I</twSrc><twSUHSlackTime twSetupSlack = "-0.201" twHoldSlack = "6.959" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.451</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.709</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "-25.065" twHoldSlack = "7.522" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">26.315</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.272</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "-24.986" twHoldSlack = "8.745" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">26.236</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.495</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "-23.744" twHoldSlack = "8.591" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">24.994</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-2.341</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>SW_I&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "-3.487" twHoldSlack = "7.581" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">4.737</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-1.331</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>css</twSrc><twSUHSlackTime twSetupSlack = "-1.694" twHoldSlack = "5.452" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.944</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.798</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>mosi</twSrc><twSUHSlackTime twSetupSlack = "-2.115" twHoldSlack = "6.369" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.365</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-0.119</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>sck</twSrc><twSUHSlackTime twSetupSlack = "0.457" twHoldSlack = "6.058" ><twSU2ClkTime twEdge="twRising" twCrnrFst="t">0.793</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.192</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="342"><twErrCnt>5004</twErrCnt><twScore>57628072</twScore><twSetupScore>57627531</twSetupScore><twHoldScore>43</twHoldScore><twPinLimitScore>498</twPinLimitScore><twConstCov><twPathCnt>11970125900</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>28248</twConnCnt></twConstCov><twStats anchorID="343"><twMinPer>26.410</twMinPer><twFootnote number="1" /><twMaxFreq>37.864</twMaxFreq><twMaxFromToDel>4.556</twMaxFromToDel><twMinInBeforeClk>26.315</twMinInBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Mar 15 23:14:52 2015 </twTimestamp></twFoot><twClientInfo anchorID="344"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 393 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
