Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: Prueba_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Prueba_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Prueba_1"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : Prueba_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\ps2.v" into library work
Parsing module <ps2>.
Analyzing Verilog file "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\cnvrsr_k_c.v" into library work
Parsing module <cnvrsr_k_c>.
Analyzing Verilog file "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_1_LDSD\CLK_2.v" into library work
Parsing module <CLK_2>.
Analyzing Verilog file "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\Prueba_1.v" into library work
Parsing module <Prueba_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Prueba_1>.

Elaborating module <ps2>.

Elaborating module <cnvrsr_k_c>.

Elaborating module <CLK_2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Prueba_1>.
    Related source file is "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\Prueba_1.v".
    Summary:
	no macro.
Unit <Prueba_1> synthesized.

Synthesizing Unit <ps2>.
    Related source file is "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\ps2.v".
    Found 2-bit register for signal <estado_actl>.
    Found 4-bit register for signal <n_reg>.
    Found 11-bit register for signal <b_reg>.
    Found 8-bit register for signal <filtro_reg>.
    Found 1-bit register for signal <f_ps2c_reg>.
    Found finite state machine <FSM_0> for signal <estado_actl>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit subtractor for signal <n_reg[3]_GND_2_o_sub_12_OUT> created at line 93.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ps2> synthesized.

Synthesizing Unit <cnvrsr_k_c>.
    Related source file is "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_2_LDSD\cnvrsr_k_c.v".
    Found 4-bit register for signal <EA>.
    Found finite state machine <FSM_1> for signal <EA>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cnvrsr_k_c> synthesized.

Synthesizing Unit <CLK_2>.
    Related source file is "\\psf\home\Documents\I semestre 2015\Lab. Sistemas Digitales\Laboratorio_DSDigitales\LabDigitales\Proyecto_Corto_1_LDSD\CLK_2.v".
    Found 16-bit register for signal <counter>.
    Found 1-bit register for signal <clk_o>.
    Found 16-bit adder for signal <counter[15]_GND_4_o_add_1_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CLK_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 4-bit subtractor                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 11-bit register                                       : 1
 16-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CLK_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <CLK_2> synthesized (advanced).

Synthesizing (advanced) Unit <ps2>.
The following registers are absorbed into counter <n_reg>: 1 register on signal <n_reg>.
Unit <ps2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit up counter                                     : 1
 4-bit down counter                                    : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <A/FSM_0> on signal <estado_actl[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <B/FSM_1> on signal <EA[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0010  | 11
 0011  | 10
-------------------

Optimizing unit <Prueba_1> ...

Optimizing unit <ps2> ...

Optimizing unit <cnvrsr_k_c> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Prueba_1, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 45
 Flip-Flops                                            : 45

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Prueba_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 26
#      LUT3                        : 17
#      LUT4                        : 4
#      LUT5                        : 10
#      LUT6                        : 48
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 45
#      FDC                         : 41
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              45  out of  18224     0%  
 Number of Slice LUTs:                  122  out of   9112     1%  
    Number used as Logic:               122  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    129
   Number with an unused Flip Flop:      84  out of    129    65%  
   Number with an unused LUT:             7  out of    129     5%  
   Number of fully used LUT-FF pairs:    38  out of    129    29%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 43    |
D/clk_o                            | NONE(B/EA_FSM_FFd1)    | 2     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.537ns (Maximum Frequency: 220.410MHz)
   Minimum input arrival time before clock: 5.192ns
   Maximum output required time after clock: 8.989ns
   Maximum combinational path delay: 5.448ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_i'
  Clock period: 4.537ns (frequency: 220.410MHz)
  Total number of paths / destination ports: 684 / 46
-------------------------------------------------------------------------
Delay:               4.537ns (Levels of Logic = 3)
  Source:            D/counter_11 (FF)
  Destination:       D/counter_0 (FF)
  Source Clock:      clk_i rising
  Destination Clock: clk_i rising

  Data Path: D/counter_11 to D/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.181  D/counter_11 (D/counter_11)
     LUT6:I0->O            1   0.254   0.790  D/counter[15]_PWR_5_o_equal_1_o<15>4_SW0 (N13)
     LUT6:I4->O           17   0.250   1.209  D/counter[15]_PWR_5_o_equal_1_o<15>4 (D/counter[15]_PWR_5_o_equal_1_o)
     LUT2:I1->O            1   0.254   0.000  D/Mcount_counter_eqn_01 (D/Mcount_counter_eqn_0)
     FDC:D                     0.074          D/counter_0
    ----------------------------------------
    Total                      4.537ns (1.357ns logic, 3.180ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'D/clk_o'
  Clock period: 2.375ns (frequency: 421.053MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.375ns (Levels of Logic = 1)
  Source:            B/EA_FSM_FFd1 (FF)
  Destination:       B/EA_FSM_FFd2 (FF)
  Source Clock:      D/clk_o rising
  Destination Clock: D/clk_o rising

  Data Path: B/EA_FSM_FFd1 to B/EA_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   0.840  B/EA_FSM_FFd1 (B/EA_FSM_FFd1)
     INV:I->O              1   0.255   0.681  B/EA_FSM_FFd2-In1_INV_0 (B/EA_FSM_FFd2-In)
     FDC:D                     0.074          B/EA_FSM_FFd2
    ----------------------------------------
    Total                      2.375ns (0.854ns logic, 1.521ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_i'
  Total number of paths / destination ports: 61 / 60
-------------------------------------------------------------------------
Offset:              5.192ns (Levels of Logic = 4)
  Source:            rx_en (PAD)
  Destination:       A/b_reg_9 (FF)
  Destination Clock: clk_i rising

  Data Path: rx_en to A/b_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.664  rx_en_IBUF (rx_en_o_OBUF)
     LUT6:I0->O            1   0.254   0.682  A/estado_actl_FSM_FFd1-In1_SW4_F (N49)
     LUT3:I2->O            1   0.254   0.682  A/estado_actl_FSM_FFd1-In1_SW41 (N21)
     LUT6:I5->O            1   0.254   0.000  A/b_reg_9_rstpot (A/b_reg_9_rstpot)
     FDC:D                     0.074          A/b_reg_9
    ----------------------------------------
    Total                      5.192ns (2.164ns logic, 3.028ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'D/clk_o'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.523ns (Levels of Logic = 1)
  Source:            rst_i (PAD)
  Destination:       B/EA_FSM_FFd1 (FF)
  Destination Clock: D/clk_o rising

  Data Path: rst_i to B/EA_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            45   1.328   1.736  rst_i_IBUF (rst_i_IBUF)
     FDC:CLR                   0.459          B/EA_FSM_FFd2
    ----------------------------------------
    Total                      3.523ns (1.787ns logic, 1.736ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'D/clk_o'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              5.317ns (Levels of Logic = 2)
  Source:            B/EA_FSM_FFd1 (FF)
  Destination:       anodos_o<3> (PAD)
  Source Clock:      D/clk_o rising

  Data Path: B/EA_FSM_FFd1 to anodos_o<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   0.949  B/EA_FSM_FFd1 (B/EA_FSM_FFd1)
     LUT2:I0->O            1   0.250   0.681  B/EA__n0079<1>1 (anodos_o_3_OBUF)
     OBUF:I->O                 2.912          anodos_o_3_OBUF (anodos_o<3>)
    ----------------------------------------
    Total                      5.317ns (3.687ns logic, 1.630ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_i'
  Total number of paths / destination ports: 255 / 10
-------------------------------------------------------------------------
Offset:              8.989ns (Levels of Logic = 4)
  Source:            A/b_reg_2 (FF)
  Destination:       codigo_o<2> (PAD)
  Source Clock:      clk_i rising

  Data Path: A/b_reg_2 to codigo_o<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.525   1.691  A/b_reg_2 (A/b_reg_2)
     LUT6:I1->O            1   0.254   1.112  B/out12 (B/out11)
     LUT6:I1->O            6   0.254   1.306  B/out14 (B/n0059)
     LUT5:I0->O            1   0.254   0.681  B/codigo_o<8>2 (codigo_o_0_OBUF)
     OBUF:I->O                 2.912          codigo_o_0_OBUF (codigo_o<0>)
    ----------------------------------------
    Total                      8.989ns (4.199ns logic, 4.790ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               5.448ns (Levels of Logic = 2)
  Source:            rx_en (PAD)
  Destination:       rx_en_o (PAD)

  Data Path: rx_en to rx_en_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.208  rx_en_IBUF (rx_en_o_OBUF)
     OBUF:I->O                 2.912          rx_en_o_OBUF (rx_en_o)
    ----------------------------------------
    Total                      5.448ns (4.240ns logic, 1.208ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock D/clk_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
D/clk_o        |    2.375|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.14 secs
 
--> 

Total memory usage is 188940 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

