/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [19:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = !(celloutsig_1_0z[4] ? celloutsig_1_1z[4] : celloutsig_1_0z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_1z[0] | celloutsig_1_5z[0]);
  assign celloutsig_0_3z = in_data[9] | ~(celloutsig_0_0z);
  assign celloutsig_0_11z = _00_ | ~(celloutsig_0_9z[10]);
  assign celloutsig_1_15z = ~(celloutsig_1_1z[1] ^ celloutsig_1_12z);
  assign celloutsig_1_16z = ~(celloutsig_1_8z ^ celloutsig_1_1z[4]);
  reg [11:0] _08_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _08_ <= 12'h000;
    else _08_ <= in_data[62:51];
  assign { _01_[11:10], _00_, _01_[8:0] } = _08_;
  assign celloutsig_1_3z = in_data[162:151] == { in_data[145:141], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_12z = { in_data[183:174], celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_6z } == { in_data[128:125], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_5z = { _01_[10], _00_, _01_[8:0], celloutsig_0_2z } === { celloutsig_0_1z[5:4], celloutsig_0_1z };
  assign celloutsig_0_10z = in_data[28:26] && { celloutsig_0_1z[1:0], celloutsig_0_2z };
  assign celloutsig_1_6z = celloutsig_1_0z[4:2] || celloutsig_1_1z[4:2];
  assign celloutsig_0_2z = in_data[62:54] || in_data[19:11];
  assign celloutsig_0_0z = in_data[67] & ~(in_data[53]);
  assign celloutsig_1_9z = celloutsig_1_6z & ~(celloutsig_1_0z[0]);
  assign celloutsig_1_1z = in_data[122:118] % { 1'h1, in_data[140:137] };
  assign celloutsig_1_5z = { celloutsig_1_4z[7:6], celloutsig_1_2z } * celloutsig_1_4z[4:2];
  assign celloutsig_0_6z = _01_[11] ? { _01_[10], _00_, _01_[8], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z } : { 1'h0, _01_[10], _00_, _01_[8:2] };
  assign celloutsig_1_4z = celloutsig_1_0z[6] ? { in_data[146:139], celloutsig_1_3z, celloutsig_1_3z } : { celloutsig_1_0z[2:0], 1'h0, celloutsig_1_0z[5:0] };
  assign celloutsig_0_1z = in_data[14:5] >> in_data[41:32];
  assign celloutsig_1_18z = { celloutsig_1_4z[6:4], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_16z } >>> { celloutsig_1_4z[8:7], celloutsig_1_1z };
  assign celloutsig_0_7z = { _01_[10], _00_, _01_[8:7] } - { celloutsig_0_1z[7:5], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[172:166] - in_data[155:149];
  assign celloutsig_1_19z = { celloutsig_1_1z[2:1], celloutsig_1_9z } - { celloutsig_1_1z[4:3], celloutsig_1_12z };
  assign celloutsig_0_9z = { _01_[7:5], _01_[11:10], _00_, _01_[8:0], celloutsig_0_5z, celloutsig_0_7z } ~^ { celloutsig_0_6z[7:3], celloutsig_0_0z, celloutsig_0_3z, _01_[11:10], _00_, _01_[8:0], celloutsig_0_5z };
  assign _01_[9] = _00_;
  assign { out_data[134:128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
