

================================================================
== Vitis HLS Report for 'qs'
================================================================
* Date:           Tue May  6 09:28:47 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        qs
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_23_1     |        ?|        ?|         ?|          -|          -|  1 ~ 64|        no|
        | + VITIS_LOOP_32_2    |        ?|        ?|         ?|          -|          -|  1 ~ 64|        no|
        |  ++ VITIS_LOOP_35_3  |        ?|        ?|        10|          -|          -|       ?|        no|
        |  ++ VITIS_LOOP_37_4  |        ?|        ?|        10|          -|          -|       ?|        no|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1128|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      938|     1936|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2048|    -|
|Register             |        -|     -|     7758|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     8696|     5112|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+----+-----+------+-----+
    |      Instance     |      Module     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |control_r_s_axi_U  |control_r_s_axi  |        0|   0|  100|   168|    0|
    |control_s_axi_U    |control_s_axi    |        0|   0|   74|   104|    0|
    |gmem0_m_axi_U      |gmem0_m_axi      |        0|   0|  764|  1118|    0|
    |mux_646_32_1_1_U1  |mux_646_32_1_1   |        0|   0|    0|   273|    0|
    |mux_646_32_1_1_U2  |mux_646_32_1_1   |        0|   0|    0|   273|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+
    |Total              |                 |        0|   0|  938|  1936|    0|
    +-------------------+-----------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_15039_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln35_1_fu_15132_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln35_fu_15120_p2       |         +|   0|  0|  71|          64|           2|
    |add_ln36_2_fu_15214_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln36_3_fu_15239_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln36_fu_15177_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln37_1_fu_15274_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln37_fu_15262_p2       |         +|   0|  0|  71|          64|           1|
    |add_ln38_1_fu_15356_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln38_fu_15319_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln40_fu_15090_p2       |         +|   0|  0|  71|          64|          64|
    |grp_fu_14515_p2            |         +|   0|  0|  39|          32|           1|
    |stack_high_65_fu_15385_p2  |         +|   0|  0|  39|          32|           2|
    |stack_high_fu_14522_p2     |         +|   0|  0|  39|          32|           2|
    |top_2_fu_14876_p2          |         +|   0|  0|  39|          32|           2|
    |top_3_fu_15725_p2          |         +|   0|  0|  39|          32|           1|
    |ap_block_state35           |       and|   0|  0|   2|           1|           1|
    |ap_block_state60           |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_15016_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln32_fu_15064_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln35_1_fu_15157_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln35_fu_15115_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln37_1_fu_15299_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln37_fu_15257_p2      |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln43_fu_15391_p2      |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln44_fu_15720_p2      |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state47_io        |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1128|        1155|         848|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                               |  318|         71|    1|         71|
    |ap_phi_mux_empty_phi_fu_1437_p4         |    9|          2|   32|         64|
    |ap_phi_mux_i_1_phi_fu_1416_p4           |    9|          2|   32|         64|
    |ap_phi_mux_j_2_phi_fu_1448_p4           |    9|          2|   32|         64|
    |ap_phi_mux_trunc_ln3521_phi_fu_1406_p4  |    9|          2|   32|         64|
    |empty_reg_1433                          |    9|          2|   32|         64|
    |gmem0_ARADDR                            |   31|          6|   64|        384|
    |gmem0_AWADDR                            |   20|          4|   64|        256|
    |gmem0_WDATA                             |   20|          4|   32|        128|
    |gmem0_blk_n_AR                          |    9|          2|    1|          2|
    |gmem0_blk_n_AW                          |    9|          2|    1|          2|
    |gmem0_blk_n_B                           |    9|          2|    1|          2|
    |gmem0_blk_n_R                           |    9|          2|    1|          2|
    |gmem0_blk_n_W                           |    9|          2|    1|          2|
    |i_1_reg_1413                            |    9|          2|   32|         64|
    |i_3_reg_1423                            |    9|          2|   64|        128|
    |i_5_reg_1374                            |    9|          2|   32|         64|
    |j_1_reg_1384                            |    9|          2|   32|         64|
    |j_2_reg_1444                            |    9|          2|   32|         64|
    |j_3_reg_1393                            |    9|          2|   64|        128|
    |stack_high_10_fu_262                    |    9|          2|   32|         64|
    |stack_high_11_fu_266                    |    9|          2|   32|         64|
    |stack_high_12_fu_270                    |    9|          2|   32|         64|
    |stack_high_13_fu_274                    |    9|          2|   32|         64|
    |stack_high_14_fu_278                    |    9|          2|   32|         64|
    |stack_high_15_fu_282                    |    9|          2|   32|         64|
    |stack_high_16_fu_286                    |    9|          2|   32|         64|
    |stack_high_17_fu_290                    |    9|          2|   32|         64|
    |stack_high_18_fu_294                    |    9|          2|   32|         64|
    |stack_high_19_fu_298                    |    9|          2|   32|         64|
    |stack_high_1_fu_226                     |   14|          3|   32|         96|
    |stack_high_20_fu_302                    |    9|          2|   32|         64|
    |stack_high_21_fu_306                    |    9|          2|   32|         64|
    |stack_high_22_fu_310                    |    9|          2|   32|         64|
    |stack_high_23_fu_314                    |    9|          2|   32|         64|
    |stack_high_24_fu_318                    |    9|          2|   32|         64|
    |stack_high_25_fu_322                    |    9|          2|   32|         64|
    |stack_high_26_fu_326                    |    9|          2|   32|         64|
    |stack_high_27_fu_330                    |    9|          2|   32|         64|
    |stack_high_28_fu_334                    |    9|          2|   32|         64|
    |stack_high_29_fu_338                    |    9|          2|   32|         64|
    |stack_high_2_fu_230                     |    9|          2|   32|         64|
    |stack_high_30_fu_342                    |    9|          2|   32|         64|
    |stack_high_31_fu_346                    |    9|          2|   32|         64|
    |stack_high_32_fu_350                    |    9|          2|   32|         64|
    |stack_high_33_fu_354                    |    9|          2|   32|         64|
    |stack_high_34_fu_358                    |    9|          2|   32|         64|
    |stack_high_35_fu_362                    |    9|          2|   32|         64|
    |stack_high_36_fu_366                    |    9|          2|   32|         64|
    |stack_high_37_fu_370                    |    9|          2|   32|         64|
    |stack_high_38_fu_374                    |    9|          2|   32|         64|
    |stack_high_39_fu_378                    |    9|          2|   32|         64|
    |stack_high_3_fu_234                     |    9|          2|   32|         64|
    |stack_high_40_fu_382                    |    9|          2|   32|         64|
    |stack_high_41_fu_386                    |    9|          2|   32|         64|
    |stack_high_42_fu_390                    |    9|          2|   32|         64|
    |stack_high_43_fu_394                    |    9|          2|   32|         64|
    |stack_high_44_fu_398                    |    9|          2|   32|         64|
    |stack_high_45_fu_402                    |    9|          2|   32|         64|
    |stack_high_46_fu_406                    |    9|          2|   32|         64|
    |stack_high_47_fu_410                    |    9|          2|   32|         64|
    |stack_high_48_fu_414                    |    9|          2|   32|         64|
    |stack_high_49_fu_418                    |    9|          2|   32|         64|
    |stack_high_4_fu_238                     |    9|          2|   32|         64|
    |stack_high_50_fu_422                    |    9|          2|   32|         64|
    |stack_high_51_fu_426                    |    9|          2|   32|         64|
    |stack_high_52_fu_430                    |    9|          2|   32|         64|
    |stack_high_53_fu_434                    |    9|          2|   32|         64|
    |stack_high_54_fu_438                    |    9|          2|   32|         64|
    |stack_high_55_fu_442                    |    9|          2|   32|         64|
    |stack_high_56_fu_446                    |    9|          2|   32|         64|
    |stack_high_57_fu_450                    |    9|          2|   32|         64|
    |stack_high_58_fu_454                    |    9|          2|   32|         64|
    |stack_high_59_fu_458                    |    9|          2|   32|         64|
    |stack_high_5_fu_242                     |    9|          2|   32|         64|
    |stack_high_60_fu_462                    |    9|          2|   32|         64|
    |stack_high_61_fu_466                    |    9|          2|   32|         64|
    |stack_high_62_fu_470                    |    9|          2|   32|         64|
    |stack_high_63_fu_474                    |    9|          2|   32|         64|
    |stack_high_64_fu_478                    |    9|          2|   32|         64|
    |stack_high_6_fu_246                     |    9|          2|   32|         64|
    |stack_high_7_fu_250                     |    9|          2|   32|         64|
    |stack_high_8_fu_254                     |    9|          2|   32|         64|
    |stack_high_9_fu_258                     |    9|          2|   32|         64|
    |stack_low_100_reg_7168                  |   14|          3|   32|         96|
    |stack_low_101_reg_6964                  |   14|          3|   32|         96|
    |stack_low_102_reg_6760                  |   14|          3|   32|         96|
    |stack_low_103_reg_6556                  |   14|          3|   32|         96|
    |stack_low_104_reg_6352                  |   14|          3|   32|         96|
    |stack_low_105_reg_6148                  |   14|          3|   32|         96|
    |stack_low_106_reg_5944                  |   14|          3|   32|         96|
    |stack_low_107_reg_5740                  |   14|          3|   32|         96|
    |stack_low_108_reg_5536                  |   14|          3|   32|         96|
    |stack_low_109_reg_5332                  |   14|          3|   32|         96|
    |stack_low_110_reg_5128                  |   14|          3|   32|         96|
    |stack_low_111_reg_4924                  |   14|          3|   32|         96|
    |stack_low_112_reg_4720                  |   14|          3|   32|         96|
    |stack_low_113_reg_4516                  |   14|          3|   32|         96|
    |stack_low_114_reg_4312                  |   14|          3|   32|         96|
    |stack_low_115_reg_4108                  |   14|          3|   32|         96|
    |stack_low_116_reg_3904                  |   14|          3|   32|         96|
    |stack_low_117_reg_3700                  |   14|          3|   32|         96|
    |stack_low_118_reg_3496                  |   14|          3|   32|         96|
    |stack_low_119_reg_3292                  |   14|          3|   32|         96|
    |stack_low_120_reg_3088                  |   14|          3|   32|         96|
    |stack_low_121_reg_2884                  |   14|          3|   32|         96|
    |stack_low_122_reg_2680                  |   14|          3|   32|         96|
    |stack_low_123_reg_2476                  |   14|          3|   32|         96|
    |stack_low_124_reg_2272                  |   14|          3|   32|         96|
    |stack_low_125_reg_2068                  |   14|          3|   32|         96|
    |stack_low_126_reg_1864                  |   14|          3|   32|         96|
    |stack_low_127_reg_1660                  |   14|          3|   32|         96|
    |stack_low_128_reg_1456                  |   14|          3|   32|         96|
    |stack_low_65_reg_14308                  |   14|          3|   32|         96|
    |stack_low_66_reg_14104                  |   14|          3|   32|         96|
    |stack_low_67_reg_13900                  |   14|          3|   32|         96|
    |stack_low_68_reg_13696                  |   14|          3|   32|         96|
    |stack_low_69_reg_13492                  |   14|          3|   32|         96|
    |stack_low_70_reg_13288                  |   14|          3|   32|         96|
    |stack_low_71_reg_13084                  |   14|          3|   32|         96|
    |stack_low_72_reg_12880                  |   14|          3|   32|         96|
    |stack_low_73_reg_12676                  |   14|          3|   32|         96|
    |stack_low_74_reg_12472                  |   14|          3|   32|         96|
    |stack_low_75_reg_12268                  |   14|          3|   32|         96|
    |stack_low_76_reg_12064                  |   14|          3|   32|         96|
    |stack_low_77_reg_11860                  |   14|          3|   32|         96|
    |stack_low_78_reg_11656                  |   14|          3|   32|         96|
    |stack_low_79_reg_11452                  |   14|          3|   32|         96|
    |stack_low_80_reg_11248                  |   14|          3|   32|         96|
    |stack_low_81_reg_11044                  |   14|          3|   32|         96|
    |stack_low_82_reg_10840                  |   14|          3|   32|         96|
    |stack_low_83_reg_10636                  |   14|          3|   32|         96|
    |stack_low_84_reg_10432                  |   14|          3|   32|         96|
    |stack_low_85_reg_10228                  |   14|          3|   32|         96|
    |stack_low_86_reg_10024                  |   14|          3|   32|         96|
    |stack_low_87_reg_9820                   |   14|          3|   32|         96|
    |stack_low_88_reg_9616                   |   14|          3|   32|         96|
    |stack_low_89_reg_9412                   |   14|          3|   32|         96|
    |stack_low_90_reg_9208                   |   14|          3|   32|         96|
    |stack_low_91_reg_9004                   |   14|          3|   32|         96|
    |stack_low_92_reg_8800                   |   14|          3|   32|         96|
    |stack_low_93_reg_8596                   |   14|          3|   32|         96|
    |stack_low_94_reg_8392                   |   14|          3|   32|         96|
    |stack_low_95_reg_8188                   |   14|          3|   32|         96|
    |stack_low_96_reg_7984                   |   14|          3|   32|         96|
    |stack_low_97_reg_7780                   |   14|          3|   32|         96|
    |stack_low_98_reg_7576                   |   14|          3|   32|         96|
    |stack_low_99_reg_7372                   |   14|          3|   32|         96|
    |stack_low_reg_1362                      |    9|          2|   32|         64|
    |top_fu_482                              |   20|          4|   32|        128|
    |trunc_ln3521_reg_1403                   |    9|          2|   32|         64|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 2048|        446| 4774|      12209|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln35_reg_16971           |  64|   0|   64|          0|
    |add_ln36_3_reg_17012         |  32|   0|   32|          0|
    |add_ln37_reg_17036           |  64|   0|   64|          0|
    |ap_CS_fsm                    |  70|   0|   70|          0|
    |arr_read_reg_16832           |  64|   0|   64|          0|
    |empty_reg_1433               |  32|   0|   32|          0|
    |gmem0_addr_1_reg_16961       |  64|   0|   64|          0|
    |gmem0_addr_2_read_reg_16982  |  32|   0|   32|          0|
    |gmem0_addr_2_reg_16976       |  64|   0|   64|          0|
    |gmem0_addr_3_read_reg_17007  |  32|   0|   32|          0|
    |gmem0_addr_3_reg_16995       |  64|   0|   64|          0|
    |gmem0_addr_4_reg_17001       |  64|   0|   64|          0|
    |gmem0_addr_5_read_reg_17047  |  32|   0|   32|          0|
    |gmem0_addr_5_reg_17041       |  64|   0|   64|          0|
    |gmem0_addr_6_read_reg_17072  |  32|   0|   32|          0|
    |gmem0_addr_6_reg_17060       |  64|   0|   64|          0|
    |gmem0_addr_7_reg_17066       |  64|   0|   64|          0|
    |gmem0_addr_reg_16935         |  64|   0|   64|          0|
    |high_reg_16862               |  32|   0|   32|          0|
    |i_1_reg_1413                 |  32|   0|   32|          0|
    |i_3_reg_1423                 |  64|   0|   64|          0|
    |i_5_reg_1374                 |  32|   0|   32|          0|
    |icmp_ln35_reg_16967          |   1|   0|    1|          0|
    |icmp_ln37_reg_17032          |   1|   0|    1|          0|
    |j_1_reg_1384                 |  32|   0|   32|          0|
    |j_2_reg_1444                 |  32|   0|   32|          0|
    |j_3_reg_1393                 |  64|   0|   64|          0|
    |low_reg_16851                |  32|   0|   32|          0|
    |pivot_reg_16941              |  32|   0|   32|          0|
    |sext_ln37_1_reg_17022        |  64|   0|   64|          0|
    |sext_ln40_reg_16951          |  64|   0|   64|          0|
    |stack_high_10_fu_262         |  32|   0|   32|          0|
    |stack_high_11_fu_266         |  32|   0|   32|          0|
    |stack_high_12_fu_270         |  32|   0|   32|          0|
    |stack_high_13_fu_274         |  32|   0|   32|          0|
    |stack_high_14_fu_278         |  32|   0|   32|          0|
    |stack_high_15_fu_282         |  32|   0|   32|          0|
    |stack_high_16_fu_286         |  32|   0|   32|          0|
    |stack_high_17_fu_290         |  32|   0|   32|          0|
    |stack_high_18_fu_294         |  32|   0|   32|          0|
    |stack_high_19_fu_298         |  32|   0|   32|          0|
    |stack_high_1_fu_226          |  32|   0|   32|          0|
    |stack_high_20_fu_302         |  32|   0|   32|          0|
    |stack_high_21_fu_306         |  32|   0|   32|          0|
    |stack_high_22_fu_310         |  32|   0|   32|          0|
    |stack_high_23_fu_314         |  32|   0|   32|          0|
    |stack_high_24_fu_318         |  32|   0|   32|          0|
    |stack_high_25_fu_322         |  32|   0|   32|          0|
    |stack_high_26_fu_326         |  32|   0|   32|          0|
    |stack_high_27_fu_330         |  32|   0|   32|          0|
    |stack_high_28_fu_334         |  32|   0|   32|          0|
    |stack_high_29_fu_338         |  32|   0|   32|          0|
    |stack_high_2_fu_230          |  32|   0|   32|          0|
    |stack_high_30_fu_342         |  32|   0|   32|          0|
    |stack_high_31_fu_346         |  32|   0|   32|          0|
    |stack_high_32_fu_350         |  32|   0|   32|          0|
    |stack_high_33_fu_354         |  32|   0|   32|          0|
    |stack_high_34_fu_358         |  32|   0|   32|          0|
    |stack_high_35_fu_362         |  32|   0|   32|          0|
    |stack_high_36_fu_366         |  32|   0|   32|          0|
    |stack_high_37_fu_370         |  32|   0|   32|          0|
    |stack_high_38_fu_374         |  32|   0|   32|          0|
    |stack_high_39_fu_378         |  32|   0|   32|          0|
    |stack_high_3_fu_234          |  32|   0|   32|          0|
    |stack_high_40_fu_382         |  32|   0|   32|          0|
    |stack_high_41_fu_386         |  32|   0|   32|          0|
    |stack_high_42_fu_390         |  32|   0|   32|          0|
    |stack_high_43_fu_394         |  32|   0|   32|          0|
    |stack_high_44_fu_398         |  32|   0|   32|          0|
    |stack_high_45_fu_402         |  32|   0|   32|          0|
    |stack_high_46_fu_406         |  32|   0|   32|          0|
    |stack_high_47_fu_410         |  32|   0|   32|          0|
    |stack_high_48_fu_414         |  32|   0|   32|          0|
    |stack_high_49_fu_418         |  32|   0|   32|          0|
    |stack_high_4_fu_238          |  32|   0|   32|          0|
    |stack_high_50_fu_422         |  32|   0|   32|          0|
    |stack_high_51_fu_426         |  32|   0|   32|          0|
    |stack_high_52_fu_430         |  32|   0|   32|          0|
    |stack_high_53_fu_434         |  32|   0|   32|          0|
    |stack_high_54_fu_438         |  32|   0|   32|          0|
    |stack_high_55_fu_442         |  32|   0|   32|          0|
    |stack_high_56_fu_446         |  32|   0|   32|          0|
    |stack_high_57_fu_450         |  32|   0|   32|          0|
    |stack_high_58_fu_454         |  32|   0|   32|          0|
    |stack_high_59_fu_458         |  32|   0|   32|          0|
    |stack_high_5_fu_242          |  32|   0|   32|          0|
    |stack_high_60_fu_462         |  32|   0|   32|          0|
    |stack_high_61_fu_466         |  32|   0|   32|          0|
    |stack_high_62_fu_470         |  32|   0|   32|          0|
    |stack_high_63_fu_474         |  32|   0|   32|          0|
    |stack_high_64_fu_478         |  32|   0|   32|          0|
    |stack_high_6_fu_246          |  32|   0|   32|          0|
    |stack_high_7_fu_250          |  32|   0|   32|          0|
    |stack_high_8_fu_254          |  32|   0|   32|          0|
    |stack_high_9_fu_258          |  32|   0|   32|          0|
    |stack_low_100_reg_7168       |  32|   0|   32|          0|
    |stack_low_101_reg_6964       |  32|   0|   32|          0|
    |stack_low_102_reg_6760       |  32|   0|   32|          0|
    |stack_low_103_reg_6556       |  32|   0|   32|          0|
    |stack_low_104_reg_6352       |  32|   0|   32|          0|
    |stack_low_105_reg_6148       |  32|   0|   32|          0|
    |stack_low_106_reg_5944       |  32|   0|   32|          0|
    |stack_low_107_reg_5740       |  32|   0|   32|          0|
    |stack_low_108_reg_5536       |  32|   0|   32|          0|
    |stack_low_109_reg_5332       |  32|   0|   32|          0|
    |stack_low_10_reg_1242        |  32|   0|   32|          0|
    |stack_low_110_reg_5128       |  32|   0|   32|          0|
    |stack_low_111_reg_4924       |  32|   0|   32|          0|
    |stack_low_112_reg_4720       |  32|   0|   32|          0|
    |stack_low_113_reg_4516       |  32|   0|   32|          0|
    |stack_low_114_reg_4312       |  32|   0|   32|          0|
    |stack_low_115_reg_4108       |  32|   0|   32|          0|
    |stack_low_116_reg_3904       |  32|   0|   32|          0|
    |stack_low_117_reg_3700       |  32|   0|   32|          0|
    |stack_low_118_reg_3496       |  32|   0|   32|          0|
    |stack_low_119_reg_3292       |  32|   0|   32|          0|
    |stack_low_11_reg_1230        |  32|   0|   32|          0|
    |stack_low_120_reg_3088       |  32|   0|   32|          0|
    |stack_low_121_reg_2884       |  32|   0|   32|          0|
    |stack_low_122_reg_2680       |  32|   0|   32|          0|
    |stack_low_123_reg_2476       |  32|   0|   32|          0|
    |stack_low_124_reg_2272       |  32|   0|   32|          0|
    |stack_low_125_reg_2068       |  32|   0|   32|          0|
    |stack_low_126_reg_1864       |  32|   0|   32|          0|
    |stack_low_127_reg_1660       |  32|   0|   32|          0|
    |stack_low_128_reg_1456       |  32|   0|   32|          0|
    |stack_low_12_reg_1218        |  32|   0|   32|          0|
    |stack_low_13_reg_1206        |  32|   0|   32|          0|
    |stack_low_14_reg_1194        |  32|   0|   32|          0|
    |stack_low_15_reg_1182        |  32|   0|   32|          0|
    |stack_low_16_reg_1170        |  32|   0|   32|          0|
    |stack_low_17_reg_1158        |  32|   0|   32|          0|
    |stack_low_18_reg_1146        |  32|   0|   32|          0|
    |stack_low_19_reg_1134        |  32|   0|   32|          0|
    |stack_low_1_reg_1350         |  32|   0|   32|          0|
    |stack_low_20_reg_1122        |  32|   0|   32|          0|
    |stack_low_21_reg_1110        |  32|   0|   32|          0|
    |stack_low_22_reg_1098        |  32|   0|   32|          0|
    |stack_low_23_reg_1086        |  32|   0|   32|          0|
    |stack_low_24_reg_1074        |  32|   0|   32|          0|
    |stack_low_25_reg_1062        |  32|   0|   32|          0|
    |stack_low_26_reg_1050        |  32|   0|   32|          0|
    |stack_low_27_reg_1038        |  32|   0|   32|          0|
    |stack_low_28_reg_1026        |  32|   0|   32|          0|
    |stack_low_29_reg_1014        |  32|   0|   32|          0|
    |stack_low_2_reg_1338         |  32|   0|   32|          0|
    |stack_low_30_reg_1002        |  32|   0|   32|          0|
    |stack_low_31_reg_990         |  32|   0|   32|          0|
    |stack_low_32_reg_978         |  32|   0|   32|          0|
    |stack_low_33_reg_966         |  32|   0|   32|          0|
    |stack_low_34_reg_954         |  32|   0|   32|          0|
    |stack_low_35_reg_942         |  32|   0|   32|          0|
    |stack_low_36_reg_930         |  32|   0|   32|          0|
    |stack_low_37_reg_918         |  32|   0|   32|          0|
    |stack_low_38_reg_906         |  32|   0|   32|          0|
    |stack_low_39_reg_894         |  32|   0|   32|          0|
    |stack_low_3_reg_1326         |  32|   0|   32|          0|
    |stack_low_40_reg_882         |  32|   0|   32|          0|
    |stack_low_41_reg_870         |  32|   0|   32|          0|
    |stack_low_42_reg_858         |  32|   0|   32|          0|
    |stack_low_43_reg_846         |  32|   0|   32|          0|
    |stack_low_44_reg_834         |  32|   0|   32|          0|
    |stack_low_45_reg_822         |  32|   0|   32|          0|
    |stack_low_46_reg_810         |  32|   0|   32|          0|
    |stack_low_47_reg_798         |  32|   0|   32|          0|
    |stack_low_48_reg_786         |  32|   0|   32|          0|
    |stack_low_49_reg_774         |  32|   0|   32|          0|
    |stack_low_4_reg_1314         |  32|   0|   32|          0|
    |stack_low_50_reg_762         |  32|   0|   32|          0|
    |stack_low_51_reg_750         |  32|   0|   32|          0|
    |stack_low_52_reg_738         |  32|   0|   32|          0|
    |stack_low_53_reg_726         |  32|   0|   32|          0|
    |stack_low_54_reg_714         |  32|   0|   32|          0|
    |stack_low_55_reg_702         |  32|   0|   32|          0|
    |stack_low_56_reg_690         |  32|   0|   32|          0|
    |stack_low_57_reg_678         |  32|   0|   32|          0|
    |stack_low_58_reg_666         |  32|   0|   32|          0|
    |stack_low_59_reg_654         |  32|   0|   32|          0|
    |stack_low_5_reg_1302         |  32|   0|   32|          0|
    |stack_low_60_reg_642         |  32|   0|   32|          0|
    |stack_low_61_reg_630         |  32|   0|   32|          0|
    |stack_low_62_reg_618         |  32|   0|   32|          0|
    |stack_low_63_reg_606         |  32|   0|   32|          0|
    |stack_low_65_reg_14308       |  32|   0|   32|          0|
    |stack_low_66_reg_14104       |  32|   0|   32|          0|
    |stack_low_67_reg_13900       |  32|   0|   32|          0|
    |stack_low_68_reg_13696       |  32|   0|   32|          0|
    |stack_low_69_reg_13492       |  32|   0|   32|          0|
    |stack_low_6_reg_1290         |  32|   0|   32|          0|
    |stack_low_70_reg_13288       |  32|   0|   32|          0|
    |stack_low_71_reg_13084       |  32|   0|   32|          0|
    |stack_low_72_reg_12880       |  32|   0|   32|          0|
    |stack_low_73_reg_12676       |  32|   0|   32|          0|
    |stack_low_74_reg_12472       |  32|   0|   32|          0|
    |stack_low_75_reg_12268       |  32|   0|   32|          0|
    |stack_low_76_reg_12064       |  32|   0|   32|          0|
    |stack_low_77_reg_11860       |  32|   0|   32|          0|
    |stack_low_78_reg_11656       |  32|   0|   32|          0|
    |stack_low_79_reg_11452       |  32|   0|   32|          0|
    |stack_low_7_reg_1278         |  32|   0|   32|          0|
    |stack_low_80_reg_11248       |  32|   0|   32|          0|
    |stack_low_81_reg_11044       |  32|   0|   32|          0|
    |stack_low_82_reg_10840       |  32|   0|   32|          0|
    |stack_low_83_reg_10636       |  32|   0|   32|          0|
    |stack_low_84_reg_10432       |  32|   0|   32|          0|
    |stack_low_85_reg_10228       |  32|   0|   32|          0|
    |stack_low_86_reg_10024       |  32|   0|   32|          0|
    |stack_low_87_reg_9820        |  32|   0|   32|          0|
    |stack_low_88_reg_9616        |  32|   0|   32|          0|
    |stack_low_89_reg_9412        |  32|   0|   32|          0|
    |stack_low_8_reg_1266         |  32|   0|   32|          0|
    |stack_low_90_reg_9208        |  32|   0|   32|          0|
    |stack_low_91_reg_9004        |  32|   0|   32|          0|
    |stack_low_92_reg_8800        |  32|   0|   32|          0|
    |stack_low_93_reg_8596        |  32|   0|   32|          0|
    |stack_low_94_reg_8392        |  32|   0|   32|          0|
    |stack_low_95_reg_8188        |  32|   0|   32|          0|
    |stack_low_96_reg_7984        |  32|   0|   32|          0|
    |stack_low_97_reg_7780        |  32|   0|   32|          0|
    |stack_low_98_reg_7576        |  32|   0|   32|          0|
    |stack_low_99_reg_7372        |  32|   0|   32|          0|
    |stack_low_9_reg_1254         |  32|   0|   32|          0|
    |stack_low_reg_1362           |  32|   0|   32|          0|
    |top_2_reg_16857              |  32|   0|   32|          0|
    |top_fu_482                   |  32|   0|   32|          0|
    |trunc_ln26_reg_16847         |   6|   0|    6|          0|
    |trunc_ln3521_reg_1403        |  32|   0|   32|          0|
    |trunc_ln35_2_reg_16990       |  32|   0|   32|          0|
    |trunc_ln38_1_reg_17055       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |7758|   0| 7758|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_WVALID     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA      |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB      |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID    |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY    |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR     |   in|    5|       s_axi|       control|        scalar|
|s_axi_control_RVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA      |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID     |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY     |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP      |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_r_AWVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_AWADDR   |   in|    5|       s_axi|     control_r|        scalar|
|s_axi_control_r_WVALID   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WREADY   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_WDATA    |   in|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_WSTRB    |   in|    4|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARVALID  |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARREADY  |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_ARADDR   |   in|    5|       s_axi|     control_r|        scalar|
|s_axi_control_r_RVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_RDATA    |  out|   32|       s_axi|     control_r|        scalar|
|s_axi_control_r_RRESP    |  out|    2|       s_axi|     control_r|        scalar|
|s_axi_control_r_BVALID   |  out|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BREADY   |   in|    1|       s_axi|     control_r|        scalar|
|s_axi_control_r_BRESP    |  out|    2|       s_axi|     control_r|        scalar|
|ap_clk                   |   in|    1|  ap_ctrl_hs|            qs|  return value|
|ap_rst_n                 |   in|    1|  ap_ctrl_hs|            qs|  return value|
|interrupt                |  out|    1|  ap_ctrl_hs|            qs|  return value|
|m_axi_gmem0_AWVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA        |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID          |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER        |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY      |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR       |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID         |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN        |  out|    8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST      |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK       |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE      |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT       |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS        |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA        |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER        |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP        |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID          |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER        |   in|    1|       m_axi|         gmem0|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

