/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon May  1 14:04:35 2017
 *                 Full Compile MD5 Checksum  72ff1615f403dd870dba62731cefa0ee
 *                     (minus title and desc)
 *                 MD5 Checksum               ccc06938d4d906ceb66489d51f076904
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_MBX_STAT         ,0x20000008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_CPU_INT_STAT     ,0x20000014) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_SDRAM_STATUS     ,0x20000050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_REGS_0_DEC_VERSION      ,0x20000108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CPU_DMA_0_STATUS            ,0x20000440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_0_STRM_POS             ,0x20001010) /* [RO][32] Stream Position */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_SINT_0_VPX_DEBUG            ,0x20001028) /* [RO][32] VPX Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS_0_REG_CABAC2BINS_REGION_START ,0x20010b00) /* [RO][32] Placeholder location */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_RD_BUFF_ADDR ,0x20012588) /* [RO][32] REG_CABAC2BINS_RD_BUFF_ADDR */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_RD_BUFF_STALL_CNT ,0x2001259c) /* [RO][32] REG_CABAC2BINS_RD_BUFF_STALL_CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_WR_BUFF_STALL_CNT ,0x200125b8) /* [RO][32] REG_CABAC2BINS_WR_BUFF_STALL_CNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_WR_BUFF_ADDR ,0x200125bc) /* [RO][32] REG_CABAC2BINS_WR_BUFF_ADDR */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_CHANNEL_ID ,0x200125c0) /* [RO][32] REG_CABAC2BINS_CHANNEL_ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_BOOL_DBG ,0x20012628) /* [RO][32] REG_CABAC2BINS_BOOL_DBG */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_STATE0 ,0x20012630) /* [RO][32] REG_CABAC2BINS_STATE0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_STATE1 ,0x20012634) /* [RO][32] REG_CABAC2BINS_STATE1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_VP8_DBG ,0x20012638) /* [RO][32] REG_CABAC2BINS_VP8_DBG */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_VP6_DBG ,0x2001263c) /* [RO][32] REG_CABAC2BINS_VP6_DBG */
BCHP_REGISTER_READONLY_32BIT(BCHP_REG_CABAC2BINS2_0_REG_CABAC2BINS_PICTURE_STATUS ,0x20012718) /* [RO][32] REG_CABAC2BINS_PICTURE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_0_PICTURE_STATUS         ,0x20013004) /* [RO][32] Cabac Picture Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CABAC_0_COMMAND_STATUS         ,0x20013014) /* [RO][32] Cabac Command Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_CPU_ID                ,0x20014004) /* [RO][32] CPU ID Regsiter */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_ENDIAN                ,0x20014008) /* [RO][32] Stream Endian Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_BVN_INT               ,0x2001400c) /* [RO][32] BVN Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SHIM_DEBUG_READ       ,0x20014020) /* [RO][32] Shim Debug Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_OTP_CTL_REG           ,0x20014034) /* [RO][32] OTP Control Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SHIM_ERROR_REG        ,0x20014038) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OL_CTL_0_SOFTSHUTDOWN_STATUS   ,0x2001403c) /* [RO][32] Soft Shutdown Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_DEC_VERSION       ,0x20020108) /* [RO][32] Version of the decoder core */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_STATUS            ,0x20020110) /* [RO][32] Provides back-end decoder processing status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_PMONCNT0          ,0x20020124) /* [RO][32] REG_PMONCNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_PMONCNT1          ,0x20020128) /* [RO][32] REG_PMONCNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_CRC_CHKSUM_Y          ,0x2002013c) /* [RO][32] DBLK Luma CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_CRC_CHKSUM_CB         ,0x20020140) /* [RO][32] DBLK Chroma (Cb) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_CRC_CHKSUM_CR         ,0x20020144) /* [RO][32] DBLK Chroma (Cr) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_VC1_MC_DEBUG      ,0x20020164) /* [RO][32] VC1 Mocomp Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_0_REG_QPEL_FIFO_DEBUG   ,0x20020168) /* [RO][32] Qpel FIFO Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_STRM_POS     ,0x20020c10) /* [RO][32] REG_SINT_STRM_POS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_STRM_BITS    ,0x20020c1c) /* [RO][32] REG_SINT_STRM_BITS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_XNZERO       ,0x20020c2c) /* [RO][32] REG_SINT_XNZERO */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_VEC_DMODE    ,0x20020c38) /* [RO][32] REG_SINT_VEC_DMODE */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_VEC_MVDIFF   ,0x20020c44) /* [RO][32] Deblocking Motion Vector Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_VEC_COL_REFID ,0x20020c58) /* [RO][32] REG_SINT_VEC_COL_REFID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_VEC_COUNT    ,0x20020c68) /* [RO][32] REG_SINT_VEC_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_VEC_MP_FLAG  ,0x20020c78) /* [RO][32] REG_SINT_VEC_MP_FLAG */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_0_REG_SINT_CNST_INTRA   ,0x20020cbc) /* [RO][32] REG_SINT_CNST_INTRA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_STATUS0               ,0x2002417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_CHECKSUM              ,0x200241f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_0_STATUS1               ,0x200241fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_STATUS0                ,0x2002427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_CHECKSUM               ,0x200242f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_0_STATUS1                ,0x200242fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_0_STATUS                 ,0x20024308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_0_CHECKSUM               ,0x200243f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_TOP_DEBUG             ,0x200244c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_DBLK_DEBUG            ,0x200244c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_CHECKSUM              ,0x200244f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_0_STATUS                ,0x200244fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_Y              ,0x20024580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_U              ,0x20024584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_CHKSUM_V              ,0x20024588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_0_STATUS                ,0x200245fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_PBCU_TYPE            ,0x20025024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_STATUS               ,0x20025034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_SYMB_DCD_READ        ,0x2002503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_0_QP_SUM               ,0x20025040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STATUS               ,0x2002510c) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STREAM_POS           ,0x20025110) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_0_STREAM_BITS          ,0x20025114) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_ERR_ADDR         ,0x2002520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_GLOBAL_CHECK     ,0x20025220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_IXFORM_CHECK     ,0x20025224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_MCOMP_CHECK      ,0x20025228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_SPRED_CHECK      ,0x2002522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_0_FILTER_CHECK     ,0x20025230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_CORE_CONFIG          ,0x20026000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS ,0x20026018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x2002601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_IPCOMM_L2R_RECEIVE   ,0x20026034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_IPCOMM_R2L_RECEIVE   ,0x20026040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_SHIM_DEBUG_READ      ,0x20026090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_0_SHIM_ERROR_REG       ,0x20026094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_HIT_COUNT             ,0x2002680c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_MISS_COUNT            ,0x20026810) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_MISS1_COUNT           ,0x20026814) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_BLOCK_FLAGS           ,0x20026818) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_DATA                  ,0x2002681c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_TAG_CONTENTS          ,0x20026820) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_PFRI_DEBUG            ,0x20026834) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_0_GROUP_COUNT           ,0x20026838) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RVC_0_PUT                           ,0x20026c04) /* [RO][32] Put pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_MBX_STAT         ,0x20030008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_CPU_INT_STAT     ,0x20030014) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_SDRAM_STATUS     ,0x20030050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_0_DEC_VERSION      ,0x20030108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_0_STATUS            ,0x20030440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_0_STATUS          ,0x2003100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_DEC_VERSION     ,0x20040108) /* [RO][32] Version of the decoder core */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_STATUS          ,0x20040110) /* [RO][32] Provides back-end decoder processing status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_PMONCNT0        ,0x20040124) /* [RO][32] REG_PMONCNT0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_PMONCNT1        ,0x20040128) /* [RO][32] REG_PMONCNT1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_CRC_CHKSUM_Y        ,0x2004013c) /* [RO][32] DBLK Luma CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_CRC_CHKSUM_CB       ,0x20040140) /* [RO][32] DBLK Chroma (Cb) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_CRC_CHKSUM_CR       ,0x20040144) /* [RO][32] DBLK Chroma (Cr) CRC/Checksum result register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_VC1_MC_DEBUG    ,0x20040164) /* [RO][32] VC1 Mocomp Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_MAIN_2_0_REG_QPEL_FIFO_DEBUG ,0x20040168) /* [RO][32] Qpel FIFO Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_STRM_POS   ,0x20040c10) /* [RO][32] REG_SINT_STRM_POS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_STRM_BITS  ,0x20040c1c) /* [RO][32] REG_SINT_STRM_BITS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_XNZERO     ,0x20040c2c) /* [RO][32] REG_SINT_XNZERO */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_VEC_DMODE  ,0x20040c38) /* [RO][32] REG_SINT_VEC_DMODE */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_VEC_MVDIFF ,0x20040c44) /* [RO][32] Deblocking Motion Vector Difference */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_VEC_COL_REFID ,0x20040c58) /* [RO][32] REG_SINT_VEC_COL_REFID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_VEC_COUNT  ,0x20040c68) /* [RO][32] REG_SINT_VEC_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_VEC_MP_FLAG ,0x20040c78) /* [RO][32] REG_SINT_VEC_MP_FLAG */
BCHP_REGISTER_READONLY_32BIT(BCHP_DECODE_SINT_2_0_REG_SINT_CNST_INTRA ,0x20040cbc) /* [RO][32] REG_SINT_CNST_INTRA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_STATUS0             ,0x2004417c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_CHECKSUM            ,0x200441f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IXFORM_2_0_STATUS1             ,0x200441fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_STATUS0              ,0x2004427c) /* [RO][32] Block Status for Pipe stage 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_CHECKSUM             ,0x200442f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_MCOMP_2_0_STATUS1              ,0x200442fc) /* [RO][32] Block Status for Pipe stage 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_0_STATUS               ,0x20044308) /* [RO][32] Spatial prediction block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_SPRED_2_0_CHECKSUM             ,0x200443f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_TOP_DEBUG           ,0x200444c0) /* [RO][32] Top-level Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_DBLK_DEBUG          ,0x200444c4) /* [RO][32] Deblock debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_CHECKSUM            ,0x200444f0) /* [RO][32] Output Pipebuf Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FILTER_2_0_STATUS              ,0x200444fc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_Y            ,0x20044580) /* [RO][32] Luma Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_U            ,0x20044584) /* [RO][32] U Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_CHKSUM_V            ,0x20044588) /* [RO][32] V Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_OUTPUT_2_0_STATUS              ,0x200445fc) /* [RO][32] Block Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_PBCU_TYPE          ,0x20045024) /* [RO][32] PBCU type information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_STATUS             ,0x20045034) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_SYMB_DCD_READ      ,0x2004503c) /* [RO][32] Symbol Decode Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_FE_CTRL_2_0_QP_SUM             ,0x20045040) /* [RO][32] PB QP Sum */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STATUS             ,0x2004510c) /* [RO][32] Stream DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STREAM_POS         ,0x20045110) /* [RO][32] Bit Position in the stream */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_STRM_IN_2_0_STREAM_BITS        ,0x20045114) /* [RO][32] Stream data bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_ERR_ADDR       ,0x2004520c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_GLOBAL_CHECK   ,0x20045220) /* [RO][32] Checksum for BE_GLOBAL registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_IXFORM_CHECK   ,0x20045224) /* [RO][32] Checksum for IXFORM  registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_MCOMP_CHECK    ,0x20045228) /* [RO][32] Checksum for MCOMP registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_SPRED_CHECK    ,0x2004522c) /* [RO][32] Checksum for SPRED registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_CMDBUS_XMIT_2_0_FILTER_CHECK   ,0x20045230) /* [RO][32] Checksum for FILTER registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_CORE_CONFIG        ,0x20046000) /* [RO][32] Decoder Core configuration information */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_MULTIPIPE_PFRI_ARB_STATUS ,0x20046018) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_MULTIPIPE_PFRI_ARB_STATUS_UV ,0x2004601c) /* [RO][32] Multipipe PFRI Arbiter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_IPCOMM_L2R_RECEIVE ,0x20046034) /* [RO][32] Inter-CPU L2R Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_IPCOMM_R2L_RECEIVE ,0x20046040) /* [RO][32] Inter-CPU R2L Receive Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_SHIM_DEBUG_READ    ,0x20046090) /* [RO][32] SCB Shim debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DCD_PIPE_CTL_2_0_SHIM_ERROR_REG     ,0x20046094) /* [RO][32] SCB Shim error register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_HIT_COUNT           ,0x2004680c) /* [RO][32] REG_PCACHE_HIT_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_MISS_COUNT          ,0x20046810) /* [RO][32] REG_PCACHE_MISS_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_MISS1_COUNT         ,0x20046814) /* [RO][32] REG_PCACHE_MISS1_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_BLOCK_FLAGS         ,0x20046818) /* [RO][32] REG_PCACHE_BLOCK_FLAGS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_DATA                ,0x2004681c) /* [RO][32] REG_PCACHE_DATA */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_TAG_CONTENTS        ,0x20046820) /* [RO][32] REG_PCACHE_TAG_CONTENTS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_PFRI_DEBUG          ,0x20046834) /* [RO][32] REG_PCACHE_PFRI_DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_PCACHE_2_0_GROUP_COUNT         ,0x20046838) /* [RO][32] REG_PCACHE_GROUP_COUNT */
BCHP_REGISTER_READONLY_32BIT(BCHP_RVC_2_0_PUT                         ,0x20046c04) /* [RO][32] Put pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_MBX_STAT       ,0x20050008) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_CPU_INT_STAT   ,0x20050014) /* [RO][32] CPU interrupt status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_SDRAM_STATUS   ,0x20050050) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_REGS_2_0_DEC_VERSION    ,0x20050108) /* [RO][32] Decoder versions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_CPU_DMA_2_0_STATUS          ,0x20050440) /* [RO][32] REG_DMA_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HEVD_IL_SLICE_DMA_2_0_STATUS        ,0x2005100c) /* [RO][32] Slice DMA Length in bytes */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_CPU_STATUS              ,0x20080000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_CPU_MASK_STATUS         ,0x2008000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_PCI_STATUS              ,0x20080018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_INTR2_0_PCI_MASK_STATUS         ,0x20080024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HVD_RGR_0_REVISION                  ,0x20080400) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVN_PMU_RGR_REVISION                ,0x20110000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVN_SEC_PMU_GR_REVISION             ,0x20130000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_01                 ,0x20200010) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_23                 ,0x20200014) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_45                 ,0x20200018) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_RESP_67                 ,0x2020001c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_STATE                   ,0x20200024) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE                 ,0x20200040) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_CAPABLE_1               ,0x20200044) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE           ,0x20200048) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_POWER_CAPABLE_RSVD      ,0x2020004c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_ADMA_ERR_STAT           ,0x20200054) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_ADMA_SYSADDR_HI         ,0x2020005c) /* [RO][32] ADMA System Address High Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_INIT_DEFAULT     ,0x20200060) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_HIGH_SPEED       ,0x20200064) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR25_50         ,0x20200068) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_PRESET_SDR104_DDR50     ,0x2020006c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_HOST_VERSION_STATUS          ,0x202000fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_TAP_DLY            ,0x20200140) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x20200144) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_START_ADDR ,0x20200148) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x2020014c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_0_CFG_VERSION                  ,0x202001f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_01                 ,0x20200210) /* [RO][32] Response Word 0 and 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_23                 ,0x20200214) /* [RO][32] Response Word 2 and 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_45                 ,0x20200218) /* [RO][32] Response Word 4 and 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_RESP_67                 ,0x2020021c) /* [RO][32] Response Word 6 and 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_STATE                   ,0x20200224) /* [RO][32] Present State of Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE                 ,0x20200240) /* [RO][32] Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_CAPABLE_1               ,0x20200244) /* [RO][32] Future Host Controller Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE           ,0x20200248) /* [RO][32] Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_POWER_CAPABLE_RSVD      ,0x2020024c) /* [RO][32] Future Host Controller Power Capabilities to Software */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_ADMA_ERR_STAT           ,0x20200254) /* [RO][32] ADMA Error Status Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_ADMA_SYSADDR_HI         ,0x2020025c) /* [RO][32] ADMA System Address High Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_INIT_DEFAULT     ,0x20200260) /* [RO][32] Preset Values for init and default speed */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_HIGH_SPEED       ,0x20200264) /* [RO][32] Preset Values for high speed and SDR12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR25_50         ,0x20200268) /* [RO][32] Preset Values for SDR25 and SDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_PRESET_SDR104_DDR50     ,0x2020026c) /* [RO][32] Preset Values for SDR104 and DDR50 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_HOST_VERSION_STATUS          ,0x202002fc) /* [RO][32] Controller Version and Slot Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_TAP_DLY            ,0x20200340) /* [RO][32] Debug TAP delay setting register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_BRIDGE_STATUS  ,0x20200344) /* [RO][32] Debug A2S Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_START_ADDR ,0x20200348) /* [RO][32] Debug register to read AHB req start address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_DEBUG_A2S_REQ_END_ADDR   ,0x2020034c) /* [RO][32] Debug register to read AHB req end address (32b) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_CFG_VERSION                  ,0x202003f0) /* [RO][32] SDIO VERSION Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_STATUS                  ,0x20200404) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_VERSION                 ,0x20200408) /* [RO][32] Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RESET_CNT               ,0x20200414) /* [RO][32] Reset Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_ERROR_ADDR              ,0x2020041c) /* [RO][32] Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR0              ,0x20200420) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_BASE_ADDR1              ,0x20200424) /* [RO][32] RAM Base address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_RAM_FILL_CNT            ,0x20200428) /* [RO][32] RAM Fill Cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DATA_ACCESS_TIME        ,0x2020042c) /* [RO][32] Time for Data Fetch */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDIO_1_BOOT_DEBUG                   ,0x2020043c) /* [RO][32] Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_STATUS                ,0x20201000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_CPU_MASK_STATUS           ,0x2020100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_STATUS                ,0x20201018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_INTR2_PCI_MASK_STATUS           ,0x20201024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_STATUS        ,0x20201500) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_STATUS        ,0x20201504) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_STATUS        ,0x20201508) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_STATUS        ,0x2020150c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS   ,0x20201510) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS   ,0x20201514) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS   ,0x20201518) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS   ,0x2020151c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_STATUS       ,0x20201600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_STATUS       ,0x20201604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_STATUS       ,0x20201608) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_STATUS       ,0x2020160c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W0_MASK_STATUS  ,0x20201610) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W1_MASK_STATUS  ,0x20201614) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W2_MASK_STATUS  ,0x20201618) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCI_PCIE_INTR1_INTR_W3_MASK_STATUS  ,0x2020161c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_RGR2_REVISION                   ,0x20201700) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_STATUS            ,0x20201a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_CPU_MASK_STATUS       ,0x20201a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_STATUS            ,0x20201a18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_SPI_INTR2_PCI_MASK_STATUS       ,0x20201a24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_FLASH_TYPE             ,0x20201b1c) /* [RO][32] HIF Decoded Flash Type */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_PDA_OUT_STATUS         ,0x20201b24) /* [RO][32] HIF PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_TOP_CTRL_CPU_MODE_STATUS        ,0x20201b34) /* [RO][32] CPU MODE Control status register (PUBLIC) */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_REVISION                       ,0x20203000) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INTFC_STATUS                   ,0x20203014) /* [RO][32] Nand Flash Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_CORR_ERROR_COUNT               ,0x20203100) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_READ_ERROR_COUNT               ,0x20203104) /* [RO][32] Read Error Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_LOCK_STATUS              ,0x20203108) /* [RO][32] Nand Flash Block Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_CORR_EXT_ADDR              ,0x2020310c) /* [RO][32] ECC Correctable Error Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_CORR_ADDR                  ,0x20203110) /* [RO][32] ECC Correctable Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_UNC_EXT_ADDR               ,0x20203114) /* [RO][32] ECC Uncorrectable Error Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ECC_UNC_ADDR                   ,0x20203118) /* [RO][32] ECC Uncorrectable Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_READ_EXT_ADDR            ,0x2020311c) /* [RO][32] Flash Read Data Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_READ_ADDR                ,0x20203120) /* [RO][32] Flash Read Data Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_PROGRAM_PAGE_EXT_ADDR          ,0x20203124) /* [RO][32] Page Program Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_PROGRAM_PAGE_ADDR              ,0x20203128) /* [RO][32] Page Program Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_COPY_BACK_EXT_ADDR             ,0x2020312c) /* [RO][32] Copy Back Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_COPY_BACK_ADDR                 ,0x20203130) /* [RO][32] Copy Back Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_ERASE_EXT_ADDR           ,0x20203134) /* [RO][32] Block Erase Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_BLOCK_ERASE_ADDR               ,0x20203138) /* [RO][32] Block Erase Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INV_READ_EXT_ADDR              ,0x2020313c) /* [RO][32] Flash Invalid Data Extended Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INV_READ_ADDR                  ,0x20203140) /* [RO][32] Flash Invalid Data Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_INIT_STATUS                    ,0x20203144) /* [RO][32] Initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_ONFI_DEBUG_DATA                ,0x2020314c) /* [RO][32] ONFI Debug Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_GET_FEATURE_DATA               ,0x20203188) /* [RO][32] Nand Flash Get Feature Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_JEDEC_ID                 ,0x2020318c) /* [RO][32] Nand Flash Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_JEDEC_ID_EXT             ,0x20203190) /* [RO][32] Nand Flash Extended Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID                ,0x20203194) /* [RO][32] Nand Flash Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_FLASH_DEVICE_ID_EXT            ,0x20203198) /* [RO][32] Nand Flash Extended Device ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_LL_RDDATA                      ,0x2020319c) /* [RO][32] Nand Flash Low Level Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_0          ,0x20203200) /* [RO][32] Nand Flash Spare Area Read Bytes 0-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_4          ,0x20203204) /* [RO][32] Nand Flash Spare Area Read Bytes 4-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_8          ,0x20203208) /* [RO][32] Nand Flash Spare Area Read Bytes 8-11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_C          ,0x2020320c) /* [RO][32] Nand Flash Spare Area Read Bytes 12-15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_10         ,0x20203210) /* [RO][32] Nand Flash Spare Area Read Bytes 16-19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_14         ,0x20203214) /* [RO][32] Nand Flash Spare Area Read Bytes 20-23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_18         ,0x20203218) /* [RO][32] Nand Flash Spare Area Read Bytes 24-27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_1C         ,0x2020321c) /* [RO][32] Nand Flash Spare Area Read Bytes 28-31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_20         ,0x20203220) /* [RO][32] Nand Flash Spare Area Read Bytes 32-35 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_24         ,0x20203224) /* [RO][32] Nand Flash Spare Area Read Bytes 36-39 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_28         ,0x20203228) /* [RO][32] Nand Flash Spare Area Read Bytes 40-43 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_2C         ,0x2020322c) /* [RO][32] Nand Flash Spare Area Read Bytes 44-47 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_30         ,0x20203230) /* [RO][32] Nand Flash Spare Area Read Bytes 48-51 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_34         ,0x20203234) /* [RO][32] Nand Flash Spare Area Read Bytes 52-55 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_38         ,0x20203238) /* [RO][32] Nand Flash Spare Area Read Bytes 56-59 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_3C         ,0x2020323c) /* [RO][32] Nand Flash Spare Area Read Bytes 60-63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_40         ,0x20203240) /* [RO][32] Nand Flash Spare Area Read Bytes 64-67 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_44         ,0x20203244) /* [RO][32] Nand Flash Spare Area Read Bytes 68-71 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_48         ,0x20203248) /* [RO][32] Nand Flash Spare Area Read Bytes 72-75 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_4C         ,0x2020324c) /* [RO][32] Nand Flash Spare Area Read Bytes 76-79 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_50         ,0x20203250) /* [RO][32] Nand Flash Spare Area Read Bytes 80-83 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_54         ,0x20203254) /* [RO][32] Nand Flash Spare Area Read Bytes 84-87 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_58         ,0x20203258) /* [RO][32] Nand Flash Spare Area Read Bytes 88-91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_5C         ,0x2020325c) /* [RO][32] Nand Flash Spare Area Read Bytes 92-95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_60         ,0x20203260) /* [RO][32] Nand Flash Spare Area Read Bytes 96-99 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_64         ,0x20203264) /* [RO][32] Nand Flash Spare Area Read Bytes 100-103 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_68         ,0x20203268) /* [RO][32] Nand Flash Spare Area Read Bytes 104-107 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_6C         ,0x2020326c) /* [RO][32] Nand Flash Spare Area Read Bytes 108-111 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_70         ,0x20203270) /* [RO][32] Nand Flash Spare Area Read Bytes 112-115 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_74         ,0x20203274) /* [RO][32] Nand Flash Spare Area Read Bytes 116-119 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_78         ,0x20203278) /* [RO][32] Nand Flash Spare Area Read Bytes 120-123 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_SPARE_AREA_READ_OFS_7C         ,0x2020327c) /* [RO][32] Nand Flash Spare Area Read Bytes 124-127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_NCDL_CALIB_STAT            ,0x2020350c) /* [RO][32] Nand Flash Calibration Status for Master DLL */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_PHY_BIST_STAT              ,0x20203520) /* [RO][32] Nand Flash DDR PHY BIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_DIAG_STAT0                 ,0x20203524) /* [RO][32] Nand Flash DDR DIAG STATUS0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_NAND_DDR_DIAG_STAT1                 ,0x20203528) /* [RO][32] Nand Flash DDR DIAG STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_REVISION                  ,0x20203800) /* [RO][32] NAND Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_STATUS                    ,0x20203814) /* [RO][32] DMA STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_INTERRUPT_DESC            ,0x20203818) /* [RO][32] DMA INTERRUPT DESC */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_INTERRUPT_DESC_EXT        ,0x2020381c) /* [RO][32] DMA INTERRUPT DESC EXT */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_CURRENT_DESC              ,0x20203824) /* [RO][32] DMA CURRENT DESC */
BCHP_REGISTER_READONLY_32BIT(BCHP_FLASH_DMA_CURRENT_DESC_EXT          ,0x20203828) /* [RO][32] DMA CURRENT DESC EXT */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_REVISION_ID                    ,0x20203a00) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_BUSY_STATUS                    ,0x20203a0c) /* [RO][32] BSPI Busy Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_INTR_STATUS                    ,0x20203a10) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B0_STATUS                      ,0x20203a14) /* [RO][32] Prefetch Buffer 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_B1_STATUS                      ,0x20203a1c) /* [RO][32] Prefetch Buffer 1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_FULLNESS                   ,0x20203b0c) /* [RO][32] Fullness indicator for the read ahead buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_STATUS                     ,0x20203b14) /* [RO][32] Linear Read Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_READ_DATA                  ,0x20203b18) /* [RO][32] Read data from Raf-buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_WORD_CNT                   ,0x20203b1c) /* [RO][32] Current number of words fetched from Flash */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSPI_RAF_CURR_ADDR                  ,0x20203b20) /* [RO][32] Current read address for the linear read session */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_CPTQP                      ,0x20203c24) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_MSPI_REVISION                   ,0x20203c2c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_STATUS               ,0x20204000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_CPU_MASK_STATUS          ,0x2020400c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_STATUS               ,0x20204018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI0_INTR2_PCI_MASK_STATUS          ,0x20204024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_STATUS               ,0x20204100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_CPU_MASK_STATUS          ,0x2020410c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_STATUS               ,0x20204118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI1_INTR2_PCI_MASK_STATUS          ,0x20204124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI2_INTR2_CPU_STATUS               ,0x20204200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI2_INTR2_CPU_MASK_STATUS          ,0x2020420c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI2_INTR2_PCI_STATUS               ,0x20204218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI2_INTR2_PCI_MASK_STATUS          ,0x20204224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI3_INTR2_CPU_STATUS               ,0x20204300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI3_INTR2_CPU_MASK_STATUS          ,0x2020430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI3_INTR2_PCI_STATUS               ,0x20204318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IPI3_INTR2_PCI_MASK_STATUS          ,0x20204324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR0 ,0x20205060) /* [RO][32] STB CPU Access Rights Violation Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR0 ,0x20205064) /* [RO][32] STB CPU Access Rights Violation Upper Address0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_ADDR1 ,0x2020506c) /* [RO][32] WEB CPU Access Rights Violation Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_ACCESS_RIGHT_VIOL_UPPER_ADDR1 ,0x20205070) /* [RO][32] WEB CPU Access Rights Violation Upper Address1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_ID         ,0x20205148) /* [RO][32] CPUCPU0 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU0_BPCM_CAPABILITY ,0x2020514c) /* [RO][32] CPUCPU0 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_ID         ,0x20205150) /* [RO][32] CPUCPU1 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU1_BPCM_CAPABILITY ,0x20205154) /* [RO][32] CPUCPU1 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_ID         ,0x20205158) /* [RO][32] CPUCPU2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU2_BPCM_CAPABILITY ,0x2020515c) /* [RO][32] CPUCPU2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_ID         ,0x20205160) /* [RO][32] CPUCPU3 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU3_BPCM_CAPABILITY ,0x20205164) /* [RO][32] CPUCPU3 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_ID         ,0x20205168) /* [RO][32] CPUCPU4 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU4_BPCM_CAPABILITY ,0x2020516c) /* [RO][32] CPUCPU4 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_ID         ,0x20205170) /* [RO][32] CPUCPU5 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU5_BPCM_CAPABILITY ,0x20205174) /* [RO][32] CPUCPU5 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_ID         ,0x20205178) /* [RO][32] CPUCPU6 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU6_BPCM_CAPABILITY ,0x2020517c) /* [RO][32] CPUCPU6 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_ID         ,0x20205180) /* [RO][32] CPUCPU7 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU7_BPCM_CAPABILITY ,0x20205184) /* [RO][32] CPUCPU7 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_ID         ,0x20205188) /* [RO][32] CPUC0L2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C0L2_BPCM_CAPABILITY ,0x2020518c) /* [RO][32] CPUC0L2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_ID         ,0x20205190) /* [RO][32] CPUC1L2 BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_C1L2_BPCM_CAPABILITY ,0x20205194) /* [RO][32] CPUC1L2 BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_ID        ,0x20205198) /* [RO][32] CPUSYSIF BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_SYSIF_BPCM_CAPABILITY ,0x2020519c) /* [RO][32] CPUSYSIF BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_THROTTLE_TEMP_REG ,0x202051a0) /* [RO][32] CPU Thermal Throttling IRQ Config Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_THERM_IRQ_MISC_REG ,0x202051b4) /* [RO][32] CPU Thermal Throttling Misc IRQ Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_REVISION_REG     ,0x202051d0) /* [RO][32] Orion Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_PATCHLEVEL_REG   ,0x202051d4) /* [RO][32] Orion Patch Level Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_POWER_STATE      ,0x202051fc) /* [RO][32] Power State Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_PHYS_CONFIG      ,0x20205200) /* [RO][32] Physical Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRLO     ,0x20205204) /* [RO][32] Reset Vector Base Address Low */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CPUBIUCTRL_CPU_RVBAR_ADDRHI     ,0x20205208) /* [RO][32] Reset Vector Base Address HIgh */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_CORE_REV_ID        ,0x20310400) /* [RO][32] MISB Bridge Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_MISB_BRIDGE_PROCESSOR_ID       ,0x20310408) /* [RO][32] Processor ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_RGR_BRIDGE_REVISION            ,0x20310460) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_STATUS           ,0x20310480) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_INTR1_INTR_W0_MASK_STATUS      ,0x20310488) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_STATUS           ,0x203104c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_CPU_MASK_STATUS      ,0x203104cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_STATUS           ,0x203104d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_INTERNAL_INTR2_PCI_MASK_STATUS      ,0x203104e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_STATUS            ,0x20310500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_CPU_MASK_STATUS       ,0x2031050c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_STATUS            ,0x20310518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_IPI_INTR2_PCI_MASK_STATUS       ,0x20310524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_STATUS            ,0x20310540) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_CPU_MASK_STATUS       ,0x2031054c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_STATUS            ,0x20310558) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HW_INTR2_PCI_MASK_STATUS       ,0x20310564) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_STATUS            ,0x20311000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_CPU_MASK_STATUS       ,0x2031100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_STATUS            ,0x20311018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CPU_IPI_INTR2_PCI_MASK_STATUS       ,0x20311024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_STATUS          ,0x20311040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_CPU_MASK_STATUS     ,0x2031104c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_STATUS          ,0x20311058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HOST_INTR2_PCI_MASK_STATUS     ,0x20311064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO       ,0x20312084) /* [RO][32] HDMI to SCPU general purpose status Registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_TC_VAL                ,0x20312108) /* [RO][32] Total Count Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_SEC_TIME_OS_VAL                ,0x2031210c) /* [RO][32] One Second Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_RBR                       ,0x20312200) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_IIR                       ,0x20312208) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_LSR                       ,0x20312214) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SAGE_UART_MSR                       ,0x20312218) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER0_STAT              ,0x20312e98) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER1_STAT              ,0x20312e9c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER2_STAT              ,0x20312ea0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCPU_TIMER_TIMER3_STAT              ,0x20312ea4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_REVISION        ,0x2032d000) /* [RO][32] Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_TIMER           ,0x2032d004) /* [RO][32] Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_IRDY            ,0x2032d008) /* [RO][32] Input Command Buffer Ready */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_GLB_DWNLD_STATUS    ,0x2032d054) /* [RO][32] Download Status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_HASH_CRC        ,0x2032d060) /* [RO][32] OTP HASH CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_hi ,0x2032d064) /* [RO][32] Otp value v_PubOtpUniqueID_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpUniqueID_lo ,0x2032d068) /* [RO][32] Otp value v_PubOtpUniqueID_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_PubOtpOID         ,0x2032d06c) /* [RO][32] Otp value v_PubOtpOID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_v_Version           ,0x2032d070) /* [RO][32] Otp value v_Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_MSP_CRC         ,0x2032d074) /* [RO][32] MSP CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_OTP_HASH2_CRC       ,0x2032d07c) /* [RO][32] OTP HASH2 CRC Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_ASKM_STB_OwnerID    ,0x2032d080) /* [RO][32] Otp value ASKM_STB_OwnerID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_HI        ,0x2032d090) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_UID_LO        ,0x2032d094) /* [RO][32] Otp value Poway_UID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_GLB_CONTROL_POWAY_BUSY          ,0x2032d098) /* [RO][32] Poway Busy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_STATUS        ,0x2032d800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_CPU_MASK_STATUS   ,0x2032d80c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_STATUS        ,0x2032d818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSP_CONTROL_INTR2_PCI_MASK_STATUS   ,0x2032d824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SECTOP_GRB_REVISION                 ,0x20380000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_CPU_STATUS  ,0x20380080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_CPU_MASK_STATUS ,0x2038008c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_PCI_STATUS  ,0x20380098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_0_PCI_MASK_STATUS ,0x203800a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_CPU_STATUS  ,0x20380100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_CPU_MASK_STATUS ,0x2038010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_PCI_STATUS  ,0x20380118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_1_PCI_MASK_STATUS ,0x20380124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_CPU_STATUS  ,0x20380180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_CPU_MASK_STATUS ,0x2038018c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_PCI_STATUS  ,0x20380198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_INTR2_2_PCI_MASK_STATUS ,0x203801a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SEC_POWAY_STATUS    ,0x20380228) /* [RO][32] SEC_POWAY cipher core status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_0              ,0x20380230) /* [RO][32] MAC0[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_1              ,0x20380234) /* [RO][32] MAC0[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_2              ,0x20380238) /* [RO][32] MAC0[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC0_3              ,0x2038023c) /* [RO][32] MAC0[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_0              ,0x20380244) /* [RO][32] MAC1[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_1              ,0x20380248) /* [RO][32] MAC1[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_2              ,0x2038024c) /* [RO][32] MAC1[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC1_3              ,0x20380250) /* [RO][32] MAC1[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_0              ,0x20380258) /* [RO][32] MAC2[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_1              ,0x2038025c) /* [RO][32] MAC2[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_2              ,0x20380260) /* [RO][32] MAC2[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC2_3              ,0x20380264) /* [RO][32] MAC2[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_0              ,0x2038026c) /* [RO][32] MAC3[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_1              ,0x20380270) /* [RO][32] MAC3[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_2              ,0x20380274) /* [RO][32] MAC3[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_MAC3_3              ,0x20380278) /* [RO][32] MAC3[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_0             ,0x20380284) /* [RO][32] SHA20[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_1             ,0x20380288) /* [RO][32] SHA20[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_2             ,0x2038028c) /* [RO][32] SHA20[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_3             ,0x20380290) /* [RO][32] SHA20[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_4             ,0x20380294) /* [RO][32] SHA20[159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_5             ,0x20380298) /* [RO][32] SHA20[191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_6             ,0x2038029c) /* [RO][32] SHA20[223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA20_7             ,0x203802a0) /* [RO][32] SHA20[255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_0             ,0x203802ac) /* [RO][32] SHA21[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_1             ,0x203802b0) /* [RO][32] SHA21[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_2             ,0x203802b4) /* [RO][32] SHA21[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_3             ,0x203802b8) /* [RO][32] SHA21[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_4             ,0x203802bc) /* [RO][32] SHA21[159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_5             ,0x203802c0) /* [RO][32] SHA21[191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_6             ,0x203802c4) /* [RO][32] SHA21[223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_SECURITY_NS_SHA21_7             ,0x203802c8) /* [RO][32] SHA21[255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_REVISION               ,0x20400000) /* [RO][32] GISB ARBITER REVISION */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_HI_ADDR         ,0x204001d4) /* [RO][32] GISB ARBITER Breakpoint Upper 8 Bits of Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_ADDR            ,0x204001d8) /* [RO][32] GISB ARBITER Breakpoint Lower 32 Bits of Capture Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_DATA            ,0x204001dc) /* [RO][32] GISB ARBITER Breakpoint Capture Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_STATUS          ,0x204001e0) /* [RO][32] GISB ARBITER Breakpoint Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_BP_CAP_MASTER          ,0x204001e4) /* [RO][32] GISB ARBITER Breakpoint Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_HI_ADDR        ,0x204007e8) /* [RO][32] GISB ARBITER Error Capture upper 8bit Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_ADDR           ,0x204007ec) /* [RO][32] GISB ARBITER Error Capture Lower 32bit Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_DATA           ,0x204007f0) /* [RO][32] GISB ARBITER Error Capture Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_STATUS         ,0x204007f4) /* [RO][32] GISB ARBITER Error Capture Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GISB_ARB_ERR_CAP_MASTER         ,0x204007f8) /* [RO][32] GISB ARBITER Error Capture GISB Master Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_GR_REVISION                     ,0x20401000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SSP_RG_REVISION                     ,0x20401200) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_RG_REVISION                     ,0x20401400) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_STATUS                   ,0x20403000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_CPU_MASK_STATUS              ,0x2040300c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_STATUS                   ,0x20403018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_PCI_MASK_STATUS              ,0x20403024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_STATUS                  ,0x20403030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_L2_SCPU_MASK_STATUS             ,0x2040303c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         ,0x20404000) /* [RO][32] Chip family ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_PRODUCT_ID             ,0x20404004) /* [RO][32] Product Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR ,0x20404008) /* [RO][32] BSP feature table address */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          ,0x2040401c) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          ,0x20404020) /* [RO][32] Strapping values */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_BOND_STATUS            ,0x20404024) /* [RO][32] Bond option value register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    ,0x20404030) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    ,0x20404034) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       ,0x20404098) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       ,0x2040409c) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       ,0x204040a0) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       ,0x204040bc) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       ,0x204040c0) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_GENERAL_STATUS_5       ,0x204040c4) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_MONITOR          ,0x20404310) /* [RO][32] Reset Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_RESET_HISTORY          ,0x20404314) /* [RO][32] Reset history */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       ,0x20404320) /* [RO][32] Software init 0 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  ,0x20404324) /* [RO][32] Security software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR ,0x20404328) /* [RO][32] Test configuration software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR ,0x2040432c) /* [RO][32] Final software init 0 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       ,0x20404338) /* [RO][32] Software init 1 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  ,0x2040433c) /* [RO][32] Security software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR ,0x20404340) /* [RO][32] Test configuration software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR ,0x20404344) /* [RO][32] Final software init 1 monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     ,0x20404384) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      ,0x2040438c) /* [RO][32] Testport peek register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_VTRAP_STATUS           ,0x204043a4) /* [RO][32] VTRAP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_SERS_REV               ,0x20404420) /* [RO][32] SERS Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2    ,0x20404520) /* [RO][32] OTP option status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BBSI_RG_REVISION                    ,0x20405c00) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_TOP_GR_REVISION                 ,0x20406000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT0                      ,0x2040a330) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT1                      ,0x2040a334) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT2                      ,0x2040a338) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT3                      ,0x2040a33c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT4                      ,0x2040a340) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT5                      ,0x2040a344) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT6                      ,0x2040a348) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCA_DATA_OUT7                      ,0x2040a34c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT0                      ,0x2040a430) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT1                      ,0x2040a434) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT2                      ,0x2040a438) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT3                      ,0x2040a43c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT4                      ,0x2040a440) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT5                      ,0x2040a444) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT6                      ,0x2040a448) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCE_DATA_OUT7                      ,0x2040a44c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_CPU_STATUS             ,0x2040a600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_CPU_MASK_STATUS        ,0x2040a604) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_PCI_STATUS             ,0x2040a610) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_IRQ_PCI_MASK_STATUS        ,0x2040a614) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_CPU_STATUS              ,0x2040a640) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_CPU_MASK_STATUS         ,0x2040a644) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_PCI_STATUS              ,0x2040a650) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_IRQ_PCI_MASK_STATUS         ,0x2040a654) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER0_STAT                   ,0x2040a698) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER1_STAT                   ,0x2040a69c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER2_STAT                   ,0x2040a6a0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_TIMER_TIMER3_STAT                   ,0x2040a6a4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_RECEIVE                         ,0x2040b01c) /* [RO][32] Smart Card Receive */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_RLEN                            ,0x2040b030) /* [RO][32] Smart Card Receive Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_STATUS                          ,0x2040b034) /* [RO][32] Smart Card Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_INTR_STAT                       ,0x2040b058) /* [RO][32] Smart Card Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_TIMER_CNT                       ,0x2040b068) /* [RO][32] Smart Card General Purpose Timer Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_EVENT1_CNT                      ,0x2040b080) /* [RO][32] Smart Card Event 1 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_EVENT2_CNT                      ,0x2040b0a8) /* [RO][32] Smart Card Event 2 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_TMON_TEMP                       ,0x2040b0d8) /* [RO][32] Smart Card Interface Contact Temperature */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCA_REVISION_ID                     ,0x2040b0fc) /* [RO][32] Smart Card Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_RECEIVE                         ,0x2040b11c) /* [RO][32] Smart Card Receive */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_RLEN                            ,0x2040b130) /* [RO][32] Smart Card Receive Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_STATUS                          ,0x2040b134) /* [RO][32] Smart Card Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_INTR_STAT                       ,0x2040b158) /* [RO][32] Smart Card Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_TIMER_CNT                       ,0x2040b168) /* [RO][32] Smart Card General Purpose Timer Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_EVENT1_CNT                      ,0x2040b180) /* [RO][32] Smart Card Event 1 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_EVENT2_CNT                      ,0x2040b1a8) /* [RO][32] Smart Card Event 2 Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_TMON_TEMP                       ,0x2040b1d8) /* [RO][32] Smart Card Interface Contact Temperature */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCB_REVISION_ID                     ,0x2040b1fc) /* [RO][32] Smart Card Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_RX_TEST                        ,0x2040b41c) /* [RO][32] M-CARD READ DATA STATUS FOR TEST */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_RX_DATA_STATUS                 ,0x2040b424) /* [RO][32] M-CARD READ DATA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_CPU_STATUS               ,0x2040b480) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_CPU_MASK_STATUS          ,0x2040b48c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_PCI_STATUS               ,0x2040b498) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_PCI_MASK_STATUS          ,0x2040b4a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_SCPU_STATUS              ,0x2040b4b0) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MCIF_INTR2_SCPU_MASK_STATUS         ,0x2040b4bc) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_RBR                           ,0x2040c000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_IIR                           ,0x2040c008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_LSR                           ,0x2040c014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_MSR                           ,0x2040c018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_TRANSFER_TOTAL         ,0x2040c110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF0_DATA_LEN          ,0x2040c134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF1_DATA_LEN          ,0x2040c144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF2_DATA_LEN          ,0x2040c154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF3_DATA_LEN          ,0x2040c164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF4_DATA_LEN          ,0x2040c174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF5_DATA_LEN          ,0x2040c184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF6_DATA_LEN          ,0x2040c194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_RX_BUF7_DATA_LEN          ,0x2040c1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_TRANSFER_TOTAL         ,0x2040c218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_BUF0_DATA_SENT         ,0x2040c234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_TX_BUF1_DATA_SENT         ,0x2040c248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_CPU_STATUS          ,0x2040c300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_CPU_MASK_STATUS     ,0x2040c30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_PCI_STATUS          ,0x2040c318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTA_DMA_INTR2_PCI_MASK_STATUS     ,0x2040c324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_RBR                           ,0x2040d000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_IIR                           ,0x2040d008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_LSR                           ,0x2040d014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_MSR                           ,0x2040d018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_TRANSFER_TOTAL         ,0x2040d110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF0_DATA_LEN          ,0x2040d134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF1_DATA_LEN          ,0x2040d144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF2_DATA_LEN          ,0x2040d154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF3_DATA_LEN          ,0x2040d164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF4_DATA_LEN          ,0x2040d174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF5_DATA_LEN          ,0x2040d184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF6_DATA_LEN          ,0x2040d194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_RX_BUF7_DATA_LEN          ,0x2040d1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_TRANSFER_TOTAL         ,0x2040d218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_BUF0_DATA_SENT         ,0x2040d234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_TX_BUF1_DATA_SENT         ,0x2040d248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_CPU_STATUS          ,0x2040d300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_CPU_MASK_STATUS     ,0x2040d30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_PCI_STATUS          ,0x2040d318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTB_DMA_INTR2_PCI_MASK_STATUS     ,0x2040d324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_RBR                           ,0x2040e000) /* [RO][32] Receive Buffer Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_IIR                           ,0x2040e008) /* [RO][32] Interrupt Identity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_LSR                           ,0x2040e014) /* [RO][32] Line Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_MSR                           ,0x2040e018) /* [RO][32] Modem Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_TRANSFER_TOTAL         ,0x2040e110) /* [RO][32] UART DMA TOTAL BYTES RECEIVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF0_DATA_LEN          ,0x2040e134) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF1_DATA_LEN          ,0x2040e144) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF2_DATA_LEN          ,0x2040e154) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF3_DATA_LEN          ,0x2040e164) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF4_DATA_LEN          ,0x2040e174) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF5_DATA_LEN          ,0x2040e184) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF6_DATA_LEN          ,0x2040e194) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_RX_BUF7_DATA_LEN          ,0x2040e1a4) /* [RO][32] UART DMA RECEIVE LENGTH IN BUFFER 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_TRANSFER_TOTAL         ,0x2040e218) /* [RO][32] UART DMA TOTAL BYTES SENT */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_BUF0_DATA_SENT         ,0x2040e234) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_TX_BUF1_DATA_SENT         ,0x2040e248) /* [RO][32] UART DMA TRANSMIT SENT FROM BUFFER 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_CPU_STATUS          ,0x2040e300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_CPU_MASK_STATUS     ,0x2040e30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_PCI_STATUS          ,0x2040e318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UARTC_DMA_INTR2_PCI_MASK_STATUS     ,0x2040e324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_STATUS                  ,0x20410008) /* [RO][32] Status register for Power Controller */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_PM_IRQ_INPUT_STATUS        ,0x2041000c) /* [RO][32] Power Management IRQ input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_GENERAL_STATUS_0           ,0x20410054) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_RESET_HISTORY              ,0x2041006c) /* [RO][32] Reset History Register For AON */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_TEST_MODE          ,0x20410080) /* [RO][32] Final latched testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_CTRL_LATCHED_SUB_TEST_MODE      ,0x20410084) /* [RO][32] Final latched sub-testmode value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_STATUS                   ,0x20410600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_CPU_MASK_STATUS              ,0x2041060c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_STATUS                   ,0x20410618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_L2_PCI_MASK_STATUS              ,0x20410624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_STATUS                ,0x20410640) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_CPU_MASK_STATUS           ,0x2041064c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_STATUS                ,0x20410658) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_PM_L2_PCI_MASK_STATUS           ,0x20410664) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_ENERGYSTAR_STATUS   ,0x2041080c) /* [RO][32] CEC Energystar Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_1           ,0x20410838) /* [RO][32] CEC Receiving DATA 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_2           ,0x2041083c) /* [RO][32] CEC Receiving DATA 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_3           ,0x20410840) /* [RO][32] CEC Receiving DATA 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_CEC_RX_DATA_4           ,0x20410844) /* [RO][32] CEC Receiving DATA 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_HDMI_HOTPLUG_STATUS     ,0x20410848) /* [RO][32] HOTPLUG Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_AUTO_CEC_STATUS_0       ,0x204108a8) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_TX_AUTO_CEC_STATUS_1       ,0x204108ac) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_ENERGYSTAR_STATUS   ,0x2041120c) /* [RO][32] CEC Energystar Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_1           ,0x20411238) /* [RO][32] CEC Receiving DATA 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_2           ,0x2041123c) /* [RO][32] CEC Receiving DATA 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_3           ,0x20411240) /* [RO][32] CEC Receiving DATA 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_CEC_RX_DATA_4           ,0x20411244) /* [RO][32] CEC Receiving DATA 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_HDMI_HOTPLUG_STATUS     ,0x20411248) /* [RO][32] HOTPLUG Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_0       ,0x204112a8) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_AUTO_CEC_STATUS_1       ,0x204112ac) /* [RO][32] AUTO_CEC_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AON_HDMI_RX_EDID_STATUS             ,0x204112c8) /* [RO][32] EDID_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTSR                ,0x20412004) /* [RO][32] CPU System Counter Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID0              ,0x20412020) /* [RO][32] CPU System Counter Frequency ID Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CNTFID1              ,0x20412024) /* [RO][32] CPU System Counter Frequency ID Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID0           ,0x20412fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID1           ,0x20412fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID2           ,0x20412fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID3           ,0x20412fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID4           ,0x20412fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID5           ,0x20412fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID6           ,0x20412fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID7           ,0x20412fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID8           ,0x20412ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID9           ,0x20412ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID10          ,0x20412ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTControlBase_CounterID11          ,0x20412ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_LO                ,0x20414000) /* [RO][32] CPU System Counter Count Value Lower Register (Bits 31 to 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CNTCV_HI                ,0x20414004) /* [RO][32] CPU System Counter Count Value Upper Register (Bits 63 to 32) */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID0              ,0x20414fd0) /* [RO][32] CPU System Counter ID 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID1              ,0x20414fd4) /* [RO][32] CPU System Counter ID 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID2              ,0x20414fd8) /* [RO][32] CPU System Counter ID 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID3              ,0x20414fdc) /* [RO][32] CPU System Counter ID 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID4              ,0x20414fe0) /* [RO][32] CPU System Counter ID 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID5              ,0x20414fe4) /* [RO][32] CPU System Counter ID 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID6              ,0x20414fe8) /* [RO][32] CPU System Counter ID 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID7              ,0x20414fec) /* [RO][32] CPU System Counter ID 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID8              ,0x20414ff0) /* [RO][32] CPU System Counter ID 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID9              ,0x20414ff4) /* [RO][32] CPU System Counter ID 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID10             ,0x20414ff8) /* [RO][32] CPU System Counter ID 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CNTReadBase_CounterID11             ,0x20414ffc) /* [RO][32] CPU System Counter ID 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_CPTQP                          ,0x20418024) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MSPI_REVISION                       ,0x2041802c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_CPU_STATUS          ,0x20419000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_CPU_MASK_STATUS     ,0x20419004) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_PCI_STATUS          ,0x20419010) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_SPI_AON_IRQ_PCI_MASK_STATUS     ,0x20419014) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW32                        ,0x20419800) /* [RO][32] LED/KEYPAD KEYPAD ROWS 3 AND 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_LDK_KEYROW10                        ,0x20419804) /* [RO][32] LED/KEYPAD KEYPAD ROWS 1 AND 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT0MSB                       ,0x204198d4) /* [RO][32] ICAP TCNT0MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT0LSB                       ,0x204198d8) /* [RO][32] ICAP TCNT0LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT1MSB                       ,0x204198dc) /* [RO][32] ICAP TCNT1MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT1LSB                       ,0x204198e0) /* [RO][32] ICAP TCNT1LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT2MSB                       ,0x204198e4) /* [RO][32] ICAP TCNT2MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT2LSB                       ,0x204198e8) /* [RO][32] ICAP TCNT2LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT3MSB                       ,0x204198f0) /* [RO][32] ICAP TCNT3MSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_TCNT3LSB                       ,0x204198f4) /* [RO][32] ICAP TCNT3LSB REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_ICAP_INSTATUS                       ,0x204198fc) /* [RO][32] ICAP INSTATUS REGISTERS */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD1_STATUS2                        ,0x2041993c) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD2_STATUS2                        ,0x204199bc) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_KBD3_STATUS2                        ,0x20419a3c) /* [RO][32] KEYBOARD/REMOTE RECEIVER STATUS2 REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT0                      ,0x20419ab0) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT1                      ,0x20419ab4) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT2                      ,0x20419ab8) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT3                      ,0x20419abc) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT4                      ,0x20419ac0) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT5                      ,0x20419ac4) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT6                      ,0x20419ac8) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCB_DATA_OUT7                      ,0x20419acc) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT0                      ,0x20419b30) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT1                      ,0x20419b34) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT2                      ,0x20419b38) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT3                      ,0x20419b3c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT4                      ,0x20419b40) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT5                      ,0x20419b44) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT6                      ,0x20419b48) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCC_DATA_OUT7                      ,0x20419b4c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT0                      ,0x20419bb0) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT1                      ,0x20419bb4) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT2                      ,0x20419bb8) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT3                      ,0x20419bbc) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT4                      ,0x20419bc0) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT5                      ,0x20419bc4) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT6                      ,0x20419bc8) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_BSCD_DATA_OUT7                      ,0x20419bcc) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_CPU_STATUS         ,0x20419c00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_CPU_MASK_STATUS    ,0x20419c04) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_PCI_STATUS         ,0x20419c10) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_MAIN_AON_IRQ_PCI_MASK_STATUS    ,0x20419c14) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_CPU_STATUS          ,0x20419c40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_CPU_MASK_STATUS     ,0x20419c44) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_PCI_STATUS          ,0x20419c50) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_BSC_AON_IRQ_PCI_MASK_STATUS     ,0x20419c54) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_STATUS        ,0x2041a000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_CPU_MASK_STATUS   ,0x2041a00c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_STATUS        ,0x2041a018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_UPG_AUX_AON_INTR2_PCI_MASK_STATUS   ,0x2041a024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WKTMR_PRESCALER_VAL                 ,0x2041a090) /* [RO][32] Wakeup Timer Prescaler Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_REVISION                      ,0x2041a0c0) /* [RO][32] BICAP Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_FIFO_DATA                     ,0x2041a0e8) /* [RO][32] BICAP FIFO DATA REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_BICAP_STATUS                        ,0x2041a0f0) /* [RO][32] BICAP FIFO and TIMEOUT STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFGCTL_ID                           ,0x2041d000) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFGCTL_CAPABILITY                   ,0x2041d004) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CFGCTL_STATUS                       ,0x2041d00c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ZONE0_FS_DPG_PWRON_TIMER_STATUS     ,0x2041d034) /* [RO][32] DPG PWRON Timer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CONTINUATION_STB_BOOT_HI_ADDR0  ,0x20452000) /* [RO][32] Higher 8-bit of HIF's Read-only STB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HIF_CONTINUATION_STB_BOOT_ADDR0     ,0x20452004) /* [RO][32] Lower 32-bit of HIF's Read-only STB Boot Continuation Address 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_HI_ADDR0 ,0x20453000) /* [RO][32] Higher 8-bit of HIF's Read-only WEB Boot Continuation Address 0 Register Corresponding to WebHIF CPU 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CONTINUATION_WEB_BOOT_ADDR0  ,0x20453004) /* [RO][32] Lower 32-bit of HIF's Read-only WEB Boot Continuation Address 0 Register Corresponding to WebHIF CPU 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_RGR1_REVISION                ,0x20454000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_STATUS             ,0x20454100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_CPU_MASK_STATUS        ,0x2045410c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_STATUS             ,0x20454118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_INTR2_PCI_MASK_STATUS        ,0x20454124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_STATUS     ,0x20454600) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_STATUS     ,0x20454604) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_STATUS     ,0x20454608) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_STATUS     ,0x2045460c) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W0_MASK_STATUS ,0x20454610) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W1_MASK_STATUS ,0x20454614) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W2_MASK_STATUS ,0x20454618) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_CPU_INTR1_INTR_W3_MASK_STATUS ,0x2045461c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER0_STAT            ,0x20454918) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER1_STAT            ,0x2045491c) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER2_STAT            ,0x20454920) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_TIMER_TIMER3_STAT            ,0x20454924) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_STATUS        ,0x20455000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_CPU_MASK_STATUS   ,0x2045500c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_STATUS        ,0x20455018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI0_INTR2_PCI_MASK_STATUS   ,0x20455024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI1_INTR2_CPU_STATUS        ,0x20455100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI1_INTR2_CPU_MASK_STATUS   ,0x2045510c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI1_INTR2_PCI_STATUS        ,0x20455118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_IPI1_INTR2_PCI_MASK_STATUS   ,0x20455124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_STATUS    ,0x20456000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_CPU_MASK_STATUS ,0x2045600c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_STATUS    ,0x20456018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI0_INTR2_PCI_MASK_STATUS ,0x20456024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI1_INTR2_CPU_STATUS    ,0x20456100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI1_INTR2_CPU_MASK_STATUS ,0x2045610c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI1_INTR2_PCI_STATUS    ,0x20456118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WEBHIF_STB_IPI1_INTR2_PCI_MASK_STATUS ,0x20456124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_DEVICE_VENDOR_ID ,0x20460000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_REV_ID_CLASS_CODE ,0x20460008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_RC_IO_BASE_LIMIT ,0x20460030) /* [RO][32] rc_io_base_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_CAP_POINTER     ,0x20460034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_TYPE1_EXP_ROM_BAR     ,0x20460038) /* [RO][32] exp_rom_bar */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PM_PM_CAP             ,0x20460048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_PCIE_CAPABILITY  ,0x204600ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY ,0x204600b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY  ,0x204600b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CONTROL_STATUS ,0x204600c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x204600d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_LINK_CAPABILITY_2 ,0x204600d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_CAPABILITY_2 ,0x204600e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x204600e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ADV_ERR_CAP       ,0x20460100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG1       ,0x2046011c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG2       ,0x20460120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG3       ,0x20460124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_HEADER_LOG4       ,0x20460128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_AER_ROOT_ERR_ID       ,0x20460134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_CAP     ,0x20460180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x20460184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1SUB_CAPID   ,0x20460240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_L1SUB_PML1_SUB_CAP_REG ,0x20460244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_UNUSED_F        ,0x20460404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV0_PCI_EXTENDED_BAR_SIZE ,0x20460418) /* [RO][32] pci_extended_bar_size */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_INTF        ,0x20460428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2046042c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_H        ,0x20460448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_DATA        ,0x20460450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_H      ,0x20460454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_ADDR_L      ,0x20460458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_MSI_MASK        ,0x20460464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_UNUSED_K        ,0x204604cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_DEVICE_CONTROL  ,0x204604d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR2_CONFIG     ,0x204604e0) /* [RO][32] bar2_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_BAR3_CONFIG     ,0x204604f4) /* [RO][32] bar3_config */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_INITVF          ,0x20460600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_OFFSET       ,0x20460604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR_REG      ,0x20460608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2046060c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_CAP_EN       ,0x20460610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x20460614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x20460618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_MSIX_CONTROL ,0x2046061c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_BAR4_REG     ,0x20460620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_VF_NSP          ,0x20460628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x20460630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC345_STAT        ,0x20460854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_FUNC678_STAT        ,0x2046085c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_0            ,0x20460878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PM_STATUS_1            ,0x2046087c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_0            ,0x20460900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_1            ,0x20460904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_2            ,0x20460908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_3            ,0x2046090c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_4            ,0x20460910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_5            ,0x20460914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_6            ,0x20460918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_7            ,0x2046091c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_8            ,0x20460920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_9            ,0x20460924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_10           ,0x20460928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_11           ,0x2046092c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_12           ,0x20460930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_13           ,0x20460934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_14           ,0x20460938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_15           ,0x2046093c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_16           ,0x20460940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_17           ,0x20460944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_18           ,0x20460948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_19           ,0x2046094c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_20           ,0x20460950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_21           ,0x20460954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_22           ,0x20460958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_23           ,0x2046095c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_24           ,0x20460960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_25           ,0x20460964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_26           ,0x20460968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_27           ,0x2046096c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_28           ,0x20460970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_29           ,0x20460974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_30           ,0x20460978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_STATUS_31           ,0x2046097c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FC_ST           ,0x20460980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FC_ST           ,0x20460984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_HDR_FCCON_ST        ,0x20460988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_DAT_FCCON_ST        ,0x2046098c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_TGT_CRDT_ST         ,0x20460990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_CRDT_ALLOC_ST       ,0x20460994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_SMLOGIC_ST          ,0x20460998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIE_PM_DEBUG_REGISTERS ,0x20460a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_UNUSED_OA2             ,0x20460a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_TL_RST_DEBUG           ,0x20460a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR   ,0x20460a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_TX_CTR_HI ,0x20460a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR   ,0x20460a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_TL_PCIER_TL_STAT_RX_CTR_HI ,0x20460a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_STATUS              ,0x20461048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_CHECKSUM         ,0x2046104c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_MDIO_RD_DATA           ,0x20461108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_P_FC_CL          ,0x20461400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_C_FC_CL          ,0x20461404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_ACK_NACK         ,0x20461408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE0          ,0x2046140c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_P_FC_AL          ,0x20461410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_NP_FC_AL         ,0x20461414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_REG_DL_SPARE           ,0x20461418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_REG_SPARE           ,0x2046141c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_TX_RX_SEQ           ,0x20461420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_DL_DL_RX_NP_FC_CL         ,0x20461424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PL_LPBK_MASTER_STAT    ,0x20461908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_LO   ,0x20461944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXTLP_STATIS_HI   ,0x20461948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_LO  ,0x2046194c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXDLLP_STATIS_HI  ,0x20461950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_LO    ,0x20461954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_TXOS_STATIS_HI    ,0x20461958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_LO   ,0x2046195c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLP_STATIS_HI   ,0x20461960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_LO  ,0x20461964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLP_STATIS_HI  ,0x20461968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_LO    ,0x2046196c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXOS_STATIS_HI    ,0x20461970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_PLRXERR_STATIS    ,0x20461974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXDLLPERR_STATIS  ,0x20461978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PCIE_RXTLPERR_STATIS   ,0x2046197c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_0         ,0x204619a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_1         ,0x204619a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_2         ,0x204619ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_3         ,0x204619b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_LTSSM_STATIS_CNT       ,0x204619b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECEIVED_MCP_ERRORS    ,0x20461c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_TRANSMITTED_MCP_ERRORS ,0x20461c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RX_FTS_LIMIT           ,0x20461c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_FTS_HIST               ,0x20461cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_GEN2_DEBUG             ,0x20461cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_RECOVERY_HIST          ,0x20461ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_0       ,0x20461cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_1       ,0x20461cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2       ,0x20461cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_3       ,0x20461cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_LTSSM_HIST_2_DUP   ,0x20461cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_0              ,0x20461d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_1              ,0x20461d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_2              ,0x20461d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_3              ,0x20461d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_4              ,0x20461d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_5              ,0x20461d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_6              ,0x20461d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_7              ,0x20461d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_8              ,0x20461d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_9              ,0x20461d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_10             ,0x20461d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_ATE_LOOPBACK_INFO      ,0x20461d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_0       ,0x20461e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_1       ,0x20461e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_2       ,0x20461e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ_3       ,0x20461e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_0      ,0x20461e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_1      ,0x20461e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_2      ,0x20461e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_PHY_DBG_CLKREQ2_3      ,0x20461e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RC_PL_BUILD_TAG              ,0x20461ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_DEVICE_VENDOR_ID ,0x20462000) /* [RO][32] device_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_REV_ID_CLASS_CODE ,0x20462008) /* [RO][32] rev_id_class_code */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CARDBUS_CIS     ,0x20462028) /* [RO][32] cardbus_cis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_SUBSYSTEM_ID_VENDOR_ID ,0x2046202c) /* [RO][32] subsystem_id_vendor_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_CAP_POINTER     ,0x20462034) /* [RO][32] cap_pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_TYPE0_RESERVED        ,0x20462038) /* [RO][32] Reserved */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PM_PM_CAP             ,0x20462048) /* [RO][32] pm_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_TBL_OFF_BIR ,0x204620a4) /* [RO][32] msix_tbl_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_MSIX_MSIX_PBA_BIR_OFF ,0x204620a8) /* [RO][32] msix_pba_bir_off */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_PCIE_CAPABILITY  ,0x204620ac) /* [RO][32] pcie_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY ,0x204620b0) /* [RO][32] device_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY  ,0x204620b8) /* [RO][32] link_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY  ,0x204620c0) /* [RO][32] slot_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CONTROL_STATUS ,0x204620c4) /* [RO][32] slot_control_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_CAP_CONTROL ,0x204620c8) /* [RO][32] root_cap_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_ROOT_STATUS      ,0x204620cc) /* [RO][32] root_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_DEVICE_CAPABILITY_2 ,0x204620d0) /* [RO][32] device_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_LINK_CAPABILITY_2 ,0x204620d8) /* [RO][32] link_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_CAPABILITY_2 ,0x204620e0) /* [RO][32] slot_capability_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PCIE_SLOT_STATUS_CONTROL_2 ,0x204620e4) /* [RO][32] slot_status_control_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ADV_ERR_CAP       ,0x20462100) /* [RO][32] adv_err_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG1       ,0x2046211c) /* [RO][32] header_log1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG2       ,0x20462120) /* [RO][32] header_log2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG3       ,0x20462124) /* [RO][32] header_log3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_HEADER_LOG4       ,0x20462128) /* [RO][32] header_log4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_COMMAND ,0x2046212c) /* [RO][32] root_error_command */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERROR_STATUS ,0x20462130) /* [RO][32] root_error_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_AER_ROOT_ERR_ID       ,0x20462134) /* [RO][32] root_err_id */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP ,0x2046213c) /* [RO][32] device_ser_num_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM     ,0x20462140) /* [RO][32] lower_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM     ,0x20462144) /* [RO][32] upper_ser_num */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAP       ,0x20462150) /* [RO][32] pwr_bdgt_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_DATA      ,0x20462158) /* [RO][32] pwr_bdgt_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PB_PWR_BDGT_CAPABILITY ,0x2046215c) /* [RO][32] pwr_bdgt_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_CAP             ,0x20462160) /* [RO][32] vc_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY ,0x20462164) /* [RO][32] port_vc_capability */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_CAPABILITY2 ,0x20462168) /* [RO][32] port_vc_capability2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_VC_STATUS_CONTROL ,0x2046216c) /* [RO][32] port_vc_status_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_PORT_ARB_TABLE     ,0x20462170) /* [RO][32] port_arb_table */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VC_VC_RSRC_STATUS     ,0x20462178) /* [RO][32] vc_rsrc_status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_CAP     ,0x20462180) /* [RO][32] vendor_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_VENDOR_VENDOR_SPECIFIC_HEADER ,0x20462184) /* [RO][32] vendor_specific_header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_LTR_LTR_CAP           ,0x204621b0) /* [RO][32] LTR_cap */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1SUB_CAPID   ,0x20462240) /* [RO][32] PML1sub_capID */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_L1SUB_PML1_SUB_CAP_REG ,0x20462244) /* [RO][32] PML1_sub_Cap_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV0_UNUSED_F        ,0x20462404) /* [RO][32] unused_f */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_INTF        ,0x20462428) /* [RO][32] vpd_intf */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VPD_ADDR_FLAG   ,0x2046242c) /* [RO][32] vpd_addr_flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_H        ,0x20462448) /* [RO][32] unused_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_DATA        ,0x20462450) /* [RO][32] msi_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_H      ,0x20462454) /* [RO][32] msi_addr_h */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_ADDR_L      ,0x20462458) /* [RO][32] msi_addr_l */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_MSI_MASK        ,0x20462464) /* [RO][32] msi_mask */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_UNUSED_K        ,0x204624cc) /* [RO][32] unused_k */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_DEVICE_CONTROL  ,0x204624d8) /* [RO][32] device_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_PCIE_LINK_CONTROL ,0x204624ec) /* [RO][32] pcie_link_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO1 ,0x20462558) /* [RO][32] rc_user_mem_lo1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI1 ,0x2046255c) /* [RO][32] rc_user_mem_hi1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_LO2 ,0x20462560) /* [RO][32] rc_user_mem_lo2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_RC_USER_MEM_HI2 ,0x20462564) /* [RO][32] rc_user_mem_hi2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_INITVF          ,0x20462600) /* [RO][32] INITVF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_OFFSET       ,0x20462604) /* [RO][32] VF_OFFSET */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR_REG      ,0x20462608) /* [RO][32] VF_BAR_REG */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_SUPP_PAGE_SIZE ,0x2046260c) /* [RO][32] VF_SUPP_PAGE_SIZE */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_CAP_EN       ,0x20462610) /* [RO][32] VF_CAP_EN */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_TBL_BIR_OFF ,0x20462614) /* [RO][32] VF_MSIX_TBL_BIR_OFF */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_PBA_OFF_BIR ,0x20462618) /* [RO][32] VF_msix_pba_off_bir */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_MSIX_CONTROL ,0x2046261c) /* [RO][32] vf_msix_control */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_BAR4_REG     ,0x20462620) /* [RO][32] vf_bar4_reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_VF_NSP          ,0x20462628) /* [RO][32] vf_nsp */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_CFG_PRIV1_ATS_INLD_QUEUE_DEPTH ,0x20462630) /* [RO][32] ats_inld_queue_depth */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC345_STAT        ,0x20462854) /* [RO][32] tl_func345_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_FUNC678_STAT        ,0x2046285c) /* [RO][32] tl_func678_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_0            ,0x20462878) /* [RO][32] pm_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PM_STATUS_1            ,0x2046287c) /* [RO][32] pm_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_0            ,0x20462900) /* [RO][32] tl_status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_1            ,0x20462904) /* [RO][32] tl_status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_2            ,0x20462908) /* [RO][32] tl_status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_3            ,0x2046290c) /* [RO][32] tl_status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_4            ,0x20462910) /* [RO][32] tl_status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_5            ,0x20462914) /* [RO][32] tl_status_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_6            ,0x20462918) /* [RO][32] tl_status_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_7            ,0x2046291c) /* [RO][32] tl_status_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_8            ,0x20462920) /* [RO][32] tl_status_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_9            ,0x20462924) /* [RO][32] tl_status_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_10           ,0x20462928) /* [RO][32] tl_status_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_11           ,0x2046292c) /* [RO][32] tl_status_11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_12           ,0x20462930) /* [RO][32] tl_status_12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_13           ,0x20462934) /* [RO][32] tl_status_13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_14           ,0x20462938) /* [RO][32] tl_status_14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_15           ,0x2046293c) /* [RO][32] tl_status_15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_16           ,0x20462940) /* [RO][32] tl_status_16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_17           ,0x20462944) /* [RO][32] tl_status_17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_18           ,0x20462948) /* [RO][32] tl_status_18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_19           ,0x2046294c) /* [RO][32] tl_status_19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_20           ,0x20462950) /* [RO][32] tl_status_20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_21           ,0x20462954) /* [RO][32] tl_status_21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_22           ,0x20462958) /* [RO][32] tl_status_22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_23           ,0x2046295c) /* [RO][32] tl_status_23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_24           ,0x20462960) /* [RO][32] tl_status_24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_25           ,0x20462964) /* [RO][32] tl_status_25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_26           ,0x20462968) /* [RO][32] tl_status_26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_27           ,0x2046296c) /* [RO][32] tl_status_27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_28           ,0x20462970) /* [RO][32] tl_status_28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_29           ,0x20462974) /* [RO][32] tl_status_29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_30           ,0x20462978) /* [RO][32] tl_status_30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_STATUS_31           ,0x2046297c) /* [RO][32] tl_status_31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FC_ST           ,0x20462980) /* [RO][32] tl_hdr_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FC_ST           ,0x20462984) /* [RO][32] tl_dat_fc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_HDR_FCCON_ST        ,0x20462988) /* [RO][32] tl_hdr_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_DAT_FCCON_ST        ,0x2046298c) /* [RO][32] tl_dat_fccon_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_TGT_CRDT_ST         ,0x20462990) /* [RO][32] tl_tgt_crdt_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_CRDT_ALLOC_ST       ,0x20462994) /* [RO][32] tl_crdt_alloc_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_SMLOGIC_ST          ,0x20462998) /* [RO][32] tl_smlogic_st */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIE_PM_DEBUG_REGISTERS ,0x20462a00) /* [RO][32] pcie_pm_debug_registers */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_UNUSED_OA2             ,0x20462a04) /* [RO][32] unused_oa2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_TL_RST_DEBUG           ,0x20462a08) /* [RO][32] tl_rst_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR   ,0x20462a5c) /* [RO][32] PCIER_TL_STAT_TX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_TX_CTR_HI ,0x20462a60) /* [RO][32] PCIER_TL_STAT_TX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR   ,0x20462a70) /* [RO][32] PCIER_TL_STAT_RX_CTR */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_TL_PCIER_TL_STAT_RX_CTR_HI ,0x20462a74) /* [RO][32] PCIER_TL_STAT_RX_CTR_HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_STATUS              ,0x20463048) /* [RO][32] DL_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_CHECKSUM         ,0x2046304c) /* [RO][32] DL_TX_Checksum */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_MDIO_RD_DATA           ,0x20463108) /* [RO][32] mdio_rd_data */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_P_FC_CL          ,0x20463400) /* [RO][32] dl_rx_p_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_C_FC_CL          ,0x20463404) /* [RO][32] dl_rx_c_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_ACK_NACK         ,0x20463408) /* [RO][32] dl_rx_ack_nack */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE0          ,0x2046340c) /* [RO][32] dl_reg_spare0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_P_FC_AL          ,0x20463410) /* [RO][32] dl_tx_p_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_NP_FC_AL         ,0x20463414) /* [RO][32] dl_tx_np_fc_al */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_REG_DL_SPARE           ,0x20463418) /* [RO][32] reg_dl_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_REG_SPARE           ,0x2046341c) /* [RO][32] dl_reg_spare */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_TX_RX_SEQ           ,0x20463420) /* [RO][32] dl_tx_rx_seq */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_DL_DL_RX_NP_FC_CL         ,0x20463424) /* [RO][32] dl_rx_np_fc_cl */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PL_LPBK_MASTER_STAT    ,0x20463908) /* [RO][32] pl_lpbk_master_stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_LO   ,0x20463944) /* [RO][32] pcie_txtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXTLP_STATIS_HI   ,0x20463948) /* [RO][32] pcie_txtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_LO  ,0x2046394c) /* [RO][32] pcie_txdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXDLLP_STATIS_HI  ,0x20463950) /* [RO][32] pcie_txdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_LO    ,0x20463954) /* [RO][32] pcie_txos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_TXOS_STATIS_HI    ,0x20463958) /* [RO][32] pcie_txos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_LO   ,0x2046395c) /* [RO][32] pcie_rxtlp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLP_STATIS_HI   ,0x20463960) /* [RO][32] pcie_rxtlp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_LO  ,0x20463964) /* [RO][32] pcie_rxdllp_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLP_STATIS_HI  ,0x20463968) /* [RO][32] pcie_rxdllp_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_LO    ,0x2046396c) /* [RO][32] pcie_rxos_statis_lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXOS_STATIS_HI    ,0x20463970) /* [RO][32] pcie_rxos_statis_hi */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_PLRXERR_STATIS    ,0x20463974) /* [RO][32] pcie_plrxerr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXDLLPERR_STATIS  ,0x20463978) /* [RO][32] pcie_rxdllperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PCIE_RXTLPERR_STATIS   ,0x2046397c) /* [RO][32] pcie_rxtlperr_statis */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_0         ,0x204639a4) /* [RO][32] ltssm_statis_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_1         ,0x204639a8) /* [RO][32] ltssm_statis_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_2         ,0x204639ac) /* [RO][32] ltssm_statis_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_3         ,0x204639b0) /* [RO][32] ltssm_statis_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_LTSSM_STATIS_CNT       ,0x204639b4) /* [RO][32] ltssm_statis_cnt */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECEIVED_MCP_ERRORS    ,0x20463c00) /* [RO][32] Received_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_TRANSMITTED_MCP_ERRORS ,0x20463c10) /* [RO][32] Transmitted_MCP_Errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RX_FTS_LIMIT           ,0x20463c20) /* [RO][32] rx_fts_limit */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_FTS_HIST               ,0x20463cd8) /* [RO][32] fts_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_GEN2_DEBUG             ,0x20463cdc) /* [RO][32] gen2_debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_RECOVERY_HIST          ,0x20463ce4) /* [RO][32] recovery_hist */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_0       ,0x20463cec) /* [RO][32] phy_ltssm_hist_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_1       ,0x20463cf0) /* [RO][32] phy_ltssm_hist_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2       ,0x20463cf4) /* [RO][32] phy_ltssm_hist_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_3       ,0x20463cf8) /* [RO][32] phy_ltssm_hist_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_LTSSM_HIST_2_DUP   ,0x20463cfc) /* [RO][32] phy_ltssm_hist_2_dup */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_0              ,0x20463d00) /* [RO][32] phy_dbg_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_1              ,0x20463d04) /* [RO][32] phy_dbg_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_2              ,0x20463d08) /* [RO][32] phy_dbg_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_3              ,0x20463d0c) /* [RO][32] phy_dbg_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_4              ,0x20463d10) /* [RO][32] phy_dbg_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_5              ,0x20463d14) /* [RO][32] phy_dbg_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_6              ,0x20463d18) /* [RO][32] phy_dbg_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_7              ,0x20463d1c) /* [RO][32] phy_dbg_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_8              ,0x20463d20) /* [RO][32] phy_dbg_8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_9              ,0x20463d24) /* [RO][32] phy_dbg_9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_10             ,0x20463d28) /* [RO][32] phy_dbg_10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_ATE_LOOPBACK_INFO      ,0x20463d30) /* [RO][32] ATE_loopback_info */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_0       ,0x20463e10) /* [RO][32] phy_dbg_clkreq_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_1       ,0x20463e14) /* [RO][32] phy_dbg_clkreq_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_2       ,0x20463e18) /* [RO][32] phy_dbg_clkreq_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ_3       ,0x20463e1c) /* [RO][32] phy_dbg_clkreq_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_0      ,0x20463e30) /* [RO][32] phy_dbg_clkreq2_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_1      ,0x20463e34) /* [RO][32] phy_dbg_clkreq2_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_2      ,0x20463e38) /* [RO][32] phy_dbg_clkreq2_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_PHY_DBG_CLKREQ2_3      ,0x20463e3c) /* [RO][32] phy_dbg_clkreq2_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_EP_PL_BUILD_TAG              ,0x20463ffc) /* [RO][32] build_tag */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_ADDRESS_HI       ,0x20464054) /* [RO][32] RC Bad Address Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_RC_BAD_DATA             ,0x20464058) /* [RO][32] RC Bad Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PCIE_STATUS             ,0x20464068) /* [RO][32] PCIe Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_REVISION                ,0x2046406c) /* [RO][32] PCIe Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_UBUS_STATUS             ,0x204640c4) /* [RO][32] Unused */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_SCB_STATUS              ,0x204640c8) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_LTR_MSG_DATA            ,0x204640d0) /* [RO][32] LTR Message Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MISC_PERST_CCE_STATUS        ,0x20464104) /* [RO][32] Config Copy Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_STATUS             ,0x20464300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_CPU_MASK_STATUS        ,0x2046430c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_STATUS             ,0x20464318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_INTR2_PCI_MASK_STATUS        ,0x20464324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_DESC_L_ADDR ,0x2046441c) /* [RO][32] Tx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_DESC_U_ADDR ,0x20464420) /* [RO][32] Tx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST0_CUR_BYTE_CNT    ,0x20464424) /* [RO][32] Tx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_DESC_L_ADDR ,0x20464428) /* [RO][32] Tx List1 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_DESC_U_ADDR ,0x2046442c) /* [RO][32] Tx List1 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_TX_LIST1_CUR_BYTE_CNT    ,0x20464430) /* [RO][32] Tx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_DESC_L_ADDR ,0x20464450) /* [RO][32] Rx List0 Current Descriptor Lower Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_DESC_U_ADDR ,0x20464454) /* [RO][32] Rx List0 Current Descriptor Upper Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST0_CUR_BYTE_CNT    ,0x20464458) /* [RO][32] Rx List0 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_DESC_L_ADDR ,0x2046445c) /* [RO][32] Rx List1 Current Descriptor Lower address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_DESC_U_ADDR ,0x20464460) /* [RO][32] Rx List1 Current Descriptor Upper address */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_RX_LIST1_CUR_BYTE_CNT    ,0x20464464) /* [RO][32] Rx List1 Current Descriptor Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_DMA_READ_CHANNEL_ERROR_STATUS ,0x2046446c) /* [RO][32] Read Channel Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_STATUS         ,0x20464500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_CPU_MASK_STATUS    ,0x2046450c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_STATUS         ,0x20464518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_MSI_INTR2_PCI_MASK_STATUS    ,0x20464524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RGR1_REVISION                ,0x20469200) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_PCIE_0_RG_REVISION                  ,0x20469300) /* [RO][32] RG Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_SYS_REV_CNTRL               ,0x20480000) /* [RO][32] Ethernet Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_SYS_SCB_CLIENT_INIT_STATE   ,0x20480010) /* [RO][32] SCB Client Init State  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_GR_BRIDGE_REVISION          ,0x20480040) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_EXT_EPHY_STATUS             ,0x20480084) /* [RO][32] ENDT EMCG Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_EXT_GPHY_STATUS             ,0x204800a0) /* [RO][32] GPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_EXT_RGMII_ATE_RX_STATUS_0   ,0x204800b0) /* [RO][32] RGMII port ATE RX Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_EXT_RGMII_ATE_RX_STATUS_1   ,0x204800b4) /* [RO][32] RGMII port ATE RX Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_0_CPU_STATUS         ,0x20480200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_0_CPU_MASK_STATUS    ,0x2048020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_0_PCI_STATUS         ,0x20480218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_0_PCI_MASK_STATUS    ,0x20480224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_1_CPU_STATUS         ,0x20480240) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_1_CPU_MASK_STATUS    ,0x2048024c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_1_PCI_STATUS         ,0x20480258) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_INTRL2_1_PCI_MASK_STATUS    ,0x20480264) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RBUF_STATUS                 ,0x2048030c) /* [RO][32] RX Buffer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RBUF_OVFL_PKT_CNT           ,0x20480394) /* [RO][32] RBUF Overflow Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RBUF_ERR_CNT                ,0x20480398) /* [RO][32] Discard Error Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_TBUF_EXT_BP_STATUS          ,0x20480618) /* [RO][32] Transmit Buffer Threshold Crossed Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_UMAC_DUMMY             ,0x20480800) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_SFD_OFFSET             ,0x20480840) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_MODE                   ,0x20480844) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TS_STATUS_CNTRL        ,0x20480b18) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TX_TS_DATA             ,0x20480b1c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_RXFIFO_STAT            ,0x20480b38) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TXFIFO_STAT            ,0x20480b3c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TX_PAUSE_PREL0         ,0x20480b48) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TX_PAUSE_PREL1         ,0x20480b4c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TX_PAUSE_PREL2         ,0x20480b50) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_TX_PAUSE_PREL3         ,0x20480b54) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_RX_PAUSE_PREL0         ,0x20480b58) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_RX_PAUSE_PREL1         ,0x20480b5c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_RX_PAUSE_PREL2         ,0x20480b60) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_RX_PAUSE_PREL3         ,0x20480b64) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_UMAC_MDF_CNT                ,0x20480e38) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RDMA_STATUS                 ,0x20483048) /* [RO][32] RDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RDMA_ACTIVITY               ,0x20483050) /* [RO][32] RDMA Activity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RDMA_BACK_STATUS            ,0x20483064) /* [RO][32] Backpressure Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_RDMA_DEBUG                  ,0x204830d4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_TDMA_STATUS                 ,0x20485048) /* [RO][32] TDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_TDMA_ACTIVITY               ,0x20485050) /* [RO][32] TDMA Activity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_TDMA_BACK_STATUS            ,0x20485060) /* [RO][32] Backpressure Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_0_TDMA_DEBUG                  ,0x20485084) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_SYS_REV_CNTRL               ,0x204a0000) /* [RO][32] Ethernet Revision Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_SYS_SCB_CLIENT_INIT_STATE   ,0x204a0010) /* [RO][32] SCB Client Init State  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_GR_BRIDGE_REVISION          ,0x204a0040) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_EXT_EPHY_STATUS             ,0x204a0084) /* [RO][32] ENDT EMCG Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_EXT_GPHY_STATUS             ,0x204a00a0) /* [RO][32] GPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_EXT_RGMII_ATE_RX_STATUS_0   ,0x204a00b0) /* [RO][32] RGMII port ATE RX Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_EXT_RGMII_ATE_RX_STATUS_1   ,0x204a00b4) /* [RO][32] RGMII port ATE RX Status 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_0_CPU_STATUS         ,0x204a0200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_0_CPU_MASK_STATUS    ,0x204a020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_0_PCI_STATUS         ,0x204a0218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_0_PCI_MASK_STATUS    ,0x204a0224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_1_CPU_STATUS         ,0x204a0240) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_1_CPU_MASK_STATUS    ,0x204a024c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_1_PCI_STATUS         ,0x204a0258) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_INTRL2_1_PCI_MASK_STATUS    ,0x204a0264) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RBUF_STATUS                 ,0x204a030c) /* [RO][32] RX Buffer Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RBUF_OVFL_PKT_CNT           ,0x204a0394) /* [RO][32] RBUF Overflow Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RBUF_ERR_CNT                ,0x204a0398) /* [RO][32] Discard Error Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_TBUF_EXT_BP_STATUS          ,0x204a0618) /* [RO][32] Transmit Buffer Threshold Crossed Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_UMAC_DUMMY             ,0x204a0800) /* [RO][32] UniMAC Dummy Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_SFD_OFFSET             ,0x204a0840) /* [RO][32] UniMAC EFM Preamble Length */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_MODE                   ,0x204a0844) /* [RO][32] UniMAC Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TS_STATUS_CNTRL        ,0x204a0b18) /* [RO][32] UniMAC Timestamp Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TX_TS_DATA             ,0x204a0b1c) /* [RO][32] UniMAC Timestamp Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_RXFIFO_STAT            ,0x204a0b38) /* [RO][32] UniMAC RX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TXFIFO_STAT            ,0x204a0b3c) /* [RO][32] UniMAC TX FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TX_PAUSE_PREL0         ,0x204a0b48) /* [RO][32] UniMAC TX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TX_PAUSE_PREL1         ,0x204a0b4c) /* [RO][32] UniMAC TX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TX_PAUSE_PREL2         ,0x204a0b50) /* [RO][32] UniMAC TX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_TX_PAUSE_PREL3         ,0x204a0b54) /* [RO][32] UniMAC TX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_RX_PAUSE_PREL0         ,0x204a0b58) /* [RO][32] UniMAC RX Pause PRBL[31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_RX_PAUSE_PREL1         ,0x204a0b5c) /* [RO][32] UniMAC RX Pause PRBL[63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_RX_PAUSE_PREL2         ,0x204a0b60) /* [RO][32] UniMAC RX Pause PRBL[95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_RX_PAUSE_PREL3         ,0x204a0b64) /* [RO][32] UniMAC RX Pause PRBL[127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_UMAC_MDF_CNT                ,0x204a0e38) /* [RO][32] MDF Discard Packet Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RDMA_STATUS                 ,0x204a3048) /* [RO][32] RDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RDMA_ACTIVITY               ,0x204a3050) /* [RO][32] RDMA Activity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RDMA_BACK_STATUS            ,0x204a3064) /* [RO][32] Backpressure Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_RDMA_DEBUG                  ,0x204a30d4) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_TDMA_STATUS                 ,0x204a5048) /* [RO][32] TDMA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_TDMA_ACTIVITY               ,0x204a5050) /* [RO][32] TDMA Activity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_TDMA_BACK_STATUS            ,0x204a5060) /* [RO][32] Backpressure Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GENET_1_TDMA_DEBUG                  ,0x204a5084) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R0                ,0x204c8000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R1                ,0x204c8004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R2                ,0x204c8008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R3                ,0x204c800c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R4                ,0x204c8010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R5                ,0x204c8014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R6                ,0x204c8018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R7                ,0x204c801c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R8                ,0x204c8020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R9                ,0x204c8024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R10               ,0x204c8028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R11               ,0x204c802c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R12               ,0x204c8030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R13               ,0x204c8034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R14               ,0x204c8038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R15               ,0x204c803c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R16               ,0x204c8040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R17               ,0x204c8044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R18               ,0x204c8048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R19               ,0x204c804c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R20               ,0x204c8050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R21               ,0x204c8054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R22               ,0x204c8058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R23               ,0x204c805c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R24               ,0x204c8060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R25               ,0x204c8064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R26               ,0x204c8068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R27               ,0x204c806c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R28               ,0x204c8070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R29               ,0x204c8074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R30               ,0x204c8078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R31               ,0x204c807c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R60               ,0x204c80f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R61               ,0x204c80f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CORE_REGS_R63               ,0x204c80fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS             ,0x204ca000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IDENTITY           ,0x204ca010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_PC                 ,0x204ca018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_STATUS32           ,0x204ca028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_CRC_BUILD_BCR      ,0x204ca188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DVBF_BUILD         ,0x204ca190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_EXT_ARITH_BUILD    ,0x204ca194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DATASPACE          ,0x204ca198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MEMSUBSYS          ,0x204ca19c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_VECBASE_AC_BUILD   ,0x204ca1a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_P_BASE_ADDR        ,0x204ca1a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MPU_BUILD          ,0x204ca1b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_RF_BUILD           ,0x204ca1b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_D_CACHE_BUILD      ,0x204ca1c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MADI_BUILD         ,0x204ca1cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DCCM_BUILD         ,0x204ca1d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_TIMER_BUILD        ,0x204ca1d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AP_BUILD           ,0x204ca1d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_I_CACHE_BUILD      ,0x204ca1dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ICCM_BUILD         ,0x204ca1e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_DSPRAM_BUILD       ,0x204ca1e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MAC_BUILD          ,0x204ca1e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MULTIPLY_BUILD     ,0x204ca1ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_SWAP_BUILD         ,0x204ca1f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_NORM_BUILD         ,0x204ca1f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MINMAX_BUILD       ,0x204ca1f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_BARREL_BUILD       ,0x204ca1fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_ARC600_BUILD       ,0x204ca304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_MCD_BCR            ,0x204ca310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_IFETCHQUEUE_BUILD  ,0x204ca3f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x204caa00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AX_IPC_SEM_N       ,0x204caa04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x204caa08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTFR                     ,0x204d0018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTRIS                    ,0x204d003c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTMIS                    ,0x204d0040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID0              ,0x204d0fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID1              ,0x204d0fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID2              ,0x204d0fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPERIPHID3              ,0x204d0fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID0               ,0x204d0ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID1               ,0x204d0ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID2               ,0x204d0ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_UART_UARTPCELLID3               ,0x204d0ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS0                  ,0x204d1100) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS0             ,0x204d110c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_STATUS1                  ,0x204d1118) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_L2_MASK_STATUS1             ,0x204d1124) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS0                 ,0x204d1200) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS0            ,0x204d120c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS1                 ,0x204d1218) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS1            ,0x204d1224) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_STATUS2                 ,0x204d1230) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HOST_L2_MASK_STATUS2            ,0x204d123c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_REVID                  ,0x204d1300) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER0_COUNT           ,0x204d1344) /* [RO][32] Timer0 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER1_COUNT           ,0x204d134c) /* [RO][32] Timer1 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER2_COUNT           ,0x204d1354) /* [RO][32] Timer2 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_CPU_CTRL_TIMER3_COUNT           ,0x204d135c) /* [RO][32] Timer3 Current Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSTI_BSTI_STATUS_RDATA          ,0x204d1404) /* [RO][32] Indicate the status of BSTI and read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_MEASUREMENT_STATUS ,0x204d1500) /* [RO][32] Indicate temperature measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TMON_TEMPERATURE_INTERRUPT_TEMPERATURE ,0x204d151c) /* [RO][32] Temperature code associated with temperature interrupt event */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS   ,0x204d1804) /* [RO][32] MEMORY ASSIST STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS ,0x204d180c) /* [RO][32] VOLTAGE REGULATOR STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      ,0x204d1810) /* [RO][32] S2 STANDBY STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VTRAP_STATUS           ,0x204d1814) /* [RO][32] VTRAP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_STATUS             ,0x204d1820) /* [RO][32] OTP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_OTP_AVS_INFO           ,0x204d1824) /* [RO][32] OTP AVS INFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_REVID                  ,0x204d1840) /* [RO][32] REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          ,0x204d1850) /* [RO][32] AVS STATUS IN */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_1 ,0x204d1884) /* [RO][32] MEMORY ASSIST STATUS_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_TOP_CTRL_VTRAP_STATUS_1         ,0x204d18a8) /* [RO][32] VTRAP STATUS 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSY ,0x204d2004) /* [RO][32] Indicate measurement unit is busy and SW should not de-assert sw_takeover while this is asserted */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_LAST_MEASURED_SENSOR    ,0x204d2090) /* [RO][32] The last sensor that has been measured */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_HW_MNTR_AVS_INTERRUPT_FLAGS     ,0x204d2094) /* [RO][32] Indicate AVS interrupts status whether they are triggered or not */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUS ,0x204d2200) /* [RO][32] Indicate PVT monitor sel 000(Temperature Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUS ,0x204d2204) /* [RO][32] Indicate PVT monitor sel 001(0p85V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUS ,0x204d2208) /* [RO][32] Indicate PVT monitor sel 010(0p85V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUS ,0x204d220c) /* [RO][32] Indicate PVT monitor sel 011(1V_0 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUS ,0x204d2210) /* [RO][32] Indicate PVT monitor sel 100(1V_1 Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_1p8V_MNTR_STATUS ,0x204d2214) /* [RO][32] Indicate PVT monitor sel 101(1p8V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_3p3V_MNTR_STATUS ,0x204d2218) /* [RO][32] Indicate PVT monitor sel 110(3p3V Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUS ,0x204d221c) /* [RO][32] Indicate PVT monitor sel 111(Testmode Monitoring) measurements data, validity of data and measurement done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_0 ,0x204d2220) /* [RO][32] Indicate central rosc 0 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_1 ,0x204d2224) /* [RO][32] Indicate central rosc 1 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_2 ,0x204d2228) /* [RO][32] Indicate central rosc 2 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_3 ,0x204d222c) /* [RO][32] Indicate central rosc 3 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_4 ,0x204d2230) /* [RO][32] Indicate central rosc 4 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_5 ,0x204d2234) /* [RO][32] Indicate central rosc 5 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_6 ,0x204d2238) /* [RO][32] Indicate central rosc 6 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_7 ,0x204d223c) /* [RO][32] Indicate central rosc 7 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_8 ,0x204d2240) /* [RO][32] Indicate central rosc 8 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_9 ,0x204d2244) /* [RO][32] Indicate central rosc 9 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_10 ,0x204d2248) /* [RO][32] Indicate central rosc 10 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_11 ,0x204d224c) /* [RO][32] Indicate central rosc 11 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_12 ,0x204d2250) /* [RO][32] Indicate central rosc 12 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_13 ,0x204d2254) /* [RO][32] Indicate central rosc 13 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_14 ,0x204d2258) /* [RO][32] Indicate central rosc 14 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_15 ,0x204d225c) /* [RO][32] Indicate central rosc 15 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_16 ,0x204d2260) /* [RO][32] Indicate central rosc 16 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_17 ,0x204d2264) /* [RO][32] Indicate central rosc 17 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_18 ,0x204d2268) /* [RO][32] Indicate central rosc 18 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_19 ,0x204d226c) /* [RO][32] Indicate central rosc 19 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_20 ,0x204d2270) /* [RO][32] Indicate central rosc 20 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_21 ,0x204d2274) /* [RO][32] Indicate central rosc 21 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_22 ,0x204d2278) /* [RO][32] Indicate central rosc 22 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_23 ,0x204d227c) /* [RO][32] Indicate central rosc 23 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_24 ,0x204d2280) /* [RO][32] Indicate central rosc 24 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_25 ,0x204d2284) /* [RO][32] Indicate central rosc 25 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_26 ,0x204d2288) /* [RO][32] Indicate central rosc 26 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_27 ,0x204d228c) /* [RO][32] Indicate central rosc 27 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_28 ,0x204d2290) /* [RO][32] Indicate central rosc 28 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_29 ,0x204d2294) /* [RO][32] Indicate central rosc 29 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_30 ,0x204d2298) /* [RO][32] Indicate central rosc 30 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_31 ,0x204d229c) /* [RO][32] Indicate central rosc 31 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_32 ,0x204d22a0) /* [RO][32] Indicate central rosc 32 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_33 ,0x204d22a4) /* [RO][32] Indicate central rosc 33 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_34 ,0x204d22a8) /* [RO][32] Indicate central rosc 34 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_STATUS_35 ,0x204d22ac) /* [RO][32] Indicate central rosc 35 measurement data and validity of data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCS ,0x204d22e0) /* [RO][32] Represent sampled data from the central rosc's all_idl_hi_oscs and all_idl_low_oscs signals for test/debug purpose */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUS ,0x204d2800) /* [RO][32] Indicate power watchdog failure measurement data and validity of the data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG ,0x204d2804) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1 ,0x204d2808) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_2 ,0x204d280c) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_3 ,0x204d2810) /* [RO][32] Indicate power watchdogs' status for static monitoring by software */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSOR ,0x204d2dfc) /* [RO][32] Indicate the faulty sensor where the threshold1 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSOR ,0x204d2efc) /* [RO][32] Indicate the faulty sensor where the threshold2 test failed */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGVALUE                  ,0x204d3004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGRIS                    ,0x204d3010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGMIS                    ,0x204d3014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID0              ,0x204d3fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID1              ,0x204d3fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID2              ,0x204d3fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPERIPHID3              ,0x204d3fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID0               ,0x204d3ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID1               ,0x204d3ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID2               ,0x204d3ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_WDOG_WDOGPCELLID3               ,0x204d3ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT0                   ,0x204d4030) /* [RO][32] BSC Read Data Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT1                   ,0x204d4034) /* [RO][32] BSC Read Data Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT2                   ,0x204d4038) /* [RO][32] BSC Read Data Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT3                   ,0x204d403c) /* [RO][32] BSC Read Data Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT4                   ,0x204d4040) /* [RO][32] BSC Read Data Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT5                   ,0x204d4044) /* [RO][32] BSC Read Data Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT6                   ,0x204d4048) /* [RO][32] BSC Read Data Register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_BSC_DATA_OUT7                   ,0x204d404c) /* [RO][32] BSC Read Data Register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_ID               ,0x204d8000) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_CAPABILITY       ,0x204d8004) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_BPCM_STATUS           ,0x204d800c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_000_AVS_ROSC_COUNT        ,0x204d801c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_ID               ,0x204d8040) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_CAPABILITY       ,0x204d8044) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_BPCM_STATUS           ,0x204d804c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_001_AVS_ROSC_COUNT        ,0x204d805c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_ID               ,0x204d8080) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_CAPABILITY       ,0x204d8084) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_BPCM_STATUS           ,0x204d808c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_002_AVS_ROSC_COUNT        ,0x204d809c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_ID               ,0x204d80c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_CAPABILITY       ,0x204d80c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_BPCM_STATUS           ,0x204d80cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_003_AVS_ROSC_COUNT        ,0x204d80dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_ID               ,0x204d8100) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_CAPABILITY       ,0x204d8104) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_BPCM_STATUS           ,0x204d810c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_004_AVS_ROSC_COUNT        ,0x204d811c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_ID               ,0x204d8140) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_CAPABILITY       ,0x204d8144) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_BPCM_STATUS           ,0x204d814c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_005_AVS_ROSC_COUNT        ,0x204d815c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_ID               ,0x204d8180) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_CAPABILITY       ,0x204d8184) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_BPCM_STATUS           ,0x204d818c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_006_AVS_ROSC_COUNT        ,0x204d819c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_ID               ,0x204d81c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_CAPABILITY       ,0x204d81c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_BPCM_STATUS           ,0x204d81cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_007_AVS_ROSC_COUNT        ,0x204d81dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_ID               ,0x204d8200) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_CAPABILITY       ,0x204d8204) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_BPCM_STATUS           ,0x204d820c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_008_AVS_ROSC_COUNT        ,0x204d821c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_ID               ,0x204d8240) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_CAPABILITY       ,0x204d8244) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_BPCM_STATUS           ,0x204d824c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_009_AVS_ROSC_COUNT        ,0x204d825c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_ID               ,0x204d8280) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_CAPABILITY       ,0x204d8284) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_BPCM_STATUS           ,0x204d828c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_010_AVS_ROSC_COUNT        ,0x204d829c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_ID               ,0x204d82c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_CAPABILITY       ,0x204d82c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_BPCM_STATUS           ,0x204d82cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_011_AVS_ROSC_COUNT        ,0x204d82dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_ID               ,0x204d8300) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_CAPABILITY       ,0x204d8304) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_BPCM_STATUS           ,0x204d830c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_012_AVS_ROSC_COUNT        ,0x204d831c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_ID               ,0x204d8340) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_CAPABILITY       ,0x204d8344) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_BPCM_STATUS           ,0x204d834c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_013_AVS_ROSC_COUNT        ,0x204d835c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_ID               ,0x204d8380) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_CAPABILITY       ,0x204d8384) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_BPCM_STATUS           ,0x204d838c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_014_AVS_ROSC_COUNT        ,0x204d839c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_ID               ,0x204d83c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_CAPABILITY       ,0x204d83c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_BPCM_STATUS           ,0x204d83cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_015_AVS_ROSC_COUNT        ,0x204d83dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_ID               ,0x204d8400) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_CAPABILITY       ,0x204d8404) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_BPCM_STATUS           ,0x204d840c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_016_AVS_ROSC_COUNT        ,0x204d841c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_ID               ,0x204d8440) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_CAPABILITY       ,0x204d8444) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_BPCM_STATUS           ,0x204d844c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_017_AVS_ROSC_COUNT        ,0x204d845c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_ID               ,0x204d8480) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_CAPABILITY       ,0x204d8484) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_BPCM_STATUS           ,0x204d848c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_018_AVS_ROSC_COUNT        ,0x204d849c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_ID               ,0x204d84c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_CAPABILITY       ,0x204d84c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_BPCM_STATUS           ,0x204d84cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_019_AVS_ROSC_COUNT        ,0x204d84dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_ID               ,0x204d8500) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_CAPABILITY       ,0x204d8504) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_BPCM_STATUS           ,0x204d850c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_020_AVS_ROSC_COUNT        ,0x204d851c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_ID               ,0x204d8540) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_CAPABILITY       ,0x204d8544) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_BPCM_STATUS           ,0x204d854c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_021_AVS_ROSC_COUNT        ,0x204d855c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_ID               ,0x204d8580) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_CAPABILITY       ,0x204d8584) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_BPCM_STATUS           ,0x204d858c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_022_AVS_ROSC_COUNT        ,0x204d859c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_ID               ,0x204d85c0) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_CAPABILITY       ,0x204d85c4) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_BPCM_STATUS           ,0x204d85cc) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_023_AVS_ROSC_COUNT        ,0x204d85dc) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_ID               ,0x204d8600) /* [RO][32] BPCM ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_CAPABILITY       ,0x204d8604) /* [RO][32] BPCM Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_BPCM_STATUS           ,0x204d860c) /* [RO][32] BPCM Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_S_024_AVS_ROSC_COUNT        ,0x204d861c) /* [RO][32] Event Counter Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_PMB_REGISTERS_PMB_ERROR_STATUS  ,0x204da008) /* [RO][32] Indicate if there was erroneous PMB transaction along with address and type of transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_AVX_PLL_LOCK_STATUS      ,0x204e0028) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_AVX_PLL_STATUS           ,0x204e0044) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_PLL_LOCK_STATUS      ,0x204e0070) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_PLL_STATUS           ,0x204e008c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_LOCK_STATUS  ,0x204e00b4) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_STATUS       ,0x204e00d0) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS    ,0x204e00e8) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RAAGA_PLL_STATUS         ,0x204e0104) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_LOCK_STATUS      ,0x204e011c) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_STATUS           ,0x204e0138) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_LOCK_STATUS      ,0x204e0150) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_STATUS           ,0x204e016c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     ,0x204e01a0) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SYS0_PLL_STATUS          ,0x204e01bc) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_V3D_PLL_LOCK_STATUS      ,0x204e01d8) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_V3D_PLL_STATUS           ,0x204e01f4) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_LOCK_STATUS    ,0x204e0220) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_STATUS         ,0x204e023c) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_LOCK_STATUS    ,0x204e0268) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_STATUS         ,0x204e0284) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_LOCK_STATUS      ,0x204e02ac) /* [RO][32] Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_XPT_PLL_STATUS           ,0x204e02c8) /* [RO][32] Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_AON_SYS_AON_INST_CLOCK_ENABLE_STATUS ,0x204e02d0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_STATUS  ,0x204e02dc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_COUNTER    ,0x204e02f0) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_REF_DONE       ,0x204e02f4) /* [RO][32] Clock Monitor Reference Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CLOCK_MONITOR_VIEW_COUNTER   ,0x204e02f8) /* [RO][32] Clock Monitor View Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_CPU_ORION_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e0300) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PAD_CLOCK_DISABLE_STATUS     ,0x204e0328) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_AVX_PLL_RESET_STATUS     ,0x204e0330) /* [RO][32] PLL_AVX Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_CHANNEL0_WFI_SM_STATUS ,0x204e033c) /* [RO][32] WFI PLL state machine status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_NETWORK_PLL_RESET_STATUS ,0x204e0340) /* [RO][32] PLL_NETWORK Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_STATUS   ,0x204e0344) /* [RO][32] PLL_RAAGA Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC0_PLL_RESET_STATUS     ,0x204e0348) /* [RO][32] PLL_SC0 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_SC1_PLL_RESET_STATUS     ,0x204e0350) /* [RO][32] PLL_SC1 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_V3D_PLL_RESET_STATUS     ,0x204e035c) /* [RO][32] PLL_V3D Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO0_PLL_RESET_STATUS   ,0x204e0360) /* [RO][32] PLL_VCXO0 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_VCXO1_PLL_RESET_STATUS   ,0x204e0364) /* [RO][32] PLL_VCXO1 Reset Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_ANA_SDAC_TS28HPM_6MX_2MR_FC_H_E_INST_CLOCK_DISABLE_STATUS ,0x204e0380) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_BVN_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e0388) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_DISABLE_STATUS ,0x204e0390) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_CORE_XPT_HIF_INST_CLOCK_ENABLE_STATUS ,0x204e0398) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_DISABLE_STATUS ,0x204e03a4) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE0_STATUS ,0x204e03b0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE2_STATUS ,0x204e03b8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_HR_INST_CLOCK_ENABLE_STATUS ,0x204e03bc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_DISABLE_STATUS ,0x204e03c8) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_DVP_MHT_INST_CLOCK_ENABLE_STATUS ,0x204e03d0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_DISABLE_STATUS ,0x204e03dc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_GENET_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e03e4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_HVDP0_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e03fc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_HVDS0_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e040c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_MEMSYS_32_0_INST_CLOCK_ENABLE_STATUS ,0x204e041c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_MEMSYS_32_0_INST_STATUS  ,0x204e0424) /* [RO][32] Stb memsys 32 0 inst status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_DISABLE_STATUS ,0x204e042c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_PROD_OTP_INST_CLOCK_ENABLE_STATUS ,0x204e0434) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_AIO_RAAGA0_STATUS ,0x204e043c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_RAAGA_DSP_TOP_0_INST_CLOCK_ENABLE_RAAGA0_STATUS ,0x204e0444) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_DISABLE_STATUS ,0x204e0454) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_PCIE0_STATUS ,0x204e045c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SATA3_PCIE_TOP_INST_CLOCK_ENABLE_SATA30_STATUS ,0x204e0464) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SECTOP_INST_CLOCK_ENABLE_SECTOP_XPT_STATUS ,0x204e0474) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SFE_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e0480) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_DISABLE_STATUS ,0x204e048c) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_SYS_CTRL_INST_CLOCK_ENABLE_STATUS ,0x204e0494) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_DISABLE_STATUS ,0x204e04a0) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e04a8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB20_STATUS ,0x204e04b0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USB30_STATUS ,0x204e04b8) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_USB0_TOP_INST_CLOCK_ENABLE_USBD_STATUS ,0x204e04c0) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_V3D_TOP_INST_CLOCK_ENABLE_STATUS ,0x204e04cc) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_DISABLE_STATUS ,0x204e04dc) /* [RO][32] Clock Disable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_AIO_STATUS ,0x204e04e4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_M2MC0_STATUS ,0x204e04ec) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VDAC_STATUS ,0x204e04f4) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_AIO_STATUS ,0x204e0500) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VEC_STATUS ,0x204e0504) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_STB_VEC_AIO_GFX_TOP_INST_CLOCK_ENABLE_VIP_STATUS ,0x204e050c) /* [RO][32] Clock Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_PLL_CPU_DVFS_SM_STATUS       ,0x204e100c) /* [RO][32] Power management DVFS NDIV state machine status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_INTEGRATOR_HI_STATUS      ,0x204e282c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_INTEGRATOR_LO_STATUS      ,0x204e2830) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_0_RM_STATUS                    ,0x204e2834) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_INTEGRATOR_HI_STATUS      ,0x204e28ac) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_INTEGRATOR_LO_STATUS      ,0x204e28b0) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VCXO_1_RM_STATUS                    ,0x204e28b4) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_RGR_REVISION                 ,0x204e3000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_CPU_STATUS             ,0x204e4800) /* [RO][32] CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_CPU_MASK_STATUS        ,0x204e480c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_PCI_STATUS             ,0x204e4818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_PCI_MASK_STATUS        ,0x204e4824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_SCPU_STATUS            ,0x204e4830) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CLKGEN_INTR2_SCPU_MASK_STATUS       ,0x204e483c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AVS_RANGE_BLOCKER_RSV_22            ,0x204e5058) /* [RO][32] RESERVED */
BCHP_REGISTER_READONLY_32BIT(BCHP_PROD_OTP_GRB_REVISION               ,0x204e6000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_0           ,0x204e6114) /* [RO][32] General status register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_1           ,0x204e6118) /* [RO][32] General status register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_2           ,0x204e611c) /* [RO][32] General status register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_3           ,0x204e6120) /* [RO][32] General status register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_4           ,0x204e6124) /* [RO][32] General status register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_5           ,0x204e6128) /* [RO][32] General status register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_6           ,0x204e612c) /* [RO][32] General status register 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_7           ,0x204e6130) /* [RO][32] General status register 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_8           ,0x204e6134) /* [RO][32] General status register 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_9           ,0x204e6138) /* [RO][32] General status register 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_10          ,0x204e613c) /* [RO][32] General status register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_11          ,0x204e6140) /* [RO][32] General status register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_12          ,0x204e6144) /* [RO][32] General status register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_13          ,0x204e6148) /* [RO][32] General status register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_14          ,0x204e614c) /* [RO][32] General status register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_15          ,0x204e6150) /* [RO][32] General status register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_16          ,0x204e6154) /* [RO][32] General status register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_17          ,0x204e6158) /* [RO][32] General status register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_JTAG_OTP_GENERAL_STATUS_18          ,0x204e615c) /* [RO][32] General status register 18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_REVISION_ID                   ,0x20600000) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_HW_CONFIGURATION              ,0x20600004) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEED_STATUS                   ,0x20600070) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LAC_LINE_ADDR_0_STATUS        ,0x20600074) /* [RO][32] Line Address Computer Line Address0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LAC_LINE_ADDR_1_STATUS        ,0x20600078) /* [RO][32] Line Address Computer Line Address1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS ,0x2060007c) /* [RO][32] Line Address Computer Chroma Vertical Filter Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LINE_FEED_STATUS              ,0x20600080) /* [RO][32] Line Address Computer Line Feed Control Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS ,0x2060008c) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_FEEDER_BVB_STATUS             ,0x20600094) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_BVB_SAMPLE_DATA               ,0x206000a0) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_TEST_PORT_DATA                ,0x206000a8) /* [RO][32] Test Port Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_SCB_STATUS                    ,0x206000ac) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LUMA_CRC                      ,0x206001c8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_CRC                    ,0x206001cc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_1_CRC                  ,0x206001d0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_LUMA_CRC_R                    ,0x206001d4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_CRC_R                  ,0x206001d8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_0_CHROMA_1_CRC_R                ,0x206001dc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_REVISION_ID                   ,0x20600400) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_HW_CONFIGURATION              ,0x20600404) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEED_STATUS                   ,0x20600470) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LAC_LINE_ADDR_0_STATUS        ,0x20600474) /* [RO][32] Line Address Computer Line Address0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LAC_LINE_ADDR_1_STATUS        ,0x20600478) /* [RO][32] Line Address Computer Line Address1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_STATUS ,0x2060047c) /* [RO][32] Line Address Computer Chroma Vertical Filter Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LINE_FEED_STATUS              ,0x20600480) /* [RO][32] Line Address Computer Line Feed Control Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS ,0x2060048c) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_FEEDER_BVB_STATUS             ,0x20600494) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_BVB_SAMPLE_DATA               ,0x206004a0) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_TEST_PORT_DATA                ,0x206004a8) /* [RO][32] Test Port Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_SCB_STATUS                    ,0x206004ac) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LUMA_CRC                      ,0x206005c8) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_CRC                    ,0x206005cc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_1_CRC                  ,0x206005d0) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_LUMA_CRC_R                    ,0x206005d4) /* [RO][32] Luma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_CRC_R                  ,0x206005d8) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MFD_1_CHROMA_1_CRC_R                ,0x206005dc) /* [RO][32] Chroma CRC Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_REVISION_ID                   ,0x20602000) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_HW_CONFIGURATION              ,0x20602004) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEED_STATUS                   ,0x20602070) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_LAC_LINE_ADDR_0_STATUS        ,0x20602074) /* [RO][32] Line Address Computer Line Address0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_LINE_FEED_STATUS              ,0x20602080) /* [RO][32] Line Address Computer Line Feed Control Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEEDER_ERROR_INTERRUPT_STATUS ,0x2060208c) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_FEEDER_BVB_STATUS             ,0x20602094) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_BVB_SAMPLE_DATA               ,0x206020a0) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_TEST_PORT_DATA                ,0x206020a8) /* [RO][32] Test Port Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_0_SCB_STATUS                    ,0x206020ac) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_REVISION_ID                   ,0x20602200) /* [RO][32] Feeder Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_HW_CONFIGURATION              ,0x20602204) /* [RO][32] Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEED_STATUS                   ,0x20602270) /* [RO][32] Feed Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_LAC_LINE_ADDR_0_STATUS        ,0x20602274) /* [RO][32] Line Address Computer Line Address0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_LINE_FEED_STATUS              ,0x20602280) /* [RO][32] Line Address Computer Line Feed Control Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEEDER_ERROR_INTERRUPT_STATUS ,0x2060228c) /* [RO][32] Feeder Error Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_FEEDER_BVB_STATUS             ,0x20602294) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_BVB_SAMPLE_DATA               ,0x206022a0) /* [RO][32] BVB Output Sample Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_TEST_PORT_DATA                ,0x206022a8) /* [RO][32] Test Port Data Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFD_1_SCB_STATUS                    ,0x206022ac) /* [RO][32] SCB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_revision_id                     ,0x20603000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_stalled_status             ,0x20603010) /* [RO][32] Descriptor 31:0 Stalled Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_timeout_status              ,0x2060301c) /* [RO][32] EOP Timeout Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_hw_configuration                ,0x20603020) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_scb_init_status                 ,0x20603024) /* [RO][32] SCB Initialing Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_timer_data                      ,0x206031d0) /* [RO][32] Timer Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_0                   ,0x20603260) /* [RO][32] EOP Flopped bits [31:0] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_1                   ,0x20603264) /* [RO][32] EOP Flopped bits [63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_2                   ,0x20603268) /* [RO][32] EOP Flopped bits [95:64] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_3                   ,0x2060326c) /* [RO][32] EOP Flopped bits [127:96] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_4                   ,0x20603270) /* [RO][32] EOP Flopped bits [159:128] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_5                   ,0x20603274) /* [RO][32] EOP Flopped bits [191:160] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_6                   ,0x20603278) /* [RO][32] EOP Flopped bits [223:192] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_eop_flopped_7                   ,0x2060327c) /* [RO][32] EOP Flopped bits [255:224] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_0_tm_snapshot              ,0x20603300) /* [RO][32] Descriptor 0 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_1_tm_snapshot              ,0x20603304) /* [RO][32] Descriptor 1 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_2_tm_snapshot              ,0x20603308) /* [RO][32] Descriptor 2 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_3_tm_snapshot              ,0x2060330c) /* [RO][32] Descriptor 3 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_4_tm_snapshot              ,0x20603310) /* [RO][32] Descriptor 4 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_5_tm_snapshot              ,0x20603314) /* [RO][32] Descriptor 5 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_6_tm_snapshot              ,0x20603318) /* [RO][32] Descriptor 6 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_7_tm_snapshot              ,0x2060331c) /* [RO][32] Descriptor 7 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_8_tm_snapshot              ,0x20603320) /* [RO][32] Descriptor 8 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_9_tm_snapshot              ,0x20603324) /* [RO][32] Descriptor 9 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_10_tm_snapshot             ,0x20603328) /* [RO][32] Descriptor 10 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_11_tm_snapshot             ,0x2060332c) /* [RO][32] Descriptor 11 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_12_tm_snapshot             ,0x20603330) /* [RO][32] Descriptor 12 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_13_tm_snapshot             ,0x20603334) /* [RO][32] Descriptor 13 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_14_tm_snapshot             ,0x20603338) /* [RO][32] Descriptor 14 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_15_tm_snapshot             ,0x2060333c) /* [RO][32] Descriptor 15 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_16_tm_snapshot             ,0x20603340) /* [RO][32] Descriptor 16 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_17_tm_snapshot             ,0x20603344) /* [RO][32] Descriptor 17 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_18_tm_snapshot             ,0x20603348) /* [RO][32] Descriptor 18 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_19_tm_snapshot             ,0x2060334c) /* [RO][32] Descriptor 19 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_20_tm_snapshot             ,0x20603350) /* [RO][32] Descriptor 20 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_21_tm_snapshot             ,0x20603354) /* [RO][32] Descriptor 21 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_22_tm_snapshot             ,0x20603358) /* [RO][32] Descriptor 22 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_23_tm_snapshot             ,0x2060335c) /* [RO][32] Descriptor 23 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_24_tm_snapshot             ,0x20603360) /* [RO][32] Descriptor 24 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_25_tm_snapshot             ,0x20603364) /* [RO][32] Descriptor 25 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_26_tm_snapshot             ,0x20603368) /* [RO][32] Descriptor 26 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_27_tm_snapshot             ,0x2060336c) /* [RO][32] Descriptor 27 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_28_tm_snapshot             ,0x20603370) /* [RO][32] Descriptor 28 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_29_tm_snapshot             ,0x20603374) /* [RO][32] Descriptor 29 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_30_tm_snapshot             ,0x20603378) /* [RO][32] Descriptor 30 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_desc_31_tm_snapshot             ,0x2060337c) /* [RO][32] Descriptor 31 Timer Snapshot. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_0_status                   ,0x20605004) /* [RO][32] DMA Synchronizer 0 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_1_status                   ,0x2060500c) /* [RO][32] DMA Synchronizer 1 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_2_status                   ,0x20605014) /* [RO][32] DMA Synchronizer 2 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_3_status                   ,0x2060501c) /* [RO][32] DMA Synchronizer 3 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_4_status                   ,0x20605024) /* [RO][32] DMA Synchronizer 4 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_5_status                   ,0x2060502c) /* [RO][32] DMA Synchronizer 5 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_6_status                   ,0x20605034) /* [RO][32] DMA Synchronizer 6 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_7_status                   ,0x2060503c) /* [RO][32] DMA Synchronizer 7 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_8_status                   ,0x20605044) /* [RO][32] DMA Synchronizer 8 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_9_status                   ,0x2060504c) /* [RO][32] DMA Synchronizer 9 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_10_status                  ,0x20605054) /* [RO][32] DMA Synchronizer 10 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_11_status                  ,0x2060505c) /* [RO][32] DMA Synchronizer 11 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_12_status                  ,0x20605064) /* [RO][32] DMA Synchronizer 12 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_13_status                  ,0x2060506c) /* [RO][32] DMA Synchronizer 13 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_14_status                  ,0x20605074) /* [RO][32] DMA Synchronizer 14 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_15_status                  ,0x2060507c) /* [RO][32] DMA Synchronizer 15 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_16_status                  ,0x20605084) /* [RO][32] DMA Synchronizer 16 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_17_status                  ,0x2060508c) /* [RO][32] DMA Synchronizer 17 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_18_status                  ,0x20605094) /* [RO][32] DMA Synchronizer 18 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_19_status                  ,0x2060509c) /* [RO][32] DMA Synchronizer 19 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_20_status                  ,0x206050a4) /* [RO][32] DMA Synchronizer 20 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_21_status                  ,0x206050ac) /* [RO][32] DMA Synchronizer 21 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_22_status                  ,0x206050b4) /* [RO][32] DMA Synchronizer 22 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_23_status                  ,0x206050bc) /* [RO][32] DMA Synchronizer 23 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_24_status                  ,0x206050c4) /* [RO][32] DMA Synchronizer 24 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_25_status                  ,0x206050cc) /* [RO][32] DMA Synchronizer 25 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_26_status                  ,0x206050d4) /* [RO][32] DMA Synchronizer 26 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_27_status                  ,0x206050dc) /* [RO][32] DMA Synchronizer 27 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_28_status                  ,0x206050e4) /* [RO][32] DMA Synchronizer 28 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_29_status                  ,0x206050ec) /* [RO][32] DMA Synchronizer 29 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_30_status                  ,0x206050f4) /* [RO][32] DMA Synchronizer 30 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RDC_sync_31_status                  ,0x206050fc) /* [RO][32] DMA Synchronizer 31 status. */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_R5F_STATUS             ,0x20606000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_R5F_MASK_STATUS        ,0x2060600c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_PCI_STATUS             ,0x20606018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_0_PCI_MASK_STATUS        ,0x20606024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_R5F_STATUS             ,0x20606100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_R5F_MASK_STATUS        ,0x2060610c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_PCI_STATUS             ,0x20606118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_1_PCI_MASK_STATUS        ,0x20606124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD0_STATUS            ,0x20606300) /* [RO][32] HVD0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD0_MASK_STATUS       ,0x2060630c) /* [RO][32] HVD0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD1_STATUS            ,0x20606318) /* [RO][32] HVD1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_3_HVD1_MASK_STATUS       ,0x20606324) /* [RO][32] HVD1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_R5F_STATUS             ,0x20606500) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_R5F_MASK_STATUS        ,0x2060650c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_PCI_STATUS             ,0x20606518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_5_PCI_MASK_STATUS        ,0x20606524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA0_STATUS          ,0x20606600) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA0_MASK_STATUS     ,0x2060660c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA1_STATUS          ,0x20606618) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_6_RAAGA1_MASK_STATUS     ,0x20606624) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA0_STATUS          ,0x20606700) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA0_MASK_STATUS     ,0x2060670c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA1_STATUS          ,0x20606718) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_7_RAAGA1_MASK_STATUS     ,0x20606724) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_R5F_STATUS             ,0x20606900) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_R5F_MASK_STATUS        ,0x2060690c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_PCI_STATUS             ,0x20606918) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_9_PCI_MASK_STATUS        ,0x20606924) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA0_STATUS         ,0x20606f00) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA0_MASK_STATUS    ,0x20606f0c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA1_STATUS         ,0x20606f18) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_15_RAAGA1_MASK_STATUS    ,0x20606f24) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_R5F_STATUS            ,0x20607000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_R5F_MASK_STATUS       ,0x2060700c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_PCI_STATUS            ,0x20607018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_16_PCI_MASK_STATUS       ,0x20607024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA0_STATUS         ,0x20607200) /* [RO][32] RAAGA0 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS    ,0x2060720c) /* [RO][32] RAAGA0 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA1_STATUS         ,0x20607218) /* [RO][32] RAAGA1 interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS    ,0x20607224) /* [RO][32] RAAGA1 interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_FMISC_BVNF_PDA_OUT_STATUS           ,0x20608010) /* [RO][32] BVN Front PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS        ,0x20608014) /* [RO][32] BVN Front PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_REVISION_ID                   ,0x20620000) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_HW_CONFIGURATION              ,0x20620004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_TEST_PORT_DATA                ,0x206200a0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_0_BVB_IN_STATUS                 ,0x206200b0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_REVISION_ID                   ,0x20620400) /* [RO][32] Scaler Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_HW_CONFIGURATION              ,0x20620404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_TEST_PORT_DATA                ,0x206204a0) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SCL_1_BVB_IN_STATUS                 ,0x206204b0) /* [RO][32] Scaler Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_REVISION                     ,0x20622000) /* [RO][32] Frontend Video Network Switch Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_STATUS_LO              ,0x20622014) /* [RO][32] Input Error Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_0_PIC_SIZE_CNT         ,0x206220a0) /* [RO][32] Input-Drainer_0 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_0_SEQ_ERR_LOG          ,0x206220ac) /* [RO][32] Input-Drainer_0 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_1_PIC_SIZE_CNT         ,0x206220b0) /* [RO][32] Input-Drainer_1 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_DRAIN_1_SEQ_ERR_LOG          ,0x206220bc) /* [RO][32] Input-Drainer_1 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_READY_STATUS_LO        ,0x206221c0) /* [RO][32] Input Device Ready Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_F_INPUT_ACCEPT_STATUS_LO       ,0x206221c4) /* [RO][32] Input Device Accept Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_REVISION                     ,0x20622200) /* [RO][32] Backend Video Network Switch Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_STATUS_LO              ,0x20622214) /* [RO][32] Input Error Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_CRC_Y_STATUS                 ,0x206222a0) /* [RO][32] CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_CRC_C_STATUS                 ,0x206222a4) /* [RO][32] CRC Chroma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_DRAIN_0_PIC_SIZE_CNT         ,0x206222a8) /* [RO][32] Input-Drainer_0 Pic Size Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_DRAIN_0_SEQ_ERR_LOG          ,0x206222b4) /* [RO][32] Input-Drainer_0 Sequence Error Log */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_READY_STATUS_LO        ,0x206223c0) /* [RO][32] Input Device Ready Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_VNET_B_INPUT_ACCEPT_STATUS_LO       ,0x206223c4) /* [RO][32] Input Device Accept Status Lo */
BCHP_REGISTER_READONLY_32BIT(BCHP_MMISC_BVNM_PDA_OUT_STATUS           ,0x20622824) /* [RO][32] BVN Middle PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MMISC_BVNM_PDA_PWR_UP_STATUS        ,0x20622828) /* [RO][32] BVN Middle PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_REVISION_ID                  ,0x20624000) /* [RO][32] Chip Revision ID. */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_NON_BLACK_LINE               ,0x20624030) /* [RO][32] First/Last Non-Black Line (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_FIRST_WHITE_LINE             ,0x20624034) /* [RO][32] First White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_LAST_WHITE_LINE              ,0x20624038) /* [RO][32] Last White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MINMAX_NON_BLACK_LINES       ,0x2062403c) /* [RO][32] Min/Max Non-Black Line (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_WHITE_LINE               ,0x20624040) /* [RO][32] Minimum First White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MAX_WHITE_LINE               ,0x20624044) /* [RO][32] Maximum Last White Line Statistics (Status - Number & Threshold and Luma Sum Algorithms) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_NON_BLACK_COL                ,0x20624048) /* [RO][32] First/Last Non-Black Column (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_FIRST_WHITE_COL              ,0x2062404c) /* [RO][32] First White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_LAST_WHITE_COL               ,0x20624050) /* [RO][32] Last White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MINMAX_NON_BLACK_COL         ,0x20624054) /* [RO][32] Min/Max Non-Black Column (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_WHITE_COL                ,0x20624058) /* [RO][32] Minimum First White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MAX_WHITE_COL                ,0x2062405c) /* [RO][32] Maximum Last White Column Statistics (Status - Number & Threshold Algorithm) */
BCHP_REGISTER_READONLY_32BIT(BCHP_LBOX_0_MIN_LUMA_VALUE               ,0x20624060) /* [RO][32] The minimum luma value over all time (Control). */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_REVISION_ID                  ,0x20624800) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_HW_CONFIGURATION             ,0x20624804) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_TEST_PORT_DATA               ,0x2062487c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_0_BVB_IN_STATUS                ,0x2062488c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_REVISION_ID                  ,0x20624c00) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_HW_CONFIGURATION             ,0x20624c04) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_TEST_PORT_DATA               ,0x20624c7c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_1_BVB_IN_STATUS                ,0x20624c8c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_REVISION_ID                  ,0x20625000) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_HW_CONFIGURATION             ,0x20625004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_TEST_PORT_DATA               ,0x2062507c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XSRC_2_BVB_IN_STATUS                ,0x2062508c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_REVISION                      ,0x20626000) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_FILT_EFFECT_STATUS            ,0x20626030) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_BVB_IN_STATUS                 ,0x20626034) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_0_HW_CONFIGURATION              ,0x206260a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_REVISION                      ,0x20626200) /* [RO][32] Digital Noise Reduction (DNR) Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_FILT_EFFECT_STATUS            ,0x20626230) /* [RO][32] DNR Filters Effect Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_BVB_IN_STATUS                 ,0x20626234) /* [RO][32] DNR BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DNR_1_HW_CONFIGURATION              ,0x206262a4) /* [RO][32] Hardware Config */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_R5F_STATUS             ,0x20627000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_R5F_MASK_STATUS        ,0x2062700c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_PCI_STATUS             ,0x20627018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_0_PCI_MASK_STATUS        ,0x20627024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_R5F_STATUS             ,0x20627100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_R5F_MASK_STATUS        ,0x2062710c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_PCI_STATUS             ,0x20627118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNM_INTR2_1_PCI_MASK_STATUS        ,0x20627124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_REVISION_ID                   ,0x20628000) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_BANK_SELECT_STATUS            ,0x20628018) /* [RO][32] Current Bank Select Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_HW_CONFIGURATION              ,0x2062801c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITM_0_BVB_IN_STATUS                 ,0x20628020) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_REVISION                      ,0x20630000) /* [RO][32] VFC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_HW_CONFIGURATION              ,0x20630004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_BVB_STATUS                    ,0x2063002c) /* [RO][32] VFC BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VFC_0_HDR_HW_CONFIGURATION          ,0x20630090) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_REVISION                      ,0x20640000) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_HW_CONFIGURATION              ,0x20640004) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_STATUS                        ,0x206400ec) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_BVB_STATUS                    ,0x206400f0) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_FIFO_STATUS                   ,0x206400f8) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_DEBUG_STATUS                  ,0x20640100) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_0_DCEM_DIAG                     ,0x20640104) /* [RO][32] Capture DCE Diagnostic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_REVISION                      ,0x20640200) /* [RO][32] Capture Engine Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_HW_CONFIGURATION              ,0x20640204) /* [RO][32] CAP Hardware Configuration Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_STATUS                        ,0x206402ec) /* [RO][32] Capture Engine Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_BVB_STATUS                    ,0x206402f0) /* [RO][32] Capture BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_FIFO_STATUS                   ,0x206402f8) /* [RO][32] Capture FIFO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_DEBUG_STATUS                  ,0x20640300) /* [RO][32] Capture Debug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CAP_1_DCEM_DIAG                     ,0x20640304) /* [RO][32] Capture DCE Diagnostic Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_REVISION                      ,0x20641000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HW_CONFIGURATION              ,0x20641004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_STATUS                        ,0x20641148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_VSCL_DIAG                     ,0x20641198) /* [RO][32] Diagnostic Register for Vertical Scaler */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_SCB_CLNT_STATUS               ,0x2064119c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HDR_HW_CONFIGURATION          ,0x2064122c) /* [RO][32] HDR Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_LUT_DESC_DONE_STATUS          ,0x20641234) /* [RO][32] HDR RUL LUT load done status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_0_HDR_SCB_RUL_STATUS            ,0x206413bc) /* [RO][32] SCB RUL status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_REVISION                      ,0x20645000) /* [RO][32] Graphics Feeder Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_HW_CONFIGURATION              ,0x20645004) /* [RO][32] Graphics Hardware Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_STATUS                        ,0x20645148) /* [RO][32] Graphics Feeder Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_GFD_1_SCB_CLNT_STATUS               ,0x2064519c) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_REVISION                      ,0x20645800) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_HW_CONFIGURATION              ,0x20645804) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_COLOR_CLIP_COUNT              ,0x2064583c) /* [RO][32] Color Clip Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_Y_STATUS                  ,0x20645848) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_CB_STATUS                 ,0x2064584c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CRC_CR_STATUS                 ,0x20645850) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_TEST_REGISTER1                ,0x20645870) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_CMP_STATUS                    ,0x20645884) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_G0_BVB_IN_STATUS              ,0x2064599c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_V0_BVB_IN_STATUS              ,0x20645a1c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_0_V1_BVB_IN_STATUS              ,0x20645f1c) /* [RO][32] Video Surface 1 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_REVISION                      ,0x20646800) /* [RO][32] Compositor Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_HW_CONFIGURATION              ,0x20646804) /* [RO][32] Compositor HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_Y_STATUS                  ,0x20646848) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_CB_STATUS                 ,0x2064684c) /* [RO][32] BVN CRC Chroma(Cb) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CRC_CR_STATUS                 ,0x20646850) /* [RO][32] BVN CRC Chroma(Cr) Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_TEST_REGISTER1                ,0x20646870) /* [RO][32] Compositor Test Register1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_CMP_STATUS                    ,0x20646884) /* [RO][32] CMP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_G0_BVB_IN_STATUS              ,0x2064699c) /* [RO][32] Graphics Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_CMP_1_V0_BVB_IN_STATUS              ,0x20646a1c) /* [RO][32] Video Surface 0 BVB Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V0_REVISION_ID            ,0x20647800) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V0_HW_CONFIGURATION       ,0x20647804) /* [RO][32] TN2T HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V1_REVISION_ID            ,0x20647a00) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_TNT_CMP_0_V1_HW_CONFIGURATION       ,0x20647a04) /* [RO][32] TN2T HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_V0_HW_CONFIG          ,0x20650000) /* [RO][32] HDR V0 HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_V1_HW_CONFIG          ,0x20650004) /* [RO][32] HDR V1 HW Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDR_CMP_0_HDR_SCB_RUL_DEBUG_STATUS  ,0x20650054) /* [RO][32] SCB RUL debug status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_PEP_CMP_0_V0_REVISION               ,0x2065a000) /* [RO][32] PEP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_CPU_STATUS               ,0x2065f000) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_CPU_MASK_STATUS          ,0x2065f00c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_PCI_STATUS               ,0x2065f018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_PCI_MASK_STATUS          ,0x2065f024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_CPU_STATUS             ,0x2065f100) /* [RO][32] R5f interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_CPU_MASK_STATUS        ,0x2065f10c) /* [RO][32] R5f interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_PCI_STATUS             ,0x2065f118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BVNB_INTR2_1_PCI_MASK_STATUS        ,0x2065f124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_BMISC_BVNB_PDA_OUT_STATUS           ,0x2065f410) /* [RO][32] BVN Back PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_BMISC_BVNB_PDA_PWR_UP_STATUS        ,0x2065f414) /* [RO][32] BVN Back PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMISC_BVND_PDA_OUT_STATUS           ,0x20680008) /* [RO][32] BVN Deinterlace PDA Out Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DMISC_BVND_PDA_PWR_UP_STATUS        ,0x2068000c) /* [RO][32] BVN Deinterlace PDA Power Up Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_REVISION                  ,0x20688000) /* [RO][32] BVN_MADR_TOP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_HW_CONFIGURATION          ,0x20688004) /* [RO][32] BVN_MADR_TOP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_STATUS                    ,0x20688024) /* [RO][32] BVN_MADR_TOP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_0_DEBUG_SIGNAL              ,0x2068802c) /* [RO][32] BVN_MADR_TOP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_0_TEST_PORT_DATA               ,0x206882fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_REVISION_ID                  ,0x20688400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_HW_CONFIGURATION             ,0x20688404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_TEST_PORT_DATA               ,0x2068847c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_0_BVB_IN_STATUS                ,0x2068848c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_REVISION_ID               ,0x2068a000) /* [RO][32] MADR Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_HW_CONFIGURATION          ,0x2068a004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_BVB_IN_STATUS             ,0x2068a028) /* [RO][32] MADR Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_0_TEST_PORT_DATA            ,0x2068a030) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_0 ,0x2068ac00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_FIELD_STATE_FIFO_STATUS_1 ,0x2068ac04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_OBTS_STATUS               ,0x2068ac08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_STATISTICS_STORE_STATUS ,0x2068ac0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x2068ac10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x2068ac14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x2068ac18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x2068ac1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x2068ac20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_0        ,0x2068ac24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_1        ,0x2068ac28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_2        ,0x2068ac2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_3        ,0x2068ac30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_HISTOGRAM_BIN_4        ,0x2068ac34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_0 ,0x2068ac38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_1 ,0x2068ac3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_2 ,0x2068ac40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_3 ,0x2068ac44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FRAME_UNEXPECTED_MOTION_4 ,0x2068ac48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x2068ac4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x2068ac50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_PCC_LUMA_BWD           ,0x2068ac54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_LG_PCC_COUNT           ,0x2068acf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_FEATHER_COUNT          ,0x2068acf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_TICKER_COUNT           ,0x2068acf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_0_IT_STAIR_COUNT            ,0x2068acfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_REVISION                  ,0x20690000) /* [RO][32] BVN_MADR_TOP Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_HW_CONFIGURATION          ,0x20690004) /* [RO][32] BVN_MADR_TOP Hardware Configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_STATUS                    ,0x20690024) /* [RO][32] BVN_MADR_TOP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MVP_TOP_1_DEBUG_SIGNAL              ,0x2069002c) /* [RO][32] BVN_MADR_TOP Debug Signal */
BCHP_REGISTER_READONLY_32BIT(BCHP_SIOB_1_TEST_PORT_DATA               ,0x206902fc) /* [RO][32] Test port data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_REVISION_ID                  ,0x20690400) /* [RO][32] Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_HW_CONFIGURATION             ,0x20690404) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_TEST_PORT_DATA               ,0x2069047c) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HSCL_1_BVB_IN_STATUS                ,0x2069048c) /* [RO][32] Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_REVISION_ID               ,0x20692000) /* [RO][32] MADR Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_HW_CONFIGURATION          ,0x20692004) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_BVB_IN_STATUS             ,0x20692028) /* [RO][32] MADR Broadcom Video Bus Input Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_TOP_1_TEST_PORT_DATA            ,0x20692030) /* [RO][32] Testport data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_0 ,0x20692c00) /* [RO][32] Field State FIFO Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_FIELD_STATE_FIFO_STATUS_1 ,0x20692c04) /* [RO][32] Field State FIFO Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_OBTS_STATUS               ,0x20692c08) /* [RO][32] OBTS Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_STATISTICS_STORE_STATUS ,0x20692c0c) /* [RO][32] Inverse Telecine Statistics Store Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_0_CORRELATION_COUNTER ,0x20692c10) /* [RO][32] Inverse Telecine Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_1_CORRELATION_COUNTER ,0x20692c14) /* [RO][32] Inverse Telecine Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_2_CORRELATION_COUNTER ,0x20692c18) /* [RO][32] Inverse Telecine Phase 2 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_3_CORRELATION_COUNTER ,0x20692c1c) /* [RO][32] Inverse Telecine Phase 3 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_PHASE_4_CORRELATION_COUNTER ,0x20692c20) /* [RO][32] Inverse Telecine Phase 4 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_0        ,0x20692c24) /* [RO][32] Inverse Telecine Histogram Bin 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_1        ,0x20692c28) /* [RO][32] Inverse Telecine Histogram Bin 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_2        ,0x20692c2c) /* [RO][32] Inverse Telecine Histogram Bin 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_3        ,0x20692c30) /* [RO][32] Inverse Telecine Histogram Bin 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_HISTOGRAM_BIN_4        ,0x20692c34) /* [RO][32] Inverse Telecine Histogram Bin 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_0 ,0x20692c38) /* [RO][32] Inverse Telecine Frame Unexpected Motion 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_1 ,0x20692c3c) /* [RO][32] Inverse Telecine Frame Unexpected Motion 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_2 ,0x20692c40) /* [RO][32] Inverse Telecine Frame Unexpected Motion 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_3 ,0x20692c44) /* [RO][32] Inverse Telecine Frame Unexpected Motion 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FRAME_UNEXPECTED_MOTION_4 ,0x20692c48) /* [RO][32] Inverse Telecine Frame Unexpected Motion 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_0_COUNTER ,0x20692c4c) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 0 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_DEBUG_IT_REV22_PHASE_1_COUNTER ,0x20692c50) /* [RO][32] Inverse Telecine Reverse 2:2 Phase 1 Correlation Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_PCC_LUMA_BWD           ,0x20692c54) /* [RO][32] Inverse Telecine Polarity-Change Luma BWD Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_LG_PCC_COUNT           ,0x20692cf0) /* [RO][32] Inverse Large PCC Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_FEATHER_COUNT          ,0x20692cf4) /* [RO][32] Inverse Feather Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_TICKER_COUNT           ,0x20692cf8) /* [RO][32] Inverse Ticker Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MDI_FCN_1_IT_STAIR_COUNT            ,0x20692cfc) /* [RO][32] Inverse Stair Detection Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_IT_REV_ID                      ,0x206e0000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_BVB_RSTATUS                    ,0x206e0050) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_VEC_CTRL_STAT                  ,0x206e0060) /* [RO][32] VEC Control BUS Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_IT_LCNTR                       ,0x206e0064) /* [RO][32] Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_ACCESS_STATUS                  ,0x206e0074) /* [RO][32] VEC Access Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_0_MSSYNC_STATUS                  ,0x206e01d8) /* [RO][32] \"Status register for MSSYNC\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_IT_REV_ID                      ,0x206e1000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_BVB_RSTATUS                    ,0x206e1050) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_VEC_CTRL_STAT                  ,0x206e1060) /* [RO][32] VEC Control BUS Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_IT_LCNTR                       ,0x206e1064) /* [RO][32] Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_ACCESS_STATUS                  ,0x206e1074) /* [RO][32] VEC Access Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_IT_1_MSSYNC_STATUS                  ,0x206e11d8) /* [RO][32] \"Status register for MSSYNC\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VF_REV_ID                      ,0x206e2000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH0_STATUS         ,0x206e2108) /* [RO][32] VIDEO-BUS CHANNEL0 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH1_STATUS         ,0x206e210c) /* [RO][32] VIDEO-BUS CHANNEL1 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_VIDEOBUS_SA_CH2_STATUS         ,0x206e2110) /* [RO][32] VIDEO-BUS CHANNEL2 SA  STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VF_0_CONTROLBUS_SA_STATUS           ,0x206e2118) /* [RO][32] CONTROL-BUS SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SECAM_0_SECAM_REV_ID                ,0x206e2200) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SM_REV_ID                      ,0x206e2280) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH2                         ,0x206e229c) /* [RO][32] CHANNEL2 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH1                         ,0x206e22a0) /* [RO][32] CHANNEL1 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SM_0_SA_CH0                         ,0x206e22a4) /* [RO][32] CHANNEL0 SA STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SDSRC_0_SRC_REV_ID                  ,0x206e2300) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CSC_0_CSC_REV_ID                    ,0x206e2380) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_INTEGRATOR_HI_STATUS           ,0x206e242c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_INTEGRATOR_LO_STATUS           ,0x206e2430) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_0_STATUS                         ,0x206e2434) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_INTEGRATOR_HI_STATUS           ,0x206e246c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_INTEGRATOR_LO_STATUS           ,0x206e2470) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RM_1_STATUS                         ,0x206e2474) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_REV_ID            ,0x206e2500) /* [RO][32] Revision ID register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_ERROR             ,0x206e2508) /* [RO][32] Debug Errors Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_1 ,0x206e251c) /* [RO][32] Debug Statistics-1 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_2 ,0x206e2520) /* [RO][32] Debug Statistics-2 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_3 ,0x206e2524) /* [RO][32] Debug Statistics-3 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_4 ,0x206e2528) /* [RO][32] Debug Statistics-4 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_5 ,0x206e252c) /* [RO][32] Debug Statistics-5 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_6 ,0x206e2530) /* [RO][32] Debug Statistics-6 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_7 ,0x206e2534) /* [RO][32] Debug Statistics-7 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANA_DEBUG_0_DEBUG_STATUS_STATISTICS_8 ,0x206e2538) /* [RO][32] Debug Statistics-8 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_REV_ID             ,0x206e3000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_BVB_RSTATUS        ,0x206e3024) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_CTRL_STAT          ,0x206e303c) /* [RO][32] DTG Control Bus Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_MSSYNC_STATUS      ,0x206e305c) /* [RO][32] \"Status register for MSSYNC\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_LCNTR              ,0x206e3170) /* [RO][32] DTG Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DTG_0_DTG_HW_CONFIGURATION   ,0x206e317c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_CSC_0_CSC_REV_ID             ,0x206e3600) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_DVF_0_DVF_REV_ID             ,0x206e3700) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_0_ITU656_REV_ID              ,0x206e3800) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ITU656_0_ITU656_SA_STATUS           ,0x206e3810) /* [RO][32] ITU656 Encoder SA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_CFC_REV_ID                ,0x206e4000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_LUT_DESC_DONE_STATUS      ,0x206e40f4) /* [RO][32] SCB Client init status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_VEC_HDR_LUT_STATUS        ,0x206e4138) /* [RO][32] VEC_HDR Status Register (Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_CFC_0_VEC_HDR_CONFIG            ,0x206e419c) /* [RO][32] HW configuration register for VEC HDR */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_REV_ID                ,0x206e6000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_BVB_RSTATUS           ,0x206e6024) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_CTRL_STAT             ,0x206e603c) /* [RO][32] DTG Control Bus Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_MSSYNC_STATUS         ,0x206e605c) /* [RO][32] \"Status register for MSSYNC\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_LCNTR                 ,0x206e6170) /* [RO][32] DTG Line Counter Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_0_DTG_HW_CONFIGURATION      ,0x206e617c) /* [RO][32] Hardware Configuration Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_INTEGRATOR_HI_STATUS   ,0x206e682c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_INTEGRATOR_LO_STATUS   ,0x206e6830) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DTG_RM_0_STATUS                 ,0x206e6834) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_FC_0_FC_REV_ID                  ,0x206e6904) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DVF_0_DVF_REV_ID                ,0x206e6a00) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_REV_ID            ,0x206e6b00) /* [RO][32] Revision ID register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_ERROR             ,0x206e6b08) /* [RO][32] Debug Errors Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_1 ,0x206e6b1c) /* [RO][32] Debug Statistics-1 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_2 ,0x206e6b20) /* [RO][32] Debug Statistics-2 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_3 ,0x206e6b24) /* [RO][32] Debug Statistics-3 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_4 ,0x206e6b28) /* [RO][32] Debug Statistics-4 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_5 ,0x206e6b2c) /* [RO][32] Debug Statistics-5 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_6 ,0x206e6b30) /* [RO][32] Debug Statistics-6 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_7 ,0x206e6b34) /* [RO][32] Debug Statistics-7 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVI_DEBUG_0_DEBUG_STATUS_STATISTICS_8 ,0x206e6b38) /* [RO][32] Debug Statistics-8 Register	(Read Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_MISC_REVISION_ID               ,0x206e7000) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH0_STATUS            ,0x206e7020) /* [RO][32] SA status for channel 0 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH1_STATUS            ,0x206e7024) /* [RO][32] SA status for channel 1 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DVI_0_SA_CH2_STATUS            ,0x206e7028) /* [RO][32] SA status for channel 2 for DVI_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_CAL_ADC_DATA_0             ,0x206e7040) /* [RO][32] DAC calibration cal ADC data register for DAC0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_ADC_DATA_0                 ,0x206e7044) /* [RO][32] DAC calibration adc data register for DAC0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MISC_DAC_CABLE_DETECT_DEBUG_0       ,0x206e7060) /* [RO][32] Dac Cable detect debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_REVISION_ID                 ,0x206e7400) /* [RO][32] Revision ID Register for Video Encoder */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_0             ,0x206e7424) /* [RO][32] trigger debug 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_1             ,0x206e7428) /* [RO][32] trigger debug 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_TRIGGER_DEBUG_TPG           ,0x206e742c) /* [RO][32] trigger debug TPG register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH0  ,0x206e74a0) /* [RO][32] Register to Monitor Input Data On channel 0 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH1  ,0x206e74a4) /* [RO][32] Register to Monitor Input Data On channel 1 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_DATA_MONITOR_CH2  ,0x206e74a8) /* [RO][32] Register to Monitor Input Data On channel 2 coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VEC_CFG_BVN_INPUT_SYNC_MONITOR      ,0x206e74ac) /* [RO][32] Register to Monitor Picture and Line Sync Coming in from BVN */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_CPU_STATUS          ,0x206e7800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     ,0x206e780c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_PCI_STATUS          ,0x206e7818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     ,0x206e7824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_TPG_0_REV_ID              ,0x206e7a00) /* [RO][32] Pattern Generator Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_REVISION_ID         ,0x206e7c00) /* [RO][32] STG REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_BVB_RSTATUS         ,0x206e7c08) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_STATUS              ,0x206e7c18) /* [RO][32] STG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_CRC_SIG             ,0x206e7c28) /* [RO][32] STG  CRC signature */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_STG_HW_CONFIGURATION ,0x206e7c4c) /* [RO][32] STG HW Configuration register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_DEBUG_STATUS        ,0x206e7c50) /* [RO][32] STG DEBUG STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_LINE_COUNT_STATUS   ,0x206e7c54) /* [RO][32] STG Line Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_INP_PIXEL_COUNT_STATUS ,0x206e7c58) /* [RO][32] STG Input Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_STG_0_OUT_PIXEL_COUNT_STATUS ,0x206e7c5c) /* [RO][32] STG Output Pixel Count STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_DECIM_0_DECIM_REV_ID      ,0x206e7d00) /* [RO][32] Decimator Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_STATUS ,0x206e7e10) /* [RO][32] BYPASS FIFO STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEPTH ,0x206e7e18) /* [RO][32] BYPASS FIFO DEPTH REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_BVB_RSTATUS ,0x206e7e1c) /* [RO][32] BVB status read Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_BYPASS_FIFO_DEBUG ,0x206e7e24) /* [RO][32] BYPASS FIFO DEBUG REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH0_CH1 ,0x206e7e2c) /* [RO][32] BYPASS FIFO data monitor for ch0 and ch1 of even data path registeR */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_EVEN_DATA_CH2   ,0x206e7e30) /* [RO][32] BYPASS FIFO data monitor for ch2 of even data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH0_CH1 ,0x206e7e34) /* [RO][32] BYPASS FIFO data monitor for ch0 and ch1 of odd data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_ODD_DATA_CH2    ,0x206e7e38) /* [RO][32] BYPASS FIFO data monitor for ch2 of odd data path register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_RASTER_TIMING   ,0x206e7e3c) /* [RO][32] BYPASS FIFO input timing monitor register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_FIFO_0_REVISION_ID     ,0x206e7e44) /* [RO][32] BYPASS FIFO REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_0_REVISION_ID      ,0x206e8000) /* [RO][32] BYPASS FIFO REVISION ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_INTEGRATOR_HI_STATUS ,0x206e822c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_INTEGRATOR_LO_STATUS ,0x206e8230) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VIDEO_ENC_BP_TPG_RM_0_STATUS        ,0x206e8234) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCE_0_RevID                         ,0x206ea400) /* [RO][32] CC Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WSE_0_revid                         ,0x206ea514) /* [RO][32] WSS Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CGMSAE_0_RevID                      ,0x206ea61c) /* [RO][32] CGMS-A Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TTE_0_revid                         ,0x206ea728) /* [RO][32] Teletext Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GSE_0_REVID                         ,0x206ea800) /* [RO][32] GSTAR Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AMOLE_0_REVID                       ,0x206ea900) /* [RO][32] AMOL Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCE_ANCIL_0_Ancil_RevID             ,0x206eaa00) /* [RO][32] CC Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_WSE_ANCIL_0_wss_revid               ,0x206eab0c) /* [RO][32] WSS Module Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_TTE_ANCIL_0_revid                   ,0x206eac28) /* [RO][32] Teletext Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_GSE_ANCIL_0_REVID                   ,0x206ead00) /* [RO][32] GSTAR Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AMOLE_ANCIL_0_REVID                 ,0x206eae00) /* [RO][32] AMOL Encoder Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_ANCI656_ANCIL_0_ANCI656_REV_ID      ,0x206eaf00) /* [RO][32] Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_BVB_STATUS            ,0x206ef05c) /* [RO][32] BVB Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_HIST_STATUS_0         ,0x206ef064) /* [RO][32] Histogram Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_HIST_STATUS_1         ,0x206ef068) /* [RO][32] Histogram Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_HIST_STATUS_2         ,0x206ef06c) /* [RO][32] Histogram Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_HIST_STATUS_3         ,0x206ef070) /* [RO][32] Histogram Status 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_HIST_STATUS_4         ,0x206ef074) /* [RO][32] Histogram Status 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_SCAD_STATUS           ,0x206ef078) /* [RO][32] SCAD Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_SINGLE_PCC_STATUS     ,0x206ef07c) /* [RO][32] PCC Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_DOUBLE_PCC_STATUS     ,0x206ef080) /* [RO][32] PCC Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_STATUS                ,0x206ef084) /* [RO][32] VIP Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_REG_STATUS            ,0x206ef088) /* [RO][32] REG Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_DEBUG                 ,0x206ef08c) /* [RO][32] DEBUG */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_ERR_STATUS            ,0x206ef09c) /* [RO][32] ERR_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_BVN_CRC_Y_STATUS      ,0x206ef0a4) /* [RO][32] BVN CRC Luma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_BVN_CRC_C_STATUS      ,0x206ef0a8) /* [RO][32] BVN CRC Chroma Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_0_0_TPG_STATUS            ,0x206ef224) /* [RO][32] TPG status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_TOP_REVISION              ,0x206ef800) /* [RO][32] VICE2 VIP Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_TOP_VICE2_VIP_STATUS      ,0x206ef804) /* [RO][32] VICE2 VIP Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_VICE2_VIP_TOP_VICE2_VIP_PDA_POWER_UP_STATUS ,0x206ef80c) /* [RO][32] VICE2 VIP PDA POWER UP STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_FREQ_MEASURE                 ,0x206f004c) /* [RO][32] Freq Measurement Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_MAX_FREQ                     ,0x206f0050) /* [RO][32] Freq Measurement Max Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_MIN_FREQ                     ,0x206f0054) /* [RO][32] Freq Measurement Min Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_0     ,0x206f02b4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_1     ,0x206f02b8) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_2     ,0x206f02bc) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_3     ,0x206f02c0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_0_RESULTS_4     ,0x206f02c4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_0     ,0x206f02d0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_1     ,0x206f02d4) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_2     ,0x206f02d8) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_3     ,0x206f02dc) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_RBUS_MONITOR_1_RESULTS_4     ,0x206f02e0) /* [RO][32] RBUS Monitor Results */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_CPU_STATUS             ,0x206f0400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_CPU_MASK_STATUS        ,0x206f040c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_PCI_STATUS             ,0x206f0418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_INTR2_PCI_MASK_STATUS        ,0x206f0424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_0             ,0x206f060c) /* [RO][32] BKSV Stored in DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_1             ,0x206f0610) /* [RO][32] BKSV Stored in DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_KEY_RAM_STATUS_2             ,0x206f0614) /* [RO][32] Status for DVP Key RAM wrapper */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_0        ,0x206f1044) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_1        ,0x206f1048) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_2        ,0x206f104c) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_3        ,0x206f1050) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_ANALOG_STATUS_4        ,0x206f1054) /* [RO][32] Analog Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_INPUT_FIFO_STATUS      ,0x206f1064) /* [RO][32] Monitor current address in the input FIFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PIX_CLK_CNT            ,0x206f1078) /* [RO][32] Pixel Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_0_CLK_CNT      ,0x206f107c) /* [RO][32] Channel 0 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_1_CLK_CNT      ,0x206f1080) /* [RO][32] Channel 1 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CHANNEL_2_CLK_CNT      ,0x206f1084) /* [RO][32] Channel 2 Clock Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_CLK_CNT_STATUS         ,0x206f1088) /* [RO][32] Clock Count Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_HOTPLUG_STATUS         ,0x206f108c) /* [RO][32] Hotplug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_COMPARE_COUNT_STATUS   ,0x206f1098) /* [RO][32] Compare Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_1 ,0x206f10a4) /* [RO][32] PLL Calibration status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_FE_0_PLL_CALIBRATION_STATUS_2 ,0x206f10a8) /* [RO][32] PLL Calibration status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH0           ,0x206f1220) /* [RO][32] AEQ_REGS_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH1           ,0x206f1260) /* [RO][32] AEQ_REGS_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH2           ,0x206f12a0) /* [RO][32] AEQ_REGS_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_AEQ_REGS_CH3           ,0x206f12e0) /* [RO][32] AEQ_REGS_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH0       ,0x206f1300) /* [RO][32] RXPMD_REV_ID_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH0 ,0x206f1320) /* [RO][32] RX_FREQ_MON_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH0   ,0x206f1328) /* [RO][32] RX_HSPMD_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH0 ,0x206f133c) /* [RO][32] RX_TESTMUX_STATUS1_CH0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH1       ,0x206f1340) /* [RO][32] RXPMD_REV_ID_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH1 ,0x206f1360) /* [RO][32] RX_FREQ_MON_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH1   ,0x206f1368) /* [RO][32] RX_HSPMD_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH1 ,0x206f137c) /* [RO][32] RX_TESTMUX_STATUS1_CH1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH2       ,0x206f1380) /* [RO][32] RXPMD_REV_ID_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH2 ,0x206f13a0) /* [RO][32] RX_FREQ_MON_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH2   ,0x206f13a8) /* [RO][32] RX_HSPMD_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH2 ,0x206f13bc) /* [RO][32] RX_TESTMUX_STATUS1_CH2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RXPMD_REV_ID_CH3       ,0x206f13c0) /* [RO][32] RXPMD_REV_ID_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_FREQ_MON_STATUS1_CH3 ,0x206f13e0) /* [RO][32] RX_FREQ_MON_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_HSPMD_STATUS1_CH3   ,0x206f13e8) /* [RO][32] RX_HSPMD_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_EQ_0_RX_TESTMUX_STATUS1_CH3 ,0x206f13fc) /* [RO][32] RX_TESTMUX_STATUS1_CH3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_DIGITAL_FRONT_END_TST_MON ,0x206f2014) /* [RO][32] HDMI Receiver Digital Front End Test Monitor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHANNEL_ALIGNMENT_MONITOR ,0x206f2064) /* [RO][32] Channel alignment monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_UNSCRAMBLED_CONTROL_LENGTH ,0x206f2068) /* [RO][32] Unscrambled control character length received */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_0   ,0x206f208c) /* [RO][32] KSV FIFO Readback register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_KSV_FIFO_VIEW_1   ,0x206f2090) /* [RO][32] KSV FIFO Readback register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_RX_REPEATER_CTL      ,0x206f2094) /* [RO][32] HDCP Repeater Control Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_STATUS               ,0x206f20a4) /* [RO][32] HDCP Status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_I2C_TRANSACTION_MONITOR ,0x206f20b4) /* [RO][32] Debug visibility into HDCP I<sup><small>2</sup></small>C transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_BKSV_0           ,0x206f20b8) /* [RO][32] Debug visibility into HDCP receiver KSV 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_BKSV_1           ,0x206f20bc) /* [RO][32] Debug visibility into HDCP receiver KSV 39:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RI_PJ            ,0x206f20c0) /* [RO][32] Debug visibility into HDCP link verification RI and PJ values */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AKSV_0           ,0x206f20c4) /* [RO][32] Debug visibility into HDCP transmitter KSV 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AKSV_1           ,0x206f20c8) /* [RO][32] Debug visibility into HDCP transmitter KSV 39:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AINFO            ,0x206f20cc) /* [RO][32] Debug visibility into HDCP transmitter AINFO */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AN_0             ,0x206f20d0) /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_AN_1             ,0x206f20d4) /* [RO][32] Debug visibility into HDCP transmitter session random number - AN 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_0           ,0x206f20d8) /* [RO][32] Debug visibility into HDCP Verification Value Bits 31:0 - H0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_1           ,0x206f20dc) /* [RO][32] Debug visibility into HDCP Verification Value Bits 63:32 - H1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_2           ,0x206f20e0) /* [RO][32] Debug visibility into HDCP Verification Value Bits 95:64 - H2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_3           ,0x206f20e4) /* [RO][32] Debug visibility into HDCP Verification Value Bits 127:96 - H3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_V_4           ,0x206f20e8) /* [RO][32] Debug visibility into HDCP Verification Value Bits 159:128 - H4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDCP_MON_RX_BSTATUS__BCAPS ,0x206f20ec) /* [RO][32] Debug visibility into HDCP Bcaps and Bstatus */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_TRANSACTION_MONITOR ,0x206f20f0) /* [RO][32] Debug visibility into SCDC I<sup><small>2</sup></small>C transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_CFG_STATUS           ,0x206f2108) /* [RO][32] SCDC Config Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_STATUS               ,0x206f210c) /* [RO][32] SCDC Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_1     ,0x206f2110) /* [RO][32] SCDC Error Detection Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_ERR_DET_STATUS_2     ,0x206f2114) /* [RO][32] SCDC Error Detection Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_STATUS   ,0x206f2150) /* [RO][32] Monitor which Packets Updated */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_STOP_DETECT_STATUS ,0x206f2184) /* [RO][32] Status of Packet Stop Detection Circuit */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_CTS ,0x206f218c) /* [RO][32] HDMI Cyclic Time Stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_AUDIO_N  ,0x206f2190) /* [RO][32] HDMI N Value for Computing the Cyclic Time Stamp */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_3_0 ,0x206f2194) /* [RO][32] Packet Processor: Audio Channel Status Bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PACKET_PROCESSOR_CHN_STAT_7_4 ,0x206f2198) /* [RO][32] Packet Processor: Audio Channel Status Bits 63:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_0          ,0x206f21b4) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_1          ,0x206f21b8) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_2          ,0x206f21bc) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PKT_ACR_STATUS_3          ,0x206f21c0) /* [RO][32] Audio Packet Clock Recovery PKT_ACR_STATUS_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_STATUS               ,0x206f21e4) /* [RO][32] General PERT Status Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_PIXEL_COUNT          ,0x206f21f8) /* [RO][32] PERT Pixel Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_PIXEL_ERROR_COUNT    ,0x206f21fc) /* [RO][32] PERT Pixel Error Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_RED_PIXEL_ERROR_COUNT ,0x206f2200) /* [RO][32] PERT Red Pixel Error Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_GREEN_PIXEL_ERROR_COUNT ,0x206f2204) /* [RO][32] PERT Green Pixel Error Count  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PERT_BLUE_PIXEL_ERROR_COUNT ,0x206f2208) /* [RO][32] PERT Blue Pixel Error Count  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_0                 ,0x206f220c) /* [RO][32] PRBS Channel 0 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_1                 ,0x206f2210) /* [RO][32] PRBS Channel 1 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_2                 ,0x206f2214) /* [RO][32] PRBS Channel 2 Pixel Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_0_STATUS          ,0x206f2218) /* [RO][32] PRBS Channel 0 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_1_STATUS          ,0x206f221c) /* [RO][32] PRBS Channel 1 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PRBS_CH_2_STATUS          ,0x206f2220) /* [RO][32] PRBS Channel 2 Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_0_1_COUNT   ,0x206f2258) /* [RO][32] Counters 0 and 1 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_2_3_COUNT   ,0x206f225c) /* [RO][32] Counters 2 and 3 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_EVENT_COUNTER_4_5_COUNT   ,0x206f2260) /* [RO][32] Counters 4 and 5 to Monitor Events for Test and Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SYS_CLK_CNTR              ,0x206f2264) /* [RO][32] Count system clocks to provide a test time base. */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_ERROR_INTERRUPT_STATUS    ,0x206f2268) /* [RO][32] Used to determine which error triggered the error interrupt */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_MISC_STATUS               ,0x206f226c) /* [RO][32] Miscellaneous Status Info about the HDMI RX Core */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS  ,0x206f2278) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_UPDATE_STATUS_1 ,0x206f227c) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_1              ,0x206f2288) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_2              ,0x206f228c) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_3              ,0x206f2290) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_4              ,0x206f2294) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_5              ,0x206f2298) /* [RO][32] VID_FORMAT_5  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_6              ,0x206f229c) /* [RO][32] VID_FORMAT_6  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_7              ,0x206f22a0) /* [RO][32] VID_FORMAT_7  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_8              ,0x206f22a4) /* [RO][32] VID_FORMAT_8  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_9              ,0x206f22a8) /* [RO][32] VID_FORMAT_9  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_FORMAT_DET_10             ,0x206f22ac) /* [RO][32] VID_FORMAT_10  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HSYNC_CNT                 ,0x206f22b0) /* [RO][32] HSYNC_CNT  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_CNT_FIELD0          ,0x206f22b4) /* [RO][32] VSYNC_CNT_FIELD0  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_CNT_FIELD1          ,0x206f22b8) /* [RO][32] VSYNC_CNT_FIELD1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_PIX_FIELD0          ,0x206f22bc) /* [RO][32] VSYNC_PIX_FIELD0  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VSYNC_PIX_FIELD1          ,0x206f22c0) /* [RO][32] VSYNC_PIX_FIELD1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_PCTR_ERROR_STATUS         ,0x206f22dc) /* [RO][32] PCTR_ERROR_STATUS - Status of DVP Format Threshold Monitor Circuit */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_HDMI_13_FEATURES_STATUS_1 ,0x206f22e8) /* [RO][32] Status For HDMI 1.3 features */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS1 ,0x206f22ec) /* [RO][32] I2C_FREQ_DETECTION_STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_I2C_FREQ_DETECTION_STATUS2 ,0x206f22f0) /* [RO][32] I2C_FREQ_DETECTION_STATUS2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS1 ,0x206f22f4) /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_SCDC_I2C_FREQ_DETECTION_STATUS2 ,0x206f22f8) /* [RO][32] SCDC_I2C_FREQ_DETECTION_STATUS2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_VIDEO_MUTE_STATUS         ,0x206f2320) /* [RO][32] VIDEO_MUTE_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AUDIO_PASSTHRU_CNT_STATUS ,0x206f232c) /* [RO][32] AUDIO_PASSTHRU_CNT_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AUDIO_MUTE_PASSTHRU_STATUS ,0x206f2334) /* [RO][32] AUDIO_MUTE_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_AVMUTE_PASSTHRU_STATUS    ,0x206f2340) /* [RO][32] AVMUTE_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_TMDS_SHUTOFF_PASSTHRU_STATUS ,0x206f234c) /* [RO][32] TMDS_SHUTOFF_PASSTHRU_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_CHECK_STATUS_0        ,0x206f2760) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_CHECK_STATUS_1        ,0x206f2764) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_0    ,0x206f2774) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_PIX_CHECK_STATUS_1    ,0x206f2778) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_0   ,0x206f2788) /* [RO][32] CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CRC_TMDS_CHECK_STATUS_1   ,0x206f278c) /* [RO][32] CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_STATUS       ,0x206f2794) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_0 ,0x206f2798) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_1 ,0x206f279c) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_0_CHAR_ERR_DET_COUNT_STATUS_2 ,0x206f27a0) /* [RO][32] Character Error Detection Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_TIMEOUT_STATUS_0         ,0x206f2810) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_STATUS_0                 ,0x206f2814) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_RD_FIFO_STATUS_0         ,0x206f2834) /* [RO][32] HDCP 2.x Read_Message FIFO status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_TYPE             ,0x206f283c) /* [RO][32] HDCP 2.x Write_Message FIFO data type */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_CMD              ,0x206f2840) /* [RO][32] HDCP 2.x Write_Message FIFO command */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_DATA             ,0x206f2844) /* [RO][32] HDCP 2.x Write_Message FIFO data */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_WR_FIFO_STATUS_0         ,0x206f2848) /* [RO][32] HDCP 2.x Write_Message FIFO status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_0_HAE_MONITOR              ,0x206f284c) /* [RO][32] HDCP 2.x Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_CPU_STATUS          ,0x206f2a00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_CPU_MASK_STATUS     ,0x206f2a0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_PCI_STATUS          ,0x206f2a18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_INTR2_0_PCI_MASK_STATUS     ,0x206f2a24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_CPU_STATUS    ,0x206f2a40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_CPU_MASK_STATUS ,0x206f2a4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_PCI_STATUS    ,0x206f2a58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_BANK2_INTR2_0_PCI_MASK_STATUS ,0x206f2a64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_CPU_STATUS      ,0x206f2a80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_CPU_MASK_STATUS ,0x206f2a8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_PCI_STATUS      ,0x206f2a98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RX_HAE_INTR2_0_PCI_MASK_STATUS ,0x206f2aa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_HAE_INTR2_0_CPU_STATUS     ,0x206f2ac0) /* [RO][32] HAE interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_RX_HAE_INTR2_0_CPU_MASK_STATUS ,0x206f2acc) /* [RO][32] HAE interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CORE_REV                   ,0x206f4000) /* [RO][32] CORE_REV          Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_HW_CONFIGURATION           ,0x206f4008) /* [RO][32] Features supported by hardware */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_1               ,0x206f4154) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_2               ,0x206f4158) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_3               ,0x206f415c) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_4               ,0x206f4160) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_5               ,0x206f4164) /* [RO][32] VID_FORMAT_5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_6               ,0x206f4168) /* [RO][32] VID_FORMAT_6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_7               ,0x206f416c) /* [RO][32] VID_FORMAT_7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_8               ,0x206f4170) /* [RO][32] VID_FORMAT_8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_9               ,0x206f4174) /* [RO][32] VID_FORMAT_9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_10              ,0x206f4178) /* [RO][32] VID_FORMAT_10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_HSYNC_CNT                  ,0x206f417c) /* [RO][32] HSYNC_CNT    Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_CNT_FIELD0           ,0x206f4180) /* [RO][32] VSYNC_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_CNT_FIELD1           ,0x206f4184) /* [RO][32] VSYNC_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_PIX_FIELD0           ,0x206f4188) /* [RO][32] VSYNC_PIX_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VSYNC_PIX_FIELD1           ,0x206f418c) /* [RO][32] VSYNC_PIX_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0     ,0x206f4190) /* [RO][32] Field Alternative 3D video Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1     ,0x206f4194) /* [RO][32] Field Alternative 3D video Status    F0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL       ,0x206f4198) /* [RO][32] The DMA trigger count down value at the time of the first picture pixel */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS   ,0x206f419c) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_1 ,0x206f41a0) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FOUR_TWO_ZERO_STATUS_1     ,0x206f41a4) /* [RO][32] 420 Chroma Up-converter Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FOUR_TWO_ZERO_STATUS_2     ,0x206f41a8) /* [RO][32] 420 Chroma Up-converter Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_PCTR_ERROR_STATUS          ,0x206f41ac) /* [RO][32] PCTR_ERROR_STATUS    Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR     ,0x206f41b0) /* [RO][32] BRIDGE_ERRORS_AUTO_CLR */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR      ,0x206f41b4) /* [RO][32] BRIDGE_ERRORS_RDB_CLR */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_MUTE_STATUS                ,0x206f41bc) /* [RO][32] MUTE Active status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_SIDEBAND_STATUS_1          ,0x206f41c0) /* [RO][32] SIDE BAND signal status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_SIDEBAND_STATUS_2          ,0x206f41c4) /* [RO][32] SIDE BAND signal status after sampling register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_FLOW_STATUS                ,0x206f41c8) /* [RO][32] FLOW CONTROL STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1       ,0x206f41cc) /* [RO][32] RGB Pixel Monitor Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2       ,0x206f41d0) /* [RO][32] RGB Pixel Monitor Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3       ,0x206f41d4) /* [RO][32] RGB Pixel Monitor Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4       ,0x206f41d8) /* [RO][32] RGB Pixel Monitor Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5       ,0x206f41dc) /* [RO][32] RGB Pixel Monitor Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CRC_CHECK_STATUS_0         ,0x206f41f4) /* [RO][32] HD_DVI CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_CRC_CHECK_STATUS_1         ,0x206f41f8) /* [RO][32] HD_DVI CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0       ,0x206f4200) /* [RO][32] HD_DVI BVB Output Video parameters - Pixel count and line count Error flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1       ,0x206f4204) /* [RO][32] HD_DVI BVB Output Video parameters - Total Pixel count and line count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_2       ,0x206f4208) /* [RO][32] HD_DVI BVB Output Video parameters - Current Pixel count and line count */
BCHP_REGISTER_READONLY_32BIT(BCHP_HD_DVI_0_PTHRU_STATUS               ,0x206f4210) /* [RO][32] HD_DVI Passthru status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER0_STAT              ,0x206f4cd8) /* [RO][32] TIMER0 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER1_STAT              ,0x206f4cdc) /* [RO][32] TIMER1 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER2_STAT              ,0x206f4ce0) /* [RO][32] TIMER2 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HR_TMR_TIMER3_STAT              ,0x206f4ce4) /* [RO][32] TIMER3 STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 ,0x206f8014) /* [RO][32] HDMI TX 0 Input CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 ,0x206f8018) /* [RO][32] HDMI TX 0 Input CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 ,0x206f8028) /* [RO][32] HDMI TX 0 Channel CRC Checker Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 ,0x206f802c) /* [RO][32] HDMI TX 0 Channel CRC Checker Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_HDMI_PTHRU_FILL_STATUS       ,0x206f80e8) /* [RO][32] HDMI Pass-through Fill Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_FREQ_MEASURE          ,0x206f8104) /* [RO][32] DVP_HT Freqency Measure */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_MAX_FREQ              ,0x206f8108) /* [RO][32] DVP_HT Freqency Measurement Max Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_HT_DVP_HT_MIN_FREQ              ,0x206f810c) /* [RO][32] DVP_HT Freqency Measurement Min Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_AN0                            ,0x206fa008) /* [RO][32] HDCP Random Number AN (Lower Order Bits) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_AN1                            ,0x206fa00c) /* [RO][32] HDCP Random Number AN (Higher Order Bits) Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_STATUS                      ,0x206fa028) /* [RO][32] HDCP Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY                   ,0x206fa02c) /* [RO][32] HDCP Integrity Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_1      ,0x206fa05c) /* [RO][32] HDCP Integrity Checker Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_2      ,0x206fa060) /* [RO][32] HDCP Integrity Checker Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_CP_INTEGRITY_CHK_STATUS_3      ,0x206fa064) /* [RO][32] HDCP Integrity Checker Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_READ_POINTERS                  ,0x206fa078) /* [RO][32] HDMI Read Pointers Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_MAI_FORMAT                     ,0x206fa0a4) /* [RO][32] Received HDMI MAI format word */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_MAI_BUS_MONITOR_3              ,0x206fa0b4) /* [RO][32] MAI Bus Monitor Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RAM_PACKET_STATUS              ,0x206fa0c4) /* [RO][32] RAM Packet Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PACKET_FIFO_STATUS             ,0x206fa110) /* [RO][32] Packet FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDMI_13_AUDIO_STATUS_1         ,0x206fa118) /* [RO][32] HDMI 1.3 Audio Features configuration */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_UPDATE_STATUS       ,0x206fa124) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_UPDATE_STATUS_1     ,0x206fa128) /* [RO][32] Video Format Detection Circuit Update Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_1                   ,0x206fa134) /* [RO][32] VID_FORMAT_1  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_2                   ,0x206fa138) /* [RO][32] VID_FORMAT_2  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_3                   ,0x206fa13c) /* [RO][32] VID_FORMAT_3  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_4                   ,0x206fa140) /* [RO][32] VID_FORMAT_4  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_5                   ,0x206fa144) /* [RO][32] VID_FORMAT_5  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_6                   ,0x206fa148) /* [RO][32] VID_FORMAT_6  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_7                   ,0x206fa14c) /* [RO][32] VID_FORMAT_7  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_8                   ,0x206fa150) /* [RO][32] VID_FORMAT_8  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_9                   ,0x206fa154) /* [RO][32] VID_FORMAT_9  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_FORMAT_DET_10                  ,0x206fa158) /* [RO][32] VID_FORMAT_10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HSYNC_CNT                      ,0x206fa15c) /* [RO][32] HSYNC  Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_CNT_FIELD0               ,0x206fa160) /* [RO][32] VSYNC_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_CNT_FIELD1               ,0x206fa164) /* [RO][32] VSYNC_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_PIX_FIELD0               ,0x206fa168) /* [RO][32] VSYNC_PIX_CNT_FIELD0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_VSYNC_PIX_FIELD1               ,0x206fa16c) /* [RO][32] VSYNC_PIX_CNT_FIELD1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_DEEP_COLOR_CONFIG_2            ,0x206fa174) /* [RO][32] HDMI Deep Color Configuration Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_1           ,0x206fa194) /* [RO][32] RGB Pixel Monitor Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_2           ,0x206fa198) /* [RO][32] RGB Pixel Monitor Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_3           ,0x206fa19c) /* [RO][32] RGB Pixel Monitor Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_4           ,0x206fa1a0) /* [RO][32] RGB Pixel Monitor Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RGB_MONITOR_STATUS_5           ,0x206fa1a4) /* [RO][32] RGB Pixel Monitor Status Register 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HOTPLUG_STATUS                 ,0x206fa1a8) /* [RO][32] Hotplug Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDCP2TX_STATUS                 ,0x206fa20c) /* [RO][32] HDCP2TX_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_0                      ,0x206fa240) /* [RO][32] Error Count Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_1                      ,0x206fa244) /* [RO][32] Error Count Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_ERR_CNT_2                      ,0x206fa248) /* [RO][32] Error Count Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PIXEL_CNT_L                    ,0x206fa24c) /* [RO][32] Pixel Count Register Low */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_PIXEL_CNT_H                    ,0x206fa250) /* [RO][32] Pixel Count Register High */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_DEBUG1                     ,0x206fa264) /* [RO][32] HDR Debug Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_RAM_STABLE                 ,0x206fa270) /* [RO][32] HDR RAM Stable Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_HDR_DESC_BANK_TO_VSYNC_CNT     ,0x206fa274) /* [RO][32] HDR HSYNC Count Register from BVN_DESC_BANK to VSYNC */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_EM_PACKET_STATUS               ,0x206fa278) /* [RO][32] Extended Metadata Packet Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_0           ,0x206fa474) /* [RO][32] I2C CH0 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_1           ,0x206fa478) /* [RO][32] I2C CH0 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_2           ,0x206fa47c) /* [RO][32] I2C CH0 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_3           ,0x206fa480) /* [RO][32] I2C CH0 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_4           ,0x206fa484) /* [RO][32] I2C CH0 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_5           ,0x206fa488) /* [RO][32] I2C CH0 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_6           ,0x206fa48c) /* [RO][32] I2C CH0 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_RD_7           ,0x206fa490) /* [RO][32] I2C CH0 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH0_STAT           ,0x206fa494) /* [RO][32] I2C CH0 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_0           ,0x206fa50c) /* [RO][32] I2C CH1 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_1           ,0x206fa510) /* [RO][32] I2C CH1 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_2           ,0x206fa514) /* [RO][32] I2C CH1 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_3           ,0x206fa518) /* [RO][32] I2C CH1 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_4           ,0x206fa51c) /* [RO][32] I2C CH1 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_5           ,0x206fa520) /* [RO][32] I2C CH1 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_6           ,0x206fa524) /* [RO][32] I2C CH1 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_RD_7           ,0x206fa528) /* [RO][32] I2C CH1 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH1_STAT           ,0x206fa52c) /* [RO][32] I2C CH1 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_0           ,0x206fa5a4) /* [RO][32] I2C CH2 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_1           ,0x206fa5a8) /* [RO][32] I2C CH2 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_2           ,0x206fa5ac) /* [RO][32] I2C CH2 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_3           ,0x206fa5b0) /* [RO][32] I2C CH2 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_4           ,0x206fa5b4) /* [RO][32] I2C CH2 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_5           ,0x206fa5b8) /* [RO][32] I2C CH2 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_6           ,0x206fa5bc) /* [RO][32] I2C CH2 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_RD_7           ,0x206fa5c0) /* [RO][32] I2C CH2 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH2_STAT           ,0x206fa5c4) /* [RO][32] I2C CH2 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_0           ,0x206fa63c) /* [RO][32] I2C CH3 Read Data 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_1           ,0x206fa640) /* [RO][32] I2C CH3 Read Data 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_2           ,0x206fa644) /* [RO][32] I2C CH3 Read Data 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_3           ,0x206fa648) /* [RO][32] I2C CH3 Read Data 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_4           ,0x206fa64c) /* [RO][32] I2C CH3 Read Data 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_5           ,0x206fa650) /* [RO][32] I2C CH3 Read Data 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_6           ,0x206fa654) /* [RO][32] I2C CH3 Read Data 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_RD_7           ,0x206fa658) /* [RO][32] I2C CH3 Read Data 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_CH3_STAT           ,0x206fa65c) /* [RO][32] I2C CH3 Stat */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_TRANSACTION_DONE_STAT ,0x206fa668) /* [RO][32] Channel Done Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RXSTATUS   ,0x206fa670) /* [RO][32] HDCP2 RxStatus Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_STATUS0    ,0x206fa674) /* [RO][32] HDCP2 Status 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_WR_FIFO_STATUS0 ,0x206fa680) /* [RO][32] HDCP2 Write FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_CURRENT_TIMER_0 ,0x206fa6a0) /* [RO][32] HDCP2 Timer_0 and Timer_1 Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_CURRENT_TIMER_1 ,0x206fa6a4) /* [RO][32] HDCP2 Timer_2 and ENC_EN Timer Current Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_STATUS0 ,0x206fa6bc) /* [RO][32] HDCP2 Read FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_STATUS1 ,0x206fa6c0) /* [RO][32] HDCP2 Read FIFO Read Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_READ_CMD ,0x206fa6c4) /* [RO][32] HDCP2 Read FIFO Read Command Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_RD_FIFO_READ_DATA ,0x206fa6c8) /* [RO][32] HDCP2 Read FIFO Read Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_AUTO_I2C_HDCP2TX_FSM_DEBUG  ,0x206fa6f0) /* [RO][32] HDCP2 FSM Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_STATUS                  ,0x206fa848) /* [RO][32] HDMI TX Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_1 ,0x206fa860) /* [RO][32] HDMI TX Phy calibration status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_PLL_CALIBRATION_STATUS_2 ,0x206fa864) /* [RO][32] HDMI TX Phy calibration status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_PHY_RSEN_STATUS             ,0x206fa86c) /* [RO][32] HDMI TX PHY RSEN Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_INTEGRATOR_HI_STATUS        ,0x206fa8ac) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_INTEGRATOR_LO_STATUS        ,0x206fa8b0) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_RM_STATUS                      ,0x206fa8b4) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_CPU_STATUS            ,0x206fa900) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_CPU_MASK_STATUS       ,0x206fa90c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_PCI_STATUS            ,0x206fa918) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_INTR2_PCI_MASK_STATUS       ,0x206fa924) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_CPU_STATUS     ,0x206fa980) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_CPU_MASK_STATUS ,0x206fa98c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_PCI_STATUS     ,0x206fa998) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_SCDC_INTR2_0_PCI_MASK_STATUS ,0x206fa9a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS     ,0x206faa00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_MASK_STATUS ,0x206faa0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_PCI_STATUS     ,0x206faa18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDCP2_TX_HAE_INTR2_0_PCI_MASK_STATUS ,0x206faa24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS      ,0x206faa80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS ,0x206faa8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS      ,0x206faa98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS ,0x206faaa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_VERSION                         ,0x20980110) /* [RO][32] Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_IDCT                      ,0x20980180) /* [RO][32] IDCT Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RAS_HW                    ,0x20980184) /* [RO][32] RAS Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RAS_FLAG                  ,0x20980188) /* [RO][32] Ras Flag Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_HORCOL                    ,0x2098018c) /* [RO][32] HorCol Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_PNG                       ,0x20980190) /* [RO][32] PNG Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_RLE                       ,0x20980194) /* [RO][32] RLE Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_GIF                       ,0x20980198) /* [RO][32] GIF Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_DEBUG_SYM_DCD                   ,0x2098019c) /* [RO][32] Symb Dcd Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RAW_BYTE_CNT               ,0x20980808) /* [RO][32] Raw Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_BSHIFT_POS                 ,0x2098080c) /* [RO][32] Stream Bit-shifter position */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_BYTE                ,0x20980820) /* [RO][32] Stream Read Raw Byte */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_JPEG_MARKER                ,0x2098082c) /* [RO][32] JPEG Marker Code */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_WORD_BE             ,0x20980830) /* [RO][32] Read Raw Word Big-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_LWORD_BE            ,0x20980834) /* [RO][32] Read Raw LWord Big-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_WORD_LE             ,0x20980838) /* [RO][32] Read Raw Word Little-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_RD_RAW_LWORD_LE            ,0x2098083c) /* [RO][32] Read Raw LWord Little-endian */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_PEEK_RAW_BYTE              ,0x20980840) /* [RO][32] Stream Peek Raw Byte */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_STRM_DEBUG                      ,0x2098087c) /* [RO][32] Stream Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_BYTE_COUNT               ,0x20980c28) /* [RO][32] Decoder Output Byte Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_FIFO              ,0x20980c2c) /* [RO][32] Status bits for PDMA fifo */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_SW_PIXEL          ,0x20980c30) /* [RO][32] Soft reset and rpfsm status (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_START_STORE       ,0x20980c34) /* [RO][32] Current SDRAM write address (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_SD_ADDR           ,0x20980c38) /* [RO][32] current SDRAM write address (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_WR                ,0x20980c3c) /* [RO][32] Status bits for SDRAM write (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_OUTPUT_STATUS_FRAG              ,0x20980c40) /* [RO][32] Status bits for frag count (debug) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_ARC_CPU_INT_STAT                ,0x20980f14) /* [RO][32] CPU Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_ARC_SDRAM_STATUS                ,0x20980f50) /* [RO][32] SDRAM Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_ARCDMA_STATUS                   ,0x20981840) /* [RO][32] \"DMA status\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_PEEK_BITS_START_PEEK            ,0x20982b00) /* [RO][32] Peek Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_PEEK_BITS_END_PEEK              ,0x20982b3c) /* [RO][32] Peek Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_EXTRACT_BITS_START_AD           ,0x20982b40) /* [RO][32] Extract Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_EXTRACT_BITS_END_AD             ,0x20982b7c) /* [RO][32] Extract Bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_AC0_LOOKUP            ,0x20983a80) /* [RO][32] JPEG_AC0_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_AC1_LOOKUP            ,0x20983a84) /* [RO][32] JPEG_AC1_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_DC0_LOOKUP            ,0x20983a88) /* [RO][32] JPEG_DC0_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_SYMB_JPEG_DC1_LOOKUP            ,0x20983a8c) /* [RO][32] JPEG_DC1_LOOKUP */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_GR_REVISION                     ,0x209a0000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_CPU_STATUS                   ,0x209a0100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_CPU_MASK_STATUS              ,0x209a010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_PCI_STATUS                   ,0x209a0118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SID_L2_PCI_MASK_STATUS              ,0x209a0124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_REVISION                       ,0x209b0000) /* [RO][32] M2MC Revision register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_LIST_STATUS                    ,0x209b0010) /* [RO][32] RDMA Linked List Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_LIST_CURR_PKT_ADDR             ,0x209b0018) /* [RO][32] RDMA Linked List Current Packet Address Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_STATUS                    ,0x209b001c) /* [RO][32] Blit status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_SRC_ADDRESS_MSB           ,0x209b0020) /* [RO][32] Blit status source feeder current address MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_SRC_ADDRESS               ,0x209b0024) /* [RO][32] Blit status source feeder current address */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_SRC_S1_ADDRESS_MSB        ,0x209b0028) /* [RO][32] Blit status source feeder current address MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_SRC_S1_ADDRESS            ,0x209b002c) /* [RO][32] Blit status source feeder current address */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_DEST_ADDRESS_MSB          ,0x209b0030) /* [RO][32] Blit status destination feeder current address MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_DEST_ADDRESS              ,0x209b0034) /* [RO][32] Blit status destination feeder current address */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_OUTPUT_ADDRESS_MSB        ,0x209b0038) /* [RO][32] Blit status output feeder current address MSB */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BLIT_OUTPUT_ADDRESS            ,0x209b003c) /* [RO][32] Blit status output feeder current address */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_REVISION         ,0x209b0070) /* [RO][32] BSTC Compression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_CHECKSUM_STATUS  ,0x209b007c) /* [RO][32] BSTC Compression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_COMPRESS_DEBUG_STATUS     ,0x209b0088) /* [RO][32] BSTC Compression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_REVISION       ,0x209b0090) /* [RO][32] BSTC Decompression Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_CHECKSUM_STATUS ,0x209b009c) /* [RO][32] BSTC Decompression Checksum Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_BSTC_DECOMPRESS_DEBUG_STATUS   ,0x209b00a8) /* [RO][32] BSTC Decompression Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_CPU_STATUS                  ,0x209b1000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_CPU_MASK_STATUS             ,0x209b100c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_PCI_STATUS                  ,0x209b1018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_L2_PCI_MASK_STATUS             ,0x209b1024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_M2MC_GR_REVISION                    ,0x209b1800) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_CPU_STATUS ,0x20a00000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_CPU_MASK_STATUS ,0x20a0000c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_PCI_STATUS ,0x20a00018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_DONE_INTR2_PCI_MASK_STATUS ,0x20a00024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_REVISION                 ,0x20a00088) /* [RO][32] Data Transport Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_SUB_MODULE_SOFT_INIT_STATUS ,0x20a000bc) /* [RO][32] Software initialization control for XPT sub-blocks */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PLAYBACKS            ,0x20a000d4) /* [RO][32] Data Transport max number of playbacks supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PID_PARSERS          ,0x20a000d8) /* [RO][32] Data Transport max number of PID parsers supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PID_CHANNELS         ,0x20a000dc) /* [RO][32] Data Transport max number of PID channels supported excluding MEMDMA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MEMDMA_MAX_PID_CHANNELS  ,0x20a000e0) /* [RO][32] Data Transport max number of PID channels supported for MEMDMA */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_INPUT_BANDS          ,0x20a000e4) /* [RO][32] Data Transport max number of input bands supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_PCRS                 ,0x20a000e8) /* [RO][32] Data Transport max number of PCRs supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_TPIT_CHANNELS        ,0x20a000ec) /* [RO][32] Data Transport max number of TPIT channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_RAVE_CONTEXTS        ,0x20a000f0) /* [RO][32] Data Transport max number of RAVE contexts supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_RMX_CHANNELS         ,0x20a000f4) /* [RO][32] Data Transport max number of RMX channels supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_MSG_BUFFERS          ,0x20a000f8) /* [RO][32] Data Transport max number of MSG buffers supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_BUS_IF_MAX_SCDS                 ,0x20a000fc) /* [RO][32] Data Transport max number of SCDs supported */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_WR_RDY_ACCEPT_STATUS     ,0x20a00178) /* [RO][32] Ready Accept Status On the Wr XMEM interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_STATUS_CL0_6 ,0x20a0017c) /* [RO][32] Ready Accept Status On the RD XMEM interface for CL0_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_LCTOXMEM ,0x20a00180) /* [RO][32] Ready Accept Status on the RD XMEM interface for Playback LC to xmem */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_RD_RDY_ACCEPT_PB_XMEMTOLC ,0x20a00184) /* [RO][32] Ready Accept Status On the RD XMEM interface for Playback xmem to LC */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION_CTRL          ,0x20a0018c) /* [RO][32] DRAM Secured Address Range1-7 status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_START_LO     ,0x20a00190) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_START_HI     ,0x20a00194) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_END_LO       ,0x20a00198) /* [RO][32] DRAM Secured Address Range1 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION1_END_HI       ,0x20a0019c) /* [RO][32] DRAM Secured Address Range1 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_START_LO     ,0x20a001a0) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_START_HI     ,0x20a001a4) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_END_LO       ,0x20a001a8) /* [RO][32] DRAM Secured Address Range2 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION2_END_HI       ,0x20a001ac) /* [RO][32] DRAM Secured Address Range2 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_START_LO     ,0x20a001b0) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_START_HI     ,0x20a001b4) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_END_LO       ,0x20a001b8) /* [RO][32] DRAM Secured Address Range3 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION3_END_HI       ,0x20a001bc) /* [RO][32] DRAM Secured Address Range3 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_START_LO     ,0x20a001c0) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_START_HI     ,0x20a001c4) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_END_LO       ,0x20a001c8) /* [RO][32] DRAM Secured Address Range4 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION4_END_HI       ,0x20a001cc) /* [RO][32] DRAM Secured Address Range4 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_START_LO     ,0x20a001d0) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_START_HI     ,0x20a001d4) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_END_LO       ,0x20a001d8) /* [RO][32] DRAM Secured Address Range5 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION5_END_HI       ,0x20a001dc) /* [RO][32] DRAM Secured Address Range5 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_START_LO     ,0x20a001e0) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_START_HI     ,0x20a001e4) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_END_LO       ,0x20a001e8) /* [RO][32] DRAM Secured Address Range6 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION6_END_HI       ,0x20a001ec) /* [RO][32] DRAM Secured Address Range6 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_START_LO     ,0x20a001f0) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_START_HI     ,0x20a001f4) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_END_LO       ,0x20a001f8) /* [RO][32] DRAM Secured Address Range7 Start (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XMEMIF_SEC_REGION7_END_HI       ,0x20a001fc) /* [RO][32] DRAM Secured Address Range7 Start (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_FE_SP_PD_MEM_PWR_DN_STATUS  ,0x20a00220) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MCPB_SP_PD_MEM_PWR_DN_STATUS ,0x20a00228) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MEMDMA_SP_PD_MEM_PWR_DN_STATUS ,0x20a00230) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_MSG_SP_PD_MEM_PWR_DN_STATUS ,0x20a00238) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_RAVE_SP_PD_MEM_PWR_DN_STATUS ,0x20a00240) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_TSIO_SP_PD_MEM_PWR_DN_STATUS ,0x20a00248) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_PCROFFSET_SP_PD_MEM_PWR_DN_STATUS ,0x20a00250) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_PSUB_SP_PD_MEM_PWR_DN_STATUS ,0x20a00258) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_RSBUFF_SP_PD_MEM_PWR_DN_STATUS ,0x20a00260) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_XCBUFF_SP_PD_MEM_PWR_DN_STATUS ,0x20a00268) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_WAKEUP_SP_PD_MEM_PWR_DN_STATUS ,0x20a00270) /* [RO][32] Power Management control */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x20a00288) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_FR_CLK_VALUE_HI         ,0x20a002ac) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_FR_CLK_VALUE_LO         ,0x20a002b0) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_GT_CLK_VALUE_HI         ,0x20a002b4) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_HWG_GT_CLK_VALUE_LO         ,0x20a002b8) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_CLK_GATE_SUB_MODULE_STATUS ,0x20a00388) /* [RO][32] Hardware Controlled Clock Gating sub-module status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_HI ,0x20a003ac) /* [RO][32] Free running clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_FR_CLK_VALUE_LO ,0x20a003b0) /* [RO][32] Free running clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_HI ,0x20a003b4) /* [RO][32] Gated Clock higher value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PMU_SCB_SCB_HWG_GT_CLK_VALUE_LO ,0x20a003b8) /* [RO][32] Gated Clock lower value */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_GR_REVISION                     ,0x20a00400) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_EXT_CTRL27            ,0x20a0202c) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_HI                    ,0x20a02030) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_LO                    ,0x20a02034) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PWM_CTRLVALUE             ,0x20a02038) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_LAST_PCR_HI               ,0x20a0203c) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_LAST_PCR_LO               ,0x20a02040) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_STC_BASE_LSBS             ,0x20a02048) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PHASE_ERROR               ,0x20a0204c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR0_PCR_COUNT                 ,0x20a02064) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_EXT_CTRL27            ,0x20a020ac) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_HI                    ,0x20a020b0) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_LO                    ,0x20a020b4) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PWM_CTRLVALUE             ,0x20a020b8) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_LAST_PCR_HI               ,0x20a020bc) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_LAST_PCR_LO               ,0x20a020c0) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_STC_BASE_LSBS             ,0x20a020c8) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PHASE_ERROR               ,0x20a020cc) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR1_PCR_COUNT                 ,0x20a020e4) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_EXT_CTRL27            ,0x20a0212c) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_HI                    ,0x20a02130) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_LO                    ,0x20a02134) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PWM_CTRLVALUE             ,0x20a02138) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_LAST_PCR_HI               ,0x20a0213c) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_LAST_PCR_LO               ,0x20a02140) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_STC_BASE_LSBS             ,0x20a02148) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PHASE_ERROR               ,0x20a0214c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR2_PCR_COUNT                 ,0x20a02164) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_EXT_CTRL27            ,0x20a021ac) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_HI                    ,0x20a021b0) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_LO                    ,0x20a021b4) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PWM_CTRLVALUE             ,0x20a021b8) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_LAST_PCR_HI               ,0x20a021bc) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_LAST_PCR_LO               ,0x20a021c0) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_STC_BASE_LSBS             ,0x20a021c8) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PHASE_ERROR               ,0x20a021cc) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR3_PCR_COUNT                 ,0x20a021e4) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_EXT_CTRL27            ,0x20a0222c) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_HI                    ,0x20a02230) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_LO                    ,0x20a02234) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PWM_CTRLVALUE             ,0x20a02238) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_LAST_PCR_HI               ,0x20a0223c) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_LAST_PCR_LO               ,0x20a02240) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_STC_BASE_LSBS             ,0x20a02248) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PHASE_ERROR               ,0x20a0224c) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR4_PCR_COUNT                 ,0x20a02264) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_EXT_CTRL27            ,0x20a022ac) /* [RO][32] Data Transport PCR STC Extension Control Register (Test Only) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_HI                    ,0x20a022b0) /* [RO][32] Data Transport PCR STC MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_LO                    ,0x20a022b4) /* [RO][32] Data Transport PCR STC LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PWM_CTRLVALUE             ,0x20a022b8) /* [RO][32] Data Transport PCR PWM Control Value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_LAST_PCR_HI               ,0x20a022bc) /* [RO][32] Data Transport PCR Last PCR MSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_LAST_PCR_LO               ,0x20a022c0) /* [RO][32] Data Transport PCR Last PCR LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_STC_BASE_LSBS             ,0x20a022c8) /* [RO][32] Data Transport PCR STC Base LSBs Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PHASE_ERROR               ,0x20a022cc) /* [RO][32] Timebase Last Phase Error */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_DPCR5_PCR_COUNT                 ,0x20a022e4) /* [RO][32] Data Transport PCR Phase Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB0_STAT1                ,0x20a02a10) /* [RO][32] Channel 0 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB0_STAT2                ,0x20a02a14) /* [RO][32] Channel 0 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB1_STAT1                ,0x20a02a28) /* [RO][32] Channel 1 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB1_STAT2                ,0x20a02a2c) /* [RO][32] Channel 1 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB2_STAT1                ,0x20a02a40) /* [RO][32] Channel 2 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB2_STAT2                ,0x20a02a44) /* [RO][32] Channel 2 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB3_STAT1                ,0x20a02a58) /* [RO][32] Channel 3 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB3_STAT2                ,0x20a02a5c) /* [RO][32] Channel 3 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB4_STAT1                ,0x20a02a70) /* [RO][32] Channel 4 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB4_STAT2                ,0x20a02a74) /* [RO][32] Channel 4 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB5_STAT1                ,0x20a02a88) /* [RO][32] Channel 5 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB5_STAT2                ,0x20a02a8c) /* [RO][32] Channel 5 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB6_STAT1                ,0x20a02aa0) /* [RO][32] Channel 6 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB6_STAT2                ,0x20a02aa4) /* [RO][32] Channel 6 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB7_STAT1                ,0x20a02ab8) /* [RO][32] Channel 7 Status Word 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_PSUB7_STAT2                ,0x20a02abc) /* [RO][32] Channel 7 Status Word 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PSUB_DEBUG_REG                  ,0x20a02b84) /* [RO][32] PSUB Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MPOD_RES_FIELD                  ,0x20a02c0c) /* [RO][32] MPOD Reserved Fields Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PAUSE_STATUS_PBP         ,0x20a04e3c) /* [RO][32] RS Buffer Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_WR_DEBUG                 ,0x20a04e58) /* [RO][32] RS Buffer Write Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_RD_DEBUG                 ,0x20a04e5c) /* [RO][32] RS Buffer Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_MPOD_RD_DEBUG            ,0x20a04e60) /* [RO][32] RS Buffer MPOD Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSIO_RD_DEBUG            ,0x20a04e64) /* [RO][32] RS Buffer TSIO Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_IBP_BUFFER_IDLE          ,0x20a04e78) /* [RO][32] RS Buffer IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_PBP_BUFFER_IDLE          ,0x20a04e7c) /* [RO][32] RS Buffer PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_MPOD_IBP_BUFFER_IDLE     ,0x20a04ea0) /* [RO][32] RS Buffer MPOD IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TSIO_IBP_BUFFER_IDLE     ,0x20a04eb4) /* [RO][32] RS Buffer TSIO IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG1                ,0x20a04f24) /* [RO][32] RS Buffer Transponder Bonding Debug2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG2                ,0x20a04f28) /* [RO][32] RS Buffer Transponder Bonding Debug3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG3                ,0x20a04f2c) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG4                ,0x20a04f30) /* [RO][32] RS Buffer Transponder Bonding Debug5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG5                ,0x20a04f34) /* [RO][32] RS Buffer Transponder Bonding Debug6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG6                ,0x20a04f38) /* [RO][32] RS Buffer Transponder Bonding Debug7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG7                ,0x20a04f3c) /* [RO][32] RS Buffer Transponder Bonding Debug8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG8                ,0x20a04f40) /* [RO][32] RS Buffer Transponder Bonding Debug1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG9                ,0x20a04f44) /* [RO][32] RS Buffer Transponder Bonding Debug2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG10               ,0x20a04f48) /* [RO][32] RS Buffer Transponder Bonding Debug3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG11               ,0x20a04f4c) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RSBUFF_TB_DEBUG12               ,0x20a04f50) /* [RO][32] RS Buffer Transponder Bonding Debug4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RAVE_PAUSE_STATUS_PBP    ,0x20a07844) /* [RO][32] XC Buffer RAVE Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RAVE_PAUSE_STATUS_IBP    ,0x20a07848) /* [RO][32] XC Buffer RAVE Pause Status IBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_MSG_PAUSE_STATUS_PBP     ,0x20a0784c) /* [RO][32] XC Buffer MSG Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_MSG_PAUSE_STATUS_IBP     ,0x20a07850) /* [RO][32] XC Buffer MSG Pause Status IBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX0_PAUSE_STATUS_PBP    ,0x20a07854) /* [RO][32] XC Buffer RMX0 Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX0_PAUSE_STATUS_IBP    ,0x20a07858) /* [RO][32] XC Buffer RMX0 Pause Status IBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX1_PAUSE_STATUS_PBP    ,0x20a0785c) /* [RO][32] XC Buffer RMX1 Pause Status PBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX1_PAUSE_STATUS_IBP    ,0x20a07860) /* [RO][32] XC Buffer RMX1 Pause Status IBP */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_WR_DEBUG                 ,0x20a07cb8) /* [RO][32] XC Buffer Write Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX0_RD_DEBUG            ,0x20a07cbc) /* [RO][32] XC Buffer RMX0 Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX1_RD_DEBUG            ,0x20a07cc0) /* [RO][32] XC Buffer RMX1 Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_MSG_RD_DEBUG             ,0x20a07cc4) /* [RO][32] XC Buffer MSG Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RAVE_RD_DEBUG            ,0x20a07cc8) /* [RO][32] XC Buffer RAVE Read Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RAVE_IBP_BUFFER_IDLE     ,0x20a07ce8) /* [RO][32] XC Buffer RAVE IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RAVE_PBP_BUFFER_IDLE     ,0x20a07cec) /* [RO][32] XC Buffer RAVE PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_MSG_IBP_BUFFER_IDLE      ,0x20a07d10) /* [RO][32] XC Buffer MSG IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_MSG_PBP_BUFFER_IDLE      ,0x20a07d14) /* [RO][32] XC Buffer MSG PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX0_IBP_BUFFER_IDLE     ,0x20a07d38) /* [RO][32] XC Buffer RMX0 IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX0_PBP_BUFFER_IDLE     ,0x20a07d3c) /* [RO][32] XC Buffer RMX0 PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX1_IBP_BUFFER_IDLE     ,0x20a07d60) /* [RO][32] XC Buffer RMX1 IBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_XCBUFF_RMX1_PBP_BUFFER_IDLE     ,0x20a07d64) /* [RO][32] XC Buffer RMX1 PBP Buffer Idle Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0         ,0x20a08084) /* [RO][32] STC 32-bit Snapshot0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0_HI      ,0x20a08088) /* [RO][32] STC 42-bit Snapshot0 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT0_LO      ,0x20a0808c) /* [RO][32] STC 42-bit Snapshot0 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1         ,0x20a08094) /* [RO][32] STC 32-bit Snapshot1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1_HI      ,0x20a08098) /* [RO][32] STC 42-bit Snapshot1 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT1_LO      ,0x20a0809c) /* [RO][32] STC 42-bit Snapshot1 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2         ,0x20a080a4) /* [RO][32] STC 32-bit Snapshot2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2_HI      ,0x20a080a8) /* [RO][32] STC 42-bit Snapshot2 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT2_LO      ,0x20a080ac) /* [RO][32] STC 42-bit Snapshot2 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3         ,0x20a080b4) /* [RO][32] STC 32-bit Snapshot3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3_HI      ,0x20a080b8) /* [RO][32] STC 42-bit Snapshot3 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT3_LO      ,0x20a080bc) /* [RO][32] STC 42-bit Snapshot3 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4         ,0x20a080c4) /* [RO][32] STC 32-bit Snapshot4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4_HI      ,0x20a080c8) /* [RO][32] STC 42-bit Snapshot4 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT4_LO      ,0x20a080cc) /* [RO][32] STC 42-bit Snapshot4 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5         ,0x20a080d4) /* [RO][32] STC 32-bit Snapshot5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5_HI      ,0x20a080d8) /* [RO][32] STC 42-bit Snapshot5 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT5_LO      ,0x20a080dc) /* [RO][32] STC 42-bit Snapshot5 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6         ,0x20a080e4) /* [RO][32] STC 32-bit Snapshot6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6_HI      ,0x20a080e8) /* [RO][32] STC 42-bit Snapshot6 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT6_LO      ,0x20a080ec) /* [RO][32] STC 42-bit Snapshot6 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7         ,0x20a080f4) /* [RO][32] STC 32-bit Snapshot7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7_HI      ,0x20a080f8) /* [RO][32] STC 42-bit Snapshot7 (MSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_PCROFFSET_STC_SNAPSHOT7_LO      ,0x20a080fc) /* [RO][32] STC 42-bit Snapshot7 (LSbs) */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_RX_CTS_STATUS ,0x20a0d034) /* [RO][32] Received CTS status from the smartcard */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_CLK_SEL_VALUE ,0x20a0d04c) /* [RO][32] TSIO Clk select final value as realised by h/w */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TV_STATUS ,0x20a0d050) /* [RO][32] TV status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_0 ,0x20a0d054) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_1 ,0x20a0d058) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_2 ,0x20a0d05c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_3 ,0x20a0d060) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_4 ,0x20a0d064) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_5 ,0x20a0d068) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_6 ,0x20a0d06c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CONFIG_REGISTERS_TSIO_DEBUG_7 ,0x20a0d070) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_TRAINING_MEMORY_ADDR ,0x20a0f02c) /* [RO][32] Current Address of the Training Memory */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_VDL_CALIB_STATUS ,0x20a0f05c) /* [RO][32] VDL auto-calib status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_A_VALUE ,0x20a0f064) /* [RO][32] Current Value for XVDL_A */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_B_VALUE ,0x20a0f068) /* [RO][32] Current Value for XVDL_B */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CURR_XVDL_C_VALUE ,0x20a0f06c) /* [RO][32] Current Value for XVDL_C */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_SYNC_STATUS ,0x20a0f074) /* [RO][32] TSIO Sync status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_SYNC_COUNT ,0x20a0f078) /* [RO][32] Received sync count statistics for debug purposes */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_0 ,0x20a0f07c) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_1 ,0x20a0f080) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_CALIB_DEBUG_2 ,0x20a0f084) /* [RO][32] TSIO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCM_STATUS ,0x20a0f098) /* [RO][32] Status register for DLCM event capture logic */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCM_GLOBAL_CLK_COUNT ,0x20a0f09c) /* [RO][32] Total number of clock cycles elapsed during DLCM observation */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_EVENT_COUNT ,0x20a0f0a0) /* [RO][32] DLCM_L event count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT1 ,0x20a0f0a4) /* [RO][32] DLCM_L event marker#1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT2 ,0x20a0f0a8) /* [RO][32] DLCM_L event marker#2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_MARKER_COUNT3 ,0x20a0f0ac) /* [RO][32] DLCM_L event marker#3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_EVENT_COUNT ,0x20a0f0b0) /* [RO][32] DLCM_R event count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT1 ,0x20a0f0b4) /* [RO][32] DLCM_R event marker#1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT2 ,0x20a0f0b8) /* [RO][32] DLCM_R event marker#2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_MARKER_COUNT3 ,0x20a0f0bc) /* [RO][32] DLCM_R event marker#3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCML_SAMPLES ,0x20a0f0c0) /* [RO][32] Bit samples of the DLCM_L bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_CENTER_SAMPLES ,0x20a0f0c4) /* [RO][32] Bit samples of the center tap bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_CALIB_REGISTERS_DEBUG_DLCMR_SAMPLES ,0x20a0f0c8) /* [RO][32] Bit samples of the DLCM_R bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_CPU_STATUS         ,0x20a0fc00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_CPU_MASK_STATUS    ,0x20a0fc0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_PCI_STATUS         ,0x20a0fc18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_TSIO_INTR_L2_PCI_MASK_STATUS    ,0x20a0fc24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FULL_PID_PARSER_LATEST_INTR_CH_NUM ,0x20a1404c) /* [RO][32] LATEST_INTR_CH_NUM Latest Interrupt Channel Num Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_0                  ,0x20a200b0) /* [RO][32] TV Status_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_1                  ,0x20a200b4) /* [RO][32] TV Status_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_2                  ,0x20a200b8) /* [RO][32] TV Status_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_3                  ,0x20a200bc) /* [RO][32] TV Status_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TV_STATUS_4                  ,0x20a200c0) /* [RO][32] TV Status_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF0_STATUS                 ,0x20a2042c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_FE_TSMF1_STATUS                 ,0x20a2043c) /* [RO][32] Data Transport TSMF Demultiplexer -- Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_00_31         ,0x20a30080) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 00-31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_32_63         ,0x20a30084) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 32-63 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_64_95         ,0x20a30088) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 64-95 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_AVAIL_96_127        ,0x20a3008c) /* [RO][32] Per DMA Message Buffer Data Available Status for DMA message buffers 96-127 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_START_CNT               ,0x20a30158) /* [RO][32] Message Start Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_END_CNT                 ,0x20a3015c) /* [RO][32] Message End Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_FILTER_FAIL_CNT         ,0x20a30160) /* [RO][32] Message Filter Fail Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_ERR_CK_FAIL_CNT         ,0x20a30164) /* [RO][32] Message Error Check Fail Count Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_0                 ,0x20a3ca00) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_1                 ,0x20a3ca04) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_2                 ,0x20a3ca08) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_3                 ,0x20a3ca10) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_MSG_DEBUG_4                 ,0x20a3ca14) /* [RO][32] Message Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a3fb00) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a3fb04) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a3fb08) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a3fb0c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W2_STATUS ,0x20a3fb20) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W3_STATUS ,0x20a3fb24) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W2_MASK_STATUS ,0x20a3fb28) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_CPU_INTR_AGGREGATOR_INTR_W3_MASK_STATUS ,0x20a3fb2c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a3fb40) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a3fb44) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a3fb48) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a3fb4c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W2_STATUS ,0x20a3fb60) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W3_STATUS ,0x20a3fb64) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W2_MASK_STATUS ,0x20a3fb68) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_PCI_INTR_AGGREGATOR_INTR_W3_MASK_STATUS ,0x20a3fb6c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_CPU_STATUS  ,0x20a3fb80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a3fb8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_PCI_STATUS  ,0x20a3fb98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_DAT_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a3fba4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_CPU_STATUS ,0x20a3fc00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_CPU_MASK_STATUS ,0x20a3fc0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_PCI_STATUS ,0x20a3fc18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_00_31_L2_W0_PCI_MASK_STATUS ,0x20a3fc24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_CPU_STATUS ,0x20a3fc40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_CPU_MASK_STATUS ,0x20a3fc4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_PCI_STATUS ,0x20a3fc58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_32_63_L2_W1_PCI_MASK_STATUS ,0x20a3fc64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_CPU_STATUS ,0x20a3fc80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_CPU_MASK_STATUS ,0x20a3fc8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_PCI_STATUS ,0x20a3fc98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_64_95_L2_W2_PCI_MASK_STATUS ,0x20a3fca4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_CPU_STATUS ,0x20a3fcc0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_CPU_MASK_STATUS ,0x20a3fccc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_PCI_STATUS ,0x20a3fcd8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_DAT_RDY_INTR_96_127_L2_W3_PCI_MASK_STATUS ,0x20a3fce4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_CPU_STATUS ,0x20a3fe00) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_CPU_MASK_STATUS ,0x20a3fe0c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_PCI_STATUS ,0x20a3fe18) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_00_31_L2_W8_PCI_MASK_STATUS ,0x20a3fe24) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_CPU_STATUS ,0x20a3fe40) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_CPU_MASK_STATUS ,0x20a3fe4c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_PCI_STATUS ,0x20a3fe58) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_32_63_L2_W9_PCI_MASK_STATUS ,0x20a3fe64) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_STATUS ,0x20a3fe80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_CPU_MASK_STATUS ,0x20a3fe8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_STATUS ,0x20a3fe98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_64_95_L2_W10_PCI_MASK_STATUS ,0x20a3fea4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_STATUS ,0x20a3fec0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_CPU_MASK_STATUS ,0x20a3fecc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_STATUS ,0x20a3fed8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MSG_BUF_OVFL_INTR_96_127_L2_W11_PCI_MASK_STATUS ,0x20a3fee4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_IMEM_ACCESS_STATUS     ,0x20a43204) /* [RO][32] XPU IMEM ACCESS STATUS REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_0         ,0x20a43214) /* [RO][32] XPU TEST OBSERVE REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_1         ,0x20a43218) /* [RO][32] XPU TEST OBSERVE REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_XPU_TEST_OBSERVE_EXT_IO    ,0x20a4321c) /* [RO][32] XPU TEST OBSERVE EXT IO REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_RAVE_DIAGNOSTICS_READ      ,0x20a43228) /* [RO][32] RAVE Diagnostics Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_AV_STATUS                  ,0x20a43238) /* [RO][32] RAVE Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PACKET_COUNT               ,0x20a4323c) /* [RO][32] RAVE input packet counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_AV_STATUS2                 ,0x20a43298) /* [RO][32] RAVE Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a4f000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a4f004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a4f008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a4f00c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a4f020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a4f024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a4f028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a4f02c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_CPU_STATUS_MISC ,0x20a4f040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_CPU_MASK_STATUS_MISC ,0x20a4f04c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_PCI_STATUS_MISC ,0x20a4f058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_MISC_L2_INTR_PCI_MASK_STATUS_MISC ,0x20a4f064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f08c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_EMU_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f0a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f10c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_PUSI_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f18c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TEI_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f1a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f20c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CC_ERROR_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f280) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f28c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f2a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f30c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_OVERFLOW_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f380) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f38c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_SPLICE_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f3a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f40c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_LAST_CMD_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f480) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f48c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f498) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f4a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f500) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f50c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f518) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f524) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f580) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f58c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f598) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_LOWER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f5a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f600) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f60c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f618) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_UPPER_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f624) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f680) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f68c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f698) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_CDB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f6a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f700) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f70c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f718) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_ITB_MIN_DEPTH_THRESH_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f724) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f780) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f78c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f798) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TSIO_DMA_END_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f7a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_CPU_STATUS_0_31 ,0x20a4f800) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_CPU_MASK_STATUS_0_31 ,0x20a4f80c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_PCI_STATUS_0_31 ,0x20a4f818) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_FW_GENERIC_1_CX00_31_L2_INTR_PCI_MASK_STATUS_0_31 ,0x20a4f824) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_STATUS_0_31 ,0x20a4ff80) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_CPU_MASK_STATUS_0_31 ,0x20a4ff8c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_STATUS_0_31 ,0x20a4ff98) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_RAVE_TO_SCPU_L2_INTR_0_31_PCI_MASK_STATUS_0_31 ,0x20a4ffa4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a68000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a68004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a68008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a6800c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a68020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a68024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a68028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a6802c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a68040) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a68044) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a68048) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_SCPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a6804c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_STATUS     ,0x20a68100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_CPU_MASK_STATUS ,0x20a6810c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_PCI_STATUS     ,0x20a68118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_PCI_MASK_STATUS ,0x20a68124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_SCPU_STATUS    ,0x20a68130) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_BTP_INTR_L2_SCPU_MASK_STATUS ,0x20a6813c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_CPU_STATUS ,0x20a68200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_CPU_MASK_STATUS ,0x20a6820c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_PCI_STATUS ,0x20a68218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_PCI_MASK_STATUS ,0x20a68224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_SCPU_STATUS ,0x20a68230) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_OVERFLOW_INTR_L2_SCPU_MASK_STATUS ,0x20a6823c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_STATUS ,0x20a68300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_CPU_MASK_STATUS ,0x20a6830c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_STATUS ,0x20a68318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x20a68324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_STATUS ,0x20a68330) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_DESC_DONE_INTR_L2_SCPU_MASK_STATUS ,0x20a6833c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_CPU_STATUS      ,0x20a68400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_CPU_MASK_STATUS ,0x20a6840c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_PCI_STATUS      ,0x20a68418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_PCI_MASK_STATUS ,0x20a68424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_SCPU_STATUS     ,0x20a68430) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_INTR_L2_SCPU_MASK_STATUS ,0x20a6843c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_CONTROL_READY           ,0x20a68510) /* [RO][32] READY Bit */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_MOVED ,0x20a68600) /* [RO][32] Perfmeter: Number of accepted input data words. */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_NOT_READY ,0x20a68604) /* [RO][32] Perfmeter: Number of cycles with READY=0 at the input */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_DATA_NOT_ACCEPTED ,0x20a68608) /* [RO][32] Perfmeter: Number of cycles with READY=1, ACCEPT=0 at the input */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_HEADER_MOVED ,0x20a6860c) /* [RO][32] Perfmeter: Total number of X-header words accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_INPUT_PAYLD_MOVED ,0x20a68610) /* [RO][32] Perfmeter: Total number of X-packet payload words accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_INPUT_PACKETS_TOTAL ,0x20a68614) /* [RO][32] Perfmeter: Total number of packets accepted from XPT Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_MOVED ,0x20a68618) /* [RO][32] Perfmeter: Number of accepted output data words */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_NOT_READY ,0x20a6861c) /* [RO][32] Perfmeter: Number of cycles with READY=0 at the output */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_DATA_NOT_ACCEPTED ,0x20a68620) /* [RO][32] Perfmeter: Number of cycles with READY=1, ACCEPT=0 at the output */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_HEADER_MOVED ,0x20a68624) /* [RO][32] Perfmeter: Total number of X-header words sent to XMEMIF */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_OUTPUT_PAYLD_MOVED ,0x20a68628) /* [RO][32] Perfmeter: Total number of X-packet payload sent to XMEMIF */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_OUTPUT_PACKETS_TOTAL ,0x20a6862c) /* [RO][32] Perfmeter: Total number of packets sent to XMEMIF Security */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_NUM_DESCRIPTORS ,0x20a68630) /* [RO][32] Perfmeter: Number of Descriptors read */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_DESCR_READS     ,0x20a68634) /* [RO][32] Perfmeter: Number of Descriptor read Transactions */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_DATA_STALL_CLOCKS ,0x20a68638) /* [RO][32] Perfmeter: Number of clocks when the data transfer was stalled */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_BYTES_TXFERED ,0x20a68640) /* [RO][32] Perfmeter: Number of bytes transferred by the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_DATA_STALL_CLOCKS ,0x20a68644) /* [RO][32] Perfmeter: Number of clocks when the data transfer was stalled for the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_ACCEPTED ,0x20a68648) /* [RO][32] Perfmeter: Number of Packets accepted by the channel */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_REJECTED_OVERFLOW ,0x20a6864c) /* [RO][32] Perfmeter: Number of Packets dropped by the channel due to Overflow */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_PACKETS_REJECTED_RUN_VERSION ,0x20a68650) /* [RO][32] Perfmeter: Number of Packets dropped by the channel due to RUN_VERSION mismatch */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_READING_DESCRIPTORS ,0x20a68654) /* [RO][32] Perfmeter: Number of clocks spent by the channel reading descriptors */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_PM_RESULTS_CHAN_SLEEP      ,0x20a68658) /* [RO][32] Perfmeter: Number of clocks spent by the channel in SLEEP state */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RUN_BITS_0_31         ,0x20a69020) /* [RO][32] Run bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_WAKE_BITS_0_31        ,0x20a69024) /* [RO][32] WAKE bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RBUF_MODE_BITS_0_31   ,0x20a69028) /* [RO][32] Address Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_TIMESTAMP_MODE_BITS_0_31 ,0x20a6902c) /* [RO][32] Timestamp Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_LDL_MODE_BITS_0_31    ,0x20a69030) /* [RO][32] Local Descriptor Load Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_MATCH_RUN_VERSION_BITS_0_31 ,0x20a69034) /* [RO][32] Address Mode bits for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_SLEEP_STATUS_0_31     ,0x20a69038) /* [RO][32] SLEEP Status for all channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_CONTEXT_VALID_0_31    ,0x20a6903c) /* [RO][32] CONTEXT_VALID Status for channels in Indirect Address Mode */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_OUTSTANDING_READ_FLAG_0_31 ,0x20a69048) /* [RO][32] Outstanding Read Flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_OUTSTANDING_WRITE_FLAG_0_31 ,0x20a6904c) /* [RO][32] Outstanding Write Flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_DRR_STATE             ,0x20a69058) /* [RO][32] Bits of Descriptor Read Request (DRR) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_DRC_STATE             ,0x20a6905c) /* [RO][32] Bits of Descriptor Read Completion (DRC) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_RPT_STATE             ,0x20a69064) /* [RO][32] Bits of Reporping (RPT) State Machine in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_REGS_READY_ACCEPT_PROBE    ,0x20a69068) /* [RO][32] Ready / Accept signals on the ports of WDMA in real time */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH0_DMQ_CONTROL_STRUCT     ,0x20a6a018) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH1_DMQ_CONTROL_STRUCT     ,0x20a6a118) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH2_DMQ_CONTROL_STRUCT     ,0x20a6a218) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH3_DMQ_CONTROL_STRUCT     ,0x20a6a318) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH4_DMQ_CONTROL_STRUCT     ,0x20a6a418) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH5_DMQ_CONTROL_STRUCT     ,0x20a6a518) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH6_DMQ_CONTROL_STRUCT     ,0x20a6a618) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH7_DMQ_CONTROL_STRUCT     ,0x20a6a718) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH8_DMQ_CONTROL_STRUCT     ,0x20a6a818) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH9_DMQ_CONTROL_STRUCT     ,0x20a6a918) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH10_DMQ_CONTROL_STRUCT    ,0x20a6aa18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH11_DMQ_CONTROL_STRUCT    ,0x20a6ab18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH12_DMQ_CONTROL_STRUCT    ,0x20a6ac18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH13_DMQ_CONTROL_STRUCT    ,0x20a6ad18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH14_DMQ_CONTROL_STRUCT    ,0x20a6ae18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH15_DMQ_CONTROL_STRUCT    ,0x20a6af18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH16_DMQ_CONTROL_STRUCT    ,0x20a6b018) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH17_DMQ_CONTROL_STRUCT    ,0x20a6b118) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH18_DMQ_CONTROL_STRUCT    ,0x20a6b218) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH19_DMQ_CONTROL_STRUCT    ,0x20a6b318) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH20_DMQ_CONTROL_STRUCT    ,0x20a6b418) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH21_DMQ_CONTROL_STRUCT    ,0x20a6b518) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH22_DMQ_CONTROL_STRUCT    ,0x20a6b618) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH23_DMQ_CONTROL_STRUCT    ,0x20a6b718) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH24_DMQ_CONTROL_STRUCT    ,0x20a6b818) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH25_DMQ_CONTROL_STRUCT    ,0x20a6b918) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH26_DMQ_CONTROL_STRUCT    ,0x20a6ba18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH27_DMQ_CONTROL_STRUCT    ,0x20a6bb18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH28_DMQ_CONTROL_STRUCT    ,0x20a6bc18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH29_DMQ_CONTROL_STRUCT    ,0x20a6bd18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH30_DMQ_CONTROL_STRUCT    ,0x20a6be18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_WDMA_CH31_DMQ_CONTROL_STRUCT    ,0x20a6bf18) /* [RO][32] Descriptor Memory Queue Control Structure */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a70000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a70004) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CPU_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a70008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CPU_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a7000c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_STATUS ,0x20a70020) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_STATUS ,0x20a70024) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W0_MASK_STATUS ,0x20a70028) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PCI_INTR_AGGREGATOR_INTR_W1_MASK_STATUS ,0x20a7002c) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_STATUS ,0x20a70040) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_CPU_MASK_STATUS ,0x20a7004c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_STATUS ,0x20a70058) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESC_DONE_INTR_L2_PCI_MASK_STATUS ,0x20a70064) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_CPU_STATUS ,0x20a70080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_CPU_MASK_STATUS ,0x20a7008c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_STATUS ,0x20a70098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_FALSE_WAKE_INTR_L2_PCI_MASK_STATUS ,0x20a700a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_OOS_INTR_L2_CPU_STATUS ,0x20a700c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_OOS_INTR_L2_CPU_MASK_STATUS ,0x20a700cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_OOS_INTR_L2_PCI_STATUS ,0x20a700d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_OOS_INTR_L2_PCI_MASK_STATUS ,0x20a700e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_CPU_STATUS ,0x20a70100) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a7010c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_PCI_STATUS ,0x20a70118) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_PARITY_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a70124) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_CPU_STATUS ,0x20a70140) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_CPU_MASK_STATUS ,0x20a7014c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_PCI_STATUS ,0x20a70158) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TEI_INTR_L2_PCI_MASK_STATUS ,0x20a70164) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_CPU_STATUS ,0x20a70180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a7018c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_PCI_STATUS ,0x20a70198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_LEN_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a701a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_CPU_STATUS ,0x20a701c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a701cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_STATUS ,0x20a701d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_WATCHDOG_TIMEOUT_OR_ASF_FATAL_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a701e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_CPU_STATUS ,0x20a70200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_CPU_MASK_STATUS ,0x20a7020c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_PCI_STATUS ,0x20a70218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_COMPRESSED_DATA_RECEIVED_INTR_L2_PCI_MASK_STATUS ,0x20a70224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_CPU_STATUS ,0x20a70240) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a7024c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_PCI_STATUS ,0x20a70258) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PROTOCOL_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a70264) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_CPU_STATUS ,0x20a70280) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a7028c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_PCI_STATUS ,0x20a70298) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_ASF_PADDING_LEN_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a702a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_CPU_STATUS ,0x20a702c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a702cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_STATUS ,0x20a702d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_TS_RANGE_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a702e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_CPU_STATUS ,0x20a70300) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_CPU_MASK_STATUS ,0x20a7030c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_PCI_STATUS ,0x20a70318) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PES_NEXT_TS_RANGE_ERR_INTR_L2_PCI_MASK_STATUS ,0x20a70324) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_L2_CPU_STATUS ,0x20a70340) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_L2_CPU_MASK_STATUS ,0x20a7034c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_L2_PCI_STATUS ,0x20a70358) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_READ_INTR_L2_PCI_MASK_STATUS ,0x20a70364) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_CPU_STATUS ,0x20a70380) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_CPU_MASK_STATUS ,0x20a7038c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_STATUS ,0x20a70398) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AT_DESC_END_INTR_L2_PCI_MASK_STATUS ,0x20a703a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_CPU_STATUS ,0x20a703c0) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_CPU_MASK_STATUS ,0x20a703cc) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_PCI_STATUS ,0x20a703d8) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_PAUSE_AFTER_GROUP_PACKETS_INTR_L2_PCI_MASK_STATUS ,0x20a703e4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_CPU_STATUS ,0x20a70400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_CPU_MASK_STATUS ,0x20a7040c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_PCI_STATUS ,0x20a70418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DESC_TAGID_MISMATCH_INTR_L2_PCI_MASK_STATUS ,0x20a70424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_CPU_STATUS ,0x20a70440) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_CPU_MASK_STATUS ,0x20a7044c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_PCI_STATUS ,0x20a70458) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_DATA_TAGID_MISMATCH_INTR_L2_PCI_MASK_STATUS ,0x20a70464) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_CPU_STATUS ,0x20a70480) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_CPU_MASK_STATUS ,0x20a7048c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_PCI_STATUS ,0x20a70498) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MISC_CRC_COMPARE_ERROR_INTR_L2_PCI_MASK_STATUS ,0x20a704a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RUN_STATUS_0_31            ,0x20a70824) /* [RO][32] Run status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_WAKE_STATUS_0_31           ,0x20a70828) /* [RO][32] Wake status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_WAKE_MODE_STATUS_0_31      ,0x20a7082c) /* [RO][32] Wake Mode status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AT_DESC_READ_STATUS_0_31 ,0x20a70830) /* [RO][32] Pause at descriptor read status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AT_DESC_END_STATUS_0_31 ,0x20a70834) /* [RO][32] Pause at descriptor end status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_PAUSE_AFTER_GROUP_PACKETS_STATUS_0_31 ,0x20a70838) /* [RO][32] Pause after group of packets status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CRC_COMPARE_ERROR_PAUSE_STATUS_0_31 ,0x20a7083c) /* [RO][32] CRC compare error pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MICRO_PAUSE_STATUS_0_31    ,0x20a70840) /* [RO][32] Micro Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_FINAL_PAUSE_STATUS_0_31    ,0x20a70844) /* [RO][32] Final Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_HW_PAUSE_STATUS_0_31       ,0x20a70848) /* [RO][32] Hardware Pause status for all the PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_BUFF_DATA_RDY_0_31         ,0x20a7085c) /* [RO][32] Buffer data ready status flag */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_RUN_INVALID_STATUS_0_31    ,0x20a70868) /* [RO][32] Run Invalid status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CHANNEL_PRIORITY_STATUS_0_15 ,0x20a70870) /* [RO][32] Channel priority status for channels 0 to 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_CHANNEL_PRIORITY_STATUS_16_31 ,0x20a70874) /* [RO][32] Channel priority status for channels 16 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_TMEU_CHANNEL_BYPASS_STATUS_0_31 ,0x20a70904) /* [RO][32] TMEU channel bypass status */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_MEMDMA_STATUS_0_31 ,0x20a70aac) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_MASK_CLEAR_PAUSE_AT_DESC_END_FROM_HOST_STATUS_0_31 ,0x20a70ab4) /* [RO][32] Pause at descriptor end clear mask status bit for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DESCRIPTOR_LESS_MODE_STATUS_0_31 ,0x20a70abc) /* [RO][32] Descriptorless status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ARBITER_ZERO_BYTE_TRANS_PRIORITY_STATUS_0_31 ,0x20a70ac4) /* [RO][32] Zero Byte Transaction Priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_ARBITER_SEND_DCP_ONLY_TRANS_AS_HIGH_PRIORITY_STATUS_0_31 ,0x20a70acc) /* [RO][32] DCP-only-transaction priority status for all PB channels */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_0                    ,0x20a70af8) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_1                    ,0x20a70afc) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_2                    ,0x20a70b00) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_3                    ,0x20a70b04) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_4                    ,0x20a70b08) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_5                    ,0x20a70b0c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_6                    ,0x20a70b10) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_7                    ,0x20a70b14) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_8                    ,0x20a70b18) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_9                    ,0x20a70b1c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_10                   ,0x20a70b20) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_11                   ,0x20a70b24) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_12                   ,0x20a70b28) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_13                   ,0x20a70b2c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_14                   ,0x20a70b30) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_15                   ,0x20a70b34) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_16                   ,0x20a70b38) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_17                   ,0x20a70b3c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_18                   ,0x20a70b40) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_19                   ,0x20a70b44) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_20                   ,0x20a70b48) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_21                   ,0x20a70b4c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_22                   ,0x20a70b50) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_23                   ,0x20a70b54) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_24                   ,0x20a70b58) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_25                   ,0x20a70b5c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_26                   ,0x20a70b60) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_27                   ,0x20a70b64) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_28                   ,0x20a70b68) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_29                   ,0x20a70b6c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_30                   ,0x20a70b70) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_31                   ,0x20a70b74) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_32                   ,0x20a70b78) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_33                   ,0x20a70b7c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_34                   ,0x20a70b80) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_35                   ,0x20a70b84) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_36                   ,0x20a70b88) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_37                   ,0x20a70b8c) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_XPT_MCPB_DEBUG_38                   ,0x20a70b90) /* [RO][32] Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI_CAPS              ,0x20b00000) /* [RO][32] USB EHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI_CAPS              ,0x20b00004) /* [RO][32] USB OHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI_CAPS              ,0x20b00008) /* [RO][32] USB XHCI CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV_CAPS               ,0x20b0000c) /* [RO][32] USB DEVICE CONTROLLER CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI1_CAPS             ,0x20b00010) /* [RO][32] USB EHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI1_CAPS             ,0x20b00014) /* [RO][32] USB OHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI1_CAPS             ,0x20b00018) /* [RO][32] USB XHCI CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV1_CAPS              ,0x20b0001c) /* [RO][32] USB DEVICE CONTROLLER 1 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_EHCI2_CAPS             ,0x20b00020) /* [RO][32] USB EHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_OHCI2_CAPS             ,0x20b00024) /* [RO][32] USB OHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_XHCI2_CAPS             ,0x20b00028) /* [RO][32] USB XHCI CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CAPS_USB_DEV2_CAPS              ,0x20b0002c) /* [RO][32] USB DEVICE CONTROLLER 2 CAPS */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_GR_BRIDGE_REVISION              ,0x20b00100) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_STATUS                ,0x20b00180) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_CPU_MASK_STATUS           ,0x20b0018c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_STATUS                ,0x20b00198) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_INTR2_PCI_MASK_STATUS           ,0x20b001a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_MDIO2                      ,0x20b00218) /* [RO][32] MDIO Interface Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_TESTMON                ,0x20b00228) /* [RO][32] Throughput Test Monitor */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USBD_DRD_STATUS            ,0x20b0025c) /* [RO][32] DRD Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB20_ID                   ,0x20b002f0) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB30_ID                   ,0x20b002f4) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_BDC_COREID                 ,0x20b002f8) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_CTRL_USB_REVID                  ,0x20b002fc) /* [RO][32] USB REVID */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCCAPBASE                  ,0x20b00300) /* [RO][32] EHCI Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCSPARAMS                  ,0x20b00304) /* [RO][32] EHCI Structural Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI_HCCPARAMS                  ,0x20b00308) /* [RO][32] EHCI Capability Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcRevision                 ,0x20b00400) /* [RO][32] Host Controller Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcPeriodCurrentED          ,0x20b0041c) /* [RO][32] Current Isochronous or Interrupt Endpoint Descriptor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI_HcDoneHead                 ,0x20b00430) /* [RO][32] Last Completed Transfer Descriptor Added to the Done Queue */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI1_HCCAPBASE                 ,0x20b00500) /* [RO][32] EHCI Capability Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI1_HCSPARAMS                 ,0x20b00504) /* [RO][32] EHCI Structural Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_EHCI1_HCCPARAMS                 ,0x20b00508) /* [RO][32] EHCI Capability Parameter */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI1_HcRevision                ,0x20b00600) /* [RO][32] Host Controller Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI1_HcPeriodCurrentED         ,0x20b0061c) /* [RO][32] Current Isochronous or Interrupt Endpoint Descriptor Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_OHCI1_HcDoneHead                ,0x20b00630) /* [RO][32] Last Completed Transfer Descriptor Added to the Done Queue */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCCAPBASE                  ,0x20b01000) /* [RO][32] Capability Length and Interface Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS1                 ,0x20b01004) /* [RO][32] Structural Parameter 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS2                 ,0x20b01008) /* [RO][32] Structural Parameter 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCSPARAMS3                 ,0x20b0100c) /* [RO][32] Structural Parameter 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_HCPARAMS                   ,0x20b01010) /* [RO][32] Capability Parameters */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_DBOFF                      ,0x20b01014) /* [RO][32] Doorbell Offset Array Offset 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_USB_XHCI_RTSOFF                     ,0x20b01018) /* [RO][32] Runtime Register Space Offset */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GRB_REVISION                   ,0x20b10000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_TOP_CTRL_Version               ,0x20b10040) /* [RO][32] SATA3 Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_TOP_CTRL_SATA_TP_OUT           ,0x20b1005c) /* [RO][32] SATA3 TP OUT */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_CPU_STATUS              ,0x20b10080) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_CPU_MASK_STATUS         ,0x20b1008c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_PCI_STATUS              ,0x20b10098) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA3_INTR2_PCI_MASK_STATUS         ,0x20b100a4) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PORT0_SATA3_PCB_START               ,0x20b10100) /* [RO][32] SATA3 PCB START MARKER */
BCHP_REGISTER_READONLY_32BIT(BCHP_PORT0_SATA3_PCB_END                 ,0x20b10ffc) /* [RO][32] SATA3 PCB END  MARKER */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_HBA_CAP               ,0x20b12000) /* [RO][32] Basic HBA Capabilities Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_Ports_Implemented     ,0x20b1200c) /* [RO][32] Ports Implemented Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_AHCI_Version          ,0x20b12010) /* [RO][32] AHCI Version Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_EM_LOC_RES            ,0x20b1201c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_EM_CTL_RES            ,0x20b12020) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_GHC_HBA_CAP2              ,0x20b12024) /* [RO][32] HBA Capabilities Extended Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved0      ,0x20b1202c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved1      ,0x20b12030) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved2      ,0x20b12034) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved3      ,0x20b12038) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved4      ,0x20b1203c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved5      ,0x20b12040) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved6      ,0x20b12044) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved7      ,0x20b12048) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved8      ,0x20b1204c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved9      ,0x20b12050) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved10     ,0x20b12054) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved11     ,0x20b12058) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved12     ,0x20b1205c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved13     ,0x20b12060) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved14     ,0x20b12064) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved15     ,0x20b12068) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved16     ,0x20b1206c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved17     ,0x20b12070) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved18     ,0x20b12074) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved19     ,0x20b12078) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved20     ,0x20b1207c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved21     ,0x20b12080) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved22     ,0x20b12084) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved23     ,0x20b12088) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved24     ,0x20b1208c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved25     ,0x20b12090) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved26     ,0x20b12094) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved27     ,0x20b12098) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_GLOBAL_RESERVED_reserved28     ,0x20b1209c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S1_reserved29       ,0x20b1211c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxTFD            ,0x20b12120) /* [RO][32] Portx Task File Data Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxSIG            ,0x20b12124) /* [RO][32] Portx Signature Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S2_PxSSTS           ,0x20b12128) /* [RO][32] Portx Serial ATA Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved30       ,0x20b12140) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved31       ,0x20b12144) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved32       ,0x20b12148) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved33       ,0x20b1214c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved34       ,0x20b12150) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved35       ,0x20b12154) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved36       ,0x20b12158) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved37       ,0x20b1215c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved38       ,0x20b12160) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved39       ,0x20b12164) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved40       ,0x20b12168) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved41       ,0x20b1216c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved42       ,0x20b12170) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved43       ,0x20b12174) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved44       ,0x20b12178) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_AHCI_S3_reserved45       ,0x20b1217c) /* [RO][32] Reserved register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_PCICFG_Vendor_DEVICE_ID   ,0x20b12600) /* [RO][32] Vendor and Device Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_PCICFG_REV_ID_CLASS_CODE  ,0x20b12608) /* [RO][32] Class Code Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_PCICFG_SUB_VENDOR_DEVICE_ID ,0x20b1262c) /* [RO][32] Sub System Vendor ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_PCICFG_CAP_PTR            ,0x20b12634) /* [RO][32] PCIX Capability Pointer */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_AHCI_PCICFG_PCI_PMCAP_ID_PC    ,0x20b12660) /* [RO][32] PCI Power Management Capability and ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CTRL_PCTRL12             ,0x20b12730) /* [RO][32] SATA3 PORT Control12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_STATUS          ,0x20b12758) /* [RO][32] CJ_STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_TOT_ERR_CNT     ,0x20b1275c) /* [RO][32] CJ_TOT_ERR_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_TOT_FRAME_ERR_CNT ,0x20b12760) /* [RO][32] CJ_TOT_FRAME_ERR_CNT Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_CJPAT_CJ_RX_ERROR_PATTERN ,0x20b12764) /* [RO][32] CJ_RX_ERROR_PATTERN Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_LEG_PCICFG_LEG_Vendor_DEVICE_ID ,0x20b12800) /* [RO][32] Vendor and Device Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_LEG_PCICFG_LEG_CACHELINE_SIZE  ,0x20b1280c) /* [RO][32] Cacheline Size, Leg_MASTER_LATECY_TIMER, Header Type, BIST Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_LEG_PCICFG_LEG_SUB_VENDOR_DEVICE_ID ,0x20b1282c) /* [RO][32] Sub-System Vendor and Device ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_LEG_PCICFG_LEG_GLOBAL_INTERRUPT_STATUS ,0x20b12880) /* [RO][32] SerialATA controller Global Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_LEG_S2_SATA_STATUS       ,0x20b12940) /* [RO][32] SATA Status Register(SCR0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_SATA_PORT0_LEG_S3_BIST_ERROR_COUNT  ,0x20b12960) /* [RO][32] SATA BIST CTRL */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_RGR_REVISION              ,0x20c00000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_REVISION             ,0x20c20000) /* [RO][32] Audio DSP System Revision Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_CORE_ID              ,0x20c20008) /* [RO][32] DSP Core ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_PROC_ID              ,0x20c2000c) /* [RO][32] DSP Processor ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_MISC_DBG_STATUS      ,0x20c2040c) /* [RO][32] Misc module status reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MISC_SOFTBIST_STATUS      ,0x20c2044c) /* [RO][32] Softbist Status reg */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_TSM_TIMER_VALUE    ,0x20c21004) /* [RO][32] Time of the TSM Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DSP_CLK_TIMER_VALUE ,0x20c2100c) /* [RO][32] Time of the DSP Core Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE0 ,0x20c21014) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE1 ,0x20c2101c) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE2 ,0x20c21024) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_SYS_CLK_TIMER_VALUE3 ,0x20c2102c) /* [RO][32] Time of the Sys Clock Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE0 ,0x20c21034) /* [RO][32] Time of the Profile Timer 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_PROFILE_TIMER_VALUE1 ,0x20c2103c) /* [RO][32] Time of the Profile Timer 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_LS ,0x20c21048) /* [RO][32] Time of the Daisy Chain Timer LS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_DAISY_CHAIN_TIMER_VALUE_MS ,0x20c21050) /* [RO][32] Time of the Daisy Chain Timer MS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMERS_WATCHDOG_TIMER_VALUE ,0x20c21058) /* [RO][32] Time of the Watchdog Timer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_STATUS ,0x20c21080) /* [RO][32] DSP Subsystem UART Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_DBG_CTRL_UART_RCV_DATA ,0x20c21084) /* [RO][32] DSP Subsystem UART Receive Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_0 ,0x20c21140) /* [RO][32] SW SET CLEAR Status Register (Register 0) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_PERI_SW_MSG_BITS_STATUS_1 ,0x20c2114c) /* [RO][32] SW SET CLEAR Status Register (Register 1) */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q0           ,0x20c21454) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q0    ,0x20c21458) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q1           ,0x20c21494) /* [RO][32] DMA transfer progress register for DMA-Queue-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q1    ,0x20c21498) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q2           ,0x20c214d4) /* [RO][32] DMA transfer progress register for DMA-Queue-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q2    ,0x20c214d8) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_Q3           ,0x20c21514) /* [RO][32] DMA transfer progress register for DMA-Queue-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_Q3    ,0x20c21518) /* [RO][32] DMA-Token-ID completion status register for DMA-Queue-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_VQ4          ,0x20c215b4) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ4   ,0x20c215b8) /* [RO][32] DMA-Token-ID completion status register for DMA-VQ4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PROGRESS_VQ5          ,0x20c21604) /* [RO][32] DMA transfer progress register for DMA-Queue-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TOKEN_ID_STATUS_VQ5   ,0x20c21608) /* [RO][32] DMA-Token-ID completion status register for DMA-VQ5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_STATUS                ,0x20c21650) /* [RO][32] Status of all DMA Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_ERROR_STATUS          ,0x20c21654) /* [RO][32] DMA Error status register for DMA-Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS0          ,0x20c2165c) /* [RO][32] DMA Debug Register for DMA Command Queues. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS1          ,0x20c21660) /* [RO][32] DMA Debug Register for DMA SCB Bridge and Read Data-path Modules Queues. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_TEST_STATUS2          ,0x20c21664) /* [RO][32] DMA Debug Register for DMA Write Data-path module. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PRQ_STATUS_1          ,0x20c21674) /* [RO][32] Status of all Audio Pooled Request Queues */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_PRQ_STATUS_2          ,0x20c21678) /* [RO][32] Status of all Video Pooled Request Queues, and PRB Full status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q0_ACTIVE_PERFORMANCE_COUNTER ,0x20c2168c) /* [RO][32] DMA Queue0 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q0_IDLE_PERFORMANCE_COUNTER ,0x20c21690) /* [RO][32] DMA Queue0 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q1_ACTIVE_PERFORMANCE_COUNTER ,0x20c21694) /* [RO][32] DMA Queue1 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q1_IDLE_PERFORMANCE_COUNTER ,0x20c21698) /* [RO][32] DMA Queue1 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q2_ACTIVE_PERFORMANCE_COUNTER ,0x20c2169c) /* [RO][32] DMA Queue2 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q2_IDLE_PERFORMANCE_COUNTER ,0x20c216a0) /* [RO][32] DMA Queue2 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q3_ACTIVE_PERFORMANCE_COUNTER ,0x20c216a4) /* [RO][32] DMA Queue3 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_Q3_IDLE_PERFORMANCE_COUNTER ,0x20c216a8) /* [RO][32] DMA Queue3 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ4_ACTIVE_PERFORMANCE_COUNTER ,0x20c216ac) /* [RO][32] DMA Queue4 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ4_IDLE_PERFORMANCE_COUNTER ,0x20c216b0) /* [RO][32] DMA Queue4 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ5_ACTIVE_PERFORMANCE_COUNTER ,0x20c216b4) /* [RO][32] DMA Queue5 Active performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DMA_VQ5_IDLE_PERFORMANCE_COUNTER ,0x20c216b8) /* [RO][32] DMA Queue5 Idle performance counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_INT_STATUS         ,0x20c22000) /* [RO][32] DSP Core Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ESR_SI_MASK_STATUS        ,0x20c2200c) /* [RO][32] DSP Core Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_HOST_STATUS          ,0x20c22200) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_HOST_MASK_STATUS     ,0x20c2220c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_PCI_STATUS           ,0x20c22218) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_INTH_PCI_MASK_STATUS      ,0x20c22224) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMER_INT_INT_STATUS      ,0x20c22400) /* [RO][32] DSP Core Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_TIMER_INT_MASK_STATUS     ,0x20c2240c) /* [RO][32] DSP Core Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ERROR_INT_INT_STATUS      ,0x20c22600) /* [RO][32] DSP Core Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_ERROR_INT_MASK_STATUS     ,0x20c2260c) /* [RO][32] DSP Core Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_INT_INT_STATUS      ,0x20c22700) /* [RO][32] DSP Core Debug Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_DEBUG_INT_MASK_STATUS     ,0x20c2270c) /* [RO][32] DSP Core Debug Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_HOST_STATUS       ,0x20c22800) /* [RO][32] Host Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_HOST_MASK_STATUS  ,0x20c2280c) /* [RO][32] Host Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_PCI_STATUS        ,0x20c22818) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_FW_INTH_PCI_MASK_STATUS   ,0x20c22824) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_ID2R_RDATA  ,0x20c30000) /* [RO][32] Peek and Poke IMEM/DMEM RBUS Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_R2ID_AUTO_ADDRESS_STATUS ,0x20c30018) /* [RO][32] Current address for peek/poke operation in auto inc mode. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_IMEM_STATUS ,0x20c30048) /* [RO][32] IMEM STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_DMEM_STATUS ,0x20c3004c) /* [RO][32] DMEM STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_VOM_MISS_STATUS ,0x20c30050) /* [RO][32] VOM MISS STATUS Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_0  ,0x20c30074) /* [RO][32] MRU_Page_0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_1  ,0x20c30078) /* [RO][32] MRU_Page_1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_2  ,0x20c3007c) /* [RO][32] MRU_Page_2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_3  ,0x20c30080) /* [RO][32] MRU_Page_3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_4  ,0x20c30084) /* [RO][32] MRU_Page_4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_5  ,0x20c30088) /* [RO][32] MRU_Page_5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_6  ,0x20c3008c) /* [RO][32] MRU_Page_6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MRU_PAGE_7  ,0x20c30090) /* [RO][32] MRU_Page_7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_PC_STATUS   ,0x20c30094) /* [RO][32] FP_PC_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_DSP_MEM_SUBSYSTEM_MEMSUB_ERROR_STATUS ,0x20c300a8) /* [RO][32] MEMSUB_ERROR_STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_MISC_REVISION              ,0x20c40000) /* [RO][32] Revision ID for Raaga AX top */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_INTR_AGGR_DONE_STATUS      ,0x20c40100) /* [RO][32] interrupt aggregator Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_INTR_AGGR_DONE_MASK_STATUS ,0x20c4010c) /* [RO][32] interrupt aggregator Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_INTR_AGGR_ERR_STATUS       ,0x20c40120) /* [RO][32] interrupt aggregator Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_INTR_AGGR_ERR_MASK_STATUS  ,0x20c4012c) /* [RO][32] interrupt aggregator Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_RXI_ARB_RXI_ARC_STATUS     ,0x20c40244) /* [RO][32] RXI Address Range Checker Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_WATCHDOG_CURRENT_COUNT ,0x20c40310) /* [RO][32] Watchdog current count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_WATCHDOG_CAPTURED_COUNT ,0x20c40318) /* [RO][32] Watchdog captured count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_WATCHDOG_CURRENT_COUNT  ,0x20c40410) /* [RO][32] Watchdog current count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_WATCHDOG_CAPTURED_COUNT ,0x20c40418) /* [RO][32] Watchdog captured count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_WATCHDOG_CURRENT_COUNT  ,0x20c40510) /* [RO][32] Watchdog current count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_WATCHDOG_CAPTURED_COUNT ,0x20c40518) /* [RO][32] Watchdog captured count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_WATCHDOG_CURRENT_COUNT ,0x20c40610) /* [RO][32] Watchdog current count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_WATCHDOG_CAPTURED_COUNT ,0x20c40618) /* [RO][32] Watchdog captured count register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_REVISION              ,0x20c41000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_STATUS                ,0x20c41014) /* [RO][32] Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_STATUS_0              ,0x20c4106c) /* [RO][32] Status register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_STATUS_1              ,0x20c41070) /* [RO][32] Status register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_STATUS_2              ,0x20c41074) /* [RO][32] Status register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_STATUS_3              ,0x20c41078) /* [RO][32] Status register0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R3_R2     ,0x20c4107c) /* [RO][32] Row3,Row2 Top Horizontal Edge Boundary Strength Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_BS_STATUS_H_R1_R0     ,0x20c41080) /* [RO][32] Row1,Row0 Top Horizontal Edge Boundary Strength Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R3_R2     ,0x20c41084) /* [RO][32] Row3,Row2 Left Vertical Edge Boundary Strength Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_BS_STATUS_V_R1_R0     ,0x20c41088) /* [RO][32] Row1,Row0 Left Vertical Edge Boundary Strength Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_DMEM_CLUSTER_INFO_PTR_STATUS ,0x20c4108c) /* [RO][32] DMEM Cluster Package Address Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_DBLK_VP8_LIMIT_STATUS      ,0x20c4109c) /* [RO][32] VP8 Limit Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_REVISION                ,0x20c42000) /* [RO][32] EC Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_STATUS                  ,0x20c42014) /* [RO][32] EC Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_WRITE_BYTES_STATUS      ,0x20c42048) /* [RO][32] Status Register to write bytes into bitstream buffer */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_FRAME_INIT_STATUS       ,0x20c4206c) /* [RO][32] Frame Init Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MB_ERROR_STATUS         ,0x20c42074) /* [RO][32] MB Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_BYTES_GT_MAX_BYTE_COUNT_STATUS ,0x20c42078) /* [RO][32] Bytes greater than Max Byte Count Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_BOSC_GT_MAX_BOSC_STATUS ,0x20c4207c) /* [RO][32] BitOutstandingCount greater than MAX_BOS_COUNT Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_AVERAGE_QP              ,0x20c42080) /* [RO][32] Average QP register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_AVERAGE_BITS            ,0x20c42084) /* [RO][32] Average NumBits register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_NUM_TEXTURE_BITS_ENCODED_SLICE ,0x20c42094) /* [RO][32] Number of Bits Encoded in a cluster Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_NUMBITS_ENCODED_SLICE   ,0x20c42098) /* [RO][32] Number of Bits Encoded in a slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_NUM_IPCM_STATUS         ,0x20c4209c) /* [RO][32] Number of IPCM MBs in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_NUM_PSKIP_STATUS        ,0x20c420a0) /* [RO][32] Number of PSKIP MBs in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_NUM_INTRA_INTER_STATUS  ,0x20c420a4) /* [RO][32] Number of INTRA/INTER MBs in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_NUM_COEFF_STATUS    ,0x20c420a8) /* [RO][32] Maximum Number of Coefficients in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_QP_DELTA_STATUS     ,0x20c420ac) /* [RO][32] Maximum QP Delta in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_MV_DELTA_STATUS     ,0x20c420b0) /* [RO][32] Maximum MV Delta in slice Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_01_00 ,0x20c420b4) /* [RO][32] Maximum Coefficient Value in slice for index 0 and 1 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_03_02 ,0x20c420b8) /* [RO][32] Maximum Coefficient Value in slice for index 2 and 3 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_05_04 ,0x20c420bc) /* [RO][32] Maximum Coefficient Value in slice for index 4 and 5 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_07_06 ,0x20c420c0) /* [RO][32] Maximum Coefficient Value in slice for index 6 and 7 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_09_08 ,0x20c420c4) /* [RO][32] Maximum Coefficient Value in slice for index 8 and 9 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_11_10 ,0x20c420c8) /* [RO][32] Maximum Coefficient Value in slice for index 10 and 11 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_13_12 ,0x20c420cc) /* [RO][32] Maximum Coefficient Value in slice for index 12 and 13 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_MAX_COEFF_VAL_STATUS_15_14 ,0x20c420d0) /* [RO][32] Maximum Coefficient Value in slice for index 14 and 15 Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_BOS_COUNT               ,0x20c420d4) /* [RO][32] Bit Outstanding Count Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_BAE_DEBUG               ,0x20c420d8) /* [RO][32] Binary Arithmetic Encoder Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_UPLEFTMB_PTR            ,0x20c420dc) /* [RO][32] Top Left (or Up Left) MB info pointer Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_LEFTMB_PTR              ,0x20c420e0) /* [RO][32] Left MB info pointer Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_PVT_MB_PTR              ,0x20c420e4) /* [RO][32] Private MB info pointer Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_QUANT_OFFSET            ,0x20c420e8) /* [RO][32] Quant Offset value Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CYCLES_MB_00            ,0x20c420ec) /* [RO][32] Cycle Count for MB 0 Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CYCLES_MB_01            ,0x20c420f0) /* [RO][32] Cycle Count for MB 1 Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CYCLES_MB_02            ,0x20c420f4) /* [RO][32] Cycle Count for MB 2 Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CYCLES_MB_03            ,0x20c420f8) /* [RO][32] Cycle Count for MB 3 Debug register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CRC_REG_VALUE           ,0x20c42104) /* [RO][32] CRC Internal Register value register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_PEEK_POKE_STATUS        ,0x20c42110) /* [RO][32] Peek/Poke Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_LO    ,0x20c4211c) /* [RO][32] Peek/Poke Read Data Low register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_PEEK_POKE_RD_DATA_HI    ,0x20c42120) /* [RO][32] Peek/Poke Read Data High register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_DEBUG_PAUSE_STATUS      ,0x20c42128) /* [RO][32] Debug Pause Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_FSM_STATE_VALUE0        ,0x20c4213c) /* [RO][32] FSM State Value0 Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_FSM_STATE_VALUE1        ,0x20c42140) /* [RO][32] FSM State Value1 Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE0     ,0x20c42144) /* [RO][32] Ready/Accept Value0 Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_READY_ACCEPT_VALUE1     ,0x20c42148) /* [RO][32] Ready/Accept Value1 Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_INTERNAL_VIEW           ,0x20c4214c) /* [RO][32] EC Internal Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_RXI_IF_FIFO_VIEW        ,0x20c42150) /* [RO][32] EC RXI Channel Interface FIFO Availability register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CTX_MEM_RD_VIEW         ,0x20c42154) /* [RO][32] EC Context Memory Last Read Operation Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_CTX_MEM_WR_VIEW         ,0x20c42158) /* [RO][32] EC Context Memory Last Write Operation Visibility register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_EC_DMEM_CLUSTER_INFO_PTR_STATUS ,0x20c42160) /* [RO][32] DMEM Cluster Package Address Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_REVISION                ,0x20c43000) /* [RO][32] Revision ID register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_STATUS                  ,0x20c43014) /* [RO][32] Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_DMEM_CLUSTER_INFO_PTR_STATUS ,0x20c43200) /* [RO][32] DMEM cluster package address status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_BREAK_POINT_STATUS      ,0x20c43204) /* [RO][32] Break point status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CURRENT_SM_STATUS       ,0x20c43208) /* [RO][32] Control state machine current status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_PREVIOUS_SM_STATUS      ,0x20c4320c) /* [RO][32] Control state machine previous status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_SUB_BLOCK_STATUS        ,0x20c43210) /* [RO][32] Sub block status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_SAD_0               ,0x20c43214) /* [RO][32] CCE SAD0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_SAD_1               ,0x20c43218) /* [RO][32] CCE SAD1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_SAD_2               ,0x20c4321c) /* [RO][32] CCE SAD2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_COST_0              ,0x20c43220) /* [RO][32] CCE COST0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_COST_1              ,0x20c43224) /* [RO][32] CCE COST1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_CCE_COST_2              ,0x20c43228) /* [RO][32] CCE COST2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_PUBLIC_MB_LEFT_BASE_ADDR ,0x20c4322c) /* [RO][32] public mb left base address as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_PUBLIC_MB_UP_LEFT_BASE_ADDR ,0x20c43230) /* [RO][32] public mb up left base address as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_PRIVATE_MB_BASE_ADDR    ,0x20c43234) /* [RO][32] private mb base address as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_422_REF_OFFSET_ADDR     ,0x20c43238) /* [RO][32] motion vector offset address for 422 and reference buffer given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_420CR_MV_SP_TOP_OFFSET_ADDR ,0x20c4323c) /* [RO][32] motion vector offset address for 420 chroma and spatial top as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_MV_SP_MV_TEMP_TOP_OFFSET_ADDR ,0x20c43240) /* [RO][32] motion vector offset address for spatial and temporal top as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_MV_TEMP_MV_TEMP_DOWN_OFFSET_ADDR ,0x20c43244) /* [RO][32] motion vector offset address for temp and temp down as given in cluster package */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_ME_420_OP_PRED_OP_OFFSET_ADDR ,0x20c43248) /* [RO][32] offset address for 420 and interpolated buffer output */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_REVISION             ,0x20c44000) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_STATUS               ,0x20c44014) /* [RO][32] Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_R2ID_AUTO_ADDRESS_STATUS ,0x20c44554) /* [RO][32] Current address for peek/poke operation in auto inc mode. */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PEEK_POKE_STATUS     ,0x20c44558) /* [RO][32] Peek and Poke Interface Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ID2R_RDATA           ,0x20c4455c) /* [RO][32] Peek and Poke LCM/LDM RBUS Read Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_LEFTMB_PUBLIC_MBINFO ,0x20c44580) /* [RO][32] Left MB Public MB Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_UPLEFTMB_PUBLIC_MBINFO ,0x20c44584) /* [RO][32] UpLeft MB Public MB Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_UPMB_PUBLIC_MBINFO   ,0x20c44588) /* [RO][32] Up MB Public MB Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_UPRIGHTMB_PUBLIC_MBINFO ,0x20c4458c) /* [RO][32] UpRight MB Public MB Info */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_0  ,0x20c44590) /* [RO][32] Current MB Public MB Info 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_1  ,0x20c44594) /* [RO][32] Current MB Public MB Info 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_2  ,0x20c44598) /* [RO][32] Current MB Public MB Info 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CUR_PUBLIC_MBINFO_3  ,0x20c4459c) /* [RO][32] Current MB Public MB Info 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_0     ,0x20c445a0) /* [RO][32] Private MB Info 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_1     ,0x20c445a4) /* [RO][32] Private MB Info 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_2     ,0x20c445a8) /* [RO][32] Private MB Info 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_3     ,0x20c445ac) /* [RO][32] Private MB Info 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_4     ,0x20c445b0) /* [RO][32] Private MB Info 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_PRIVATE_MBINFO_5     ,0x20c445b4) /* [RO][32] Private MB Info 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_MARKER_STATUS        ,0x20c445b8) /* [RO][32] Marker Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_INTERNAL_STATUS      ,0x20c445bc) /* [RO][32] Internal Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_DMEM_CLUSTER_INFO_PTR_STATUS ,0x20c445c0) /* [RO][32] DMEM Cluster Package Address Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ERROR_STATUS         ,0x20c445c4) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS0       ,0x20c445d4) /* [RO][32] IFD SM Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_IFD_SM_STATUS1       ,0x20c445d8) /* [RO][32] IFD SM Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CM_SM_STATUS0        ,0x20c445dc) /* [RO][32] CM SM Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_CM_SM_STATUS1        ,0x20c445e0) /* [RO][32] CM SM Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_MT_SM_STATUS0        ,0x20c445e4) /* [RO][32] MT SM Status 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_MT_SM_STATUS1        ,0x20c445e8) /* [RO][32] MT SM Status 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_RXI_IF_STATUS        ,0x20c445ec) /* [RO][32] RXI IF Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_SM_DEBUG         ,0x20c445f0) /* [RO][32] ALU Top Level FSM Debug */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_0    ,0x20c445f4) /* [RO][32] ALU Macro FSM Debug 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_1    ,0x20c445f8) /* [RO][32] ALU Macro FSM Debug 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_2    ,0x20c445fc) /* [RO][32] ALU Macro FSM Debug 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_3    ,0x20c44600) /* [RO][32] ALU Macro FSM Debug 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_4    ,0x20c44604) /* [RO][32] ALU Macro FSM Debug 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_5    ,0x20c44608) /* [RO][32] ALU Macro FSM Debug 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_6    ,0x20c4460c) /* [RO][32] ALU Macro FSM Debug 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_ALU_MACRO_DEBUG_7    ,0x20c44610) /* [RO][32] ALU Macro FSM Debug 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS0    ,0x20c44614) /* [RO][32] Interlock status for ID [31:00] */
BCHP_REGISTER_READONLY_32BIT(BCHP_RAAGA_AX_GENAX_INTERLOCK_STATUS1    ,0x20c44618) /* [RO][32] Interlock status for ID [63:32] */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_REVISION                   ,0x20c80000) /* [RO][32] Audio I/O System Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_INIT_ACK                   ,0x20c80008) /* [RO][32] AIO Soft Init Ack */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_TEST_DIAG                  ,0x20c8001c) /* [RO][32] Diagnostic Port */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTL              ,0x20c800cc) /* [RO][32] FCI bus left */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTR              ,0x20c800d0) /* [RO][32] FCI bus right */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_FCI_DIAG_OUTD              ,0x20c800d4) /* [RO][32] FCI bus ID and vaild */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_CRC_ESR_STATUS             ,0x20c8010c) /* [RO][32] CRC Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_MISC_CRC_ESR_MASK               ,0x20c80118) /* [RO][32] CRC Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_R5F_STATUS                 ,0x20c80800) /* [RO][32] R5f Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_R5F_MASK_STATUS            ,0x20c8080c) /* [RO][32] R5f Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_PCI_STATUS                 ,0x20c80818) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_INTH_PCI_MASK_STATUS            ,0x20c80824) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FIFO_RW_ADDR        ,0x20ca01bc) /* [RO][32] SRC/DST FIFO Read/Write Address Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FIFO_FLOWON_STAT    ,0x20ca01c0) /* [RO][32] Source FIFO Flow-on Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_ADAPTRATE_REPEATDROP_CNT_ZERO_STAT ,0x20ca0214) /* [RO][32] Repeat or Drop Read Counter to zero */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCEFIFO_RD_REPEATORDROP_STAT ,0x20ca0218) /* [RO][32] Source FIFO Read Repeat or Drop Read Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_BEGIN ,0x20ca021c) /* [RO][32] Source Channel Group Begin Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_ENABLE ,0x20ca0220) /* [RO][32] Source Channel Group Enable Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_FLOWON ,0x20ca0224) /* [RO][32] Source Channel Group Flowon Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_GROUP_DMA_ON ,0x20ca022c) /* [RO][32] Source Channel Group DMA On Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_READ_REQUEST    ,0x20ca0230) /* [RO][32] DMA Read Request Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_WRITE_REQUEST   ,0x20ca0234) /* [RO][32] DMA Write Request Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DMA_STATUS          ,0x20ca0238) /* [RO][32] DMA Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FREE_MARK_TRIG_STATE ,0x20ca023c) /* [RO][32] Free Mark Interrupt Trigger State */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_FULL_MARK_TRIG_STATE ,0x20ca0240) /* [RO][32] Full Mark Interrupt Trigger State */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SOURCECH_CLIENTPAIR_FLAGS ,0x20ca024c) /* [RO][32] Source Channel DMA Client Pair Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_DESTCH_CLIENTPAIR_FLAGS ,0x20ca0250) /* [RO][32] Destination Channel DMA Client Pair Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_CLIENTPAIR_STATUS   ,0x20ca0254) /* [RO][32] DMA Client Pair Error Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_CTRL_SCB_BRIDGE_STATUS   ,0x20ca025c) /* [RO][32] SCB Bridge Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR0_STATUS          ,0x20ca1000) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR0_MASK            ,0x20ca100c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR1_STATUS          ,0x20ca1018) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR1_MASK            ,0x20ca1024) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR2_STATUS          ,0x20ca1030) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR2_MASK            ,0x20ca103c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR3_STATUS          ,0x20ca1048) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR3_MASK            ,0x20ca1054) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR4_STATUS          ,0x20ca1060) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_BF_ESR_ESR4_MASK            ,0x20ca106c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_RD_BANK_SEL       ,0x20ca2004) /* [RO][32] Read Bank Select */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_FLT_STAT          ,0x20ca2008) /* [RO][32] Filter Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_GROUP_ENABLE      ,0x20ca2018) /* [RO][32] Group Enable */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_CTRL0_DIAG              ,0x20ca201c) /* [RO][32] Diagnostic */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_ESR0_STATUS             ,0x20ca3000) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_SRC_ESR0_MASK               ,0x20ca300c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_CTRL0_DP_SM              ,0x20ca42dc) /* [RO][32] DP state machine values */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR0_STATUS         ,0x20ca7c00) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR0_MASK           ,0x20ca7c0c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR1_STATUS         ,0x20ca7c18) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_DP_ESR0_ESR1_MASK           ,0x20ca7c24) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_0_ESR_STATUS    ,0x20cb0020) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_0_ESR_MASK      ,0x20cb002c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_1_ESR_STATUS    ,0x20cb0120) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_I2S_1_ESR_MASK      ,0x20cb012c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_STATUS  ,0x20cb0270) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_SPDIF_0_ESR_MASK    ,0x20cb027c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_FORMAT_WORD_TRANSMITTED ,0x20cb0370) /* [RO][32] Mai format word */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L0_DATA       ,0x20cb0374) /* [RO][32] Mai L0 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R0_DATA       ,0x20cb0378) /* [RO][32] Mai R0 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L1_DATA       ,0x20cb037c) /* [RO][32] Mai L1 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R1_DATA       ,0x20cb0380) /* [RO][32] Mai R1 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L2_DATA       ,0x20cb0384) /* [RO][32] Mai L2 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R2_DATA       ,0x20cb0388) /* [RO][32] Mai R2 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_L3_DATA       ,0x20cb038c) /* [RO][32] Mai L3 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_R3_DATA       ,0x20cb0390) /* [RO][32] Mai R3 data */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_LOW_LATENCY_PASSTHROUGH_STATUS ,0x20cb0394) /* [RO][32] Low latency passthrough status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_LONG_TERM_MUTE_DETECTOR_COUNT ,0x20cb0398) /* [RO][32] long term mute detector count */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_ESR_STATUS    ,0x20cb03a0) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MAI_0_ESR_MASK      ,0x20cb03ac) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_NDIV       ,0x20cb0d40) /* [RO][32] Audio PLL Active Ndiv Controls */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_CTLBUS_HI  ,0x20cb0d44) /* [RO][32] Audio PLL Active Control Word HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_CTLBUS_LO  ,0x20cb0d48) /* [RO][32] Audio PLL Active Control Word LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch0   ,0x20cb0d50) /* [RO][32] Audio PLL Active Divider Settings Ch0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch1   ,0x20cb0d54) /* [RO][32] Audio PLL Active Divider Settings Ch1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_ACTIVE_MDIV_Ch2   ,0x20cb0d58) /* [RO][32] Audio PLL Active Divider Settings Ch2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_LOCK_STATUS       ,0x20cb0d74) /* [RO][32] Audio PLL Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_0_TEST_STATUS       ,0x20cb0d88) /* [RO][32] Audio PLL Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_NDIV       ,0x20cb0e40) /* [RO][32] Audio PLL Active Ndiv Controls */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_CTLBUS_HI  ,0x20cb0e44) /* [RO][32] Audio PLL Active Control Word HI */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_CTLBUS_LO  ,0x20cb0e48) /* [RO][32] Audio PLL Active Control Word LO */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch0   ,0x20cb0e50) /* [RO][32] Audio PLL Active Divider Settings Ch0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch1   ,0x20cb0e54) /* [RO][32] Audio PLL Active Divider Settings Ch1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_ACTIVE_MDIV_Ch2   ,0x20cb0e58) /* [RO][32] Audio PLL Active Divider Settings Ch2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_LOCK_STATUS       ,0x20cb0e74) /* [RO][32] Audio PLL Lock Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_PLL_1_TEST_STATUS       ,0x20cb0e88) /* [RO][32] Audio PLL Test Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x20cb0f2c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x20cb0f30) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_0_MCLK_GEN_0_STATUS ,0x20cb0f34) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x20cb102c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x20cb1030) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_1_MCLK_GEN_0_STATUS ,0x20cb1034) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x20cb112c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x20cb1130) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_2_MCLK_GEN_0_STATUS ,0x20cb1134) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_3_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x20cb122c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_3_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x20cb1230) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_3_MCLK_GEN_0_STATUS ,0x20cb1234) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_4_MCLK_GEN_0_INTEGRATOR_HI_STATUS ,0x20cb132c) /* [RO][32] Loop Filter Integrator HI Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_4_MCLK_GEN_0_INTEGRATOR_LO_STATUS ,0x20cb1330) /* [RO][32] Loop Filter Integrator LO Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_NCO_4_MCLK_GEN_0_STATUS ,0x20cb1334) /* [RO][32] Rate Manager Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_CAPTURE_FCI_ID_TABLE ,0x20cb1500) /* [RO][32] Loopback Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_ESR_STATUS   ,0x20cb1510) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_LOOPBACK_0_ESR_MASK     ,0x20cb151c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION     ,0x20cb1820) /* [RO][32] SPDIF receiver revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS       ,0x20cb182c) /* [RO][32] Input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE     ,0x20cb1834) /* [RO][32] Raw sample rate */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM     ,0x20cb183c) /* [RO][32] Clock rate relative to system clock */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0 ,0x20cb1850) /* [RO][32] Left channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0 ,0x20cb1854) /* [RO][32] Right channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1 ,0x20cb1858) /* [RO][32] Left channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1 ,0x20cb185c) /* [RO][32] Right channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2 ,0x20cb1860) /* [RO][32] Left channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2 ,0x20cb1864) /* [RO][32] Right channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR ,0x20cb1868) /* [RO][32] Maximum lock threshold value */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS   ,0x20cb18e0) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK     ,0x20cb18ec) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE ,0x20cb18f8) /* [RO][32] SPDIF_IN Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG         ,0x20cb18fc) /* [RO][32] Diagnostics */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_REVISION      ,0x20cb2020) /* [RO][32] HDMI receiver revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_STATUS        ,0x20cb202c) /* [RO][32] Input status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT    ,0x20cb2030) /* [RO][32] MAI format word from HDMI input */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L0  ,0x20cb2044) /* [RO][32] Left channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R0  ,0x20cb2048) /* [RO][32] Right channel status 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L1  ,0x20cb204c) /* [RO][32] Left channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R1  ,0x20cb2050) /* [RO][32] Right channel status 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_L2  ,0x20cb2054) /* [RO][32] Left channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CHAN_STAT_R2  ,0x20cb2058) /* [RO][32] Right channel status 64 to 91 */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_MAI_FORMAT_CNTR ,0x20cb2070) /* [RO][32] MAI Format Change Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_STATUS    ,0x20cb2090) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_ESR_MASK      ,0x20cb209c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_CAPTURE_FCI_ID_TABLE ,0x20cb20a8) /* [RO][32] HDMI_IN Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_HDMI_0_DIAG          ,0x20cb20ac) /* [RO][32] Diagnostics */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE ,0x20cb280c) /* [RO][32] I2S_MULTI_INPUT Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS     ,0x20cb2820) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK       ,0x20cb282c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_CAPTURE_FCI_ID_TABLE ,0x20cb2940) /* [RO][32] ATTG Capture FCI_ID table */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_ESR_STATUS       ,0x20cb2950) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_ATTG_0_ESR_MASK         ,0x20cb295c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_CFG_0_ENABLE_STATUS ,0x20cb4000) /* [RO][32] Enable Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_ESR_0_STATUS ,0x20cb4400) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_STRM_ESR_0_MASK  ,0x20cb440c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_STATUS ,0x20cb600c) /* [RO][32] Microsequencer processor status */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_MSG  ,0x20cb6010) /* [RO][32] Microsequencer Message */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_CTRL_0_USEQ_FLAGS ,0x20cb601c) /* [RO][32] Microsequencer Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_ESR_0_STATUS     ,0x20cb7d00) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_OUT_MS_ESR_0_MASK       ,0x20cb7d0c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_MISC_ESR_STATUS         ,0x20cb8140) /* [RO][32] Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_AUD_FMM_IOP_MISC_ESR_MASK           ,0x20cb814c) /* [RO][32] Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R0                ,0x20d40000) /* [RO][32] General Purpose Core Register R0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R1                ,0x20d40004) /* [RO][32] General Purpose Core Register R1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R2                ,0x20d40008) /* [RO][32] General Purpose Core Register R2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R3                ,0x20d4000c) /* [RO][32] General Purpose Core Register R3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R4                ,0x20d40010) /* [RO][32] General Purpose Core Register R4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R5                ,0x20d40014) /* [RO][32] General Purpose Core Register R5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R6                ,0x20d40018) /* [RO][32] General Purpose Core Register R6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R7                ,0x20d4001c) /* [RO][32] General Purpose Core Register R7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R8                ,0x20d40020) /* [RO][32] General Purpose Core Register R8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R9                ,0x20d40024) /* [RO][32] General Purpose Core Register R9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R10               ,0x20d40028) /* [RO][32] General Purpose Core Register R10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R11               ,0x20d4002c) /* [RO][32] General Purpose Core Register R11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R12               ,0x20d40030) /* [RO][32] General Purpose Core Register R12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R13               ,0x20d40034) /* [RO][32] General Purpose Core Register R13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R14               ,0x20d40038) /* [RO][32] General Purpose Core Register R14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R15               ,0x20d4003c) /* [RO][32] General Purpose Core Register R15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R16               ,0x20d40040) /* [RO][32] General Purpose Core Register R16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R17               ,0x20d40044) /* [RO][32] General Purpose Core Register R17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R18               ,0x20d40048) /* [RO][32] General Purpose Core Register R18 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R19               ,0x20d4004c) /* [RO][32] General Purpose Core Register R19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R20               ,0x20d40050) /* [RO][32] General Purpose Core Register R20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R21               ,0x20d40054) /* [RO][32] General Purpose Core Register R21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R22               ,0x20d40058) /* [RO][32] General Purpose Core Register R22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R23               ,0x20d4005c) /* [RO][32] General Purpose Core Register R23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R24               ,0x20d40060) /* [RO][32] General Purpose Core Register R24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R25               ,0x20d40064) /* [RO][32] General Purpose Core Register R25 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R26               ,0x20d40068) /* [RO][32] Global Pointer Register R26 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R27               ,0x20d4006c) /* [RO][32] Frame Pointer Register R27 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R28               ,0x20d40070) /* [RO][32] Stack Pointer Register R28 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R29               ,0x20d40074) /* [RO][32] Level 1 Interrupt Link Register R29 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R30               ,0x20d40078) /* [RO][32] Level 2 Interrupt Link Register R30 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R31               ,0x20d4007c) /* [RO][32] Branch Link Register R31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R60               ,0x20d400f0) /* [RO][32] Loop Count Register  R60 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R61               ,0x20d400f4) /* [RO][32] Long Immediate Data Indicator Register R61 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CORE_REGS_R63               ,0x20d400fc) /* [RO][32] Loop counter Register R63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_STATUS             ,0x20d42000) /* [RO][32] Auxiliary Register STATUS */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_IDENTITY           ,0x20d42010) /* [RO][32] Processor Identification register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_PC                 ,0x20d42018) /* [RO][32] Program Counter register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_STATUS32           ,0x20d42028) /* [RO][32] Status register (32-bit) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_CRC_BUILD_BCR      ,0x20d42188) /* [RO][32] Build configuration register for CRC instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_DVBF_BUILD         ,0x20d42190) /* [RO][32] Build configuration register for dual viterbi butterfly instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_EXT_ARITH_BUILD    ,0x20d42194) /* [RO][32] Build configuration register to specify that the processor has the extended arithmetic instructions. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_DATASPACE          ,0x20d42198) /* [RO][32] Build configuration register for dataspace. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MEMSUBSYS          ,0x20d4219c) /* [RO][32] Build configuration register for memory subsytem. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_VECBASE_AC_BUILD   ,0x20d421a0) /* [RO][32] Build configuration register for ARC600 interrupt vector base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_P_BASE_ADDR        ,0x20d421a4) /* [RO][32] Build configuration register for peripheral base address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MPU_BUILD          ,0x20d421b4) /* [RO][32] Build configuration register for memory protection unit. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_RF_BUILD           ,0x20d421b8) /* [RO][32] Build configuration register for register file. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_D_CACHE_BUILD      ,0x20d421c8) /* [RO][32] Build configuration register for data cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MADI_BUILD         ,0x20d421cc) /* [RO][32] Build configuration register for multiple ARC debug interface. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_DCCM_BUILD         ,0x20d421d0) /* [RO][32] Build configuration register for data closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_TIMER_BUILD        ,0x20d421d4) /* [RO][32] Build configuration register for timers. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AP_BUILD           ,0x20d421d8) /* [RO][32] Build configuration register for actionpoints. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_I_CACHE_BUILD      ,0x20d421dc) /* [RO][32] Build configuration register for instruction cache. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ICCM_BUILD         ,0x20d421e0) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_DSPRAM_BUILD       ,0x20d421e4) /* [RO][32] Build configuration register for XY memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MAC_BUILD          ,0x20d421e8) /* [RO][32] Build configuration register for Xmac. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MULTIPLY_BUILD     ,0x20d421ec) /* [RO][32] Build configuration register for instruction closely coupled memory. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_SWAP_BUILD         ,0x20d421f0) /* [RO][32] Build configuration register for swap instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_NORM_BUILD         ,0x20d421f4) /* [RO][32] Build configuration register for normalise instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MINMAX_BUILD       ,0x20d421f8) /* [RO][32] Build configuration register for min/max instruction. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_BARREL_BUILD       ,0x20d421fc) /* [RO][32] Build configuration register for barrel shifter. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ARC600_BUILD       ,0x20d42304) /* [RO][32] Build configuration register for ARC 600. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_MCD_BCR            ,0x20d42310) /* [RO][32] MCD configuration register for AS221BD. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_IFETCHQUEUE_BUILD  ,0x20d423f8) /* [RO][32] Build configuration register for the InstructionFetchQueue component. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_ALIGN_ADDR     ,0x20d4280c) /* [RO][32] Memory Alignment Detected Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_ALIGN_SIZE     ,0x20d42810) /* [RO][32] Memory Alignment Detected Size */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_INTER_CORE_INTERRUPT ,0x20d42a00) /* [RO][32] Inter-core Interrupt Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AX_IPC_SEM_N       ,0x20d42a04) /* [RO][32] Inter-core Sempahore Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_INTER_CORE_ACK ,0x20d42a08) /* [RO][32] Inter-core Interrupt Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ERET               ,0x20d43000) /* [RO][32] Exception Return Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ERBTA              ,0x20d43004) /* [RO][32] Exception Return Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ERSTATUS           ,0x20d43008) /* [RO][32] Exception Return Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ECR                ,0x20d4300c) /* [RO][32] Exception Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_EFA                ,0x20d43010) /* [RO][32] Exception Fault Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ICAUSE1            ,0x20d43028) /* [RO][32] Level 1 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_ICAUSE2            ,0x20d4302c) /* [RO][32] Level 2 Interrupt Cause Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_IENABLE        ,0x20d43030) /* [RO][32] Interrupt Mask Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_ITRIGGER       ,0x20d43034) /* [RO][32] Interrupt Sensitivity Programming */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_BTA                ,0x20d43048) /* [RO][32] Branch Target Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_BTA_L1             ,0x20d4304c) /* [RO][32] Level 1 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_BTA_L2             ,0x20d43050) /* [RO][32] Level 2 Return Branch Target */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_IRQ_PULSE_CANCEL ,0x20d43054) /* [RO][32] Interrupt Pulse Cancel */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_AUX_REGS_AUX_IRQ_PENDING    ,0x20d43058) /* [RO][32] Interrupt Pending Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTFR                     ,0x20d80018) /* [RO][32] Flag register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTRIS                    ,0x20d8003c) /* [RO][32] Raw interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTMIS                    ,0x20d80040) /* [RO][32] Masked interrupt status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPERIPHID0              ,0x20d80fe0) /* [RO][32] UARTPeriphID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPERIPHID1              ,0x20d80fe4) /* [RO][32] UARTPeriphID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPERIPHID2              ,0x20d80fe8) /* [RO][32] UARTPeriphID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPERIPHID3              ,0x20d80fec) /* [RO][32] UARTPeriphID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPCELLID0               ,0x20d80ff0) /* [RO][32] UARTPCellID0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPCELLID1               ,0x20d80ff4) /* [RO][32] UARTPCellID1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPCELLID2               ,0x20d80ff8) /* [RO][32] UARTPCellID2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_UART_UARTPCELLID3               ,0x20d80ffc) /* [RO][32] UARTPCellID3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGVALUE                  ,0x20d81004) /* [RO][32] Watchdog Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGRIS                    ,0x20d81010) /* [RO][32] Watchdog Raw Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGMIS                    ,0x20d81014) /* [RO][32] Watchdog Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPERIPHID0              ,0x20d81fe0) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPERIPHID1              ,0x20d81fe4) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPERIPHID2              ,0x20d81fe8) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPERIPHID3              ,0x20d81fec) /* [RO][32] Peripheral Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPCELLID0               ,0x20d81ff0) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPCELLID1               ,0x20d81ff4) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPCELLID2               ,0x20d81ff8) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_WDOG_WDOGPCELLID3               ,0x20d81ffc) /* [RO][32] PrimeCell Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L1_INTR_STATUS              ,0x20d82000) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L1_INTR_MASK_STATUS         ,0x20d82008) /* [RO][32] Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L2_STATUS0                  ,0x20d82100) /* [RO][32] MPM CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L2_MASK_STATUS0             ,0x20d8210c) /* [RO][32] MPM CPU Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L2_UNUSED_STATUS1           ,0x20d82118) /* [RO][32] Unused register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_L2_UNUSED_MASK_STATUS1      ,0x20d82124) /* [RO][32] Unused register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_HOST_L2_CPU_STATUS              ,0x20d82200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_HOST_L2_CPU_MASK_STATUS         ,0x20d8220c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_HOST_L2_PCI_STATUS              ,0x20d82218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_HOST_L2_PCI_MASK_STATUS         ,0x20d82224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CTRL_REVID                  ,0x20d82300) /* [RO][32] MPM Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CTRL_RBUS_ERR_ADDR          ,0x20d82328) /* [RO][32] RBUS Error Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CTRL_RBUS_ERR_DATA          ,0x20d8232c) /* [RO][32] RBUS Error Write Data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CTRL_RBUS_ERR_XAC           ,0x20d82330) /* [RO][32] RBUS Error Transaction */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_CPU_CTRL_STATUS                 ,0x20d82344) /* [RO][32] Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_PM_L2_CPU_STATUS                ,0x20d82400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_PM_L2_CPU_MASK_STATUS           ,0x20d8240c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_PM_L2_PCI_STATUS                ,0x20d82418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_PM_L2_PCI_MASK_STATUS           ,0x20d82424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_RANGE_BLOCKER_INFO              ,0x20d82554) /* [RO][32] Address Checker Info Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_BSPI_REVISION_ID                ,0x20d82600) /* [RO][32] Revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_BSPI_BUSY_STATUS                ,0x20d8260c) /* [RO][32] BSPI Busy Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_BSPI_INTR_STATUS                ,0x20d82610) /* [RO][32] Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_BSPI_B0_STATUS                  ,0x20d82614) /* [RO][32] Prefetch Buffer 0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_BSPI_B1_STATUS                  ,0x20d8261c) /* [RO][32] Prefetch Buffer 1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_MSPI_CPTQP                      ,0x20d82824) /* [RO][32] CPTQP REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_MPM_MSPI_REVISION                   ,0x20d8282c) /* [RO][32] REVISION ID REGISTER */
BCHP_REGISTER_READONLY_32BIT(BCHP_DVP_MT_AON_TOP_RCAL_CBUS_PHY_STATUS ,0x20d8300c) /* [RO][32] RCAL and CBUS PHY Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_0_CPU_STATUS             ,0x20d83800) /* [RO][32] CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_0_CPU_MASK_STATUS        ,0x20d8380c) /* [RO][32] CPU Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_0_PCI_STATUS             ,0x20d83818) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_0_PCI_MASK_STATUS        ,0x20d83824) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_1_CPU_STATUS             ,0x20d83880) /* [RO][32] CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_1_CPU_MASK_STATUS        ,0x20d8388c) /* [RO][32] CPU Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_1_PCI_STATUS             ,0x20d83898) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CBUS_INTR2_1_PCI_MASK_STATUS        ,0x20d838a4) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_SCHEDULER_STATUS_0          ,0x20d83a04) /* [RO][32] CBUS Translation Layer Scheduler Status Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_SCHEDULER_STATUS_1          ,0x20d83a08) /* [RO][32] CBUS Translation Layer Scheduler Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_ABORT_STATUS                ,0x20d83a14) /* [RO][32] CBUS Abort Packet Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_LINK_STATUS                 ,0x20d83a20) /* [RO][32] CBUS Link Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_LINK_ERROR                  ,0x20d83a24) /* [RO][32] CBUS Link Error Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_INITIATOR_STATUS            ,0x20d83a58) /* [RO][32] CBUS Initiator Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_FOLLOWER_STATUS_0           ,0x20d83a60) /* [RO][32] CBUS Follower Status Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_FOLLOWER_STATUS_1           ,0x20d83a64) /* [RO][32] CBUS Follower Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_RX_CDR_STATUS_0             ,0x20d83a78) /* [RO][32] Rx Clock and Data Recovery Status Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_CBUS_RX_CDR_STATUS_1             ,0x20d83a7c) /* [RO][32] Rx Clock and Data Recovery Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_REQ_STATUS                   ,0x20d83b0c) /* [RO][32] MSC Requester Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_STATUS                  ,0x20d83c0c) /* [RO][32] MSC Responder Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_00_01    ,0x20d83c40) /* [RO][32] Inbound Packet 00 and 01 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_02_03    ,0x20d83c44) /* [RO][32] Inbound Packet 02 and 03 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_04_05    ,0x20d83c48) /* [RO][32] Inbound Packet 04 and 05 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_06_07    ,0x20d83c4c) /* [RO][32] Inbound Packet 06 and 07 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_08_09    ,0x20d83c50) /* [RO][32] Inbound Packet 08 and 09 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_10_11    ,0x20d83c54) /* [RO][32] Inbound Packet 10 and 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_12_13    ,0x20d83c58) /* [RO][32] Inbound Packet 12 and 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_14_15    ,0x20d83c5c) /* [RO][32] Inbound Packet 14 and 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_16_17    ,0x20d83c60) /* [RO][32] Inbound Packet 16 and 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_18_19    ,0x20d83c64) /* [RO][32] Inbound Packet 18 and 19 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_20_21    ,0x20d83c68) /* [RO][32] Inbound Packet 20 and 21 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_MSC_RESP_INBOUND_PACKET_22_23    ,0x20d83c6c) /* [RO][32] Inbound Packet 22 and 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MT_DDC_REQ_STATUS                   ,0x20d83d0c) /* [RO][32] DDC Requester Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_TOP_CORE_REV                   ,0x20d84000) /* [RO][32] USBC Core Revision Number */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_0_CPU_STATUS             ,0x20d84040) /* [RO][32] CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_0_CPU_MASK_STATUS        ,0x20d8404c) /* [RO][32] CPU Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_0_PCI_STATUS             ,0x20d84058) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_0_PCI_MASK_STATUS        ,0x20d84064) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_1_CPU_STATUS             ,0x20d84080) /* [RO][32] CPU Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_1_CPU_MASK_STATUS        ,0x20d8408c) /* [RO][32] CPU Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_1_PCI_STATUS             ,0x20d84098) /* [RO][32] PCI Interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_USBC_INTR2_1_PCI_MASK_STATUS        ,0x20d840a4) /* [RO][32] PCI Interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCL_STRAP_STATUS                    ,0x20d84204) /* [RO][32] USBC Core Strap status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCL_CONNECTION_STATUS               ,0x20d84210) /* [RO][32] Connection Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCL_CC_PAD_STATUS                   ,0x20d84228) /* [RO][32] CC Pads Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_CCL_VBUS_SENSE_STATUS               ,0x20d84234) /* [RO][32] VBUS_SENSE Pad Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_RX_CDR_STATUS_0              ,0x20d84424) /* [RO][32] Rx Clock/Data Recovery Status Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_RX_CDR_STATUS_1              ,0x20d84428) /* [RO][32] Rx Clock/Data Recovery Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_RX_CDR_STATUS_2              ,0x20d8442c) /* [RO][32] Rx Clock/Data Recovery Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_RX_CDR_STATUS_3              ,0x20d84430) /* [RO][32] Rx Clock/Data Recovery Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_RX_CDR_STATUS_4              ,0x20d84434) /* [RO][32] Rx Clock/Data Recovery Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_PACKET_STATUS_0              ,0x20d84440) /* [RO][32] Packet Status Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_PACKET_STATUS_1              ,0x20d84444) /* [RO][32] Packet Status Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_PACKET_STATUS_2              ,0x20d84448) /* [RO][32] Packet Status Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_PACKET_STATUS_3              ,0x20d8444c) /* [RO][32] Packet Status Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_PACKET_STATUS_4              ,0x20d84450) /* [RO][32] Packet Status Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PD_PHY_BIST_STATUS                  ,0x20d8445c) /* [RO][32] BIST Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TRAFFIC_STATUS                  ,0x20d84608) /* [RO][32] Traffic Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TX_SOFT_RESET_STATUS            ,0x20d84628) /* [RO][32] Tx Soft Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_SOFT_RESET_STATUS            ,0x20d84630) /* [RO][32] Rx Soft Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TX_RESET_STATUS                 ,0x20d84644) /* [RO][32] Tx Hard/Cable Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_RESET_STATUS                 ,0x20d84648) /* [RO][32] Rx Hard/Cable Reset Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER0_STATUS                   ,0x20d84668) /* [RO][32] Tx Timer0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER1_STATUS                   ,0x20d8466c) /* [RO][32] Tx Timer1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER2_STATUS                   ,0x20d84670) /* [RO][32] Tx Timer2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER3_STATUS                   ,0x20d84674) /* [RO][32] Tx Timer3 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER4_STATUS                   ,0x20d84678) /* [RO][32] Tx Timer4 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TIMER5_STATUS                   ,0x20d8467c) /* [RO][32] Tx Timer5 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TX_MSG_STATUS                   ,0x20d84808) /* [RO][32] Tx Message Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_TX_MSG_ID_STATUS                ,0x20d8480c) /* [RO][32] Tx Message ID Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_STATUS                   ,0x20d84a0c) /* [RO][32] Rx Message Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_ID_STATUS                ,0x20d84a10) /* [RO][32] Rx Message ID Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_HEADER                   ,0x20d84a40) /* [RO][32] Rx Message Window - Header */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_1                     ,0x20d84a44) /* [RO][32] Rx Message Window - Data Object 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_2                     ,0x20d84a48) /* [RO][32] Rx Message Window - Data Object 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_3                     ,0x20d84a4c) /* [RO][32] Rx Message Window - Data Object 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_4                     ,0x20d84a50) /* [RO][32] Rx Message Window - Data Object 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_5                     ,0x20d84a54) /* [RO][32] Rx Message Window - Data Object 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_6                     ,0x20d84a58) /* [RO][32] Rx Message Window - Data Object 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_PRL_RX_MSG_DO_7                     ,0x20d84a5c) /* [RO][32] Rx Message Window - Data Object 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_REV_ID              ,0x21100000) /* [RO][32] Memory-Controller-Core  Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_OPTIONS             ,0x21100004) /* [RO][32] Memory-Controller-Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_CORE_PDEPTH              ,0x21100008) /* [RO][32] Memory-Controller-Core PDEPTH Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SM_TIMEOUT_INTR_INFO     ,0x21100010) /* [RO][32] MEMC State Machine Timeout Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_INTR_INFO      ,0x21100018) /* [RO][32] MEMC Premature Request Withdrawal Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CMD_INTR_INFO        ,0x21100020) /* [RO][32] MEMC Illegal Command Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_START_ADDR_INTR_INFO ,0x21100028) /* [RO][32] MEMC Illegal Start Address Interrupt Information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_LAST_WRITE_ERROR_INFO ,0x21100030) /* [RO][32] MEMC Missing SCB last write pulse error information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_LAST_WRITE_ERROR_INFO2 ,0x21100034) /* [RO][32] MEMC Missing SCB Client ID for last write pulse errors */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_0            ,0x21100040) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_1            ,0x21100044) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_2            ,0x21100048) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_3            ,0x2110004c) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_CMD_DBG_4            ,0x21100050) /* [RO][32] Current DATA command pushed out from sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SEQ_INPUT_DBG_INFO       ,0x21100054) /* [RO][32] Current input from CMD formatter to seq. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MISC_SEQ_DBG_INFO        ,0x21100058) /* [RO][32] Status register of MISC command Sequencer. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_BIU_DBG_INFO             ,0x2110005c) /* [RO][32] Debug information from BIU> */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SPARE_RO_3               ,0x21100060) /* [RO][32] Start Address corresponding to SCB command that occurred three commands earlier or end addr in case of PFRI. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_TP_READ_DATA             ,0x21100068) /* [RO][32] Test Port Data Read Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_CMDBUS_INTR_INFO_0 ,0x21100070) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 31:0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_NOREQ_CMDBUS_INTR_INFO_1 ,0x21100074) /* [RO][32] MEMC Premature Request Withdrawal Interrupt, SCB CMD bus Information, bits 47:32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SPARE_RO_1               ,0x21100080) /* [RO][32] Read only Spare Register 0 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SPARE_RO_2               ,0x21100084) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_LMB_ADDRESS_ERROR_INFO   ,0x211000a8) /* [RO][32] LMB 0 un-aligned address error information register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_LMB_ADDRESS_ERROR_INFO_1 ,0x211000bc) /* [RO][32] LMB 1 un-aligned address error information register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_LMB_ADDRESS_ERROR_INFO_2 ,0x211000d0) /* [RO][32] LMB 2 un-aligned address error information register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_LMB_ADDRESS_ERROR_INFO_3 ,0x211000e4) /* [RO][32] LMB 3 un-aligned address error information register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_PAGE_BRK_INTR_INFO_0 ,0x211000e8) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_PAGE_BRK_INTR_INFO_1 ,0x211000ec) /* [RO][32] PFRI 0 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_VIOL_ADDR_LSB     ,0x211000f0) /* [RO][32] PFRI 0 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_VIOL_ADDR_MSB     ,0x211000f4) /* [RO][32] PFRI 0 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_0_LADDR_FIFO_STATUS ,0x21100100) /* [RO][32] PFRI 0 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_PAGE_BRK_INTR_INFO_0 ,0x21100124) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_PAGE_BRK_INTR_INFO_1 ,0x21100128) /* [RO][32] PFRI 1 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_VIOL_ADDR_LSB     ,0x2110012c) /* [RO][32] PFRI 1 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_VIOL_ADDR_MSB     ,0x21100130) /* [RO][32] PFRI 1 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_1_LADDR_FIFO_STATUS ,0x2110013c) /* [RO][32] PFRI 1 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_PAGE_BRK_INTR_INFO_0 ,0x21100160) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_PAGE_BRK_INTR_INFO_1 ,0x21100164) /* [RO][32] PFRI 2 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_VIOL_ADDR_LSB     ,0x21100168) /* [RO][32] PFRI 2 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_VIOL_ADDR_MSB     ,0x2110016c) /* [RO][32] PFRI 2 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_2_LADDR_FIFO_STATUS ,0x21100178) /* [RO][32] PFRI 2 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_PAGE_BRK_INTR_INFO_0 ,0x2110019c) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_PAGE_BRK_INTR_INFO_1 ,0x211001a0) /* [RO][32] PFRI 3 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_VIOL_ADDR_LSB     ,0x211001a4) /* [RO][32] PFRI 3 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_VIOL_ADDR_MSB     ,0x211001a8) /* [RO][32] PFRI 3 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_3_LADDR_FIFO_STATUS ,0x211001b4) /* [RO][32] PFRI 3 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_4_PAGE_BRK_INTR_INFO_0 ,0x211001d8) /* [RO][32] PFRI 4 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_4_PAGE_BRK_INTR_INFO_1 ,0x211001dc) /* [RO][32] PFRI 4 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_4_VIOL_ADDR_LSB     ,0x211001e0) /* [RO][32] PFRI 4 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_4_VIOL_ADDR_MSB     ,0x211001e4) /* [RO][32] PFRI 4 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_4_LADDR_FIFO_STATUS ,0x211001f0) /* [RO][32] PFRI 4 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_5_PAGE_BRK_INTR_INFO_0 ,0x21100214) /* [RO][32] PFRI 5 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_5_PAGE_BRK_INTR_INFO_1 ,0x21100218) /* [RO][32] PFRI 5 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_5_VIOL_ADDR_LSB     ,0x2110021c) /* [RO][32] PFRI 5 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_5_VIOL_ADDR_MSB     ,0x21100220) /* [RO][32] PFRI 5 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_5_LADDR_FIFO_STATUS ,0x2110022c) /* [RO][32] PFRI 5 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_6_PAGE_BRK_INTR_INFO_0 ,0x21100250) /* [RO][32] PFRI 6 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_6_PAGE_BRK_INTR_INFO_1 ,0x21100254) /* [RO][32] PFRI 6 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_6_VIOL_ADDR_LSB     ,0x21100258) /* [RO][32] PFRI 6 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_6_VIOL_ADDR_MSB     ,0x2110025c) /* [RO][32] PFRI 6 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_6_LADDR_FIFO_STATUS ,0x21100268) /* [RO][32] PFRI 6 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_7_PAGE_BRK_INTR_INFO_0 ,0x2110028c) /* [RO][32] PFRI 7 Page Break Interrupt Information Register 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_7_PAGE_BRK_INTR_INFO_1 ,0x21100290) /* [RO][32] PFRI 7 Page Break Interrupt Information Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_7_VIOL_ADDR_LSB     ,0x21100294) /* [RO][32] PFRI 7 Violation Address LSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_7_VIOL_ADDR_MSB     ,0x21100298) /* [RO][32] PFRI 7 Violation Address MSB Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_PFRI_7_LADDR_FIFO_STATUS ,0x211002a4) /* [RO][32] PFRI 7 Laddr fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_ZQCS_STATUS              ,0x21100300) /* [RO][32] ZQCS Client Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_0          ,0x21100308) /* [RO][32] CRC Unit 0 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_1          ,0x2110030c) /* [RO][32] CRC Unit 0 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_2          ,0x21100310) /* [RO][32] CRC Unit 0 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_3          ,0x21100314) /* [RO][32] CRC Unit 0 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_4          ,0x21100318) /* [RO][32] CRC Unit 0 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_5          ,0x2110031c) /* [RO][32] CRC Unit 0 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_6          ,0x21100320) /* [RO][32] CRC Unit 0 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_7          ,0x21100324) /* [RO][32] CRC Unit 0 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_8          ,0x21100328) /* [RO][32] CRC Unit 0 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_9          ,0x2110032c) /* [RO][32] CRC Unit 0 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_10         ,0x21100330) /* [RO][32] CRC Unit 0 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_11         ,0x21100334) /* [RO][32] CRC Unit 0 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_12         ,0x21100338) /* [RO][32] CRC Unit 0 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_13         ,0x2110033c) /* [RO][32] CRC Unit 0 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_14         ,0x21100340) /* [RO][32] CRC Unit 0 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT0_15         ,0x21100344) /* [RO][32] CRC Unit 0 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_0          ,0x2110034c) /* [RO][32] CRC Unit 1 SCB read data 0 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_1          ,0x21100350) /* [RO][32] CRC Unit 1 SCB read data 1 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_2          ,0x21100354) /* [RO][32] CRC Unit 1 SCB read data 2 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_3          ,0x21100358) /* [RO][32] CRC Unit 1 SCB read data 3 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_4          ,0x2110035c) /* [RO][32] CRC Unit 1 SCB read data 4 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_5          ,0x21100360) /* [RO][32] CRC Unit 1 SCB read data 5 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_6          ,0x21100364) /* [RO][32] CRC Unit 1 SCB read data 6 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_7          ,0x21100368) /* [RO][32] CRC Unit 1 SCB read data 7 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_8          ,0x2110036c) /* [RO][32] CRC Unit 1 SCB read data 8 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_9          ,0x21100370) /* [RO][32] CRC Unit 1 SCB read data 9 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_10         ,0x21100374) /* [RO][32] CRC Unit 1 SCB read data 10 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_11         ,0x21100378) /* [RO][32] CRC Unit 1 SCB read data 11 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_12         ,0x2110037c) /* [RO][32] CRC Unit 1 SCB read data 12 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_13         ,0x21100380) /* [RO][32] CRC Unit 1 SCB read data 13 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_14         ,0x21100384) /* [RO][32] CRC Unit 1 SCB read data 14 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_SCB_CRC_UNIT1_15         ,0x21100388) /* [RO][32] CRC Unit 1 SCB read data 15 register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA0             ,0x21100700) /* [RO][32] MSA Read Data 0 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA1             ,0x21100704) /* [RO][32] MSA Read Data 1 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA2             ,0x21100708) /* [RO][32] MSA Read Data 2 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA3             ,0x2110070c) /* [RO][32] MSA Read Data 3 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA4             ,0x21100710) /* [RO][32] MSA Read Data 4 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA5             ,0x21100714) /* [RO][32] MSA Read Data 5 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA6             ,0x21100718) /* [RO][32] MSA Read Data 6 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA7             ,0x2110071c) /* [RO][32] MSA Read Data 7 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA8             ,0x21100720) /* [RO][32] MSA Read Data 8 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA9             ,0x21100724) /* [RO][32] MSA Read Data 9 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA10            ,0x21100728) /* [RO][32] MSA Read Data 10 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA11            ,0x2110072c) /* [RO][32] MSA Read Data 11 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA12            ,0x21100730) /* [RO][32] MSA Read Data 12 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA13            ,0x21100734) /* [RO][32] MSA Read Data 13 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA14            ,0x21100738) /* [RO][32] MSA Read Data 14 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA15            ,0x2110073c) /* [RO][32] MSA Read Data 15 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA16            ,0x21100740) /* [RO][32] MSA Read Data 16 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA17            ,0x21100744) /* [RO][32] MSA Read Data 17 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA18            ,0x21100748) /* [RO][32] MSA Read Data 18 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA19            ,0x2110074c) /* [RO][32] MSA Read Data 19 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA20            ,0x21100750) /* [RO][32] MSA Read Data 20 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA21            ,0x21100754) /* [RO][32] MSA Read Data 21 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA22            ,0x21100758) /* [RO][32] MSA Read Data 22 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA23            ,0x2110075c) /* [RO][32] MSA Read Data 23 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA24            ,0x21100760) /* [RO][32] MSA Read Data 24 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA25            ,0x21100764) /* [RO][32] MSA Read Data 25 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA26            ,0x21100768) /* [RO][32] MSA Read Data 26 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA27            ,0x2110076c) /* [RO][32] MSA Read Data 27 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA28            ,0x21100770) /* [RO][32] MSA Read Data 28 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA29            ,0x21100774) /* [RO][32] MSA Read Data 29 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA30            ,0x21100778) /* [RO][32] MSA Read Data 30 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA31            ,0x2110077c) /* [RO][32] MSA Read Data 31 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA32            ,0x21100780) /* [RO][32] MSA Read Data 32 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA33            ,0x21100784) /* [RO][32] MSA Read Data 33 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA34            ,0x21100788) /* [RO][32] MSA Read Data 34 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA35            ,0x2110078c) /* [RO][32] MSA Read Data 35 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA36            ,0x21100790) /* [RO][32] MSA Read Data 36 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA37            ,0x21100794) /* [RO][32] MSA Read Data 37 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA38            ,0x21100798) /* [RO][32] MSA Read Data 38 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA39            ,0x2110079c) /* [RO][32] MSA Read Data 39 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA40            ,0x211007a0) /* [RO][32] MSA Read Data 40 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA41            ,0x211007a4) /* [RO][32] MSA Read Data 41 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA42            ,0x211007a8) /* [RO][32] MSA Read Data 42 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA43            ,0x211007ac) /* [RO][32] MSA Read Data 43 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA44            ,0x211007b0) /* [RO][32] MSA Read Data 44 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA45            ,0x211007b4) /* [RO][32] MSA Read Data 45 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA46            ,0x211007b8) /* [RO][32] MSA Read Data 46 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA47            ,0x211007bc) /* [RO][32] MSA Read Data 47 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA48            ,0x211007c0) /* [RO][32] MSA Read Data 48 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA49            ,0x211007c4) /* [RO][32] MSA Read Data 49 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA50            ,0x211007c8) /* [RO][32] MSA Read Data 50 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA51            ,0x211007cc) /* [RO][32] MSA Read Data 51 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA52            ,0x211007d0) /* [RO][32] MSA Read Data 52 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA53            ,0x211007d4) /* [RO][32] MSA Read Data 53 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA54            ,0x211007d8) /* [RO][32] MSA Read Data 54 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA55            ,0x211007dc) /* [RO][32] MSA Read Data 55 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA56            ,0x211007e0) /* [RO][32] MSA Read Data 56 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA57            ,0x211007e4) /* [RO][32] MSA Read Data 57 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA58            ,0x211007e8) /* [RO][32] MSA Read Data 58 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA59            ,0x211007ec) /* [RO][32] MSA Read Data 59 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA60            ,0x211007f0) /* [RO][32] MSA Read Data 60 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA61            ,0x211007f4) /* [RO][32] MSA Read Data 61 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA62            ,0x211007f8) /* [RO][32] MSA Read Data 62 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_GEN_0_MSA_RD_DATA63            ,0x211007fc) /* [RO][32] MSA Read Data 63 Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_REV_ID                ,0x21100800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_MAIN             ,0x21100840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_WORDS_WRITTEN    ,0x21100844) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_WORDS_READ       ,0x21100848) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ERROR_COUNT      ,0x2110084c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ERROR_BITS       ,0x21100850) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ADDR_LAST        ,0x21100854) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_ADDR_LAST_EXT    ,0x21100858) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_CLOCK_CYCLES     ,0x2110085c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_STAT_DEBUG            ,0x2110087c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_0_STAT_LO    ,0x211008e0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_0_STAT_HI    ,0x211008e4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_1_STAT_LO    ,0x211008e8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_1_STAT_HI    ,0x211008ec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_2_STAT_LO    ,0x211008f0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_2_STAT_HI    ,0x211008f4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_3_STAT_LO    ,0x211008f8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_0_BYTELANE_3_STAT_HI    ,0x211008fc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_REV_ID                ,0x21100a00) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_MAIN             ,0x21100a40) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_WORDS_WRITTEN    ,0x21100a44) /* [RO][32] Status Count of 32-byte JWords Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_WORDS_READ       ,0x21100a48) /* [RO][32] Status Count of 32-byte JWords Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_ERROR_COUNT      ,0x21100a4c) /* [RO][32] Total Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_ERROR_BITS       ,0x21100a50) /* [RO][32] Per Bit Lane Error Flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST        ,0x21100a54) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_ADDR_LAST_EXT    ,0x21100a58) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_CLOCK_CYCLES     ,0x21100a5c) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_STAT_DEBUG            ,0x21100a7c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_LO    ,0x21100ae0) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_0_STAT_HI    ,0x21100ae4) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_LO    ,0x21100ae8) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_1_STAT_HI    ,0x21100aec) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_LO    ,0x21100af0) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_2_STAT_HI    ,0x21100af4) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_LO    ,0x21100af8) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_EDIS_0_1_BYTELANE_3_STAT_HI    ,0x21100afc) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR ,0x21100c54) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_START_ADDR_MSB ,0x21100c58) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR ,0x21100c5c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_END_ADDR_MSB ,0x21100c60) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_0_VIOLATION_INFO_CMD ,0x21100c64) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR ,0x21100cc0) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_START_ADDR_MSB ,0x21100cc4) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR ,0x21100cc8) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_END_ADDR_MSB ,0x21100ccc) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_1_VIOLATION_INFO_CMD ,0x21100cd0) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR ,0x21100d2c) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_START_ADDR_MSB ,0x21100d30) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR ,0x21100d34) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_END_ADDR_MSB ,0x21100d38) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_2_VIOLATION_INFO_CMD ,0x21100d3c) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR ,0x21100d98) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_START_ADDR_MSB ,0x21100d9c) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR ,0x21100da0) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_END_ADDR_MSB ,0x21100da4) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_3_VIOLATION_INFO_CMD ,0x21100da8) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR ,0x21100e04) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_START_ADDR_MSB ,0x21100e08) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR ,0x21100e0c) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_END_ADDR_MSB ,0x21100e10) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_4_VIOLATION_INFO_CMD ,0x21100e14) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR ,0x21100e70) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_START_ADDR_MSB ,0x21100e74) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR ,0x21100e78) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_END_ADDR_MSB ,0x21100e7c) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_5_VIOLATION_INFO_CMD ,0x21100e80) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR ,0x21100edc) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_START_ADDR_MSB ,0x21100ee0) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR ,0x21100ee4) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_END_ADDR_MSB ,0x21100ee8) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_6_VIOLATION_INFO_CMD ,0x21100eec) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR ,0x21100f48) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_START_ADDR_MSB ,0x21100f4c) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR ,0x21100f50) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_END_ADDR_MSB ,0x21100f54) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ARC_7_VIOLATION_INFO_CMD ,0x21100f58) /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR ,0x21100f60) /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_START_ADDR_MSB ,0x21100f64) /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR ,0x21100f68) /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_END_ADDR_MSB ,0x21100f6c) /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARC_0_ALIAS_VIOLATION_INFO_CMD ,0x21100f70) /* [RO][32] Violating SCB client-ID & Command Type for Address Aliasing Checker */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_PHY_DEBUG_REGISTER       ,0x21101000) /* [RO][32] MEMC CORE and IOBUF Interface Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ARB_WINNER               ,0x21101424) /* [RO][32] SCB-Arbitration Winner. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_0                ,0x21101428) /* [RO][32] RTS Deadline miss register for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_1                ,0x2110142c) /* [RO][32] RTS Deadline miss register for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_2                ,0x21101430) /* [RO][32] RTS Deadline miss register for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_3                ,0x21101434) /* [RO][32] RTS Deadline miss register for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_4                ,0x21101438) /* [RO][32] RTS Deadline miss register for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_5                ,0x2110143c) /* [RO][32] RTS Deadline miss register for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_6                ,0x21101440) /* [RO][32] RTS Deadline miss register for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_RTS_ERR_7                ,0x21101444) /* [RO][32] RTS Deadline miss register for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SCB_ARBITER_DEBUG_REGISTER ,0x2110145c) /* [RO][32] MEMC SCB Interface and Arbiter State Machine and FIFO Debug Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SPARE_RO_1               ,0x21101468) /* [RO][32] Read only Spare Register 1 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_SPARE_RO_2               ,0x2110146c) /* [RO][32] Read only Spare Register 2 . */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_ERROR_INTERRUPT ,0x21101478) /* [RO][32] \"Client init error interrupt\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_ERROR_INFO   ,0x21101480) /* [RO][32] \"Client init error violation info\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_CLIENT_INIT_STATUS       ,0x21101488) /* [RO][32] \"Client init status and debug register\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_0          ,0x2110148c) /* [RO][32] LCA Valid Requests for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_1          ,0x21101490) /* [RO][32] LCA Valid Requests for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_2          ,0x21101494) /* [RO][32] LCA Valid Requests for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_3          ,0x21101498) /* [RO][32] LCA Valid Requests for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_4          ,0x2110149c) /* [RO][32] LCA Valid Requests for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_5          ,0x211014a0) /* [RO][32] LCA Valid Requests for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_6          ,0x211014a4) /* [RO][32] LCA Valid Requests for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_LCA_VALID_REQ_7          ,0x211014a8) /* [RO][32] LCA Valid Requests for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_0  ,0x211014b0) /* [RO][32] Active Blocked Status for Clients 0 to 31 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_1  ,0x211014b4) /* [RO][32] Active Blocked Status for Clients 32 to 63 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_2  ,0x211014b8) /* [RO][32] Active Blocked Status for Clients 64 to 95 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_3  ,0x211014bc) /* [RO][32] Active Blocked Status for Clients 96 to 127 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_4  ,0x211014c0) /* [RO][32] Active Blocked Status for Clients 128 to 159 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_5  ,0x211014c4) /* [RO][32] Active Blocked Status for Clients 160 to 191 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_6  ,0x211014c8) /* [RO][32] Active Blocked Status for Clients 192 to 223 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_ARB_0_ACTIVE_BLOCKED_STATUS_7  ,0x211014cc) /* [RO][32] Active Blocked Status for Clients 224 to 255 */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_CNTRLR_CONFIG_STATUS     ,0x21102004) /* [RO][32] Memory Controller Configuration Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_CNTRLR_CONFIG_2_STATUS   ,0x2110200c) /* [RO][32] Memory Controller Configuration 2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_DRAM_INIT_STATUS         ,0x21102014) /* [RO][32] Dram initialization status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_POWER_DOWN_STATUS        ,0x21102028) /* [RO][32] Power down status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_BANK_STATUS              ,0x21102060) /* [RO][32] Memory Controller, Bank Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_SEQ_WRDATA_ERR_INFO      ,0x2110206c) /* [RO][32] Sequencer write data error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_SEQ_WRDATA_TRANSID_MISMATCH_INFO ,0x21102070) /* [RO][32] Sequencer transaction ID mismatch error info */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_0        ,0x21102400) /* [RO][32] CAS or consumption cycle count register for client 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_1        ,0x21102404) /* [RO][32] CAS or consumption cycle count register for client 1. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_2        ,0x21102408) /* [RO][32] CAS or consumption cycle count register for client 2. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_3        ,0x2110240c) /* [RO][32] CAS or consumption cycle count register for client 3. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_4        ,0x21102410) /* [RO][32] CAS or consumption cycle count register for client 4. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_5        ,0x21102414) /* [RO][32] CAS or consumption cycle count register for client 5. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_6        ,0x21102418) /* [RO][32] CAS or consumption cycle count register for client 6. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_7        ,0x2110241c) /* [RO][32] CAS or consumption cycle count register for client 7. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_8        ,0x21102420) /* [RO][32] CAS or consumption cycle count register for client 8. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_9        ,0x21102424) /* [RO][32] CAS or consumption cycle count register for client 9. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_10       ,0x21102428) /* [RO][32] CAS or consumption cycle count register for client 10. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_11       ,0x2110242c) /* [RO][32] CAS or consumption cycle count register for client 11. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_12       ,0x21102430) /* [RO][32] CAS or consumption cycle count register for client 12. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_13       ,0x21102434) /* [RO][32] CAS or consumption cycle count register for client 13. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_14       ,0x21102438) /* [RO][32] CAS or consumption cycle count register for client 14. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_15       ,0x2110243c) /* [RO][32] CAS or consumption cycle count register for client 15. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_16       ,0x21102440) /* [RO][32] CAS or consumption cycle count register for client 16. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_17       ,0x21102444) /* [RO][32] CAS or consumption cycle count register for client 17. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_18       ,0x21102448) /* [RO][32] CAS or consumption cycle count register for client 18. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_19       ,0x2110244c) /* [RO][32] CAS or consumption cycle count register for client 19. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_20       ,0x21102450) /* [RO][32] CAS or consumption cycle count register for client 20. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_21       ,0x21102454) /* [RO][32] CAS or consumption cycle count register for client 21. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_22       ,0x21102458) /* [RO][32] CAS or consumption cycle count register for client 22. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_23       ,0x2110245c) /* [RO][32] CAS or consumption cycle count register for client 23. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_24       ,0x21102460) /* [RO][32] CAS or consumption cycle count register for client 24. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_25       ,0x21102464) /* [RO][32] CAS or consumption cycle count register for client 25. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_26       ,0x21102468) /* [RO][32] CAS or consumption cycle count register for client 26. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_27       ,0x2110246c) /* [RO][32] CAS or consumption cycle count register for client 27. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_28       ,0x21102470) /* [RO][32] CAS or consumption cycle count register for client 28. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_29       ,0x21102474) /* [RO][32] CAS or consumption cycle count register for client 29. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_30       ,0x21102478) /* [RO][32] CAS or consumption cycle count register for client 30. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_31       ,0x2110247c) /* [RO][32] CAS or consumption cycle count register for client 31. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_32       ,0x21102480) /* [RO][32] CAS or consumption cycle count register for client 32. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_33       ,0x21102484) /* [RO][32] CAS or consumption cycle count register for client 33. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_34       ,0x21102488) /* [RO][32] CAS or consumption cycle count register for client 34. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_35       ,0x2110248c) /* [RO][32] CAS or consumption cycle count register for client 35. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_36       ,0x21102490) /* [RO][32] CAS or consumption cycle count register for client 36. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_37       ,0x21102494) /* [RO][32] CAS or consumption cycle count register for client 37. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_38       ,0x21102498) /* [RO][32] CAS or consumption cycle count register for client 38. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_39       ,0x2110249c) /* [RO][32] CAS or consumption cycle count register for client 39. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_40       ,0x211024a0) /* [RO][32] CAS or consumption cycle count register for client 40. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_41       ,0x211024a4) /* [RO][32] CAS or consumption cycle count register for client 41. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_42       ,0x211024a8) /* [RO][32] CAS or consumption cycle count register for client 42. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_43       ,0x211024ac) /* [RO][32] CAS or consumption cycle count register for client 43. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_44       ,0x211024b0) /* [RO][32] CAS or consumption cycle count register for client 44. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_45       ,0x211024b4) /* [RO][32] CAS or consumption cycle count register for client 45. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_46       ,0x211024b8) /* [RO][32] CAS or consumption cycle count register for client 46. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_47       ,0x211024bc) /* [RO][32] CAS or consumption cycle count register for client 47. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_48       ,0x211024c0) /* [RO][32] CAS or consumption cycle count register for client 48. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_49       ,0x211024c4) /* [RO][32] CAS or consumption cycle count register for client 49. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_50       ,0x211024c8) /* [RO][32] CAS or consumption cycle count register for client 50. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_51       ,0x211024cc) /* [RO][32] CAS or consumption cycle count register for client 51. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_52       ,0x211024d0) /* [RO][32] CAS or consumption cycle count register for client 52. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_53       ,0x211024d4) /* [RO][32] CAS or consumption cycle count register for client 53. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_54       ,0x211024d8) /* [RO][32] CAS or consumption cycle count register for client 54. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_55       ,0x211024dc) /* [RO][32] CAS or consumption cycle count register for client 55. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_56       ,0x211024e0) /* [RO][32] CAS or consumption cycle count register for client 56. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_57       ,0x211024e4) /* [RO][32] CAS or consumption cycle count register for client 57. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_58       ,0x211024e8) /* [RO][32] CAS or consumption cycle count register for client 58. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_59       ,0x211024ec) /* [RO][32] CAS or consumption cycle count register for client 59. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_60       ,0x211024f0) /* [RO][32] CAS or consumption cycle count register for client 60. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_61       ,0x211024f4) /* [RO][32] CAS or consumption cycle count register for client 61. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_62       ,0x211024f8) /* [RO][32] CAS or consumption cycle count register for client 62. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_63       ,0x211024fc) /* [RO][32] CAS or consumption cycle count register for client 63. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_64       ,0x21102500) /* [RO][32] CAS or consumption cycle count register for client 64. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_65       ,0x21102504) /* [RO][32] CAS or consumption cycle count register for client 65. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_66       ,0x21102508) /* [RO][32] CAS or consumption cycle count register for client 66. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_67       ,0x2110250c) /* [RO][32] CAS or consumption cycle count register for client 67. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_68       ,0x21102510) /* [RO][32] CAS or consumption cycle count register for client 68. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_69       ,0x21102514) /* [RO][32] CAS or consumption cycle count register for client 69. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_70       ,0x21102518) /* [RO][32] CAS or consumption cycle count register for client 70. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_71       ,0x2110251c) /* [RO][32] CAS or consumption cycle count register for client 71. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_72       ,0x21102520) /* [RO][32] CAS or consumption cycle count register for client 72. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_73       ,0x21102524) /* [RO][32] CAS or consumption cycle count register for client 73. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_74       ,0x21102528) /* [RO][32] CAS or consumption cycle count register for client 74. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_75       ,0x2110252c) /* [RO][32] CAS or consumption cycle count register for client 75. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_76       ,0x21102530) /* [RO][32] CAS or consumption cycle count register for client 76. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_77       ,0x21102534) /* [RO][32] CAS or consumption cycle count register for client 77. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_78       ,0x21102538) /* [RO][32] CAS or consumption cycle count register for client 78. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_79       ,0x2110253c) /* [RO][32] CAS or consumption cycle count register for client 79. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_80       ,0x21102540) /* [RO][32] CAS or consumption cycle count register for client 80. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_81       ,0x21102544) /* [RO][32] CAS or consumption cycle count register for client 81. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_82       ,0x21102548) /* [RO][32] CAS or consumption cycle count register for client 82. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_83       ,0x2110254c) /* [RO][32] CAS or consumption cycle count register for client 83. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_84       ,0x21102550) /* [RO][32] CAS or consumption cycle count register for client 84. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_85       ,0x21102554) /* [RO][32] CAS or consumption cycle count register for client 85. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_86       ,0x21102558) /* [RO][32] CAS or consumption cycle count register for client 86. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_87       ,0x2110255c) /* [RO][32] CAS or consumption cycle count register for client 87. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_88       ,0x21102560) /* [RO][32] CAS or consumption cycle count register for client 88. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_89       ,0x21102564) /* [RO][32] CAS or consumption cycle count register for client 89. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_90       ,0x21102568) /* [RO][32] CAS or consumption cycle count register for client 90. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_91       ,0x2110256c) /* [RO][32] CAS or consumption cycle count register for client 91. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_92       ,0x21102570) /* [RO][32] CAS or consumption cycle count register for client 92. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_93       ,0x21102574) /* [RO][32] CAS or consumption cycle count register for client 93. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_94       ,0x21102578) /* [RO][32] CAS or consumption cycle count register for client 94. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_95       ,0x2110257c) /* [RO][32] CAS or consumption cycle count register for client 95. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_96       ,0x21102580) /* [RO][32] CAS or consumption cycle count register for client 96. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_97       ,0x21102584) /* [RO][32] CAS or consumption cycle count register for client 97. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_98       ,0x21102588) /* [RO][32] CAS or consumption cycle count register for client 98. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_99       ,0x2110258c) /* [RO][32] CAS or consumption cycle count register for client 99. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_100      ,0x21102590) /* [RO][32] CAS or consumption cycle count register for client 100. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_101      ,0x21102594) /* [RO][32] CAS or consumption cycle count register for client 101. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_102      ,0x21102598) /* [RO][32] CAS or consumption cycle count register for client 102. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_103      ,0x2110259c) /* [RO][32] CAS or consumption cycle count register for client 103. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_104      ,0x211025a0) /* [RO][32] CAS or consumption cycle count register for client 104. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_105      ,0x211025a4) /* [RO][32] CAS or consumption cycle count register for client 105. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_106      ,0x211025a8) /* [RO][32] CAS or consumption cycle count register for client 106. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_107      ,0x211025ac) /* [RO][32] CAS or consumption cycle count register for client 107. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_108      ,0x211025b0) /* [RO][32] CAS or consumption cycle count register for client 108. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_109      ,0x211025b4) /* [RO][32] CAS or consumption cycle count register for client 109. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_110      ,0x211025b8) /* [RO][32] CAS or consumption cycle count register for client 110. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_111      ,0x211025bc) /* [RO][32] CAS or consumption cycle count register for client 111. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_112      ,0x211025c0) /* [RO][32] CAS or consumption cycle count register for client 112. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_113      ,0x211025c4) /* [RO][32] CAS or consumption cycle count register for client 113. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_114      ,0x211025c8) /* [RO][32] CAS or consumption cycle count register for client 114. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_115      ,0x211025cc) /* [RO][32] CAS or consumption cycle count register for client 115. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_116      ,0x211025d0) /* [RO][32] CAS or consumption cycle count register for client 116. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_117      ,0x211025d4) /* [RO][32] CAS or consumption cycle count register for client 117. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_118      ,0x211025d8) /* [RO][32] CAS or consumption cycle count register for client 118. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_119      ,0x211025dc) /* [RO][32] CAS or consumption cycle count register for client 119. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_120      ,0x211025e0) /* [RO][32] CAS or consumption cycle count register for client 120. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_121      ,0x211025e4) /* [RO][32] CAS or consumption cycle count register for client 121. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_122      ,0x211025e8) /* [RO][32] CAS or consumption cycle count register for client 122. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_123      ,0x211025ec) /* [RO][32] CAS or consumption cycle count register for client 123. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_124      ,0x211025f0) /* [RO][32] CAS or consumption cycle count register for client 124. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_125      ,0x211025f4) /* [RO][32] CAS or consumption cycle count register for client 125. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_126      ,0x211025f8) /* [RO][32] CAS or consumption cycle count register for client 126. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_127      ,0x211025fc) /* [RO][32] CAS or consumption cycle count register for client 127. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_128      ,0x21102600) /* [RO][32] CAS or consumption cycle count register for client 128. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_129      ,0x21102604) /* [RO][32] CAS or consumption cycle count register for client 129. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_130      ,0x21102608) /* [RO][32] CAS or consumption cycle count register for client 130. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_131      ,0x2110260c) /* [RO][32] CAS or consumption cycle count register for client 131. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_132      ,0x21102610) /* [RO][32] CAS or consumption cycle count register for client 132. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_133      ,0x21102614) /* [RO][32] CAS or consumption cycle count register for client 133. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_134      ,0x21102618) /* [RO][32] CAS or consumption cycle count register for client 134. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_135      ,0x2110261c) /* [RO][32] CAS or consumption cycle count register for client 135. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_136      ,0x21102620) /* [RO][32] CAS or consumption cycle count register for client 136. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_137      ,0x21102624) /* [RO][32] CAS or consumption cycle count register for client 137. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_138      ,0x21102628) /* [RO][32] CAS or consumption cycle count register for client 138. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_139      ,0x2110262c) /* [RO][32] CAS or consumption cycle count register for client 139. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_140      ,0x21102630) /* [RO][32] CAS or consumption cycle count register for client 140. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_141      ,0x21102634) /* [RO][32] CAS or consumption cycle count register for client 141. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_142      ,0x21102638) /* [RO][32] CAS or consumption cycle count register for client 142. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_143      ,0x2110263c) /* [RO][32] CAS or consumption cycle count register for client 143. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_144      ,0x21102640) /* [RO][32] CAS or consumption cycle count register for client 144. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_145      ,0x21102644) /* [RO][32] CAS or consumption cycle count register for client 145. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_146      ,0x21102648) /* [RO][32] CAS or consumption cycle count register for client 146. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_147      ,0x2110264c) /* [RO][32] CAS or consumption cycle count register for client 147. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_148      ,0x21102650) /* [RO][32] CAS or consumption cycle count register for client 148. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_149      ,0x21102654) /* [RO][32] CAS or consumption cycle count register for client 149. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_150      ,0x21102658) /* [RO][32] CAS or consumption cycle count register for client 150. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_151      ,0x2110265c) /* [RO][32] CAS or consumption cycle count register for client 151. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_152      ,0x21102660) /* [RO][32] CAS or consumption cycle count register for client 152. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_153      ,0x21102664) /* [RO][32] CAS or consumption cycle count register for client 153. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_154      ,0x21102668) /* [RO][32] CAS or consumption cycle count register for client 154. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_155      ,0x2110266c) /* [RO][32] CAS or consumption cycle count register for client 155. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_156      ,0x21102670) /* [RO][32] CAS or consumption cycle count register for client 156. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_157      ,0x21102674) /* [RO][32] CAS or consumption cycle count register for client 157. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_158      ,0x21102678) /* [RO][32] CAS or consumption cycle count register for client 158. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_159      ,0x2110267c) /* [RO][32] CAS or consumption cycle count register for client 159. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_160      ,0x21102680) /* [RO][32] CAS or consumption cycle count register for client 160. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_161      ,0x21102684) /* [RO][32] CAS or consumption cycle count register for client 161. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_162      ,0x21102688) /* [RO][32] CAS or consumption cycle count register for client 162. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_163      ,0x2110268c) /* [RO][32] CAS or consumption cycle count register for client 163. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_164      ,0x21102690) /* [RO][32] CAS or consumption cycle count register for client 164. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_165      ,0x21102694) /* [RO][32] CAS or consumption cycle count register for client 165. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_166      ,0x21102698) /* [RO][32] CAS or consumption cycle count register for client 166. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_167      ,0x2110269c) /* [RO][32] CAS or consumption cycle count register for client 167. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_168      ,0x211026a0) /* [RO][32] CAS or consumption cycle count register for client 168. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_169      ,0x211026a4) /* [RO][32] CAS or consumption cycle count register for client 169. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_170      ,0x211026a8) /* [RO][32] CAS or consumption cycle count register for client 170. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_171      ,0x211026ac) /* [RO][32] CAS or consumption cycle count register for client 171. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_172      ,0x211026b0) /* [RO][32] CAS or consumption cycle count register for client 172. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_173      ,0x211026b4) /* [RO][32] CAS or consumption cycle count register for client 173. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_174      ,0x211026b8) /* [RO][32] CAS or consumption cycle count register for client 174. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_175      ,0x211026bc) /* [RO][32] CAS or consumption cycle count register for client 175. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_176      ,0x211026c0) /* [RO][32] CAS or consumption cycle count register for client 176. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_177      ,0x211026c4) /* [RO][32] CAS or consumption cycle count register for client 177. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_178      ,0x211026c8) /* [RO][32] CAS or consumption cycle count register for client 178. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_179      ,0x211026cc) /* [RO][32] CAS or consumption cycle count register for client 179. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_180      ,0x211026d0) /* [RO][32] CAS or consumption cycle count register for client 180. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_181      ,0x211026d4) /* [RO][32] CAS or consumption cycle count register for client 181. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_182      ,0x211026d8) /* [RO][32] CAS or consumption cycle count register for client 182. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_183      ,0x211026dc) /* [RO][32] CAS or consumption cycle count register for client 183. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_184      ,0x211026e0) /* [RO][32] CAS or consumption cycle count register for client 184. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_185      ,0x211026e4) /* [RO][32] CAS or consumption cycle count register for client 185. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_186      ,0x211026e8) /* [RO][32] CAS or consumption cycle count register for client 186. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_187      ,0x211026ec) /* [RO][32] CAS or consumption cycle count register for client 187. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_188      ,0x211026f0) /* [RO][32] CAS or consumption cycle count register for client 188. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_189      ,0x211026f4) /* [RO][32] CAS or consumption cycle count register for client 189. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_190      ,0x211026f8) /* [RO][32] CAS or consumption cycle count register for client 190. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_191      ,0x211026fc) /* [RO][32] CAS or consumption cycle count register for client 191. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_192      ,0x21102700) /* [RO][32] CAS or consumption cycle count register for client 192. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_193      ,0x21102704) /* [RO][32] CAS or consumption cycle count register for client 193. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_194      ,0x21102708) /* [RO][32] CAS or consumption cycle count register for client 194. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_195      ,0x2110270c) /* [RO][32] CAS or consumption cycle count register for client 195. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_196      ,0x21102710) /* [RO][32] CAS or consumption cycle count register for client 196. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_197      ,0x21102714) /* [RO][32] CAS or consumption cycle count register for client 197. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_198      ,0x21102718) /* [RO][32] CAS or consumption cycle count register for client 198. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_199      ,0x2110271c) /* [RO][32] CAS or consumption cycle count register for client 199. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_200      ,0x21102720) /* [RO][32] CAS or consumption cycle count register for client 200. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_201      ,0x21102724) /* [RO][32] CAS or consumption cycle count register for client 201. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_202      ,0x21102728) /* [RO][32] CAS or consumption cycle count register for client 202. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_203      ,0x2110272c) /* [RO][32] CAS or consumption cycle count register for client 203. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_204      ,0x21102730) /* [RO][32] CAS or consumption cycle count register for client 204. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_205      ,0x21102734) /* [RO][32] CAS or consumption cycle count register for client 205. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_206      ,0x21102738) /* [RO][32] CAS or consumption cycle count register for client 206. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_207      ,0x2110273c) /* [RO][32] CAS or consumption cycle count register for client 207. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_208      ,0x21102740) /* [RO][32] CAS or consumption cycle count register for client 208. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_209      ,0x21102744) /* [RO][32] CAS or consumption cycle count register for client 209. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_210      ,0x21102748) /* [RO][32] CAS or consumption cycle count register for client 210. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_211      ,0x2110274c) /* [RO][32] CAS or consumption cycle count register for client 211. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_212      ,0x21102750) /* [RO][32] CAS or consumption cycle count register for client 212. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_213      ,0x21102754) /* [RO][32] CAS or consumption cycle count register for client 213. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_214      ,0x21102758) /* [RO][32] CAS or consumption cycle count register for client 214. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_215      ,0x2110275c) /* [RO][32] CAS or consumption cycle count register for client 215. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_216      ,0x21102760) /* [RO][32] CAS or consumption cycle count register for client 216. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_217      ,0x21102764) /* [RO][32] CAS or consumption cycle count register for client 217. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_218      ,0x21102768) /* [RO][32] CAS or consumption cycle count register for client 218. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_219      ,0x2110276c) /* [RO][32] CAS or consumption cycle count register for client 219. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_220      ,0x21102770) /* [RO][32] CAS or consumption cycle count register for client 220. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_221      ,0x21102774) /* [RO][32] CAS or consumption cycle count register for client 221. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_222      ,0x21102778) /* [RO][32] CAS or consumption cycle count register for client 222. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_223      ,0x2110277c) /* [RO][32] CAS or consumption cycle count register for client 223. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_224      ,0x21102780) /* [RO][32] CAS or consumption cycle count register for client 224. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_225      ,0x21102784) /* [RO][32] CAS or consumption cycle count register for client 225. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_226      ,0x21102788) /* [RO][32] CAS or consumption cycle count register for client 226. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_227      ,0x2110278c) /* [RO][32] CAS or consumption cycle count register for client 227. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_228      ,0x21102790) /* [RO][32] CAS or consumption cycle count register for client 228. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_229      ,0x21102794) /* [RO][32] CAS or consumption cycle count register for client 229. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_230      ,0x21102798) /* [RO][32] CAS or consumption cycle count register for client 230. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_231      ,0x2110279c) /* [RO][32] CAS or consumption cycle count register for client 231. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_232      ,0x211027a0) /* [RO][32] CAS or consumption cycle count register for client 232. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_233      ,0x211027a4) /* [RO][32] CAS or consumption cycle count register for client 233. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_234      ,0x211027a8) /* [RO][32] CAS or consumption cycle count register for client 234. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_235      ,0x211027ac) /* [RO][32] CAS or consumption cycle count register for client 235. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_236      ,0x211027b0) /* [RO][32] CAS or consumption cycle count register for client 236. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_237      ,0x211027b4) /* [RO][32] CAS or consumption cycle count register for client 237. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_238      ,0x211027b8) /* [RO][32] CAS or consumption cycle count register for client 238. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_239      ,0x211027bc) /* [RO][32] CAS or consumption cycle count register for client 239. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_240      ,0x211027c0) /* [RO][32] CAS or consumption cycle count register for client 240. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_241      ,0x211027c4) /* [RO][32] CAS or consumption cycle count register for client 241. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_242      ,0x211027c8) /* [RO][32] CAS or consumption cycle count register for client 242. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_243      ,0x211027cc) /* [RO][32] CAS or consumption cycle count register for client 243. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_244      ,0x211027d0) /* [RO][32] CAS or consumption cycle count register for client 244. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_245      ,0x211027d4) /* [RO][32] CAS or consumption cycle count register for client 245. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_246      ,0x211027d8) /* [RO][32] CAS or consumption cycle count register for client 246. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_247      ,0x211027dc) /* [RO][32] CAS or consumption cycle count register for client 247. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_248      ,0x211027e0) /* [RO][32] CAS or consumption cycle count register for client 248. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_249      ,0x211027e4) /* [RO][32] CAS or consumption cycle count register for client 249. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_250      ,0x211027e8) /* [RO][32] CAS or consumption cycle count register for client 250. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_251      ,0x211027ec) /* [RO][32] CAS or consumption cycle count register for client 251. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_252      ,0x211027f0) /* [RO][32] CAS or consumption cycle count register for client 252. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_253      ,0x211027f4) /* [RO][32] CAS or consumption cycle count register for client 253. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_254      ,0x211027f8) /* [RO][32] CAS or consumption cycle count register for client 254. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DDR_0_STAT_CAS_CLIENT_255      ,0x211027fc) /* [RO][32] CAS or consumption cycle count register for client 255. */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_CPU_STATUS              ,0x21103000) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_CPU_MASK_STATUS         ,0x2110300c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_PCI_STATUS              ,0x21103018) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_PCI_MASK_STATUS         ,0x21103024) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_SCPU_STATUS             ,0x21103030) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_0_SCPU_MASK_STATUS        ,0x2110303c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_CPU_STATUS              ,0x21103200) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_CPU_MASK_STATUS         ,0x2110320c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_PCI_STATUS              ,0x21103218) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_PCI_MASK_STATUS         ,0x21103224) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_SCPU_STATUS             ,0x21103230) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_1_SCPU_MASK_STATUS        ,0x2110323c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_CPU_STATUS              ,0x21103400) /* [RO][32] CPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_CPU_MASK_STATUS         ,0x2110340c) /* [RO][32] CPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_PCI_STATUS              ,0x21103418) /* [RO][32] PCI interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_PCI_MASK_STATUS         ,0x21103424) /* [RO][32] PCI interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_SCPU_STATUS             ,0x21103430) /* [RO][32] SCPU interrupt Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_L2_0_2_SCPU_MASK_STATUS        ,0x2110343c) /* [RO][32] SCPU interrupt Mask Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_VERSION           ,0x21103800) /* [RO][32] Tracelog version */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_DEBUG             ,0x21103814) /* [RO][32] Debug fields */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_LOWER ,0x21103820) /* [RO][32] Elapsed time since enabled, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_ELAPSED_TIME_UPPER ,0x21103824) /* [RO][32] Elapsed time since enabled, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_TRANS_TOTAL ,0x21103828) /* [RO][32] Count of all transactions snooped (matched and unmatched) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_TRIGGER_EVENTS ,0x2110382c) /* [RO][32] Count of all events marked as triggers */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_TOTAL ,0x21103830) /* [RO][32] Count of all transactions matched for capture */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_DROPPED ,0x21103834) /* [RO][32] Count of transactions matched for capture, but dropped */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_PRE_TRIGGER ,0x21103838) /* [RO][32] Count of transactions matched and captured before the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_COUNT_MATCHES_POST_TRIGGER ,0x2110383c) /* [RO][32] Count of transactions matched and captured after the trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_WR_PTR     ,0x2110385c) /* [RO][32] Pointer offset into buffer to write next capture data */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_0  ,0x21103870) /* [RO][32] Internal capture buffer data word 0 (Bits [31:0]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_1  ,0x21103874) /* [RO][32] Internal capture buffer data word 1 (Bits [63:32]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_2  ,0x21103878) /* [RO][32] Internal capture buffer data word 2 (Bits [95:64]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_3  ,0x2110387c) /* [RO][32] Internal capture buffer data word 3 (Bits [127:96]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_4  ,0x21103880) /* [RO][32] Internal capture buffer data word 4 (Bits [159:128]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_5  ,0x21103884) /* [RO][32] Internal capture buffer data word 5 (Bits [191:160]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_6  ,0x21103888) /* [RO][32] Internal capture buffer data word 6 (Bits [223:192]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_BUFFER_DATA_WD_7  ,0x2110388c) /* [RO][32] Internal capture buffer data word 7 (Bits [255:224]) */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_WR_PTR    ,0x211038a0) /* [RO][32] Pointer offset into buffer at the time of trigger */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_LOWER ,0x211038a8) /* [RO][32] Time of trigger, lower 32 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_TRACELOG_0_0_TRIGGER_TIME_UPPER ,0x211038ac) /* [RO][32] Time of trigger, upper 16 bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_REV_ID  ,0x21108004) /* [RO][32] SHIMPHY Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_CMD_DATA_FIFO   ,0x21108028) /* [RO][32] Command and Data FIFO Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_RD_DATAPATH     ,0x2110802c) /* [RO][32] Read Datapath Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_FLAG_BUS        ,0x21108030) /* [RO][32] TP_OUT bus value Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_DFI_STATUS      ,0x2110803c) /* [RO][32] DFI Interface Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_PHY_LPM_STAT    ,0x21108040) /* [RO][32] PHY Power Control Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SHIMPHY_STATUS  ,0x2110809c) /* [RO][32] SHIMPHY Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SPARE0_RO       ,0x211080ac) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_SHIMPHY_ADDR_CNTL_0_SPARE1_RO       ,0x211080b0) /* [RO][32] Spare register */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_REV_ID            ,0x21109000) /* [RO][32] DRAM Translation Unit (DTU) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SIZE_BUS_PAGES    ,0x21109010) /* [RO][32] Number of Implemented Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SIZE_DEVICE_PAGES ,0x21109014) /* [RO][32] Number of Implemented Device Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SPARE_RO          ,0x2110903c) /* [RO][32] Spare register for read-only status ECOs */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_INIT_STATUS       ,0x21109044) /* [RO][32] Initialize Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_RELOAD_STATUS     ,0x2110904c) /* [RO][32] Reload Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_TRANSLATE_STATUS  ,0x21109054) /* [RO][32] Translate Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_MAPPED      ,0x21109080) /* [RO][32] Count of Mapped Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_OWNED       ,0x21109084) /* [RO][32] Count of Owned Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_SCRUBBING   ,0x21109088) /* [RO][32] Count of Scrubbing Bus Pages */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_INTEG_CORRECTS ,0x2110908c) /* [RO][32] Count of correctable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_COUNT_INTEG_FAILS ,0x21109090) /* [RO][32] Count of uncorrectable integrity failures */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_BUS_PAGE ,0x211090c4) /* [RO][32] Scrubber current Bus Map entry */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_COUNT    ,0x211090cc) /* [RO][32] Scrubber total count of Bus Map entries completed */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_SCRUBBER_DEBUG    ,0x211090d0) /* [RO][32] Scrubber HW state bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_INFO      ,0x21109104) /* [RO][32] Failed command: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_INFO ,0x21109108) /* [RO][32] Failed command: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_PAGES ,0x2110910c) /* [RO][32] Failed command: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_CMD_ENTRY_SYNDROME ,0x21109110) /* [RO][32] Failed command: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_INFO   ,0x21109144) /* [RO][32] Failed client access: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_INFO ,0x21109148) /* [RO][32] Failed client access: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_PAGES ,0x2110914c) /* [RO][32] Failed client access: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_ACCESS_ENTRY_SYNDROME ,0x21109150) /* [RO][32] Failed client access: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_INFO    ,0x21109184) /* [RO][32] Failed entry integrity: general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_INFO ,0x21109188) /* [RO][32] Failed entry integrity: table entry general information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_PAGES ,0x2110918c) /* [RO][32] Failed entry integrity: table entry page information */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_DTU_CONFIG_0_ERR_INTEG_ENTRY_SYNDROME ,0x21109190) /* [RO][32] Failed entry integrity: table entry syndrome bits */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_PRIMARY_REVISION ,0x21120000) /* [RO][32] \"Primary revision information\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_SECONDARY_REVISION ,0x21120004) /* [RO][32] \"Secondary revision information\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_FEATURE     ,0x21120008) /* [RO][32] \"PHY features\" */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_PLL_STATUS  ,0x21120010) /* [RO][32] PHY PLL status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_FREQUENCY_CHANGE_STATUS ,0x21120038) /* [RO][32] PHY Frequency change status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS1 ,0x21120044) /* [RO][32] PHY VDL calibration status register #1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_COMMON_REGS_0_VDL_CALIB_STATUS2 ,0x21120048) /* [RO][32] PHY VDL calibration status register #2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG1 ,0x21120258) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG2 ,0x2112025c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG3 ,0x21120260) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG4 ,0x21120264) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG10 ,0x21120268) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG11 ,0x2112026c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG12 ,0x21120270) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG13 ,0x21120274) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG14 ,0x21120278) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG15 ,0x2112027c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG16 ,0x21120280) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG17 ,0x21120284) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG20 ,0x21120288) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG22 ,0x2112028c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG23 ,0x21120290) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG24 ,0x21120294) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG32 ,0x21120298) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_MODE_REG40 ,0x2112029c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_CA_READBACK ,0x211202bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_A_0_SNOOP_STATUS ,0x211202c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_DATA ,0x21120524) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_DMI ,0x21120528) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_READ_FIFO_STATUS ,0x2112052c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_WR_RANK_ERROR_STATUS ,0x21120534) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_MRR_READ_DATA ,0x21120560) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_MRR_READ_STATUS ,0x21120564) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_DQ_DMI_DQS_READBACK ,0x2112056c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_A_0_CBT_STATUS ,0x21120574) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_DATA ,0x21120724) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_DMI ,0x21120728) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_READ_FIFO_STATUS ,0x2112072c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_WR_RANK_ERROR_STATUS ,0x21120734) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_MRR_READ_DATA ,0x21120760) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_MRR_READ_STATUS ,0x21120764) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_DQ_DMI_DQS_READBACK ,0x2112076c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_A_0_CBT_STATUS ,0x21120774) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG1 ,0x21120858) /* [RO][32] LPDDR4 Mode Register 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG2 ,0x2112085c) /* [RO][32] LPDDR4 Mode Register 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG3 ,0x21120860) /* [RO][32] LPDDR4 Mode Register 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG4 ,0x21120864) /* [RO][32] LPDDR4 Mode Register 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG10 ,0x21120868) /* [RO][32] LPDDR4 Mode Register 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG11 ,0x2112086c) /* [RO][32] LPDDR4 Mode Register 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG12 ,0x21120870) /* [RO][32] LPDDR4 Mode Register 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG13 ,0x21120874) /* [RO][32] LPDDR4 Mode Register 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG14 ,0x21120878) /* [RO][32] LPDDR4 Mode Register 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG15 ,0x2112087c) /* [RO][32] LPDDR4 Mode Register 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG16 ,0x21120880) /* [RO][32] LPDDR4 Mode Register 16 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG17 ,0x21120884) /* [RO][32] LPDDR4 Mode Register 17 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG20 ,0x21120888) /* [RO][32] LPDDR4 Mode Register 20 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG22 ,0x2112088c) /* [RO][32] LPDDR4 Mode Register 22 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG23 ,0x21120890) /* [RO][32] LPDDR4 Mode Register 23 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG24 ,0x21120894) /* [RO][32] LPDDR4 Mode Register 24 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG32 ,0x21120898) /* [RO][32] LPDDR4 Mode Register 32 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_MODE_REG40 ,0x2112089c) /* [RO][32] LPDDR4 Mode Register 40 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_CA_READBACK ,0x211208bc) /* [RO][32] Address and Control Readback register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_CONTROL_REGS_B_0_SNOOP_STATUS ,0x211208c8) /* [RO][32] Snoop status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DATA ,0x21120b24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_DMI ,0x21120b28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_READ_FIFO_STATUS ,0x21120b2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_WR_RANK_ERROR_STATUS ,0x21120b34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_DATA ,0x21120b60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_MRR_READ_STATUS ,0x21120b64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_DQ_DMI_DQS_READBACK ,0x21120b6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_0_B_0_CBT_STATUS ,0x21120b74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_DATA ,0x21120d24) /* [RO][32] Read fifo data register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_DMI ,0x21120d28) /* [RO][32] Read fifo dmi register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_READ_FIFO_STATUS ,0x21120d2c) /* [RO][32] Read fifo status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_WR_RANK_ERROR_STATUS ,0x21120d34) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_MRR_READ_DATA ,0x21120d60) /* [RO][32] Read channel MRR read data */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_MRR_READ_STATUS ,0x21120d64) /* [RO][32] Read channel MRR read status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_DQ_DMI_DQS_READBACK ,0x21120d6c) /* [RO][32] Readback register for DQ, DMI, DQS pins */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_BYTE_LANE_1_B_0_CBT_STATUS ,0x21120d74) /* [RO][32] Write Rank Error Status register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_STATUS          ,0x2112201c) /* [RO][32] PhyBist General Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_CTL_STATUS      ,0x21122020) /* [RO][32] PhyBist Per-Bit Control Pad Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL0_STATUS      ,0x21122024) /* [RO][32] PhyBist Byte Lane #0 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL1_STATUS      ,0x21122028) /* [RO][32] PhyBist Byte Lane #1 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL2_STATUS      ,0x2112202c) /* [RO][32] PhyBist Byte Lane #2 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DDR34_PHY_PHYBIST_0_BL3_STATUS      ,0x21122030) /* [RO][32] PhyBist Byte Lane #3 Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_REV_ID       ,0x21130000) /* [RO][32] Core Revision ID Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS      ,0x21130008) /* [RO][32] Core Options Register. */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CONTROLLER_0_SPARE_2           ,0x21130010) /* [RO][32] Spare Register 2 (RO) */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_REV_ID                ,0x21130400) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_MAIN             ,0x21130440) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_WRITTEN    ,0x21130444) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_WORDS_READ       ,0x21130448) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_COUNT      ,0x2113044c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS       ,0x21130450) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_HI    ,0x21130454) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ERROR_BITS_EX    ,0x21130458) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST        ,0x2113045c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_ADDR_LAST_EXT    ,0x21130460) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_CLOCK_CYCLES     ,0x21130464) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_DATA_PORT        ,0x21130468) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_STAT_DEBUG            ,0x2113046c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_LO    ,0x21130580) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_0_STAT_HI    ,0x21130584) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_LO    ,0x21130588) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_1_STAT_HI    ,0x2113058c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_LO    ,0x21130590) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_2_STAT_HI    ,0x21130594) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_LO    ,0x21130598) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_3_STAT_HI    ,0x2113059c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_LO    ,0x211305a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_4_STAT_HI    ,0x211305a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_LO    ,0x211305a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_5_STAT_HI    ,0x211305ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_LO    ,0x211305b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_6_STAT_HI    ,0x211305b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_LO    ,0x211305b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_7_STAT_HI    ,0x211305bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_LO    ,0x211305c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_0_BYTELANE_8_STAT_HI    ,0x211305c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_REV_ID                ,0x21130800) /* [RO][32] Enhanced Device Interface Stress (EDIS) revision ID */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_MAIN             ,0x21130840) /* [RO][32] Main Status of EDIS operation */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_WRITTEN    ,0x21130844) /* [RO][32] Status Count of BL8Words Written */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_WORDS_READ       ,0x21130848) /* [RO][32] Status Count of BL8Words Read */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_COUNT      ,0x2113084c) /* [RO][32] Total Bit Error Count on interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS       ,0x21130850) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 0 to 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_HI    ,0x21130854) /* [RO][32] Per Bit Lane Error Flags for Byte Lanes 4 to 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ERROR_BITS_EX    ,0x21130858) /* [RO][32] Per Bit Lane Error Flags for Byte Lane 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST        ,0x2113085c) /* [RO][32] Last Address Accessed */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_ADDR_LAST_EXT    ,0x21130860) /* [RO][32] Last Address Accessed Extension */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_CLOCK_CYCLES     ,0x21130864) /* [RO][32] Clock Cycle Count While Processing */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_DATA_PORT        ,0x21130868) /* [RO][32] Data Port Word 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_STAT_DEBUG            ,0x2113086c) /* [RO][32] Debug State */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_LO    ,0x21130980) /* [RO][32] Byte Lane 0 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_0_STAT_HI    ,0x21130984) /* [RO][32] Byte Lane 0 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_LO    ,0x21130988) /* [RO][32] Byte Lane 1 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_1_STAT_HI    ,0x2113098c) /* [RO][32] Byte Lane 1 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_LO    ,0x21130990) /* [RO][32] Byte Lane 2 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_2_STAT_HI    ,0x21130994) /* [RO][32] Byte Lane 2 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_LO    ,0x21130998) /* [RO][32] Byte Lane 3 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_3_STAT_HI    ,0x2113099c) /* [RO][32] Byte Lane 3 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_LO    ,0x211309a0) /* [RO][32] Byte Lane 4 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_4_STAT_HI    ,0x211309a4) /* [RO][32] Byte Lane 4 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_LO    ,0x211309a8) /* [RO][32] Byte Lane 5 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_5_STAT_HI    ,0x211309ac) /* [RO][32] Byte Lane 5 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_LO    ,0x211309b0) /* [RO][32] Byte Lane 6 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_6_STAT_HI    ,0x211309b4) /* [RO][32] Byte Lane 6 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_LO    ,0x211309b8) /* [RO][32] Byte Lane 7 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_7_STAT_HI    ,0x211309bc) /* [RO][32] Byte Lane 7 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_LO    ,0x211309c0) /* [RO][32] Byte Lane 8 Status Low Bits, for Bit Lanes 0 thru 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_EDIS_0_1_BYTELANE_8_STAT_HI    ,0x211309c4) /* [RO][32] Byte Lane 8 Status High Bits, for Bit Lanes 4 thru 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_MBX_STAT                 ,0x21132018) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_CPU_PC                   ,0x21132024) /* [RO][32] Mailbox status flags */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_SIGNAL_STAT              ,0x2113202c) /* [RO][32] MEMC to DPFE Signal Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_0_DIVIDE_VALUE     ,0x21132048) /* [RO][32] Timer #0 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_0_TIMER_VALUE      ,0x2113204c) /* [RO][32] Timer #0 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_1_DIVIDE_VALUE     ,0x21132068) /* [RO][32] Timer #1 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_1_TIMER_VALUE      ,0x2113206c) /* [RO][32] Timer #1 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_2_DIVIDE_VALUE     ,0x21132088) /* [RO][32] Timer #2 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_2_TIMER_VALUE      ,0x2113208c) /* [RO][32] Timer #2 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_3_DIVIDE_VALUE     ,0x211320a8) /* [RO][32] Timer #3 Current value of divide counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_DPFE_CPU_0_TIMER_3_TIMER_VALUE      ,0x211320ac) /* [RO][32] Timer #3 Current value of timer counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_MEMC_RGRB_0_REVISION                ,0x21180000) /* [RO][32] RGR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT0                  ,0x21200008) /* [RO][32] V3D Hub Identification 0 (V3D hub block identity) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT1                  ,0x2120000c) /* [RO][32] V3D Hub Identification 1 (V3D Hub Configuration A) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT2                  ,0x21200010) /* [RO][32] V3D Hub Identification 1 (V3D Hub Configuration B) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_IDENT3                  ,0x21200014) /* [RO][32] V3D Hub Identification 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_STS                 ,0x21200050) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_MSK_STS             ,0x2120005c) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_STS_PCI             ,0x21200068) /* [RO][32] Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_HUB_CTL_INT_MSK_STS_PCI         ,0x21200074) /* [RO][32] Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_CONFIG0                     ,0x21200100) /* [RO][32] {reserved:24, TSY version number:8} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_CONFIG1                     ,0x21200104) /* [RO][32] {number of threads:16, number of TSO objects:16} */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_STATUS                      ,0x2120010c) /* [RO][32] TSY status information */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_OPS               ,0x2120012c) /* [RO][32] Count of thread synchronisation operations performed since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_REL               ,0x21200130) /* [RO][32] Count of thread release operations performed since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TSY_TSO_COUNT_DISCARD           ,0x21200134) /* [RO][32] Count of operations discarded due to core enables since reset */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_CRC                         ,0x21200434) /* [RO][32] TFU CRC Result */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_STS                     ,0x21200438) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_MSK_STS                 ,0x21200444) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_STS_PCI                 ,0x21200450) /* [RO][32] Duplicate TFU Interrupt Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_INT_MSK_STS_PCI             ,0x2120045c) /* [RO][32] Duplicate TFU Interrupt Mask Status, reads 0 when BCG_TFUINT in IDENT2 in V3D core is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_SCCLO                       ,0x21200480) /* [RO][32] Captured TFU Conversion Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_SCCHI                       ,0x21200484) /* [RO][32] Captured TFU Conversion Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_ECCLO                       ,0x21200488) /* [RO][32] Captured TFU Conversion End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TFU_ECCHI                       ,0x2120048c) /* [RO][32] Captured TFU Conversion End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_MISSES                     ,0x21201004) /* [RO][32] Cache Miss Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_RWSTALLS                   ,0x21201008) /* [RO][32] Replace Way stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_NISTALLS                   ,0x2120100c) /* [RO][32] No ID stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_QFSTALLS                   ,0x21201010) /* [RO][32] Queue Full stalls counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_HITS                       ,0x21201014) /* [RO][32] Hit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_HCSTALL                    ,0x21201018) /* [RO][32] Hit Counter Stalls */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMUC_TRWCSTALLS                 ,0x2120101c) /* [RO][32] Tag RW conflict stall counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_T_HITS                      ,0x21201108) /* [RO][32] TLB Hits */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_T_MISSES                    ,0x2120110c) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_T_STALLS                    ,0x21201110) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_T_DEBUG_INFO                ,0x21201138) /* [RO][32] provides useful debug values */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_0_HITS                      ,0x21201208) /* [RO][32] TLB Hits */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_0_MISSES                    ,0x2120120c) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_0_STALLS                    ,0x21201210) /* [RO][32] TLB Misses */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_MMU_0_DEBUG_INFO                ,0x21201238) /* [RO][32] provides useful debug values */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_TOP_GR_BRIDGE_REVISION          ,0x21204000) /* [RO][32] GR Bridge Revision */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_CACHE_STATUS                ,0x21204110) /* [RO][32] Cache Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_V3D_BW_CNT                  ,0x21204118) /* [RO][32] Cache Hit Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_MEM_BW_CNT                  ,0x2120411c) /* [RO][32] Cache Miss Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_ADDR_TRANSLATION_ERROR      ,0x2120418c) /* [RO][32] V3D Address Translation: Error Status Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_BRIDGE_STATUS_HI        ,0x21204194) /* [RO][32] V3D AXI-MCP bridge status on high priority path */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_BRIDGE_STATUS_LO        ,0x21204198) /* [RO][32] V3D AXI-MCP bridge status on low priority path */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_BRIDGE_ERROR_0          ,0x2120419c) /* [RO][32] V3D AXI-MCP bridge error status MCP0 interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_BRIDGE_ERROR_1          ,0x212041a0) /* [RO][32] V3D AXI-MCP bridge error status MCP1 interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_BRIDGE_ERROR_2          ,0x212041a4) /* [RO][32] V3D AXI-MCP bridge error status MCP2 interface */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_SAFE_SHUTDOWN_ACK           ,0x212041b4) /* [RO][32] V3D Safe Shutdown Acknowledge Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_CHANNEL_STATUS_1        ,0x212041b8) /* [RO][32] V3D HUB AXI channel status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_CHANNEL_STATUS_2        ,0x212041bc) /* [RO][32] V3D L3C AXI channel status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_CHANNEL_STATUS_3        ,0x212041c0) /* [RO][32] V3D AXI channel status on high priority MCP bridge */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_AXI_CHANNEL_STATUS_4        ,0x212041c4) /* [RO][32] V3D AXI channel status on low priority MCP bridge */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_WRAPPER_IDENT               ,0x212041c8) /* [RO][32] V3D Wrapper Identification Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GCA_WRAPPER_REVISION_ID         ,0x212041cc) /* [RO][32] V3D Wrapper Revision ID Register */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT0                    ,0x21208000) /* [RO][32] V3D Identification 0 (V3D block identity) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT1                    ,0x21208004) /* [RO][32] V3D Identification 1 (V3D Configuration A) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT2                    ,0x21208008) /* [RO][32] V3D Identification 1 (V3D Configuration B) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_IDENT3                    ,0x2120800c) /* [RO][32] V3D Identification 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_ENDSWP                    ,0x21208040) /* [RO][32] Swap Endian Behaviour */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_STS                   ,0x21208050) /* [RO][32] V3D Interrupt Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_MSK_STS               ,0x2120805c) /* [RO][32] V3D Interrupt Mask Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_STS_PCI               ,0x21208068) /* [RO][32] Duplicate V3D Interrupt Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CTL_0_INT_MSK_STS_PCI           ,0x21208074) /* [RO][32] Duplicate V3D Interrupt Mask Status, reads 0 when BCG_INT in IDENT2 is 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0RA0                    ,0x21208118) /* [RO][32] Control List Executor Thread 0 Return Address 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1RA0                    ,0x2120811c) /* [RO][32] Control List Executor Thread 1 Return Address 0. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0PC                     ,0x21208128) /* [RO][32] Control List Executor Thread 0 Primitive List Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1PC                     ,0x2120812c) /* [RO][32] Control List Executor Thread 1 Primitive List Counter */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_PCS                       ,0x21208130) /* [RO][32] V3D Pipeline Control and Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1TILECT                 ,0x21208148) /* [RO][32] Control List Executor Thread 1 Tile Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1PTCT                   ,0x21208150) /* [RO][32] Control List Executor Thread 1 Previous Tile Count */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0SYNC                   ,0x21208154) /* [RO][32] Control List Executor Thread 0 Synchronisation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1SYNC                   ,0x21208158) /* [RO][32] Control List Executor Thread 1 Synchronisation Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT0CAD                    ,0x212081a8) /* [RO][32] Control List Executor Thread 0 Current Address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CT1CAD                    ,0x212081ac) /* [RO][32] Control List Executor Thread 1 Current Address. */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBSLO                    ,0x212081c0) /* [RO][32] Captured CLE Bin Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBSHI                    ,0x212081c4) /* [RO][32] Captured CLE Bin Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBELO                    ,0x212081c8) /* [RO][32] Captured CLE Bin End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCBEHI                    ,0x212081cc) /* [RO][32] Captured CLE Bin End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBSLO                    ,0x212081d0) /* [RO][32] Captured PTB Bin Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBSHI                    ,0x212081d4) /* [RO][32] Captured PTB Bin Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBELO                    ,0x212081d8) /* [RO][32] Captured PTB Bin End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CPBEHI                    ,0x212081dc) /* [RO][32] Captured PTB Bin End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRSLO                    ,0x212081e0) /* [RO][32] Captured CLE Render Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRSHI                    ,0x212081e4) /* [RO][32] Captured CLE Render Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCRELO                    ,0x212081e8) /* [RO][32] Captured CLE Render End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CCREHI                    ,0x212081ec) /* [RO][32] Captured CLE Render End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRSLO                    ,0x212081f0) /* [RO][32] Captured TLB Render Start Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRSHI                    ,0x212081f4) /* [RO][32] Captured TLB Render Start Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTRELO                    ,0x212081f8) /* [RO][32] Captured TLB Render End Cycle Count Low Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_CLE_0_CTREHI                    ,0x212081fc) /* [RO][32] Captured TLB Render End Cycle Count High Value */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PTB_0_BPCA                      ,0x21208300) /* [RO][32] Current Address of Binning Memory Pool */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PTB_0_BPCS                      ,0x21208304) /* [RO][32] Remaining Size of Binning Memory Pool */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR0                    ,0x21208680) /* [RO][32] Performance Counter Count 0 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR1                    ,0x21208688) /* [RO][32] Performance Counter Count 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR2                    ,0x21208690) /* [RO][32] Performance Counter Count 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR3                    ,0x21208698) /* [RO][32] Performance Counter Count 3 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR4                    ,0x212086a0) /* [RO][32] Performance Counter Count 4 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR5                    ,0x212086a8) /* [RO][32] Performance Counter Count 5 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR6                    ,0x212086b0) /* [RO][32] Performance Counter Count 6 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR7                    ,0x212086b8) /* [RO][32] Performance Counter Count 7 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR8                    ,0x212086c0) /* [RO][32] Performance Counter Count 8 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR9                    ,0x212086c8) /* [RO][32] Performance Counter Count 9 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR10                   ,0x212086d0) /* [RO][32] Performance Counter Count 10 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR11                   ,0x212086d8) /* [RO][32] Performance Counter Count 11 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR12                   ,0x212086e0) /* [RO][32] Performance Counter Count 12 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR13                   ,0x212086e8) /* [RO][32] Performance Counter Count 13 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR14                   ,0x212086f0) /* [RO][32] Performance Counter Count 14 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_PCTR_0_PCTR15                   ,0x212086f8) /* [RO][32] Performance Counter Count 15 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VIO_ADDR                  ,0x21208808) /* [RO][32] GMP violation address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VIO_TYPE                  ,0x2120880c) /* [RO][32] GMP violation type */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_GMP_0_VALID_LINES               ,0x21208820) /* [RO][32] GMP Valid line status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_DBGE                      ,0x21208f00) /* [RO][32] PSE Error Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBG0                     ,0x21208f04) /* [RO][32] FEP Overrun Error Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGB                     ,0x21208f08) /* [RO][32] FEP Interface Ready and Stall Signals, FEP Busy Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGR                     ,0x21208f0c) /* [RO][32] FEP Internal Ready Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_FDBGS                     ,0x21208f10) /* [RO][32] FEP Internal Stall Input Signals */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_ERR_0_STAT                      ,0x21208f20) /* [RO][32] Miscellaneous Error Signals (VPM, VDW, VCD, VCM, L2C) */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_STS1                   ,0x2120a000) /* [RO][32] QPU Debug Status and Selection 1 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_STS2                   ,0x2120a004) /* [RO][32] QPU Debug Status 2 */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_ALLSTS                 ,0x2120a008) /* [RO][32] All QPU Debug Status */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_VER                    ,0x2120a00c) /* [RO][32] QPU Debug Version */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB0                   ,0x2120a0d0) /* [RO][32] Thread 0 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB1                   ,0x2120a0d4) /* [RO][32] Thread 1 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB2                   ,0x2120a0d8) /* [RO][32] Thread 2 Uniform Cache Base Address */
BCHP_REGISTER_READONLY_32BIT(BCHP_V3D_QPUDBG_0_UCB3                   ,0x2120a0dc) /* [RO][32] Thread 3 Uniform Cache Base Address */

/* End of File */
