 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: B-2008.09-SP3
Date   : Tue Mar 15 19:44:16 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg6/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U580/Y (INVX1)                            0.00       2.22 r
  register_file/U583/Y (INVX1)                            0.01       2.24 f
  register_file/Reg6/wdata<5> (Register_1)                0.00       2.24 f
  register_file/Reg6/U40/Y (INVX1)                        0.00       2.24 r
  register_file/Reg6/U19/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg6/bit[5]/d (dff_26)                    0.00       2.26 f
  register_file/Reg6/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg6/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg6/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg2/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U580/Y (INVX1)                            0.00       2.22 r
  register_file/U583/Y (INVX1)                            0.01       2.24 f
  register_file/Reg2/wdata<5> (Register_5)                0.00       2.24 f
  register_file/Reg2/U39/Y (INVX1)                        0.00       2.24 r
  register_file/Reg2/U20/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg2/bit[5]/d (dff_90)                    0.00       2.26 f
  register_file/Reg2/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg2/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg2/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg0/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U506/Y (INVX1)                            0.00       2.22 r
  register_file/U581/Y (INVX1)                            0.01       2.24 f
  register_file/Reg0/wdata<5> (Register_7)                0.00       2.24 f
  register_file/Reg0/U42/Y (INVX1)                        0.00       2.24 r
  register_file/Reg0/U23/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg0/bit[5]/d (dff_117)                   0.00       2.26 f
  register_file/Reg0/bit[5]/U4/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg0/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg0/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg4/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U506/Y (INVX1)                            0.00       2.22 r
  register_file/U496/Y (INVX1)                            0.01       2.24 f
  register_file/Reg4/wdata<5> (Register_3)                0.00       2.24 f
  register_file/Reg4/U40/Y (INVX1)                        0.00       2.24 r
  register_file/Reg4/U21/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg4/bit[5]/d (dff_58)                    0.00       2.26 f
  register_file/Reg4/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg4/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg4/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg3/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U506/Y (INVX1)                            0.00       2.22 r
  register_file/U581/Y (INVX1)                            0.01       2.24 f
  register_file/Reg3/wdata<5> (Register_4)                0.00       2.24 f
  register_file/Reg3/U39/Y (INVX1)                        0.00       2.24 r
  register_file/Reg3/U22/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg3/bit[5]/d (dff_74)                    0.00       2.26 f
  register_file/Reg3/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg3/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg3/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg5/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U580/Y (INVX1)                            0.00       2.22 r
  register_file/U582/Y (INVX1)                            0.01       2.24 f
  register_file/Reg5/wdata<5> (Register_2)                0.00       2.24 f
  register_file/Reg5/U41/Y (INVX1)                        0.00       2.24 r
  register_file/Reg5/U23/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg5/bit[5]/d (dff_42)                    0.00       2.26 f
  register_file/Reg5/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg5/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg5/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg1/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U580/Y (INVX1)                            0.00       2.22 r
  register_file/U582/Y (INVX1)                            0.01       2.24 f
  register_file/Reg1/wdata<5> (Register_6)                0.00       2.24 f
  register_file/Reg1/U41/Y (INVX1)                        0.00       2.24 r
  register_file/Reg1/U24/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg1/bit[5]/d (dff_106)                   0.00       2.26 f
  register_file/Reg1/bit[5]/U4/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg1/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg1/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg7/bit[5]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U552/Y (AND2X2)                             0.04       1.79 f
  data_memory/U3225/Y (INVX1)                             0.00       1.79 r
  data_memory/U3162/Y (OR2X2)                             0.04       1.83 r
  data_memory/U480/Y (INVX1)                              0.02       1.85 f
  data_memory/U4839/Y (AOI22X1)                           0.03       1.87 r
  data_memory/U1492/Y (INVX1)                             0.02       1.90 f
  data_memory/U733/Y (OR2X2)                              0.04       1.94 f
  data_memory/U732/Y (OR2X2)                              0.04       1.98 f
  data_memory/U1373/Y (AND2X2)                            0.03       2.02 f
  data_memory/U1374/Y (INVX1)                             0.00       2.01 r
  data_memory/U4283/Y (AND2X2)                            0.03       2.04 r
  data_memory/U4841/Y (NAND3X1)                           0.01       2.05 f
  data_memory/U1591/Y (BUFX2)                             0.03       2.09 f
  data_memory/U2231/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2232/Y (INVX1)                             0.00       2.13 r
  data_memory/U4851/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1506/Y (BUFX2)                             0.03       2.18 f
  data_memory/data_out<5> (memory2c_0)                    0.00       2.18 f
  U52/Y (AND2X1)                                          0.03       2.21 f
  U86/Y (INVX1)                                           0.00       2.21 r
  U94/Y (OAI21X1)                                         0.01       2.22 f
  register_file/writedata<5> (Register_File)              0.00       2.22 f
  register_file/U506/Y (INVX1)                            0.00       2.22 r
  register_file/U496/Y (INVX1)                            0.01       2.24 f
  register_file/Reg7/wdata<5> (Register_0)                0.00       2.24 f
  register_file/Reg7/U40/Y (INVX1)                        0.00       2.24 r
  register_file/Reg7/U25/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg7/bit[5]/d (dff_10)                    0.00       2.26 f
  register_file/Reg7/bit[5]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg7/bit[5]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg7/bit[5]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg7/bit[3]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U4683/Y (AND2X2)                            0.04       1.84 f
  data_memory/U527/Y (INVX1)                              0.01       1.85 r
  data_memory/U95/Y (INVX2)                               0.04       1.88 f
  data_memory/U4391/Y (NAND2X1)                           0.02       1.90 r
  data_memory/U4392/Y (AND2X2)                            0.03       1.93 r
  data_memory/U896/Y (AND2X2)                             0.03       1.97 r
  data_memory/U1530/Y (AND2X2)                            0.03       2.00 r
  data_memory/U1531/Y (INVX1)                             0.01       2.01 f
  data_memory/U1363/Y (AND2X2)                            0.03       2.04 f
  data_memory/U1364/Y (INVX1)                             0.00       2.04 r
  data_memory/U1579/Y (AND2X2)                            0.03       2.07 r
  data_memory/U1580/Y (INVX1)                             0.02       2.09 f
  data_memory/U2229/Y (OR2X2)                             0.04       2.12 f
  data_memory/U2230/Y (INVX1)                             0.00       2.12 r
  data_memory/U4797/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1504/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<3> (memory2c_0)                    0.00       2.17 f
  U42/Y (AND2X1)                                          0.03       2.20 f
  U84/Y (INVX1)                                           0.00       2.20 r
  U181/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<3> (Register_File)              0.00       2.23 f
  register_file/Reg7/wdata<3> (Register_0)                0.00       2.23 f
  register_file/Reg7/U43/Y (INVX1)                        0.01       2.24 r
  register_file/Reg7/U24/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg7/bit[3]/d (dff_12)                    0.00       2.26 f
  register_file/Reg7/bit[3]/U3/Y (AND2X1)                 0.03       2.29 f
  register_file/Reg7/bit[3]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg7/bit[3]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg2/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg2/wdata<6> (Register_5)                0.00       2.23 f
  register_file/Reg2/U38/Y (INVX1)                        0.01       2.24 r
  register_file/Reg2/U22/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg2/bit[6]/d (dff_89)                    0.00       2.26 f
  register_file/Reg2/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg2/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg2/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg0/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg0/wdata<6> (Register_7)                0.00       2.23 f
  register_file/Reg0/U39/Y (INVX1)                        0.01       2.24 r
  register_file/Reg0/U35/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg0/bit[6]/d (dff_118)                   0.00       2.26 f
  register_file/Reg0/bit[6]/U4/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg0/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg0/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg4/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg4/wdata<6> (Register_3)                0.00       2.23 f
  register_file/Reg4/U37/Y (INVX1)                        0.01       2.24 r
  register_file/Reg4/U33/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg4/bit[6]/d (dff_57)                    0.00       2.26 f
  register_file/Reg4/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg4/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg4/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg6/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg6/wdata<6> (Register_1)                0.00       2.23 f
  register_file/Reg6/U37/Y (INVX1)                        0.01       2.24 r
  register_file/Reg6/U22/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg6/bit[6]/d (dff_25)                    0.00       2.26 f
  register_file/Reg6/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg6/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg6/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg3/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg3/wdata<6> (Register_4)                0.00       2.23 f
  register_file/Reg3/U36/Y (INVX1)                        0.01       2.24 r
  register_file/Reg3/U20/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg3/bit[6]/d (dff_73)                    0.00       2.26 f
  register_file/Reg3/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg3/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg3/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg5/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg5/wdata<6> (Register_2)                0.00       2.23 f
  register_file/Reg5/U38/Y (INVX1)                        0.01       2.24 r
  register_file/Reg5/U20/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg5/bit[6]/d (dff_41)                    0.00       2.26 f
  register_file/Reg5/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg5/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg5/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg1/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg1/wdata<6> (Register_6)                0.00       2.23 f
  register_file/Reg1/U40/Y (INVX1)                        0.01       2.24 r
  register_file/Reg1/U21/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg1/bit[6]/d (dff_105)                   0.00       2.26 f
  register_file/Reg1/bit[6]/U4/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg1/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg1/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg7/bit[6]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3189/Y (INVX1)                             0.02       1.76 f
  data_memory/U4355/Y (AND2X2)                            0.04       1.80 f
  data_memory/U548/Y (AND2X2)                             0.04       1.84 f
  data_memory/U536/Y (INVX1)                              0.01       1.85 r
  data_memory/U456/Y (INVX1)                              0.02       1.87 f
  data_memory/U4275/Y (NAND2X1)                           0.02       1.89 r
  data_memory/U4276/Y (AND2X2)                            0.03       1.93 r
  data_memory/U4116/Y (NAND3X1)                           0.01       1.93 f
  data_memory/U1491/Y (BUFX2)                             0.03       1.97 f
  data_memory/U1391/Y (AND2X2)                            0.03       2.00 f
  data_memory/U1392/Y (INVX1)                             0.00       2.00 r
  data_memory/U4372/Y (AND2X2)                            0.03       2.03 r
  data_memory/U4871/Y (NAND3X1)                           0.02       2.05 f
  data_memory/U1592/Y (BUFX2)                             0.03       2.08 f
  data_memory/U2226/Y (OR2X2)                             0.04       2.13 f
  data_memory/U2227/Y (INVX1)                             0.00       2.13 r
  data_memory/U4879/Y (AOI21X1)                           0.01       2.14 f
  data_memory/U1507/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<6> (memory2c_0)                    0.00       2.17 f
  U54/Y (AND2X1)                                          0.03       2.20 f
  U87/Y (INVX1)                                           0.00       2.20 r
  U183/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<6> (Register_File)              0.00       2.23 f
  register_file/Reg7/wdata<6> (Register_0)                0.00       2.23 f
  register_file/Reg7/U39/Y (INVX1)                        0.01       2.24 r
  register_file/Reg7/U22/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg7/bit[6]/d (dff_9)                     0.00       2.26 f
  register_file/Reg7/bit[6]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg7/bit[6]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg7/bit[6]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg0/bit[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3188/Y (INVX1)                             0.02       1.75 f
  data_memory/U4682/Y (AND2X2)                            0.04       1.79 f
  data_memory/U3226/Y (AND2X2)                            0.03       1.82 f
  data_memory/U3227/Y (INVX1)                             0.00       1.82 r
  data_memory/U3231/Y (OR2X2)                             0.05       1.87 r
  data_memory/U551/Y (INVX2)                              0.03       1.90 f
  data_memory/U4899/Y (AOI22X1)                           0.04       1.94 r
  data_memory/U927/Y (AND2X2)                             0.03       1.98 r
  data_memory/U1522/Y (AND2X2)                            0.03       2.01 r
  data_memory/U1523/Y (INVX1)                             0.01       2.02 f
  data_memory/U1445/Y (AND2X2)                            0.03       2.05 f
  data_memory/U1446/Y (INVX1)                             0.00       2.05 r
  data_memory/U1589/Y (AND2X2)                            0.03       2.08 r
  data_memory/U451/Y (AND2X2)                             0.03       2.11 r
  data_memory/U4905/Y (AOI21X1)                           0.02       2.14 f
  data_memory/U1509/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<7> (memory2c_0)                    0.00       2.17 f
  U55/Y (AND2X1)                                          0.03       2.20 f
  U88/Y (INVX1)                                           0.00       2.20 r
  U184/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<7> (Register_File)              0.00       2.23 f
  register_file/Reg0/wdata<7> (Register_7)                0.00       2.23 f
  register_file/Reg0/U38/Y (INVX1)                        0.01       2.24 r
  register_file/Reg0/U28/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg0/bit[7]/d (dff_119)                   0.00       2.26 f
  register_file/Reg0/bit[7]/U4/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg0/bit[7]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg0/bit[7]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg4/bit[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3188/Y (INVX1)                             0.02       1.75 f
  data_memory/U4682/Y (AND2X2)                            0.04       1.79 f
  data_memory/U3226/Y (AND2X2)                            0.03       1.82 f
  data_memory/U3227/Y (INVX1)                             0.00       1.82 r
  data_memory/U3231/Y (OR2X2)                             0.05       1.87 r
  data_memory/U551/Y (INVX2)                              0.03       1.90 f
  data_memory/U4899/Y (AOI22X1)                           0.04       1.94 r
  data_memory/U927/Y (AND2X2)                             0.03       1.98 r
  data_memory/U1522/Y (AND2X2)                            0.03       2.01 r
  data_memory/U1523/Y (INVX1)                             0.01       2.02 f
  data_memory/U1445/Y (AND2X2)                            0.03       2.05 f
  data_memory/U1446/Y (INVX1)                             0.00       2.05 r
  data_memory/U1589/Y (AND2X2)                            0.03       2.08 r
  data_memory/U451/Y (AND2X2)                             0.03       2.11 r
  data_memory/U4905/Y (AOI21X1)                           0.02       2.14 f
  data_memory/U1509/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<7> (memory2c_0)                    0.00       2.17 f
  U55/Y (AND2X1)                                          0.03       2.20 f
  U88/Y (INVX1)                                           0.00       2.20 r
  U184/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<7> (Register_File)              0.00       2.23 f
  register_file/Reg4/wdata<7> (Register_3)                0.00       2.23 f
  register_file/Reg4/U36/Y (INVX1)                        0.01       2.24 r
  register_file/Reg4/U23/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg4/bit[7]/d (dff_56)                    0.00       2.26 f
  register_file/Reg4/bit[7]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg4/bit[7]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg4/bit[7]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


  Startpoint: pc/PC[11]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: register_file/Reg6/bit[7]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  pc/PC[11]/state_reg/CLK (DFFPOSX1)                      0.00 #     0.00 r
  pc/PC[11]/state_reg/Q (DFFPOSX1)                        0.11       0.11 f
  pc/PC[11]/q (dff_139)                                   0.00       0.11 f
  pc/Curr_PC<11> (PC)                                     0.00       0.11 f
  instruction_memory/addr<11> (memory2c_1)                0.00       0.11 f
  instruction_memory/U3394/Y (NOR2X1)                     0.03       0.14 r
  instruction_memory/U3396/Y (NAND3X1)                    0.02       0.16 f
  instruction_memory/U3233/Y (INVX1)                      0.01       0.17 r
  instruction_memory/U3210/Y (AND2X2)                     0.04       0.21 r
  instruction_memory/U3214/Y (AND2X2)                     0.04       0.25 r
  instruction_memory/U3241/Y (AND2X2)                     0.04       0.29 r
  instruction_memory/U3145/Y (INVX4)                      0.03       0.32 f
  instruction_memory/U3147/Y (INVX8)                      0.02       0.34 r
  instruction_memory/U3140/Y (NAND2X1)                    0.01       0.35 f
  instruction_memory/U3142/Y (AND2X2)                     0.04       0.38 f
  instruction_memory/U2283/Y (AND2X2)                     0.03       0.41 f
  instruction_memory/U2284/Y (INVX1)                      0.00       0.41 r
  instruction_memory/U2002/Y (OR2X2)                      0.04       0.45 r
  instruction_memory/U2003/Y (INVX1)                      0.01       0.47 f
  instruction_memory/U2242/Y (AND2X2)                     0.03       0.50 f
  instruction_memory/U1706/Y (AND2X2)                     0.03       0.53 f
  instruction_memory/U3468/Y (AOI21X1)                    0.03       0.56 r
  instruction_memory/U2454/Y (BUFX2)                      0.04       0.60 r
  instruction_memory/data_out<1> (memory2c_1)             0.00       0.60 r
  processor_control/OP_Min<1> (Processor_Control)         0.00       0.60 r
  processor_control/U57/Y (AND2X2)                        0.03       0.63 r
  processor_control/U36/Y (OR2X2)                         0.04       0.67 r
  processor_control/U62/Y (OR2X2)                         0.04       0.72 r
  processor_control/U63/Y (INVX1)                         0.01       0.73 f
  processor_control/U40/Y (AND2X2)                        0.03       0.76 f
  processor_control/U8/Y (INVX1)                          0.02       0.78 r
  processor_control/ALU_OP_Code<1> (Processor_Control)
                                                          0.00       0.78 r
  alu/OP_Code<1> (ALU)                                    0.00       0.78 r
  alu/Shifter/Op<1> (ALU_Shifter)                         0.00       0.78 r
  alu/Shifter/sBlade1/op<1> (ALU_Shifter_1)               0.00       0.78 r
  alu/Shifter/sBlade1/U12/Y (INVX1)                       0.02       0.79 f
  alu/Shifter/sBlade1/U11/Y (INVX1)                       0.02       0.81 r
  alu/Shifter/sBlade1/up_sel6/s<1> (Bit1_Mux4_1_57)       0.00       0.81 r
  alu/Shifter/sBlade1/up_sel6/U1/Y (MUX2X1)               0.03       0.85 f
  alu/Shifter/sBlade1/up_sel6/U5/Y (AND2X2)               0.03       0.88 f
  alu/Shifter/sBlade1/up_sel6/U6/Y (INVX1)                0.00       0.87 r
  alu/Shifter/sBlade1/up_sel6/U2/Y (AND2X2)               0.03       0.91 r
  alu/Shifter/sBlade1/up_sel6/out (Bit1_Mux4_1_57)        0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/in1 (Bit1_Mux2_1_54)     0.00       0.91 r
  alu/Shifter/sBlade1/low_sel[6]/U2/Y (INVX1)             0.02       0.92 f
  alu/Shifter/sBlade1/low_sel[6]/U3/Y (MUX2X1)            0.04       0.97 r
  alu/Shifter/sBlade1/low_sel[6]/out (Bit1_Mux2_1_54)     0.00       0.97 r
  alu/Shifter/sBlade1/out<6> (ALU_Shifter_1)              0.00       0.97 r
  alu/Shifter/sBlade2/in<6> (ALU_Shifter_2)               0.00       0.97 r
  alu/Shifter/sBlade2/U46/Y (BUFX4)                       0.03       0.99 r
  alu/Shifter/sBlade2/up_sel8/in1 (Bit1_Mux4_1_39)        0.00       0.99 r
  alu/Shifter/sBlade2/up_sel8/U20/Y (AOI22X1)             0.03       1.02 f
  alu/Shifter/sBlade2/up_sel8/U11/Y (BUFX2)               0.04       1.06 f
  alu/Shifter/sBlade2/up_sel8/U5/Y (AND2X2)               0.04       1.09 f
  alu/Shifter/sBlade2/up_sel8/U6/Y (INVX1)                0.00       1.09 r
  alu/Shifter/sBlade2/up_sel8/out (Bit1_Mux4_1_39)        0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/in1 (Bit1_Mux2_1_40)     0.00       1.09 r
  alu/Shifter/sBlade2/low_sel[8]/U3/Y (AND2X2)            0.03       1.12 r
  alu/Shifter/sBlade2/low_sel[8]/U4/Y (INVX1)             0.01       1.13 f
  alu/Shifter/sBlade2/low_sel[8]/U2/Y (AND2X2)            0.03       1.17 f
  alu/Shifter/sBlade2/low_sel[8]/U1/Y (INVX1)             0.01       1.17 r
  alu/Shifter/sBlade2/low_sel[8]/out (Bit1_Mux2_1_40)     0.00       1.17 r
  alu/Shifter/sBlade2/out<8> (ALU_Shifter_2)              0.00       1.17 r
  alu/Shifter/sBlade4/in<8> (ALU_Shifter_4)               0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/in2 (Bit1_Mux4_1_27)        0.00       1.17 r
  alu/Shifter/sBlade4/up_sel4/U12/Y (AND2X2)              0.03       1.21 r
  alu/Shifter/sBlade4/up_sel4/U5/Y (OR2X2)                0.04       1.25 r
  alu/Shifter/sBlade4/up_sel4/U2/Y (OR2X2)                0.04       1.28 r
  alu/Shifter/sBlade4/up_sel4/out (Bit1_Mux4_1_27)        0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/in1 (Bit1_Mux2_1_20)     0.00       1.28 r
  alu/Shifter/sBlade4/low_sel[4]/U3/Y (AND2X2)            0.03       1.32 r
  alu/Shifter/sBlade4/low_sel[4]/U1/Y (OR2X2)             0.04       1.36 r
  alu/Shifter/sBlade4/low_sel[4]/out (Bit1_Mux2_1_20)     0.00       1.36 r
  alu/Shifter/sBlade4/out<4> (ALU_Shifter_4)              0.00       1.36 r
  alu/Shifter/sBlade8/in<4> (ALU_Shifter_8)               0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/in2 (Bit1_Mux4_1_3)        0.00       1.36 r
  alu/Shifter/sBlade8/up_sel12/U6/Y (AND2X2)              0.03       1.39 r
  alu/Shifter/sBlade8/up_sel12/U7/Y (INVX1)               0.02       1.40 f
  alu/Shifter/sBlade8/up_sel12/U13/Y (NAND3X1)            0.04       1.44 r
  alu/Shifter/sBlade8/up_sel12/out (Bit1_Mux4_1_3)        0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/in1 (Bit1_Mux2_1_12)
                                                          0.00       1.44 r
  alu/Shifter/sBlade8/low_sel[12]/U4/Y (BUFX2)            0.04       1.48 r
  alu/Shifter/sBlade8/low_sel[12]/U3/Y (MUX2X1)           0.02       1.49 f
  alu/Shifter/sBlade8/low_sel[12]/U5/Y (INVX1)            0.00       1.49 r
  alu/Shifter/sBlade8/low_sel[12]/out (Bit1_Mux2_1_12)
                                                          0.00       1.49 r
  alu/Shifter/sBlade8/out<12> (ALU_Shifter_8)             0.00       1.49 r
  alu/Shifter/Out<12> (ALU_Shifter)                       0.00       1.49 r
  alu/U477/Y (AND2X2)                                     0.03       1.52 r
  alu/U280/Y (OR2X2)                                      0.04       1.57 r
  alu/Result<12> (ALU)                                    0.00       1.57 r
  data_memory/addr<12> (memory2c_0)                       0.00       1.57 r
  data_memory/U860/Y (OR2X2)                              0.04       1.61 r
  data_memory/U738/Y (OR2X2)                              0.04       1.65 r
  data_memory/U737/Y (OR2X2)                              0.05       1.69 r
  data_memory/U3187/Y (OR2X2)                             0.04       1.74 r
  data_memory/U3188/Y (INVX1)                             0.02       1.75 f
  data_memory/U4682/Y (AND2X2)                            0.04       1.79 f
  data_memory/U3226/Y (AND2X2)                            0.03       1.82 f
  data_memory/U3227/Y (INVX1)                             0.00       1.82 r
  data_memory/U3231/Y (OR2X2)                             0.05       1.87 r
  data_memory/U551/Y (INVX2)                              0.03       1.90 f
  data_memory/U4899/Y (AOI22X1)                           0.04       1.94 r
  data_memory/U927/Y (AND2X2)                             0.03       1.98 r
  data_memory/U1522/Y (AND2X2)                            0.03       2.01 r
  data_memory/U1523/Y (INVX1)                             0.01       2.02 f
  data_memory/U1445/Y (AND2X2)                            0.03       2.05 f
  data_memory/U1446/Y (INVX1)                             0.00       2.05 r
  data_memory/U1589/Y (AND2X2)                            0.03       2.08 r
  data_memory/U451/Y (AND2X2)                             0.03       2.11 r
  data_memory/U4905/Y (AOI21X1)                           0.02       2.14 f
  data_memory/U1509/Y (BUFX2)                             0.03       2.17 f
  data_memory/data_out<7> (memory2c_0)                    0.00       2.17 f
  U55/Y (AND2X1)                                          0.03       2.20 f
  U88/Y (INVX1)                                           0.00       2.20 r
  U184/Y (OAI21X1)                                        0.03       2.23 f
  register_file/writedata<7> (Register_File)              0.00       2.23 f
  register_file/Reg6/wdata<7> (Register_1)                0.00       2.23 f
  register_file/Reg6/U35/Y (INVX1)                        0.01       2.24 r
  register_file/Reg6/U25/Y (MUX2X1)                       0.02       2.26 f
  register_file/Reg6/bit[7]/d (dff_24)                    0.00       2.26 f
  register_file/Reg6/bit[7]/U3/Y (AND2X2)                 0.03       2.29 f
  register_file/Reg6/bit[7]/state_reg/D (DFFPOSX1)        0.00       2.29 f
  data arrival time                                                  2.29

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  register_file/Reg6/bit[7]/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


1
