$date
	Fri Jul 22 14:43:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dualport_sram_test $end
$var wire 32 ! dout [31:0] $end
$var reg 3 " addr [2:0] $end
$var reg 1 # clk $end
$var reg 32 $ din [31:0] $end
$var reg 1 % rd $end
$var reg 1 & wr $end
$scope module uut $end
$var wire 3 ' addr [2:0] $end
$var wire 1 ( clk $end
$var wire 32 ) din [31:0] $end
$var wire 1 * rd $end
$var wire 1 + wr $end
$var reg 32 , dout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
1+
0*
b11111111 )
1(
b0 '
1&
0%
b11111111 $
1#
b0 "
bx !
$end
#50
0#
0(
#100
1#
1(
b1 "
b1 '
b100011111111111111111 $
b100011111111111111111 )
#150
0#
0(
#200
1#
1(
b10 "
b10 '
b100011010101111001101 $
b100011010101111001101 )
#250
0#
0(
#300
1#
1(
b11 "
b11 '
b100010000000000000000 $
b100010000000000000000 )
#350
0#
0(
#400
b100011111111111111111 ,
b100011111111111111111 !
1#
1(
b1 "
b1 '
1%
1*
0&
0+
#450
0#
0(
#500
b100010000000000000000 ,
b100010000000000000000 !
1#
1(
b11 "
b11 '
#550
0#
0(
#600
bx ,
bx !
1#
1(
b101 "
b101 '
#650
0#
0(
#700
1#
1(
