Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_wGenerator_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj wGenerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./wGenerator_subsystem -s wGenerator 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/AESL_automem_win.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_win
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/AESL_automem_wout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_wout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_wGenerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wGenerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wGenerator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wGenerator_wGenerator_Pipeline_VITIS_LOOP_12_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator_wGenerator_Pipeline_VITIS_LOOP_9_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wGenerator_wGenerator_Pipeline_VITIS_LOOP_9_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/wGenerator_subsystem/wGenerator_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vitis/shaAccel/wGenerator/wGenerator/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.wGenerator_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.wGenerator_flow_control_loop_pip...
Compiling module xil_defaultlib.wGenerator_wGenerator_Pipeline_V...
Compiling module xil_defaultlib.wGenerator_wGenerator_Pipeline_V...
Compiling module xil_defaultlib.wGenerator
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_automem_win
Compiling module xil_defaultlib.AESL_automem_wout
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_wGenerator_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot wGenerator
