// Seed: 2127307778
module module_0 (
    input wire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6,
    output wand id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    output tri id_15,
    output uwire id_16,
    input uwire id_17,
    output tri id_18,
    input tri1 id_19,
    input supply1 id_20,
    output tri1 id_21
    , id_24,
    input wire id_22
);
  wire id_25;
  wire id_26 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri1 id_3
);
  module_0(
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_3,
      id_2
  );
endmodule
