# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../ius_pac.vhd" \
"../../../../../../ius.vhd" \
"../../../../../vhd/ius_test.vhd" \

# Do not sort compile order
nosort
