Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 17 13:40:57 2023
| Host         : LAPTOP-SRGHD2GT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file decoder_sys_wrapper_timing_summary_routed.rpt -pb decoder_sys_wrapper_timing_summary_routed.pb -rpx decoder_sys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder_sys_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description        Violations  
--------  --------  -----------------  ----------  
TIMING-9  Warning   Unknown CDC Logic  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 2 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (4)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.412        0.000                      0                 2049        0.106        0.000                      0                 2042        3.000        0.000                       0                   709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
dec_sys_clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_decoder_sys_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  decoder_decoder_sys_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
spiClk                              {0.000 20.000}     40.000          25.000          
  spi_clk_buffered                  {0.000 40.000}     80.000          12.500          
  spi_clk_inv_buffered              {20.000 60.000}    80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dec_sys_clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_decoder_sys_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  
  decoder_decoder_sys_clk_wiz_0_0         1.032        0.000                      0                 1519        0.106        0.000                      0                 1519        4.500        0.000                       0                   699  
spiClk                                                                                                                                                                               38.334        0.000                       0                     2  
  spi_clk_buffered                       78.865        0.000                      0                    2        0.263        0.000                      0                    2       39.500        0.000                       0                     3  
  spi_clk_inv_buffered                                                                                                                                                               78.526        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk_buffered                 decoder_decoder_sys_clk_wiz_0_0        1.428        0.000                      0                    6                                                                        
decoder_decoder_sys_clk_wiz_0_0  spi_clk_buffered                       0.732        0.000                      0                    1                                                                        
spiClk                           spi_clk_buffered                      20.373        0.000                      0                    1       17.214        0.000                      0                    1  
decoder_decoder_sys_clk_wiz_0_0  spi_clk_inv_buffered                   1.117        0.000                      0                    3                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                decoder_decoder_sys_clk_wiz_0_0  decoder_decoder_sys_clk_wiz_0_0        3.511        0.000                      0                  520        0.984        0.000                      0                  520  
**default**                      decoder_decoder_sys_clk_wiz_0_0                                        14.111        0.000                      0                    1                                                                        
**default**                      spi_clk_inv_buffered                                                    0.412        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           decoder_decoder_sys_clk_wiz_0_0                                   
(none)                           spi_clk_inv_buffered                                              
(none)                                                            decoder_decoder_sys_clk_wiz_0_0  
(none)                           spi_clk_buffered                 decoder_decoder_sys_clk_wiz_0_0  
(none)                           decoder_decoder_sys_clk_wiz_0_0  spi_clk_buffered                 
(none)                           decoder_decoder_sys_clk_wiz_0_0  spi_clk_inv_buffered             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clkfbout_decoder_sys_clk_wiz_0_0                                    
(none)                            decoder_decoder_sys_clk_wiz_0_0                                     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dec_sys_clk
  To Clock:  dec_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dec_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dec_sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_decoder_sys_clk_wiz_0_0
  To Clock:  clkfbout_decoder_sys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_decoder_sys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    decoder_sys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  decoder_decoder_sys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.778ns (47.652%)  route 1.953ns (52.348%))
  Logic Levels:           1  (IDDR=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 3.577 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.045     0.784    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    ILOGIC_X0Y30         IDDR (SetClr_iddr_R_Q1)      1.260     2.044 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=2, routed)           0.908     2.953    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X2Y34          FDRE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.650     3.577    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.153    
                         clock uncertainty           -0.074     4.079    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)       -0.094     3.985    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          3.985    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.778ns (49.125%)  route 1.841ns (50.875%))
  Logic Levels:           1  (IDDR=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 3.577 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.045     0.784    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    ILOGIC_X0Y30         IDDR (SetClr_iddr_R_Q2)      1.260     2.044 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=2, routed)           0.796     2.841    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X3Y34          FDRE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.650     3.577    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.577     4.153    
                         clock uncertainty           -0.074     4.079    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.098     3.981    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          3.981    
                         arrival time                          -2.841    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.104ns  (logic 0.824ns (26.547%)  route 2.280ns (73.453%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.097     7.320    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X14Y41         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.576     8.503    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X14Y41         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[1]/C
                         clock pessimism              0.577     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X14Y41         FDRE (Setup_fdre_C_CE)      -0.377     8.628    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.048ns  (logic 0.824ns (27.031%)  route 2.224ns (72.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.042     7.265    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.577     8.504    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[14]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.413     8.593    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.048ns  (logic 0.824ns (27.031%)  route 2.224ns (72.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.042     7.265    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.577     8.504    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[25]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.413     8.593    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.328ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.048ns  (logic 0.824ns (27.031%)  route 2.224ns (72.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.042     7.265    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.577     8.504    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[9]/C
                         clock pessimism              0.577     9.080    
                         clock uncertainty           -0.074     9.006    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.413     8.593    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.593    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.079ns  (logic 0.824ns (26.763%)  route 2.255ns (73.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.072     7.295    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.578     8.505    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[26]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X10Y45         FDRE (Setup_fdre_C_CE)      -0.377     8.630    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[26]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.079ns  (logic 0.824ns (26.763%)  route 2.255ns (73.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.072     7.295    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.578     8.505    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[27]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X10Y45         FDRE (Setup_fdre_C_CE)      -0.377     8.630    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.079ns  (logic 0.824ns (26.763%)  route 2.255ns (73.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.072     7.295    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.578     8.505    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[7]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X10Y45         FDRE (Setup_fdre_C_CE)      -0.377     8.630    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        3.079ns  (logic 0.824ns (26.763%)  route 2.255ns (73.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.784ns = ( 4.216 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343     0.432 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.287    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.828     4.216    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.459     4.675 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/Q
                         net (fo=1, routed)           0.407     5.083    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[1]
    SLICE_X3Y35          LUT4 (Prop_lut4_I2_O)        0.124     5.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3/O
                         net (fo=4, routed)           0.176     5.382    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_prev_n_valid_i_3_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     5.506 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_3/O
                         net (fo=34, routed)          0.600     6.106    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/merger_out_valid
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.117     6.223 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1/O
                         net (fo=31, routed)          1.072     7.295    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[31]_i_1_n_0
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.578     8.505    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X10Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[8]/C
                         clock pessimism              0.577     9.081    
                         clock uncertainty           -0.074     9.007    
    SLICE_X10Y45         FDRE (Setup_fdre_C_CE)      -0.377     8.630    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.630    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  1.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.594    -0.585    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[18]/Q
                         net (fo=1, routed)           0.054    -0.390    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg_n_0_[18]
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.345 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/p_2_in[19]
    SLICE_X12Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.863    -0.822    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X12Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[19]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121    -0.451    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.619    -0.560    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.363    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard[0]
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.888    -0.797    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[1]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.075    -0.485    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[1]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.619    -0.560    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.363    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard[0]
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.888    -0.797    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[1]/C
                         clock pessimism              0.237    -0.560    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.071    -0.489    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.594    -0.585    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[23]/Q
                         net (fo=1, routed)           0.080    -0.364    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg_n_0_[23]
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.319 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/p_2_in[24]
    SLICE_X12Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.863    -0.822    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X12Y43         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[24]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X12Y43         FDRE (Hold_fdre_C_D)         0.121    -0.451    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.167ns (74.922%)  route 0.056ns (25.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 4.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 4.440 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     3.278 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     3.796    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.822 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.619     4.440    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.167     4.607 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/Q
                         net (fo=1, routed)           0.056     4.663    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard[0]
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.887     4.202    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     4.440    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.057     4.497    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.497    
                         arrival time                           4.663    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.622    -0.557    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[35]/Q
                         net (fo=1, routed)           0.059    -0.349    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]_16[35]
    SLICE_X3Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X3Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.018    -0.526    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns - decoder_decoder_sys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        0.187ns  (logic 0.133ns (70.968%)  route 0.054ns (29.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 4.202 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.560ns = ( 4.440 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     5.258 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421     3.278 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     3.796    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.822 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.619     4.440    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.133     4.573 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/Q
                         net (fo=1, routed)           0.054     4.628    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard[0]
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.887     4.202    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.238     4.440    
    SLICE_X3Y34          FDRE (Hold_fdre_C_D)        -0.001     4.439    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.439    
                         arrival time                           4.628    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.722%)  route 0.112ns (44.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.592    -0.587    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X13Y38         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[18]/Q
                         net (fo=2, routed)           0.112    -0.334    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]_16[18]
    SLICE_X13Y39         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.861    -0.824    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X13Y39         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[18]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X13Y39         FDRE (Hold_fdre_C_D)         0.047    -0.524    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][9]/D
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.425%)  route 0.137ns (45.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.594    -0.585    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X14Y45         FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164    -0.421 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_data_reg_reg[9]/Q
                         net (fo=16, routed)          0.137    -0.283    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[1][31]_0[9]
    SLICE_X17Y44         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.863    -0.822    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X17Y44         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][9]/C
                         clock pessimism              0.273    -0.549    
    SLICE_X17Y44         FDCE (Hold_fdce_C_D)         0.075    -0.474    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[13][9]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.471%)  route 0.075ns (33.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.622    -0.557    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.148    -0.409 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/in_buffer_reg_reg[34]/Q
                         net (fo=2, routed)           0.075    -0.334    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[3]_16[34]
    SLICE_X3Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X3Y40          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[2]/C
                         clock pessimism              0.249    -0.544    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.017    -0.527    decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         decoder_decoder_sys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    decoder_sys_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     IDDR/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y33     decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
Min Period        n/a     IDDR/C              n/a            1.474         10.000      8.526      ILOGIC_X0Y29     decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y45      decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y49     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y44     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X11Y48     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45      decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45      decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y49     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y49     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y48     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y48     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45      decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y45      decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X16Y46     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y49     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y49     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y44     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y48     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X11Y48     decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[0][13]/C



---------------------------------------------------------------------------------------------------
From Clock:  spiClk
  To Clock:  spiClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spiClk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { dec_spi_clk }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     BUFR/I   n/a            1.666         40.000      38.334     BUFR_X0Y0  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/I
Min Period  n/a     BUFR/I   n/a            1.666         40.000      38.334     BUFR_X0Y1  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_buffered
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack       78.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.865ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_buffered fall@120.000ns - spi_clk_buffered fall@40.000ns)
  Data Path Delay:        1.181ns  (logic 0.648ns (54.855%)  route 0.533ns (45.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 123.586 - 120.000 ) 
    Source Clock Delay      (SCD):    3.882ns = ( 43.882 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    41.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    42.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031    43.064 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.818    43.882    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.524    44.406 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=2, routed)           0.533    44.939    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.124    45.063 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1/O
                         net (fo=1, routed)           0.000    45.063    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                    120.000   120.000 f  
    AA9                                               0.000   120.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000   120.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452   121.452 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459   121.911    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918   122.829 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.757   123.586    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
                         clock pessimism              0.296   123.882    
                         clock uncertainty           -0.035   123.846    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.082   123.928    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg
  -------------------------------------------------------------------
                         required time                        123.928    
                         arrival time                         -45.063    
  -------------------------------------------------------------------
                         slack                                 78.865    

Slack (MET) :             78.866ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_buffered rise@80.000ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns = ( 83.587 - 80.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031     3.064 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.819     3.883    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.518     4.401 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=2, routed)           0.533     4.934    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.124     5.058 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1/O
                         net (fo=1, routed)           0.000     5.058    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                     80.000    80.000 r  
    AA9                                               0.000    80.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    80.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    81.452 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    81.911    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    82.829 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.758    83.587    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                         clock pessimism              0.296    83.883    
                         clock uncertainty           -0.035    83.847    
    SLICE_X0Y37          FDCE (Setup_fdce_C_D)        0.077    83.924    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg
  -------------------------------------------------------------------
                         required time                         83.924    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                 78.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered fall@40.000ns - spi_clk_buffered fall@40.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.263%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.025ns = ( 41.025 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    40.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270    40.766 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.259    41.025    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.167    41.192 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=2, routed)           0.175    41.367    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X0Y36          LUT1 (Prop_lut1_I0_O)        0.045    41.412 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1/O
                         net (fo=1, routed)           0.000    41.412    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_i_1_n_0
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478    40.478 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311    40.789    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431    41.220 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.295    41.515    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
                         clock pessimism             -0.490    41.025    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.124    41.149    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg
  -------------------------------------------------------------------
                         required time                        -41.149    
                         arrival time                          41.412    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered rise@0.000ns - spi_clk_buffered rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     0.766 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.260     1.026    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.164     1.190 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=2, routed)           0.175     1.365    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X0Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.410 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1/O
                         net (fo=1, routed)           0.000     1.410    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_i_1_n_0
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.478     0.478 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.311     0.789    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.431     1.220 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.296     1.516    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                         clock pessimism             -0.490     1.026    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.120     1.146    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_buffered
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     IDDR/C   n/a            1.474         80.000      78.526     ILOGIC_X0Y30  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X0Y36   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X0Y37   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y36   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y36   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y37   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y37   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y36   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y36   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y37   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X0Y37   decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_inv_buffered
  To Clock:  spi_clk_inv_buffered

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       78.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_inv_buffered
Waveform(ns):       { 20.000 60.000 }
Period(ns):         80.000
Sources:            { decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     ODDR/C   n/a            1.474         80.000      78.526     OLOGIC_X0Y34  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_buffered
  To Clock:  decoder_decoder_sys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.428ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.428ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.423ns  (logic 0.517ns (36.327%)  route 0.906ns (63.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30                                      0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=2, routed)           0.906     1.423    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.149     2.851    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.411ns  (logic 0.508ns (35.991%)  route 0.903ns (64.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30                                      0.000     0.000 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=2, routed)           0.903     1.411    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X1Y35          FDRE (Setup_fdre_C_D)       -0.149     2.851    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.425ns  (logic 0.517ns (36.276%)  route 0.908ns (63.724%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30                                      0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q1)        0.517     0.517 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=2, routed)           0.908     1.425    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X2Y34          FDRE (Setup_fdre_C_D)       -0.094     2.906    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.906    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.304ns  (logic 0.508ns (38.950%)  route 0.796ns (61.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30                                      0.000     0.000 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q2)        0.508     0.508 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=2, routed)           0.796     1.304    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.098     2.902    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.902    
                         arrival time                          -1.304    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.297ns  (logic 0.518ns (39.953%)  route 0.779ns (60.047%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=2, routed)           0.779     1.297    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X1Y37          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.067     2.933    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             decoder_decoder_sys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.176ns  (logic 0.524ns (44.570%)  route 0.652ns (55.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.524     0.524 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=2, routed)           0.652     1.176    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X0Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.045     2.955    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]
  -------------------------------------------------------------------
                         required time                          2.955    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  1.779    





---------------------------------------------------------------------------------------------------
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack        0.732ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.510ns  (logic 0.518ns (34.312%)  route 0.992ns (65.688%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.992     1.510    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    ILOGIC_X0Y30         IDDR (Setup_iddr_C_CE)      -0.758     2.242    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                          2.242    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  0.732    





---------------------------------------------------------------------------------------------------
From Clock:  spiClk
  To Clock:  spi_clk_buffered

Setup :            0  Failing Endpoints,  Worst Slack       20.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.373ns  (required time - arrival time)
  Source:                 dec_mosi
                            (input port clocked by spiClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (spi_clk_buffered fall@40.000ns - spiClk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.503ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.114ns
  Clock Path Skew:        1.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.027ns = ( 41.027 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)     0.000     0.000 r  
                         input delay                 20.114    20.114    
    Y11                                               0.000    20.114 r  dec_mosi (IN)
                         net (fo=0)                   0.000    20.114    dec_mosi
    Y11                  IBUF (Prop_ibuf_I_O)         0.503    20.617 r  dec_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000    20.617    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_mosi
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    40.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270    40.766 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.261    41.027    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                         clock pessimism              0.000    41.027    
                         clock uncertainty           -0.035    40.992    
    ILOGIC_X0Y30         IDDR (Setup_iddr_C_D)       -0.002    40.990    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                         -20.617    
  -------------------------------------------------------------------
                         slack                                 20.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.214ns  (arrival time - required time)
  Source:                 dec_mosi
                            (input port clocked by spiClk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_buffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (spi_clk_buffered rise@0.000ns - spiClk rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 1.476ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            19.887ns
  Clock Path Skew:        3.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiClk rise edge)     0.000     0.000 r  
                         input delay                 19.887    19.887    
    Y11                                               0.000    19.887 r  dec_mosi (IN)
                         net (fo=0)                   0.000    19.887    dec_mosi
    Y11                  IBUF (Prop_ibuf_I_O)         1.476    21.363 r  dec_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000    21.363    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_mosi
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031     3.064 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.894     3.958    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                         clock pessimism              0.000     3.958    
    ILOGIC_X0Y30         IDDR (Hold_iddr_C_D)         0.191     4.149    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr
  -------------------------------------------------------------------
                         required time                         -4.149    
                         arrival time                          21.363    
  -------------------------------------------------------------------
                         slack                                 17.214    





---------------------------------------------------------------------------------------------------
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  spi_clk_inv_buffered

Setup :            0  Failing Endpoints,  Worst Slack        1.117ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.049ns  (logic 0.518ns (49.391%)  route 0.531ns (50.609%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/Q
                         net (fo=2, routed)           0.531     1.049    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X0Y34         ODDR (Setup_oddr_C_D1)      -0.834     2.166    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.987ns  (logic 0.456ns (46.196%)  route 0.531ns (53.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/Q
                         net (fo=2, routed)           0.531     0.987    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X0Y34         ODDR (Setup_oddr_C_D2)      -0.834     2.166    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                  1.179    

Slack (MET) :             1.290ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             spi_clk_inv_buffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.228ns  (logic 0.518ns (42.171%)  route 0.710ns (57.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.710     1.228    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    OLOGIC_X0Y34         ODDR (Setup_oddr_C_CE)      -0.482     2.518    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr
  -------------------------------------------------------------------
                         required time                          2.518    
                         arrival time                          -1.228    
  -------------------------------------------------------------------
                         slack                                  1.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  decoder_decoder_sys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.984ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][18]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X17Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X17Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][18]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X17Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.598    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][18]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][21]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X17Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X17Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][21]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X17Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.598    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][21]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][22]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X17Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X17Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][22]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X17Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.598    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[2][22]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][18]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X16Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X16Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][18]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.684    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][21]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X16Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X16Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][21]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.684    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][21]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][22]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 0.686ns (11.734%)  route 5.160ns (88.266%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.895     5.087    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X16Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X16Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][22]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X16Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.684    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[3][22]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][21]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.686ns (12.018%)  route 5.022ns (87.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.756     4.949    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X15Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X15Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][21]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X15Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.598    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][21]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][22]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.686ns (12.018%)  route 5.022ns (87.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.756     4.949    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X15Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X15Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][22]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X15Y38         FDCE (Recov_fdce_C_CLR)     -0.405     8.598    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[4][22]
  -------------------------------------------------------------------
                         required time                          8.598    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][18]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 0.686ns (11.843%)  route 5.106ns (88.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.841     5.033    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X18Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X18Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][18]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X18Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.684    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][18]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][21]/CLR
                            (recovery check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@10.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.792ns  (logic 0.686ns (11.843%)  route 5.106ns (88.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 8.501 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.852    -0.759    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.508    -0.251 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           1.266     1.015    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.178     1.193 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         3.841     5.033    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X18Y38         FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000    10.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.574     8.501    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X18Y38         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][21]/C
                         clock pessimism              0.577     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X18Y38         FDCE (Recov_fdce_C_CLR)     -0.319     8.684    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[5][21]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[10][30]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.249ns (26.559%)  route 0.689ns (73.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.192     0.371    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X3Y39          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[10][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.891    -0.794    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X3Y39          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[10][30]/C
                         clock pessimism              0.273    -0.521    
    SLICE_X3Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.613    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[10][30]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                           0.371    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             1.101ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[11][30]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.249ns (23.068%)  route 0.830ns (76.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.334     0.513    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X4Y39          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[11][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.890    -0.795    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X4Y39          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[11][30]/C
                         clock pessimism              0.273    -0.522    
    SLICE_X4Y39          FDCE (Remov_fdce_C_CLR)     -0.067    -0.589    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[11][30]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.101    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][19]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X2Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X2Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][19]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][19]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][28]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X2Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X2Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][28]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][28]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][29]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X2Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X2Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][29]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][29]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][30]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X2Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X2Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][30]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.587    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[14][30]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.126ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][30]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.249ns (23.068%)  route 0.830ns (76.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.334     0.513    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X5Y39          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.890    -0.795    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X5Y39          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][30]/C
                         clock pessimism              0.273    -0.522    
    SLICE_X5Y39          FDCE (Remov_fdce_C_CLR)     -0.092    -0.614    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[8][30]
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][19]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X3Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X3Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][19]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][19]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][28]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X3Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X3Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][28]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][28]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.136    

Slack (MET) :             1.136ns  (arrival time - required time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][29]/CLR
                            (removal check against rising-edge clock decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns - decoder_decoder_sys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.249ns (22.817%)  route 0.842ns (77.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.612    -0.567    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         IDDR (Prop_iddr_C_Q2)        0.179    -0.388 r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/Q2
                         net (fo=3, routed)           0.497     0.109    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_buffered
    SLICE_X1Y40          LUT1 (Prop_lut1_I0_O)        0.070     0.179 f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers[15][3]_i_3/O
                         net (fo=623, routed)         0.345     0.525    decoder_sys_i/decoder_top_v3_0/inst/bank_1/reset_n_iddr
    SLICE_X3Y41          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.892    -0.793    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X3Y41          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][29]/C
                         clock pessimism              0.273    -0.520    
    SLICE_X3Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.612    decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][29]
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  1.136    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       14.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.111ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_miso
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.889ns  (logic 4.280ns (72.671%)  route 1.610ns (27.329%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34                                       0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/Q
                         net (fo=1, routed)           1.610     2.088    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_disable
    AA11                 OBUFT (TriStatE_obuft_T_O)
                                                      3.802     5.889 r  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     5.889    dec_miso
    AA11                                                              r  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 14.111    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  spi_clk_inv_buffered
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Destination:            dec_miso
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            4.500ns  (MaxDelay Path 4.500ns)
  Data Path Delay:        4.088ns  (logic 4.087ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 4.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34                                      0.000     0.000 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
    OLOGIC_X0Y34         ODDR (Prop_oddr_C_Q)         0.472     0.472 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001     0.473    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_buffered
    AA11                 OBUFT (Prop_obuft_I_O)       3.615     4.088 r  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     4.088    dec_miso
    AA11                                                              r  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    4.500     4.500    
                         output delay                -0.000     4.500    
  -------------------------------------------------------------------
                         required time                          4.500    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                  0.412    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.984ns  (logic 4.049ns (45.072%)  route 4.934ns (54.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.754    -0.858    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X12Y46         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.518    -0.340 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/Q
                         net (fo=1, routed)           4.934     4.595    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         3.531     8.126 r  errors_corrected_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.126    errors_corrected[2]
    U22                                                               r  errors_corrected[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.952ns  (logic 3.970ns (44.346%)  route 4.982ns (55.654%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.754    -0.858    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X9Y47          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.402 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/Q
                         net (fo=1, routed)           4.982     4.580    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         3.514     8.094 r  errors_corrected_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.094    errors_corrected[1]
    T21                                                               r  errors_corrected[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.819ns  (logic 4.040ns (45.816%)  route 4.778ns (54.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.754    -0.858    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X18Y47         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.340 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/Q
                         net (fo=1, routed)           4.778     4.439    lopt
    T22                  OBUF (Prop_obuf_I_O)         3.522     7.961 r  errors_corrected_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.961    errors_corrected[0]
    T22                                                               r  errors_corrected[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 3.986ns (50.801%)  route 3.860ns (49.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.754    -0.858    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X9Y47          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.402 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/Q
                         net (fo=1, routed)           3.860     3.459    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         3.530     6.988 r  errors_corrected_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.988    errors_corrected[3]
    U21                                                               r  errors_corrected[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.025ns (63.843%)  route 0.581ns (36.157%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.619    -0.560    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X0Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.148    -0.412 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/miso_disable_reg_reg/Q
                         net (fo=1, routed)           0.581     0.169    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_disable
    AA11                 OBUFT (TriStatD_obuft_T_O)
                                                      0.877     1.046 r  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     1.046    dec_miso
    AA11                                                              r  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.372ns (50.902%)  route 1.323ns (49.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.595    -0.584    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X9Y47          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][3]_lopt_replica/Q
                         net (fo=1, routed)           1.323     0.880    lopt_3
    U21                  OBUF (Prop_obuf_I_O)         1.231     2.111 r  errors_corrected_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.111    errors_corrected[3]
    U21                                                               r  errors_corrected[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.215ns  (logic 1.387ns (43.157%)  route 1.827ns (56.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.594    -0.585    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X18Y47         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][0]_lopt_replica/Q
                         net (fo=1, routed)           1.827     1.407    lopt
    T22                  OBUF (Prop_obuf_I_O)         1.223     2.630 r  errors_corrected_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.630    errors_corrected[0]
    T22                                                               r  errors_corrected[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.272ns  (logic 1.396ns (42.659%)  route 1.876ns (57.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.594    -0.585    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X12Y46         FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.421 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][2]_lopt_replica/Q
                         net (fo=1, routed)           1.876     1.456    lopt_2
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.688 r  errors_corrected_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.688    errors_corrected[2]
    U22                                                               r  errors_corrected[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            errors_corrected[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.279ns  (logic 1.356ns (41.350%)  route 1.923ns (58.650%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.595    -0.584    decoder_sys_i/decoder_top_v3_0/inst/bank_1/clk
    SLICE_X9Y47          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  decoder_sys_i/decoder_top_v3_0/inst/bank_1/registers_reg[15][1]_lopt_replica/Q
                         net (fo=1, routed)           1.923     1.480    lopt_1
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.695 r  errors_corrected_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.695    errors_corrected[1]
    T21                                                               r  errors_corrected[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk_inv_buffered
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Destination:            dec_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.494ns  (logic 1.493ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_inv_buffered rise edge)
                                                     20.000    20.000 r  
    AA9                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    20.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.498    20.788    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.045    20.833 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.189    21.022    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    21.292 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.265    21.557    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         ODDR (Prop_oddr_C_Q)         0.177    21.734 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001    21.735    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_buffered
    AA11                 OBUFT (Prop_obuft_I_O)       1.316    23.050 r  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000    23.050    dec_miso
    AA11                                                              r  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  decoder_decoder_sys_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_reset_n
                            (input port)
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/D
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 3.556 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  dec_reset_n (IN)
                         net (fo=0)                   0.000     0.000    dec_reset_n
    AB11                 IBUF (Prop_ibuf_I_O)         1.565     1.565 r  dec_reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.565    decoder_sys_i/decoder_top_v3_0/inst/reset_n
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.630     3.556    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C

Slack:                    inf
  Source:                 dec_spi_cs_n
                            (input port)
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/D
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 1.540ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 3.552 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  dec_spi_cs_n (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_cs_n
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  dec_spi_cs_n_IBUF_inst/O
                         net (fo=4, routed)           0.000     1.540    decoder_sys_i/decoder_top_v3_0/inst/spi_cs_n
    ILOGIC_X0Y29         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     0.144 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     1.835    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.626     3.552    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y29         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec_spi_cs_n
                            (input port)
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/D
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.307ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns = ( 4.195 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y10                                               0.000     0.000 r  dec_spi_cs_n (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_cs_n
    Y10                  IBUF (Prop_ibuf_I_O)         0.307     0.307 r  dec_spi_cs_n_IBUF_inst/O
                         net (fo=4, routed)           0.000     0.307    decoder_sys_i/decoder_top_v3_0/inst/spi_cs_n
    ILOGIC_X0Y29         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.880     4.195    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y29         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_csn_iddr/C

Slack:                    inf
  Source:                 dec_reset_n
                            (input port)
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/D
                            (rising edge-triggered cell IDDR clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns = ( 4.199 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 r  dec_reset_n (IN)
                         net (fo=0)                   0.000     0.000    dec_reset_n
    AB11                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  dec_reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.332    decoder_sys_i/decoder_top_v3_0/inst/reset_n
    ILOGIC_X0Y33         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.884     4.199    decoder_sys_i/decoder_top_v3_0/inst/clk
    ILOGIC_X0Y33         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/reset_n_iddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk_buffered
  To Clock:  decoder_decoder_sys_clk_wiz_0_0

Max Delay             0 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.340%)  route 0.377ns (69.660%))
  Logic Levels:           0  
  Clock Path Skew:        -1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    1.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     0.766 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.260     1.026    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDCE (Prop_fdce_C_Q)         0.164     1.190 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/Q
                         net (fo=2, routed)           0.377     1.567    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid
    SLICE_X1Y37          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.889    -0.796    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y37          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_valid_metaguard_reg[0]/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.180ns (32.018%)  route 0.382ns (67.982%))
  Logic Levels:           0  
  Clock Path Skew:        -1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 4.202 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     0.766 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.261     1.027    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q1)        0.180     1.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=2, routed)           0.382     1.589    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.887     4.202    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pn_data_metaguard_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (rising edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.180ns (31.624%)  route 0.389ns (68.376%))
  Logic Levels:           0  
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290     0.290 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206     0.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270     0.766 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.261     1.027    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q1)        0.180     1.207 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q1
                         net (fo=2, routed)           0.389     1.596    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_data
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.888    -0.797    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_pp_data_metaguard_reg[0]/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C
                            (falling edge-triggered cell FDCE clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.493ns  (logic 0.167ns (33.896%)  route 0.326ns (66.104%))
  Logic Levels:           0  
  Clock Path Skew:        -1.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.025ns = ( 41.025 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    40.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270    40.766 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.259    41.025    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.167    41.192 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/Q
                         net (fo=2, routed)           0.326    41.518    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid
    SLICE_X0Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.888    -0.797    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X0Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_valid_metaguard_reg[0]/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.179ns (35.151%)  route 0.330ns (64.850%))
  Logic Levels:           0  
  Clock Path Skew:        -1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 4.202 - 5.000 ) 
    Source Clock Delay      (SCD):    1.027ns = ( 41.027 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    40.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270    40.766 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.261    41.027    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q2)        0.179    41.206 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=2, routed)           0.330    41.536    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.887     4.202    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_nn_data_metaguard_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.179ns (32.695%)  route 0.368ns (67.304%))
  Logic Levels:           0  
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    1.027ns = ( 41.027 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.290    40.290 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.206    40.496    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.270    40.766 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.261    41.027    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         IDDR (Prop_iddr_C_Q2)        0.179    41.206 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/Q2
                         net (fo=2, routed)           0.368    41.574    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_data
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.888    -0.797    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X1Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_np_data_metaguard_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  spi_clk_buffered

Max Delay             3 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
                            (recovery check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.518ns (32.408%)  route 1.080ns (67.592%))
  Logic Levels:           0  
  Clock Path Skew:        4.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.587ns
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.080     0.820    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    SLICE_X0Y37          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459     1.911    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918     2.829 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.758     3.587    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
                            (recovery check against falling-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.563ns  (logic 0.518ns (33.140%)  route 1.045ns (66.860%))
  Logic Levels:           0  
  Clock Path Skew:        4.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.613ns = ( 43.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.045     0.784    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    41.452 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.911    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    42.829 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.784    43.613    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
                            (recovery check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.518ns (35.992%)  route 0.921ns (64.008%))
  Logic Levels:           0  
  Clock Path Skew:        4.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.586ns = ( 43.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.921     0.661    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    SLICE_X0Y36          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    41.452 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.459    41.911    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         0.918    42.829 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.757    43.586    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
                            (removal check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.208ns  (logic 0.418ns (34.597%)  route 0.790ns (65.403%))
  Logic Levels:           0  
  Clock Path Skew:        5.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 43.882 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.654    -1.419    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.418    -1.001 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.790    -0.211    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    SLICE_X0Y36          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    41.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    42.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031    43.064 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.818    43.882    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y36          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_n_valid_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
                            (falling edge-triggered cell IDDR clocked by spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.269ns  (logic 0.418ns (32.948%)  route 0.851ns (67.052%))
  Logic Levels:           0  
  Clock Path Skew:        5.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 43.958 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.650    -1.423    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X0Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.418    -1.005 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.851    -0.155    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    ILOGIC_X0Y30         IDDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    41.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    42.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031    43.064 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.894    43.958    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
                            (removal check against falling-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.418ns (31.617%)  route 0.904ns (68.383%))
  Logic Levels:           0  
  Clock Path Skew:        5.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 43.958 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.654    -1.419    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.418    -1.001 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.904    -0.097    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered fall edge)
                                                     40.000    40.000 f  
    AA9                                               0.000    40.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    40.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    41.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510    42.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031    43.064 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.894    43.958    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    ILOGIC_X0Y30         IDDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_in_iddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
                            (removal check against rising-edge clock spi_clk_buffered  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 0.418ns (31.093%)  route 0.926ns (68.907%))
  Logic Levels:           0  
  Clock Path Skew:        5.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.883ns
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.654    -1.419    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.418    -1.001 f  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.926    -0.075    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    SLICE_X0Y37          FDCE                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_buffered rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000     0.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           0.510     2.033    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    BUFR_X0Y0            BUFR (Prop_bufr_I_O)         1.031     3.064 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_bufr_inst/O
                         net (fo=3, routed)           0.819     3.883    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_buffered
    SLICE_X0Y37          FDCE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_p_valid_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  spi_clk_inv_buffered

Max Delay             1 Endpoint
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
                            (recovery check against rising-edge clock spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.654ns  (logic 0.518ns (31.309%)  route 1.136ns (68.691%))
  Logic Levels:           0  
  Clock Path Skew:        5.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.678ns = ( 24.678 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.136     0.876    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     20.000    20.000 f  
    AA9                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.452    21.452 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.061    22.513    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.100    22.613 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.358    22.970    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    23.888 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.789    24.678    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.367ns (44.479%)  route 0.458ns (55.521%))
  Logic Levels:           0  
  Clock Path Skew:        6.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 65.241 - 60.000 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.651    -1.422    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X3Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.367    -1.055 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n_reg/Q
                         net (fo=2, routed)           0.458    -0.597    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_n
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered fall edge)
                                                     60.000    60.000 r  
    AA9                                               0.000    60.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    60.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    61.523 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.248    62.771    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124    62.895 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.414    63.308    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    64.339 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    65.241    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
                            (rising edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.876ns  (logic 0.418ns (47.730%)  route 0.458ns (52.270%))
  Logic Levels:           0  
  Clock Path Skew:        6.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 25.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.422ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.651    -1.422    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X2Y35          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.418    -1.004 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p_reg/Q
                         net (fo=2, routed)           0.458    -0.547    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/distru_p
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     20.000    20.000 f  
    AA9                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    21.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.248    22.771    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124    22.895 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.414    23.308    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    24.339 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    25.241    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
                            (falling edge-triggered cell ODDR clocked by spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.418ns (40.452%)  route 0.615ns (59.548%))
  Logic Levels:           0  
  Clock Path Skew:        6.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 65.241 - 60.000 ) 
    Source Clock Delay      (SCD):    -1.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.650    -1.423    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/clk
    SLICE_X0Y34          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.418    -1.005 r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en_reg/Q
                         net (fo=4, routed)           0.615    -0.390    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_io_regs_en
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered fall edge)
                                                     60.000    60.000 r  
    AA9                                               0.000    60.000 r  dec_spi_clk (IN)
                         net (fo=0)                   0.000    60.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    61.523 r  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.248    62.771    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124    62.895 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.414    63.308    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    64.339 f  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    65.241    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C

Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
                            (removal check against rising-edge clock spi_clk_inv_buffered  {rise@20.000ns fall@60.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.402ns  (logic 0.418ns (29.805%)  route 0.984ns (70.195%))
  Logic Levels:           0  
  Clock Path Skew:        6.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 25.241 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.419ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.654    -1.419    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.418    -1.001 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.984    -0.017    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/R
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_inv_buffered rise edge)
                                                     20.000    20.000 f  
    AA9                                               0.000    20.000 f  dec_spi_clk (IN)
                         net (fo=0)                   0.000    20.000    dec_spi_clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.523    21.523 f  dec_spi_clk_IBUF_inst/O
                         net (fo=2, routed)           1.248    22.771    decoder_sys_i/decoder_top_v3_0/inst/spi_clk_ext
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.124    22.895 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst_i_1/O
                         net (fo=1, routed)           0.414    23.308    decoder_sys_i/decoder_top_v3_0/inst/I0
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    24.339 r  decoder_sys_i/decoder_top_v3_0/inst/spi_clk_inv_bufr_inst/O
                         net (fo=1, routed)           0.901    25.241    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_clk_inv_buffered
    OLOGIC_X0Y34         ODDR                                         r  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_decoder_sys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_decoder_sys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_decoder_sys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  dec_sys_clk (IN)
                         net (fo=0)                   0.000     5.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    decoder_sys_i/clk_wiz_0/inst/clkfbout_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.315 f  decoder_sys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    decoder_sys_i/clk_wiz_0/inst/clkfbout_buf_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_decoder_sys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    decoder_sys_i/clk_wiz_0/inst/clkfbout_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  decoder_sys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    decoder_sys_i/clk_wiz_0/inst/clkfbout_buf_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  decoder_decoder_sys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 5.078ns (81.701%)  route 1.137ns (18.299%))
  Logic Levels:           2  (OBUFT=1 ODDR=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         1.833    -0.779    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518    -0.261 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          1.136     0.876    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    OLOGIC_X0Y34         ODDR (SetClr_oddr_R_Q)       0.945     1.821 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001     1.822    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_buffered
    AA11                 OBUFT (Prop_obuft_I_O)       3.615     5.437 f  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     5.437    dec_miso
    AA11                                                              f  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by decoder_decoder_sys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_miso
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.781ns (77.213%)  route 0.525ns (22.787%))
  Logic Levels:           2  (OBUFT=1 ODDR=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock decoder_decoder_sys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  dec_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    decoder_sys_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  decoder_sys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    decoder_sys_i/clk_wiz_0/inst/clk_in1_decoder_sys_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  decoder_sys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    decoder_sys_i/clk_wiz_0/inst/decoder_decoder_sys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  decoder_sys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=697, routed)         0.622    -0.557    decoder_sys_i/decoder_top_v3_0/inst/controller/clk
    SLICE_X6Y41          FDRE                                         r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.164    -0.393 r  decoder_sys_i/decoder_top_v3_0/inst/controller/spi_wr_en_reg_reg/Q
                         net (fo=88, routed)          0.524     0.132    decoder_sys_i/decoder_top_v3_0/inst/spi_interface/SR[0]
    OLOGIC_X0Y34         ODDR (SetClr_oddr_R_Q)       0.301     0.433 f  decoder_sys_i/decoder_top_v3_0/inst/spi_interface/spi_out_oddr/Q
                         net (fo=1, routed)           0.001     0.434    decoder_sys_i/decoder_top_v3_0/inst/spi_miso_buffered
    AA11                 OBUFT (Prop_obuft_I_O)       1.316     1.749 f  decoder_sys_i/decoder_top_v3_0/inst/spi_miso_obuf_inst/O
                         net (fo=0)                   0.000     1.749    dec_miso
    AA11                                                              f  dec_miso (OUT)
  -------------------------------------------------------------------    -------------------





