Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Aug 29 03:59:13 2022
| Host         : Yuhao running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file Accumulator_MultiDMA_bd_wrapper_control_sets_placed.rpt
| Design       : Accumulator_MultiDMA_bd_wrapper
| Device       : xczu3eg
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   675 |
|    Minimum number of control sets                        |   675 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   905 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   675 |
| >= 0 to < 4        |   206 |
| >= 4 to < 6        |    63 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    37 |
| >= 10 to < 12      |    26 |
| >= 12 to < 14      |    33 |
| >= 14 to < 16      |    29 |
| >= 16              |   239 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             736 |          278 |
| No           | No                    | Yes                    |             207 |           58 |
| No           | Yes                   | No                     |            1127 |          443 |
| Yes          | No                    | No                     |            2660 |          381 |
| Yes          | No                    | Yes                    |             636 |           84 |
| Yes          | Yes                   | No                     |            6273 |         1120 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                                      Set/Reset Signal                                                                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                   |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                  |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                        |                1 |              1 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                                           |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/E[0]                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                           |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                       |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                   |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                               |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]  |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                    |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_wren_reg_0[0]                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_1_n_0                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                          |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg                                                                                                                                               |                2 |              2 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                             |                1 |              2 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                      |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                             |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_0                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                  |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                           |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                         |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                            |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                     |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                             |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                      |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                             |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                    |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                            |                2 |              3 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                               |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.rdy_i_1_n_0                                                                                                                                      |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                              |                1 |              3 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |              3 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                            |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                         |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              4 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              4 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                4 |              4 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg                                                                                    |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                             |                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                                                                       |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg[0]                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                             |                2 |              4 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                             |                3 |              4 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                |                3 |              5 |         1.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                           |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                           |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                    |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |              5 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              5 |         1.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                3 |              5 |         1.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                    |                3 |              5 |         1.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                            |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |              5 |         1.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              5 |         1.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                            |                2 |              5 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                            |                1 |              5 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              6 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                1 |              6 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                       |                3 |              6 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                1 |              6 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |                4 |              6 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |              6 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |              6 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |              6 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                4 |              6 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                5 |              7 |         1.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                2 |              7 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                2 |              7 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                3 |              7 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                3 |              7 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |              7 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                2 |              7 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                              |                4 |              7 |         1.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                2 |              7 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              7 |         1.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |              7 |         1.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                3 |              7 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                6 |              8 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                1 |              8 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                              |                1 |              8 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                             |                7 |              8 |         1.14 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                          |                3 |              8 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                3 |              8 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                7 |              8 |         1.14 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                5 |              8 |         1.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                             |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |              8 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |              8 |         1.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                           |                3 |              8 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                           |                4 |              8 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                      |                3 |              8 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                7 |              8 |         1.14 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                             |                2 |              9 |         4.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup4                                                                                               | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                5 |              9 |         1.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                4 |              9 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                4 |              9 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |              9 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                    |                4 |              9 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |              9 |         4.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |              9 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              9 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                1 |             10 |        10.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             10 |         3.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                           |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                        |                                                                                                                                                                                                                                                           |                1 |             10 |        10.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                    |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                2 |             10 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             10 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                5 |             10 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             10 |         1.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                5 |             10 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             10 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             10 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                           |                5 |             10 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                3 |             10 |         3.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                2 |             10 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             11 |         2.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                5 |             11 |         2.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             12 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]          |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                7 |             12 |         1.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |         2.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             12 |         2.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                8 |             12 |         1.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                3 |             12 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                5 |             12 |         2.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             12 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             13 |         2.17 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup2                                                                                               |                                                                                                                                                                                                                                                           |                5 |             13 |         2.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                5 |             13 |         2.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             13 |         2.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                7 |             13 |         1.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             13 |         3.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                5 |             13 |         2.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             13 |         1.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             13 |         2.17 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                3 |             13 |         4.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                6 |             13 |         2.17 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                                           |                6 |             14 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             14 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                           |                1 |             14 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |             14 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                7 |             14 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                9 |             14 |         1.56 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                5 |             14 |         2.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                                           |                4 |             14 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             14 |         1.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                5 |             14 |         2.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             14 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                1 |             14 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                5 |             14 |         2.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                6 |             14 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                   |                7 |             14 |         2.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                4 |             14 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |                8 |             14 |         1.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |         2.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             15 |         2.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             15 |         7.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                        | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             15 |         3.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                       | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             15 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             16 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                4 |             16 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                    |                4 |             16 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             16 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             16 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                              |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                2 |             16 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             16 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                1 |             16 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             16 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             16 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             16 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             16 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                                           |                2 |             17 |         8.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                                           |                2 |             17 |         8.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                                           |                4 |             17 |         4.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             18 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                7 |             18 |         2.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                8 |             18 |         2.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                6 |             18 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             18 |         9.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                6 |             18 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                             |                7 |             19 |         2.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                3 |             19 |         6.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                5 |             19 |         3.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                6 |             19 |         3.17 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             19 |         6.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             20 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                     | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                6 |             20 |         3.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                     | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                7 |             20 |         2.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                4 |             20 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             20 |        10.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                     | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                7 |             20 |         2.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                     | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                6 |             20 |         3.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                6 |             20 |         3.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                  | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                              |                3 |             20 |         6.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                            |                5 |             20 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                      | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                              |                7 |             20 |         2.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                5 |             20 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                                                                                 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                             |                5 |             20 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                                        | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                            |                3 |             21 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                6 |             21 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                |                6 |             21 |         3.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                              | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                3 |             22 |         7.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                              | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                3 |             22 |         7.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                                   | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                        |                3 |             22 |         7.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                              | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                     |                4 |             22 |         5.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                   |                                                                                                                                                                                                                                                           |                2 |             23 |        11.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/scndry_out                                                                                                                                                                                |                7 |             23 |         3.29 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             23 |         4.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                   |                                                                                                                                                                                                                                                           |                2 |             23 |        11.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                                           |                2 |             23 |        11.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                           |                8 |             23 |         2.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                   |                                                                                                                                                                                                                                                           |                2 |             23 |        11.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |               10 |             24 |         2.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                           |                2 |             25 |        12.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                           |                2 |             26 |        13.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                           |                8 |             26 |         3.25 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                5 |             26 |         5.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                8 |             27 |         3.38 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             27 |        13.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                2 |             27 |        13.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                2 |             28 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               12 |             28 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                5 |             28 |         5.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             28 |         2.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               13 |             28 |         2.15 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               12 |             28 |         2.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             29 |         9.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                5 |             30 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                6 |             30 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             30 |         7.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             30 |         4.29 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                       |                7 |             31 |         4.43 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             32 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             32 |         2.91 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               11 |             32 |         2.91 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |               10 |             32 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               14 |             32 |         2.29 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                           |                2 |             32 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                           |                2 |             32 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                9 |             32 |         3.56 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |               12 |             32 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               11 |             32 |         2.91 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |                8 |             32 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                        |                8 |             32 |         4.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               12 |             32 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               13 |             32 |         2.46 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                                                    | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |               12 |             32 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                    |               13 |             32 |         2.46 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               12 |             32 |         2.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                9 |             33 |         3.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             33 |         4.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                8 |             33 |         4.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                7 |             33 |         4.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                3 |             33 |        11.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                           |                5 |             34 |         6.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                   |                9 |             34 |         3.78 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                |                7 |             35 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                           |                6 |             35 |         5.83 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                           |               13 |             35 |         2.69 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                           |                6 |             35 |         5.83 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                    |                6 |             36 |         6.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                           |                                                                                                                                                                                                                                                           |                3 |             39 |        13.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                6 |             39 |         6.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                8 |             39 |         4.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                7 |             39 |         5.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                                           |                3 |             39 |        13.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                6 |             39 |         6.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                           |                                                                                                                                                                                                                                                           |                3 |             39 |        13.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |                9 |             39 |         4.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               10 |             39 |         3.90 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                           |                                                                                                                                                                                                                                                           |                3 |             39 |        13.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                7 |             40 |         5.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             40 |         6.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             40 |         6.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                6 |             40 |         6.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                6 |             40 |         6.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                8 |             40 |         5.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                           |                                                                                                                                                                                                                                                           |                3 |             41 |        13.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                8 |             41 |         5.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             42 |         7.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                           |                9 |             42 |         4.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                  | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                5 |             42 |         8.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                5 |             42 |         8.40 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             42 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             42 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                4 |             42 |        10.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                3 |             42 |        14.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             43 |        10.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                5 |             44 |         8.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             45 |         7.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                           |                9 |             46 |         5.11 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |               10 |             46 |         4.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                           |               11 |             46 |         4.18 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             46 |         4.60 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                4 |             47 |        11.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                        |                8 |             47 |         5.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                                           | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                8 |             47 |         5.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |               14 |             47 |         3.36 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |                8 |             47 |         5.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                        |               10 |             47 |         4.70 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             48 |         4.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                9 |             48 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                  | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |                7 |             48 |         6.86 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               10 |             48 |         4.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                           |                6 |             48 |         8.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                        | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               11 |             48 |         4.36 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                                           |                9 |             49 |         5.44 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                           |               11 |             53 |         4.82 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               10 |             53 |         5.30 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               14 |             53 |         3.79 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               14 |             53 |         3.79 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                8 |             54 |         6.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                4 |             55 |        13.75 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               15 |             55 |         3.67 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               25 |             56 |         2.24 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                7 |             60 |         8.57 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                                           |               20 |             64 |         3.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/sum[63]_i_1_n_0                                                                                                                                                                                                                                | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               12 |             64 |         5.33 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                   |               19 |             66 |         3.47 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                   |               17 |             66 |         3.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                   |               16 |             66 |         4.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                   |               17 |             66 |         3.88 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               20 |             67 |         3.35 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               20 |             67 |         3.35 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               10 |             67 |         6.70 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               10 |             67 |         6.70 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                           |               23 |             69 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                           |               26 |             69 |         2.65 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                7 |             72 |        10.29 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                8 |             72 |         9.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                           |               16 |             73 |         4.56 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                                           |               15 |             73 |         4.87 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               16 |             73 |         4.56 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                                           |               12 |             73 |         6.08 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               22 |             73 |         3.32 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               22 |             73 |         3.32 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | Accumulator_MultiDMA_bd_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                           | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               20 |             73 |         3.65 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |                8 |             73 |         9.12 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               19 |             73 |         3.84 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                |                8 |             76 |         9.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               15 |             78 |         5.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | Accumulator_MultiDMA_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                   |               15 |             78 |         5.20 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               10 |             78 |         7.80 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                        |               27 |             81 |         3.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                 |               10 |             85 |         8.50 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               24 |             89 |         3.71 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               28 |             89 |         3.18 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             96 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             96 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             96 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             96 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                6 |             96 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                           |                7 |            112 |        16.00 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               37 |            114 |         3.08 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/accu_length_1[63]_i_1_n_0                                                                                                                                                                                                                      | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               41 |            256 |         6.24 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Accumulator_MultiDMA_bd_i/Accumulator_MultiDMA_0/inst/cnt_1[63]_i_1_n_0                                                                                                                                                                                                                              | Accumulator_MultiDMA_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                         |               38 |            256 |         6.74 |
|  Accumulator_MultiDMA_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                           |              280 |            738 |         2.64 |
+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


