Info: Generated by version: 18.0 build 219
Info: Starting: Create simulation model
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test --family="Stratix 10" --part=1SG280LU2F50E2VG
: DualPort_RAM_Test.ram_2port_0: Targeting device family: Stratix 10.
: DualPort_RAM_Test.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: DualPort_RAM_Test.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: Skipping generation of DualPort_RAM_Test: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test.ip --output-directory=F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/DualPort_RAM_Test/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/DualPort_RAM_Test/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/DualPort_RAM_Test/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under F:/Dropbox/CAAD_Server/MD_RL_Pipeline/Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0/DualPort_RAM_Test/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test.ip --block-symbol-file --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test --family="Stratix 10" --part=1SG280LU2F50E2VG
: DualPort_RAM_Test.ram_2port_0: Targeting device family: Stratix 10.
: DualPort_RAM_Test.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: DualPort_RAM_Test.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test.ip --synthesis=VERILOG --output-directory=F:\Dropbox\CAAD_Server\MD_RL_Pipeline\Ethan_RL_Pipeline_1st_Order_SingleFloat_18.0\DualPort_RAM_Test --family="Stratix 10" --part=1SG280LU2F50E2VG
: DualPort_RAM_Test.ram_2port_0: Targeting device family: Stratix 10.
: DualPort_RAM_Test.ram_2port_0: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: DualPort_RAM_Test.ram_2port_0: Tab Output2 is unavailable while using one read port and one write port.
Info: Skipping generation of DualPort_RAM_Test: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in DualPort_RAM_Test. No files generated.
Info: Finished: Generate IP Core Documentation
