
---------- Begin Simulation Statistics ----------
final_tick                                   34609120                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59121                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653812                       # Number of bytes of host memory used
host_op_rate                                   114731                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.14                       # Real time elapsed on the host
host_tick_rate                              255694427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        7992                       # Number of instructions simulated
sim_ops                                         15527                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000035                       # Number of seconds simulated
sim_ticks                                    34609120                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     10508                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     6854                       # number of cc regfile writes
system.cpu.committedInsts                        7992                       # Number of Instructions Simulated
system.cpu.committedOps                         15527                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.517643                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.517643                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1509                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      697                       # number of floating regfile writes
system.cpu.idleCycles                           39968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  688                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2322                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.317689                       # Inst execution rate
system.cpu.iew.exec_refs                         4719                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2143                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2694                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2985                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                33                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2569                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               27764                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2576                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               857                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 24165                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1432                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    609                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1450                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          644                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             44                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     23827                       # num instructions consuming a value
system.cpu.iew.wb_count                         23475                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.665254                       # average fanout of values written-back
system.cpu.iew.wb_producers                     15851                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.308618                       # insts written-back per cycle
system.cpu.iew.wb_sent                          23816                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    32129                       # number of integer regfile reads
system.cpu.int_regfile_writes                   17970                       # number of integer regfile writes
system.cpu.ipc                               0.105068                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.105068                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               768      3.07%      3.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 18679     74.65%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.02%     77.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.12%     77.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.54%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.62%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.19%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.87%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2709     10.83%     90.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1692      6.76%     97.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              54      0.22%     97.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      2.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  25022                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1301                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2585                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1263                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1455                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         302                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012069                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     224     74.17%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      3.64%     77.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.33%     78.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.66%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     34     11.26%     90.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      6.95%     97.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.66%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      2.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  23255                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              83910                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        22212                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             38550                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      27761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     25022                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                52                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        13518                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         36097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.693188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.651038                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               28683     79.46%     79.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1814      5.03%     84.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1371      3.80%     88.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1000      2.77%     91.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 960      2.66%     93.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 886      2.45%     96.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 720      1.99%     98.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 428      1.19%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 235      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           36097                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.328955                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                24                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2985                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2569                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   10368                       # number of misc regfile reads
system.cpu.numCycles                            76065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           22                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    3886                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2697                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               660                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1781                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    1048                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             58.843346                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     293                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 12                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              270                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts           12006                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               587                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        34136                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.454857                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.380528                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           29130     85.34%     85.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            1502      4.40%     89.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2             964      2.82%     92.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             948      2.78%     95.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4             532      1.56%     96.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             317      0.93%     97.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6             150      0.44%     98.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7             104      0.30%     98.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             489      1.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        34136                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                 7992                       # Number of instructions committed
system.cpu.commit.opsCommitted                  15527                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        3062                       # Number of memory references committed
system.cpu.commit.loads                          1477                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       1652                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1133                       # Number of committed floating point instructions.
system.cpu.commit.integer                       14787                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      1.80%      1.80% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        11670     75.16%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.03%     76.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.14%     77.12% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.87%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.61%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     78.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.30%     78.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      1.38%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         1431      9.22%     89.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1127      7.26%     96.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           46      0.30%     97.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          458      2.95%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        15527                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           489                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data         3486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             3486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         3486                       # number of overall hits
system.cpu.dcache.overall_hits::total            3486                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          366                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            366                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          366                       # number of overall misses
system.cpu.dcache.overall_misses::total           366                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     28897504                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     28897504                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     28897504                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     28897504                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         3852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         3852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3852                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.095016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.095016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.095016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.095016                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78954.928962                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78954.928962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78954.928962                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78954.928962                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1217                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.611111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          233                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          233                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          233                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     19347964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     19347964                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     19347964                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     19347964                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.060488                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060488                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.060488                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060488                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 83038.472103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 83038.472103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 83038.472103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83038.472103                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20211100                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20211100                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.115181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.115181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77437.164751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77437.164751                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10831730                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10831730                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.056929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056929                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 83966.899225                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83966.899225                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1481                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8686404                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8686404                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.066204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82727.657143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82727.657143                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      8516234                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8516234                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.065574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.065574                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81886.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81886.865385                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.384929                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               233                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.961373                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174720                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   125.384929                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.122446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.122446                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             15641                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            15641                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                    17976                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 12479                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4573                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                   460                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    609                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 1191                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  31234                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   862                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        2519                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        2146                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            74                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              18511                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          18356                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        3886                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               1353                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         15732                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           859                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                      2764                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   355                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              36097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.970247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.453423                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    30497     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      326      0.90%     85.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                      327      0.91%     86.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      470      1.30%     87.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                      350      0.97%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      314      0.87%     89.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                      261      0.72%     90.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      319      0.88%     91.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     3233      8.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                36097                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.051088                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.241320                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst         2170                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2170                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2170                       # number of overall hits
system.cpu.icache.overall_hits::total            2170                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          594                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            594                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          594                       # number of overall misses
system.cpu.icache.overall_misses::total           594                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     45249749                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45249749                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     45249749                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45249749                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2764                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2764                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2764                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.214906                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.214906                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.214906                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.214906                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76178.028620                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76178.028620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76178.028620                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76178.028620                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          523                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   104.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.icache.writebacks::total                15                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          130                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          130                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          130                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          464                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37259494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37259494                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37259494                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37259494                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.167873                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.167873                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.167873                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.167873                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80300.633621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80300.633621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80300.633621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80300.633621                       # average overall mshr miss latency
system.cpu.icache.replacements                     15                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2170                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2170                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          594                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           594                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     45249749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45249749                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.214906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.214906                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76178.028620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76178.028620                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37259494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37259494                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.167873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.167873                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80300.633621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80300.633621                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           221.879555                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                2633                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               463                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.686825                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             86905                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   221.879555                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.216679                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.216679                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              5991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             5991                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2915                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           193                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         190                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1508                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    984                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON     34609120                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    609                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    18373                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    4955                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      4593                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                  7533                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  30109                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     93                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7343                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               32421                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                       72731                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    42693                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1537                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 17231                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                    15184                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1692                       # count of insts added to the skid buffer
system.cpu.rob.reads                            61024                       # The number of ROB reads
system.cpu.rob.writes                           57047                       # The number of ROB writes
system.cpu.thread_0.numInsts                     7992                       # Number of Instructions committed
system.cpu.thread_0.numOps                      15527                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       455                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    5                       # number of demand (read+write) hits
system.l2.demand_hits::total                        8                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data                   5                       # number of overall hits
system.l2.overall_hits::total                       8                       # number of overall hits
system.l2.demand_misses::.cpu.inst                461                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                228                       # number of demand (read+write) misses
system.l2.demand_misses::total                    689                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               461                       # number of overall misses
system.l2.overall_misses::.cpu.data               228                       # number of overall misses
system.l2.overall_misses::total                   689                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36594740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     18975775                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         55570515                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36594740                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     18975775                       # number of overall miss cycles
system.l2.overall_miss_latency::total        55570515                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              464                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              233                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  697                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             464                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             233                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 697                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.978541                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.988522                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.978541                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.988522                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79381.214751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83227.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80653.867925                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79381.214751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83227.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80653.867925                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           228                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               689                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          228                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              689                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32311215                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     16848815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     49160030                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32311215                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     16848815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     49160030                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.978541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.988522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.978541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.988522                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70089.403471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73898.311404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71349.825835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70089.403471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73898.311404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71349.825835                       # average overall mshr miss latency
system.l2.replacements                              2                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           15                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               15                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           15                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           15                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             104                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 104                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8373365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8373365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80513.125000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80513.125000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7403465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7403465                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71187.163462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71187.163462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              461                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36594740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36594740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79381.214751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79381.214751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          461                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32311215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32311215                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993534                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70089.403471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70089.403471                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10602410                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10602410                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.961240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.961240                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85503.306452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85503.306452                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9445350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9445350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.961240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.961240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76172.177419                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76172.177419                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   352.308110                       # Cycle average of tags in use
system.l2.tags.total_refs                         718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.043605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       224.524206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       127.783904                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.006852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020935                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      3564                       # Number of tag accesses
system.l2.tags.data_accesses                     3564                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       460.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580270                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1333                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         688                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   688                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   44032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1272.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      34534045                       # Total gap between requests
system.mem_ctrls.avgGap                      50194.83                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        14592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 850642836.339092135429                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 421622971.055028259754                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          460                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          228                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13703415                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      7597865                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29790.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33323.97                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        14592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         44032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          460                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          228                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            688                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    850642836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    421622971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1272265807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    850642836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    850642836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    850642836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    421622971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1272265807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  688                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           89                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           25                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 8401280                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               3440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           21301280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12211.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30961.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 502                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            72.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   238.242775                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.264591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   269.799342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           71     41.04%     41.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           52     30.06%     71.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           16      9.25%     80.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           10      5.78%     86.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      2.89%     89.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            2      1.16%     90.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      2.89%     93.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.58%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           11      6.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          173                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 44032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1272.265807                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                9.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          763980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          379500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2606100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     15538770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       204960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      21951870                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   634.279924                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       408170                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     33160950                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          564060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          277035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2306220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     14940270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       708960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      21255105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   614.147514                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1736275                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     31832845                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::ReadExReq               104                       # Transaction distribution
system.membus.trans_dist::ReadExResp              104                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1376                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   44032                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               688                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     688    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 688                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy              990370                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3668975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           15                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              104                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             104                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           464                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          473                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1415                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        14912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  45504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              699                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002861                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053452                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    697     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      2      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                699                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     34609120                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             340795                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            631995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            318045                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
