0.7
2020.2
Mar  6 2025
19:11:57
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.sim/sim_1/behav/xsim/glbl.v,1744342096,verilog,,,,glbl,,uvm,,,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sim_1/new/testbench.sv,1744342958,systemVerilog,,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,tb,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/control.sv,1744314667,systemVerilog,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv,,control,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,1744336711,systemVerilog,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv,,,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/memory.sv,1744340888,systemVerilog,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,memory,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/pc.sv,1744318451,systemVerilog,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv,,ProgramCounter,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/reg.sv,1744342447,systemVerilog,,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sim_1/new/testbench.sv,/home/nfox/Documents/School/Computer Architecture/cse490-vivado/arch-project.srcs/sources_1/imports/cse490-project1/defines.sv,register,,uvm,../../../../arch-project.srcs/sources_1/imports/cse490-project1,READ=0;WRITE=1,,,,
