# Reading C:/altera/14.0/modelsim_ase/tcl/vsim/pref.tcl 
# do lights_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\14.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# 
# Top level modules:
# 	lights_testbench
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_irq_mapper
# 
# Top level modules:
# 	switchesqsys_irq_mapper
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_demux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_004
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_002_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(606): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(486): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(487): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/Camera.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Camera
# -- Compiling module Camera_testbench
# 
# Top level modules:
# 	Camera_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/CountUp.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CountUp
# -- Compiling module CountUpTestbench
# 
# Top level modules:
# 	CountUpTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/DFlipFlop.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/UserInput.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module UserInput
# 
# Top level modules:
# 	UserInput
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Percents.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Percents
# -- Compiling module PercentTestbench
# 
# Top level modules:
# 	PercentTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/streamCounter.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module streamCounter
# -- Compiling module streamCounter_testbench
# 
# Top level modules:
# 	streamCounter_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/startBitDetect.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module startBitDetect
# -- Compiling module startBitDetect_testbench
# 
# Top level modules:
# 	startBitDetect_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/ReadInBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ReadInBuffer
# -- Compiling module ReadInBuffer_testbench
# 
# Top level modules:
# 	ReadInBuffer_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module readOutBuffer
# -- Compiling module readOutBuffer_testbench
# 
# Top level modules:
# 	readOutBuffer_testbench
# 
vsim work.lights_testbench
# vsim work.lights_testbench 
# Loading work.lights_testbench
# Loading work.lights
# Loading work.ClockDivider
# Loading work.ClockMultiDivide
# Loading sv_std.std
# Loading work.CountUp
# Loading work.UserInput
# Loading work.DFlipFlop
# Loading work.Percents
# Loading work.Camera
# Loading work.startBitDetect
# Loading work.streamCounter
# Loading work.ReadInBuffer
# Loading work.readOutBuffer
# ** Error: (vsim-3033) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(217): Instantiation of 'switchesqsys' failed. The design unit was not found.
# 
#         Region: /lights_testbench/dut
#         Searched libraries:
#             C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/simulation/modelsim/rtl_work
# Error loading design
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
do lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# 
# Top level modules:
# 	lights_testbench
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_irq_mapper
# 
# Top level modules:
# 	switchesqsys_irq_mapper
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_demux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_004
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_002_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(606): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(486): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(487): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/Camera.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Camera
# -- Compiling module Camera_testbench
# 
# Top level modules:
# 	Camera_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/CountUp.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CountUp
# -- Compiling module CountUpTestbench
# 
# Top level modules:
# 	CountUpTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/DFlipFlop.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/UserInput.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module UserInput
# 
# Top level modules:
# 	UserInput
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Percents.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Percents
# -- Compiling module PercentTestbench
# 
# Top level modules:
# 	PercentTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/streamCounter.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module streamCounter
# -- Compiling module streamCounter_testbench
# 
# Top level modules:
# 	streamCounter_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/startBitDetect.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module startBitDetect
# -- Compiling module startBitDetect_testbench
# 
# Top level modules:
# 	startBitDetect_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/ReadInBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ReadInBuffer
# -- Compiling module ReadInBuffer_testbench
# 
# Top level modules:
# 	ReadInBuffer_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module readOutBuffer
# -- Compiling module readOutBuffer_testbench
# 
# Top level modules:
# 	readOutBuffer_testbench
# 
vsim work.lights_testbench
# vsim work.lights_testbench 
# Loading work.lights_testbench
# Loading work.lights
# Loading work.ClockDivider
# Loading work.ClockMultiDivide
# Loading sv_std.std
# Loading work.CountUp
# Loading work.UserInput
# Loading work.DFlipFlop
# Loading work.Percents
# Loading work.Camera
# Loading work.startBitDetect
# Loading work.streamCounter
# Loading work.ReadInBuffer
# Loading work.readOutBuffer
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX0'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX1'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX2'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX3'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX4'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'HEX5'".
# 
#         Region: /lights_testbench/dut
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'LEDG'".
# 
#         Region: /lights_testbench/dut
# ** Warning: (vsim-3017) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /lights_testbench/dut/dffload
# ** Warning: (vsim-3722) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Missing connection for port 'signal'.
# 
# Error loading design
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
do lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(98): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(99): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(101): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(104): Register is illegal in left-hand side of continuous assignment
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(105): Register is illegal in left-hand side of continuous assignment
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lights_run_msim_rtl_vhdl.do line 28
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5..."
do lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(287): (vlog-2110) Illegal reference to net "HEX0".
# 
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(288): (vlog-2110) Illegal reference to net "HEX1".
# 
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(289): (vlog-2110) Illegal reference to net "HEX2".
# 
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(290): (vlog-2110) Illegal reference to net "HEX3".
# 
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(291): (vlog-2110) Illegal reference to net "HEX4".
# 
# ** Error: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(292): (vlog-2110) Illegal reference to net "HEX5".
# 
# ** Error: C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./lights_run_msim_rtl_vhdl.do line 28
# C:/altera/14.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5..."
do lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# 
# Top level modules:
# 	lights_testbench
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_irq_mapper
# 
# Top level modules:
# 	switchesqsys_irq_mapper
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_demux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_004
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_002_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(606): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(486): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(487): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/Camera.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Camera
# -- Compiling module Camera_testbench
# 
# Top level modules:
# 	Camera_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/CountUp.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CountUp
# -- Compiling module CountUpTestbench
# 
# Top level modules:
# 	CountUpTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/DFlipFlop.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/UserInput.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module UserInput
# 
# Top level modules:
# 	UserInput
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Percents.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Percents
# -- Compiling module PercentTestbench
# 
# Top level modules:
# 	PercentTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/streamCounter.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module streamCounter
# -- Compiling module streamCounter_testbench
# 
# Top level modules:
# 	streamCounter_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/startBitDetect.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module startBitDetect
# -- Compiling module startBitDetect_testbench
# 
# Top level modules:
# 	startBitDetect_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/ReadInBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ReadInBuffer
# -- Compiling module ReadInBuffer_testbench
# 
# Top level modules:
# 	ReadInBuffer_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module readOutBuffer
# -- Compiling module readOutBuffer_testbench
# 
# Top level modules:
# 	readOutBuffer_testbench
# 
vsim work.lights_testbench
# vsim work.lights_testbench 
# Loading work.lights_testbench
# Loading work.lights
# Loading work.ClockDivider
# Loading work.ClockMultiDivide
# Loading sv_std.std
# Loading work.CountUp
# Loading work.UserInput
# Loading work.DFlipFlop
# Loading work.Percents
# Loading work.Camera
# Loading work.startBitDetect
# Loading work.streamCounter
# Loading work.ReadInBuffer
# Loading work.readOutBuffer
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'LEDG'".
# 
#         Region: /lights_testbench/dut
# ** Warning: (vsim-3017) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /lights_testbench/dut/dffload
# ** Warning: (vsim-3722) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Missing connection for port 'signal'.
# 
# Error loading design
# A time value could not be extracted from the current line
vsim work.lights_testbench
# vsim work.lights_testbench 
# Loading work.lights_testbench
# Loading work.lights
# Loading work.ClockDivider
# Loading work.ClockMultiDivide
# Loading sv_std.std
# Loading work.CountUp
# Loading work.UserInput
# Loading work.DFlipFlop
# Loading work.Percents
# Loading work.Camera
# Loading work.startBitDetect
# Loading work.streamCounter
# Loading work.ReadInBuffer
# Loading work.readOutBuffer
# ** Error: (vsim-3053) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(283): Illegal output or inout port connection for "port 'LEDG'".
# 
#         Region: /lights_testbench/dut
# ** Warning: (vsim-3017) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /lights_testbench/dut/dffload
# ** Warning: (vsim-3722) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Missing connection for port 'signal'.
# 
# Error loading design
do lights_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlib switchesqsys
# ** Warning: (vlib-34) Library already exists at "switchesqsys".
# 
# vmap switchesqsys switchesqsys
# Modifying modelsim.ini
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/switchesqsys.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys
# 
# Top level modules:
# 	switchesqsys
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_load.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_load
# 
# Top level modules:
# 	switchesqsys_load
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_outSignal.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_outSignal
# 
# Top level modules:
# 	switchesqsys_outSignal
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_readyToDownload.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_readyToDownload
# 
# Top level modules:
# 	switchesqsys_readyToDownload
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_jtag_uart.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_scfifo_w
# -- Compiling module switchesqsys_jtag_uart_sim_scfifo_r
# -- Compiling module switchesqsys_jtag_uart_scfifo_r
# -- Compiling module switchesqsys_jtag_uart
# 
# Top level modules:
# 	switchesqsys_jtag_uart
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_LEDs.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_LEDs
# 
# Top level modules:
# 	switchesqsys_LEDs
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_switches.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_switches
# 
# Top level modules:
# 	switchesqsys_switches
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_onchip_memory.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_onchip_memory
# 
# Top level modules:
# 	switchesqsys_onchip_memory
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_register_bank_a_module
# -- Compiling module switchesqsys_nios2_processor_register_bank_b_module
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_debug
# -- Compiling module switchesqsys_nios2_processor_ociram_sp_ram_module
# -- Compiling module switchesqsys_nios2_processor_nios2_ocimem
# -- Compiling module switchesqsys_nios2_processor_nios2_avalon_reg
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_break
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_xbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dbrk
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_itrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_td_mode
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_dtrace
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_compute_input_tm_cnt
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_wrptr_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo_cnt_inc
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_fifo
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_pib
# -- Compiling module switchesqsys_nios2_processor_nios2_oci_im
# -- Compiling module switchesqsys_nios2_processor_nios2_performance_monitors
# -- Compiling module switchesqsys_nios2_processor_nios2_oci
# -- Compiling module switchesqsys_nios2_processor
# 
# Top level modules:
# 	switchesqsys_nios2_processor_nios2_performance_monitors
# 	switchesqsys_nios2_processor
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_sysclk.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_sysclk
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_sysclk
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_tck.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_tck
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_tck
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_jtag_debug_module_wrapper.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_jtag_debug_module_wrapper
# 
# Top level modules:
# 	switchesqsys_nios2_processor_jtag_debug_module_wrapper
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_oci_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_oci_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_oci_test_bench
# vlog -vlog01compat -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_nios2_processor_test_bench.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_nios2_processor_test_bench
# 
# Top level modules:
# 	switchesqsys_nios2_processor_test_bench
# vlog -vlog01compat -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module lights
# -- Compiling module ClockMultiDivide
# -- Compiling module ClockDivider
# -- Compiling module lights_testbench
# 
# Top level modules:
# 	lights_testbench
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_irq_mapper.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_irq_mapper
# 
# Top level modules:
# 	switchesqsys_irq_mapper
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_rsp_demux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_mux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_cmd_demux
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_004_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_004
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_004
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_002_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_002
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_002
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_001_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router_001
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router_001
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/switchesqsys_mm_interconnect_0_router.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module switchesqsys_mm_interconnect_0_router_default_decode
# -- Compiling module switchesqsys_mm_interconnect_0_router
# 
# Top level modules:
# 	switchesqsys_mm_interconnect_0_router
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_agent
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(606): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(486): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(487): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# ** Warning: C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# 
# (randomization, coverage or assertion) detected in the design.
# 
# These features are only supported in Questasim.
# 
# 
# Top level modules:
# 	altera_merlin_slave_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# vlog -sv -work switchesqsys +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/nios_system/synthesis/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/output_files/Camera.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Camera
# -- Compiling module Camera_testbench
# 
# Top level modules:
# 	Camera_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/CountUp.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module CountUp
# -- Compiling module CountUpTestbench
# 
# Top level modules:
# 	CountUpTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/DFlipFlop.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module DFlipFlop
# 
# Top level modules:
# 	DFlipFlop
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/UserInput.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module UserInput
# 
# Top level modules:
# 	UserInput
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/Percents.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module Percents
# -- Compiling module PercentTestbench
# 
# Top level modules:
# 	PercentTestbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/streamCounter.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module streamCounter
# -- Compiling module streamCounter_testbench
# 
# Top level modules:
# 	streamCounter_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/startBitDetect.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module startBitDetect
# -- Compiling module startBitDetect_testbench
# 
# Top level modules:
# 	startBitDetect_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/ReadInBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module ReadInBuffer
# -- Compiling module ReadInBuffer_testbench
# 
# Top level modules:
# 	ReadInBuffer_testbench
# vlog -sv -work work +incdir+C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5 {C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/readOutBuffer.sv}
# Model Technology ModelSim ALTERA vlog 10.1e Compiler 2013.06 Jun 12 2013
# -- Compiling module readOutBuffer
# -- Compiling module readOutBuffer_testbench
# 
# Top level modules:
# 	readOutBuffer_testbench
# 
vsim work.lights_testbench
# vsim work.lights_testbench 
# Loading work.lights_testbench
# Loading work.lights
# Loading work.ClockDivider
# Loading work.ClockMultiDivide
# Loading sv_std.std
# Loading work.CountUp
# Loading work.UserInput
# Loading work.DFlipFlop
# Loading work.Percents
# Loading work.Camera
# Loading work.startBitDetect
# Loading work.streamCounter
# Loading work.ReadInBuffer
# Loading work.readOutBuffer
# ** Warning: (vsim-3017) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Too few port connections. Expected 5, found 4.
# 
#         Region: /lights_testbench/dut/dffload
# ** Warning: (vsim-3722) C:/Users/zachn/Documents/nightmares/ll11ll1lll1l1l_lab5/lights.v(136): [TFMPC] - Missing connection for port 'signal'.
# 
