verilog work "or_logic.v"
verilog work "and_logic.v"
verilog work "control.v"
