
lps_stm32f103RTC6_test1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2ec  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000036d8  0800c4d8  0800c4d8  0001c4d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fbb0  0800fbb0  00020268  2**0
                  CONTENTS
  4 .ARM          00000000  0800fbb0  0800fbb0  00020268  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800fbb0  0800fbb0  00020268  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fbb0  0800fbb0  0001fbb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800fbb4  0800fbb4  0001fbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000268  20000000  0800fbb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c14  20000268  0800fe20  00020268  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e7c  0800fe20  00020e7c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020268  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020291  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016423  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035df  00000000  00000000  000366f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015b0  00000000  00000000  00039cd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000010ae  00000000  00000000  0003b288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e498  00000000  00000000  0003c336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b67  00000000  00000000  0005a7ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f94f  00000000  00000000  00073335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007228  00000000  00000000  00112c84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  00119eac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000268 	.word	0x20000268
 8000204:	00000000 	.word	0x00000000
 8000208:	0800c4bc 	.word	0x0800c4bc

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000026c 	.word	0x2000026c
 8000224:	0800c4bc 	.word	0x0800c4bc

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2f>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba8:	bf24      	itt	cs
 8000baa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bae:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bb2:	d90d      	bls.n	8000bd0 <__aeabi_d2f+0x30>
 8000bb4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bbc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bc4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc8:	bf08      	it	eq
 8000bca:	f020 0001 	biceq.w	r0, r0, #1
 8000bce:	4770      	bx	lr
 8000bd0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bd4:	d121      	bne.n	8000c1a <__aeabi_d2f+0x7a>
 8000bd6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bda:	bfbc      	itt	lt
 8000bdc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	4770      	bxlt	lr
 8000be2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000be6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bea:	f1c2 0218 	rsb	r2, r2, #24
 8000bee:	f1c2 0c20 	rsb	ip, r2, #32
 8000bf2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bf6:	fa20 f002 	lsr.w	r0, r0, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	f040 0001 	orrne.w	r0, r0, #1
 8000c00:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c04:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c08:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c0c:	ea40 000c 	orr.w	r0, r0, ip
 8000c10:	fa23 f302 	lsr.w	r3, r3, r2
 8000c14:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c18:	e7cc      	b.n	8000bb4 <__aeabi_d2f+0x14>
 8000c1a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c1e:	d107      	bne.n	8000c30 <__aeabi_d2f+0x90>
 8000c20:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c24:	bf1e      	ittt	ne
 8000c26:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c2a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c2e:	4770      	bxne	lr
 8000c30:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c34:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c38:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop

08000c40 <__aeabi_frsub>:
 8000c40:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c44:	e002      	b.n	8000c4c <__addsf3>
 8000c46:	bf00      	nop

08000c48 <__aeabi_fsub>:
 8000c48:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c4c <__addsf3>:
 8000c4c:	0042      	lsls	r2, r0, #1
 8000c4e:	bf1f      	itttt	ne
 8000c50:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c54:	ea92 0f03 	teqne	r2, r3
 8000c58:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c5c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c60:	d06a      	beq.n	8000d38 <__addsf3+0xec>
 8000c62:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c66:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c6a:	bfc1      	itttt	gt
 8000c6c:	18d2      	addgt	r2, r2, r3
 8000c6e:	4041      	eorgt	r1, r0
 8000c70:	4048      	eorgt	r0, r1
 8000c72:	4041      	eorgt	r1, r0
 8000c74:	bfb8      	it	lt
 8000c76:	425b      	neglt	r3, r3
 8000c78:	2b19      	cmp	r3, #25
 8000c7a:	bf88      	it	hi
 8000c7c:	4770      	bxhi	lr
 8000c7e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c8a:	bf18      	it	ne
 8000c8c:	4240      	negne	r0, r0
 8000c8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c92:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c96:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c9a:	bf18      	it	ne
 8000c9c:	4249      	negne	r1, r1
 8000c9e:	ea92 0f03 	teq	r2, r3
 8000ca2:	d03f      	beq.n	8000d24 <__addsf3+0xd8>
 8000ca4:	f1a2 0201 	sub.w	r2, r2, #1
 8000ca8:	fa41 fc03 	asr.w	ip, r1, r3
 8000cac:	eb10 000c 	adds.w	r0, r0, ip
 8000cb0:	f1c3 0320 	rsb	r3, r3, #32
 8000cb4:	fa01 f103 	lsl.w	r1, r1, r3
 8000cb8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbc:	d502      	bpl.n	8000cc4 <__addsf3+0x78>
 8000cbe:	4249      	negs	r1, r1
 8000cc0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000cc4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000cc8:	d313      	bcc.n	8000cf2 <__addsf3+0xa6>
 8000cca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000cce:	d306      	bcc.n	8000cde <__addsf3+0x92>
 8000cd0:	0840      	lsrs	r0, r0, #1
 8000cd2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cd6:	f102 0201 	add.w	r2, r2, #1
 8000cda:	2afe      	cmp	r2, #254	; 0xfe
 8000cdc:	d251      	bcs.n	8000d82 <__addsf3+0x136>
 8000cde:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	ea40 0003 	orr.w	r0, r0, r3
 8000cf0:	4770      	bx	lr
 8000cf2:	0049      	lsls	r1, r1, #1
 8000cf4:	eb40 0000 	adc.w	r0, r0, r0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	bf28      	it	cs
 8000cfc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000d00:	d2ed      	bcs.n	8000cde <__addsf3+0x92>
 8000d02:	fab0 fc80 	clz	ip, r0
 8000d06:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d0a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d0e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d12:	bfaa      	itet	ge
 8000d14:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d18:	4252      	neglt	r2, r2
 8000d1a:	4318      	orrge	r0, r3
 8000d1c:	bfbc      	itt	lt
 8000d1e:	40d0      	lsrlt	r0, r2
 8000d20:	4318      	orrlt	r0, r3
 8000d22:	4770      	bx	lr
 8000d24:	f092 0f00 	teq	r2, #0
 8000d28:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d2c:	bf06      	itte	eq
 8000d2e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d32:	3201      	addeq	r2, #1
 8000d34:	3b01      	subne	r3, #1
 8000d36:	e7b5      	b.n	8000ca4 <__addsf3+0x58>
 8000d38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d40:	bf18      	it	ne
 8000d42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d46:	d021      	beq.n	8000d8c <__addsf3+0x140>
 8000d48:	ea92 0f03 	teq	r2, r3
 8000d4c:	d004      	beq.n	8000d58 <__addsf3+0x10c>
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	bf08      	it	eq
 8000d54:	4608      	moveq	r0, r1
 8000d56:	4770      	bx	lr
 8000d58:	ea90 0f01 	teq	r0, r1
 8000d5c:	bf1c      	itt	ne
 8000d5e:	2000      	movne	r0, #0
 8000d60:	4770      	bxne	lr
 8000d62:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d66:	d104      	bne.n	8000d72 <__addsf3+0x126>
 8000d68:	0040      	lsls	r0, r0, #1
 8000d6a:	bf28      	it	cs
 8000d6c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d70:	4770      	bx	lr
 8000d72:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d76:	bf3c      	itt	cc
 8000d78:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d7c:	4770      	bxcc	lr
 8000d7e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d82:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d86:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d8a:	4770      	bx	lr
 8000d8c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d90:	bf16      	itet	ne
 8000d92:	4608      	movne	r0, r1
 8000d94:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d98:	4601      	movne	r1, r0
 8000d9a:	0242      	lsls	r2, r0, #9
 8000d9c:	bf06      	itte	eq
 8000d9e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000da2:	ea90 0f01 	teqeq	r0, r1
 8000da6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000daa:	4770      	bx	lr

08000dac <__aeabi_ui2f>:
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e004      	b.n	8000dbc <__aeabi_i2f+0x8>
 8000db2:	bf00      	nop

08000db4 <__aeabi_i2f>:
 8000db4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000db8:	bf48      	it	mi
 8000dba:	4240      	negmi	r0, r0
 8000dbc:	ea5f 0c00 	movs.w	ip, r0
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000dc8:	4601      	mov	r1, r0
 8000dca:	f04f 0000 	mov.w	r0, #0
 8000dce:	e01c      	b.n	8000e0a <__aeabi_l2f+0x2a>

08000dd0 <__aeabi_ul2f>:
 8000dd0:	ea50 0201 	orrs.w	r2, r0, r1
 8000dd4:	bf08      	it	eq
 8000dd6:	4770      	bxeq	lr
 8000dd8:	f04f 0300 	mov.w	r3, #0
 8000ddc:	e00a      	b.n	8000df4 <__aeabi_l2f+0x14>
 8000dde:	bf00      	nop

08000de0 <__aeabi_l2f>:
 8000de0:	ea50 0201 	orrs.w	r2, r0, r1
 8000de4:	bf08      	it	eq
 8000de6:	4770      	bxeq	lr
 8000de8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dec:	d502      	bpl.n	8000df4 <__aeabi_l2f+0x14>
 8000dee:	4240      	negs	r0, r0
 8000df0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000df4:	ea5f 0c01 	movs.w	ip, r1
 8000df8:	bf02      	ittt	eq
 8000dfa:	4684      	moveq	ip, r0
 8000dfc:	4601      	moveq	r1, r0
 8000dfe:	2000      	moveq	r0, #0
 8000e00:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000e04:	bf08      	it	eq
 8000e06:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000e0a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000e0e:	fabc f28c 	clz	r2, ip
 8000e12:	3a08      	subs	r2, #8
 8000e14:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e18:	db10      	blt.n	8000e3c <__aeabi_l2f+0x5c>
 8000e1a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e1e:	4463      	add	r3, ip
 8000e20:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e24:	f1c2 0220 	rsb	r2, r2, #32
 8000e28:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e2c:	fa20 f202 	lsr.w	r2, r0, r2
 8000e30:	eb43 0002 	adc.w	r0, r3, r2
 8000e34:	bf08      	it	eq
 8000e36:	f020 0001 	biceq.w	r0, r0, #1
 8000e3a:	4770      	bx	lr
 8000e3c:	f102 0220 	add.w	r2, r2, #32
 8000e40:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e44:	f1c2 0220 	rsb	r2, r2, #32
 8000e48:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e4c:	fa21 f202 	lsr.w	r2, r1, r2
 8000e50:	eb43 0002 	adc.w	r0, r3, r2
 8000e54:	bf08      	it	eq
 8000e56:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5a:	4770      	bx	lr

08000e5c <__aeabi_fmul>:
 8000e5c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e60:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e64:	bf1e      	ittt	ne
 8000e66:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e6a:	ea92 0f0c 	teqne	r2, ip
 8000e6e:	ea93 0f0c 	teqne	r3, ip
 8000e72:	d06f      	beq.n	8000f54 <__aeabi_fmul+0xf8>
 8000e74:	441a      	add	r2, r3
 8000e76:	ea80 0c01 	eor.w	ip, r0, r1
 8000e7a:	0240      	lsls	r0, r0, #9
 8000e7c:	bf18      	it	ne
 8000e7e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e82:	d01e      	beq.n	8000ec2 <__aeabi_fmul+0x66>
 8000e84:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e88:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e8c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e90:	fba0 3101 	umull	r3, r1, r0, r1
 8000e94:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e98:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e9c:	bf3e      	ittt	cc
 8000e9e:	0049      	lslcc	r1, r1, #1
 8000ea0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000ea4:	005b      	lslcc	r3, r3, #1
 8000ea6:	ea40 0001 	orr.w	r0, r0, r1
 8000eaa:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000eae:	2afd      	cmp	r2, #253	; 0xfd
 8000eb0:	d81d      	bhi.n	8000eee <__aeabi_fmul+0x92>
 8000eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000eb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eba:	bf08      	it	eq
 8000ebc:	f020 0001 	biceq.w	r0, r0, #1
 8000ec0:	4770      	bx	lr
 8000ec2:	f090 0f00 	teq	r0, #0
 8000ec6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000eca:	bf08      	it	eq
 8000ecc:	0249      	lsleq	r1, r1, #9
 8000ece:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ed2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ed6:	3a7f      	subs	r2, #127	; 0x7f
 8000ed8:	bfc2      	ittt	gt
 8000eda:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ede:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee2:	4770      	bxgt	lr
 8000ee4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	3a01      	subs	r2, #1
 8000eee:	dc5d      	bgt.n	8000fac <__aeabi_fmul+0x150>
 8000ef0:	f112 0f19 	cmn.w	r2, #25
 8000ef4:	bfdc      	itt	le
 8000ef6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000efa:	4770      	bxle	lr
 8000efc:	f1c2 0200 	rsb	r2, r2, #0
 8000f00:	0041      	lsls	r1, r0, #1
 8000f02:	fa21 f102 	lsr.w	r1, r1, r2
 8000f06:	f1c2 0220 	rsb	r2, r2, #32
 8000f0a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f0e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000f12:	f140 0000 	adc.w	r0, r0, #0
 8000f16:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000f1a:	bf08      	it	eq
 8000f1c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000f20:	4770      	bx	lr
 8000f22:	f092 0f00 	teq	r2, #0
 8000f26:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f2a:	bf02      	ittt	eq
 8000f2c:	0040      	lsleq	r0, r0, #1
 8000f2e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f32:	3a01      	subeq	r2, #1
 8000f34:	d0f9      	beq.n	8000f2a <__aeabi_fmul+0xce>
 8000f36:	ea40 000c 	orr.w	r0, r0, ip
 8000f3a:	f093 0f00 	teq	r3, #0
 8000f3e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f42:	bf02      	ittt	eq
 8000f44:	0049      	lsleq	r1, r1, #1
 8000f46:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f4a:	3b01      	subeq	r3, #1
 8000f4c:	d0f9      	beq.n	8000f42 <__aeabi_fmul+0xe6>
 8000f4e:	ea41 010c 	orr.w	r1, r1, ip
 8000f52:	e78f      	b.n	8000e74 <__aeabi_fmul+0x18>
 8000f54:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f58:	ea92 0f0c 	teq	r2, ip
 8000f5c:	bf18      	it	ne
 8000f5e:	ea93 0f0c 	teqne	r3, ip
 8000f62:	d00a      	beq.n	8000f7a <__aeabi_fmul+0x11e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1d8      	bne.n	8000f22 <__aeabi_fmul+0xc6>
 8000f70:	ea80 0001 	eor.w	r0, r0, r1
 8000f74:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f78:	4770      	bx	lr
 8000f7a:	f090 0f00 	teq	r0, #0
 8000f7e:	bf17      	itett	ne
 8000f80:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f84:	4608      	moveq	r0, r1
 8000f86:	f091 0f00 	teqne	r1, #0
 8000f8a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f8e:	d014      	beq.n	8000fba <__aeabi_fmul+0x15e>
 8000f90:	ea92 0f0c 	teq	r2, ip
 8000f94:	d101      	bne.n	8000f9a <__aeabi_fmul+0x13e>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d10f      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000f9a:	ea93 0f0c 	teq	r3, ip
 8000f9e:	d103      	bne.n	8000fa8 <__aeabi_fmul+0x14c>
 8000fa0:	024b      	lsls	r3, r1, #9
 8000fa2:	bf18      	it	ne
 8000fa4:	4608      	movne	r0, r1
 8000fa6:	d108      	bne.n	8000fba <__aeabi_fmul+0x15e>
 8000fa8:	ea80 0001 	eor.w	r0, r0, r1
 8000fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000fb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb8:	4770      	bx	lr
 8000fba:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000fbe:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000fc2:	4770      	bx	lr

08000fc4 <__aeabi_fdiv>:
 8000fc4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fc8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fcc:	bf1e      	ittt	ne
 8000fce:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fd2:	ea92 0f0c 	teqne	r2, ip
 8000fd6:	ea93 0f0c 	teqne	r3, ip
 8000fda:	d069      	beq.n	80010b0 <__aeabi_fdiv+0xec>
 8000fdc:	eba2 0203 	sub.w	r2, r2, r3
 8000fe0:	ea80 0c01 	eor.w	ip, r0, r1
 8000fe4:	0249      	lsls	r1, r1, #9
 8000fe6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fea:	d037      	beq.n	800105c <__aeabi_fdiv+0x98>
 8000fec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ff0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ff4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ff8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ffc:	428b      	cmp	r3, r1
 8000ffe:	bf38      	it	cc
 8001000:	005b      	lslcc	r3, r3, #1
 8001002:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8001006:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800100a:	428b      	cmp	r3, r1
 800100c:	bf24      	itt	cs
 800100e:	1a5b      	subcs	r3, r3, r1
 8001010:	ea40 000c 	orrcs.w	r0, r0, ip
 8001014:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8001018:	bf24      	itt	cs
 800101a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800101e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8001022:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001026:	bf24      	itt	cs
 8001028:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800102c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001030:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001034:	bf24      	itt	cs
 8001036:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800103a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800103e:	011b      	lsls	r3, r3, #4
 8001040:	bf18      	it	ne
 8001042:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001046:	d1e0      	bne.n	800100a <__aeabi_fdiv+0x46>
 8001048:	2afd      	cmp	r2, #253	; 0xfd
 800104a:	f63f af50 	bhi.w	8000eee <__aeabi_fmul+0x92>
 800104e:	428b      	cmp	r3, r1
 8001050:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001054:	bf08      	it	eq
 8001056:	f020 0001 	biceq.w	r0, r0, #1
 800105a:	4770      	bx	lr
 800105c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001060:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001064:	327f      	adds	r2, #127	; 0x7f
 8001066:	bfc2      	ittt	gt
 8001068:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800106c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001070:	4770      	bxgt	lr
 8001072:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001076:	f04f 0300 	mov.w	r3, #0
 800107a:	3a01      	subs	r2, #1
 800107c:	e737      	b.n	8000eee <__aeabi_fmul+0x92>
 800107e:	f092 0f00 	teq	r2, #0
 8001082:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001086:	bf02      	ittt	eq
 8001088:	0040      	lsleq	r0, r0, #1
 800108a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800108e:	3a01      	subeq	r2, #1
 8001090:	d0f9      	beq.n	8001086 <__aeabi_fdiv+0xc2>
 8001092:	ea40 000c 	orr.w	r0, r0, ip
 8001096:	f093 0f00 	teq	r3, #0
 800109a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800109e:	bf02      	ittt	eq
 80010a0:	0049      	lsleq	r1, r1, #1
 80010a2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80010a6:	3b01      	subeq	r3, #1
 80010a8:	d0f9      	beq.n	800109e <__aeabi_fdiv+0xda>
 80010aa:	ea41 010c 	orr.w	r1, r1, ip
 80010ae:	e795      	b.n	8000fdc <__aeabi_fdiv+0x18>
 80010b0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80010b4:	ea92 0f0c 	teq	r2, ip
 80010b8:	d108      	bne.n	80010cc <__aeabi_fdiv+0x108>
 80010ba:	0242      	lsls	r2, r0, #9
 80010bc:	f47f af7d 	bne.w	8000fba <__aeabi_fmul+0x15e>
 80010c0:	ea93 0f0c 	teq	r3, ip
 80010c4:	f47f af70 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010c8:	4608      	mov	r0, r1
 80010ca:	e776      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010cc:	ea93 0f0c 	teq	r3, ip
 80010d0:	d104      	bne.n	80010dc <__aeabi_fdiv+0x118>
 80010d2:	024b      	lsls	r3, r1, #9
 80010d4:	f43f af4c 	beq.w	8000f70 <__aeabi_fmul+0x114>
 80010d8:	4608      	mov	r0, r1
 80010da:	e76e      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010dc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010e0:	bf18      	it	ne
 80010e2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010e6:	d1ca      	bne.n	800107e <__aeabi_fdiv+0xba>
 80010e8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010ec:	f47f af5c 	bne.w	8000fa8 <__aeabi_fmul+0x14c>
 80010f0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010f4:	f47f af3c 	bne.w	8000f70 <__aeabi_fmul+0x114>
 80010f8:	e75f      	b.n	8000fba <__aeabi_fmul+0x15e>
 80010fa:	bf00      	nop

080010fc <__gesf2>:
 80010fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001100:	e006      	b.n	8001110 <__cmpsf2+0x4>
 8001102:	bf00      	nop

08001104 <__lesf2>:
 8001104:	f04f 0c01 	mov.w	ip, #1
 8001108:	e002      	b.n	8001110 <__cmpsf2+0x4>
 800110a:	bf00      	nop

0800110c <__cmpsf2>:
 800110c:	f04f 0c01 	mov.w	ip, #1
 8001110:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001114:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001118:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800111c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001120:	bf18      	it	ne
 8001122:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001126:	d011      	beq.n	800114c <__cmpsf2+0x40>
 8001128:	b001      	add	sp, #4
 800112a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800112e:	bf18      	it	ne
 8001130:	ea90 0f01 	teqne	r0, r1
 8001134:	bf58      	it	pl
 8001136:	ebb2 0003 	subspl.w	r0, r2, r3
 800113a:	bf88      	it	hi
 800113c:	17c8      	asrhi	r0, r1, #31
 800113e:	bf38      	it	cc
 8001140:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001144:	bf18      	it	ne
 8001146:	f040 0001 	orrne.w	r0, r0, #1
 800114a:	4770      	bx	lr
 800114c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001150:	d102      	bne.n	8001158 <__cmpsf2+0x4c>
 8001152:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001156:	d105      	bne.n	8001164 <__cmpsf2+0x58>
 8001158:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800115c:	d1e4      	bne.n	8001128 <__cmpsf2+0x1c>
 800115e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001162:	d0e1      	beq.n	8001128 <__cmpsf2+0x1c>
 8001164:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop

0800116c <__aeabi_cfrcmple>:
 800116c:	4684      	mov	ip, r0
 800116e:	4608      	mov	r0, r1
 8001170:	4661      	mov	r1, ip
 8001172:	e7ff      	b.n	8001174 <__aeabi_cfcmpeq>

08001174 <__aeabi_cfcmpeq>:
 8001174:	b50f      	push	{r0, r1, r2, r3, lr}
 8001176:	f7ff ffc9 	bl	800110c <__cmpsf2>
 800117a:	2800      	cmp	r0, #0
 800117c:	bf48      	it	mi
 800117e:	f110 0f00 	cmnmi.w	r0, #0
 8001182:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001184 <__aeabi_fcmpeq>:
 8001184:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001188:	f7ff fff4 	bl	8001174 <__aeabi_cfcmpeq>
 800118c:	bf0c      	ite	eq
 800118e:	2001      	moveq	r0, #1
 8001190:	2000      	movne	r0, #0
 8001192:	f85d fb08 	ldr.w	pc, [sp], #8
 8001196:	bf00      	nop

08001198 <__aeabi_fcmplt>:
 8001198:	f84d ed08 	str.w	lr, [sp, #-8]!
 800119c:	f7ff ffea 	bl	8001174 <__aeabi_cfcmpeq>
 80011a0:	bf34      	ite	cc
 80011a2:	2001      	movcc	r0, #1
 80011a4:	2000      	movcs	r0, #0
 80011a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011aa:	bf00      	nop

080011ac <__aeabi_fcmple>:
 80011ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b0:	f7ff ffe0 	bl	8001174 <__aeabi_cfcmpeq>
 80011b4:	bf94      	ite	ls
 80011b6:	2001      	movls	r0, #1
 80011b8:	2000      	movhi	r0, #0
 80011ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80011be:	bf00      	nop

080011c0 <__aeabi_fcmpge>:
 80011c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011c4:	f7ff ffd2 	bl	800116c <__aeabi_cfrcmple>
 80011c8:	bf94      	ite	ls
 80011ca:	2001      	movls	r0, #1
 80011cc:	2000      	movhi	r0, #0
 80011ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80011d2:	bf00      	nop

080011d4 <__aeabi_fcmpgt>:
 80011d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011d8:	f7ff ffc8 	bl	800116c <__aeabi_cfrcmple>
 80011dc:	bf34      	ite	cc
 80011de:	2001      	movcc	r0, #1
 80011e0:	2000      	movcs	r0, #0
 80011e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011e6:	bf00      	nop

080011e8 <__aeabi_f2iz>:
 80011e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011ec:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011f0:	d30f      	bcc.n	8001212 <__aeabi_f2iz+0x2a>
 80011f2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011f6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011fa:	d90d      	bls.n	8001218 <__aeabi_f2iz+0x30>
 80011fc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001200:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001204:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001208:	fa23 f002 	lsr.w	r0, r3, r2
 800120c:	bf18      	it	ne
 800120e:	4240      	negne	r0, r0
 8001210:	4770      	bx	lr
 8001212:	f04f 0000 	mov.w	r0, #0
 8001216:	4770      	bx	lr
 8001218:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800121c:	d101      	bne.n	8001222 <__aeabi_f2iz+0x3a>
 800121e:	0242      	lsls	r2, r0, #9
 8001220:	d105      	bne.n	800122e <__aeabi_f2iz+0x46>
 8001222:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001226:	bf08      	it	eq
 8001228:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800122c:	4770      	bx	lr
 800122e:	f04f 0000 	mov.w	r0, #0
 8001232:	4770      	bx	lr

08001234 <__aeabi_d2lz>:
 8001234:	b538      	push	{r3, r4, r5, lr}
 8001236:	4605      	mov	r5, r0
 8001238:	460c      	mov	r4, r1
 800123a:	2200      	movs	r2, #0
 800123c:	2300      	movs	r3, #0
 800123e:	4628      	mov	r0, r5
 8001240:	4621      	mov	r1, r4
 8001242:	f7ff fc27 	bl	8000a94 <__aeabi_dcmplt>
 8001246:	b928      	cbnz	r0, 8001254 <__aeabi_d2lz+0x20>
 8001248:	4628      	mov	r0, r5
 800124a:	4621      	mov	r1, r4
 800124c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001250:	f000 b80a 	b.w	8001268 <__aeabi_d2ulz>
 8001254:	4628      	mov	r0, r5
 8001256:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800125a:	f000 f805 	bl	8001268 <__aeabi_d2ulz>
 800125e:	4240      	negs	r0, r0
 8001260:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001264:	bd38      	pop	{r3, r4, r5, pc}
 8001266:	bf00      	nop

08001268 <__aeabi_d2ulz>:
 8001268:	b5d0      	push	{r4, r6, r7, lr}
 800126a:	2200      	movs	r2, #0
 800126c:	4b0b      	ldr	r3, [pc, #44]	; (800129c <__aeabi_d2ulz+0x34>)
 800126e:	4606      	mov	r6, r0
 8001270:	460f      	mov	r7, r1
 8001272:	f7ff f99d 	bl	80005b0 <__aeabi_dmul>
 8001276:	f7ff fc73 	bl	8000b60 <__aeabi_d2uiz>
 800127a:	4604      	mov	r4, r0
 800127c:	f7ff f91e 	bl	80004bc <__aeabi_ui2d>
 8001280:	2200      	movs	r2, #0
 8001282:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <__aeabi_d2ulz+0x38>)
 8001284:	f7ff f994 	bl	80005b0 <__aeabi_dmul>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4630      	mov	r0, r6
 800128e:	4639      	mov	r1, r7
 8001290:	f7fe ffd6 	bl	8000240 <__aeabi_dsub>
 8001294:	f7ff fc64 	bl	8000b60 <__aeabi_d2uiz>
 8001298:	4621      	mov	r1, r4
 800129a:	bdd0      	pop	{r4, r6, r7, pc}
 800129c:	3df00000 	.word	0x3df00000
 80012a0:	41f00000 	.word	0x41f00000

080012a4 <at42qt1070_init>:

#define AT42QT1070_ADDR (0x1B<<1)

void
at42qt1070_init (void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  // reset device by writing non-zero value to register 0x39
  at42qt1070_write8 (RESET_REG, 0xff);
 80012a8:	21ff      	movs	r1, #255	; 0xff
 80012aa:	2039      	movs	r0, #57	; 0x39
 80012ac:	f000 f88e 	bl	80013cc <at42qt1070_write8>
  HAL_Delay(300);  // Shorter than this I see errors
 80012b0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80012b4:	f003 f9e4 	bl	8004680 <HAL_Delay>

  at42qt1070_AKS_clear(3);
 80012b8:	2003      	movs	r0, #3
 80012ba:	f000 f819 	bl	80012f0 <at42qt1070_AKS_clear>
  at42qt1070_AKS_clear(4);
 80012be:	2004      	movs	r0, #4
 80012c0:	f000 f816 	bl	80012f0 <at42qt1070_AKS_clear>
  at42qt1070_AKS_clear(5);
 80012c4:	2005      	movs	r0, #5
 80012c6:	f000 f813 	bl	80012f0 <at42qt1070_AKS_clear>
  at42qt1070_AKS_clear(6);
 80012ca:	2006      	movs	r0, #6
 80012cc:	f000 f810 	bl	80012f0 <at42qt1070_AKS_clear>
  at42qt1070_AKS_clear(7);
 80012d0:	2007      	movs	r0, #7
 80012d2:	f000 f80d 	bl	80012f0 <at42qt1070_AKS_clear>

  at42qt1070_write8 (CALIBRATE_REG, 0xff);
 80012d6:	21ff      	movs	r1, #255	; 0xff
 80012d8:	2038      	movs	r0, #56	; 0x38
 80012da:	f000 f877 	bl	80013cc <at42qt1070_write8>
  HAL_Delay(100);  // 100millisec delay 
 80012de:	2064      	movs	r0, #100	; 0x64
 80012e0:	f003 f9ce 	bl	8004680 <HAL_Delay>
  at42qt1070_det_status ();     // clear any stale status 
 80012e4:	f000 f8ae 	bl	8001444 <at42qt1070_det_status>
  at42qt1070_key_status ();     // clear any stale status
 80012e8:	f000 f8b4 	bl	8001454 <at42qt1070_key_status>
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <at42qt1070_AKS_clear>:
}

// Used to disable unused inputs
int
at42qt1070_AKS_clear(uint8_t aks_reg)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af02      	add	r7, sp, #8
 80012f6:	4603      	mov	r3, r0
 80012f8:	71fb      	strb	r3, [r7, #7]
  int ret=0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	60fb      	str	r3, [r7, #12]

  ret = at42qt1070_write8 (AKS_BASE_REG+aks_reg, 0);
 80012fe:	79fb      	ldrb	r3, [r7, #7]
 8001300:	3327      	adds	r3, #39	; 0x27
 8001302:	b2db      	uxtb	r3, r3
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f000 f860 	bl	80013cc <at42qt1070_write8>
 800130c:	60f8      	str	r0, [r7, #12]
	if ( ret != 0 ) {
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00a      	beq.n	800132a <at42qt1070_AKS_clear+0x3a>
      printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__, ret);
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	9300      	str	r3, [sp, #0]
 8001318:	233d      	movs	r3, #61	; 0x3d
 800131a:	4a06      	ldr	r2, [pc, #24]	; (8001334 <at42qt1070_AKS_clear+0x44>)
 800131c:	4906      	ldr	r1, [pc, #24]	; (8001338 <at42qt1070_AKS_clear+0x48>)
 800131e:	4807      	ldr	r0, [pc, #28]	; (800133c <at42qt1070_AKS_clear+0x4c>)
 8001320:	f007 fb68 	bl	80089f4 <iprintf>
      return -1;
 8001324:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001328:	e000      	b.n	800132c <at42qt1070_AKS_clear+0x3c>
	} 
  return 0;
 800132a:	2300      	movs	r3, #0
}
 800132c:	4618      	mov	r0, r3
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	0800ca5c 	.word	0x0800ca5c
 8001338:	0800c4d8 	.word	0x0800c4d8
 800133c:	0800c4f4 	.word	0x0800c4f4

08001340 <at42qt1070_read8>:

uint8_t
at42qt1070_read8 (uint8_t reg_addr)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af02      	add	r7, sp, #8
 8001346:	4603      	mov	r3, r0
 8001348:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef ret = HAL_OK; 
 800134a:	2300      	movs	r3, #0
 800134c:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[10];

  buf[0] = reg_addr;
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	733b      	strb	r3, [r7, #12]
	ret = HAL_I2C_Master_Transmit(&hi2c1, AT42QT1070_ADDR, buf, 1, 100); // HAL_MAX_DELAY);
 8001352:	f107 020c 	add.w	r2, r7, #12
 8001356:	2364      	movs	r3, #100	; 0x64
 8001358:	9300      	str	r3, [sp, #0]
 800135a:	2301      	movs	r3, #1
 800135c:	2136      	movs	r1, #54	; 0x36
 800135e:	4817      	ldr	r0, [pc, #92]	; (80013bc <at42qt1070_read8+0x7c>)
 8001360:	f004 fa20 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8001364:	4603      	mov	r3, r0
 8001366:	75fb      	strb	r3, [r7, #23]
	if ( ret != HAL_OK ) {  
 8001368:	7dfb      	ldrb	r3, [r7, #23]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d008      	beq.n	8001380 <at42qt1070_read8+0x40>
      printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__, ret);
 800136e:	7dfb      	ldrb	r3, [r7, #23]
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	234c      	movs	r3, #76	; 0x4c
 8001374:	4a12      	ldr	r2, [pc, #72]	; (80013c0 <at42qt1070_read8+0x80>)
 8001376:	4913      	ldr	r1, [pc, #76]	; (80013c4 <at42qt1070_read8+0x84>)
 8001378:	4813      	ldr	r0, [pc, #76]	; (80013c8 <at42qt1070_read8+0x88>)
 800137a:	f007 fb3b 	bl	80089f4 <iprintf>
 800137e:	e018      	b.n	80013b2 <at42qt1070_read8+0x72>
  } else {
	      ret = HAL_I2C_Master_Receive(&hi2c1, AT42QT1070_ADDR, buf, 1, 100); //HAL_MAX_DELAY);
 8001380:	f107 020c 	add.w	r2, r7, #12
 8001384:	2364      	movs	r3, #100	; 0x64
 8001386:	9300      	str	r3, [sp, #0]
 8001388:	2301      	movs	r3, #1
 800138a:	2136      	movs	r1, #54	; 0x36
 800138c:	480b      	ldr	r0, [pc, #44]	; (80013bc <at42qt1070_read8+0x7c>)
 800138e:	f004 fb07 	bl	80059a0 <HAL_I2C_Master_Receive>
 8001392:	4603      	mov	r3, r0
 8001394:	75fb      	strb	r3, [r7, #23]
	      if ( ret != HAL_OK ) {
 8001396:	7dfb      	ldrb	r3, [r7, #23]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d008      	beq.n	80013ae <at42qt1070_read8+0x6e>
          printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__, ret);
 800139c:	7dfb      	ldrb	r3, [r7, #23]
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2350      	movs	r3, #80	; 0x50
 80013a2:	4a07      	ldr	r2, [pc, #28]	; (80013c0 <at42qt1070_read8+0x80>)
 80013a4:	4907      	ldr	r1, [pc, #28]	; (80013c4 <at42qt1070_read8+0x84>)
 80013a6:	4808      	ldr	r0, [pc, #32]	; (80013c8 <at42qt1070_read8+0x88>)
 80013a8:	f007 fb24 	bl	80089f4 <iprintf>
 80013ac:	e001      	b.n	80013b2 <at42qt1070_read8+0x72>
	      } else {
//          printf("%s %s(%d) pass 0x%02X\r\n",__FILE__,__func__,__LINE__, buf[0]);
          return buf[0];
 80013ae:	7b3b      	ldrb	r3, [r7, #12]
 80013b0:	e000      	b.n	80013b4 <at42qt1070_read8+0x74>
        }
      }
  return 0;
 80013b2:	2300      	movs	r3, #0
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	200002b4 	.word	0x200002b4
 80013c0:	0800ca74 	.word	0x0800ca74
 80013c4:	0800c4d8 	.word	0x0800c4d8
 80013c8:	0800c4f4 	.word	0x0800c4f4

080013cc <at42qt1070_write8>:

int
at42qt1070_write8 (uint8_t reg, uint8_t val8)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b088      	sub	sp, #32
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	4603      	mov	r3, r0
 80013d4:	460a      	mov	r2, r1
 80013d6:	71fb      	strb	r3, [r7, #7]
 80013d8:	4613      	mov	r3, r2
 80013da:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef ret = HAL_OK;
 80013dc:	2300      	movs	r3, #0
 80013de:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[10];

  buf[0] = reg;
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	733b      	strb	r3, [r7, #12]
  buf[1] = val8;
 80013e4:	79bb      	ldrb	r3, [r7, #6]
 80013e6:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Master_Transmit(&hi2c1, AT42QT1070_ADDR, buf, 2, 100); // HAL_MAX_DELAY);
 80013e8:	f107 020c 	add.w	r2, r7, #12
 80013ec:	2364      	movs	r3, #100	; 0x64
 80013ee:	9300      	str	r3, [sp, #0]
 80013f0:	2302      	movs	r3, #2
 80013f2:	2136      	movs	r1, #54	; 0x36
 80013f4:	480b      	ldr	r0, [pc, #44]	; (8001424 <at42qt1070_write8+0x58>)
 80013f6:	f004 f9d5 	bl	80057a4 <HAL_I2C_Master_Transmit>
 80013fa:	4603      	mov	r3, r0
 80013fc:	75fb      	strb	r3, [r7, #23]
	if ( ret != HAL_OK ) {
 80013fe:	7dfb      	ldrb	r3, [r7, #23]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d00a      	beq.n	800141a <at42qt1070_write8+0x4e>
      printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__, ret);
 8001404:	7dfb      	ldrb	r3, [r7, #23]
 8001406:	9300      	str	r3, [sp, #0]
 8001408:	2364      	movs	r3, #100	; 0x64
 800140a:	4a07      	ldr	r2, [pc, #28]	; (8001428 <at42qt1070_write8+0x5c>)
 800140c:	4907      	ldr	r1, [pc, #28]	; (800142c <at42qt1070_write8+0x60>)
 800140e:	4808      	ldr	r0, [pc, #32]	; (8001430 <at42qt1070_write8+0x64>)
 8001410:	f007 faf0 	bl	80089f4 <iprintf>
      return -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001418:	e000      	b.n	800141c <at42qt1070_write8+0x50>
	} else {
    //  printf("%s %s(%d) Pass: %d\r\n",__FILE__,__func__,__LINE__, ret);
  }
  return 0;
 800141a:	2300      	movs	r3, #0
} 
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	200002b4 	.word	0x200002b4
 8001428:	0800ca88 	.word	0x0800ca88
 800142c:	0800c4d8 	.word	0x0800c4d8
 8001430:	0800c4f4 	.word	0x0800c4f4

08001434 <at42qt1070_chip_id>:

uint8_t
at42qt1070_chip_id (void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  // should return 0x2E
  return at42qt1070_read8 (CHIP_ID_REG);   
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff ff81 	bl	8001340 <at42qt1070_read8>
 800143e:	4603      	mov	r3, r0
}
 8001440:	4618      	mov	r0, r3
 8001442:	bd80      	pop	{r7, pc}

08001444 <at42qt1070_det_status>:

// TOUCH: This bit is set if any keys are in detect.
uint8_t
at42qt1070_det_status (void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
  // DET_STATUS_REG	0x02
  return at42qt1070_read8 (DET_STATUS_REG);
 8001448:	2002      	movs	r0, #2
 800144a:	f7ff ff79 	bl	8001340 <at42qt1070_read8>
 800144e:	4603      	mov	r3, r0
}
 8001450:	4618      	mov	r0, r3
 8001452:	bd80      	pop	{r7, pc}

08001454 <at42qt1070_key_status>:

// 
uint8_t
at42qt1070_key_status (void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  // KEY_STATUS_REG	0x03
  return at42qt1070_read8 (KEY_STATUS_REG);   
 8001458:	2003      	movs	r0, #3
 800145a:	f7ff ff71 	bl	8001340 <at42qt1070_read8>
 800145e:	4603      	mov	r3, r0
}
 8001460:	4618      	mov	r0, r3
 8001462:	bd80      	pop	{r7, pc}

08001464 <at42qt1070_show_status>:

void
at42qt1070_show_status (void)
{
 8001464:	b5b0      	push	{r4, r5, r7, lr}
 8001466:	af00      	add	r7, sp, #0
  printf ("chip_id: 0x%02X, Det status: 0x%02X, Key status: 0x%02X\r\n",
              at42qt1070_chip_id (), at42qt1070_det_status (), at42qt1070_key_status ());
 8001468:	f7ff ffe4 	bl	8001434 <at42qt1070_chip_id>
 800146c:	4603      	mov	r3, r0
  printf ("chip_id: 0x%02X, Det status: 0x%02X, Key status: 0x%02X\r\n",
 800146e:	461c      	mov	r4, r3
              at42qt1070_chip_id (), at42qt1070_det_status (), at42qt1070_key_status ());
 8001470:	f7ff ffe8 	bl	8001444 <at42qt1070_det_status>
 8001474:	4603      	mov	r3, r0
  printf ("chip_id: 0x%02X, Det status: 0x%02X, Key status: 0x%02X\r\n",
 8001476:	461d      	mov	r5, r3
              at42qt1070_chip_id (), at42qt1070_det_status (), at42qt1070_key_status ());
 8001478:	f7ff ffec 	bl	8001454 <at42qt1070_key_status>
 800147c:	4603      	mov	r3, r0
  printf ("chip_id: 0x%02X, Det status: 0x%02X, Key status: 0x%02X\r\n",
 800147e:	462a      	mov	r2, r5
 8001480:	4621      	mov	r1, r4
 8001482:	4802      	ldr	r0, [pc, #8]	; (800148c <at42qt1070_show_status+0x28>)
 8001484:	f007 fab6 	bl	80089f4 <iprintf>
 8001488:	bf00      	nop
 800148a:	bdb0      	pop	{r4, r5, r7, pc}
 800148c:	0800c520 	.word	0x0800c520

08001490 <i2c_device_access_test>:
#include <string.h>

extern I2C_HandleTypeDef hi2c1;

int i2c_device_access_test(uint8_t i2c_adr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b084      	sub	sp, #16
 8001494:	af00      	add	r7, sp, #0
 8001496:	4603      	mov	r3, r0
 8001498:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef error = HAL_OK;
 800149a:	2300      	movs	r3, #0
 800149c:	73fb      	strb	r3, [r7, #15]

  error = HAL_I2C_IsDeviceReady(&hi2c1, i2c_adr<<1,1,HAL_MAX_DELAY);
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	b29b      	uxth	r3, r3
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	b299      	uxth	r1, r3
 80014a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014aa:	2201      	movs	r2, #1
 80014ac:	4807      	ldr	r0, [pc, #28]	; (80014cc <i2c_device_access_test+0x3c>)
 80014ae:	f004 fce3 	bl	8005e78 <HAL_I2C_IsDeviceReady>
 80014b2:	4603      	mov	r3, r0
 80014b4:	73fb      	strb	r3, [r7, #15]
  if (error == HAL_OK) {
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d101      	bne.n	80014c0 <i2c_device_access_test+0x30>
    return 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	e001      	b.n	80014c4 <i2c_device_access_test+0x34>
  } else {
    return -1;
 80014c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  }
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3710      	adds	r7, #16
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	200002b4 	.word	0x200002b4

080014d0 <i2c_scan>:
  }
}

int 
i2c_scan (void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b0a4      	sub	sp, #144	; 0x90
 80014d4:	af00      	add	r7, sp, #0
  int rc=0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint8_t address;
  int nDevices;
  uint8_t i2c_hits[128];
  int idx=0;
 80014dc:	2300      	movs	r3, #0
 80014de:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  memset(i2c_hits,0,sizeof(i2c_hits));
 80014e2:	463b      	mov	r3, r7
 80014e4:	2280      	movs	r2, #128	; 0x80
 80014e6:	2100      	movs	r1, #0
 80014e8:	4618      	mov	r0, r3
 80014ea:	f007 fc25 	bl	8008d38 <memset>

  nDevices = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  for (address = 1; address < 128; address++) {
 80014f4:	2301      	movs	r3, #1
 80014f6:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 80014fa:	e01f      	b.n	800153c <i2c_scan+0x6c>
    rc= i2c_device_access_test(address);
 80014fc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ffc5 	bl	8001490 <i2c_device_access_test>
 8001506:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    if (rc == 0) { 
 800150a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10f      	bne.n	8001532 <i2c_scan+0x62>
      i2c_hits[idx++] = address;
 8001512:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001516:	1c5a      	adds	r2, r3, #1
 8001518:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800151c:	3390      	adds	r3, #144	; 0x90
 800151e:	443b      	add	r3, r7
 8001520:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001524:	f803 2c90 	strb.w	r2, [r3, #-144]
      nDevices++;
 8001528:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800152c:	3301      	adds	r3, #1
 800152e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  for (address = 1; address < 128; address++) {
 8001532:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001536:	3301      	adds	r3, #1
 8001538:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
 800153c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8001540:	2b00      	cmp	r3, #0
 8001542:	dadb      	bge.n	80014fc <i2c_scan+0x2c>
    }
  }
  if (nDevices == 0) {
 8001544:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001548:	2b00      	cmp	r3, #0
 800154a:	d103      	bne.n	8001554 <i2c_scan+0x84>
    printf ("No I2C devices found\r\n");
 800154c:	481a      	ldr	r0, [pc, #104]	; (80015b8 <i2c_scan+0xe8>)
 800154e:	f007 fabf 	bl	8008ad0 <puts>
 8001552:	e02b      	b.n	80015ac <i2c_scan+0xdc>
  } else {
    printf ("%d I2C devices found: ",nDevices);
 8001554:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 8001558:	4818      	ldr	r0, [pc, #96]	; (80015bc <i2c_scan+0xec>)
 800155a:	f007 fa4b 	bl	80089f4 <iprintf>
    for(idx=0;idx<127;idx++) {
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001564:	e01b      	b.n	800159e <i2c_scan+0xce>
       if (i2c_hits[idx]) {
 8001566:	463a      	mov	r2, r7
 8001568:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800156c:	4413      	add	r3, r2
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d00f      	beq.n	8001594 <i2c_scan+0xc4>
          if (idx != 0) {
 8001574:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001578:	2b00      	cmp	r3, #0
 800157a:	d002      	beq.n	8001582 <i2c_scan+0xb2>
              printf(",");
 800157c:	202c      	movs	r0, #44	; 0x2c
 800157e:	f007 fa4b 	bl	8008a18 <putchar>
          }
          printf("0x%02X",i2c_hits[idx]);
 8001582:	463a      	mov	r2, r7
 8001584:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001588:	4413      	add	r3, r2
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4619      	mov	r1, r3
 800158e:	480c      	ldr	r0, [pc, #48]	; (80015c0 <i2c_scan+0xf0>)
 8001590:	f007 fa30 	bl	80089f4 <iprintf>
    for(idx=0;idx<127;idx++) {
 8001594:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001598:	3301      	adds	r3, #1
 800159a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800159e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80015a2:	2b7e      	cmp	r3, #126	; 0x7e
 80015a4:	dddf      	ble.n	8001566 <i2c_scan+0x96>
       }
    }
    printf("\r\n");
 80015a6:	4807      	ldr	r0, [pc, #28]	; (80015c4 <i2c_scan+0xf4>)
 80015a8:	f007 fa92 	bl	8008ad0 <puts>
  }
return  nDevices;
 80015ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3790      	adds	r7, #144	; 0x90
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	0800c584 	.word	0x0800c584
 80015bc:	0800c5b4 	.word	0x0800c5b4
 80015c0:	0800c5cc 	.word	0x0800c5cc
 80015c4:	0800c5d4 	.word	0x0800c5d4

080015c8 <voltage_read_int>:

#define INA219_ADDR  (0x40<<1)

uint16_t
voltage_read_int (void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
  uint16_t val16 = 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	80fb      	strh	r3, [r7, #6]

  val16 = ina219_reg_read (2, 0);       // read bus voltage
 80015d2:	2100      	movs	r1, #0
 80015d4:	2002      	movs	r0, #2
 80015d6:	f000 f8d7 	bl	8001788 <ina219_reg_read>
 80015da:	4603      	mov	r3, r0
 80015dc:	80fb      	strh	r3, [r7, #6]
  val16 >>= 3;                  // shift out status bits.
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	08db      	lsrs	r3, r3, #3
 80015e2:	80fb      	strh	r3, [r7, #6]
  return val16 * 4;             // convert to millivolts
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	b29b      	uxth	r3, r3
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
	...

080015f4 <voltage_read>:

float
voltage_read (void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b082      	sub	sp, #8
 80015f8:	af00      	add	r7, sp, #0
  uint32_t val32 = 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	607b      	str	r3, [r7, #4]
  float v = 0.0;
 80015fe:	f04f 0300 	mov.w	r3, #0
 8001602:	603b      	str	r3, [r7, #0]

  val32 = voltage_read_int ();
 8001604:	f7ff ffe0 	bl	80015c8 <voltage_read_int>
 8001608:	4603      	mov	r3, r0
 800160a:	607b      	str	r3, [r7, #4]
  v = (float) val32;
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff fbcd 	bl	8000dac <__aeabi_ui2f>
 8001612:	4603      	mov	r3, r0
 8001614:	603b      	str	r3, [r7, #0]
  v = v / 1000.0;               // Convert to volts
 8001616:	4905      	ldr	r1, [pc, #20]	; (800162c <voltage_read+0x38>)
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f7ff fcd3 	bl	8000fc4 <__aeabi_fdiv>
 800161e:	4603      	mov	r3, r0
 8001620:	603b      	str	r3, [r7, #0]
  return v;
 8001622:	683b      	ldr	r3, [r7, #0]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	447a0000 	.word	0x447a0000

08001630 <current_read_int>:

uint32_t
current_read_int (void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
  uint16_t val16 = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	80fb      	strh	r3, [r7, #6]

  val16 = ina219_reg_read (1, debug_flag);      // read shut voltage, 0.0315 amps for 100 ohms
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <current_read_int+0x30>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	4619      	mov	r1, r3
 8001642:	2001      	movs	r0, #1
 8001644:	f000 f8a0 	bl	8001788 <ina219_reg_read>
 8001648:	4603      	mov	r3, r0
 800164a:	80fb      	strh	r3, [r7, #6]
  if (val16 && 0xC000) {        // Check for nagative values
 800164c:	88fb      	ldrh	r3, [r7, #6]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d101      	bne.n	8001656 <current_read_int+0x26>
  }
  else {
    val16 = 0;                  // -= 392;  // remove constant current offset.
 8001652:	2300      	movs	r3, #0
 8001654:	80fb      	strh	r3, [r7, #6]
  }
  if (debug_flag) {
//    printf ("%s(%d) %d, 0x%02X\r\n\r\n", __func__, __LINE__, val16, val16);
  }
  return val16;
 8001656:	88fb      	ldrh	r3, [r7, #6]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3708      	adds	r7, #8
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	20000090 	.word	0x20000090
 8001664:	00000000 	.word	0x00000000

08001668 <current_read>:

float
current_read (void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
  uint32_t val32 = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	607b      	str	r3, [r7, #4]
  float amps = 0.0;
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	603b      	str	r3, [r7, #0]

  val32 = current_read_int ();
 8001678:	f7ff ffda 	bl	8001630 <current_read_int>
 800167c:	6078      	str	r0, [r7, #4]
  amps = (float) val32 *0.000010;       // 10 uAmps LSB
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7ff fb94 	bl	8000dac <__aeabi_ui2f>
 8001684:	4603      	mov	r3, r0
 8001686:	4618      	mov	r0, r3
 8001688:	f7fe ff3a 	bl	8000500 <__aeabi_f2d>
 800168c:	a310      	add	r3, pc, #64	; (adr r3, 80016d0 <current_read+0x68>)
 800168e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001692:	f7fe ff8d 	bl	80005b0 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	4619      	mov	r1, r3
 800169e:	f7ff fa7f 	bl	8000ba0 <__aeabi_d2f>
 80016a2:	4603      	mov	r3, r0
 80016a4:	603b      	str	r3, [r7, #0]
  amps /= 0.1;                  // divided by 0.1 ohm sense resistor.
 80016a6:	6838      	ldr	r0, [r7, #0]
 80016a8:	f7fe ff2a 	bl	8000500 <__aeabi_f2d>
 80016ac:	a30a      	add	r3, pc, #40	; (adr r3, 80016d8 <current_read+0x70>)
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	f7ff f8a7 	bl	8000804 <__aeabi_ddiv>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f7ff fa6f 	bl	8000ba0 <__aeabi_d2f>
 80016c2:	4603      	mov	r3, r0
 80016c4:	603b      	str	r3, [r7, #0]
  return amps;
 80016c6:	683b      	ldr	r3, [r7, #0]
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3708      	adds	r7, #8
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	88e368f1 	.word	0x88e368f1
 80016d4:	3ee4f8b5 	.word	0x3ee4f8b5
 80016d8:	9999999a 	.word	0x9999999a
 80016dc:	3fb99999 	.word	0x3fb99999

080016e0 <ina219_init>:

void
ina219_init (void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
  uint16_t config = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	80fb      	strh	r3, [r7, #6]
  uint16_t val16 = 0;
 80016ea:	2300      	movs	r3, #0
 80016ec:	80bb      	strh	r3, [r7, #4]

  val16 = ina219_reg_read (0x00, 0);
 80016ee:	2100      	movs	r1, #0
 80016f0:	2000      	movs	r0, #0
 80016f2:	f000 f849 	bl	8001788 <ina219_reg_read>
 80016f6:	4603      	mov	r3, r0
 80016f8:	80bb      	strh	r3, [r7, #4]
  printf ("%s(%d) Reset Config reg: 0x%04X\r\n", __func__, __LINE__, val16);
 80016fa:	88bb      	ldrh	r3, [r7, #4]
 80016fc:	224d      	movs	r2, #77	; 0x4d
 80016fe:	4916      	ldr	r1, [pc, #88]	; (8001758 <ina219_init+0x78>)
 8001700:	4816      	ldr	r0, [pc, #88]	; (800175c <ina219_init+0x7c>)
 8001702:	f007 f977 	bl	80089f4 <iprintf>

  // load config reg See: 8.6.2.1 Configuration Register (
  config = 0x07;                // Set Mode bits, continuous shunt and bus
 8001706:	2307      	movs	r3, #7
 8001708:	80fb      	strh	r3, [r7, #6]
  config |= 0x0F << 3;          // Set SADC bits, max filtering 68 millsec
 800170a:	88fb      	ldrh	r3, [r7, #6]
 800170c:	f043 0378 	orr.w	r3, r3, #120	; 0x78
 8001710:	80fb      	strh	r3, [r7, #6]
  config |= 0x0F << 7;          // Set BADC bits, max filtering 68 millsec
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8001718:	80fb      	strh	r3, [r7, #6]
//  config |= 0x01 << 11;         // Set PG bits. // 80 mV, Saturates at 0.79 Amps.
  config |= 0x10 << 11;         // Set PG bits.   // 160 mV, Works to 1.5 Amps
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001720:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001724:	80fb      	strh	r3, [r7, #6]
//  config |= 0x11 << 11;         // Set PG bits. // 320 mV
  config |= 0x01 << 13;         // Set BRNF bit, 32 volt FSR
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800172c:	80fb      	strh	r3, [r7, #6]
  ina219_reg_write (0x00, config);
 800172e:	88fb      	ldrh	r3, [r7, #6]
 8001730:	4619      	mov	r1, r3
 8001732:	2000      	movs	r0, #0
 8001734:	f000 f878 	bl	8001828 <ina219_reg_write>

// Config reg: 0x199F
  printf ("%s(%d) Config reg: 0x%04X\r\n", __func__, __LINE__, config);
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	225a      	movs	r2, #90	; 0x5a
 800173c:	4906      	ldr	r1, [pc, #24]	; (8001758 <ina219_init+0x78>)
 800173e:	4808      	ldr	r0, [pc, #32]	; (8001760 <ina219_init+0x80>)
 8001740:	f007 f958 	bl	80089f4 <iprintf>

  // load calibration reg
  ina219_reg_write (0x05, 4096);
 8001744:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001748:	2005      	movs	r0, #5
 800174a:	f000 f86d 	bl	8001828 <ina219_reg_write>
}
 800174e:	bf00      	nop
 8001750:	3708      	adds	r7, #8
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	0800ca9c 	.word	0x0800ca9c
 800175c:	0800c5d8 	.word	0x0800c5d8
 8001760:	0800c5fc 	.word	0x0800c5fc

08001764 <ina219_reset>:

void
ina219_reset (void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
  ina219_reg_write (0, 0xB99F);
 8001768:	f64b 119f 	movw	r1, #47519	; 0xb99f
 800176c:	2000      	movs	r0, #0
 800176e:	f000 f85b 	bl	8001828 <ina219_reg_write>
}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}

08001776 <ina219_access_test>:

int
ina219_access_test (void)
{
 8001776:	b580      	push	{r7, lr}
 8001778:	af00      	add	r7, sp, #0
  ina219_reg_read (2, 0);
 800177a:	2100      	movs	r1, #0
 800177c:	2002      	movs	r0, #2
 800177e:	f000 f803 	bl	8001788 <ina219_reg_read>
  return 0;
 8001782:	2300      	movs	r3, #0
}
 8001784:	4618      	mov	r0, r3
 8001786:	bd80      	pop	{r7, pc}

08001788 <ina219_reg_read>:

int
ina219_reg_read (uint8_t reg, uint8_t local_debug)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b088      	sub	sp, #32
 800178c:	af02      	add	r7, sp, #8
 800178e:	4603      	mov	r3, r0
 8001790:	460a      	mov	r2, r1
 8001792:	71fb      	strb	r3, [r7, #7]
 8001794:	4613      	mov	r3, r2
 8001796:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef ret = HAL_OK;
 8001798:	2300      	movs	r3, #0
 800179a:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[5];
  uint16_t val16 = 0;
 800179c:	2300      	movs	r3, #0
 800179e:	82bb      	strh	r3, [r7, #20]

  ret = HAL_I2C_Master_Transmit (&hi2c1, INA219_ADDR, &reg, 1, 10);     // HAL_MAX_DELAY);
 80017a0:	1dfa      	adds	r2, r7, #7
 80017a2:	230a      	movs	r3, #10
 80017a4:	9300      	str	r3, [sp, #0]
 80017a6:	2301      	movs	r3, #1
 80017a8:	2180      	movs	r1, #128	; 0x80
 80017aa:	481a      	ldr	r0, [pc, #104]	; (8001814 <ina219_reg_read+0x8c>)
 80017ac:	f003 fffa 	bl	80057a4 <HAL_I2C_Master_Transmit>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
  if (ret != HAL_OK) {
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d009      	beq.n	80017ce <ina219_reg_read+0x46>
    printf ("%s %s(%d) err: %d\r\n", __FILE__, __func__, __LINE__, ret);
 80017ba:	7dfb      	ldrb	r3, [r7, #23]
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2376      	movs	r3, #118	; 0x76
 80017c0:	4a15      	ldr	r2, [pc, #84]	; (8001818 <ina219_reg_read+0x90>)
 80017c2:	4916      	ldr	r1, [pc, #88]	; (800181c <ina219_reg_read+0x94>)
 80017c4:	4816      	ldr	r0, [pc, #88]	; (8001820 <ina219_reg_read+0x98>)
 80017c6:	f007 f915 	bl	80089f4 <iprintf>
    return 1;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e01e      	b.n	800180c <ina219_reg_read+0x84>
  }
  else {
    // Read 2 bytes from the temperature register
    ret = HAL_I2C_Master_Receive (&hi2c1, INA219_ADDR, buf, 2, 10);     // HAL_MAX_DELAY);
 80017ce:	f107 020c 	add.w	r2, r7, #12
 80017d2:	230a      	movs	r3, #10
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	2302      	movs	r3, #2
 80017d8:	2180      	movs	r1, #128	; 0x80
 80017da:	480e      	ldr	r0, [pc, #56]	; (8001814 <ina219_reg_read+0x8c>)
 80017dc:	f004 f8e0 	bl	80059a0 <HAL_I2C_Master_Receive>
 80017e0:	4603      	mov	r3, r0
 80017e2:	75fb      	strb	r3, [r7, #23]
    if (ret != HAL_OK) {
 80017e4:	7dfb      	ldrb	r3, [r7, #23]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d007      	beq.n	80017fa <ina219_reg_read+0x72>
      printf ("ERR: %s %s(%d)\r\n", __FILE__, __func__, __LINE__);
 80017ea:	237d      	movs	r3, #125	; 0x7d
 80017ec:	4a0a      	ldr	r2, [pc, #40]	; (8001818 <ina219_reg_read+0x90>)
 80017ee:	490b      	ldr	r1, [pc, #44]	; (800181c <ina219_reg_read+0x94>)
 80017f0:	480c      	ldr	r0, [pc, #48]	; (8001824 <ina219_reg_read+0x9c>)
 80017f2:	f007 f8ff 	bl	80089f4 <iprintf>
      return 1;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e008      	b.n	800180c <ina219_reg_read+0x84>
    }
    else {
      val16 = (buf[0] << 8) | buf[1];
 80017fa:	7b3b      	ldrb	r3, [r7, #12]
 80017fc:	021b      	lsls	r3, r3, #8
 80017fe:	b21a      	sxth	r2, r3
 8001800:	7b7b      	ldrb	r3, [r7, #13]
 8001802:	b21b      	sxth	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b21b      	sxth	r3, r3
 8001808:	82bb      	strh	r3, [r7, #20]
//       printf ("%s(%d) %d, 0x%02X 0x%02X\r\n", __func__, __LINE__, val16, buf[0], buf[1]);
      return (val16);
 800180a:	8abb      	ldrh	r3, [r7, #20]
    }
  }
  return val16;
}
 800180c:	4618      	mov	r0, r3
 800180e:	3718      	adds	r7, #24
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	200002b4 	.word	0x200002b4
 8001818:	0800caa8 	.word	0x0800caa8
 800181c:	0800c618 	.word	0x0800c618
 8001820:	0800c634 	.word	0x0800c634
 8001824:	0800c648 	.word	0x0800c648

08001828 <ina219_reg_write>:

int
ina219_reg_write (uint8_t reg, uint16_t val16)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b086      	sub	sp, #24
 800182c:	af02      	add	r7, sp, #8
 800182e:	4603      	mov	r3, r0
 8001830:	460a      	mov	r2, r1
 8001832:	71fb      	strb	r3, [r7, #7]
 8001834:	4613      	mov	r3, r2
 8001836:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001838:	2300      	movs	r3, #0
 800183a:	73fb      	strb	r3, [r7, #15]
  uint8_t buf[7];

  buf[0] = reg;
 800183c:	79fb      	ldrb	r3, [r7, #7]
 800183e:	723b      	strb	r3, [r7, #8]
  buf[1] = val16 & 0xff;
 8001840:	88bb      	ldrh	r3, [r7, #4]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	727b      	strb	r3, [r7, #9]
  buf[2] = val16 >> 8;
 8001846:	88bb      	ldrh	r3, [r7, #4]
 8001848:	0a1b      	lsrs	r3, r3, #8
 800184a:	b29b      	uxth	r3, r3
 800184c:	b2db      	uxtb	r3, r3
 800184e:	72bb      	strb	r3, [r7, #10]

  ret = HAL_I2C_Master_Transmit (&hi2c1, INA219_ADDR, buf, 3, 10);      // HAL_MAX_DELAY);
 8001850:	f107 0208 	add.w	r2, r7, #8
 8001854:	230a      	movs	r3, #10
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2303      	movs	r3, #3
 800185a:	2180      	movs	r1, #128	; 0x80
 800185c:	480b      	ldr	r0, [pc, #44]	; (800188c <ina219_reg_write+0x64>)
 800185e:	f003 ffa1 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8001862:	4603      	mov	r3, r0
 8001864:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK) {
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d00a      	beq.n	8001882 <ina219_reg_write+0x5a>
    printf ("%s %s(%d) err: %d\r\n", __FILE__, __func__, __LINE__, ret);
 800186c:	7bfb      	ldrb	r3, [r7, #15]
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	2395      	movs	r3, #149	; 0x95
 8001872:	4a07      	ldr	r2, [pc, #28]	; (8001890 <ina219_reg_write+0x68>)
 8001874:	4907      	ldr	r1, [pc, #28]	; (8001894 <ina219_reg_write+0x6c>)
 8001876:	4808      	ldr	r0, [pc, #32]	; (8001898 <ina219_reg_write+0x70>)
 8001878:	f007 f8bc 	bl	80089f4 <iprintf>
    return -1;
 800187c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001880:	e000      	b.n	8001884 <ina219_reg_write+0x5c>
  }
  return 0;
 8001882:	2300      	movs	r3, #0
}
 8001884:	4618      	mov	r0, r3
 8001886:	3710      	adds	r7, #16
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}
 800188c:	200002b4 	.word	0x200002b4
 8001890:	0800cab8 	.word	0x0800cab8
 8001894:	0800c618 	.word	0x0800c618
 8001898:	0800c634 	.word	0x0800c634

0800189c <gpio_set>:
  {GPIOC, GPIO_PIN_12, 0},           // DEBUG_LED
  {GPIOC, GPIO_PIN_11, 0},           // OC_LED
};

void gpio_set (GPIO_TypeDef *port, int bit)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  //	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15); // MEM2_LED
    HAL_GPIO_WritePin(port, bit, 1);	
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	2201      	movs	r2, #1
 80018ac:	4619      	mov	r1, r3
 80018ae:	6878      	ldr	r0, [r7, #4]
 80018b0:	f003 fe03 	bl	80054ba <HAL_GPIO_WritePin>
}
 80018b4:	bf00      	nop
 80018b6:	3708      	adds	r7, #8
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <gpio_clear>:

void gpio_clear (GPIO_TypeDef *port, int bit)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b082      	sub	sp, #8
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  //	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_15); // MEM2_LED
    HAL_GPIO_WritePin(port, bit, 0);	
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	2200      	movs	r2, #0
 80018cc:	4619      	mov	r1, r3
 80018ce:	6878      	ldr	r0, [r7, #4]
 80018d0:	f003 fdf3 	bl	80054ba <HAL_GPIO_WritePin>
}
 80018d4:	bf00      	nop
 80018d6:	3708      	adds	r7, #8
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}

080018dc <led_on>:
}
#endif

void
led_on (int led_nub)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  if (led_nub < LED_MAX) {
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b04      	cmp	r3, #4
 80018e8:	dc33      	bgt.n	8001952 <led_on+0x76>
    if (led[led_nub].invert) {
 80018ea:	491c      	ldr	r1, [pc, #112]	; (800195c <led_on+0x80>)
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	3308      	adds	r3, #8
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d014      	beq.n	800192a <led_on+0x4e>
      gpio_set (led[led_nub].port, led[led_nub].bit);
 8001900:	4916      	ldr	r1, [pc, #88]	; (800195c <led_on+0x80>)
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	4613      	mov	r3, r2
 8001906:	005b      	lsls	r3, r3, #1
 8001908:	4413      	add	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	6818      	ldr	r0, [r3, #0]
 8001910:	4912      	ldr	r1, [pc, #72]	; (800195c <led_on+0x80>)
 8001912:	687a      	ldr	r2, [r7, #4]
 8001914:	4613      	mov	r3, r2
 8001916:	005b      	lsls	r3, r3, #1
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	440b      	add	r3, r1
 800191e:	3304      	adds	r3, #4
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff ffba 	bl	800189c <gpio_set>
    }
    else {
      gpio_clear (led[led_nub].port, led[led_nub].bit);
    }
  }
}
 8001928:	e013      	b.n	8001952 <led_on+0x76>
      gpio_clear (led[led_nub].port, led[led_nub].bit);
 800192a:	490c      	ldr	r1, [pc, #48]	; (800195c <led_on+0x80>)
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	005b      	lsls	r3, r3, #1
 8001932:	4413      	add	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	6818      	ldr	r0, [r3, #0]
 800193a:	4908      	ldr	r1, [pc, #32]	; (800195c <led_on+0x80>)
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	4413      	add	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	3304      	adds	r3, #4
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff ffb5 	bl	80018bc <gpio_clear>
}
 8001952:	bf00      	nop
 8001954:	3708      	adds	r7, #8
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000000 	.word	0x20000000

08001960 <led_all_on>:

void
led_all_on (void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b082      	sub	sp, #8
 8001964:	af00      	add	r7, sp, #0
  int idx = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
  for (idx = 0; (idx < LED_MAX); idx++) {
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	e005      	b.n	800197c <led_all_on+0x1c>
    led_on (idx);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f7ff ffb3 	bl	80018dc <led_on>
  for (idx = 0; (idx < LED_MAX); idx++) {
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	3301      	adds	r3, #1
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2b04      	cmp	r3, #4
 8001980:	ddf6      	ble.n	8001970 <led_all_on+0x10>
  }
}
 8001982:	bf00      	nop
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <led_off>:

void
led_off (int led_nub)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  if (led_nub < LED_MAX) {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b04      	cmp	r3, #4
 8001998:	dc33      	bgt.n	8001a02 <led_off+0x76>
    if (led[led_nub].invert) {
 800199a:	491c      	ldr	r1, [pc, #112]	; (8001a0c <led_off+0x80>)
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	4613      	mov	r3, r2
 80019a0:	005b      	lsls	r3, r3, #1
 80019a2:	4413      	add	r3, r2
 80019a4:	009b      	lsls	r3, r3, #2
 80019a6:	440b      	add	r3, r1
 80019a8:	3308      	adds	r3, #8
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d014      	beq.n	80019da <led_off+0x4e>
      gpio_clear (led[led_nub].port, led[led_nub].bit);
 80019b0:	4916      	ldr	r1, [pc, #88]	; (8001a0c <led_off+0x80>)
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	005b      	lsls	r3, r3, #1
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	4912      	ldr	r1, [pc, #72]	; (8001a0c <led_off+0x80>)
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	4613      	mov	r3, r2
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	4413      	add	r3, r2
 80019ca:	009b      	lsls	r3, r3, #2
 80019cc:	440b      	add	r3, r1
 80019ce:	3304      	adds	r3, #4
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7ff ff72 	bl	80018bc <gpio_clear>
    }
    else {
      gpio_set (led[led_nub].port, led[led_nub].bit);
    }
  }
}
 80019d8:	e013      	b.n	8001a02 <led_off+0x76>
      gpio_set (led[led_nub].port, led[led_nub].bit);
 80019da:	490c      	ldr	r1, [pc, #48]	; (8001a0c <led_off+0x80>)
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	4613      	mov	r3, r2
 80019e0:	005b      	lsls	r3, r3, #1
 80019e2:	4413      	add	r3, r2
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	440b      	add	r3, r1
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	4908      	ldr	r1, [pc, #32]	; (8001a0c <led_off+0x80>)
 80019ec:	687a      	ldr	r2, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	005b      	lsls	r3, r3, #1
 80019f2:	4413      	add	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	3304      	adds	r3, #4
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f7ff ff4d 	bl	800189c <gpio_set>
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000000 	.word	0x20000000

08001a10 <led_all_off>:

void
led_all_off (void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
  int idx = 0;
 8001a16:	2300      	movs	r3, #0
 8001a18:	607b      	str	r3, [r7, #4]
  for (idx = 0; (idx < LED_MAX); idx++) {
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	607b      	str	r3, [r7, #4]
 8001a1e:	e005      	b.n	8001a2c <led_all_off+0x1c>
    led_off (idx);
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f7ff ffb3 	bl	800198c <led_off>
  for (idx = 0; (idx < LED_MAX); idx++) {
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	3301      	adds	r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2b04      	cmp	r3, #4
 8001a30:	ddf6      	ble.n	8001a20 <led_all_off+0x10>
  }
}
 8001a32:	bf00      	nop
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <led_toggle>:

void
led_toggle (int led_nub)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  if (led_nub < LED_MAX) {
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	dc14      	bgt.n	8001a74 <led_toggle+0x38>
    HAL_GPIO_TogglePin (led[led_nub].port, led[led_nub].bit);
 8001a4a:	490c      	ldr	r1, [pc, #48]	; (8001a7c <led_toggle+0x40>)
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	440b      	add	r3, r1
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	4908      	ldr	r1, [pc, #32]	; (8001a7c <led_toggle+0x40>)
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	4613      	mov	r3, r2
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	4413      	add	r3, r2
 8001a64:	009b      	lsls	r3, r3, #2
 8001a66:	440b      	add	r3, r1
 8001a68:	3304      	adds	r3, #4
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	b29b      	uxth	r3, r3
 8001a6e:	4619      	mov	r1, r3
 8001a70:	f003 fd3b 	bl	80054ea <HAL_GPIO_TogglePin>
  }
}
 8001a74:	bf00      	nop
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	20000000 	.word	0x20000000

08001a80 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a84:	f002 fd9a 	bl	80045bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a88:	f000 f80f 	bl	8001aaa <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a8c:	f000 f92c 	bl	8001ce8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001a90:	f000 f89c 	bl	8001bcc <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001a94:	f000 f8fe 	bl	8001c94 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001a98:	f000 f8c6 	bl	8001c28 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001a9c:	f000 f858 	bl	8001b50 <MX_ADC1_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  lps_setup();
 8001aa0:	f000 fc4a 	bl	8002338 <lps_setup>

  while (1)
  {
	lps_loop();
 8001aa4:	f000 fcc4 	bl	8002430 <lps_loop>
 8001aa8:	e7fc      	b.n	8001aa4 <main+0x24>

08001aaa <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b096      	sub	sp, #88	; 0x58
 8001aae:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ab4:	2228      	movs	r2, #40	; 0x28
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f007 f93d 	bl	8008d38 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001abe:	f107 031c 	add.w	r3, r7, #28
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
 8001acc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ace:	1d3b      	adds	r3, r7, #4
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	605a      	str	r2, [r3, #4]
 8001ad6:	609a      	str	r2, [r3, #8]
 8001ad8:	60da      	str	r2, [r3, #12]
 8001ada:	611a      	str	r2, [r3, #16]
 8001adc:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ade:	2302      	movs	r3, #2
 8001ae0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ae6:	2310      	movs	r3, #16
 8001ae8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001aea:	2300      	movs	r3, #0
 8001aec:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001aee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001af2:	4618      	mov	r0, r3
 8001af4:	f004 fe74 	bl	80067e0 <HAL_RCC_OscConfig>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001afe:	f000 f989 	bl	8001e14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b02:	230f      	movs	r3, #15
 8001b04:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001b06:	2300      	movs	r3, #0
 8001b08:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b12:	2300      	movs	r3, #0
 8001b14:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b16:	f107 031c 	add.w	r3, r7, #28
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f005 f8e1 	bl	8006ce4 <HAL_RCC_ClockConfig>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001b28:	f000 f974 	bl	8001e14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	4618      	mov	r0, r3
 8001b38:	f005 fa62 	bl	8007000 <HAL_RCCEx_PeriphCLKConfig>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001b42:	f000 f967 	bl	8001e14 <Error_Handler>
  }
}
 8001b46:	bf00      	nop
 8001b48:	3758      	adds	r7, #88	; 0x58
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b60:	4b18      	ldr	r3, [pc, #96]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b62:	4a19      	ldr	r2, [pc, #100]	; (8001bc8 <MX_ADC1_Init+0x78>)
 8001b64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b66:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b6c:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b72:	4b14      	ldr	r3, [pc, #80]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b78:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b7a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001b7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b80:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b8c:	480d      	ldr	r0, [pc, #52]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001b8e:	f002 fd9b 	bl	80046c8 <HAL_ADC_Init>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001b98:	f000 f93c 	bl	8001e14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	4805      	ldr	r0, [pc, #20]	; (8001bc4 <MX_ADC1_Init+0x74>)
 8001bae:	f003 f861 	bl	8004c74 <HAL_ADC_ConfigChannel>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001bb8:	f000 f92c 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001bbc:	bf00      	nop
 8001bbe:	3710      	adds	r7, #16
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000284 	.word	0x20000284
 8001bc8:	40012400 	.word	0x40012400

08001bcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bd0:	4b12      	ldr	r3, [pc, #72]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bd2:	4a13      	ldr	r2, [pc, #76]	; (8001c20 <MX_I2C1_Init+0x54>)
 8001bd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bd8:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <MX_I2C1_Init+0x58>)
 8001bda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001be2:	4b0e      	ldr	r3, [pc, #56]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001bee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bf0:	4b0a      	ldr	r3, [pc, #40]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bfc:	4b07      	ldr	r3, [pc, #28]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c08:	4804      	ldr	r0, [pc, #16]	; (8001c1c <MX_I2C1_Init+0x50>)
 8001c0a:	f003 fc87 	bl	800551c <HAL_I2C_Init>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d001      	beq.n	8001c18 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c14:	f000 f8fe 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	200002b4 	.word	0x200002b4
 8001c20:	40005400 	.word	0x40005400
 8001c24:	000186a0 	.word	0x000186a0

08001c28 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c2c:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c2e:	4a18      	ldr	r2, [pc, #96]	; (8001c90 <MX_SPI1_Init+0x68>)
 8001c30:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c32:	4b16      	ldr	r3, [pc, #88]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001c38:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c3a:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c46:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c48:	2202      	movs	r2, #2
 8001c4a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001c52:	4b0e      	ldr	r3, [pc, #56]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c58:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2; // 8;
 8001c5a:	4b0c      	ldr	r3, [pc, #48]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c60:	4b0a      	ldr	r3, [pc, #40]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c66:	4b09      	ldr	r3, [pc, #36]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c6c:	4b07      	ldr	r3, [pc, #28]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001c72:	4b06      	ldr	r3, [pc, #24]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c74:	220a      	movs	r2, #10
 8001c76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001c78:	4804      	ldr	r0, [pc, #16]	; (8001c8c <MX_SPI1_Init+0x64>)
 8001c7a:	f005 fb4f 	bl	800731c <HAL_SPI_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001c84:	f000 f8c6 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000308 	.word	0x20000308
 8001c90:	40013000 	.word	0x40013000

08001c94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c98:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001c9a:	4a12      	ldr	r2, [pc, #72]	; (8001ce4 <MX_USART2_UART_Init+0x50>)
 8001c9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c9e:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001ca0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cac:	4b0c      	ldr	r3, [pc, #48]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cb8:	4b09      	ldr	r3, [pc, #36]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001cba:	220c      	movs	r2, #12
 8001cbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cbe:	4b08      	ldr	r3, [pc, #32]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc4:	4b06      	ldr	r3, [pc, #24]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cca:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <MX_USART2_UART_Init+0x4c>)
 8001ccc:	f005 fd94 	bl	80077f8 <HAL_UART_Init>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cd6:	f000 f89d 	bl	8001e14 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000360 	.word	0x20000360
 8001ce4:	40004400 	.word	0x40004400

08001ce8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b088      	sub	sp, #32
 8001cec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cee:	f107 0310 	add.w	r3, r7, #16
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	605a      	str	r2, [r3, #4]
 8001cf8:	609a      	str	r2, [r3, #8]
 8001cfa:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfc:	4b38      	ldr	r3, [pc, #224]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	4a37      	ldr	r2, [pc, #220]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d02:	f043 0304 	orr.w	r3, r3, #4
 8001d06:	6193      	str	r3, [r2, #24]
 8001d08:	4b35      	ldr	r3, [pc, #212]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d0a:	699b      	ldr	r3, [r3, #24]
 8001d0c:	f003 0304 	and.w	r3, r3, #4
 8001d10:	60fb      	str	r3, [r7, #12]
 8001d12:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d14:	4b32      	ldr	r3, [pc, #200]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d16:	699b      	ldr	r3, [r3, #24]
 8001d18:	4a31      	ldr	r2, [pc, #196]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d1a:	f043 0308 	orr.w	r3, r3, #8
 8001d1e:	6193      	str	r3, [r2, #24]
 8001d20:	4b2f      	ldr	r3, [pc, #188]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	f003 0308 	and.w	r3, r3, #8
 8001d28:	60bb      	str	r3, [r7, #8]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d2c:	4b2c      	ldr	r3, [pc, #176]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	4a2b      	ldr	r2, [pc, #172]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d32:	f043 0310 	orr.w	r3, r3, #16
 8001d36:	6193      	str	r3, [r2, #24]
 8001d38:	4b29      	ldr	r3, [pc, #164]	; (8001de0 <MX_GPIO_Init+0xf8>)
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	607b      	str	r3, [r7, #4]
 8001d42:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001d44:	2200      	movs	r2, #0
 8001d46:	2110      	movs	r1, #16
 8001d48:	4826      	ldr	r0, [pc, #152]	; (8001de4 <MX_GPIO_Init+0xfc>)
 8001d4a:	f003 fbb6 	bl	80054ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f64d 6102 	movw	r1, #56834	; 0xde02
 8001d54:	4824      	ldr	r0, [pc, #144]	; (8001de8 <MX_GPIO_Init+0x100>)
 8001d56:	f003 fbb0 	bl	80054ba <HAL_GPIO_WritePin>
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8001d60:	4822      	ldr	r0, [pc, #136]	; (8001dec <MX_GPIO_Init+0x104>)
 8001d62:	f003 fbaa 	bl	80054ba <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001d66:	2310      	movs	r3, #16
 8001d68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d72:	2302      	movs	r3, #2
 8001d74:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d76:	f107 0310 	add.w	r3, r7, #16
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	4819      	ldr	r0, [pc, #100]	; (8001de4 <MX_GPIO_Init+0xfc>)
 8001d7e:	f003 f9f1 	bl	8005164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB13 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_13|GPIO_PIN_8;
 8001d82:	f242 1301 	movw	r3, #8449	; 0x2101
 8001d86:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d90:	f107 0310 	add.w	r3, r7, #16
 8001d94:	4619      	mov	r1, r3
 8001d96:	4814      	ldr	r0, [pc, #80]	; (8001de8 <MX_GPIO_Init+0x100>)
 8001d98:	f003 f9e4 	bl	8005164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB10 PB11 PB12
                           PB14 PB15 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 8001d9c:	f64d 6302 	movw	r3, #56834	; 0xde02
 8001da0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001da2:	2301      	movs	r3, #1
 8001da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da6:	2300      	movs	r3, #0
 8001da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001daa:	2302      	movs	r3, #2
 8001dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	4619      	mov	r1, r3
 8001db4:	480c      	ldr	r0, [pc, #48]	; (8001de8 <MX_GPIO_Init+0x100>)
 8001db6:	f003 f9d5 	bl	8005164 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001dba:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001dbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4806      	ldr	r0, [pc, #24]	; (8001dec <MX_GPIO_Init+0x104>)
 8001dd4:	f003 f9c6 	bl	8005164 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001dd8:	bf00      	nop
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40010800 	.word	0x40010800
 8001de8:	40010c00 	.word	0x40010c00
 8001dec:	40011000 	.word	0x40011000

08001df0 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001df8:	1d39      	adds	r1, r7, #4
 8001dfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dfe:	2201      	movs	r2, #1
 8001e00:	4803      	ldr	r0, [pc, #12]	; (8001e10 <__io_putchar+0x20>)
 8001e02:	f005 fd49 	bl	8007898 <HAL_UART_Transmit>

  return ch;
 8001e06:	687b      	ldr	r3, [r7, #4]
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3708      	adds	r7, #8
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000360 	.word	0x20000360

08001e14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e18:	b672      	cpsid	i
}
 8001e1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e1c:	e7fe      	b.n	8001e1c <Error_Handler+0x8>
	...

08001e20 <oled_default_load>:
void oled_update (oled_values_t * p);
int lps_loop (void);

void
oled_default_load (void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  oled2.volts = 3.3;
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <oled_default_load+0x54>)
 8001e26:	4a14      	ldr	r2, [pc, #80]	; (8001e78 <oled_default_load+0x58>)
 8001e28:	601a      	str	r2, [r3, #0]
  oled2.amps = 0.41;
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <oled_default_load+0x54>)
 8001e2c:	4a13      	ldr	r2, [pc, #76]	; (8001e7c <oled_default_load+0x5c>)
 8001e2e:	605a      	str	r2, [r3, #4]
  oled2.v_set = 5.0;
 8001e30:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <oled_default_load+0x54>)
 8001e32:	4a13      	ldr	r2, [pc, #76]	; (8001e80 <oled_default_load+0x60>)
 8001e34:	60da      	str	r2, [r3, #12]
  oled2.i_set = 1.5;
 8001e36:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <oled_default_load+0x54>)
 8001e38:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 8001e3c:	611a      	str	r2, [r3, #16]
  oled2.bar_len = 125;
 8001e3e:	4b0d      	ldr	r3, [pc, #52]	; (8001e74 <oled_default_load+0x54>)
 8001e40:	227d      	movs	r2, #125	; 0x7d
 8001e42:	609a      	str	r2, [r3, #8]
//  oled2.last_voltage_preset = 5.0;
  oled2.lps_mode = CV;
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <oled_default_load+0x54>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	615a      	str	r2, [r3, #20]
  oled2.temp_c = 27.4;
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <oled_default_load+0x54>)
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	; (8001e84 <oled_default_load+0x64>)
 8001e4e:	619a      	str	r2, [r3, #24]
  oled2.top_voltage_limit = 8.0;
 8001e50:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <oled_default_load+0x54>)
 8001e52:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8001e56:	61da      	str	r2, [r3, #28]
  oled2.Vin = 12.2;
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <oled_default_load+0x54>)
 8001e5a:	4a0b      	ldr	r2, [pc, #44]	; (8001e88 <oled_default_load+0x68>)
 8001e5c:	621a      	str	r2, [r3, #32]
  // oled2.Vtop = 9.1;
  oled2.output_state = 0;
 8001e5e:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <oled_default_load+0x54>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	625a      	str	r2, [r3, #36]	; 0x24
  oled2.ticks = param.ticks;
 8001e64:	4b09      	ldr	r3, [pc, #36]	; (8001e8c <oled_default_load+0x6c>)
 8001e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e68:	4a02      	ldr	r2, [pc, #8]	; (8001e74 <oled_default_load+0x54>)
 8001e6a:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001e6c:	bf00      	nop
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bc80      	pop	{r7}
 8001e72:	4770      	bx	lr
 8001e74:	200003e0 	.word	0x200003e0
 8001e78:	40533333 	.word	0x40533333
 8001e7c:	3ed1eb85 	.word	0x3ed1eb85
 8001e80:	40a00000 	.word	0x40a00000
 8001e84:	41db3333 	.word	0x41db3333
 8001e88:	41433333 	.word	0x41433333
 8001e8c:	200003a8 	.word	0x200003a8

08001e90 <output_enb>:
int err = 0;
int16_t gpio_reg = 0;

void
output_enb (int enb)            // to enable the output
{
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  if (enb) {
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d00c      	beq.n	8001eb8 <output_enb+0x28>
    led_on (OUTPUT_LED);
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7ff fd1c 	bl	80018dc <led_on>
    param.out_on = 1;
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <output_enb+0x48>)
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_GPIO_WritePin (GPIOB, GPIO_PIN_12, 1);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eb0:	480a      	ldr	r0, [pc, #40]	; (8001edc <output_enb+0x4c>)
 8001eb2:	f003 fb02 	bl	80054ba <HAL_GPIO_WritePin>
  else {
    led_off (OUTPUT_LED);
    param.out_on = 0;
    HAL_GPIO_WritePin (GPIOB, GPIO_PIN_12, 0);
  }
}
 8001eb6:	e00b      	b.n	8001ed0 <output_enb+0x40>
    led_off (OUTPUT_LED);
 8001eb8:	2000      	movs	r0, #0
 8001eba:	f7ff fd67 	bl	800198c <led_off>
    param.out_on = 0;
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <output_enb+0x48>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	62da      	str	r2, [r3, #44]	; 0x2c
    HAL_GPIO_WritePin (GPIOB, GPIO_PIN_12, 0);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001eca:	4804      	ldr	r0, [pc, #16]	; (8001edc <output_enb+0x4c>)
 8001ecc:	f003 faf5 	bl	80054ba <HAL_GPIO_WritePin>
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	200003a8 	.word	0x200003a8
 8001edc:	40010c00 	.word	0x40010c00

08001ee0 <output_button_CB>:

#define FALLING_EDGE 0
#define RISING_EDGE  1
void
output_button_CB (int edge_dir)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  printf ("Output Button edge %d\r\n", edge_dir);
 8001ee8:	6879      	ldr	r1, [r7, #4]
 8001eea:	4816      	ldr	r0, [pc, #88]	; (8001f44 <output_button_CB+0x64>)
 8001eec:	f006 fd82 	bl	80089f4 <iprintf>
  if (edge_dir == FALLING_EDGE) {
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d109      	bne.n	8001f0a <output_button_CB+0x2a>
    // toggle output state
    output_state = !output_state;
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <output_button_CB+0x68>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	bf0c      	ite	eq
 8001efe:	2301      	moveq	r3, #1
 8001f00:	2300      	movne	r3, #0
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b10      	ldr	r3, [pc, #64]	; (8001f48 <output_button_CB+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  }

  if (output_state & 1) {
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	; (8001f48 <output_button_CB+0x68>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f003 0301 	and.w	r3, r3, #1
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d00b      	beq.n	8001f2e <output_button_CB+0x4e>
    voltage_wrt (param.v_set);
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <output_button_CB+0x6c>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f000 ffe4 	bl	8002ee8 <voltage_wrt>
    led_on (OUTPUT_LED);
 8001f20:	2000      	movs	r0, #0
 8001f22:	f7ff fcdb 	bl	80018dc <led_on>
    output_enb (1);
 8001f26:	2001      	movs	r0, #1
 8001f28:	f7ff ffb2 	bl	8001e90 <output_enb>
  else {
//    voltage_zero_wrt (); // This is not needed. OUTPUT_ENB will disable output
    output_enb (0);
    led_off (OUTPUT_LED);
  }
}
 8001f2c:	e005      	b.n	8001f3a <output_button_CB+0x5a>
    output_enb (0);
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7ff ffae 	bl	8001e90 <output_enb>
    led_off (OUTPUT_LED);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f7ff fd29 	bl	800198c <led_off>
}
 8001f3a:	bf00      	nop
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	0800c65c 	.word	0x0800c65c
 8001f48:	20000410 	.word	0x20000410
 8001f4c:	200003a8 	.word	0x200003a8

08001f50 <mem1_button_CB>:

void
mem1_button_CB (void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	af00      	add	r7, sp, #0
  param.v_set = mem1_voltage_preset;
 8001f54:	4b13      	ldr	r3, [pc, #76]	; (8001fa4 <mem1_button_CB+0x54>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a13      	ldr	r2, [pc, #76]	; (8001fa8 <mem1_button_CB+0x58>)
 8001f5a:	6093      	str	r3, [r2, #8]
  last_voltage_preset = mem1_voltage_preset;
 8001f5c:	4b11      	ldr	r3, [pc, #68]	; (8001fa4 <mem1_button_CB+0x54>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a12      	ldr	r2, [pc, #72]	; (8001fac <mem1_button_CB+0x5c>)
 8001f62:	6013      	str	r3, [r2, #0]
  param.i_set = mem1_current_preset;
 8001f64:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <mem1_button_CB+0x60>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a0f      	ldr	r2, [pc, #60]	; (8001fa8 <mem1_button_CB+0x58>)
 8001f6a:	60d3      	str	r3, [r2, #12]
  // don't need to check output state because output control block output
  voltage_wrt (param.v_set);
 8001f6c:	4b0e      	ldr	r3, [pc, #56]	; (8001fa8 <mem1_button_CB+0x58>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 ffb9 	bl	8002ee8 <voltage_wrt>
  current_wrt (param.i_set);
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <mem1_button_CB+0x58>)
 8001f78:	68db      	ldr	r3, [r3, #12]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 ffde 	bl	8002f3c <current_wrt>

  led_on (MEM1_LED);
 8001f80:	2001      	movs	r0, #1
 8001f82:	f7ff fcab 	bl	80018dc <led_on>
  led_off (MEM2_LED);
 8001f86:	2002      	movs	r0, #2
 8001f88:	f7ff fd00 	bl	800198c <led_off>
  init_cursors ();              // init encoder change resolution
 8001f8c:	f000 f8a4 	bl	80020d8 <init_cursors>

  if (debug_flag) {
 8001f90:	4b08      	ldr	r3, [pc, #32]	; (8001fb4 <mem1_button_CB+0x64>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <mem1_button_CB+0x50>
    printf ("Mem1 Button press\r\n");
 8001f98:	4807      	ldr	r0, [pc, #28]	; (8001fb8 <mem1_button_CB+0x68>)
 8001f9a:	f006 fd99 	bl	8008ad0 <puts>
  }
  return;
 8001f9e:	bf00      	nop
 8001fa0:	bf00      	nop
}
 8001fa2:	bd80      	pop	{r7, pc}
 8001fa4:	20000060 	.word	0x20000060
 8001fa8:	200003a8 	.word	0x200003a8
 8001fac:	2000040c 	.word	0x2000040c
 8001fb0:	20000064 	.word	0x20000064
 8001fb4:	20000090 	.word	0x20000090
 8001fb8:	0800c674 	.word	0x0800c674

08001fbc <mem2_button_CB>:
  current_wrt (param.i_set);
}

void
mem2_button_CB (void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  param.v_set = mem2_voltage_preset;
 8001fc0:	4b13      	ldr	r3, [pc, #76]	; (8002010 <mem2_button_CB+0x54>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a13      	ldr	r2, [pc, #76]	; (8002014 <mem2_button_CB+0x58>)
 8001fc6:	6093      	str	r3, [r2, #8]
  last_voltage_preset = mem2_voltage_preset;
 8001fc8:	4b11      	ldr	r3, [pc, #68]	; (8002010 <mem2_button_CB+0x54>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a12      	ldr	r2, [pc, #72]	; (8002018 <mem2_button_CB+0x5c>)
 8001fce:	6013      	str	r3, [r2, #0]
  param.i_set = mem2_current_preset;
 8001fd0:	4b12      	ldr	r3, [pc, #72]	; (800201c <mem2_button_CB+0x60>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a0f      	ldr	r2, [pc, #60]	; (8002014 <mem2_button_CB+0x58>)
 8001fd6:	60d3      	str	r3, [r2, #12]
  // don't need to check output state because output control block output
  voltage_wrt (param.v_set);
 8001fd8:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <mem2_button_CB+0x58>)
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f000 ff83 	bl	8002ee8 <voltage_wrt>
  current_wrt (param.i_set);
 8001fe2:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <mem2_button_CB+0x58>)
 8001fe4:	68db      	ldr	r3, [r3, #12]
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f000 ffa8 	bl	8002f3c <current_wrt>

  led_on (MEM2_LED);
 8001fec:	2002      	movs	r0, #2
 8001fee:	f7ff fc75 	bl	80018dc <led_on>
  led_off (MEM1_LED);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f7ff fcca 	bl	800198c <led_off>
  init_cursors ();        // init encoder change resolution
 8001ff8:	f000 f86e 	bl	80020d8 <init_cursors>

  if (debug_flag) {
 8001ffc:	4b08      	ldr	r3, [pc, #32]	; (8002020 <mem2_button_CB+0x64>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d003      	beq.n	800200c <mem2_button_CB+0x50>
    printf ("Mem2 Button press\r\n");
 8002004:	4807      	ldr	r0, [pc, #28]	; (8002024 <mem2_button_CB+0x68>)
 8002006:	f006 fd63 	bl	8008ad0 <puts>
  }
  return;
 800200a:	bf00      	nop
 800200c:	bf00      	nop
}
 800200e:	bd80      	pop	{r7, pc}
 8002010:	20000068 	.word	0x20000068
 8002014:	200003a8 	.word	0x200003a8
 8002018:	2000040c 	.word	0x2000040c
 800201c:	2000006c 	.word	0x2000006c
 8002020:	20000090 	.word	0x20000090
 8002024:	0800c688 	.word	0x0800c688

08002028 <diag_system>:

int
diag_system (void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
  float temp_c = 0;
 800202e:	f04f 0300 	mov.w	r3, #0
 8002032:	607b      	str	r3, [r7, #4]
  int i2c_device = 0;
 8002034:	2300      	movs	r3, #0
 8002036:	603b      	str	r3, [r7, #0]

  printf ("\r\n\r\n\r\nRun Diagnostic Tests\r\n");
 8002038:	481e      	ldr	r0, [pc, #120]	; (80020b4 <diag_system+0x8c>)
 800203a:	f006 fd49 	bl	8008ad0 <puts>

  i2c_device = i2c_scan ();
 800203e:	f7ff fa47 	bl	80014d0 <i2c_scan>
 8002042:	6038      	str	r0, [r7, #0]
  printf ("i2c devices found: %d\r\n", i2c_device);
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	481c      	ldr	r0, [pc, #112]	; (80020b8 <diag_system+0x90>)
 8002048:	f006 fcd4 	bl	80089f4 <iprintf>

  // on board I2C items
  printf ("mcp23017_access_test: ");
 800204c:	481b      	ldr	r0, [pc, #108]	; (80020bc <diag_system+0x94>)
 800204e:	f006 fcd1 	bl	80089f4 <iprintf>
  mcp23017_access_test ();
 8002052:	f000 fe0f 	bl	8002c74 <mcp23017_access_test>
  printf ("Passed\r\n");
 8002056:	481a      	ldr	r0, [pc, #104]	; (80020c0 <diag_system+0x98>)
 8002058:	f006 fd3a 	bl	8008ad0 <puts>

  printf ("at42qt1070_access_test: ");
 800205c:	4819      	ldr	r0, [pc, #100]	; (80020c4 <diag_system+0x9c>)
 800205e:	f006 fcc9 	bl	80089f4 <iprintf>
  at42qt1070_key_status ();
 8002062:	f7ff f9f7 	bl	8001454 <at42qt1070_key_status>
  printf ("Passed\r\n");
 8002066:	4816      	ldr	r0, [pc, #88]	; (80020c0 <diag_system+0x98>)
 8002068:	f006 fd32 	bl	8008ad0 <puts>

  // remote baord I2C items
  printf ("mcp9808_access_test: ");
 800206c:	4816      	ldr	r0, [pc, #88]	; (80020c8 <diag_system+0xa0>)
 800206e:	f006 fcc1 	bl	80089f4 <iprintf>

  temp_c = mcp9808_read ();     // read and convert to Deg C
 8002072:	f000 ffb5 	bl	8002fe0 <mcp9808_read>
 8002076:	6078      	str	r0, [r7, #4]
  printf ("Passed %3.2f C\r\n", temp_c);
 8002078:	6878      	ldr	r0, [r7, #4]
 800207a:	f7fe fa41 	bl	8000500 <__aeabi_f2d>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4812      	ldr	r0, [pc, #72]	; (80020cc <diag_system+0xa4>)
 8002084:	f006 fcb6 	bl	80089f4 <iprintf>

  printf ("ina219_access_test: ");
 8002088:	4811      	ldr	r0, [pc, #68]	; (80020d0 <diag_system+0xa8>)
 800208a:	f006 fcb3 	bl	80089f4 <iprintf>
  ina219_access_test ();
 800208e:	f7ff fb72 	bl	8001776 <ina219_access_test>
  printf ("Passed\r\n");
 8002092:	480b      	ldr	r0, [pc, #44]	; (80020c0 <diag_system+0x98>)
 8002094:	f006 fd1c 	bl	8008ad0 <puts>

  printf ("mcp4728_access_test: ");
 8002098:	480e      	ldr	r0, [pc, #56]	; (80020d4 <diag_system+0xac>)
 800209a:	f006 fcab 	bl	80089f4 <iprintf>
  mcp4728_access_test();
 800209e:	f000 febe 	bl	8002e1e <mcp4728_access_test>
  printf ("Passed\r\n");
 80020a2:	4807      	ldr	r0, [pc, #28]	; (80020c0 <diag_system+0x98>)
 80020a4:	f006 fd14 	bl	8008ad0 <puts>

  return 0;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	0800c69c 	.word	0x0800c69c
 80020b8:	0800c6b8 	.word	0x0800c6b8
 80020bc:	0800c6d0 	.word	0x0800c6d0
 80020c0:	0800c6e8 	.word	0x0800c6e8
 80020c4:	0800c6f0 	.word	0x0800c6f0
 80020c8:	0800c70c 	.word	0x0800c70c
 80020cc:	0800c724 	.word	0x0800c724
 80020d0:	0800c738 	.word	0x0800c738
 80020d4:	0800c750 	.word	0x0800c750

080020d8 <init_cursors>:

void
init_cursors (void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  cursor_voltage.cursor_on = 0;
 80020dc:	4b13      	ldr	r3, [pc, #76]	; (800212c <init_cursors+0x54>)
 80020de:	2200      	movs	r2, #0
 80020e0:	601a      	str	r2, [r3, #0]
  cursor_voltage.position = 0;
 80020e2:	4b12      	ldr	r3, [pc, #72]	; (800212c <init_cursors+0x54>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	605a      	str	r2, [r3, #4]
  cursor_voltage.multi = 0;
 80020e8:	4b10      	ldr	r3, [pc, #64]	; (800212c <init_cursors+0x54>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]

  cursor_current.cursor_on = 0;
 80020ee:	4b10      	ldr	r3, [pc, #64]	; (8002130 <init_cursors+0x58>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	601a      	str	r2, [r3, #0]
  cursor_current.position = 0;
 80020f4:	4b0e      	ldr	r3, [pc, #56]	; (8002130 <init_cursors+0x58>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	605a      	str	r2, [r3, #4]
  cursor_current.multi = 0;
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <init_cursors+0x58>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	609a      	str	r2, [r3, #8]

  voltage_cursor_on = 0;
 8002100:	4b0c      	ldr	r3, [pc, #48]	; (8002134 <init_cursors+0x5c>)
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
  voltage_position = 2;
 8002106:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <init_cursors+0x60>)
 8002108:	2202      	movs	r2, #2
 800210a:	601a      	str	r2, [r3, #0]
  voltage_multi = 50;
 800210c:	4b0b      	ldr	r3, [pc, #44]	; (800213c <init_cursors+0x64>)
 800210e:	2232      	movs	r2, #50	; 0x32
 8002110:	601a      	str	r2, [r3, #0]

  current_cursor_on = 0;
 8002112:	4b0b      	ldr	r3, [pc, #44]	; (8002140 <init_cursors+0x68>)
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
  current_position = 2;
 8002118:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <init_cursors+0x6c>)
 800211a:	2202      	movs	r2, #2
 800211c:	601a      	str	r2, [r3, #0]
  current_multi = 50;
 800211e:	4b0a      	ldr	r3, [pc, #40]	; (8002148 <init_cursors+0x70>)
 8002120:	2232      	movs	r2, #50	; 0x32
 8002122:	601a      	str	r2, [r3, #0]
}
 8002124:	bf00      	nop
 8002126:	46bd      	mov	sp, r7
 8002128:	bc80      	pop	{r7}
 800212a:	4770      	bx	lr
 800212c:	20000070 	.word	0x20000070
 8002130:	2000007c 	.word	0x2000007c
 8002134:	20000414 	.word	0x20000414
 8002138:	20000418 	.word	0x20000418
 800213c:	20000088 	.word	0x20000088
 8002140:	2000041c 	.word	0x2000041c
 8002144:	20000420 	.word	0x20000420
 8002148:	2000008c 	.word	0x2000008c

0800214c <adc_read>:
 * Read ADC Channel
 *********************************************************************/

int
adc_read (int ch)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b084      	sub	sp, #16
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  int adc_val = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	60fb      	str	r3, [r7, #12]
  HAL_ADC_Start (&hadc1);       // start the adc 
 8002158:	4809      	ldr	r0, [pc, #36]	; (8002180 <adc_read+0x34>)
 800215a:	f002 fb9f 	bl	800489c <HAL_ADC_Start>

  HAL_ADC_PollForConversion (&hadc1, 100);      // poll for conversion 
 800215e:	2164      	movs	r1, #100	; 0x64
 8002160:	4807      	ldr	r0, [pc, #28]	; (8002180 <adc_read+0x34>)
 8002162:	f002 fc75 	bl	8004a50 <HAL_ADC_PollForConversion>

  adc_val = HAL_ADC_GetValue (&hadc1);  // get the adc value 
 8002166:	4806      	ldr	r0, [pc, #24]	; (8002180 <adc_read+0x34>)
 8002168:	f002 fd78 	bl	8004c5c <HAL_ADC_GetValue>
 800216c:	4603      	mov	r3, r0
 800216e:	60fb      	str	r3, [r7, #12]

  HAL_ADC_Stop (&hadc1);        // stop adc 
 8002170:	4803      	ldr	r0, [pc, #12]	; (8002180 <adc_read+0x34>)
 8002172:	f002 fc41 	bl	80049f8 <HAL_ADC_Stop>
  return adc_val;
 8002176:	68fb      	ldr	r3, [r7, #12]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20000284 	.word	0x20000284
 8002184:	00000000 	.word	0x00000000

08002188 <read_Vin>:

float
read_Vin (void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  param.v_in = ((float) adc_read (ADC_CHANNEL_0) / 104.5);      // Need 1% resistors here!
 800218c:	2000      	movs	r0, #0
 800218e:	f7ff ffdd 	bl	800214c <adc_read>
 8002192:	4603      	mov	r3, r0
 8002194:	4618      	mov	r0, r3
 8002196:	f7fe fe0d 	bl	8000db4 <__aeabi_i2f>
 800219a:	4603      	mov	r3, r0
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9af 	bl	8000500 <__aeabi_f2d>
 80021a2:	a309      	add	r3, pc, #36	; (adr r3, 80021c8 <read_Vin+0x40>)
 80021a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a8:	f7fe fb2c 	bl	8000804 <__aeabi_ddiv>
 80021ac:	4602      	mov	r2, r0
 80021ae:	460b      	mov	r3, r1
 80021b0:	4610      	mov	r0, r2
 80021b2:	4619      	mov	r1, r3
 80021b4:	f7fe fcf4 	bl	8000ba0 <__aeabi_d2f>
 80021b8:	4603      	mov	r3, r0
 80021ba:	4a05      	ldr	r2, [pc, #20]	; (80021d0 <read_Vin+0x48>)
 80021bc:	6153      	str	r3, [r2, #20]
  return param.v_in;
 80021be:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <read_Vin+0x48>)
 80021c0:	695b      	ldr	r3, [r3, #20]
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	00000000 	.word	0x00000000
 80021cc:	405a2000 	.word	0x405a2000
 80021d0:	200003a8 	.word	0x200003a8

080021d4 <read_environment>:

void
read_environment(void)
{
 80021d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021d6:	b089      	sub	sp, #36	; 0x24
 80021d8:	af04      	add	r7, sp, #16
  int temp100, vref;
  int adc0;

  temp100 = degrees_C100 ();
 80021da:	f000 f88d 	bl	80022f8 <degrees_C100>
 80021de:	60f8      	str	r0, [r7, #12]
  vref = adc_read (ADC_CHANNEL_VREFINT) * 330 / 4095;   // 
 80021e0:	2011      	movs	r0, #17
 80021e2:	f7ff ffb3 	bl	800214c <adc_read>
 80021e6:	4603      	mov	r3, r0
 80021e8:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80021ec:	fb02 f303 	mul.w	r3, r2, r3
 80021f0:	4a3b      	ldr	r2, [pc, #236]	; (80022e0 <read_environment+0x10c>)
 80021f2:	fb82 1203 	smull	r1, r2, r2, r3
 80021f6:	441a      	add	r2, r3
 80021f8:	12d2      	asrs	r2, r2, #11
 80021fa:	17db      	asrs	r3, r3, #31
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	60bb      	str	r3, [r7, #8]
  adc0 = (adc_read (ADC_CHANNEL_0) * 330 / 4095) * 11.875; // VIN_CHK
 8002200:	2000      	movs	r0, #0
 8002202:	f7ff ffa3 	bl	800214c <adc_read>
 8002206:	4603      	mov	r3, r0
 8002208:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 800220c:	fb02 f303 	mul.w	r3, r2, r3
 8002210:	4a33      	ldr	r2, [pc, #204]	; (80022e0 <read_environment+0x10c>)
 8002212:	fb82 1203 	smull	r1, r2, r2, r3
 8002216:	441a      	add	r2, r3
 8002218:	12d2      	asrs	r2, r2, #11
 800221a:	17db      	asrs	r3, r3, #31
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f7fe f95c 	bl	80004dc <__aeabi_i2d>
 8002224:	f04f 0200 	mov.w	r2, #0
 8002228:	4b2e      	ldr	r3, [pc, #184]	; (80022e4 <read_environment+0x110>)
 800222a:	f7fe f9c1 	bl	80005b0 <__aeabi_dmul>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4610      	mov	r0, r2
 8002234:	4619      	mov	r1, r3
 8002236:	f7fe fc6b 	bl	8000b10 <__aeabi_d2iz>
 800223a:	4603      	mov	r3, r0
 800223c:	607b      	str	r3, [r7, #4]
//  adc1 = read_adc (1) * 330 / 4095;
  printf ("Temperature %d.%02d C, Vref %d.%02d Volts, ch0 %d.%02d V\r\n",
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	4a29      	ldr	r2, [pc, #164]	; (80022e8 <read_environment+0x114>)
 8002242:	fb82 1203 	smull	r1, r2, r2, r3
 8002246:	1152      	asrs	r2, r2, #5
 8002248:	17db      	asrs	r3, r3, #31
 800224a:	1ad6      	subs	r6, r2, r3
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	4a26      	ldr	r2, [pc, #152]	; (80022e8 <read_environment+0x114>)
 8002250:	fb82 1203 	smull	r1, r2, r2, r3
 8002254:	1151      	asrs	r1, r2, #5
 8002256:	17da      	asrs	r2, r3, #31
 8002258:	1a88      	subs	r0, r1, r2
 800225a:	2264      	movs	r2, #100	; 0x64
 800225c:	fb00 f202 	mul.w	r2, r0, r2
 8002260:	1a98      	subs	r0, r3, r2
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	4a20      	ldr	r2, [pc, #128]	; (80022e8 <read_environment+0x114>)
 8002266:	fb82 1203 	smull	r1, r2, r2, r3
 800226a:	1152      	asrs	r2, r2, #5
 800226c:	17db      	asrs	r3, r3, #31
 800226e:	eba2 0c03 	sub.w	ip, r2, r3
 8002272:	68ba      	ldr	r2, [r7, #8]
 8002274:	4b1c      	ldr	r3, [pc, #112]	; (80022e8 <read_environment+0x114>)
 8002276:	fb83 1302 	smull	r1, r3, r3, r2
 800227a:	1159      	asrs	r1, r3, #5
 800227c:	17d3      	asrs	r3, r2, #31
 800227e:	1acb      	subs	r3, r1, r3
 8002280:	2164      	movs	r1, #100	; 0x64
 8002282:	fb01 f303 	mul.w	r3, r1, r3
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	687a      	ldr	r2, [r7, #4]
 800228a:	4917      	ldr	r1, [pc, #92]	; (80022e8 <read_environment+0x114>)
 800228c:	fb81 4102 	smull	r4, r1, r1, r2
 8002290:	1149      	asrs	r1, r1, #5
 8002292:	17d2      	asrs	r2, r2, #31
 8002294:	1a8c      	subs	r4, r1, r2
 8002296:	6879      	ldr	r1, [r7, #4]
 8002298:	4a13      	ldr	r2, [pc, #76]	; (80022e8 <read_environment+0x114>)
 800229a:	fb82 5201 	smull	r5, r2, r2, r1
 800229e:	1155      	asrs	r5, r2, #5
 80022a0:	17ca      	asrs	r2, r1, #31
 80022a2:	1aaa      	subs	r2, r5, r2
 80022a4:	2564      	movs	r5, #100	; 0x64
 80022a6:	fb05 f202 	mul.w	r2, r5, r2
 80022aa:	1a8a      	subs	r2, r1, r2
 80022ac:	9202      	str	r2, [sp, #8]
 80022ae:	9401      	str	r4, [sp, #4]
 80022b0:	9300      	str	r3, [sp, #0]
 80022b2:	4663      	mov	r3, ip
 80022b4:	4602      	mov	r2, r0
 80022b6:	4631      	mov	r1, r6
 80022b8:	480c      	ldr	r0, [pc, #48]	; (80022ec <read_environment+0x118>)
 80022ba:	f006 fb9b 	bl	80089f4 <iprintf>
          temp100 / 100, temp100 % 100, vref / 100, vref % 100, adc0 / 100, adc0 % 100);

  printf ("Vin: %3.3fV, Vtop: %sV\r\n", read_Vin(), Vtop_str);
 80022be:	f7ff ff63 	bl	8002188 <read_Vin>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7fe f91b 	bl	8000500 <__aeabi_f2d>
 80022ca:	4602      	mov	r2, r0
 80022cc:	460b      	mov	r3, r1
 80022ce:	4908      	ldr	r1, [pc, #32]	; (80022f0 <read_environment+0x11c>)
 80022d0:	9100      	str	r1, [sp, #0]
 80022d2:	4808      	ldr	r0, [pc, #32]	; (80022f4 <read_environment+0x120>)
 80022d4:	f006 fb8e 	bl	80089f4 <iprintf>
}
 80022d8:	bf00      	nop
 80022da:	3714      	adds	r7, #20
 80022dc:	46bd      	mov	sp, r7
 80022de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e0:	80080081 	.word	0x80080081
 80022e4:	4027c000 	.word	0x4027c000
 80022e8:	51eb851f 	.word	0x51eb851f
 80022ec:	0800c768 	.word	0x0800c768
 80022f0:	2000003c 	.word	0x2000003c
 80022f4:	0800c7a4 	.word	0x0800c7a4

080022f8 <degrees_C100>:

int
degrees_C100 (void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
  int vtemp;
  static const int v25 = 1365;  // see https://github.com/ve3wwg/stm32f103c8t6/issues/11

  vtemp = adc_read (ADC_CHANNEL_TEMPSENSOR);
 80022fe:	2010      	movs	r0, #16
 8002300:	f7ff ff24 	bl	800214c <adc_read>
 8002304:	6078      	str	r0, [r7, #4]
//  vtemp = (int)adc_read(ADC_CHANNEL_TEMPSENSOR) * 3300 / 4095;
  return (v25 - vtemp) * 1000 / 45 + 2500;      // temp = (1.43 - Vtemp) / 4.5 + 25.00
 8002306:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <degrees_C100+0x38>)
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002312:	fb02 f303 	mul.w	r3, r2, r3
 8002316:	4a07      	ldr	r2, [pc, #28]	; (8002334 <degrees_C100+0x3c>)
 8002318:	fb82 1203 	smull	r1, r2, r2, r3
 800231c:	441a      	add	r2, r3
 800231e:	1152      	asrs	r2, r2, #5
 8002320:	17db      	asrs	r3, r3, #31
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	f603 13c4 	addw	r3, r3, #2500	; 0x9c4
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	0800cadc 	.word	0x0800cadc
 8002334:	b60b60b7 	.word	0xb60b60b7

08002338 <lps_setup>:

int
lps_setup (void)
{
 8002338:	b5b0      	push	{r4, r5, r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af02      	add	r7, sp, #8

  printf ("=====================\r\n");
 800233e:	4832      	ldr	r0, [pc, #200]	; (8002408 <lps_setup+0xd0>)
 8002340:	f006 fbc6 	bl	8008ad0 <puts>
  printf ("=====================\r\n");
 8002344:	4830      	ldr	r0, [pc, #192]	; (8002408 <lps_setup+0xd0>)
 8002346:	f006 fbc3 	bl	8008ad0 <puts>
  printf ("%s Built on: %s @ %s\r\n", __FILE__, __DATE__, __TIME__);
 800234a:	4b30      	ldr	r3, [pc, #192]	; (800240c <lps_setup+0xd4>)
 800234c:	4a30      	ldr	r2, [pc, #192]	; (8002410 <lps_setup+0xd8>)
 800234e:	4931      	ldr	r1, [pc, #196]	; (8002414 <lps_setup+0xdc>)
 8002350:	4831      	ldr	r0, [pc, #196]	; (8002418 <lps_setup+0xe0>)
 8002352:	f006 fb4f 	bl	80089f4 <iprintf>
  printf ("%d, %s %s(%d)\r\n", i++, __FILE__, __func__, __LINE__);
 8002356:	4b31      	ldr	r3, [pc, #196]	; (800241c <lps_setup+0xe4>)
 8002358:	6819      	ldr	r1, [r3, #0]
 800235a:	1c4b      	adds	r3, r1, #1
 800235c:	4a2f      	ldr	r2, [pc, #188]	; (800241c <lps_setup+0xe4>)
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	f240 1393 	movw	r3, #403	; 0x193
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	4b2e      	ldr	r3, [pc, #184]	; (8002420 <lps_setup+0xe8>)
 8002368:	4a2a      	ldr	r2, [pc, #168]	; (8002414 <lps_setup+0xdc>)
 800236a:	482e      	ldr	r0, [pc, #184]	; (8002424 <lps_setup+0xec>)
 800236c:	f006 fb42 	bl	80089f4 <iprintf>

  HAL_Delay (100);
 8002370:	2064      	movs	r0, #100	; 0x64
 8002372:	f002 f985 	bl	8004680 <HAL_Delay>

//  i2c_scan ();
  diag_system ();
 8002376:	f7ff fe57 	bl	8002028 <diag_system>

  oled_init_real ();
 800237a:	f000 ff19 	bl	80031b0 <oled_init_real>
  oled_init_ssd1322 ();
 800237e:	f001 f8ed 	bl	800355c <oled_init_ssd1322>
  splash_scr ();
 8002382:	f001 f973 	bl	800366c <splash_scr>

  mcp23017_reset ();
 8002386:	f000 fcd5 	bl	8002d34 <mcp23017_reset>
  mcp23017_init (0xFFFF);       // 0xffff;  // default io_dir as inputs
 800238a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800238e:	f000 fcf3 	bl	8002d78 <mcp23017_init>
  // Init the hardware
  led_all_on ();
 8002392:	f7ff fae5 	bl	8001960 <led_all_on>
  ina219_reset ();
 8002396:	f7ff f9e5 	bl	8001764 <ina219_reset>
  mcp4728_init ();
 800239a:	f000 fd1d 	bl	8002dd8 <mcp4728_init>
  ina219_init ();
 800239e:	f7ff f99f 	bl	80016e0 <ina219_init>

  output_enb (0);   // Disable output
 80023a2:	2000      	movs	r0, #0
 80023a4:	f7ff fd74 	bl	8001e90 <output_enb>
  param.v_set = 0.0;
 80023a8:	4b1f      	ldr	r3, [pc, #124]	; (8002428 <lps_setup+0xf0>)
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	609a      	str	r2, [r3, #8]
  param.i_set = 1.5;
 80023b0:	4b1d      	ldr	r3, [pc, #116]	; (8002428 <lps_setup+0xf0>)
 80023b2:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80023b6:	60da      	str	r2, [r3, #12]

  voltage_wrt (param.v_set);
 80023b8:	4b1b      	ldr	r3, [pc, #108]	; (8002428 <lps_setup+0xf0>)
 80023ba:	689b      	ldr	r3, [r3, #8]
 80023bc:	4618      	mov	r0, r3
 80023be:	f000 fd93 	bl	8002ee8 <voltage_wrt>
  current_wrt (param.i_set);
 80023c2:	4b19      	ldr	r3, [pc, #100]	; (8002428 <lps_setup+0xf0>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f000 fdb8 	bl	8002f3c <current_wrt>
  printf ("v_set: %3.2fV, iset: %3.2fA\r\n", param.v_set, param.i_set);
 80023cc:	4b16      	ldr	r3, [pc, #88]	; (8002428 <lps_setup+0xf0>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	4618      	mov	r0, r3
 80023d2:	f7fe f895 	bl	8000500 <__aeabi_f2d>
 80023d6:	4604      	mov	r4, r0
 80023d8:	460d      	mov	r5, r1
 80023da:	4b13      	ldr	r3, [pc, #76]	; (8002428 <lps_setup+0xf0>)
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	4618      	mov	r0, r3
 80023e0:	f7fe f88e 	bl	8000500 <__aeabi_f2d>
 80023e4:	4602      	mov	r2, r0
 80023e6:	460b      	mov	r3, r1
 80023e8:	e9cd 2300 	strd	r2, r3, [sp]
 80023ec:	4622      	mov	r2, r4
 80023ee:	462b      	mov	r3, r5
 80023f0:	480e      	ldr	r0, [pc, #56]	; (800242c <lps_setup+0xf4>)
 80023f2:	f006 faff 	bl	80089f4 <iprintf>

  at42qt1070_show_status ();
 80023f6:	f7ff f835 	bl	8001464 <at42qt1070_show_status>

  read_environment();
 80023fa:	f7ff feeb 	bl	80021d4 <read_environment>

  return 0;
 80023fe:	2300      	movs	r3, #0
}
 8002400:	4618      	mov	r0, r3
 8002402:	46bd      	mov	sp, r7
 8002404:	bdb0      	pop	{r4, r5, r7, pc}
 8002406:	bf00      	nop
 8002408:	0800c7c0 	.word	0x0800c7c0
 800240c:	0800c7d8 	.word	0x0800c7d8
 8002410:	0800c7e4 	.word	0x0800c7e4
 8002414:	0800c7f0 	.word	0x0800c7f0
 8002418:	0800c808 	.word	0x0800c808
 800241c:	2000043c 	.word	0x2000043c
 8002420:	0800cae0 	.word	0x0800cae0
 8002424:	0800c820 	.word	0x0800c820
 8002428:	200003a8 	.word	0x200003a8
 800242c:	0800c830 	.word	0x0800c830

08002430 <lps_loop>:
 // https://electronics.stackexchange.com/questions/99915/stm32-rotary-encoder-with-hardware-interrupts
static const int8_t enc_states[] = { 0, -1, 1, 0, 1, 0, 0, -1, -1, 0, 0, 1, 0, 1, -1, 0 };

int
lps_loop (void)
{
 8002430:	b5b0      	push	{r4, r5, r7, lr}
 8002432:	b088      	sub	sp, #32
 8002434:	af00      	add	r7, sp, #0
  int line_len = 0;
 8002436:	2300      	movs	r3, #0
 8002438:	617b      	str	r3, [r7, #20]
  float amps = 0.0;
 800243a:	f04f 0300 	mov.w	r3, #0
 800243e:	613b      	str	r3, [r7, #16]
  param.v_set = 3.3;
 8002440:	4b65      	ldr	r3, [pc, #404]	; (80025d8 <lps_loop+0x1a8>)
 8002442:	4a66      	ldr	r2, [pc, #408]	; (80025dc <lps_loop+0x1ac>)
 8002444:	609a      	str	r2, [r3, #8]
  uint16_t mcp23017_io_dir = 0;
 8002446:	2300      	movs	r3, #0
 8002448:	81fb      	strh	r3, [r7, #14]

  init_cursors ();
 800244a:	f7ff fe45 	bl	80020d8 <init_cursors>
  led_all_on ();
 800244e:	f7ff fa87 	bl	8001960 <led_all_on>

//  oled_display_off();
  oled_init_real ();     // clears pix map and init th ugui driver.
 8002452:	f000 fead 	bl	80031b0 <oled_init_real>
  oled_init_ssd1322 ();
 8002456:	f001 f881 	bl	800355c <oled_init_ssd1322>

  UG_SetBackcolor (C_WHITE);
 800245a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 800245e:	f001 fdb1 	bl	8003fc4 <UG_SetBackcolor>
  UG_SetForecolor (C_BLACK);
 8002462:	2000      	movs	r0, #0
 8002464:	f001 fd9e 	bl	8003fa4 <UG_SetForecolor>

  splash_scr ();
 8002468:	f001 f900 	bl	800366c <splash_scr>

  led_all_off ();
 800246c:	f7ff fad0 	bl	8001a10 <led_all_off>

// Clear at42qt1070 "Change" interrupt line
//  gpio_set_mode (GPIOB, GPIO_MODE_INPUT, GPIO_CNF_INPUT_FLOAT, GPIO8); 

  at42qt1070_init ();           // 100millisec delay
 8002470:	f7fe ff18 	bl	80012a4 <at42qt1070_init>
  at42qt1070_det_status ();     // clear any stale status 
 8002474:	f7fe ffe6 	bl	8001444 <at42qt1070_det_status>
  at42qt1070_key_status ();     // clear any stale status
 8002478:	f7fe ffec 	bl	8001454 <at42qt1070_key_status>

  // Setup MCP23017 Outputs
  mcp23017_reset ();
 800247c:	f000 fc5a 	bl	8002d34 <mcp23017_reset>
  mcp23017_io_dir = 0xffff;     // default io_dir as inputs
 8002480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002484:	81fb      	strh	r3, [r7, #14]
  mcp23017_init (mcp23017_io_dir);
 8002486:	89fb      	ldrh	r3, [r7, #14]
 8002488:	4618      	mov	r0, r3
 800248a:	f000 fc75 	bl	8002d78 <mcp23017_init>

  // Setup interrupt registers
  mcp23017_write16 (GPINTEN_REG, 0x007f);
 800248e:	217f      	movs	r1, #127	; 0x7f
 8002490:	2004      	movs	r0, #4
 8002492:	f000 fbb3 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (DEFVAL_REG, 0x0000);
 8002496:	2100      	movs	r1, #0
 8002498:	2006      	movs	r0, #6
 800249a:	f000 fbaf 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (INTCON_REG, 0x0000);        // interrupt on rising or falling logic
 800249e:	2100      	movs	r1, #0
 80024a0:	2008      	movs	r0, #8
 80024a2:	f000 fbab 	bl	8002bfc <mcp23017_write16>

//  oled_init_all ();
  int start_time = HAL_GetTick ();
 80024a6:	f002 f8e1 	bl	800466c <HAL_GetTick>
 80024aa:	4603      	mov	r3, r0
 80024ac:	60bb      	str	r3, [r7, #8]
  int last_tick = start_time;
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	61fb      	str	r3, [r7, #28]
  int new_tick = start_time;
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	607b      	str	r3, [r7, #4]
//  int sub_64_tick = 0;
  int last_display_update_tick = start_time;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	61bb      	str	r3, [r7, #24]
//  int last_oled_update_tick = start_time;

  param.v_set = 0.0;
 80024ba:	4b47      	ldr	r3, [pc, #284]	; (80025d8 <lps_loop+0x1a8>)
 80024bc:	f04f 0200 	mov.w	r2, #0
 80024c0:	609a      	str	r2, [r3, #8]
  param.i_set = 1.5;
 80024c2:	4b45      	ldr	r3, [pc, #276]	; (80025d8 <lps_loop+0x1a8>)
 80024c4:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 80024c8:	60da      	str	r2, [r3, #12]
  voltage_wrt (param.v_set);
 80024ca:	4b43      	ldr	r3, [pc, #268]	; (80025d8 <lps_loop+0x1a8>)
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	4618      	mov	r0, r3
 80024d0:	f000 fd0a 	bl	8002ee8 <voltage_wrt>
  current_wrt (param.i_set);
 80024d4:	4b40      	ldr	r3, [pc, #256]	; (80025d8 <lps_loop+0x1a8>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	4618      	mov	r0, r3
 80024da:	f000 fd2f 	bl	8002f3c <current_wrt>

  oled_default_load ();
 80024de:	f7ff fc9f 	bl	8001e20 <oled_default_load>

  for (;;) {
    new_tick = HAL_GetTick ();
 80024e2:	f002 f8c3 	bl	800466c <HAL_GetTick>
 80024e6:	4603      	mov	r3, r0
 80024e8:	607b      	str	r3, [r7, #4]
//    printf("enc %d\r\n",new_tick);
    if (last_tick != new_tick) {
 80024ea:	69fa      	ldr	r2, [r7, #28]
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d0f7      	beq.n	80024e2 <lps_loop+0xb2>
      last_tick = new_tick;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	61fb      	str	r3, [r7, #28]
      led_toggle (DEBUG_LED);   // (OUTPUT_LED);
 80024f6:	2003      	movs	r0, #3
 80024f8:	f7ff faa0 	bl	8001a3c <led_toggle>
//      if ((sub_64_tick & 0x07) == 0){
//      cap_touch_update ();      // Should use touch GPIO pin 
//      }

      // Any change on the voltage/Current encoders
      encoders_check_status();
 80024fc:	f000 f8a8 	bl	8002650 <encoders_check_status>

      if (new_tick > (last_display_update_tick + 1000)) {
 8002500:	69bb      	ldr	r3, [r7, #24]
 8002502:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	429a      	cmp	r2, r3
 800250a:	ddea      	ble.n	80024e2 <lps_loop+0xb2>
        last_display_update_tick = new_tick;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	61bb      	str	r3, [r7, #24]
//      printf ("oled %d\r\n", new_tick);
        encoders_check_status();
 8002510:	f000 f89e 	bl	8002650 <encoders_check_status>

        oled2.volts = voltage_read ();
 8002514:	f7ff f86e 	bl	80015f4 <voltage_read>
 8002518:	4603      	mov	r3, r0
 800251a:	4a31      	ldr	r2, [pc, #196]	; (80025e0 <lps_loop+0x1b0>)
 800251c:	6013      	str	r3, [r2, #0]
        oled2.amps = current_read ();
 800251e:	f7ff f8a3 	bl	8001668 <current_read>
 8002522:	4603      	mov	r3, r0
 8002524:	4a2e      	ldr	r2, [pc, #184]	; (80025e0 <lps_loop+0x1b0>)
 8002526:	6053      	str	r3, [r2, #4]
        oled2.v_set = param.v_set;
 8002528:	4b2b      	ldr	r3, [pc, #172]	; (80025d8 <lps_loop+0x1a8>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	4a2c      	ldr	r2, [pc, #176]	; (80025e0 <lps_loop+0x1b0>)
 800252e:	60d3      	str	r3, [r2, #12]
        oled2.i_set = param.i_set;
 8002530:	4b29      	ldr	r3, [pc, #164]	; (80025d8 <lps_loop+0x1a8>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	4a2a      	ldr	r2, [pc, #168]	; (80025e0 <lps_loop+0x1b0>)
 8002536:	6113      	str	r3, [r2, #16]
        oled2.bar_len = line_len = (int) ((amps * 256.0) / param.i_set);
 8002538:	6938      	ldr	r0, [r7, #16]
 800253a:	f7fd ffe1 	bl	8000500 <__aeabi_f2d>
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	4b28      	ldr	r3, [pc, #160]	; (80025e4 <lps_loop+0x1b4>)
 8002544:	f7fe f834 	bl	80005b0 <__aeabi_dmul>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	4614      	mov	r4, r2
 800254e:	461d      	mov	r5, r3
 8002550:	4b21      	ldr	r3, [pc, #132]	; (80025d8 <lps_loop+0x1a8>)
 8002552:	68db      	ldr	r3, [r3, #12]
 8002554:	4618      	mov	r0, r3
 8002556:	f7fd ffd3 	bl	8000500 <__aeabi_f2d>
 800255a:	4602      	mov	r2, r0
 800255c:	460b      	mov	r3, r1
 800255e:	4620      	mov	r0, r4
 8002560:	4629      	mov	r1, r5
 8002562:	f7fe f94f 	bl	8000804 <__aeabi_ddiv>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	4610      	mov	r0, r2
 800256c:	4619      	mov	r1, r3
 800256e:	f7fe facf 	bl	8000b10 <__aeabi_d2iz>
 8002572:	4603      	mov	r3, r0
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	4a1a      	ldr	r2, [pc, #104]	; (80025e0 <lps_loop+0x1b0>)
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	6093      	str	r3, [r2, #8]
        oled2.lps_mode = CV;
 800257c:	4b18      	ldr	r3, [pc, #96]	; (80025e0 <lps_loop+0x1b0>)
 800257e:	2200      	movs	r2, #0
 8002580:	615a      	str	r2, [r3, #20]
        oled2.temp_c = mcp9808_read ();
 8002582:	f000 fd2d 	bl	8002fe0 <mcp9808_read>
 8002586:	4603      	mov	r3, r0
 8002588:	4a15      	ldr	r2, [pc, #84]	; (80025e0 <lps_loop+0x1b0>)
 800258a:	6193      	str	r3, [r2, #24]
        oled2.top_voltage_limit = top_voltage_limit;
 800258c:	4b16      	ldr	r3, [pc, #88]	; (80025e8 <lps_loop+0x1b8>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a13      	ldr	r2, [pc, #76]	; (80025e0 <lps_loop+0x1b0>)
 8002592:	61d3      	str	r3, [r2, #28]
        oled2.Vin = read_Vin ();
 8002594:	f7ff fdf8 	bl	8002188 <read_Vin>
 8002598:	4603      	mov	r3, r0
 800259a:	4a11      	ldr	r2, [pc, #68]	; (80025e0 <lps_loop+0x1b0>)
 800259c:	6213      	str	r3, [r2, #32]

        encoders_check_status();
 800259e:	f000 f857 	bl	8002650 <encoders_check_status>

//      oled2.Vtop = 9.1;
//      oled2.ticks = param.ticks & 0xff;
        oled2.output_state = param.out_on;      // output_state;
 80025a2:	4b0d      	ldr	r3, [pc, #52]	; (80025d8 <lps_loop+0x1a8>)
 80025a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025a6:	4a0e      	ldr	r2, [pc, #56]	; (80025e0 <lps_loop+0x1b0>)
 80025a8:	6253      	str	r3, [r2, #36]	; 0x24
        oled2.ticks = HAL_GetTick () % 100;     // TaskGetTickCount () / 1000);
 80025aa:	f002 f85f 	bl	800466c <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	4b0e      	ldr	r3, [pc, #56]	; (80025ec <lps_loop+0x1bc>)
 80025b2:	fba3 1302 	umull	r1, r3, r3, r2
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	2164      	movs	r1, #100	; 0x64
 80025ba:	fb01 f303 	mul.w	r3, r1, r3
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	461a      	mov	r2, r3
 80025c2:	4b07      	ldr	r3, [pc, #28]	; (80025e0 <lps_loop+0x1b0>)
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28
        oled_update (&oled2);  // build screen picture
 80025c6:	4806      	ldr	r0, [pc, #24]	; (80025e0 <lps_loop+0x1b0>)
 80025c8:	f000 fa2c 	bl	8002a24 <oled_update>

        encoders_check_status();
 80025cc:	f000 f840 	bl	8002650 <encoders_check_status>

        oled_update_ssd1322 (); // Send to OLED
 80025d0:	f000 fe1a 	bl	8003208 <oled_update_ssd1322>
    new_tick = HAL_GetTick ();
 80025d4:	e785      	b.n	80024e2 <lps_loop+0xb2>
 80025d6:	bf00      	nop
 80025d8:	200003a8 	.word	0x200003a8
 80025dc:	40533333 	.word	0x40533333
 80025e0:	200003e0 	.word	0x200003e0
 80025e4:	40700000 	.word	0x40700000
 80025e8:	2000005c 	.word	0x2000005c
 80025ec:	51eb851f 	.word	0x51eb851f

080025f0 <cap_touch_update>:
  }
}

void
cap_touch_update (void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
  uint8_t key_status = 0;
 80025f6:	2300      	movs	r3, #0
 80025f8:	71fb      	strb	r3, [r7, #7]
//  static volatile int press_time = 0;
//  static volatile int release_time = 0;
//  static volatile int press_time_diff = 0;
//  static volatile int press_long = 0;

  if (HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_8) == 0) {
 80025fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025fe:	4813      	ldr	r0, [pc, #76]	; (800264c <cap_touch_update+0x5c>)
 8002600:	f002 ff44 	bl	800548c <HAL_GPIO_ReadPin>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d11b      	bne.n	8002642 <cap_touch_update+0x52>

    at42qt1070_det_status ();
 800260a:	f7fe ff1b 	bl	8001444 <at42qt1070_det_status>
    key_status = at42qt1070_key_status () & 0x07;
 800260e:	f7fe ff21 	bl	8001454 <at42qt1070_key_status>
 8002612:	4603      	mov	r3, r0
 8002614:	f003 0307 	and.w	r3, r3, #7
 8002618:	71fb      	strb	r3, [r7, #7]
//    switch (key_value) {
    switch (key_status) {
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	2b04      	cmp	r3, #4
 800261e:	d00c      	beq.n	800263a <cap_touch_update+0x4a>
 8002620:	2b04      	cmp	r3, #4
 8002622:	dc0e      	bgt.n	8002642 <cap_touch_update+0x52>
 8002624:	2b01      	cmp	r3, #1
 8002626:	d002      	beq.n	800262e <cap_touch_update+0x3e>
 8002628:	2b02      	cmp	r3, #2
 800262a:	d003      	beq.n	8002634 <cap_touch_update+0x44>
      case 4:
        output_button_CB (0);
        break;
    }
  }
}
 800262c:	e009      	b.n	8002642 <cap_touch_update+0x52>
        mem1_button_CB ();
 800262e:	f7ff fc8f 	bl	8001f50 <mem1_button_CB>
        break;
 8002632:	e006      	b.n	8002642 <cap_touch_update+0x52>
        mem2_button_CB ();
 8002634:	f7ff fcc2 	bl	8001fbc <mem2_button_CB>
        break;
 8002638:	e003      	b.n	8002642 <cap_touch_update+0x52>
        output_button_CB (0);
 800263a:	2000      	movs	r0, #0
 800263c:	f7ff fc50 	bl	8001ee0 <output_button_CB>
        break;
 8002640:	bf00      	nop
}
 8002642:	bf00      	nop
 8002644:	3708      	adds	r7, #8
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	40010c00 	.word	0x40010c00

08002650 <encoders_check_status>:

void encoders_check_status(void) 
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
  uint16_t mcp23017_inputs = 0;
 8002656:	2300      	movs	r3, #0
 8002658:	80fb      	strh	r3, [r7, #6]

  if (HAL_GPIO_ReadPin (GPIOB, GPIO_PIN_0) == 0) {
 800265a:	2101      	movs	r1, #1
 800265c:	480f      	ldr	r0, [pc, #60]	; (800269c <encoders_check_status+0x4c>)
 800265e:	f002 ff15 	bl	800548c <HAL_GPIO_ReadPin>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d112      	bne.n	800268e <encoders_check_status+0x3e>
       mcp23017_inputs = mcp23017_read16 (GPIO_REG);
 8002668:	2012      	movs	r0, #18
 800266a:	f000 fb13 	bl	8002c94 <mcp23017_read16>
 800266e:	4603      	mov	r3, r0
 8002670:	80fb      	strh	r3, [r7, #6]
      rotaryVoltageProcess (mcp23017_inputs & 0x07);  // Only these encoders bits
 8002672:	88fb      	ldrh	r3, [r7, #6]
 8002674:	f003 0307 	and.w	r3, r3, #7
 8002678:	4618      	mov	r0, r3
 800267a:	f000 f811 	bl	80026a0 <rotaryVoltageProcess>

      rotaryCurrentProcess ((mcp23017_inputs >> 3) & 0x7);    // Only these encoders bits
 800267e:	88fb      	ldrh	r3, [r7, #6]
 8002680:	08db      	lsrs	r3, r3, #3
 8002682:	b29b      	uxth	r3, r3
 8002684:	f003 0307 	and.w	r3, r3, #7
 8002688:	4618      	mov	r0, r3
 800268a:	f000 f8ed 	bl	8002868 <rotaryCurrentProcess>
  }
  cap_touch_update ();      // Should use touch GPIO pin 
 800268e:	f7ff ffaf 	bl	80025f0 <cap_touch_update>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40010c00 	.word	0x40010c00

080026a0 <rotaryVoltageProcess>:

void
rotaryVoltageProcess (int encoder_inputs)
{
 80026a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026a2:	b089      	sub	sp, #36	; 0x24
 80026a4:	af04      	add	r7, sp, #16
 80026a6:	6078      	str	r0, [r7, #4]
  float millivolts = 0.0;
 80026a8:	f04f 0300 	mov.w	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
  static int last_encoder_inputs;

  encoder_inputs &= 0x7;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	f003 0307 	and.w	r3, r3, #7
 80026b4:	607b      	str	r3, [r7, #4]
  /* Check for V encoder bit change */
  if (last_encoder_inputs == encoder_inputs) {
 80026b6:	4b5e      	ldr	r3, [pc, #376]	; (8002830 <rotaryVoltageProcess+0x190>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	429a      	cmp	r2, r3
 80026be:	f000 80ac 	beq.w	800281a <rotaryVoltageProcess+0x17a>
    // Just return if no change
    return;
  }
  V_RotaryCurrentState = encoder_inputs & 3;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	b2da      	uxtb	r2, r3
 80026cc:	4b59      	ldr	r3, [pc, #356]	; (8002834 <rotaryVoltageProcess+0x194>)
 80026ce:	701a      	strb	r2, [r3, #0]
  V_RotaryTransition = (V_RotaryTransition << 2) | V_RotaryCurrentState;
 80026d0:	4b59      	ldr	r3, [pc, #356]	; (8002838 <rotaryVoltageProcess+0x198>)
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	b25a      	sxtb	r2, r3
 80026d8:	4b56      	ldr	r3, [pc, #344]	; (8002834 <rotaryVoltageProcess+0x194>)
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	b25b      	sxtb	r3, r3
 80026de:	4313      	orrs	r3, r2
 80026e0:	b25b      	sxtb	r3, r3
 80026e2:	b2da      	uxtb	r2, r3
 80026e4:	4b54      	ldr	r3, [pc, #336]	; (8002838 <rotaryVoltageProcess+0x198>)
 80026e6:	701a      	strb	r2, [r3, #0]
  V_RotaryPosition = V_RotaryPosition + enc_states[V_RotaryTransition & 0x0F];
 80026e8:	4b53      	ldr	r3, [pc, #332]	; (8002838 <rotaryVoltageProcess+0x198>)
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	f003 030f 	and.w	r3, r3, #15
 80026f0:	4a52      	ldr	r2, [pc, #328]	; (800283c <rotaryVoltageProcess+0x19c>)
 80026f2:	56d3      	ldrsb	r3, [r2, r3]
 80026f4:	461a      	mov	r2, r3
 80026f6:	4b52      	ldr	r3, [pc, #328]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4413      	add	r3, r2
 80026fc:	4a50      	ldr	r2, [pc, #320]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 80026fe:	6013      	str	r3, [r2, #0]
  if (V_RotaryPosition != V_RotaryPosition_last) {
 8002700:	4b4f      	ldr	r3, [pc, #316]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b4f      	ldr	r3, [pc, #316]	; (8002844 <rotaryVoltageProcess+0x1a4>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	429a      	cmp	r2, r3
 800270a:	d072      	beq.n	80027f2 <rotaryVoltageProcess+0x152>
    printf ("V encoder: %d, %d\r\n", encoder_inputs & 3, V_RotaryPosition);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	f003 0303 	and.w	r3, r3, #3
 8002712:	4a4b      	ldr	r2, [pc, #300]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 8002714:	6812      	ldr	r2, [r2, #0]
 8002716:	4619      	mov	r1, r3
 8002718:	484b      	ldr	r0, [pc, #300]	; (8002848 <rotaryVoltageProcess+0x1a8>)
 800271a:	f006 f96b 	bl	80089f4 <iprintf>
    V_RotaryPosition_last = V_RotaryPosition;
 800271e:	4b48      	ldr	r3, [pc, #288]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a48      	ldr	r2, [pc, #288]	; (8002844 <rotaryVoltageProcess+0x1a4>)
 8002724:	6013      	str	r3, [r2, #0]
    millivolts = (float) ((enc_states[V_RotaryTransition & 0x0F] * voltage_multi) * 0.001);
 8002726:	4b44      	ldr	r3, [pc, #272]	; (8002838 <rotaryVoltageProcess+0x198>)
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	4a43      	ldr	r2, [pc, #268]	; (800283c <rotaryVoltageProcess+0x19c>)
 8002730:	56d3      	ldrsb	r3, [r2, r3]
 8002732:	461a      	mov	r2, r3
 8002734:	4b45      	ldr	r3, [pc, #276]	; (800284c <rotaryVoltageProcess+0x1ac>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	fb02 f303 	mul.w	r3, r2, r3
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd fecd 	bl	80004dc <__aeabi_i2d>
 8002742:	a339      	add	r3, pc, #228	; (adr r3, 8002828 <rotaryVoltageProcess+0x188>)
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	f7fd ff32 	bl	80005b0 <__aeabi_dmul>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fa24 	bl	8000ba0 <__aeabi_d2f>
 8002758:	4603      	mov	r3, r0
 800275a:	60fb      	str	r3, [r7, #12]
    param.v_set -= millivolts;  // why neg
 800275c:	4b3c      	ldr	r3, [pc, #240]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 800275e:	689b      	ldr	r3, [r3, #8]
 8002760:	68f9      	ldr	r1, [r7, #12]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fe fa70 	bl	8000c48 <__aeabi_fsub>
 8002768:	4603      	mov	r3, r0
 800276a:	461a      	mov	r2, r3
 800276c:	4b38      	ldr	r3, [pc, #224]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 800276e:	609a      	str	r2, [r3, #8]
    printf ("V encoder: %d, %d, %2.2f %3.2f\r\n", encoder_inputs & 3, V_RotaryPosition, millivolts,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	f003 0603 	and.w	r6, r3, #3
 8002776:	4b32      	ldr	r3, [pc, #200]	; (8002840 <rotaryVoltageProcess+0x1a0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	68f8      	ldr	r0, [r7, #12]
 800277e:	f7fd febf 	bl	8000500 <__aeabi_f2d>
 8002782:	4604      	mov	r4, r0
 8002784:	460d      	mov	r5, r1
            param.v_set);
 8002786:	4b32      	ldr	r3, [pc, #200]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 8002788:	689b      	ldr	r3, [r3, #8]
    printf ("V encoder: %d, %d, %2.2f %3.2f\r\n", encoder_inputs & 3, V_RotaryPosition, millivolts,
 800278a:	4618      	mov	r0, r3
 800278c:	f7fd feb8 	bl	8000500 <__aeabi_f2d>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002798:	e9cd 4500 	strd	r4, r5, [sp]
 800279c:	683a      	ldr	r2, [r7, #0]
 800279e:	4631      	mov	r1, r6
 80027a0:	482c      	ldr	r0, [pc, #176]	; (8002854 <rotaryVoltageProcess+0x1b4>)
 80027a2:	f006 f927 	bl	80089f4 <iprintf>
    // Check for legal voltage range
    if (param.v_set > top_voltage_limit) {
 80027a6:	4b2a      	ldr	r3, [pc, #168]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	4a2b      	ldr	r2, [pc, #172]	; (8002858 <rotaryVoltageProcess+0x1b8>)
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	4611      	mov	r1, r2
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fe fd0f 	bl	80011d4 <__aeabi_fcmpgt>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <rotaryVoltageProcess+0x124>
      param.v_set = top_voltage_limit;
 80027bc:	4b26      	ldr	r3, [pc, #152]	; (8002858 <rotaryVoltageProcess+0x1b8>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a23      	ldr	r2, [pc, #140]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027c2:	6093      	str	r3, [r2, #8]
    }
    if (param.v_set < 0.0) {
 80027c4:	4b22      	ldr	r3, [pc, #136]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027c6:	689b      	ldr	r3, [r3, #8]
 80027c8:	f04f 0100 	mov.w	r1, #0
 80027cc:	4618      	mov	r0, r3
 80027ce:	f7fe fce3 	bl	8001198 <__aeabi_fcmplt>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d003      	beq.n	80027e0 <rotaryVoltageProcess+0x140>
      param.v_set = 0.0;
 80027d8:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	609a      	str	r2, [r3, #8]
    }
    last_voltage_preset = param.v_set; // what does last_voltage_preset do?
 80027e0:	4b1b      	ldr	r3, [pc, #108]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	4a1d      	ldr	r2, [pc, #116]	; (800285c <rotaryVoltageProcess+0x1bc>)
 80027e6:	6013      	str	r3, [r2, #0]
    voltage_wrt (param.v_set);
 80027e8:	4b19      	ldr	r3, [pc, #100]	; (8002850 <rotaryVoltageProcess+0x1b0>)
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	4618      	mov	r0, r3
 80027ee:	f000 fb7b 	bl	8002ee8 <voltage_wrt>
  }

  // Get the SW buttons edge state
  if ((last_encoder_inputs & 1 << 2) != (encoder_inputs & 1 << 2)) {
 80027f2:	4b0f      	ldr	r3, [pc, #60]	; (8002830 <rotaryVoltageProcess+0x190>)
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	4053      	eors	r3, r2
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d007      	beq.n	8002812 <rotaryVoltageProcess+0x172>
    if ((encoder_inputs & 1 << 2) == 0) {
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	2b00      	cmp	r3, #0
 800280a:	d102      	bne.n	8002812 <rotaryVoltageProcess+0x172>
//          voltage_button (sw_state);
      printf ("V encoder button pressed!\r\n");
 800280c:	4814      	ldr	r0, [pc, #80]	; (8002860 <rotaryVoltageProcess+0x1c0>)
 800280e:	f006 f95f 	bl	8008ad0 <puts>
    }
  }
  last_encoder_inputs = encoder_inputs;
 8002812:	4a07      	ldr	r2, [pc, #28]	; (8002830 <rotaryVoltageProcess+0x190>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e000      	b.n	800281c <rotaryVoltageProcess+0x17c>
    return;
 800281a:	bf00      	nop
}
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002822:	bf00      	nop
 8002824:	f3af 8000 	nop.w
 8002828:	d2f1a9fc 	.word	0xd2f1a9fc
 800282c:	3f50624d 	.word	0x3f50624d
 8002830:	20000440 	.word	0x20000440
 8002834:	20000424 	.word	0x20000424
 8002838:	20000425 	.word	0x20000425
 800283c:	0800cacc 	.word	0x0800cacc
 8002840:	20000428 	.word	0x20000428
 8002844:	2000042c 	.word	0x2000042c
 8002848:	0800c850 	.word	0x0800c850
 800284c:	20000088 	.word	0x20000088
 8002850:	200003a8 	.word	0x200003a8
 8002854:	0800c864 	.word	0x0800c864
 8002858:	2000005c 	.word	0x2000005c
 800285c:	2000040c 	.word	0x2000040c
 8002860:	0800c888 	.word	0x0800c888
 8002864:	00000000 	.word	0x00000000

08002868 <rotaryCurrentProcess>:

void
rotaryCurrentProcess (int encoder_inputs)
{
 8002868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800286a:	b089      	sub	sp, #36	; 0x24
 800286c:	af04      	add	r7, sp, #16
 800286e:	6078      	str	r0, [r7, #4]
  float milliamps = 0.0;
 8002870:	f04f 0300 	mov.w	r3, #0
 8002874:	60fb      	str	r3, [r7, #12]
  static int last_encoder_inputs;

  encoder_inputs = encoder_inputs & 0x7;;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	f003 0307 	and.w	r3, r3, #7
 800287c:	607b      	str	r3, [r7, #4]
  /* Check for I encoders bit change */
  if (last_encoder_inputs == (encoder_inputs)) {
 800287e:	4b5e      	ldr	r3, [pc, #376]	; (80029f8 <rotaryCurrentProcess+0x190>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	429a      	cmp	r2, r3
 8002886:	f000 80af 	beq.w	80029e8 <rotaryCurrentProcess+0x180>
    return; // Just return if no change
  }

  // Process current encoder changes
  I_RotaryCurrentState = encoder_inputs & 3;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	b2db      	uxtb	r3, r3
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	b2da      	uxtb	r2, r3
 8002894:	4b59      	ldr	r3, [pc, #356]	; (80029fc <rotaryCurrentProcess+0x194>)
 8002896:	701a      	strb	r2, [r3, #0]
  I_RotaryTransition = (I_RotaryTransition << 2) | I_RotaryCurrentState;
 8002898:	4b59      	ldr	r3, [pc, #356]	; (8002a00 <rotaryCurrentProcess+0x198>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	b25a      	sxtb	r2, r3
 80028a0:	4b56      	ldr	r3, [pc, #344]	; (80029fc <rotaryCurrentProcess+0x194>)
 80028a2:	781b      	ldrb	r3, [r3, #0]
 80028a4:	b25b      	sxtb	r3, r3
 80028a6:	4313      	orrs	r3, r2
 80028a8:	b25b      	sxtb	r3, r3
 80028aa:	b2da      	uxtb	r2, r3
 80028ac:	4b54      	ldr	r3, [pc, #336]	; (8002a00 <rotaryCurrentProcess+0x198>)
 80028ae:	701a      	strb	r2, [r3, #0]
  I_RotaryPosition = I_RotaryPosition + enc_states[I_RotaryTransition & 0x0F];
 80028b0:	4b53      	ldr	r3, [pc, #332]	; (8002a00 <rotaryCurrentProcess+0x198>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	f003 030f 	and.w	r3, r3, #15
 80028b8:	4a52      	ldr	r2, [pc, #328]	; (8002a04 <rotaryCurrentProcess+0x19c>)
 80028ba:	56d3      	ldrsb	r3, [r2, r3]
 80028bc:	461a      	mov	r2, r3
 80028be:	4b52      	ldr	r3, [pc, #328]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4413      	add	r3, r2
 80028c4:	4a50      	ldr	r2, [pc, #320]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028c6:	6013      	str	r3, [r2, #0]
  if (I_RotaryPosition != I_RotaryPosition_last) {
 80028c8:	4b4f      	ldr	r3, [pc, #316]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	4b4f      	ldr	r3, [pc, #316]	; (8002a0c <rotaryCurrentProcess+0x1a4>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d075      	beq.n	80029c0 <rotaryCurrentProcess+0x158>
    printf ("I encoder: %d, %d\r\n", (encoder_inputs >> 3) & 3, I_RotaryPosition);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	10db      	asrs	r3, r3, #3
 80028d8:	f003 0303 	and.w	r3, r3, #3
 80028dc:	4a4a      	ldr	r2, [pc, #296]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028de:	6812      	ldr	r2, [r2, #0]
 80028e0:	4619      	mov	r1, r3
 80028e2:	484b      	ldr	r0, [pc, #300]	; (8002a10 <rotaryCurrentProcess+0x1a8>)
 80028e4:	f006 f886 	bl	80089f4 <iprintf>
    I_RotaryPosition_last = I_RotaryPosition;
 80028e8:	4b47      	ldr	r3, [pc, #284]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a47      	ldr	r2, [pc, #284]	; (8002a0c <rotaryCurrentProcess+0x1a4>)
 80028ee:	6013      	str	r3, [r2, #0]
    printf ("I encoder: %d, %d, %2.2f %3.2f\r\n", (encoder_inputs >> 3) & 3,
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	10db      	asrs	r3, r3, #3
 80028f4:	f003 0603 	and.w	r6, r3, #3
 80028f8:	4b43      	ldr	r3, [pc, #268]	; (8002a08 <rotaryCurrentProcess+0x1a0>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	603b      	str	r3, [r7, #0]
 80028fe:	68f8      	ldr	r0, [r7, #12]
 8002900:	f7fd fdfe 	bl	8000500 <__aeabi_f2d>
 8002904:	4604      	mov	r4, r0
 8002906:	460d      	mov	r5, r1
            I_RotaryPosition, milliamps, param.i_set);
 8002908:	4b42      	ldr	r3, [pc, #264]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 800290a:	68db      	ldr	r3, [r3, #12]
    printf ("I encoder: %d, %d, %2.2f %3.2f\r\n", (encoder_inputs >> 3) & 3,
 800290c:	4618      	mov	r0, r3
 800290e:	f7fd fdf7 	bl	8000500 <__aeabi_f2d>
 8002912:	4602      	mov	r2, r0
 8002914:	460b      	mov	r3, r1
 8002916:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800291a:	e9cd 4500 	strd	r4, r5, [sp]
 800291e:	683a      	ldr	r2, [r7, #0]
 8002920:	4631      	mov	r1, r6
 8002922:	483d      	ldr	r0, [pc, #244]	; (8002a18 <rotaryCurrentProcess+0x1b0>)
 8002924:	f006 f866 	bl	80089f4 <iprintf>
    milliamps = (float) ((enc_states[I_RotaryTransition & 0x0F] * current_multi) * 0.001);
 8002928:	4b35      	ldr	r3, [pc, #212]	; (8002a00 <rotaryCurrentProcess+0x198>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	f003 030f 	and.w	r3, r3, #15
 8002930:	4a34      	ldr	r2, [pc, #208]	; (8002a04 <rotaryCurrentProcess+0x19c>)
 8002932:	56d3      	ldrsb	r3, [r2, r3]
 8002934:	461a      	mov	r2, r3
 8002936:	4b39      	ldr	r3, [pc, #228]	; (8002a1c <rotaryCurrentProcess+0x1b4>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	fb02 f303 	mul.w	r3, r2, r3
 800293e:	4618      	mov	r0, r3
 8002940:	f7fd fdcc 	bl	80004dc <__aeabi_i2d>
 8002944:	a32a      	add	r3, pc, #168	; (adr r3, 80029f0 <rotaryCurrentProcess+0x188>)
 8002946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800294a:	f7fd fe31 	bl	80005b0 <__aeabi_dmul>
 800294e:	4602      	mov	r2, r0
 8002950:	460b      	mov	r3, r1
 8002952:	4610      	mov	r0, r2
 8002954:	4619      	mov	r1, r3
 8002956:	f7fe f923 	bl	8000ba0 <__aeabi_d2f>
 800295a:	4603      	mov	r3, r0
 800295c:	60fb      	str	r3, [r7, #12]
    param.i_set -= milliamps;
 800295e:	4b2d      	ldr	r3, [pc, #180]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	68f9      	ldr	r1, [r7, #12]
 8002964:	4618      	mov	r0, r3
 8002966:	f7fe f96f 	bl	8000c48 <__aeabi_fsub>
 800296a:	4603      	mov	r3, r0
 800296c:	461a      	mov	r2, r3
 800296e:	4b29      	ldr	r3, [pc, #164]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 8002970:	60da      	str	r2, [r3, #12]
    if (param.i_set > 1.5) {
 8002972:	4b28      	ldr	r3, [pc, #160]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800297a:	4618      	mov	r0, r3
 800297c:	f7fe fc2a 	bl	80011d4 <__aeabi_fcmpgt>
 8002980:	4603      	mov	r3, r0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <rotaryCurrentProcess+0x126>
      param.i_set = 1.5;
 8002986:	4b23      	ldr	r3, [pc, #140]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 8002988:	f04f 527f 	mov.w	r2, #1069547520	; 0x3fc00000
 800298c:	60da      	str	r2, [r3, #12]
    }
    if (param.i_set < 0.0) {
 800298e:	4b21      	ldr	r3, [pc, #132]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 8002990:	68db      	ldr	r3, [r3, #12]
 8002992:	f04f 0100 	mov.w	r1, #0
 8002996:	4618      	mov	r0, r3
 8002998:	f7fe fbfe 	bl	8001198 <__aeabi_fcmplt>
 800299c:	4603      	mov	r3, r0
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <rotaryCurrentProcess+0x142>
      param.i_set = 0.0;
 80029a2:	4b1c      	ldr	r3, [pc, #112]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 80029a4:	f04f 0200 	mov.w	r2, #0
 80029a8:	60da      	str	r2, [r3, #12]
    }
    led_off (MEM1_LED);
 80029aa:	2001      	movs	r0, #1
 80029ac:	f7fe ffee 	bl	800198c <led_off>
    led_off (MEM2_LED);
 80029b0:	2002      	movs	r0, #2
 80029b2:	f7fe ffeb 	bl	800198c <led_off>
    current_wrt (param.i_set);
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <rotaryCurrentProcess+0x1ac>)
 80029b8:	68db      	ldr	r3, [r3, #12]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 fabe 	bl	8002f3c <current_wrt>
  }

  // Get the SW buttons edge state
  if ((last_encoder_inputs & 1 << 2) != (encoder_inputs & 1 << 2)) {
 80029c0:	4b0d      	ldr	r3, [pc, #52]	; (80029f8 <rotaryCurrentProcess+0x190>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4053      	eors	r3, r2
 80029c8:	f003 0304 	and.w	r3, r3, #4
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d007      	beq.n	80029e0 <rotaryCurrentProcess+0x178>
    if ((encoder_inputs & 1 << 2) == 0) {
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f003 0304 	and.w	r3, r3, #4
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d102      	bne.n	80029e0 <rotaryCurrentProcess+0x178>
//          current_button (sw_state);
      printf ("I encoder button pressed!\r\n");
 80029da:	4811      	ldr	r0, [pc, #68]	; (8002a20 <rotaryCurrentProcess+0x1b8>)
 80029dc:	f006 f878 	bl	8008ad0 <puts>
    }
  }

  last_encoder_inputs = encoder_inputs;;
 80029e0:	4a05      	ldr	r2, [pc, #20]	; (80029f8 <rotaryCurrentProcess+0x190>)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e000      	b.n	80029ea <rotaryCurrentProcess+0x182>
    return; // Just return if no change
 80029e8:	bf00      	nop
}
 80029ea:	3714      	adds	r7, #20
 80029ec:	46bd      	mov	sp, r7
 80029ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80029f4:	3f50624d 	.word	0x3f50624d
 80029f8:	20000444 	.word	0x20000444
 80029fc:	20000430 	.word	0x20000430
 8002a00:	20000431 	.word	0x20000431
 8002a04:	0800cacc 	.word	0x0800cacc
 8002a08:	20000434 	.word	0x20000434
 8002a0c:	20000438 	.word	0x20000438
 8002a10:	0800c8a4 	.word	0x0800c8a4
 8002a14:	200003a8 	.word	0x200003a8
 8002a18:	0800c8b8 	.word	0x0800c8b8
 8002a1c:	2000008c 	.word	0x2000008c
 8002a20:	0800c8dc 	.word	0x0800c8dc

08002a24 <oled_update>:

void
oled_update (oled_values_t * p)
{
 8002a24:	b5b0      	push	{r4, r5, r7, lr}
 8002a26:	b09a      	sub	sp, #104	; 0x68
 8002a28:	af04      	add	r7, sp, #16
 8002a2a:	6078      	str	r0, [r7, #4]
  char buf[60];
  char str[20];

  clear_pixmap ();        // Without this we get overlap chars
 8002a2c:	f000 fbe0 	bl	80031f0 <clear_pixmap>
  UG_SetBackcolor (C_WHITE);
 8002a30:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8002a34:	f001 fac6 	bl	8003fc4 <UG_SetBackcolor>
  UG_SetForecolor (C_BLACK);
 8002a38:	2000      	movs	r0, #0
 8002a3a:	f001 fab3 	bl	8003fa4 <UG_SetForecolor>
  UG_FontSelect (&FONT_12X16);
 8002a3e:	4863      	ldr	r0, [pc, #396]	; (8002bcc <oled_update+0x1a8>)
 8002a40:	f001 f91c 	bl	8003c7c <UG_FontSelect>

  snprintf (buf, sizeof buf, "Out: %3.3fV, %3.3fA", p->volts, p->amps);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fd fd59 	bl	8000500 <__aeabi_f2d>
 8002a4e:	4604      	mov	r4, r0
 8002a50:	460d      	mov	r5, r1
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fd fd52 	bl	8000500 <__aeabi_f2d>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	f107 001c 	add.w	r0, r7, #28
 8002a64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a68:	e9cd 4500 	strd	r4, r5, [sp]
 8002a6c:	4a58      	ldr	r2, [pc, #352]	; (8002bd0 <oled_update+0x1ac>)
 8002a6e:	213c      	movs	r1, #60	; 0x3c
 8002a70:	f006 f836 	bl	8008ae0 <sniprintf>
  UG_PutString (0, 0, buf);
 8002a74:	f107 031c 	add.w	r3, r7, #28
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f001 f9ef 	bl	8003e60 <UG_PutString>

  // Draw analog line matching percentage of load current limit.
  for (i = 0; i < 8; i++) {     // draw four lines
 8002a82:	4b54      	ldr	r3, [pc, #336]	; (8002bd4 <oled_update+0x1b0>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	601a      	str	r2, [r3, #0]
 8002a88:	e018      	b.n	8002abc <oled_update+0x98>
    // Full scale set to current limit
    UG_DrawLine (0, BAR_ROW + i, p->bar_len, BAR_ROW + i, C_BLACK);
 8002a8a:	4b52      	ldr	r3, [pc, #328]	; (8002bd4 <oled_update+0x1b0>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	3311      	adds	r3, #17
 8002a92:	b29b      	uxth	r3, r3
 8002a94:	b219      	sxth	r1, r3
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	b21a      	sxth	r2, r3
 8002a9c:	4b4d      	ldr	r3, [pc, #308]	; (8002bd4 <oled_update+0x1b0>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	b29b      	uxth	r3, r3
 8002aa2:	3311      	adds	r3, #17
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	b21b      	sxth	r3, r3
 8002aa8:	2000      	movs	r0, #0
 8002aaa:	9000      	str	r0, [sp, #0]
 8002aac:	2000      	movs	r0, #0
 8002aae:	f001 f8fb 	bl	8003ca8 <UG_DrawLine>
  for (i = 0; i < 8; i++) {     // draw four lines
 8002ab2:	4b48      	ldr	r3, [pc, #288]	; (8002bd4 <oled_update+0x1b0>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	3301      	adds	r3, #1
 8002ab8:	4a46      	ldr	r2, [pc, #280]	; (8002bd4 <oled_update+0x1b0>)
 8002aba:	6013      	str	r3, [r2, #0]
 8002abc:	4b45      	ldr	r3, [pc, #276]	; (8002bd4 <oled_update+0x1b0>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	2b07      	cmp	r3, #7
 8002ac2:	dde2      	ble.n	8002a8a <oled_update+0x66>
  }
  UG_FontSelect (&FONT_8X12);   // Change to lower font
 8002ac4:	4844      	ldr	r0, [pc, #272]	; (8002bd8 <oled_update+0x1b4>)
 8002ac6:	f001 f8d9 	bl	8003c7c <UG_FontSelect>

  snprintf (buf, sizeof buf, "Sets: %3.3fV, %3.3fA", p->v_set, p->i_set);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fd fd16 	bl	8000500 <__aeabi_f2d>
 8002ad4:	4604      	mov	r4, r0
 8002ad6:	460d      	mov	r5, r1
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	4618      	mov	r0, r3
 8002ade:	f7fd fd0f 	bl	8000500 <__aeabi_f2d>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	460b      	mov	r3, r1
 8002ae6:	f107 001c 	add.w	r0, r7, #28
 8002aea:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002aee:	e9cd 4500 	strd	r4, r5, [sp]
 8002af2:	4a3a      	ldr	r2, [pc, #232]	; (8002bdc <oled_update+0x1b8>)
 8002af4:	213c      	movs	r1, #60	; 0x3c
 8002af6:	f005 fff3 	bl	8008ae0 <sniprintf>
  UG_PutString (0, 26, buf);
 8002afa:	f107 031c 	add.w	r3, r7, #28
 8002afe:	461a      	mov	r2, r3
 8002b00:	211a      	movs	r1, #26
 8002b02:	2000      	movs	r0, #0
 8002b04:	f001 f9ac 	bl	8003e60 <UG_PutString>

  strcpy(str,"CV");
 8002b08:	f107 0308 	add.w	r3, r7, #8
 8002b0c:	4a34      	ldr	r2, [pc, #208]	; (8002be0 <oled_update+0x1bc>)
 8002b0e:	6812      	ldr	r2, [r2, #0]
 8002b10:	4611      	mov	r1, r2
 8002b12:	8019      	strh	r1, [r3, #0]
 8002b14:	3302      	adds	r3, #2
 8002b16:	0c12      	lsrs	r2, r2, #16
 8002b18:	701a      	strb	r2, [r3, #0]
  snprintf (buf, sizeof buf, "Mode: %s, Temp: %2.1fC", str, p->temp_c);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fd fcee 	bl	8000500 <__aeabi_f2d>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	f107 0108 	add.w	r1, r7, #8
 8002b2c:	f107 001c 	add.w	r0, r7, #28
 8002b30:	e9cd 2300 	strd	r2, r3, [sp]
 8002b34:	460b      	mov	r3, r1
 8002b36:	4a2b      	ldr	r2, [pc, #172]	; (8002be4 <oled_update+0x1c0>)
 8002b38:	213c      	movs	r1, #60	; 0x3c
 8002b3a:	f005 ffd1 	bl	8008ae0 <sniprintf>
  UG_PutString (0, 37, buf);
 8002b3e:	f107 031c 	add.w	r3, r7, #28
 8002b42:	461a      	mov	r2, r3
 8002b44:	2125      	movs	r1, #37	; 0x25
 8002b46:	2000      	movs	r0, #0
 8002b48:	f001 f98a 	bl	8003e60 <UG_PutString>

  if (top_voltage_limit < 8.0) {
 8002b4c:	4b26      	ldr	r3, [pc, #152]	; (8002be8 <oled_update+0x1c4>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7fe fb1f 	bl	8001198 <__aeabi_fcmplt>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d00f      	beq.n	8002b80 <oled_update+0x15c>
    snprintf (buf, sizeof buf, "Vin:%3.2f, ERR: V INPUT LOW!!", p->Vin);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6a1b      	ldr	r3, [r3, #32]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fccb 	bl	8000500 <__aeabi_f2d>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	f107 001c 	add.w	r0, r7, #28
 8002b72:	e9cd 2300 	strd	r2, r3, [sp]
 8002b76:	4a1d      	ldr	r2, [pc, #116]	; (8002bec <oled_update+0x1c8>)
 8002b78:	213c      	movs	r1, #60	; 0x3c
 8002b7a:	f005 ffb1 	bl	8008ae0 <sniprintf>
 8002b7e:	e01a      	b.n	8002bb6 <oled_update+0x192>
  }
  else {
    snprintf (buf, sizeof buf, "Vin:%3.1fV, Output: %s %d", p->Vin,
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7fd fcbb 	bl	8000500 <__aeabi_f2d>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
              (p->output_state) ? "On," : "Off,", p->ticks);
 8002b8e:	6879      	ldr	r1, [r7, #4]
 8002b90:	6a49      	ldr	r1, [r1, #36]	; 0x24
    snprintf (buf, sizeof buf, "Vin:%3.1fV, Output: %s %d", p->Vin,
 8002b92:	2900      	cmp	r1, #0
 8002b94:	d001      	beq.n	8002b9a <oled_update+0x176>
 8002b96:	4916      	ldr	r1, [pc, #88]	; (8002bf0 <oled_update+0x1cc>)
 8002b98:	e000      	b.n	8002b9c <oled_update+0x178>
 8002b9a:	4916      	ldr	r1, [pc, #88]	; (8002bf4 <oled_update+0x1d0>)
 8002b9c:	6878      	ldr	r0, [r7, #4]
 8002b9e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002ba0:	f107 041c 	add.w	r4, r7, #28
 8002ba4:	9003      	str	r0, [sp, #12]
 8002ba6:	9102      	str	r1, [sp, #8]
 8002ba8:	e9cd 2300 	strd	r2, r3, [sp]
 8002bac:	4a12      	ldr	r2, [pc, #72]	; (8002bf8 <oled_update+0x1d4>)
 8002bae:	213c      	movs	r1, #60	; 0x3c
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	f005 ff95 	bl	8008ae0 <sniprintf>
  }
  UG_PutString (0, 49, buf);
 8002bb6:	f107 031c 	add.w	r3, r7, #28
 8002bba:	461a      	mov	r2, r3
 8002bbc:	2131      	movs	r1, #49	; 0x31
 8002bbe:	2000      	movs	r0, #0
 8002bc0:	f001 f94e 	bl	8003e60 <UG_PutString>
//  oled_update_ssd1322 ();
}
 8002bc4:	bf00      	nop
 8002bc6:	3758      	adds	r7, #88	; 0x58
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bdb0      	pop	{r4, r5, r7, pc}
 8002bcc:	0800f74c 	.word	0x0800f74c
 8002bd0:	0800c8f8 	.word	0x0800c8f8
 8002bd4:	2000043c 	.word	0x2000043c
 8002bd8:	0800f738 	.word	0x0800f738
 8002bdc:	0800c90c 	.word	0x0800c90c
 8002be0:	0800c924 	.word	0x0800c924
 8002be4:	0800c928 	.word	0x0800c928
 8002be8:	2000005c 	.word	0x2000005c
 8002bec:	0800c940 	.word	0x0800c940
 8002bf0:	0800c960 	.word	0x0800c960
 8002bf4:	0800c964 	.word	0x0800c964
 8002bf8:	0800c96c 	.word	0x0800c96c

08002bfc <mcp23017_write16>:

#define DEBUG_LINE printf("ERR: %s %s(%d)\r\n",__FILE__,__func__,__LINE__);

int
mcp23017_write16 (uint8_t reg, uint16_t val16)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af02      	add	r7, sp, #8
 8002c02:	4603      	mov	r3, r0
 8002c04:	460a      	mov	r2, r1
 8002c06:	71fb      	strb	r3, [r7, #7]
 8002c08:	4613      	mov	r3, r2
 8002c0a:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	73fb      	strb	r3, [r7, #15]
  uint8_t buf[7];

  buf[0] = reg;
 8002c10:	79fb      	ldrb	r3, [r7, #7]
 8002c12:	723b      	strb	r3, [r7, #8]
  buf[1] = val16 & 0xff;
 8002c14:	88bb      	ldrh	r3, [r7, #4]
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	727b      	strb	r3, [r7, #9]
  buf[2] = val16 >> 8;
 8002c1a:	88bb      	ldrh	r3, [r7, #4]
 8002c1c:	0a1b      	lsrs	r3, r3, #8
 8002c1e:	b29b      	uxth	r3, r3
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	72bb      	strb	r3, [r7, #10]

  ret = HAL_I2C_Master_Transmit(&hi2c1, MCP23017_ADDR, buf, 3, 1000); // HAL_MAX_DELAY);
 8002c24:	f107 0208 	add.w	r2, r7, #8
 8002c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002c2c:	9300      	str	r3, [sp, #0]
 8002c2e:	2303      	movs	r3, #3
 8002c30:	2140      	movs	r1, #64	; 0x40
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <mcp23017_write16+0x68>)
 8002c34:	f002 fdb6 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	73fb      	strb	r3, [r7, #15]
	if ( ret != HAL_OK ) {
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <mcp23017_write16+0x5c>
        printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__, ret);
 8002c42:	7bfb      	ldrb	r3, [r7, #15]
 8002c44:	9300      	str	r3, [sp, #0]
 8002c46:	232e      	movs	r3, #46	; 0x2e
 8002c48:	4a07      	ldr	r2, [pc, #28]	; (8002c68 <mcp23017_write16+0x6c>)
 8002c4a:	4908      	ldr	r1, [pc, #32]	; (8002c6c <mcp23017_write16+0x70>)
 8002c4c:	4808      	ldr	r0, [pc, #32]	; (8002c70 <mcp23017_write16+0x74>)
 8002c4e:	f005 fed1 	bl	80089f4 <iprintf>
        return -1;
 8002c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c56:	e000      	b.n	8002c5a <mcp23017_write16+0x5e>
  } else {
      return 0;
 8002c58:	2300      	movs	r3, #0
  }
  return 0;
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	bf00      	nop
 8002c64:	200002b4 	.word	0x200002b4
 8002c68:	0800caec 	.word	0x0800caec
 8002c6c:	0800c988 	.word	0x0800c988
 8002c70:	0800c9a0 	.word	0x0800c9a0

08002c74 <mcp23017_access_test>:

  return 0;
}

int mcp23017_access_test (void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b082      	sub	sp, #8
 8002c78:	af00      	add	r7, sp, #0
 int val16=0;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	607b      	str	r3, [r7, #4]
 
 val16 = mcp23017_read16 (GPIO_REG);
 8002c7e:	2012      	movs	r0, #18
 8002c80:	f000 f808 	bl	8002c94 <mcp23017_read16>
 8002c84:	4603      	mov	r3, r0
 8002c86:	607b      	str	r3, [r7, #4]
 return val16;
 8002c88:	687b      	ldr	r3, [r7, #4]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3708      	adds	r7, #8
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}
	...

08002c94 <mcp23017_read16>:

uint16_t
mcp23017_read16 (uint8_t reg_addr)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef ret = HAL_OK;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	75fb      	strb	r3, [r7, #23]
  uint8_t buf[12];
  uint16_t val16 = 0x1234;
 8002ca2:	f241 2334 	movw	r3, #4660	; 0x1234
 8002ca6:	82bb      	strh	r3, [r7, #20]

	ret = HAL_I2C_Master_Transmit(&hi2c1, MCP23017_ADDR, &reg_addr, 1, 1000); // HAL_MAX_DELAY);
 8002ca8:	1dfa      	adds	r2, r7, #7
 8002caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cae:	9300      	str	r3, [sp, #0]
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	2140      	movs	r1, #64	; 0x40
 8002cb4:	481a      	ldr	r0, [pc, #104]	; (8002d20 <mcp23017_read16+0x8c>)
 8002cb6:	f002 fd75 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8002cba:	4603      	mov	r3, r0
 8002cbc:	75fb      	strb	r3, [r7, #23]
	if ( ret != HAL_OK ) {
 8002cbe:	7dfb      	ldrb	r3, [r7, #23]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d009      	beq.n	8002cd8 <mcp23017_read16+0x44>
     printf("%s %s(%d) err: %d\r\n",__FILE__,__func__,__LINE__,ret);
 8002cc4:	7dfb      	ldrb	r3, [r7, #23]
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	236e      	movs	r3, #110	; 0x6e
 8002cca:	4a16      	ldr	r2, [pc, #88]	; (8002d24 <mcp23017_read16+0x90>)
 8002ccc:	4916      	ldr	r1, [pc, #88]	; (8002d28 <mcp23017_read16+0x94>)
 8002cce:	4817      	ldr	r0, [pc, #92]	; (8002d2c <mcp23017_read16+0x98>)
 8002cd0:	f005 fe90 	bl	80089f4 <iprintf>
     return 1;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e01f      	b.n	8002d18 <mcp23017_read16+0x84>
	} else {
	  ret = HAL_I2C_Master_Receive(&hi2c1, MCP23017_ADDR, buf, 2, HAL_MAX_DELAY);
 8002cd8:	f107 0208 	add.w	r2, r7, #8
 8002cdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ce0:	9300      	str	r3, [sp, #0]
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	2140      	movs	r1, #64	; 0x40
 8002ce6:	480e      	ldr	r0, [pc, #56]	; (8002d20 <mcp23017_read16+0x8c>)
 8002ce8:	f002 fe5a 	bl	80059a0 <HAL_I2C_Master_Receive>
 8002cec:	4603      	mov	r3, r0
 8002cee:	75fb      	strb	r3, [r7, #23]
	  if ( ret != HAL_OK ) {
 8002cf0:	7dfb      	ldrb	r3, [r7, #23]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d007      	beq.n	8002d06 <mcp23017_read16+0x72>
          printf("ERR: %s %s(%d)\r\n",__FILE__,__func__,__LINE__);
 8002cf6:	2373      	movs	r3, #115	; 0x73
 8002cf8:	4a0a      	ldr	r2, [pc, #40]	; (8002d24 <mcp23017_read16+0x90>)
 8002cfa:	490b      	ldr	r1, [pc, #44]	; (8002d28 <mcp23017_read16+0x94>)
 8002cfc:	480c      	ldr	r0, [pc, #48]	; (8002d30 <mcp23017_read16+0x9c>)
 8002cfe:	f005 fe79 	bl	80089f4 <iprintf>
          return 1;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e008      	b.n	8002d18 <mcp23017_read16+0x84>
	  } else {
	    	  //Combine the bytes
          val16 = (buf[1] << 8) | buf[0];
 8002d06:	7a7b      	ldrb	r3, [r7, #9]
 8002d08:	021b      	lsls	r3, r3, #8
 8002d0a:	b21a      	sxth	r2, r3
 8002d0c:	7a3b      	ldrb	r3, [r7, #8]
 8002d0e:	b21b      	sxth	r3, r3
 8002d10:	4313      	orrs	r3, r2
 8002d12:	b21b      	sxth	r3, r3
 8002d14:	82bb      	strh	r3, [r7, #20]
        }
      }
 return val16;
 8002d16:	8abb      	ldrh	r3, [r7, #20]
}
 8002d18:	4618      	mov	r0, r3
 8002d1a:	3718      	adds	r7, #24
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}
 8002d20:	200002b4 	.word	0x200002b4
 8002d24:	0800cb00 	.word	0x0800cb00
 8002d28:	0800c988 	.word	0x0800c988
 8002d2c:	0800c9a0 	.word	0x0800c9a0
 8002d30:	0800c9b4 	.word	0x0800c9b4

08002d34 <mcp23017_reset>:
  return mcp23017_read16 (INTF_REG);
}

void
mcp23017_reset (void)  // Port B pin 5 is mcp23017 reset line
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
//  gpio_set (GPIOB, GPIO5);  // Reset pin
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d3e:	480d      	ldr	r0, [pc, #52]	; (8002d74 <mcp23017_reset+0x40>)
 8002d40:	f002 fbbb 	bl	80054ba <HAL_GPIO_WritePin>
  // millisecs_sleep(2);
  HAL_Delay(2);
 8002d44:	2002      	movs	r0, #2
 8002d46:	f001 fc9b 	bl	8004680 <HAL_Delay>
//  gpio_clear (GPIOB, GPIO5); // Reset pin
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_RESET);
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d50:	4808      	ldr	r0, [pc, #32]	; (8002d74 <mcp23017_reset+0x40>)
 8002d52:	f002 fbb2 	bl	80054ba <HAL_GPIO_WritePin>
  // millisecs_sleep(2);
  HAL_Delay(2);
 8002d56:	2002      	movs	r0, #2
 8002d58:	f001 fc92 	bl	8004680 <HAL_Delay>
//  gpio_set (GPIOB, GPIO5);  // Reset pin
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002d62:	4804      	ldr	r0, [pc, #16]	; (8002d74 <mcp23017_reset+0x40>)
 8002d64:	f002 fba9 	bl	80054ba <HAL_GPIO_WritePin>
  HAL_Delay(2);  // time for device to recover
 8002d68:	2002      	movs	r0, #2
 8002d6a:	f001 fc89 	bl	8004680 <HAL_Delay>
}
 8002d6e:	bf00      	nop
 8002d70:	bd80      	pop	{r7, pc}
 8002d72:	bf00      	nop
 8002d74:	40010c00 	.word	0x40010c00

08002d78 <mcp23017_init>:
/*
 * Configure the MCP23017 GPIO Extender :
 */
void
mcp23017_init (int io_dir)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
  mcp23017_write16 (IOCON_REG,   0b01000100); /* MIRROR=1,ODR=1 */
 8002d80:	2144      	movs	r1, #68	; 0x44
 8002d82:	200a      	movs	r0, #10
 8002d84:	f7ff ff3a 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (GPINTEN_REG, 0x0000);   /* No interrupts enabled */
 8002d88:	2100      	movs	r1, #0
 8002d8a:	2004      	movs	r0, #4
 8002d8c:	f7ff ff36 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (DEFVAL_REG,  0x0000);   /* Clear default value */
 8002d90:	2100      	movs	r1, #0
 8002d92:	2006      	movs	r0, #6
 8002d94:	f7ff ff32 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (OLAT_REG,    0x0000);   /* OLATx=0 */
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2015      	movs	r0, #21
 8002d9c:	f7ff ff2e 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (GPPU_REG,    0xFFFF);   // 0b11110000);      /* 4-7 are pullup */
 8002da0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002da4:	200c      	movs	r0, #12
 8002da6:	f7ff ff29 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (IPOL_REG,    0x0000);   /* No inverted polarity */
 8002daa:	2100      	movs	r1, #0
 8002dac:	2002      	movs	r0, #2
 8002dae:	f7ff ff25 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (IODIR_REG,   io_dir);   // 0x00ff); // 0x2000);  // 0b11110000); 
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	4619      	mov	r1, r3
 8002db8:	2000      	movs	r0, #0
 8002dba:	f7ff ff1f 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (INTCON_REG,  0x0000);   /* Cmp inputs to previous */
 8002dbe:	2100      	movs	r1, #0
 8002dc0:	2008      	movs	r0, #8
 8002dc2:	f7ff ff1b 	bl	8002bfc <mcp23017_write16>
  mcp23017_write16 (GPINTEN_REG, 0xffff);   /* Interrupt on changes */
 8002dc6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002dca:	2004      	movs	r0, #4
 8002dcc:	f7ff ff16 	bl	8002bfc <mcp23017_write16>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <mcp4728_init>:
void voltage_zero_wrt (void);
void current_wrt (float current);

void
mcp4728_init (void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  mcp4728_write (0x00, 1, 2048 / 6);    // for 0.517 volts, value of 341
 8002ddc:	f240 1255 	movw	r2, #341	; 0x155
 8002de0:	2101      	movs	r1, #1
 8002de2:	2000      	movs	r0, #0
 8002de4:	f000 f82a 	bl	8002e3c <mcp4728_write>
  mcp4728_write (0x01, 1, 546); // for 0.829 volts for 0.400 ma value of 546
 8002de8:	f240 2222 	movw	r2, #546	; 0x222
 8002dec:	2101      	movs	r1, #1
 8002dee:	2001      	movs	r0, #1
 8002df0:	f000 f824 	bl	8002e3c <mcp4728_write>
  mcp4728_write (0x02, 0, 0x0000);      // set to zero
 8002df4:	2200      	movs	r2, #0
 8002df6:	2100      	movs	r1, #0
 8002df8:	2002      	movs	r0, #2
 8002dfa:	f000 f81f 	bl	8002e3c <mcp4728_write>
  mcp4728_write (0x03, 0, 2900);        // Voltage output zero offset
 8002dfe:	f640 3254 	movw	r2, #2900	; 0xb54
 8002e02:	2100      	movs	r1, #0
 8002e04:	2003      	movs	r0, #3
 8002e06:	f000 f819 	bl	8002e3c <mcp4728_write>

  voltage_wrt (0.0);
 8002e0a:	f04f 0000 	mov.w	r0, #0
 8002e0e:	f000 f86b 	bl	8002ee8 <voltage_wrt>
  current_wrt (1.500);
 8002e12:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 8002e16:	f000 f891 	bl	8002f3c <current_wrt>
}
 8002e1a:	bf00      	nop
 8002e1c:	bd80      	pop	{r7, pc}

08002e1e <mcp4728_access_test>:

int
mcp4728_access_test (void)
{
 8002e1e:	b580      	push	{r7, lr}
 8002e20:	b082      	sub	sp, #8
 8002e22:	af00      	add	r7, sp, #0
  int status = 0;
 8002e24:	2300      	movs	r3, #0
 8002e26:	607b      	str	r3, [r7, #4]

  status = i2c_device_access_test (MCP4728_ADDR);
 8002e28:	20c0      	movs	r0, #192	; 0xc0
 8002e2a:	f7fe fb31 	bl	8001490 <i2c_device_access_test>
 8002e2e:	6078      	str	r0, [r7, #4]
//  printf ("%s %s(%d) status: %d\r\n", __FILE__, __func__, __LINE__, status);
  return status;
 8002e30:	687b      	ldr	r3, [r7, #4]
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
	...

08002e3c <mcp4728_write>:

void
mcp4728_write (uint8_t dac, uint8_t gain, uint16_t dac_val)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af02      	add	r7, sp, #8
 8002e42:	4603      	mov	r3, r0
 8002e44:	71fb      	strb	r3, [r7, #7]
 8002e46:	460b      	mov	r3, r1
 8002e48:	71bb      	strb	r3, [r7, #6]
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	73fb      	strb	r3, [r7, #15]
  uint8_t ref_sel = 1;
 8002e52:	2301      	movs	r3, #1
 8002e54:	73bb      	strb	r3, [r7, #14]
  uint8_t buf[5];

  buf[0] = MULTI_WRT_CMD | ((dac & 0x03) << 1); // Table 5-1, pg 34 and FIGURE 5-10:
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	005b      	lsls	r3, r3, #1
 8002e5a:	b25b      	sxtb	r3, r3
 8002e5c:	f003 0306 	and.w	r3, r3, #6
 8002e60:	b25b      	sxtb	r3, r3
 8002e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e66:	b25b      	sxtb	r3, r3
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	723b      	strb	r3, [r7, #8]
  buf[1] = ((dac_val >> 8) & 0x0F) | ((ref_sel & 1) << 7) | ((gain & 1) << 4);
 8002e6c:	88bb      	ldrh	r3, [r7, #4]
 8002e6e:	0a1b      	lsrs	r3, r3, #8
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	b25b      	sxtb	r3, r3
 8002e74:	f003 030f 	and.w	r3, r3, #15
 8002e78:	b25a      	sxtb	r2, r3
 8002e7a:	7bbb      	ldrb	r3, [r7, #14]
 8002e7c:	01db      	lsls	r3, r3, #7
 8002e7e:	b25b      	sxtb	r3, r3
 8002e80:	4313      	orrs	r3, r2
 8002e82:	b25a      	sxtb	r2, r3
 8002e84:	79bb      	ldrb	r3, [r7, #6]
 8002e86:	011b      	lsls	r3, r3, #4
 8002e88:	b25b      	sxtb	r3, r3
 8002e8a:	f003 0310 	and.w	r3, r3, #16
 8002e8e:	b25b      	sxtb	r3, r3
 8002e90:	4313      	orrs	r3, r2
 8002e92:	b25b      	sxtb	r3, r3
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	727b      	strb	r3, [r7, #9]
  buf[2] = dac_val & 0xFF;
 8002e98:	88bb      	ldrh	r3, [r7, #4]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	72bb      	strb	r3, [r7, #10]
  ret = HAL_I2C_Master_Transmit (&hi2c1, MCP4728_ADDR, buf, 3, 1000);   // HAL_MAX_DELAY);
 8002e9e:	f107 0208 	add.w	r2, r7, #8
 8002ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea6:	9300      	str	r3, [sp, #0]
 8002ea8:	2303      	movs	r3, #3
 8002eaa:	21c0      	movs	r1, #192	; 0xc0
 8002eac:	4809      	ldr	r0, [pc, #36]	; (8002ed4 <mcp4728_write+0x98>)
 8002eae:	f002 fc79 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK) {
 8002eb6:	7bfb      	ldrb	r3, [r7, #15]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d007      	beq.n	8002ecc <mcp4728_write+0x90>
    printf ("%s %s(%d) err: %d\r\n", __FILE__, __func__, __LINE__, ret);
 8002ebc:	7bfb      	ldrb	r3, [r7, #15]
 8002ebe:	9300      	str	r3, [sp, #0]
 8002ec0:	2341      	movs	r3, #65	; 0x41
 8002ec2:	4a05      	ldr	r2, [pc, #20]	; (8002ed8 <mcp4728_write+0x9c>)
 8002ec4:	4905      	ldr	r1, [pc, #20]	; (8002edc <mcp4728_write+0xa0>)
 8002ec6:	4806      	ldr	r0, [pc, #24]	; (8002ee0 <mcp4728_write+0xa4>)
 8002ec8:	f005 fd94 	bl	80089f4 <iprintf>
  }
  else {
//      printf("%s %s(%d) PASS: %d\r\n",__FILE__,__func__,__LINE__, ret);
  }
}
 8002ecc:	bf00      	nop
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	200002b4 	.word	0x200002b4
 8002ed8:	0800cb10 	.word	0x0800cb10
 8002edc:	0800c9c8 	.word	0x0800c9c8
 8002ee0:	0800c9e4 	.word	0x0800c9e4
 8002ee4:	00000000 	.word	0x00000000

08002ee8 <voltage_wrt>:
  return rdy;
}

void
voltage_wrt (float voltage)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  v_dac_set = (int) (voltage / 0.0060); // for 5.000V
 8002ef0:	6878      	ldr	r0, [r7, #4]
 8002ef2:	f7fd fb05 	bl	8000500 <__aeabi_f2d>
 8002ef6:	a30e      	add	r3, pc, #56	; (adr r3, 8002f30 <voltage_wrt+0x48>)
 8002ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efc:	f7fd fc82 	bl	8000804 <__aeabi_ddiv>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4610      	mov	r0, r2
 8002f06:	4619      	mov	r1, r3
 8002f08:	f7fd fe02 	bl	8000b10 <__aeabi_d2iz>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	4a0a      	ldr	r2, [pc, #40]	; (8002f38 <voltage_wrt+0x50>)
 8002f10:	6013      	str	r3, [r2, #0]
  mcp4728_write (0x00, 1, v_dac_set);   // 1 millvolt per bit ??
 8002f12:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <voltage_wrt+0x50>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	461a      	mov	r2, r3
 8002f1a:	2101      	movs	r1, #1
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f7ff ff8d 	bl	8002e3c <mcp4728_write>
//  calibrate (); // seems to cause out V to duble
//  printf("%s %s(%d) voltage: %3.3f, v_dac_set: %d\r\n",__FILE__,__func__,__LINE__, voltage, v_dac_set);
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	f3af 8000 	nop.w
 8002f30:	bc6a7efa 	.word	0xbc6a7efa
 8002f34:	3f789374 	.word	0x3f789374
 8002f38:	20000448 	.word	0x20000448

08002f3c <current_wrt>:
  mcp4728_write (0x00, 1, v_dac_set);   // 1 millvolt per bit ??
}

void
current_wrt (float current)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  i_dac_set = (int) (current * 2000);   // 2 millvolt dac limit equal 1 milliamp measurement
 8002f44:	490b      	ldr	r1, [pc, #44]	; (8002f74 <current_wrt+0x38>)
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f7fd ff88 	bl	8000e5c <__aeabi_fmul>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7fe f94a 	bl	80011e8 <__aeabi_f2iz>
 8002f54:	4603      	mov	r3, r0
 8002f56:	4a08      	ldr	r2, [pc, #32]	; (8002f78 <current_wrt+0x3c>)
 8002f58:	6013      	str	r3, [r2, #0]

  mcp4728_write (0x01, 1, i_dac_set);
 8002f5a:	4b07      	ldr	r3, [pc, #28]	; (8002f78 <current_wrt+0x3c>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	2101      	movs	r1, #1
 8002f64:	2001      	movs	r0, #1
 8002f66:	f7ff ff69 	bl	8002e3c <mcp4728_write>
  //  printf("%s %s(%d) currentt: %3.3f, i_dac_set: %d\r\n",__FILE__,__func__,__LINE__, current, i_dac_set);
}
 8002f6a:	bf00      	nop
 8002f6c:	3708      	adds	r7, #8
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	44fa0000 	.word	0x44fa0000
 8002f78:	2000044c 	.word	0x2000044c

08002f7c <mcp9808_reg_read>:
#define MCP9808_TEMP_REG 0x05
extern I2C_HandleTypeDef hi2c1;

uint16_t
mcp9808_reg_read (int reg)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b088      	sub	sp, #32
 8002f80:	af02      	add	r7, sp, #8
 8002f82:	6078      	str	r0, [r7, #4]
  uint8_t buf[12];
  uint16_t val16 = 0;
 8002f84:	2300      	movs	r3, #0
 8002f86:	82fb      	strh	r3, [r7, #22]

  // Tell MCP9808 that we want to read from the temperature register
  //  mutex_lock();  // How is this done in cube??
  buf[0] = reg;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	723b      	strb	r3, [r7, #8]
  if (HAL_I2C_Master_Transmit (&hi2c1, MCP9808_ADDR, buf, 1, 100) == HAL_OK) {
 8002f8e:	f107 0208 	add.w	r2, r7, #8
 8002f92:	2364      	movs	r3, #100	; 0x64
 8002f94:	9300      	str	r3, [sp, #0]
 8002f96:	2301      	movs	r3, #1
 8002f98:	2130      	movs	r1, #48	; 0x30
 8002f9a:	4810      	ldr	r0, [pc, #64]	; (8002fdc <mcp9808_reg_read+0x60>)
 8002f9c:	f002 fc02 	bl	80057a4 <HAL_I2C_Master_Transmit>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d115      	bne.n	8002fd2 <mcp9808_reg_read+0x56>
    // Read 2 bytes from the temperature register
    if (HAL_I2C_Master_Receive (&hi2c1, MCP9808_ADDR, buf, 2, 10) == HAL_OK) {
 8002fa6:	f107 0208 	add.w	r2, r7, #8
 8002faa:	230a      	movs	r3, #10
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	2302      	movs	r3, #2
 8002fb0:	2130      	movs	r1, #48	; 0x30
 8002fb2:	480a      	ldr	r0, [pc, #40]	; (8002fdc <mcp9808_reg_read+0x60>)
 8002fb4:	f002 fcf4 	bl	80059a0 <HAL_I2C_Master_Receive>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d109      	bne.n	8002fd2 <mcp9808_reg_read+0x56>
      //Combine the bytes
      val16 = (buf[0] << 8) | buf[1];   // temperature deg C * 16
 8002fbe:	7a3b      	ldrb	r3, [r7, #8]
 8002fc0:	021b      	lsls	r3, r3, #8
 8002fc2:	b21a      	sxth	r2, r3
 8002fc4:	7a7b      	ldrb	r3, [r7, #9]
 8002fc6:	b21b      	sxth	r3, r3
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	b21b      	sxth	r3, r3
 8002fcc:	82fb      	strh	r3, [r7, #22]
      return val16;
 8002fce:	8afb      	ldrh	r3, [r7, #22]
 8002fd0:	e000      	b.n	8002fd4 <mcp9808_reg_read+0x58>
    }
  }
  return 0;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	200002b4 	.word	0x200002b4

08002fe0 <mcp9808_read>:

float 
mcp9808_read (void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
  uint16_t val16 = 0;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	80fb      	strh	r3, [r7, #6]
  float temp_c = 0.0;
 8002fea:	f04f 0300 	mov.w	r3, #0
 8002fee:	603b      	str	r3, [r7, #0]

  val16 = mcp9808_reg_read (MCP9808_TEMP_REG);
 8002ff0:	2005      	movs	r0, #5
 8002ff2:	f7ff ffc3 	bl	8002f7c <mcp9808_reg_read>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	80fb      	strh	r3, [r7, #6]
  val16 &= 0x1FFF;
 8002ffa:	88fb      	ldrh	r3, [r7, #6]
 8002ffc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003000:	80fb      	strh	r3, [r7, #6]
  temp_c = val16 / 16.0;
 8003002:	88fb      	ldrh	r3, [r7, #6]
 8003004:	4618      	mov	r0, r3
 8003006:	f7fd fa69 	bl	80004dc <__aeabi_i2d>
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	4b08      	ldr	r3, [pc, #32]	; (8003030 <mcp9808_read+0x50>)
 8003010:	f7fd fbf8 	bl	8000804 <__aeabi_ddiv>
 8003014:	4602      	mov	r2, r0
 8003016:	460b      	mov	r3, r1
 8003018:	4610      	mov	r0, r2
 800301a:	4619      	mov	r1, r3
 800301c:	f7fd fdc0 	bl	8000ba0 <__aeabi_d2f>
 8003020:	4603      	mov	r3, r0
 8003022:	603b      	str	r3, [r7, #0]
  return temp_c;
 8003024:	683b      	ldr	r3, [r7, #0]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3708      	adds	r7, #8
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}
 800302e:	bf00      	nop
 8003030:	40300000 	.word	0x40300000

08003034 <draw_point>:
#define SSD1322_EXITPARTIALDISPLAY 0xA9
#define SSD1322_SELECTDEFAULTGRAYSCALE 0xB9

static void
draw_point (short x, short y, short pen)
{
 8003034:	b490      	push	{r4, r7}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	4603      	mov	r3, r0
 800303c:	80fb      	strh	r3, [r7, #6]
 800303e:	460b      	mov	r3, r1
 8003040:	80bb      	strh	r3, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	807b      	strh	r3, [r7, #2]
  if ( x < 0 || x >= PIX_COL_SIZE || y < 0 || y >= PIX_ROW_SIZE ) {
 8003046:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800304a:	2b00      	cmp	r3, #0
 800304c:	db62      	blt.n	8003114 <draw_point+0xe0>
 800304e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003052:	2bff      	cmp	r3, #255	; 0xff
 8003054:	dc5e      	bgt.n	8003114 <draw_point+0xe0>
 8003056:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	db5a      	blt.n	8003114 <draw_point+0xe0>
 800305e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003062:	2b3f      	cmp	r3, #63	; 0x3f
 8003064:	dc56      	bgt.n	8003114 <draw_point+0xe0>
     // Add error message or return an error
     return;
  }
  
  // find pixels byte pointer
  register uint8_t *pBuf = &pixmap[(x >> 3) + (y * (PIX_COL_SIZE / 8))];
 8003066:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800306a:	10db      	asrs	r3, r3, #3
 800306c:	b21b      	sxth	r3, r3
 800306e:	461a      	mov	r2, r3
 8003070:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003074:	015b      	lsls	r3, r3, #5
 8003076:	4413      	add	r3, r2
 8003078:	4a29      	ldr	r2, [pc, #164]	; (8003120 <draw_point+0xec>)
 800307a:	189c      	adds	r4, r3, r2
  
  switch (pen) {
 800307c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d032      	beq.n	80030ea <draw_point+0xb6>
 8003084:	2b02      	cmp	r3, #2
 8003086:	dc46      	bgt.n	8003116 <draw_point+0xe2>
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <draw_point+0x5e>
 800308c:	2b01      	cmp	r3, #1
 800308e:	d015      	beq.n	80030bc <draw_point+0x88>
 8003090:	e041      	b.n	8003116 <draw_point+0xe2>
    case 0:
      *pBuf |= (0x80 >> (x % 8));
 8003092:	7823      	ldrb	r3, [r4, #0]
 8003094:	b25a      	sxtb	r2, r3
 8003096:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800309a:	4259      	negs	r1, r3
 800309c:	f003 0307 	and.w	r3, r3, #7
 80030a0:	f001 0107 	and.w	r1, r1, #7
 80030a4:	bf58      	it	pl
 80030a6:	424b      	negpl	r3, r1
 80030a8:	b21b      	sxth	r3, r3
 80030aa:	4619      	mov	r1, r3
 80030ac:	2380      	movs	r3, #128	; 0x80
 80030ae:	410b      	asrs	r3, r1
 80030b0:	b25b      	sxtb	r3, r3
 80030b2:	4313      	orrs	r3, r2
 80030b4:	b25b      	sxtb	r3, r3
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	7023      	strb	r3, [r4, #0]
      break;
 80030ba:	e02c      	b.n	8003116 <draw_point+0xe2>
    case 1:
      *pBuf &= ~(0x80 >> (x % 8));
 80030bc:	7823      	ldrb	r3, [r4, #0]
 80030be:	b25a      	sxtb	r2, r3
 80030c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030c4:	4259      	negs	r1, r3
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	f001 0107 	and.w	r1, r1, #7
 80030ce:	bf58      	it	pl
 80030d0:	424b      	negpl	r3, r1
 80030d2:	b21b      	sxth	r3, r3
 80030d4:	4619      	mov	r1, r3
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	410b      	asrs	r3, r1
 80030da:	b25b      	sxtb	r3, r3
 80030dc:	43db      	mvns	r3, r3
 80030de:	b25b      	sxtb	r3, r3
 80030e0:	4013      	ands	r3, r2
 80030e2:	b25b      	sxtb	r3, r3
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	7023      	strb	r3, [r4, #0]
      break;
 80030e8:	e015      	b.n	8003116 <draw_point+0xe2>
    case 2: // INVERSE:     
      *pBuf ^=  (0x80 >> (x%8)); 
 80030ea:	7823      	ldrb	r3, [r4, #0]
 80030ec:	b25a      	sxtb	r2, r3
 80030ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80030f2:	4259      	negs	r1, r3
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	f001 0107 	and.w	r1, r1, #7
 80030fc:	bf58      	it	pl
 80030fe:	424b      	negpl	r3, r1
 8003100:	b21b      	sxth	r3, r3
 8003102:	4619      	mov	r1, r3
 8003104:	2380      	movs	r3, #128	; 0x80
 8003106:	410b      	asrs	r3, r1
 8003108:	b25b      	sxtb	r3, r3
 800310a:	4053      	eors	r3, r2
 800310c:	b25b      	sxtb	r3, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	7023      	strb	r3, [r4, #0]
      break;
 8003112:	e000      	b.n	8003116 <draw_point+0xe2>
     return;
 8003114:	bf00      	nop
  }
}
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bc90      	pop	{r4, r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	200004c0 	.word	0x200004c0

08003124 <ug_to_pen>:

static int
ug_to_pen (UG_COLOR c)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  switch (c) {
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d004      	beq.n	800313c <ug_to_pen+0x18>
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 8003138:	d002      	beq.n	8003140 <ug_to_pen+0x1c>
 800313a:	e003      	b.n	8003144 <ug_to_pen+0x20>
    case C_BLACK:
      return 0;
 800313c:	2300      	movs	r3, #0
 800313e:	e002      	b.n	8003146 <ug_to_pen+0x22>
    case C_RED:
      return 2;
 8003140:	2302      	movs	r3, #2
 8003142:	e000      	b.n	8003146 <ug_to_pen+0x22>
    default:
      return 1;
 8003144:	2301      	movs	r3, #1
  }
}
 8003146:	4618      	mov	r0, r3
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <pen_to_ug>:

static UG_COLOR
pen_to_ug (int pen)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  switch (pen) {
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d003      	beq.n	8003166 <pen_to_ug+0x16>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d002      	beq.n	800316a <pen_to_ug+0x1a>
 8003164:	e004      	b.n	8003170 <pen_to_ug+0x20>
    case 0:
      return C_BLACK;
 8003166:	2300      	movs	r3, #0
 8003168:	e004      	b.n	8003174 <pen_to_ug+0x24>
    case 2:
      return C_RED;
 800316a:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 800316e:	e001      	b.n	8003174 <pen_to_ug+0x24>
    default:
      return C_WHITE;
 8003170:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	370c      	adds	r7, #12
 8003178:	46bd      	mov	sp, r7
 800317a:	bc80      	pop	{r7}
 800317c:	4770      	bx	lr

0800317e <local_draw_point>:

static void
local_draw_point (UG_S16 x, UG_S16 y, UG_COLOR c)
{
 800317e:	b580      	push	{r7, lr}
 8003180:	b082      	sub	sp, #8
 8003182:	af00      	add	r7, sp, #0
 8003184:	4603      	mov	r3, r0
 8003186:	603a      	str	r2, [r7, #0]
 8003188:	80fb      	strh	r3, [r7, #6]
 800318a:	460b      	mov	r3, r1
 800318c:	80bb      	strh	r3, [r7, #4]
  draw_point (x, y, ug_to_pen (c));
 800318e:	6838      	ldr	r0, [r7, #0]
 8003190:	f7ff ffc8 	bl	8003124 <ug_to_pen>
 8003194:	4603      	mov	r3, r0
 8003196:	b21a      	sxth	r2, r3
 8003198:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800319c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031a0:	4618      	mov	r0, r3
 80031a2:	f7ff ff47 	bl	8003034 <draw_point>
}
 80031a6:	bf00      	nop
 80031a8:	3708      	adds	r7, #8
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
	...

080031b0 <oled_init_real>:

void
oled_init_real (void)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	af00      	add	r7, sp, #0
  clear_pixmap ();
 80031b4:	f000 f81c 	bl	80031f0 <clear_pixmap>

  // init the ugui driver.
  UG_Init (&gui, local_draw_point, PIX_COL_SIZE, PIX_ROW_SIZE);
 80031b8:	2340      	movs	r3, #64	; 0x40
 80031ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031be:	490a      	ldr	r1, [pc, #40]	; (80031e8 <oled_init_real+0x38>)
 80031c0:	480a      	ldr	r0, [pc, #40]	; (80031ec <oled_init_real+0x3c>)
 80031c2:	f000 fcc9 	bl	8003b58 <UG_Init>
  UG_SetBackcolor (pen_to_ug (1));
 80031c6:	2001      	movs	r0, #1
 80031c8:	f7ff ffc2 	bl	8003150 <pen_to_ug>
 80031cc:	4603      	mov	r3, r0
 80031ce:	4618      	mov	r0, r3
 80031d0:	f000 fef8 	bl	8003fc4 <UG_SetBackcolor>
  UG_SetForecolor (pen_to_ug (0));
 80031d4:	2000      	movs	r0, #0
 80031d6:	f7ff ffbb 	bl	8003150 <pen_to_ug>
 80031da:	4603      	mov	r3, r0
 80031dc:	4618      	mov	r0, r3
 80031de:	f000 fee1 	bl	8003fa4 <UG_SetForecolor>
}
 80031e2:	bf00      	nop
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	0800317f 	.word	0x0800317f
 80031ec:	20000450 	.word	0x20000450

080031f0 <clear_pixmap>:

void
clear_pixmap (void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  memset (pixmap, 0x00, sizeof (pixmap));
 80031f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80031f8:	2100      	movs	r1, #0
 80031fa:	4802      	ldr	r0, [pc, #8]	; (8003204 <clear_pixmap+0x14>)
 80031fc:	f005 fd9c 	bl	8008d38 <memset>
}
 8003200:	bf00      	nop
 8003202:	bd80      	pop	{r7, pc}
 8003204:	200004c0 	.word	0x200004c0

08003208 <oled_update_ssd1322>:

void
oled_update_ssd1322 (void)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b094      	sub	sp, #80	; 0x50
 800320c:	af00      	add	r7, sp, #0
  oled_command (SSD1322_SETCOLUMNADDR);  // 0x15
 800320e:	2015      	movs	r0, #21
 8003210:	f000 f8ea 	bl	80033e8 <oled_command>
  oled_data (0x1c);
 8003214:	201c      	movs	r0, #28
 8003216:	f000 f905 	bl	8003424 <oled_data>
  oled_data (0x5b);
 800321a:	205b      	movs	r0, #91	; 0x5b
 800321c:	f000 f902 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETROWADDR); // 0x75
 8003220:	2075      	movs	r0, #117	; 0x75
 8003222:	f000 f8e1 	bl	80033e8 <oled_command>
  oled_data (0x00);
 8003226:	2000      	movs	r0, #0
 8003228:	f000 f8fc 	bl	8003424 <oled_data>
  oled_data (0x63);
 800322c:	2063      	movs	r0, #99	; 0x63
 800322e:	f000 f8f9 	bl	8003424 <oled_data>

  // ssd1322_command(SSD1322_WRITERAM); // 0x5C
  oled_command (SSD1322_WRITERAM); // 0x5C
 8003232:	205c      	movs	r0, #92	; 0x5c
 8003234:	f000 f8d8 	bl	80033e8 <oled_command>

  uint16_t srcIndex = 0;
 8003238:	2300      	movs	r3, #0
 800323a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
  uint16_t bufSize = sizeof (pixmap);
 800323e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003242:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
  uint8_t *pBuf = pixmap;
 8003246:	4b41      	ldr	r3, [pc, #260]	; (800334c <oled_update_ssd1322+0x144>)
 8003248:	647b      	str	r3, [r7, #68]	; 0x44

  while (srcIndex < bufSize) {
 800324a:	e074      	b.n	8003336 <oled_update_ssd1322+0x12e>

    uint8_t destIndex = 0;
 800324c:	2300      	movs	r3, #0
 800324e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
    uint8_t destArray[64] = { 0 };
 8003252:	2300      	movs	r3, #0
 8003254:	607b      	str	r3, [r7, #4]
 8003256:	f107 0308 	add.w	r3, r7, #8
 800325a:	223c      	movs	r2, #60	; 0x3c
 800325c:	2100      	movs	r1, #0
 800325e:	4618      	mov	r0, r3
 8003260:	f005 fd6a 	bl	8008d38 <memset>
    memset (destArray, 0x00, sizeof (destArray));
 8003264:	1d3b      	adds	r3, r7, #4
 8003266:	2240      	movs	r2, #64	; 0x40
 8003268:	2100      	movs	r1, #0
 800326a:	4618      	mov	r0, r3
 800326c:	f005 fd64 	bl	8008d38 <memset>

    while (destIndex < 64)      // 128 pixels, two nibles per byte
 8003270:	e058      	b.n	8003324 <oled_update_ssd1322+0x11c>
    {
      uint8_t mask = 0x80;
 8003272:	2380      	movs	r3, #128	; 0x80
 8003274:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

      while (mask > 0) {
 8003278:	e04b      	b.n	8003312 <oled_update_ssd1322+0x10a>
        // upper nibble
        destArray[destIndex] |= (pBuf[srcIndex] & mask) ? 0xf0 : 0x00;
 800327a:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800327e:	3350      	adds	r3, #80	; 0x50
 8003280:	443b      	add	r3, r7
 8003282:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 8003286:	b25b      	sxtb	r3, r3
 8003288:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800328c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800328e:	440a      	add	r2, r1
 8003290:	7811      	ldrb	r1, [r2, #0]
 8003292:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8003296:	400a      	ands	r2, r1
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	2a00      	cmp	r2, #0
 800329c:	d002      	beq.n	80032a4 <oled_update_ssd1322+0x9c>
 800329e:	f06f 020f 	mvn.w	r2, #15
 80032a2:	e000      	b.n	80032a6 <oled_update_ssd1322+0x9e>
 80032a4:	2200      	movs	r2, #0
 80032a6:	4313      	orrs	r3, r2
 80032a8:	b25a      	sxtb	r2, r3
 80032aa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	3350      	adds	r3, #80	; 0x50
 80032b2:	443b      	add	r3, r7
 80032b4:	f803 2c4c 	strb.w	r2, [r3, #-76]
        //shift mask to next bit, but this goes into lower nibble.
        mask >>= 1;
 80032b8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80032bc:	085b      	lsrs	r3, r3, #1
 80032be:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
        destArray[destIndex] |= (pBuf[srcIndex] & mask) ? 0x0f : 0x00;
 80032c2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80032c6:	3350      	adds	r3, #80	; 0x50
 80032c8:	443b      	add	r3, r7
 80032ca:	f813 3c4c 	ldrb.w	r3, [r3, #-76]
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80032d4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80032d6:	440a      	add	r2, r1
 80032d8:	7811      	ldrb	r1, [r2, #0]
 80032da:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 80032de:	400a      	ands	r2, r1
 80032e0:	b2d2      	uxtb	r2, r2
 80032e2:	2a00      	cmp	r2, #0
 80032e4:	d001      	beq.n	80032ea <oled_update_ssd1322+0xe2>
 80032e6:	220f      	movs	r2, #15
 80032e8:	e000      	b.n	80032ec <oled_update_ssd1322+0xe4>
 80032ea:	2200      	movs	r2, #0
 80032ec:	4313      	orrs	r3, r2
 80032ee:	b25a      	sxtb	r2, r3
 80032f0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80032f4:	b2d2      	uxtb	r2, r2
 80032f6:	3350      	adds	r3, #80	; 0x50
 80032f8:	443b      	add	r3, r7
 80032fa:	f803 2c4c 	strb.w	r2, [r3, #-76]

        destIndex++;
 80032fe:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003302:	3301      	adds	r3, #1
 8003304:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
        mask >>= 1;
 8003308:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800330c:	085b      	lsrs	r3, r3, #1
 800330e:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
      while (mask > 0) {
 8003312:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1af      	bne.n	800327a <oled_update_ssd1322+0x72>
      }
      srcIndex++;
 800331a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800331e:	3301      	adds	r3, #1
 8003320:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
    while (destIndex < 64)      // 128 pixels, two nibles per byte
 8003324:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8003328:	2b3f      	cmp	r3, #63	; 0x3f
 800332a:	d9a2      	bls.n	8003272 <oled_update_ssd1322+0x6a>
    }
    // Send to display here.
    oled_data2 (destArray, 64);  // send 64 bytes to oled
 800332c:	1d3b      	adds	r3, r7, #4
 800332e:	2140      	movs	r1, #64	; 0x40
 8003330:	4618      	mov	r0, r3
 8003332:	f000 f895 	bl	8003460 <oled_data2>
  while (srcIndex < bufSize) {
 8003336:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800333a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800333e:	429a      	cmp	r2, r3
 8003340:	d384      	bcc.n	800324c <oled_update_ssd1322+0x44>
  }
  return;
 8003342:	bf00      	nop
}
 8003344:	3750      	adds	r7, #80	; 0x50
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200004c0 	.word	0x200004c0

08003350 <oled_ssd1322_fill>:

void
oled_ssd1322_fill (uint8_t fill_byte)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	71fb      	strb	r3, [r7, #7]
  int i = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	60fb      	str	r3, [r7, #12]

  oled_command (SSD1322_SETCOLUMNADDR);  // 0x15      
 800335e:	2015      	movs	r0, #21
 8003360:	f000 f842 	bl	80033e8 <oled_command>
  oled_data (0x1C); // #define MIN_SEG  0x1C
 8003364:	201c      	movs	r0, #28
 8003366:	f000 f85d 	bl	8003424 <oled_data>
  oled_data (0x5B); // #define MAX_SEG  0x5B
 800336a:	205b      	movs	r0, #91	; 0x5b
 800336c:	f000 f85a 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETROWADDR); // 0x75
 8003370:	2075      	movs	r0, #117	; 0x75
 8003372:	f000 f839 	bl	80033e8 <oled_command>
  oled_data (0x00);
 8003376:	2000      	movs	r0, #0
 8003378:	f000 f854 	bl	8003424 <oled_data>
  oled_data (0x3f);
 800337c:	203f      	movs	r0, #63	; 0x3f
 800337e:	f000 f851 	bl	8003424 <oled_data>

  oled_command (SSD1322_WRITERAM); // 0x5C
 8003382:	205c      	movs	r0, #92	; 0x5c
 8003384:	f000 f830 	bl	80033e8 <oled_command>

  for (i = 0; i < 256; i++) {
 8003388:	2300      	movs	r3, #0
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	e00c      	b.n	80033a8 <oled_ssd1322_fill+0x58>
    oled_data3 (fill_byte, 64);
 800338e:	79fb      	ldrb	r3, [r7, #7]
 8003390:	2140      	movs	r1, #64	; 0x40
 8003392:	4618      	mov	r0, r3
 8003394:	f000 f884 	bl	80034a0 <oled_data3>
    oled_data3 (fill_byte, 64);
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	2140      	movs	r1, #64	; 0x40
 800339c:	4618      	mov	r0, r3
 800339e:	f000 f87f 	bl	80034a0 <oled_data3>
  for (i = 0; i < 256; i++) {
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	3301      	adds	r3, #1
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2bff      	cmp	r3, #255	; 0xff
 80033ac:	ddef      	ble.n	800338e <oled_ssd1322_fill+0x3e>
  }
}
 80033ae:	bf00      	nop
 80033b0:	bf00      	nop
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <oled_spi_cs_set>:
  oled_ssd1322_fill (0x00);
}

void
oled_spi_cs_set()
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80033bc:	2201      	movs	r2, #1
 80033be:	2110      	movs	r1, #16
 80033c0:	4802      	ldr	r0, [pc, #8]	; (80033cc <oled_spi_cs_set+0x14>)
 80033c2:	f002 f87a 	bl	80054ba <HAL_GPIO_WritePin>
}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40010800 	.word	0x40010800

080033d0 <oled_spi_cs_clear>:

void
oled_spi_cs_clear()
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80033d4:	2200      	movs	r2, #0
 80033d6:	2110      	movs	r1, #16
 80033d8:	4802      	ldr	r0, [pc, #8]	; (80033e4 <oled_spi_cs_clear+0x14>)
 80033da:	f002 f86e 	bl	80054ba <HAL_GPIO_WritePin>
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	40010800 	.word	0x40010800

080033e8 <oled_command>:

void
oled_command (uint8_t byte)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	4603      	mov	r3, r0
 80033f0:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80033f2:	2200      	movs	r2, #0
 80033f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033f8:	4808      	ldr	r0, [pc, #32]	; (800341c <oled_command+0x34>)
 80033fa:	f002 f85e 	bl	80054ba <HAL_GPIO_WritePin>
  oled_spi_cs_clear();
 80033fe:	f7ff ffe7 	bl	80033d0 <oled_spi_cs_clear>
  HAL_SPI_Transmit(&hspi1 ,&byte, 1, 100);
 8003402:	1df9      	adds	r1, r7, #7
 8003404:	2364      	movs	r3, #100	; 0x64
 8003406:	2201      	movs	r2, #1
 8003408:	4805      	ldr	r0, [pc, #20]	; (8003420 <oled_command+0x38>)
 800340a:	f004 f80b 	bl	8007424 <HAL_SPI_Transmit>
  oled_spi_cs_set();
 800340e:	f7ff ffd3 	bl	80033b8 <oled_spi_cs_set>
}
 8003412:	bf00      	nop
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40010c00 	.word	0x40010c00
 8003420:	20000308 	.word	0x20000308

08003424 <oled_data>:

void
oled_data (uint8_t byte)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800342e:	2201      	movs	r2, #1
 8003430:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003434:	4808      	ldr	r0, [pc, #32]	; (8003458 <oled_data+0x34>)
 8003436:	f002 f840 	bl	80054ba <HAL_GPIO_WritePin>
  oled_spi_cs_clear();
 800343a:	f7ff ffc9 	bl	80033d0 <oled_spi_cs_clear>
  HAL_SPI_Transmit(&hspi1 , &byte, 1, 100);
 800343e:	1df9      	adds	r1, r7, #7
 8003440:	2364      	movs	r3, #100	; 0x64
 8003442:	2201      	movs	r2, #1
 8003444:	4805      	ldr	r0, [pc, #20]	; (800345c <oled_data+0x38>)
 8003446:	f003 ffed 	bl	8007424 <HAL_SPI_Transmit>
  oled_spi_cs_set();
 800344a:	f7ff ffb5 	bl	80033b8 <oled_spi_cs_set>
}
 800344e:	bf00      	nop
 8003450:	3708      	adds	r7, #8
 8003452:	46bd      	mov	sp, r7
 8003454:	bd80      	pop	{r7, pc}
 8003456:	bf00      	nop
 8003458:	40010c00 	.word	0x40010c00
 800345c:	20000308 	.word	0x20000308

08003460 <oled_data2>:

void
oled_data2 (uint8_t * pByte, uint8_t len)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b082      	sub	sp, #8
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800346c:	2201      	movs	r2, #1
 800346e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003472:	4809      	ldr	r0, [pc, #36]	; (8003498 <oled_data2+0x38>)
 8003474:	f002 f821 	bl	80054ba <HAL_GPIO_WritePin>

//  oled_spi_cs_clear();
  oled_spi_cs_clear();
 8003478:	f7ff ffaa 	bl	80033d0 <oled_spi_cs_clear>
  HAL_SPI_Transmit(&hspi1 ,pByte, len, 100); 
 800347c:	78fb      	ldrb	r3, [r7, #3]
 800347e:	b29a      	uxth	r2, r3
 8003480:	2364      	movs	r3, #100	; 0x64
 8003482:	6879      	ldr	r1, [r7, #4]
 8003484:	4805      	ldr	r0, [pc, #20]	; (800349c <oled_data2+0x3c>)
 8003486:	f003 ffcd 	bl	8007424 <HAL_SPI_Transmit>
  oled_spi_cs_set();
 800348a:	f7ff ff95 	bl	80033b8 <oled_spi_cs_set>
//  oled_spi_cs_set();
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40010c00 	.word	0x40010c00
 800349c:	20000308 	.word	0x20000308

080034a0 <oled_data3>:

// Fill transfer
uint8_t big_buf[100];
void
oled_data3 (uint8_t byte, uint8_t len)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	460a      	mov	r2, r1
 80034aa:	71fb      	strb	r3, [r7, #7]
 80034ac:	4613      	mov	r3, r2
 80034ae:	71bb      	strb	r3, [r7, #6]
  int i = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60fb      	str	r3, [r7, #12]
  memset(big_buf, byte, len);
 80034b4:	79fb      	ldrb	r3, [r7, #7]
 80034b6:	4619      	mov	r1, r3
 80034b8:	79bb      	ldrb	r3, [r7, #6]
 80034ba:	461a      	mov	r2, r3
 80034bc:	480d      	ldr	r0, [pc, #52]	; (80034f4 <oled_data3+0x54>)
 80034be:	f005 fc3b 	bl	8008d38 <memset>
//  gpio_set (GPIOB, GPIO10);  // D/C pin
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);	// 3/3/24
//  spi_enable (my_spi);
//  oled_spi_cs_clear();
 for (i = 0; i < len; i++) {
 80034c2:	2300      	movs	r3, #0
 80034c4:	60fb      	str	r3, [r7, #12]
 80034c6:	e00c      	b.n	80034e2 <oled_data3+0x42>
//    spi_xfer (my_spi, byte);
    oled_spi_cs_clear();
 80034c8:	f7ff ff82 	bl	80033d0 <oled_spi_cs_clear>
    HAL_SPI_Transmit(&hspi1 ,&byte, 1, 100); // 3/3/24
 80034cc:	1df9      	adds	r1, r7, #7
 80034ce:	2364      	movs	r3, #100	; 0x64
 80034d0:	2201      	movs	r2, #1
 80034d2:	4809      	ldr	r0, [pc, #36]	; (80034f8 <oled_data3+0x58>)
 80034d4:	f003 ffa6 	bl	8007424 <HAL_SPI_Transmit>
//    HAL_SPI_Transmit(&hspi1 ,big_buf, len, 100); // 3/3/24
    oled_spi_cs_set();
 80034d8:	f7ff ff6e 	bl	80033b8 <oled_spi_cs_set>
 for (i = 0; i < len; i++) {
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	3301      	adds	r3, #1
 80034e0:	60fb      	str	r3, [r7, #12]
 80034e2:	79bb      	ldrb	r3, [r7, #6]
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	dbee      	blt.n	80034c8 <oled_data3+0x28>
  } 
//  oled_spi_cs_set();
//  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);	// 3/3/24 CS line
}
 80034ea:	bf00      	nop
 80034ec:	bf00      	nop
 80034ee:	3710      	adds	r7, #16
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	20000cc0 	.word	0x20000cc0
 80034f8:	20000308 	.word	0x20000308

080034fc <oled_reset>:

void
oled_reset(int reset)
{ 
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  if (reset) {
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d006      	beq.n	8003518 <oled_reset+0x1c>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 0);
 800350a:	2200      	movs	r2, #0
 800350c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003510:	4806      	ldr	r0, [pc, #24]	; (800352c <oled_reset+0x30>)
 8003512:	f001 ffd2 	bl	80054ba <HAL_GPIO_WritePin>
  } else {
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1);
  }
}
 8003516:	e005      	b.n	8003524 <oled_reset+0x28>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, 1);
 8003518:	2201      	movs	r2, #1
 800351a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800351e:	4803      	ldr	r0, [pc, #12]	; (800352c <oled_reset+0x30>)
 8003520:	f001 ffcb 	bl	80054ba <HAL_GPIO_WritePin>
}
 8003524:	bf00      	nop
 8003526:	3708      	adds	r7, #8
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	40010c00 	.word	0x40010c00

08003530 <oled_reset_pulse>:

static void
oled_reset_pulse(void) 
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  oled_reset(0);
 8003534:	2000      	movs	r0, #0
 8003536:	f7ff ffe1 	bl	80034fc <oled_reset>
  HAL_Delay(2);
 800353a:	2002      	movs	r0, #2
 800353c:	f001 f8a0 	bl	8004680 <HAL_Delay>
  oled_reset(1);
 8003540:	2001      	movs	r0, #1
 8003542:	f7ff ffdb 	bl	80034fc <oled_reset>
  HAL_Delay(2);
 8003546:	2002      	movs	r0, #2
 8003548:	f001 f89a 	bl	8004680 <HAL_Delay>
  oled_reset(0);  
 800354c:	2000      	movs	r0, #0
 800354e:	f7ff ffd5 	bl	80034fc <oled_reset>
  HAL_Delay(2);
 8003552:	2002      	movs	r0, #2
 8003554:	f001 f894 	bl	8004680 <HAL_Delay>
}
 8003558:	bf00      	nop
 800355a:	bd80      	pop	{r7, pc}

0800355c <oled_init_ssd1322>:
  oled_command (SSD1322_DISPLAYOFF); // was 0xAE
}

void
oled_init_ssd1322 (void)   // SSD1322 256X64
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  oled_spi_cs_set();
 8003560:	f7ff ff2a 	bl	80033b8 <oled_spi_cs_set>

  oled_reset_pulse ();
 8003564:	f7ff ffe4 	bl	8003530 <oled_reset_pulse>
  // wait minimum 200millisecs before sending commands
//  millisecs_sleep(300); 
  HAL_Delay(300);
 8003568:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800356c:	f001 f888 	bl	8004680 <HAL_Delay>

  oled_command (SSD1322_SETCOMMANDLOCK); // 0xFD
 8003570:	20fd      	movs	r0, #253	; 0xfd
 8003572:	f7ff ff39 	bl	80033e8 <oled_command>
  oled_data (0x12);        // Unlock OLED driver IC
 8003576:	2012      	movs	r0, #18
 8003578:	f7ff ff54 	bl	8003424 <oled_data>

  oled_command (SSD1322_DISPLAYOFF); // was 0xAE
 800357c:	20ae      	movs	r0, #174	; 0xae
 800357e:	f7ff ff33 	bl	80033e8 <oled_command>

  oled_command (0x00);          // enable gray scale     
 8003582:	2000      	movs	r0, #0
 8003584:	f7ff ff30 	bl	80033e8 <oled_command>

  oled_command (SSD1322_SETCLOCKDIVIDER); // 0xB3
 8003588:	20b3      	movs	r0, #179	; 0xb3
 800358a:	f7ff ff2d 	bl	80033e8 <oled_command>
  oled_data (0x91); // 0xB3 ??
 800358e:	2091      	movs	r0, #145	; 0x91
 8003590:	f7ff ff48 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETMUXRATIO); // 0xCA
 8003594:	20ca      	movs	r0, #202	; 0xca
 8003596:	f7ff ff27 	bl	80033e8 <oled_command>
  oled_data (0x3F); // duty = 1/64
 800359a:	203f      	movs	r0, #63	; 0x3f
 800359c:	f7ff ff42 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETDISPLAYOFFSET); // 0xA2
 80035a0:	20a2      	movs	r0, #162	; 0xa2
 80035a2:	f7ff ff21 	bl	80033e8 <oled_command>
  oled_data (0x00);
 80035a6:	2000      	movs	r0, #0
 80035a8:	f7ff ff3c 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETSTARTLINE); // 0xA1
 80035ac:	20a1      	movs	r0, #161	; 0xa1
 80035ae:	f7ff ff1b 	bl	80033e8 <oled_command>
  oled_data (0x00);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f7ff ff36 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETREMAP); // 0xA0 
 80035b8:	20a0      	movs	r0, #160	; 0xa0
 80035ba:	f7ff ff15 	bl	80033e8 <oled_command>
  oled_data (0x14); // Horizontal address increment,Disable Column Address Re-map,
 80035be:	2014      	movs	r0, #20
 80035c0:	f7ff ff30 	bl	8003424 <oled_data>
  //      // Enable Nibble Re-map,Scan from COM[N-1] to COM0,Disable COM Split Odd Even  
  oled_data (0x11); //Enable Dual COM mode
 80035c4:	2011      	movs	r0, #17
 80035c6:	f7ff ff2d 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETGPIO); // 0xB5
 80035ca:	20b5      	movs	r0, #181	; 0xb5
 80035cc:	f7ff ff0c 	bl	80033e8 <oled_command>
  oled_data (0x00);  // Disable GPIO Pins Input
 80035d0:	2000      	movs	r0, #0
 80035d2:	f7ff ff27 	bl	8003424 <oled_data>

  oled_command (SSD1322_FUNCTIONSEL); // 0xAB
 80035d6:	20ab      	movs	r0, #171	; 0xab
 80035d8:	f7ff ff06 	bl	80033e8 <oled_command>
  oled_data (0x01); // selection external vdd
 80035dc:	2001      	movs	r0, #1
 80035de:	f7ff ff21 	bl	8003424 <oled_data>

  oled_command (SSD1322_DISPLAYENHANCE); // 0xB4
 80035e2:	20b4      	movs	r0, #180	; 0xb4
 80035e4:	f7ff ff00 	bl	80033e8 <oled_command>
  oled_data (0xa0); // enables the external VSL
 80035e8:	20a0      	movs	r0, #160	; 0xa0
 80035ea:	f7ff ff1b 	bl	8003424 <oled_data>
  oled_data (0xFD); // 0xfFD,Enhanced low GS display quality; default is 0xb5(normal),
 80035ee:	20fd      	movs	r0, #253	; 0xfd
 80035f0:	f7ff ff18 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETCONTRASTCURRENT); // 0xC1
 80035f4:	20c1      	movs	r0, #193	; 0xc1
 80035f6:	f7ff fef7 	bl	80033e8 <oled_command>
  oled_data (0xFF); // 0xFF - default is 0x7f
 80035fa:	20ff      	movs	r0, #255	; 0xff
 80035fc:	f7ff ff12 	bl	8003424 <oled_data>

  oled_command (SSD1322_MASTERCURRENTCONTROL); // 0xC7
 8003600:	20c7      	movs	r0, #199	; 0xc7
 8003602:	f7ff fef1 	bl	80033e8 <oled_command>
  oled_data (0x0F); // default is 0x0F
 8003606:	200f      	movs	r0, #15
 8003608:	f7ff ff0c 	bl	8003424 <oled_data>

  // Set grayscale
  oled_command (SSD1322_SELECTDEFAULTGRAYSCALE); // 0xB9
 800360c:	20b9      	movs	r0, #185	; 0xb9
 800360e:	f7ff feeb 	bl	80033e8 <oled_command>

  oled_command (SSD1322_SETPHASELENGTH); // 0xB1
 8003612:	20b1      	movs	r0, #177	; 0xb1
 8003614:	f7ff fee8 	bl	80033e8 <oled_command>
  oled_data (0xE2); // default is 0x74
 8003618:	20e2      	movs	r0, #226	; 0xe2
 800361a:	f7ff ff03 	bl	8003424 <oled_data>

  oled_command (SSD1322_DISPLAYENHANCEB);  // 0xD1
 800361e:	20d1      	movs	r0, #209	; 0xd1
 8003620:	f7ff fee2 	bl	80033e8 <oled_command>
  oled_data (0x82); // Reserved; default is 0xa2(normal)
 8003624:	2082      	movs	r0, #130	; 0x82
 8003626:	f7ff fefd 	bl	8003424 <oled_data>
  oled_data (0x20);
 800362a:	2020      	movs	r0, #32
 800362c:	f7ff fefa 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETSECONDPRECHARGEPERIOD); // 0xB6
 8003630:	20b6      	movs	r0, #182	; 0xb6
 8003632:	f7ff fed9 	bl	80033e8 <oled_command>
  oled_data (0x08); // default
 8003636:	2008      	movs	r0, #8
 8003638:	f7ff fef4 	bl	8003424 <oled_data>

  oled_command (SSD1322_SETVCOMH); // 0xBE
 800363c:	20be      	movs	r0, #190	; 0xbe
 800363e:	f7ff fed3 	bl	80033e8 <oled_command>
  oled_data (0x07); // 0.86xVcc;default is 0x04
 8003642:	2007      	movs	r0, #7
 8003644:	f7ff feee 	bl	8003424 <oled_data>

  // ssd1322_command(SSD1322_NORMALDISPLAY);// 0xA6
  oled_command (SSD1322_NORMALDISPLAY); // 0xA6
 8003648:	20a6      	movs	r0, #166	; 0xa6
 800364a:	f7ff fecd 	bl	80033e8 <oled_command>

  oled_command (SSD1322_EXITPARTIALDISPLAY); // 0xA9
 800364e:	20a9      	movs	r0, #169	; 0xa9
 8003650:	f7ff feca 	bl	80033e8 <oled_command>

  //Clear down image ram before opening display
  oled_ssd1322_fill (0x00);  // C_WHITE
 8003654:	2000      	movs	r0, #0
 8003656:	f7ff fe7b 	bl	8003350 <oled_ssd1322_fill>
  oled_ssd1322_fill (C_WHITE);
 800365a:	20ff      	movs	r0, #255	; 0xff
 800365c:	f7ff fe78 	bl	8003350 <oled_ssd1322_fill>
  oled_command (SSD1322_DISPLAYON); // 0xAF
 8003660:	20af      	movs	r0, #175	; 0xaf
 8003662:	f7ff fec1 	bl	80033e8 <oled_command>
}
 8003666:	bf00      	nop
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <splash_scr>:
  return 0;
}

void
splash_scr (void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b08e      	sub	sp, #56	; 0x38
 8003670:	af00      	add	r7, sp, #0
  char buf[50];

  UG_SetBackcolor (C_WHITE);
 8003672:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8003676:	f000 fca5 	bl	8003fc4 <UG_SetBackcolor>
  UG_SetForecolor (C_BLACK);
 800367a:	2000      	movs	r0, #0
 800367c:	f000 fc92 	bl	8003fa4 <UG_SetForecolor>
  UG_FontSelect (&FONT_12X16);
 8003680:	4817      	ldr	r0, [pc, #92]	; (80036e0 <splash_scr+0x74>)
 8003682:	f000 fafb 	bl	8003c7c <UG_FontSelect>

//  UG_FontSelect (&FONT_8X12);

//  snprintf(buf,sizeof buf, "Built:%s %s\r\n",__DATE__,__TIME__);
  snprintf (buf, sizeof buf, "  %s", "Lab Power Supply");
 8003686:	1d38      	adds	r0, r7, #4
 8003688:	4b16      	ldr	r3, [pc, #88]	; (80036e4 <splash_scr+0x78>)
 800368a:	4a17      	ldr	r2, [pc, #92]	; (80036e8 <splash_scr+0x7c>)
 800368c:	2132      	movs	r1, #50	; 0x32
 800368e:	f005 fa27 	bl	8008ae0 <sniprintf>
  UG_PutString (0, 0, buf);
 8003692:	1d3b      	adds	r3, r7, #4
 8003694:	461a      	mov	r2, r3
 8003696:	2100      	movs	r1, #0
 8003698:	2000      	movs	r0, #0
 800369a:	f000 fbe1 	bl	8003e60 <UG_PutString>

  UG_FontSelect (&FONT_8X12);
 800369e:	4813      	ldr	r0, [pc, #76]	; (80036ec <splash_scr+0x80>)
 80036a0:	f000 faec 	bl	8003c7c <UG_FontSelect>
  snprintf (buf, sizeof buf, "  %s", "   0 to 15 V, 1.5A");
 80036a4:	1d38      	adds	r0, r7, #4
 80036a6:	4b12      	ldr	r3, [pc, #72]	; (80036f0 <splash_scr+0x84>)
 80036a8:	4a0f      	ldr	r2, [pc, #60]	; (80036e8 <splash_scr+0x7c>)
 80036aa:	2132      	movs	r1, #50	; 0x32
 80036ac:	f005 fa18 	bl	8008ae0 <sniprintf>
  UG_PutString (0, 17, buf);
 80036b0:	1d3b      	adds	r3, r7, #4
 80036b2:	461a      	mov	r2, r3
 80036b4:	2111      	movs	r1, #17
 80036b6:	2000      	movs	r0, #0
 80036b8:	f000 fbd2 	bl	8003e60 <UG_PutString>

#if 1
  snprintf (buf, sizeof buf, "   %s", "By: F.O. Design Works");
 80036bc:	1d38      	adds	r0, r7, #4
 80036be:	4b0d      	ldr	r3, [pc, #52]	; (80036f4 <splash_scr+0x88>)
 80036c0:	4a0d      	ldr	r2, [pc, #52]	; (80036f8 <splash_scr+0x8c>)
 80036c2:	2132      	movs	r1, #50	; 0x32
 80036c4:	f005 fa0c 	bl	8008ae0 <sniprintf>
//  snprintf (buf, sizeof buf, "   %s", "By: Jerry Okeefe");
  UG_PutString (0, 34, buf);
 80036c8:	1d3b      	adds	r3, r7, #4
 80036ca:	461a      	mov	r2, r3
 80036cc:	2122      	movs	r1, #34	; 0x22
 80036ce:	2000      	movs	r0, #0
 80036d0:	f000 fbc6 	bl	8003e60 <UG_PutString>
//  UG_PutString (0, 45, "Jerry OKeefe");
#endif
 // oled_ssd1322_fill (C_WHITE);
//  oled_ssd1322_fill (C_BLACK);

  oled_update_ssd1322 (); // 3/3/24
 80036d4:	f7ff fd98 	bl	8003208 <oled_update_ssd1322>
}
 80036d8:	bf00      	nop
 80036da:	3738      	adds	r7, #56	; 0x38
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	0800f74c 	.word	0x0800f74c
 80036e4:	0800ca0c 	.word	0x0800ca0c
 80036e8:	0800ca20 	.word	0x0800ca20
 80036ec:	0800f738 	.word	0x0800f738
 80036f0:	0800ca28 	.word	0x0800ca28
 80036f4:	0800ca3c 	.word	0x0800ca3c
 80036f8:	0800ca54 	.word	0x0800ca54

080036fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	b085      	sub	sp, #20
 8003700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <HAL_MspInit+0x5c>)
 8003704:	699b      	ldr	r3, [r3, #24]
 8003706:	4a14      	ldr	r2, [pc, #80]	; (8003758 <HAL_MspInit+0x5c>)
 8003708:	f043 0301 	orr.w	r3, r3, #1
 800370c:	6193      	str	r3, [r2, #24]
 800370e:	4b12      	ldr	r3, [pc, #72]	; (8003758 <HAL_MspInit+0x5c>)
 8003710:	699b      	ldr	r3, [r3, #24]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	60bb      	str	r3, [r7, #8]
 8003718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800371a:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <HAL_MspInit+0x5c>)
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	4a0e      	ldr	r2, [pc, #56]	; (8003758 <HAL_MspInit+0x5c>)
 8003720:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003724:	61d3      	str	r3, [r2, #28]
 8003726:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <HAL_MspInit+0x5c>)
 8003728:	69db      	ldr	r3, [r3, #28]
 800372a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800372e:	607b      	str	r3, [r7, #4]
 8003730:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <HAL_MspInit+0x60>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	4a04      	ldr	r2, [pc, #16]	; (800375c <HAL_MspInit+0x60>)
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800374e:	bf00      	nop
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	bc80      	pop	{r7}
 8003756:	4770      	bx	lr
 8003758:	40021000 	.word	0x40021000
 800375c:	40010000 	.word	0x40010000

08003760 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003768:	f107 0310 	add.w	r3, r7, #16
 800376c:	2200      	movs	r2, #0
 800376e:	601a      	str	r2, [r3, #0]
 8003770:	605a      	str	r2, [r3, #4]
 8003772:	609a      	str	r2, [r3, #8]
 8003774:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a14      	ldr	r2, [pc, #80]	; (80037cc <HAL_ADC_MspInit+0x6c>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d121      	bne.n	80037c4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003780:	4b13      	ldr	r3, [pc, #76]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 8003786:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800378a:	6193      	str	r3, [r2, #24]
 800378c:	4b10      	ldr	r3, [pc, #64]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 800378e:	699b      	ldr	r3, [r3, #24]
 8003790:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003794:	60fb      	str	r3, [r7, #12]
 8003796:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003798:	4b0d      	ldr	r3, [pc, #52]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	4a0c      	ldr	r2, [pc, #48]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 800379e:	f043 0304 	orr.w	r3, r3, #4
 80037a2:	6193      	str	r3, [r2, #24]
 80037a4:	4b0a      	ldr	r3, [pc, #40]	; (80037d0 <HAL_ADC_MspInit+0x70>)
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	f003 0304 	and.w	r3, r3, #4
 80037ac:	60bb      	str	r3, [r7, #8]
 80037ae:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037b0:	2303      	movs	r3, #3
 80037b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b4:	2303      	movs	r3, #3
 80037b6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037b8:	f107 0310 	add.w	r3, r7, #16
 80037bc:	4619      	mov	r1, r3
 80037be:	4805      	ldr	r0, [pc, #20]	; (80037d4 <HAL_ADC_MspInit+0x74>)
 80037c0:	f001 fcd0 	bl	8005164 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80037c4:	bf00      	nop
 80037c6:	3720      	adds	r7, #32
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	40012400 	.word	0x40012400
 80037d0:	40021000 	.word	0x40021000
 80037d4:	40010800 	.word	0x40010800

080037d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037e0:	f107 0310 	add.w	r3, r7, #16
 80037e4:	2200      	movs	r2, #0
 80037e6:	601a      	str	r2, [r3, #0]
 80037e8:	605a      	str	r2, [r3, #4]
 80037ea:	609a      	str	r2, [r3, #8]
 80037ec:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a15      	ldr	r2, [pc, #84]	; (8003848 <HAL_I2C_MspInit+0x70>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d123      	bne.n	8003840 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037f8:	4b14      	ldr	r3, [pc, #80]	; (800384c <HAL_I2C_MspInit+0x74>)
 80037fa:	699b      	ldr	r3, [r3, #24]
 80037fc:	4a13      	ldr	r2, [pc, #76]	; (800384c <HAL_I2C_MspInit+0x74>)
 80037fe:	f043 0308 	orr.w	r3, r3, #8
 8003802:	6193      	str	r3, [r2, #24]
 8003804:	4b11      	ldr	r3, [pc, #68]	; (800384c <HAL_I2C_MspInit+0x74>)
 8003806:	699b      	ldr	r3, [r3, #24]
 8003808:	f003 0308 	and.w	r3, r3, #8
 800380c:	60fb      	str	r3, [r7, #12]
 800380e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003810:	23c0      	movs	r3, #192	; 0xc0
 8003812:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003814:	2312      	movs	r3, #18
 8003816:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003818:	2303      	movs	r3, #3
 800381a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800381c:	f107 0310 	add.w	r3, r7, #16
 8003820:	4619      	mov	r1, r3
 8003822:	480b      	ldr	r0, [pc, #44]	; (8003850 <HAL_I2C_MspInit+0x78>)
 8003824:	f001 fc9e 	bl	8005164 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003828:	4b08      	ldr	r3, [pc, #32]	; (800384c <HAL_I2C_MspInit+0x74>)
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	4a07      	ldr	r2, [pc, #28]	; (800384c <HAL_I2C_MspInit+0x74>)
 800382e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003832:	61d3      	str	r3, [r2, #28]
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <HAL_I2C_MspInit+0x74>)
 8003836:	69db      	ldr	r3, [r3, #28]
 8003838:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800383c:	60bb      	str	r3, [r7, #8]
 800383e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003840:	bf00      	nop
 8003842:	3720      	adds	r7, #32
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40005400 	.word	0x40005400
 800384c:	40021000 	.word	0x40021000
 8003850:	40010c00 	.word	0x40010c00

08003854 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b088      	sub	sp, #32
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 0310 	add.w	r3, r7, #16
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1b      	ldr	r2, [pc, #108]	; (80038dc <HAL_SPI_MspInit+0x88>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d12f      	bne.n	80038d4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003874:	4b1a      	ldr	r3, [pc, #104]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 8003876:	699b      	ldr	r3, [r3, #24]
 8003878:	4a19      	ldr	r2, [pc, #100]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 800387a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800387e:	6193      	str	r3, [r2, #24]
 8003880:	4b17      	ldr	r3, [pc, #92]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800388c:	4b14      	ldr	r3, [pc, #80]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 800388e:	699b      	ldr	r3, [r3, #24]
 8003890:	4a13      	ldr	r2, [pc, #76]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 8003892:	f043 0304 	orr.w	r3, r3, #4
 8003896:	6193      	str	r3, [r2, #24]
 8003898:	4b11      	ldr	r3, [pc, #68]	; (80038e0 <HAL_SPI_MspInit+0x8c>)
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0304 	and.w	r3, r3, #4
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80038a4:	23a0      	movs	r3, #160	; 0xa0
 80038a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a8:	2302      	movs	r3, #2
 80038aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038ac:	2303      	movs	r3, #3
 80038ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038b0:	f107 0310 	add.w	r3, r7, #16
 80038b4:	4619      	mov	r1, r3
 80038b6:	480b      	ldr	r0, [pc, #44]	; (80038e4 <HAL_SPI_MspInit+0x90>)
 80038b8:	f001 fc54 	bl	8005164 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80038bc:	2340      	movs	r3, #64	; 0x40
 80038be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038c0:	2300      	movs	r3, #0
 80038c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c4:	2300      	movs	r3, #0
 80038c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038c8:	f107 0310 	add.w	r3, r7, #16
 80038cc:	4619      	mov	r1, r3
 80038ce:	4805      	ldr	r0, [pc, #20]	; (80038e4 <HAL_SPI_MspInit+0x90>)
 80038d0:	f001 fc48 	bl	8005164 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80038d4:	bf00      	nop
 80038d6:	3720      	adds	r7, #32
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	40013000 	.word	0x40013000
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40010800 	.word	0x40010800

080038e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b088      	sub	sp, #32
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038f0:	f107 0310 	add.w	r3, r7, #16
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	609a      	str	r2, [r3, #8]
 80038fc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a1b      	ldr	r2, [pc, #108]	; (8003970 <HAL_UART_MspInit+0x88>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d12f      	bne.n	8003968 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003908:	4b1a      	ldr	r3, [pc, #104]	; (8003974 <HAL_UART_MspInit+0x8c>)
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	4a19      	ldr	r2, [pc, #100]	; (8003974 <HAL_UART_MspInit+0x8c>)
 800390e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003912:	61d3      	str	r3, [r2, #28]
 8003914:	4b17      	ldr	r3, [pc, #92]	; (8003974 <HAL_UART_MspInit+0x8c>)
 8003916:	69db      	ldr	r3, [r3, #28]
 8003918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391c:	60fb      	str	r3, [r7, #12]
 800391e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003920:	4b14      	ldr	r3, [pc, #80]	; (8003974 <HAL_UART_MspInit+0x8c>)
 8003922:	699b      	ldr	r3, [r3, #24]
 8003924:	4a13      	ldr	r2, [pc, #76]	; (8003974 <HAL_UART_MspInit+0x8c>)
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	6193      	str	r3, [r2, #24]
 800392c:	4b11      	ldr	r3, [pc, #68]	; (8003974 <HAL_UART_MspInit+0x8c>)
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	f003 0304 	and.w	r3, r3, #4
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003938:	2304      	movs	r3, #4
 800393a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800393c:	2302      	movs	r3, #2
 800393e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003940:	2303      	movs	r3, #3
 8003942:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003944:	f107 0310 	add.w	r3, r7, #16
 8003948:	4619      	mov	r1, r3
 800394a:	480b      	ldr	r0, [pc, #44]	; (8003978 <HAL_UART_MspInit+0x90>)
 800394c:	f001 fc0a 	bl	8005164 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003950:	2308      	movs	r3, #8
 8003952:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003954:	2300      	movs	r3, #0
 8003956:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003958:	2300      	movs	r3, #0
 800395a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800395c:	f107 0310 	add.w	r3, r7, #16
 8003960:	4619      	mov	r1, r3
 8003962:	4805      	ldr	r0, [pc, #20]	; (8003978 <HAL_UART_MspInit+0x90>)
 8003964:	f001 fbfe 	bl	8005164 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003968:	bf00      	nop
 800396a:	3720      	adds	r7, #32
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40004400 	.word	0x40004400
 8003974:	40021000 	.word	0x40021000
 8003978:	40010800 	.word	0x40010800

0800397c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003980:	e7fe      	b.n	8003980 <NMI_Handler+0x4>

08003982 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003982:	b480      	push	{r7}
 8003984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003986:	e7fe      	b.n	8003986 <HardFault_Handler+0x4>

08003988 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003988:	b480      	push	{r7}
 800398a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800398c:	e7fe      	b.n	800398c <MemManage_Handler+0x4>

0800398e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800398e:	b480      	push	{r7}
 8003990:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003992:	e7fe      	b.n	8003992 <BusFault_Handler+0x4>

08003994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003994:	b480      	push	{r7}
 8003996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003998:	e7fe      	b.n	8003998 <UsageFault_Handler+0x4>

0800399a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800399a:	b480      	push	{r7}
 800399c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800399e:	bf00      	nop
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bc80      	pop	{r7}
 80039a4:	4770      	bx	lr

080039a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80039a6:	b480      	push	{r7}
 80039a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80039aa:	bf00      	nop
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc80      	pop	{r7}
 80039b0:	4770      	bx	lr

080039b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80039b2:	b480      	push	{r7}
 80039b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039b6:	bf00      	nop
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc80      	pop	{r7}
 80039bc:	4770      	bx	lr

080039be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039c2:	f000 fe41 	bl	8004648 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80039c6:	bf00      	nop
 80039c8:	bd80      	pop	{r7, pc}

080039ca <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039ca:	b480      	push	{r7}
 80039cc:	af00      	add	r7, sp, #0
  return 1;
 80039ce:	2301      	movs	r3, #1
}
 80039d0:	4618      	mov	r0, r3
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <_kill>:

int _kill(int pid, int sig)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
 80039e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039e2:	f005 f9fb 	bl	8008ddc <__errno>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2216      	movs	r2, #22
 80039ea:	601a      	str	r2, [r3, #0]
  return -1;
 80039ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <_exit>:

void _exit (int status)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff ffe7 	bl	80039d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a0a:	e7fe      	b.n	8003a0a <_exit+0x12>

08003a0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a18:	2300      	movs	r3, #0
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	e00a      	b.n	8003a34 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a1e:	f3af 8000 	nop.w
 8003a22:	4601      	mov	r1, r0
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	1c5a      	adds	r2, r3, #1
 8003a28:	60ba      	str	r2, [r7, #8]
 8003a2a:	b2ca      	uxtb	r2, r1
 8003a2c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a2e:	697b      	ldr	r3, [r7, #20]
 8003a30:	3301      	adds	r3, #1
 8003a32:	617b      	str	r3, [r7, #20]
 8003a34:	697a      	ldr	r2, [r7, #20]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	dbf0      	blt.n	8003a1e <_read+0x12>
  }

  return len;
 8003a3c:	687b      	ldr	r3, [r7, #4]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3718      	adds	r7, #24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b086      	sub	sp, #24
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
 8003a4e:	60b9      	str	r1, [r7, #8]
 8003a50:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a52:	2300      	movs	r3, #0
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	e009      	b.n	8003a6c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	1c5a      	adds	r2, r3, #1
 8003a5c:	60ba      	str	r2, [r7, #8]
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7fe f9c5 	bl	8001df0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	617b      	str	r3, [r7, #20]
 8003a6c:	697a      	ldr	r2, [r7, #20]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	dbf1      	blt.n	8003a58 <_write+0x12>
  }
  return len;
 8003a74:	687b      	ldr	r3, [r7, #4]
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3718      	adds	r7, #24
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <_close>:

int _close(int file)
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	370c      	adds	r7, #12
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr

08003a94 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003aa4:	605a      	str	r2, [r3, #4]
  return 0;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bc80      	pop	{r7}
 8003ab0:	4770      	bx	lr

08003ab2 <_isatty>:

int _isatty(int file)
{
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003aba:	2301      	movs	r3, #1
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	bc80      	pop	{r7}
 8003ac4:	4770      	bx	lr

08003ac6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ac6:	b480      	push	{r7}
 8003ac8:	b085      	sub	sp, #20
 8003aca:	af00      	add	r7, sp, #0
 8003acc:	60f8      	str	r0, [r7, #12]
 8003ace:	60b9      	str	r1, [r7, #8]
 8003ad0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ad2:	2300      	movs	r3, #0
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bc80      	pop	{r7}
 8003adc:	4770      	bx	lr
	...

08003ae0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ae8:	4a14      	ldr	r2, [pc, #80]	; (8003b3c <_sbrk+0x5c>)
 8003aea:	4b15      	ldr	r3, [pc, #84]	; (8003b40 <_sbrk+0x60>)
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003af4:	4b13      	ldr	r3, [pc, #76]	; (8003b44 <_sbrk+0x64>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d102      	bne.n	8003b02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003afc:	4b11      	ldr	r3, [pc, #68]	; (8003b44 <_sbrk+0x64>)
 8003afe:	4a12      	ldr	r2, [pc, #72]	; (8003b48 <_sbrk+0x68>)
 8003b00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b02:	4b10      	ldr	r3, [pc, #64]	; (8003b44 <_sbrk+0x64>)
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4413      	add	r3, r2
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d207      	bcs.n	8003b20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b10:	f005 f964 	bl	8008ddc <__errno>
 8003b14:	4603      	mov	r3, r0
 8003b16:	220c      	movs	r2, #12
 8003b18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b1e:	e009      	b.n	8003b34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b20:	4b08      	ldr	r3, [pc, #32]	; (8003b44 <_sbrk+0x64>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b26:	4b07      	ldr	r3, [pc, #28]	; (8003b44 <_sbrk+0x64>)
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	4413      	add	r3, r2
 8003b2e:	4a05      	ldr	r2, [pc, #20]	; (8003b44 <_sbrk+0x64>)
 8003b30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b32:	68fb      	ldr	r3, [r7, #12]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	2000c000 	.word	0x2000c000
 8003b40:	00000400 	.word	0x00000400
 8003b44:	20000d24 	.word	0x20000d24
 8003b48:	20000e80 	.word	0x20000e80

08003b4c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bc80      	pop	{r7}
 8003b56:	4770      	bx	lr

08003b58 <UG_Init>:
#endif



UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	60b9      	str	r1, [r7, #8]
 8003b62:	4611      	mov	r1, r2
 8003b64:	461a      	mov	r2, r3
 8003b66:	460b      	mov	r3, r1
 8003b68:	80fb      	strh	r3, [r7, #6]
 8003b6a:	4613      	mov	r3, r2
 8003b6c:	80bb      	strh	r3, [r7, #4]
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	601a      	str	r2, [r3, #0]
   g->x_dim = x;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	88fa      	ldrh	r2, [r7, #6]
 8003b78:	809a      	strh	r2, [r3, #4]
   g->y_dim = y;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	88ba      	ldrh	r2, [r7, #4]
 8003b7e:	80da      	strh	r2, [r3, #6]
   g->console.x_start = 4;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2204      	movs	r2, #4
 8003b84:	841a      	strh	r2, [r3, #32]
   g->console.y_start = 4;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2204      	movs	r2, #4
 8003b8a:	845a      	strh	r2, [r3, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003b92:	b29a      	uxth	r2, r3
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	1ad3      	subs	r3, r2, r3
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	b21a      	sxth	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	849a      	strh	r2, [r3, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8003bb0:	b29a      	uxth	r2, r3
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	b21a      	sxth	r2, r3
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	84da      	strh	r2, [r3, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	f9b3 2024 	ldrsh.w	r2, [r3, #36]	; 0x24
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	839a      	strh	r2, [r3, #28]
   g->console.y_pos = g->console.y_end;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	83da      	strh	r2, [r3, #30]
   g->char_h_space = 1;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   g->char_v_space = 1;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   g->font.p = NULL;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	; 0x30
   g->font.char_height = 0;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	871a      	strh	r2, [r3, #56]	; 0x38
   g->font.char_width = 0;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	86da      	strh	r2, [r3, #54]	; 0x36
   g->font.start_char = 0;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	2200      	movs	r2, #0
 8003c02:	875a      	strh	r2, [r3, #58]	; 0x3a
   g->font.end_char = 0;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	879a      	strh	r2, [r3, #60]	; 0x3c
   g->font.widths = NULL;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	641a      	str	r2, [r3, #64]	; 0x40
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <UG_Init+0x11c>)
 8003c14:	651a      	str	r2, [r3, #80]	; 0x50
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
   #endif
   g->fore_color = C_WHITE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8003c1c:	649a      	str	r2, [r3, #72]	; 0x48
   g->back_color = C_BLACK;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	64da      	str	r2, [r3, #76]	; 0x4c
   g->next_window = NULL;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	2200      	movs	r2, #0
 8003c28:	611a      	str	r2, [r3, #16]
   g->active_window = NULL;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	615a      	str	r2, [r3, #20]
   g->last_window = NULL;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	619a      	str	r2, [r3, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8003c36:	2300      	movs	r3, #0
 8003c38:	75fb      	strb	r3, [r7, #23]
 8003c3a:	e00f      	b.n	8003c5c <UG_Init+0x104>
   {
      g->driver[i].driver = NULL;
 8003c3c:	7dfa      	ldrb	r2, [r7, #23]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	320b      	adds	r2, #11
 8003c42:	2100      	movs	r1, #0
 8003c44:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
      g->driver[i].state = 0;
 8003c48:	7dfb      	ldrb	r3, [r7, #23]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	330b      	adds	r3, #11
 8003c4e:	00db      	lsls	r3, r3, #3
 8003c50:	4413      	add	r3, r2
 8003c52:	2200      	movs	r2, #0
 8003c54:	711a      	strb	r2, [r3, #4]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	75fb      	strb	r3, [r7, #23]
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d9ec      	bls.n	8003c3c <UG_Init+0xe4>
   }

   gui = g;
 8003c62:	4a05      	ldr	r2, [pc, #20]	; (8003c78 <UG_Init+0x120>)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6013      	str	r3, [r2, #0]
   return 1;
 8003c68:	2301      	movs	r3, #1
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	371c      	adds	r7, #28
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bc80      	pop	{r7}
 8003c72:	4770      	bx	lr
 8003c74:	005e8bef 	.word	0x005e8bef
 8003c78:	20000d28 	.word	0x20000d28

08003c7c <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 8003c7c:	b4b0      	push	{r4, r5, r7}
 8003c7e:	b083      	sub	sp, #12
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
   gui->font = *font;
 8003c84:	4b07      	ldr	r3, [pc, #28]	; (8003ca4 <UG_FontSelect+0x28>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8003c8e:	4615      	mov	r5, r2
 8003c90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c94:	682b      	ldr	r3, [r5, #0]
 8003c96:	6023      	str	r3, [r4, #0]
}
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bcb0      	pop	{r4, r5, r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	20000d28 	.word	0x20000d28

08003ca8 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 8003ca8:	b5b0      	push	{r4, r5, r7, lr}
 8003caa:	b08a      	sub	sp, #40	; 0x28
 8003cac:	af02      	add	r7, sp, #8
 8003cae:	4604      	mov	r4, r0
 8003cb0:	4608      	mov	r0, r1
 8003cb2:	4611      	mov	r1, r2
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4623      	mov	r3, r4
 8003cb8:	80fb      	strh	r3, [r7, #6]
 8003cba:	4603      	mov	r3, r0
 8003cbc:	80bb      	strh	r3, [r7, #4]
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	807b      	strh	r3, [r7, #2]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 8003cc6:	4b65      	ldr	r3, [pc, #404]	; (8003e5c <UG_DrawLine+0x1b4>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d013      	beq.n	8003cfe <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8003cd6:	4b61      	ldr	r3, [pc, #388]	; (8003e5c <UG_DrawLine+0x1b4>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cdc:	461d      	mov	r5, r3
 8003cde:	f9b7 4000 	ldrsh.w	r4, [r7]
 8003ce2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003ce6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003cea:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003cee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cf0:	9300      	str	r3, [sp, #0]
 8003cf2:	4623      	mov	r3, r4
 8003cf4:	47a8      	blx	r5
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f000 80ab 	beq.w	8003e54 <UG_DrawLine+0x1ac>
   }

   dx = x2 - x1;
 8003cfe:	887a      	ldrh	r2, [r7, #2]
 8003d00:	88fb      	ldrh	r3, [r7, #6]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 8003d08:	883a      	ldrh	r2, [r7, #0]
 8003d0a:	88bb      	ldrh	r3, [r7, #4]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 8003d12:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bfb8      	it	lt
 8003d1a:	425b      	neglt	r3, r3
 8003d1c:	b29b      	uxth	r3, r3
 8003d1e:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 8003d20:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	bfb8      	it	lt
 8003d28:	425b      	neglt	r3, r3
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 8003d2e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	dd01      	ble.n	8003d3a <UG_DrawLine+0x92>
 8003d36:	2301      	movs	r3, #1
 8003d38:	e001      	b.n	8003d3e <UG_DrawLine+0x96>
 8003d3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d3e:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 8003d40:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	dd01      	ble.n	8003d4c <UG_DrawLine+0xa4>
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e001      	b.n	8003d50 <UG_DrawLine+0xa8>
 8003d4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003d50:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 8003d52:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d56:	105b      	asrs	r3, r3, #1
 8003d58:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 8003d5a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003d5e:	105b      	asrs	r3, r3, #1
 8003d60:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 8003d62:	88fb      	ldrh	r3, [r7, #6]
 8003d64:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 8003d66:	88bb      	ldrh	r3, [r7, #4]
 8003d68:	82fb      	strh	r3, [r7, #22]

   gui->pset(drawx, drawy,c);
 8003d6a:	4b3c      	ldr	r3, [pc, #240]	; (8003e5c <UG_DrawLine+0x1b4>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8003d74:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8003d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003d7a:	4798      	blx	r3

   if( dxabs >= dyabs )
 8003d7c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003d80:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	db32      	blt.n	8003dee <UG_DrawLine+0x146>
   {
      for( n=0; n<dxabs; n++ )
 8003d88:	2300      	movs	r3, #0
 8003d8a:	83fb      	strh	r3, [r7, #30]
 8003d8c:	e028      	b.n	8003de0 <UG_DrawLine+0x138>
      {
         y += dyabs;
 8003d8e:	8b7a      	ldrh	r2, [r7, #26]
 8003d90:	89fb      	ldrh	r3, [r7, #14]
 8003d92:	4413      	add	r3, r2
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 8003d98:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8003d9c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003da0:	429a      	cmp	r2, r3
 8003da2:	db09      	blt.n	8003db8 <UG_DrawLine+0x110>
         {
            y -= dxabs;
 8003da4:	8b7a      	ldrh	r2, [r7, #26]
 8003da6:	8a3b      	ldrh	r3, [r7, #16]
 8003da8:	1ad3      	subs	r3, r2, r3
 8003daa:	b29b      	uxth	r3, r3
 8003dac:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 8003dae:	8afa      	ldrh	r2, [r7, #22]
 8003db0:	897b      	ldrh	r3, [r7, #10]
 8003db2:	4413      	add	r3, r2
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 8003db8:	8b3a      	ldrh	r2, [r7, #24]
 8003dba:	89bb      	ldrh	r3, [r7, #12]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	b29b      	uxth	r3, r3
 8003dc0:	833b      	strh	r3, [r7, #24]
         gui->pset(drawx, drawy,c);
 8003dc2:	4b26      	ldr	r3, [pc, #152]	; (8003e5c <UG_DrawLine+0x1b4>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8003dcc:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8003dd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003dd2:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 8003dd4:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	3301      	adds	r3, #1
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	83fb      	strh	r3, [r7, #30]
 8003de0:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8003de4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	dbd0      	blt.n	8003d8e <UG_DrawLine+0xe6>
 8003dec:	e033      	b.n	8003e56 <UG_DrawLine+0x1ae>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 8003dee:	2300      	movs	r3, #0
 8003df0:	83fb      	strh	r3, [r7, #30]
 8003df2:	e028      	b.n	8003e46 <UG_DrawLine+0x19e>
      {
         x += dxabs;
 8003df4:	8bba      	ldrh	r2, [r7, #28]
 8003df6:	8a3b      	ldrh	r3, [r7, #16]
 8003df8:	4413      	add	r3, r2
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 8003dfe:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003e02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	db09      	blt.n	8003e1e <UG_DrawLine+0x176>
         {
            x -= dyabs;
 8003e0a:	8bba      	ldrh	r2, [r7, #28]
 8003e0c:	89fb      	ldrh	r3, [r7, #14]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	b29b      	uxth	r3, r3
 8003e12:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 8003e14:	8b3a      	ldrh	r2, [r7, #24]
 8003e16:	89bb      	ldrh	r3, [r7, #12]
 8003e18:	4413      	add	r3, r2
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 8003e1e:	8afa      	ldrh	r2, [r7, #22]
 8003e20:	897b      	ldrh	r3, [r7, #10]
 8003e22:	4413      	add	r3, r2
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	82fb      	strh	r3, [r7, #22]
         gui->pset(drawx, drawy,c);
 8003e28:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <UG_DrawLine+0x1b4>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8003e32:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8003e36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e38:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8003e3a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	3301      	adds	r3, #1
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	83fb      	strh	r3, [r7, #30]
 8003e46:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8003e4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	dbd0      	blt.n	8003df4 <UG_DrawLine+0x14c>
 8003e52:	e000      	b.n	8003e56 <UG_DrawLine+0x1ae>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8003e54:	bf00      	nop
      }
   }  
}
 8003e56:	3720      	adds	r7, #32
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bdb0      	pop	{r4, r5, r7, pc}
 8003e5c:	20000d28 	.word	0x20000d28

08003e60 <UG_PutString>:

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8003e60:	b590      	push	{r4, r7, lr}
 8003e62:	b087      	sub	sp, #28
 8003e64:	af02      	add	r7, sp, #8
 8003e66:	4603      	mov	r3, r0
 8003e68:	603a      	str	r2, [r7, #0]
 8003e6a:	80fb      	strh	r3, [r7, #6]
 8003e6c:	460b      	mov	r3, r1
 8003e6e:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp;
   UG_U8 cw;
   char chr;

   xp=x;
 8003e70:	88fb      	ldrh	r3, [r7, #6]
 8003e72:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8003e74:	88bb      	ldrh	r3, [r7, #4]
 8003e76:	81bb      	strh	r3, [r7, #12]

   while ( *str != 0 )
 8003e78:	e06b      	b.n	8003f52 <UG_PutString+0xf2>
   {
      chr = *str++;
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	1c5a      	adds	r2, r3, #1
 8003e7e:	603a      	str	r2, [r7, #0]
 8003e80:	781b      	ldrb	r3, [r3, #0]
 8003e82:	72fb      	strb	r3, [r7, #11]
	  if (chr < gui->font.start_char || chr > gui->font.end_char) continue;
 8003e84:	7afb      	ldrb	r3, [r7, #11]
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	4b36      	ldr	r3, [pc, #216]	; (8003f64 <UG_PutString+0x104>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	d35f      	bcc.n	8003f52 <UG_PutString+0xf2>
 8003e92:	7afb      	ldrb	r3, [r7, #11]
 8003e94:	b29a      	uxth	r2, r3
 8003e96:	4b33      	ldr	r3, [pc, #204]	; (8003f64 <UG_PutString+0x104>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d900      	bls.n	8003ea2 <UG_PutString+0x42>
 8003ea0:	e057      	b.n	8003f52 <UG_PutString+0xf2>
      if ( chr == '\n' )
 8003ea2:	7afb      	ldrb	r3, [r7, #11]
 8003ea4:	2b0a      	cmp	r3, #10
 8003ea6:	d104      	bne.n	8003eb2 <UG_PutString+0x52>
      {
         xp = gui->x_dim;
 8003ea8:	4b2e      	ldr	r3, [pc, #184]	; (8003f64 <UG_PutString+0x104>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	889b      	ldrh	r3, [r3, #4]
 8003eae:	81fb      	strh	r3, [r7, #14]
         continue;
 8003eb0:	e04f      	b.n	8003f52 <UG_PutString+0xf2>
      }
	  cw = gui->font.widths ? gui->font.widths[chr - gui->font.start_char] : gui->font.char_width;
 8003eb2:	4b2c      	ldr	r3, [pc, #176]	; (8003f64 <UG_PutString+0x104>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00a      	beq.n	8003ed2 <UG_PutString+0x72>
 8003ebc:	4b29      	ldr	r3, [pc, #164]	; (8003f64 <UG_PutString+0x104>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	7afa      	ldrb	r2, [r7, #11]
 8003ec4:	4927      	ldr	r1, [pc, #156]	; (8003f64 <UG_PutString+0x104>)
 8003ec6:	6809      	ldr	r1, [r1, #0]
 8003ec8:	8f49      	ldrh	r1, [r1, #58]	; 0x3a
 8003eca:	1a52      	subs	r2, r2, r1
 8003ecc:	4413      	add	r3, r2
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	e004      	b.n	8003edc <UG_PutString+0x7c>
 8003ed2:	4b24      	ldr	r3, [pc, #144]	; (8003f64 <UG_PutString+0x104>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	72bb      	strb	r3, [r7, #10]

      if ( xp + cw > gui->x_dim - 1 )
 8003ede:	4b21      	ldr	r3, [pc, #132]	; (8003f64 <UG_PutString+0x104>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003eec:	7abb      	ldrb	r3, [r7, #10]
 8003eee:	4413      	add	r3, r2
 8003ef0:	4299      	cmp	r1, r3
 8003ef2:	dc11      	bgt.n	8003f18 <UG_PutString+0xb8>
      {
         xp = x;
 8003ef4:	88fb      	ldrh	r3, [r7, #6]
 8003ef6:	81fb      	strh	r3, [r7, #14]
         yp += gui->font.char_height+gui->char_v_space;
 8003ef8:	4b1a      	ldr	r3, [pc, #104]	; (8003f64 <UG_PutString+0x104>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	4b18      	ldr	r3, [pc, #96]	; (8003f64 <UG_PutString+0x104>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f993 3045 	ldrsb.w	r3, [r3, #69]	; 0x45
 8003f0a:	b29b      	uxth	r3, r3
 8003f0c:	4413      	add	r3, r2
 8003f0e:	b29a      	uxth	r2, r3
 8003f10:	89bb      	ldrh	r3, [r7, #12]
 8003f12:	4413      	add	r3, r2
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	81bb      	strh	r3, [r7, #12]
      }

      UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8003f18:	4b12      	ldr	r3, [pc, #72]	; (8003f64 <UG_PutString+0x104>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8003f1e:	4b11      	ldr	r3, [pc, #68]	; (8003f64 <UG_PutString+0x104>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f24:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003f28:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 8003f2c:	7af8      	ldrb	r0, [r7, #11]
 8003f2e:	9300      	str	r3, [sp, #0]
 8003f30:	4623      	mov	r3, r4
 8003f32:	f000 f819 	bl	8003f68 <UG_PutChar>

      xp += cw + gui->char_h_space;
 8003f36:	7abb      	ldrb	r3, [r7, #10]
 8003f38:	b21a      	sxth	r2, r3
 8003f3a:	4b0a      	ldr	r3, [pc, #40]	; (8003f64 <UG_PutString+0x104>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f993 3044 	ldrsb.w	r3, [r3, #68]	; 0x44
 8003f42:	b21b      	sxth	r3, r3
 8003f44:	4413      	add	r3, r2
 8003f46:	b21b      	sxth	r3, r3
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	89fb      	ldrh	r3, [r7, #14]
 8003f4c:	4413      	add	r3, r2
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	81fb      	strh	r3, [r7, #14]
   while ( *str != 0 )
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d18f      	bne.n	8003e7a <UG_PutString+0x1a>
   }
}
 8003f5a:	bf00      	nop
 8003f5c:	bf00      	nop
 8003f5e:	3714      	adds	r7, #20
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd90      	pop	{r4, r7, pc}
 8003f64:	20000d28 	.word	0x20000d28

08003f68 <UG_PutChar>:

void UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc )
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	607b      	str	r3, [r7, #4]
 8003f70:	4603      	mov	r3, r0
 8003f72:	73fb      	strb	r3, [r7, #15]
 8003f74:	460b      	mov	r3, r1
 8003f76:	81bb      	strh	r3, [r7, #12]
 8003f78:	4613      	mov	r3, r2
 8003f7a:	817b      	strh	r3, [r7, #10]
	_UG_PutChar(chr,x,y,fc,bc,&gui->font);
 8003f7c:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <UG_PutChar+0x38>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	3330      	adds	r3, #48	; 0x30
 8003f82:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8003f86:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8003f8a:	7bf8      	ldrb	r0, [r7, #15]
 8003f8c:	9301      	str	r3, [sp, #4]
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	f000 f826 	bl	8003fe4 <_UG_PutChar>
}
 8003f98:	bf00      	nop
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20000d28 	.word	0x20000d28

08003fa4 <UG_SetForecolor>:
{
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
   gui->fore_color = c;
 8003fac:	4b04      	ldr	r3, [pc, #16]	; (8003fc0 <UG_SetForecolor+0x1c>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bc80      	pop	{r7}
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	20000d28 	.word	0x20000d28

08003fc4 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b083      	sub	sp, #12
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
   gui->back_color = c;
 8003fcc:	4b04      	ldr	r3, [pc, #16]	; (8003fe0 <UG_SetBackcolor+0x1c>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	687a      	ldr	r2, [r7, #4]
 8003fd2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bc80      	pop	{r7}
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	20000d28 	.word	0x20000d28

08003fe4 <_UG_PutChar>:

/* -------------------------------------------------------------------------------- */
/* -- INTERNAL FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */
void _UG_PutChar( char chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc, const UG_FONT* font)
{
 8003fe4:	b5b0      	push	{r4, r5, r7, lr}
 8003fe6:	b08c      	sub	sp, #48	; 0x30
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	607b      	str	r3, [r7, #4]
 8003fec:	4603      	mov	r3, r0
 8003fee:	73fb      	strb	r3, [r7, #15]
 8003ff0:	460b      	mov	r3, r1
 8003ff2:	81bb      	strh	r3, [r7, #12]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	817b      	strh	r3, [r7, #10]
   UG_U8 b,bt;
   UG_U32 index;
   UG_COLOR color;
   void(*push_pixel)(UG_COLOR);

   bt = (UG_U8)chr;
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	f887 3020 	strb.w	r3, [r7, #32]

   switch ( bt )
 8003ffe:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004002:	2bfc      	cmp	r3, #252	; 0xfc
 8004004:	dc7e      	bgt.n	8004104 <_UG_PutChar+0x120>
 8004006:	2bd6      	cmp	r3, #214	; 0xd6
 8004008:	da08      	bge.n	800401c <_UG_PutChar+0x38>
 800400a:	2bc4      	cmp	r3, #196	; 0xc4
 800400c:	d06e      	beq.n	80040ec <_UG_PutChar+0x108>
 800400e:	2bc4      	cmp	r3, #196	; 0xc4
 8004010:	dc78      	bgt.n	8004104 <_UG_PutChar+0x120>
 8004012:	2bb0      	cmp	r3, #176	; 0xb0
 8004014:	d072      	beq.n	80040fc <_UG_PutChar+0x118>
 8004016:	2bb5      	cmp	r3, #181	; 0xb5
 8004018:	d06c      	beq.n	80040f4 <_UG_PutChar+0x110>
 800401a:	e073      	b.n	8004104 <_UG_PutChar+0x120>
 800401c:	3bd6      	subs	r3, #214	; 0xd6
 800401e:	2b26      	cmp	r3, #38	; 0x26
 8004020:	d870      	bhi.n	8004104 <_UG_PutChar+0x120>
 8004022:	a201      	add	r2, pc, #4	; (adr r2, 8004028 <_UG_PutChar+0x44>)
 8004024:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004028:	080040cd 	.word	0x080040cd
 800402c:	08004105 	.word	0x08004105
 8004030:	08004105 	.word	0x08004105
 8004034:	08004105 	.word	0x08004105
 8004038:	08004105 	.word	0x08004105
 800403c:	08004105 	.word	0x08004105
 8004040:	080040dd 	.word	0x080040dd
 8004044:	08004105 	.word	0x08004105
 8004048:	08004105 	.word	0x08004105
 800404c:	08004105 	.word	0x08004105
 8004050:	08004105 	.word	0x08004105
 8004054:	08004105 	.word	0x08004105
 8004058:	08004105 	.word	0x08004105
 800405c:	08004105 	.word	0x08004105
 8004060:	080040e5 	.word	0x080040e5
 8004064:	08004105 	.word	0x08004105
 8004068:	08004105 	.word	0x08004105
 800406c:	08004105 	.word	0x08004105
 8004070:	08004105 	.word	0x08004105
 8004074:	08004105 	.word	0x08004105
 8004078:	08004105 	.word	0x08004105
 800407c:	08004105 	.word	0x08004105
 8004080:	08004105 	.word	0x08004105
 8004084:	08004105 	.word	0x08004105
 8004088:	08004105 	.word	0x08004105
 800408c:	08004105 	.word	0x08004105
 8004090:	08004105 	.word	0x08004105
 8004094:	08004105 	.word	0x08004105
 8004098:	08004105 	.word	0x08004105
 800409c:	08004105 	.word	0x08004105
 80040a0:	08004105 	.word	0x08004105
 80040a4:	08004105 	.word	0x08004105
 80040a8:	080040c5 	.word	0x080040c5
 80040ac:	08004105 	.word	0x08004105
 80040b0:	08004105 	.word	0x08004105
 80040b4:	08004105 	.word	0x08004105
 80040b8:	08004105 	.word	0x08004105
 80040bc:	08004105 	.word	0x08004105
 80040c0:	080040d5 	.word	0x080040d5
   {
      case 0xF6: bt = 0x94; break; // 
 80040c4:	2394      	movs	r3, #148	; 0x94
 80040c6:	f887 3020 	strb.w	r3, [r7, #32]
 80040ca:	e01b      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xD6: bt = 0x99; break; // 
 80040cc:	2399      	movs	r3, #153	; 0x99
 80040ce:	f887 3020 	strb.w	r3, [r7, #32]
 80040d2:	e017      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xFC: bt = 0x81; break; // 
 80040d4:	2381      	movs	r3, #129	; 0x81
 80040d6:	f887 3020 	strb.w	r3, [r7, #32]
 80040da:	e013      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xDC: bt = 0x9A; break; // 
 80040dc:	239a      	movs	r3, #154	; 0x9a
 80040de:	f887 3020 	strb.w	r3, [r7, #32]
 80040e2:	e00f      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xE4: bt = 0x84; break; // 
 80040e4:	2384      	movs	r3, #132	; 0x84
 80040e6:	f887 3020 	strb.w	r3, [r7, #32]
 80040ea:	e00b      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xC4: bt = 0x8E; break; // 
 80040ec:	238e      	movs	r3, #142	; 0x8e
 80040ee:	f887 3020 	strb.w	r3, [r7, #32]
 80040f2:	e007      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xB5: bt = 0xE6; break; // 
 80040f4:	23e6      	movs	r3, #230	; 0xe6
 80040f6:	f887 3020 	strb.w	r3, [r7, #32]
 80040fa:	e003      	b.n	8004104 <_UG_PutChar+0x120>
      case 0xB0: bt = 0xF8; break; // 
 80040fc:	23f8      	movs	r3, #248	; 0xf8
 80040fe:	f887 3020 	strb.w	r3, [r7, #32]
 8004102:	bf00      	nop
   }

   if (bt < font->start_char || bt > font->end_char) return;
 8004104:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004108:	b29a      	uxth	r2, r3
 800410a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800410c:	895b      	ldrh	r3, [r3, #10]
 800410e:	429a      	cmp	r2, r3
 8004110:	f0c0 8225 	bcc.w	800455e <_UG_PutChar+0x57a>
 8004114:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004118:	b29a      	uxth	r2, r3
 800411a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800411c:	899b      	ldrh	r3, [r3, #12]
 800411e:	429a      	cmp	r2, r3
 8004120:	f200 821d 	bhi.w	800455e <_UG_PutChar+0x57a>
   
   yo = y;
 8004124:	897b      	ldrh	r3, [r7, #10]
 8004126:	84fb      	strh	r3, [r7, #38]	; 0x26
   bn = font->char_width;
 8004128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800412a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800412e:	847b      	strh	r3, [r7, #34]	; 0x22
   if ( !bn ) return;
 8004130:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004132:	2b00      	cmp	r3, #0
 8004134:	f000 8215 	beq.w	8004562 <_UG_PutChar+0x57e>
   bn >>= 3;
 8004138:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800413a:	08db      	lsrs	r3, r3, #3
 800413c:	847b      	strh	r3, [r7, #34]	; 0x22
   if ( font->char_width % 8 ) bn++;
 800413e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004140:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004144:	b29b      	uxth	r3, r3
 8004146:	f003 0307 	and.w	r3, r3, #7
 800414a:	b29b      	uxth	r3, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d002      	beq.n	8004156 <_UG_PutChar+0x172>
 8004150:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004152:	3301      	adds	r3, #1
 8004154:	847b      	strh	r3, [r7, #34]	; 0x22
   actual_char_width = (font->widths ? font->widths[bt - font->start_char] : font->char_width);
 8004156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d00a      	beq.n	8004174 <_UG_PutChar+0x190>
 800415e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004160:	691b      	ldr	r3, [r3, #16]
 8004162:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004166:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004168:	8949      	ldrh	r1, [r1, #10]
 800416a:	1a52      	subs	r2, r2, r1
 800416c:	4413      	add	r3, r2
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	b29b      	uxth	r3, r3
 8004172:	e003      	b.n	800417c <_UG_PutChar+0x198>
 8004174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004176:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800417a:	b29b      	uxth	r3, r3
 800417c:	837b      	strh	r3, [r7, #26]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED )
 800417e:	4b98      	ldr	r3, [pc, #608]	; (80043e0 <_UG_PutChar+0x3fc>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f893 306c 	ldrb.w	r3, [r3, #108]	; 0x6c
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b00      	cmp	r3, #0
 800418c:	f000 80f0 	beq.w	8004370 <_UG_PutChar+0x38c>
   {
	   //(void(*)(UG_COLOR))
      push_pixel = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+font->char_height-1);
 8004190:	4b93      	ldr	r3, [pc, #588]	; (80043e0 <_UG_PutChar+0x3fc>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004196:	461d      	mov	r5, r3
 8004198:	89ba      	ldrh	r2, [r7, #12]
 800419a:	8b7b      	ldrh	r3, [r7, #26]
 800419c:	4413      	add	r3, r2
 800419e:	b29b      	uxth	r3, r3
 80041a0:	3b01      	subs	r3, #1
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	b21c      	sxth	r4, r3
 80041a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041a8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	897b      	ldrh	r3, [r7, #10]
 80041b0:	4413      	add	r3, r2
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29b      	uxth	r3, r3
 80041b8:	b21b      	sxth	r3, r3
 80041ba:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80041be:	f9b7 000c 	ldrsh.w	r0, [r7, #12]
 80041c2:	4622      	mov	r2, r4
 80041c4:	47a8      	blx	r5
 80041c6:	4603      	mov	r3, r0
 80041c8:	613b      	str	r3, [r7, #16]
	   
      if (font->font_type == FONT_TYPE_1BPP)
 80041ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041cc:	791b      	ldrb	r3, [r3, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d150      	bne.n	8004274 <_UG_PutChar+0x290>
	  {
	      index = (bt - font->start_char)* font->char_height * bn;
 80041d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80041d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041d8:	8952      	ldrh	r2, [r2, #10]
 80041da:	1a9b      	subs	r3, r3, r2
 80041dc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80041de:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80041e2:	fb02 f303 	mul.w	r3, r2, r3
 80041e6:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80041e8:	fb02 f303 	mul.w	r3, r2, r3
 80041ec:	61fb      	str	r3, [r7, #28]
		  for( j=0;j<font->char_height;j++ )
 80041ee:	2300      	movs	r3, #0
 80041f0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80041f2:	e038      	b.n	8004266 <_UG_PutChar+0x282>
		  {
			 c=actual_char_width;
 80041f4:	8b7b      	ldrh	r3, [r7, #26]
 80041f6:	84bb      	strh	r3, [r7, #36]	; 0x24
			 for( i=0;i<bn;i++ )
 80041f8:	2300      	movs	r3, #0
 80041fa:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80041fc:	e02c      	b.n	8004258 <_UG_PutChar+0x274>
			 {
				b = font->p[index++];
 80041fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	69fb      	ldr	r3, [r7, #28]
 8004204:	1c59      	adds	r1, r3, #1
 8004206:	61f9      	str	r1, [r7, #28]
 8004208:	4413      	add	r3, r2
 800420a:	781b      	ldrb	r3, [r3, #0]
 800420c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				for( k=0;(k<8) && c;k++ )
 8004210:	2300      	movs	r3, #0
 8004212:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004214:	e017      	b.n	8004246 <_UG_PutChar+0x262>
				{
				   if( b & 0x01 )
 8004216:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <_UG_PutChar+0x246>
				   {
					  push_pixel(fc);
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	4798      	blx	r3
 8004228:	e002      	b.n	8004230 <_UG_PutChar+0x24c>
				   }
				   else
				   {
					  push_pixel(bc);
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 800422e:	4798      	blx	r3
				   }
				   b >>= 1;
 8004230:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004234:	085b      	lsrs	r3, r3, #1
 8004236:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				   c--;
 800423a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800423c:	3b01      	subs	r3, #1
 800423e:	84bb      	strh	r3, [r7, #36]	; 0x24
				for( k=0;(k<8) && c;k++ )
 8004240:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004242:	3301      	adds	r3, #1
 8004244:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004246:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004248:	2b07      	cmp	r3, #7
 800424a:	d802      	bhi.n	8004252 <_UG_PutChar+0x26e>
 800424c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800424e:	2b00      	cmp	r3, #0
 8004250:	d1e1      	bne.n	8004216 <_UG_PutChar+0x232>
			 for( i=0;i<bn;i++ )
 8004252:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004254:	3301      	adds	r3, #1
 8004256:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004258:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800425a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800425c:	429a      	cmp	r2, r3
 800425e:	d3ce      	bcc.n	80041fe <_UG_PutChar+0x21a>
		  for( j=0;j<font->char_height;j++ )
 8004260:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004262:	3301      	adds	r3, #1
 8004264:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004266:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004268:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800426a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800426e:	4293      	cmp	r3, r2
 8004270:	dbc0      	blt.n	80041f4 <_UG_PutChar+0x210>
 8004272:	e177      	b.n	8004564 <_UG_PutChar+0x580>
				}
			 }
	 	 }
	  }
	  else if (font->font_type == FONT_TYPE_8BPP)
 8004274:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004276:	791b      	ldrb	r3, [r3, #4]
 8004278:	2b01      	cmp	r3, #1
 800427a:	f040 8173 	bne.w	8004564 <_UG_PutChar+0x580>
	  {
		   index = (bt - font->start_char)* font->char_height * font->char_width;
 800427e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004282:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004284:	8952      	ldrh	r2, [r2, #10]
 8004286:	1a9b      	subs	r3, r3, r2
 8004288:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800428a:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004294:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8004298:	fb02 f303 	mul.w	r3, r2, r3
 800429c:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800429e:	2300      	movs	r3, #0
 80042a0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80042a2:	e05e      	b.n	8004362 <_UG_PutChar+0x37e>
		   {
			  for( i=0;i<actual_char_width;i++ )
 80042a4:	2300      	movs	r3, #0
 80042a6:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80042a8:	e04a      	b.n	8004340 <_UG_PutChar+0x35c>
			  {
				 b = font->p[index++];
 80042aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	1c59      	adds	r1, r3, #1
 80042b2:	61f9      	str	r1, [r7, #28]
 80042b4:	4413      	add	r3, r2
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 80042c4:	fb03 f202 	mul.w	r2, r3, r2
 80042c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80042d0:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80042d4:	fb01 f303 	mul.w	r3, r1, r3
 80042d8:	4413      	add	r3, r2
 80042da:	0a1b      	lsrs	r3, r3, #8
 80042dc:	b2da      	uxtb	r2, r3
				         ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00)|//Green component
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80042e4:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80042e8:	fb03 f101 	mul.w	r1, r3, r1
 80042ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80042f2:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 80042f6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80042fa:	fb00 f303 	mul.w	r3, r0, r3
 80042fe:	440b      	add	r3, r1
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 8004306:	431a      	orrs	r2, r3
				         ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800430e:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 8004312:	fb03 f101 	mul.w	r1, r3, r1
 8004316:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004318:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800431c:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 8004320:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8004324:	fb00 f303 	mul.w	r3, r0, r3
 8004328:	440b      	add	r3, r1
 800432a:	0a1b      	lsrs	r3, r3, #8
 800432c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
				 color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 8004330:	4313      	orrs	r3, r2
 8004332:	617b      	str	r3, [r7, #20]
				 push_pixel(color);
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	6978      	ldr	r0, [r7, #20]
 8004338:	4798      	blx	r3
			  for( i=0;i<actual_char_width;i++ )
 800433a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800433c:	3301      	adds	r3, #1
 800433e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004340:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004342:	8b7b      	ldrh	r3, [r7, #26]
 8004344:	429a      	cmp	r2, r3
 8004346:	d3b0      	bcc.n	80042aa <_UG_PutChar+0x2c6>
			  }
			  index += font->char_width - actual_char_width;
 8004348:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800434a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800434e:	461a      	mov	r2, r3
 8004350:	8b7b      	ldrh	r3, [r7, #26]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	461a      	mov	r2, r3
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	4413      	add	r3, r2
 800435a:	61fb      	str	r3, [r7, #28]
		   for( j=0;j<font->char_height;j++ )
 800435c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800435e:	3301      	adds	r3, #1
 8004360:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004362:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004364:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004366:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800436a:	4293      	cmp	r3, r2
 800436c:	db9a      	blt.n	80042a4 <_UG_PutChar+0x2c0>
 800436e:	e0f9      	b.n	8004564 <_UG_PutChar+0x580>
	  }
   }
   else
   {
	   /*Not accelerated output*/
	   if (font->font_type == FONT_TYPE_1BPP)
 8004370:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004372:	791b      	ldrb	r3, [r3, #4]
 8004374:	2b00      	cmp	r3, #0
 8004376:	d166      	bne.n	8004446 <_UG_PutChar+0x462>
	   {
         index = (bt - font->start_char)* font->char_height * bn;
 8004378:	f897 3020 	ldrb.w	r3, [r7, #32]
 800437c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800437e:	8952      	ldrh	r2, [r2, #10]
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004384:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004388:	fb02 f303 	mul.w	r3, r2, r3
 800438c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800438e:	fb02 f303 	mul.w	r3, r2, r3
 8004392:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8004394:	2300      	movs	r3, #0
 8004396:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004398:	e04e      	b.n	8004438 <_UG_PutChar+0x454>
         {
           xo = x;
 800439a:	89bb      	ldrh	r3, [r7, #12]
 800439c:	853b      	strh	r3, [r7, #40]	; 0x28
           c=actual_char_width;
 800439e:	8b7b      	ldrh	r3, [r7, #26]
 80043a0:	84bb      	strh	r3, [r7, #36]	; 0x24
           for( i=0;i<bn;i++ )
 80043a2:	2300      	movs	r3, #0
 80043a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80043a6:	e03d      	b.n	8004424 <_UG_PutChar+0x440>
           {
             b = font->p[index++];
 80043a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	1c59      	adds	r1, r3, #1
 80043b0:	61f9      	str	r1, [r7, #28]
 80043b2:	4413      	add	r3, r2
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
             for( k=0;(k<8) && c;k++ )
 80043ba:	2300      	movs	r3, #0
 80043bc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80043be:	e028      	b.n	8004412 <_UG_PutChar+0x42e>
             {
               if( b & 0x01 )
 80043c0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80043c4:	f003 0301 	and.w	r3, r3, #1
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00b      	beq.n	80043e4 <_UG_PutChar+0x400>
               {
                  gui->pset(xo,yo,fc);
 80043cc:	4b04      	ldr	r3, [pc, #16]	; (80043e0 <_UG_PutChar+0x3fc>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f9b7 0028 	ldrsh.w	r0, [r7, #40]	; 0x28
 80043d6:	f9b7 1026 	ldrsh.w	r1, [r7, #38]	; 0x26
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	4798      	blx	r3
 80043de:	e00a      	b.n	80043f6 <_UG_PutChar+0x412>
 80043e0:	20000d28 	.word	0x20000d28
               }
               else
               {
                  gui->pset(xo,yo,bc);
 80043e4:	4b61      	ldr	r3, [pc, #388]	; (800456c <_UG_PutChar+0x588>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f9b7 0028 	ldrsh.w	r0, [r7, #40]	; 0x28
 80043ee:	f9b7 1026 	ldrsh.w	r1, [r7, #38]	; 0x26
 80043f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80043f4:	4798      	blx	r3
               }
               b >>= 1;
 80043f6:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80043fa:	085b      	lsrs	r3, r3, #1
 80043fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
               xo++;
 8004400:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004402:	3301      	adds	r3, #1
 8004404:	853b      	strh	r3, [r7, #40]	; 0x28
               c--;
 8004406:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004408:	3b01      	subs	r3, #1
 800440a:	84bb      	strh	r3, [r7, #36]	; 0x24
             for( k=0;(k<8) && c;k++ )
 800440c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800440e:	3301      	adds	r3, #1
 8004410:	857b      	strh	r3, [r7, #42]	; 0x2a
 8004412:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004414:	2b07      	cmp	r3, #7
 8004416:	d802      	bhi.n	800441e <_UG_PutChar+0x43a>
 8004418:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1d0      	bne.n	80043c0 <_UG_PutChar+0x3dc>
           for( i=0;i<bn;i++ )
 800441e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004420:	3301      	adds	r3, #1
 8004422:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004424:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8004426:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004428:	429a      	cmp	r2, r3
 800442a:	d3bd      	bcc.n	80043a8 <_UG_PutChar+0x3c4>
             }
           }
           yo++;
 800442c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800442e:	3301      	adds	r3, #1
 8004430:	84fb      	strh	r3, [r7, #38]	; 0x26
         for( j=0;j<font->char_height;j++ )
 8004432:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004434:	3301      	adds	r3, #1
 8004436:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004438:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800443a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800443c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004440:	4293      	cmp	r3, r2
 8004442:	dbaa      	blt.n	800439a <_UG_PutChar+0x3b6>
 8004444:	e08e      	b.n	8004564 <_UG_PutChar+0x580>
         }
      }
      else if (font->font_type == FONT_TYPE_8BPP)
 8004446:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004448:	791b      	ldrb	r3, [r3, #4]
 800444a:	2b01      	cmp	r3, #1
 800444c:	f040 808a 	bne.w	8004564 <_UG_PutChar+0x580>
      {
         index = (bt - font->start_char)* font->char_height * font->char_width;
 8004450:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004454:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004456:	8952      	ldrh	r2, [r2, #10]
 8004458:	1a9b      	subs	r3, r3, r2
 800445a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800445c:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004460:	fb02 f303 	mul.w	r3, r2, r3
 8004464:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004466:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	61fb      	str	r3, [r7, #28]
         for( j=0;j<font->char_height;j++ )
 8004470:	2300      	movs	r3, #0
 8004472:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004474:	e06c      	b.n	8004550 <_UG_PutChar+0x56c>
         {
            xo = x;
 8004476:	89bb      	ldrh	r3, [r7, #12]
 8004478:	853b      	strh	r3, [r7, #40]	; 0x28
            for( i=0;i<actual_char_width;i++ )
 800447a:	2300      	movs	r3, #0
 800447c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800447e:	e053      	b.n	8004528 <_UG_PutChar+0x544>
            {
               b = font->p[index++];
 8004480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	1c59      	adds	r1, r3, #1
 8004488:	61f9      	str	r1, [r7, #28]
 800448a:	4413      	add	r3, r2
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	b2db      	uxtb	r3, r3
 8004496:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800449a:	fb03 f202 	mul.w	r2, r3, r2
 800449e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044a0:	b2db      	uxtb	r3, r3
 80044a2:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80044a6:	f5c1 7180 	rsb	r1, r1, #256	; 0x100
 80044aa:	fb01 f303 	mul.w	r3, r1, r3
 80044ae:	4413      	add	r3, r2
 80044b0:	0a1b      	lsrs	r3, r3, #8
 80044b2:	b2da      	uxtb	r2, r3
                       ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00)|//Green component
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80044ba:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80044be:	fb03 f101 	mul.w	r1, r3, r1
 80044c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044c4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80044c8:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 80044cc:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80044d0:	fb00 f303 	mul.w	r3, r0, r3
 80044d4:	440b      	add	r3, r1
 80044d6:	0a1b      	lsrs	r3, r3, #8
 80044d8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 80044dc:	431a      	orrs	r2, r3
                       ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80044e4:	f897 1021 	ldrb.w	r1, [r7, #33]	; 0x21
 80044e8:	fb03 f101 	mul.w	r1, r3, r1
 80044ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80044ee:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80044f2:	f897 0021 	ldrb.w	r0, [r7, #33]	; 0x21
 80044f6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80044fa:	fb00 f303 	mul.w	r3, r0, r3
 80044fe:	440b      	add	r3, r1
 8004500:	0a1b      	lsrs	r3, r3, #8
 8004502:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
               color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |//Blue component
 8004506:	4313      	orrs	r3, r2
 8004508:	617b      	str	r3, [r7, #20]
               gui->pset(xo,yo,color);
 800450a:	4b18      	ldr	r3, [pc, #96]	; (800456c <_UG_PutChar+0x588>)
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f9b7 0028 	ldrsh.w	r0, [r7, #40]	; 0x28
 8004514:	f9b7 1026 	ldrsh.w	r1, [r7, #38]	; 0x26
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	4798      	blx	r3
               xo++;
 800451c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800451e:	3301      	adds	r3, #1
 8004520:	853b      	strh	r3, [r7, #40]	; 0x28
            for( i=0;i<actual_char_width;i++ )
 8004522:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004524:	3301      	adds	r3, #1
 8004526:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8004528:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800452a:	8b7b      	ldrh	r3, [r7, #26]
 800452c:	429a      	cmp	r2, r3
 800452e:	d3a7      	bcc.n	8004480 <_UG_PutChar+0x49c>
            }
            index += font->char_width - actual_char_width;
 8004530:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004532:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8004536:	461a      	mov	r2, r3
 8004538:	8b7b      	ldrh	r3, [r7, #26]
 800453a:	1ad3      	subs	r3, r2, r3
 800453c:	461a      	mov	r2, r3
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	4413      	add	r3, r2
 8004542:	61fb      	str	r3, [r7, #28]
            yo++;
 8004544:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004546:	3301      	adds	r3, #1
 8004548:	84fb      	strh	r3, [r7, #38]	; 0x26
         for( j=0;j<font->char_height;j++ )
 800454a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800454c:	3301      	adds	r3, #1
 800454e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8004550:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8004552:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004554:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 8004558:	4293      	cmp	r3, r2
 800455a:	db8c      	blt.n	8004476 <_UG_PutChar+0x492>
 800455c:	e002      	b.n	8004564 <_UG_PutChar+0x580>
   if (bt < font->start_char || bt > font->end_char) return;
 800455e:	bf00      	nop
 8004560:	e000      	b.n	8004564 <_UG_PutChar+0x580>
   if ( !bn ) return;
 8004562:	bf00      	nop
         }
      }
   }
}
 8004564:	3730      	adds	r7, #48	; 0x30
 8004566:	46bd      	mov	sp, r7
 8004568:	bdb0      	pop	{r4, r5, r7, pc}
 800456a:	bf00      	nop
 800456c:	20000d28 	.word	0x20000d28

08004570 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004570:	f7ff faec 	bl	8003b4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004574:	480b      	ldr	r0, [pc, #44]	; (80045a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8004576:	490c      	ldr	r1, [pc, #48]	; (80045a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8004578:	4a0c      	ldr	r2, [pc, #48]	; (80045ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800457a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800457c:	e002      	b.n	8004584 <LoopCopyDataInit>

0800457e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800457e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004580:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004582:	3304      	adds	r3, #4

08004584 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004584:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004586:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004588:	d3f9      	bcc.n	800457e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800458a:	4a09      	ldr	r2, [pc, #36]	; (80045b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800458c:	4c09      	ldr	r4, [pc, #36]	; (80045b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800458e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004590:	e001      	b.n	8004596 <LoopFillZerobss>

08004592 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004592:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004594:	3204      	adds	r2, #4

08004596 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004596:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004598:	d3fb      	bcc.n	8004592 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800459a:	f004 fc25 	bl	8008de8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800459e:	f7fd fa6f 	bl	8001a80 <main>
  bx lr
 80045a2:	4770      	bx	lr
  ldr r0, =_sdata
 80045a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80045a8:	20000268 	.word	0x20000268
  ldr r2, =_sidata
 80045ac:	0800fbb8 	.word	0x0800fbb8
  ldr r2, =_sbss
 80045b0:	20000268 	.word	0x20000268
  ldr r4, =_ebss
 80045b4:	20000e7c 	.word	0x20000e7c

080045b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80045b8:	e7fe      	b.n	80045b8 <ADC1_2_IRQHandler>
	...

080045bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80045c0:	4b08      	ldr	r3, [pc, #32]	; (80045e4 <HAL_Init+0x28>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a07      	ldr	r2, [pc, #28]	; (80045e4 <HAL_Init+0x28>)
 80045c6:	f043 0310 	orr.w	r3, r3, #16
 80045ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80045cc:	2003      	movs	r0, #3
 80045ce:	f000 fd95 	bl	80050fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045d2:	200f      	movs	r0, #15
 80045d4:	f000 f808 	bl	80045e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045d8:	f7ff f890 	bl	80036fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045dc:	2300      	movs	r3, #0
}
 80045de:	4618      	mov	r0, r3
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	40022000 	.word	0x40022000

080045e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b082      	sub	sp, #8
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045f0:	4b12      	ldr	r3, [pc, #72]	; (800463c <HAL_InitTick+0x54>)
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	4b12      	ldr	r3, [pc, #72]	; (8004640 <HAL_InitTick+0x58>)
 80045f6:	781b      	ldrb	r3, [r3, #0]
 80045f8:	4619      	mov	r1, r3
 80045fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004602:	fbb2 f3f3 	udiv	r3, r2, r3
 8004606:	4618      	mov	r0, r3
 8004608:	f000 fd9f 	bl	800514a <HAL_SYSTICK_Config>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d001      	beq.n	8004616 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e00e      	b.n	8004634 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2b0f      	cmp	r3, #15
 800461a:	d80a      	bhi.n	8004632 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800461c:	2200      	movs	r2, #0
 800461e:	6879      	ldr	r1, [r7, #4]
 8004620:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004624:	f000 fd75 	bl	8005112 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004628:	4a06      	ldr	r2, [pc, #24]	; (8004644 <HAL_InitTick+0x5c>)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800462e:	2300      	movs	r3, #0
 8004630:	e000      	b.n	8004634 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
}
 8004634:	4618      	mov	r0, r3
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	20000094 	.word	0x20000094
 8004640:	2000009c 	.word	0x2000009c
 8004644:	20000098 	.word	0x20000098

08004648 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004648:	b480      	push	{r7}
 800464a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800464c:	4b05      	ldr	r3, [pc, #20]	; (8004664 <HAL_IncTick+0x1c>)
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	461a      	mov	r2, r3
 8004652:	4b05      	ldr	r3, [pc, #20]	; (8004668 <HAL_IncTick+0x20>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4413      	add	r3, r2
 8004658:	4a03      	ldr	r2, [pc, #12]	; (8004668 <HAL_IncTick+0x20>)
 800465a:	6013      	str	r3, [r2, #0]
}
 800465c:	bf00      	nop
 800465e:	46bd      	mov	sp, r7
 8004660:	bc80      	pop	{r7}
 8004662:	4770      	bx	lr
 8004664:	2000009c 	.word	0x2000009c
 8004668:	20000d2c 	.word	0x20000d2c

0800466c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  return uwTick;
 8004670:	4b02      	ldr	r3, [pc, #8]	; (800467c <HAL_GetTick+0x10>)
 8004672:	681b      	ldr	r3, [r3, #0]
}
 8004674:	4618      	mov	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	bc80      	pop	{r7}
 800467a:	4770      	bx	lr
 800467c:	20000d2c 	.word	0x20000d2c

08004680 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004688:	f7ff fff0 	bl	800466c <HAL_GetTick>
 800468c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004698:	d005      	beq.n	80046a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800469a:	4b0a      	ldr	r3, [pc, #40]	; (80046c4 <HAL_Delay+0x44>)
 800469c:	781b      	ldrb	r3, [r3, #0]
 800469e:	461a      	mov	r2, r3
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	4413      	add	r3, r2
 80046a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046a6:	bf00      	nop
 80046a8:	f7ff ffe0 	bl	800466c <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d8f7      	bhi.n	80046a8 <HAL_Delay+0x28>
  {
  }
}
 80046b8:	bf00      	nop
 80046ba:	bf00      	nop
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	2000009c 	.word	0x2000009c

080046c8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80046d0:	2300      	movs	r3, #0
 80046d2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80046dc:	2300      	movs	r3, #0
 80046de:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e0ce      	b.n	8004888 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d109      	bne.n	800470c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2200      	movs	r2, #0
 8004702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f7ff f82a 	bl	8003760 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fc03 	bl	8004f18 <ADC_ConversionStop_Disable>
 8004712:	4603      	mov	r3, r0
 8004714:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800471a:	f003 0310 	and.w	r3, r3, #16
 800471e:	2b00      	cmp	r3, #0
 8004720:	f040 80a9 	bne.w	8004876 <HAL_ADC_Init+0x1ae>
 8004724:	7dfb      	ldrb	r3, [r7, #23]
 8004726:	2b00      	cmp	r3, #0
 8004728:	f040 80a5 	bne.w	8004876 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004730:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004734:	f023 0302 	bic.w	r3, r3, #2
 8004738:	f043 0202 	orr.w	r2, r3, #2
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4951      	ldr	r1, [pc, #324]	; (8004890 <HAL_ADC_Init+0x1c8>)
 800474a:	428b      	cmp	r3, r1
 800474c:	d10a      	bne.n	8004764 <HAL_ADC_Init+0x9c>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	69db      	ldr	r3, [r3, #28]
 8004752:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004756:	d002      	beq.n	800475e <HAL_ADC_Init+0x96>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	69db      	ldr	r3, [r3, #28]
 800475c:	e004      	b.n	8004768 <HAL_ADC_Init+0xa0>
 800475e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004762:	e001      	b.n	8004768 <HAL_ADC_Init+0xa0>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004768:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	7b1b      	ldrb	r3, [r3, #12]
 800476e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004770:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004772:	68ba      	ldr	r2, [r7, #8]
 8004774:	4313      	orrs	r3, r2
 8004776:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	689b      	ldr	r3, [r3, #8]
 800477c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004780:	d003      	beq.n	800478a <HAL_ADC_Init+0xc2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d102      	bne.n	8004790 <HAL_ADC_Init+0xc8>
 800478a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800478e:	e000      	b.n	8004792 <HAL_ADC_Init+0xca>
 8004790:	2300      	movs	r3, #0
 8004792:	693a      	ldr	r2, [r7, #16]
 8004794:	4313      	orrs	r3, r2
 8004796:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	7d1b      	ldrb	r3, [r3, #20]
 800479c:	2b01      	cmp	r3, #1
 800479e:	d119      	bne.n	80047d4 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	7b1b      	ldrb	r3, [r3, #12]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d109      	bne.n	80047bc <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	699b      	ldr	r3, [r3, #24]
 80047ac:	3b01      	subs	r3, #1
 80047ae:	035a      	lsls	r2, r3, #13
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80047b8:	613b      	str	r3, [r7, #16]
 80047ba:	e00b      	b.n	80047d4 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c0:	f043 0220 	orr.w	r2, r3, #32
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	f043 0201 	orr.w	r2, r3, #1
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	430a      	orrs	r2, r1
 80047e6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689a      	ldr	r2, [r3, #8]
 80047ee:	4b29      	ldr	r3, [pc, #164]	; (8004894 <HAL_ADC_Init+0x1cc>)
 80047f0:	4013      	ands	r3, r2
 80047f2:	687a      	ldr	r2, [r7, #4]
 80047f4:	6812      	ldr	r2, [r2, #0]
 80047f6:	68b9      	ldr	r1, [r7, #8]
 80047f8:	430b      	orrs	r3, r1
 80047fa:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	689b      	ldr	r3, [r3, #8]
 8004800:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004804:	d003      	beq.n	800480e <HAL_ADC_Init+0x146>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d104      	bne.n	8004818 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	3b01      	subs	r3, #1
 8004814:	051b      	lsls	r3, r3, #20
 8004816:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800481e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	430a      	orrs	r2, r1
 800482a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	689a      	ldr	r2, [r3, #8]
 8004832:	4b19      	ldr	r3, [pc, #100]	; (8004898 <HAL_ADC_Init+0x1d0>)
 8004834:	4013      	ands	r3, r2
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	429a      	cmp	r2, r3
 800483a:	d10b      	bne.n	8004854 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004846:	f023 0303 	bic.w	r3, r3, #3
 800484a:	f043 0201 	orr.w	r2, r3, #1
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004852:	e018      	b.n	8004886 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004858:	f023 0312 	bic.w	r3, r3, #18
 800485c:	f043 0210 	orr.w	r2, r3, #16
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004868:	f043 0201 	orr.w	r2, r3, #1
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8004874:	e007      	b.n	8004886 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800487a:	f043 0210 	orr.w	r2, r3, #16
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8004882:	2301      	movs	r3, #1
 8004884:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8004886:	7dfb      	ldrb	r3, [r7, #23]
}
 8004888:	4618      	mov	r0, r3
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40013c00 	.word	0x40013c00
 8004894:	ffe1f7fd 	.word	0xffe1f7fd
 8004898:	ff1f0efe 	.word	0xff1f0efe

0800489c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b084      	sub	sp, #16
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d101      	bne.n	80048b6 <HAL_ADC_Start+0x1a>
 80048b2:	2302      	movs	r3, #2
 80048b4:	e098      	b.n	80049e8 <HAL_ADC_Start+0x14c>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	2201      	movs	r2, #1
 80048ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 fad0 	bl	8004e64 <ADC_Enable>
 80048c4:	4603      	mov	r3, r0
 80048c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f040 8087 	bne.w	80049de <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	f023 0301 	bic.w	r3, r3, #1
 80048dc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a41      	ldr	r2, [pc, #260]	; (80049f0 <HAL_ADC_Start+0x154>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d105      	bne.n	80048fa <HAL_ADC_Start+0x5e>
 80048ee:	4b41      	ldr	r3, [pc, #260]	; (80049f4 <HAL_ADC_Start+0x158>)
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d115      	bne.n	8004926 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048fe:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004910:	2b00      	cmp	r3, #0
 8004912:	d026      	beq.n	8004962 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004918:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800491c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004924:	e01d      	b.n	8004962 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a2f      	ldr	r2, [pc, #188]	; (80049f4 <HAL_ADC_Start+0x158>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d004      	beq.n	8004946 <HAL_ADC_Start+0xaa>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2b      	ldr	r2, [pc, #172]	; (80049f0 <HAL_ADC_Start+0x154>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d10d      	bne.n	8004962 <HAL_ADC_Start+0xc6>
 8004946:	4b2b      	ldr	r3, [pc, #172]	; (80049f4 <HAL_ADC_Start+0x158>)
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800494e:	2b00      	cmp	r3, #0
 8004950:	d007      	beq.n	8004962 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004956:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800495a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004966:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d006      	beq.n	800497c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004972:	f023 0206 	bic.w	r2, r3, #6
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	62da      	str	r2, [r3, #44]	; 0x2c
 800497a:	e002      	b.n	8004982 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f06f 0202 	mvn.w	r2, #2
 8004992:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800499e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80049a2:	d113      	bne.n	80049cc <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80049a8:	4a11      	ldr	r2, [pc, #68]	; (80049f0 <HAL_ADC_Start+0x154>)
 80049aa:	4293      	cmp	r3, r2
 80049ac:	d105      	bne.n	80049ba <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80049ae:	4b11      	ldr	r3, [pc, #68]	; (80049f4 <HAL_ADC_Start+0x158>)
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d108      	bne.n	80049cc <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80049c8:	609a      	str	r2, [r3, #8]
 80049ca:	e00c      	b.n	80049e6 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80049da:	609a      	str	r2, [r3, #8]
 80049dc:	e003      	b.n	80049e6 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2200      	movs	r2, #0
 80049e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80049e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3710      	adds	r7, #16
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}
 80049f0:	40012800 	.word	0x40012800
 80049f4:	40012400 	.word	0x40012400

080049f8 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004a00:	2300      	movs	r3, #0
 8004a02:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d101      	bne.n	8004a12 <HAL_ADC_Stop+0x1a>
 8004a0e:	2302      	movs	r3, #2
 8004a10:	e01a      	b.n	8004a48 <HAL_ADC_Stop+0x50>
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 fa7c 	bl	8004f18 <ADC_ConversionStop_Disable>
 8004a20:	4603      	mov	r3, r0
 8004a22:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004a24:	7bfb      	ldrb	r3, [r7, #15]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d109      	bne.n	8004a3e <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a2e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004a32:	f023 0301 	bic.w	r3, r3, #1
 8004a36:	f043 0201 	orr.w	r2, r3, #1
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a48:	4618      	mov	r0, r3
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004a50:	b590      	push	{r4, r7, lr}
 8004a52:	b087      	sub	sp, #28
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8004a62:	2300      	movs	r3, #0
 8004a64:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8004a66:	f7ff fe01 	bl	800466c <HAL_GetTick>
 8004a6a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00b      	beq.n	8004a92 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a7e:	f043 0220 	orr.w	r2, r3, #32
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e0d3      	b.n	8004c3a <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d131      	bne.n	8004b04 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d12a      	bne.n	8004b04 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004aae:	e021      	b.n	8004af4 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ab6:	d01d      	beq.n	8004af4 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d007      	beq.n	8004ace <HAL_ADC_PollForConversion+0x7e>
 8004abe:	f7ff fdd5 	bl	800466c <HAL_GetTick>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	1ad3      	subs	r3, r2, r3
 8004ac8:	683a      	ldr	r2, [r7, #0]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d212      	bcs.n	8004af4 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0302 	and.w	r3, r3, #2
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10b      	bne.n	8004af4 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae0:	f043 0204 	orr.w	r2, r3, #4
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e0a2      	b.n	8004c3a <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f003 0302 	and.w	r3, r3, #2
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d0d6      	beq.n	8004ab0 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8004b02:	e070      	b.n	8004be6 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8004b04:	4b4f      	ldr	r3, [pc, #316]	; (8004c44 <HAL_ADC_PollForConversion+0x1f4>)
 8004b06:	681c      	ldr	r4, [r3, #0]
 8004b08:	2002      	movs	r0, #2
 8004b0a:	f002 fb2f 	bl	800716c <HAL_RCCEx_GetPeriphCLKFreq>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6919      	ldr	r1, [r3, #16]
 8004b1a:	4b4b      	ldr	r3, [pc, #300]	; (8004c48 <HAL_ADC_PollForConversion+0x1f8>)
 8004b1c:	400b      	ands	r3, r1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d118      	bne.n	8004b54 <HAL_ADC_PollForConversion+0x104>
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68d9      	ldr	r1, [r3, #12]
 8004b28:	4b48      	ldr	r3, [pc, #288]	; (8004c4c <HAL_ADC_PollForConversion+0x1fc>)
 8004b2a:	400b      	ands	r3, r1
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d111      	bne.n	8004b54 <HAL_ADC_PollForConversion+0x104>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	6919      	ldr	r1, [r3, #16]
 8004b36:	4b46      	ldr	r3, [pc, #280]	; (8004c50 <HAL_ADC_PollForConversion+0x200>)
 8004b38:	400b      	ands	r3, r1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d108      	bne.n	8004b50 <HAL_ADC_PollForConversion+0x100>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68d9      	ldr	r1, [r3, #12]
 8004b44:	4b43      	ldr	r3, [pc, #268]	; (8004c54 <HAL_ADC_PollForConversion+0x204>)
 8004b46:	400b      	ands	r3, r1
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <HAL_ADC_PollForConversion+0x100>
 8004b4c:	2314      	movs	r3, #20
 8004b4e:	e020      	b.n	8004b92 <HAL_ADC_PollForConversion+0x142>
 8004b50:	2329      	movs	r3, #41	; 0x29
 8004b52:	e01e      	b.n	8004b92 <HAL_ADC_PollForConversion+0x142>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	6919      	ldr	r1, [r3, #16]
 8004b5a:	4b3d      	ldr	r3, [pc, #244]	; (8004c50 <HAL_ADC_PollForConversion+0x200>)
 8004b5c:	400b      	ands	r3, r1
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d106      	bne.n	8004b70 <HAL_ADC_PollForConversion+0x120>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68d9      	ldr	r1, [r3, #12]
 8004b68:	4b3a      	ldr	r3, [pc, #232]	; (8004c54 <HAL_ADC_PollForConversion+0x204>)
 8004b6a:	400b      	ands	r3, r1
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d00d      	beq.n	8004b8c <HAL_ADC_PollForConversion+0x13c>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	6919      	ldr	r1, [r3, #16]
 8004b76:	4b38      	ldr	r3, [pc, #224]	; (8004c58 <HAL_ADC_PollForConversion+0x208>)
 8004b78:	400b      	ands	r3, r1
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d108      	bne.n	8004b90 <HAL_ADC_PollForConversion+0x140>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	68d9      	ldr	r1, [r3, #12]
 8004b84:	4b34      	ldr	r3, [pc, #208]	; (8004c58 <HAL_ADC_PollForConversion+0x208>)
 8004b86:	400b      	ands	r3, r1
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d101      	bne.n	8004b90 <HAL_ADC_PollForConversion+0x140>
 8004b8c:	2354      	movs	r3, #84	; 0x54
 8004b8e:	e000      	b.n	8004b92 <HAL_ADC_PollForConversion+0x142>
 8004b90:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8004b92:	fb02 f303 	mul.w	r3, r2, r3
 8004b96:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004b98:	e021      	b.n	8004bde <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004b9a:	683b      	ldr	r3, [r7, #0]
 8004b9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ba0:	d01a      	beq.n	8004bd8 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d007      	beq.n	8004bb8 <HAL_ADC_PollForConversion+0x168>
 8004ba8:	f7ff fd60 	bl	800466c <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	683a      	ldr	r2, [r7, #0]
 8004bb4:	429a      	cmp	r2, r3
 8004bb6:	d20f      	bcs.n	8004bd8 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	693a      	ldr	r2, [r7, #16]
 8004bbc:	429a      	cmp	r2, r3
 8004bbe:	d90b      	bls.n	8004bd8 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bc4:	f043 0204 	orr.w	r2, r3, #4
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	e030      	b.n	8004c3a <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	693a      	ldr	r2, [r7, #16]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d8d9      	bhi.n	8004b9a <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f06f 0212 	mvn.w	r2, #18
 8004bee:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8004c06:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004c0a:	d115      	bne.n	8004c38 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d111      	bne.n	8004c38 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d105      	bne.n	8004c38 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c30:	f043 0201 	orr.w	r2, r3, #1
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004c38:	2300      	movs	r3, #0
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	371c      	adds	r7, #28
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd90      	pop	{r4, r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000094 	.word	0x20000094
 8004c48:	24924924 	.word	0x24924924
 8004c4c:	00924924 	.word	0x00924924
 8004c50:	12492492 	.word	0x12492492
 8004c54:	00492492 	.word	0x00492492
 8004c58:	00249249 	.word	0x00249249

08004c5c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b083      	sub	sp, #12
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	370c      	adds	r7, #12
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bc80      	pop	{r7}
 8004c72:	4770      	bx	lr

08004c74 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	6078      	str	r0, [r7, #4]
 8004c7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004c82:	2300      	movs	r3, #0
 8004c84:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004c8c:	2b01      	cmp	r3, #1
 8004c8e:	d101      	bne.n	8004c94 <HAL_ADC_ConfigChannel+0x20>
 8004c90:	2302      	movs	r3, #2
 8004c92:	e0dc      	b.n	8004e4e <HAL_ADC_ConfigChannel+0x1da>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	685b      	ldr	r3, [r3, #4]
 8004ca0:	2b06      	cmp	r3, #6
 8004ca2:	d81c      	bhi.n	8004cde <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	685a      	ldr	r2, [r3, #4]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3b05      	subs	r3, #5
 8004cb6:	221f      	movs	r2, #31
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	43db      	mvns	r3, r3
 8004cbe:	4019      	ands	r1, r3
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	6818      	ldr	r0, [r3, #0]
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	685a      	ldr	r2, [r3, #4]
 8004cc8:	4613      	mov	r3, r2
 8004cca:	009b      	lsls	r3, r3, #2
 8004ccc:	4413      	add	r3, r2
 8004cce:	3b05      	subs	r3, #5
 8004cd0:	fa00 f203 	lsl.w	r2, r0, r3
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	430a      	orrs	r2, r1
 8004cda:	635a      	str	r2, [r3, #52]	; 0x34
 8004cdc:	e03c      	b.n	8004d58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	2b0c      	cmp	r3, #12
 8004ce4:	d81c      	bhi.n	8004d20 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	3b23      	subs	r3, #35	; 0x23
 8004cf8:	221f      	movs	r2, #31
 8004cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfe:	43db      	mvns	r3, r3
 8004d00:	4019      	ands	r1, r3
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	6818      	ldr	r0, [r3, #0]
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	3b23      	subs	r3, #35	; 0x23
 8004d12:	fa00 f203 	lsl.w	r2, r0, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	430a      	orrs	r2, r1
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
 8004d1e:	e01b      	b.n	8004d58 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4413      	add	r3, r2
 8004d30:	3b41      	subs	r3, #65	; 0x41
 8004d32:	221f      	movs	r2, #31
 8004d34:	fa02 f303 	lsl.w	r3, r2, r3
 8004d38:	43db      	mvns	r3, r3
 8004d3a:	4019      	ands	r1, r3
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	6818      	ldr	r0, [r3, #0]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	685a      	ldr	r2, [r3, #4]
 8004d44:	4613      	mov	r3, r2
 8004d46:	009b      	lsls	r3, r3, #2
 8004d48:	4413      	add	r3, r2
 8004d4a:	3b41      	subs	r3, #65	; 0x41
 8004d4c:	fa00 f203 	lsl.w	r2, r0, r3
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	430a      	orrs	r2, r1
 8004d56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2b09      	cmp	r3, #9
 8004d5e:	d91c      	bls.n	8004d9a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68d9      	ldr	r1, [r3, #12]
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4613      	mov	r3, r2
 8004d6c:	005b      	lsls	r3, r3, #1
 8004d6e:	4413      	add	r3, r2
 8004d70:	3b1e      	subs	r3, #30
 8004d72:	2207      	movs	r2, #7
 8004d74:	fa02 f303 	lsl.w	r3, r2, r3
 8004d78:	43db      	mvns	r3, r3
 8004d7a:	4019      	ands	r1, r3
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	6898      	ldr	r0, [r3, #8]
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	681a      	ldr	r2, [r3, #0]
 8004d84:	4613      	mov	r3, r2
 8004d86:	005b      	lsls	r3, r3, #1
 8004d88:	4413      	add	r3, r2
 8004d8a:	3b1e      	subs	r3, #30
 8004d8c:	fa00 f203 	lsl.w	r2, r0, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	430a      	orrs	r2, r1
 8004d96:	60da      	str	r2, [r3, #12]
 8004d98:	e019      	b.n	8004dce <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	6919      	ldr	r1, [r3, #16]
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	4613      	mov	r3, r2
 8004da6:	005b      	lsls	r3, r3, #1
 8004da8:	4413      	add	r3, r2
 8004daa:	2207      	movs	r2, #7
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	43db      	mvns	r3, r3
 8004db2:	4019      	ands	r1, r3
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	6898      	ldr	r0, [r3, #8]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	681a      	ldr	r2, [r3, #0]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	005b      	lsls	r3, r3, #1
 8004dc0:	4413      	add	r3, r2
 8004dc2:	fa00 f203 	lsl.w	r2, r0, r3
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2b10      	cmp	r3, #16
 8004dd4:	d003      	beq.n	8004dde <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8004dd6:	683b      	ldr	r3, [r7, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004dda:	2b11      	cmp	r3, #17
 8004ddc:	d132      	bne.n	8004e44 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a1d      	ldr	r2, [pc, #116]	; (8004e58 <HAL_ADC_ConfigChannel+0x1e4>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d125      	bne.n	8004e34 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d126      	bne.n	8004e44 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689a      	ldr	r2, [r3, #8]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004e04:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	2b10      	cmp	r3, #16
 8004e0c:	d11a      	bne.n	8004e44 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004e0e:	4b13      	ldr	r3, [pc, #76]	; (8004e5c <HAL_ADC_ConfigChannel+0x1e8>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a13      	ldr	r2, [pc, #76]	; (8004e60 <HAL_ADC_ConfigChannel+0x1ec>)
 8004e14:	fba2 2303 	umull	r2, r3, r2, r3
 8004e18:	0c9a      	lsrs	r2, r3, #18
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	4413      	add	r3, r2
 8004e20:	005b      	lsls	r3, r3, #1
 8004e22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004e24:	e002      	b.n	8004e2c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	3b01      	subs	r3, #1
 8004e2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d1f9      	bne.n	8004e26 <HAL_ADC_ConfigChannel+0x1b2>
 8004e32:	e007      	b.n	8004e44 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e38:	f043 0220 	orr.w	r2, r3, #32
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bc80      	pop	{r7}
 8004e56:	4770      	bx	lr
 8004e58:	40012400 	.word	0x40012400
 8004e5c:	20000094 	.word	0x20000094
 8004e60:	431bde83 	.word	0x431bde83

08004e64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004e70:	2300      	movs	r3, #0
 8004e72:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f003 0301 	and.w	r3, r3, #1
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d040      	beq.n	8004f04 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f042 0201 	orr.w	r2, r2, #1
 8004e90:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004e92:	4b1f      	ldr	r3, [pc, #124]	; (8004f10 <ADC_Enable+0xac>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a1f      	ldr	r2, [pc, #124]	; (8004f14 <ADC_Enable+0xb0>)
 8004e98:	fba2 2303 	umull	r2, r3, r2, r3
 8004e9c:	0c9b      	lsrs	r3, r3, #18
 8004e9e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004ea0:	e002      	b.n	8004ea8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1f9      	bne.n	8004ea2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004eae:	f7ff fbdd 	bl	800466c <HAL_GetTick>
 8004eb2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004eb4:	e01f      	b.n	8004ef6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004eb6:	f7ff fbd9 	bl	800466c <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d918      	bls.n	8004ef6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	689b      	ldr	r3, [r3, #8]
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d011      	beq.n	8004ef6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed6:	f043 0210 	orr.w	r2, r3, #16
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ee2:	f043 0201 	orr.w	r2, r3, #1
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e007      	b.n	8004f06 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f003 0301 	and.w	r3, r3, #1
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d1d8      	bne.n	8004eb6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3710      	adds	r7, #16
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	20000094 	.word	0x20000094
 8004f14:	431bde83 	.word	0x431bde83

08004f18 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d12e      	bne.n	8004f90 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004f42:	f7ff fb93 	bl	800466c <HAL_GetTick>
 8004f46:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004f48:	e01b      	b.n	8004f82 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004f4a:	f7ff fb8f 	bl	800466c <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d914      	bls.n	8004f82 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10d      	bne.n	8004f82 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6a:	f043 0210 	orr.w	r2, r3, #16
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f76:	f043 0201 	orr.w	r2, r3, #1
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e007      	b.n	8004f92 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f003 0301 	and.w	r3, r3, #1
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d0dc      	beq.n	8004f4a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3710      	adds	r7, #16
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
	...

08004f9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f003 0307 	and.w	r3, r3, #7
 8004faa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004fac:	4b0c      	ldr	r3, [pc, #48]	; (8004fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004fb8:	4013      	ands	r3, r2
 8004fba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004fc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fce:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <__NVIC_SetPriorityGrouping+0x44>)
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	60d3      	str	r3, [r2, #12]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bc80      	pop	{r7}
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	e000ed00 	.word	0xe000ed00

08004fe4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fe8:	4b04      	ldr	r3, [pc, #16]	; (8004ffc <__NVIC_GetPriorityGrouping+0x18>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	0a1b      	lsrs	r3, r3, #8
 8004fee:	f003 0307 	and.w	r3, r3, #7
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bc80      	pop	{r7}
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	e000ed00 	.word	0xe000ed00

08005000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	4603      	mov	r3, r0
 8005008:	6039      	str	r1, [r7, #0]
 800500a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800500c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005010:	2b00      	cmp	r3, #0
 8005012:	db0a      	blt.n	800502a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	b2da      	uxtb	r2, r3
 8005018:	490c      	ldr	r1, [pc, #48]	; (800504c <__NVIC_SetPriority+0x4c>)
 800501a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800501e:	0112      	lsls	r2, r2, #4
 8005020:	b2d2      	uxtb	r2, r2
 8005022:	440b      	add	r3, r1
 8005024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005028:	e00a      	b.n	8005040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	b2da      	uxtb	r2, r3
 800502e:	4908      	ldr	r1, [pc, #32]	; (8005050 <__NVIC_SetPriority+0x50>)
 8005030:	79fb      	ldrb	r3, [r7, #7]
 8005032:	f003 030f 	and.w	r3, r3, #15
 8005036:	3b04      	subs	r3, #4
 8005038:	0112      	lsls	r2, r2, #4
 800503a:	b2d2      	uxtb	r2, r2
 800503c:	440b      	add	r3, r1
 800503e:	761a      	strb	r2, [r3, #24]
}
 8005040:	bf00      	nop
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	bc80      	pop	{r7}
 8005048:	4770      	bx	lr
 800504a:	bf00      	nop
 800504c:	e000e100 	.word	0xe000e100
 8005050:	e000ed00 	.word	0xe000ed00

08005054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005054:	b480      	push	{r7}
 8005056:	b089      	sub	sp, #36	; 0x24
 8005058:	af00      	add	r7, sp, #0
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	f003 0307 	and.w	r3, r3, #7
 8005066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	f1c3 0307 	rsb	r3, r3, #7
 800506e:	2b04      	cmp	r3, #4
 8005070:	bf28      	it	cs
 8005072:	2304      	movcs	r3, #4
 8005074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	3304      	adds	r3, #4
 800507a:	2b06      	cmp	r3, #6
 800507c:	d902      	bls.n	8005084 <NVIC_EncodePriority+0x30>
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	3b03      	subs	r3, #3
 8005082:	e000      	b.n	8005086 <NVIC_EncodePriority+0x32>
 8005084:	2300      	movs	r3, #0
 8005086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005088:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43da      	mvns	r2, r3
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	401a      	ands	r2, r3
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800509c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050a0:	697b      	ldr	r3, [r7, #20]
 80050a2:	fa01 f303 	lsl.w	r3, r1, r3
 80050a6:	43d9      	mvns	r1, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050ac:	4313      	orrs	r3, r2
         );
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	3724      	adds	r7, #36	; 0x24
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bc80      	pop	{r7}
 80050b6:	4770      	bx	lr

080050b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	3b01      	subs	r3, #1
 80050c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050c8:	d301      	bcc.n	80050ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050ca:	2301      	movs	r3, #1
 80050cc:	e00f      	b.n	80050ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050ce:	4a0a      	ldr	r2, [pc, #40]	; (80050f8 <SysTick_Config+0x40>)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050d6:	210f      	movs	r1, #15
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050dc:	f7ff ff90 	bl	8005000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80050e0:	4b05      	ldr	r3, [pc, #20]	; (80050f8 <SysTick_Config+0x40>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80050e6:	4b04      	ldr	r3, [pc, #16]	; (80050f8 <SysTick_Config+0x40>)
 80050e8:	2207      	movs	r2, #7
 80050ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80050ec:	2300      	movs	r3, #0
}
 80050ee:	4618      	mov	r0, r3
 80050f0:	3708      	adds	r7, #8
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	e000e010 	.word	0xe000e010

080050fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f7ff ff49 	bl	8004f9c <__NVIC_SetPriorityGrouping>
}
 800510a:	bf00      	nop
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005112:	b580      	push	{r7, lr}
 8005114:	b086      	sub	sp, #24
 8005116:	af00      	add	r7, sp, #0
 8005118:	4603      	mov	r3, r0
 800511a:	60b9      	str	r1, [r7, #8]
 800511c:	607a      	str	r2, [r7, #4]
 800511e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005124:	f7ff ff5e 	bl	8004fe4 <__NVIC_GetPriorityGrouping>
 8005128:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	68b9      	ldr	r1, [r7, #8]
 800512e:	6978      	ldr	r0, [r7, #20]
 8005130:	f7ff ff90 	bl	8005054 <NVIC_EncodePriority>
 8005134:	4602      	mov	r2, r0
 8005136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800513a:	4611      	mov	r1, r2
 800513c:	4618      	mov	r0, r3
 800513e:	f7ff ff5f 	bl	8005000 <__NVIC_SetPriority>
}
 8005142:	bf00      	nop
 8005144:	3718      	adds	r7, #24
 8005146:	46bd      	mov	sp, r7
 8005148:	bd80      	pop	{r7, pc}

0800514a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800514a:	b580      	push	{r7, lr}
 800514c:	b082      	sub	sp, #8
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005152:	6878      	ldr	r0, [r7, #4]
 8005154:	f7ff ffb0 	bl	80050b8 <SysTick_Config>
 8005158:	4603      	mov	r3, r0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3708      	adds	r7, #8
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
	...

08005164 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005164:	b480      	push	{r7}
 8005166:	b08b      	sub	sp, #44	; 0x2c
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800516e:	2300      	movs	r3, #0
 8005170:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005172:	2300      	movs	r3, #0
 8005174:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005176:	e179      	b.n	800546c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005178:	2201      	movs	r2, #1
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	69fa      	ldr	r2, [r7, #28]
 8005188:	4013      	ands	r3, r2
 800518a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	69fb      	ldr	r3, [r7, #28]
 8005190:	429a      	cmp	r2, r3
 8005192:	f040 8168 	bne.w	8005466 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	4a96      	ldr	r2, [pc, #600]	; (80053f4 <HAL_GPIO_Init+0x290>)
 800519c:	4293      	cmp	r3, r2
 800519e:	d05e      	beq.n	800525e <HAL_GPIO_Init+0xfa>
 80051a0:	4a94      	ldr	r2, [pc, #592]	; (80053f4 <HAL_GPIO_Init+0x290>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d875      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051a6:	4a94      	ldr	r2, [pc, #592]	; (80053f8 <HAL_GPIO_Init+0x294>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d058      	beq.n	800525e <HAL_GPIO_Init+0xfa>
 80051ac:	4a92      	ldr	r2, [pc, #584]	; (80053f8 <HAL_GPIO_Init+0x294>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d86f      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051b2:	4a92      	ldr	r2, [pc, #584]	; (80053fc <HAL_GPIO_Init+0x298>)
 80051b4:	4293      	cmp	r3, r2
 80051b6:	d052      	beq.n	800525e <HAL_GPIO_Init+0xfa>
 80051b8:	4a90      	ldr	r2, [pc, #576]	; (80053fc <HAL_GPIO_Init+0x298>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d869      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051be:	4a90      	ldr	r2, [pc, #576]	; (8005400 <HAL_GPIO_Init+0x29c>)
 80051c0:	4293      	cmp	r3, r2
 80051c2:	d04c      	beq.n	800525e <HAL_GPIO_Init+0xfa>
 80051c4:	4a8e      	ldr	r2, [pc, #568]	; (8005400 <HAL_GPIO_Init+0x29c>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d863      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051ca:	4a8e      	ldr	r2, [pc, #568]	; (8005404 <HAL_GPIO_Init+0x2a0>)
 80051cc:	4293      	cmp	r3, r2
 80051ce:	d046      	beq.n	800525e <HAL_GPIO_Init+0xfa>
 80051d0:	4a8c      	ldr	r2, [pc, #560]	; (8005404 <HAL_GPIO_Init+0x2a0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d85d      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051d6:	2b12      	cmp	r3, #18
 80051d8:	d82a      	bhi.n	8005230 <HAL_GPIO_Init+0xcc>
 80051da:	2b12      	cmp	r3, #18
 80051dc:	d859      	bhi.n	8005292 <HAL_GPIO_Init+0x12e>
 80051de:	a201      	add	r2, pc, #4	; (adr r2, 80051e4 <HAL_GPIO_Init+0x80>)
 80051e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e4:	0800525f 	.word	0x0800525f
 80051e8:	08005239 	.word	0x08005239
 80051ec:	0800524b 	.word	0x0800524b
 80051f0:	0800528d 	.word	0x0800528d
 80051f4:	08005293 	.word	0x08005293
 80051f8:	08005293 	.word	0x08005293
 80051fc:	08005293 	.word	0x08005293
 8005200:	08005293 	.word	0x08005293
 8005204:	08005293 	.word	0x08005293
 8005208:	08005293 	.word	0x08005293
 800520c:	08005293 	.word	0x08005293
 8005210:	08005293 	.word	0x08005293
 8005214:	08005293 	.word	0x08005293
 8005218:	08005293 	.word	0x08005293
 800521c:	08005293 	.word	0x08005293
 8005220:	08005293 	.word	0x08005293
 8005224:	08005293 	.word	0x08005293
 8005228:	08005241 	.word	0x08005241
 800522c:	08005255 	.word	0x08005255
 8005230:	4a75      	ldr	r2, [pc, #468]	; (8005408 <HAL_GPIO_Init+0x2a4>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d013      	beq.n	800525e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005236:	e02c      	b.n	8005292 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	623b      	str	r3, [r7, #32]
          break;
 800523e:	e029      	b.n	8005294 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	68db      	ldr	r3, [r3, #12]
 8005244:	3304      	adds	r3, #4
 8005246:	623b      	str	r3, [r7, #32]
          break;
 8005248:	e024      	b.n	8005294 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	3308      	adds	r3, #8
 8005250:	623b      	str	r3, [r7, #32]
          break;
 8005252:	e01f      	b.n	8005294 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	330c      	adds	r3, #12
 800525a:	623b      	str	r3, [r7, #32]
          break;
 800525c:	e01a      	b.n	8005294 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d102      	bne.n	800526c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005266:	2304      	movs	r3, #4
 8005268:	623b      	str	r3, [r7, #32]
          break;
 800526a:	e013      	b.n	8005294 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d105      	bne.n	8005280 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005274:	2308      	movs	r3, #8
 8005276:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	69fa      	ldr	r2, [r7, #28]
 800527c:	611a      	str	r2, [r3, #16]
          break;
 800527e:	e009      	b.n	8005294 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005280:	2308      	movs	r3, #8
 8005282:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	69fa      	ldr	r2, [r7, #28]
 8005288:	615a      	str	r2, [r3, #20]
          break;
 800528a:	e003      	b.n	8005294 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800528c:	2300      	movs	r3, #0
 800528e:	623b      	str	r3, [r7, #32]
          break;
 8005290:	e000      	b.n	8005294 <HAL_GPIO_Init+0x130>
          break;
 8005292:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005294:	69bb      	ldr	r3, [r7, #24]
 8005296:	2bff      	cmp	r3, #255	; 0xff
 8005298:	d801      	bhi.n	800529e <HAL_GPIO_Init+0x13a>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	e001      	b.n	80052a2 <HAL_GPIO_Init+0x13e>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	3304      	adds	r3, #4
 80052a2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	2bff      	cmp	r3, #255	; 0xff
 80052a8:	d802      	bhi.n	80052b0 <HAL_GPIO_Init+0x14c>
 80052aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	e002      	b.n	80052b6 <HAL_GPIO_Init+0x152>
 80052b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b2:	3b08      	subs	r3, #8
 80052b4:	009b      	lsls	r3, r3, #2
 80052b6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	210f      	movs	r1, #15
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	fa01 f303 	lsl.w	r3, r1, r3
 80052c4:	43db      	mvns	r3, r3
 80052c6:	401a      	ands	r2, r3
 80052c8:	6a39      	ldr	r1, [r7, #32]
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	fa01 f303 	lsl.w	r3, r1, r3
 80052d0:	431a      	orrs	r2, r3
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	f000 80c1 	beq.w	8005466 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80052e4:	4b49      	ldr	r3, [pc, #292]	; (800540c <HAL_GPIO_Init+0x2a8>)
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	4a48      	ldr	r2, [pc, #288]	; (800540c <HAL_GPIO_Init+0x2a8>)
 80052ea:	f043 0301 	orr.w	r3, r3, #1
 80052ee:	6193      	str	r3, [r2, #24]
 80052f0:	4b46      	ldr	r3, [pc, #280]	; (800540c <HAL_GPIO_Init+0x2a8>)
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	60bb      	str	r3, [r7, #8]
 80052fa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80052fc:	4a44      	ldr	r2, [pc, #272]	; (8005410 <HAL_GPIO_Init+0x2ac>)
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	089b      	lsrs	r3, r3, #2
 8005302:	3302      	adds	r3, #2
 8005304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005308:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	f003 0303 	and.w	r3, r3, #3
 8005310:	009b      	lsls	r3, r3, #2
 8005312:	220f      	movs	r2, #15
 8005314:	fa02 f303 	lsl.w	r3, r2, r3
 8005318:	43db      	mvns	r3, r3
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4013      	ands	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	4a3c      	ldr	r2, [pc, #240]	; (8005414 <HAL_GPIO_Init+0x2b0>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d01f      	beq.n	8005368 <HAL_GPIO_Init+0x204>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a3b      	ldr	r2, [pc, #236]	; (8005418 <HAL_GPIO_Init+0x2b4>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d019      	beq.n	8005364 <HAL_GPIO_Init+0x200>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a3a      	ldr	r2, [pc, #232]	; (800541c <HAL_GPIO_Init+0x2b8>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d013      	beq.n	8005360 <HAL_GPIO_Init+0x1fc>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	4a39      	ldr	r2, [pc, #228]	; (8005420 <HAL_GPIO_Init+0x2bc>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d00d      	beq.n	800535c <HAL_GPIO_Init+0x1f8>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a38      	ldr	r2, [pc, #224]	; (8005424 <HAL_GPIO_Init+0x2c0>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d007      	beq.n	8005358 <HAL_GPIO_Init+0x1f4>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	4a37      	ldr	r2, [pc, #220]	; (8005428 <HAL_GPIO_Init+0x2c4>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d101      	bne.n	8005354 <HAL_GPIO_Init+0x1f0>
 8005350:	2305      	movs	r3, #5
 8005352:	e00a      	b.n	800536a <HAL_GPIO_Init+0x206>
 8005354:	2306      	movs	r3, #6
 8005356:	e008      	b.n	800536a <HAL_GPIO_Init+0x206>
 8005358:	2304      	movs	r3, #4
 800535a:	e006      	b.n	800536a <HAL_GPIO_Init+0x206>
 800535c:	2303      	movs	r3, #3
 800535e:	e004      	b.n	800536a <HAL_GPIO_Init+0x206>
 8005360:	2302      	movs	r3, #2
 8005362:	e002      	b.n	800536a <HAL_GPIO_Init+0x206>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <HAL_GPIO_Init+0x206>
 8005368:	2300      	movs	r3, #0
 800536a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800536c:	f002 0203 	and.w	r2, r2, #3
 8005370:	0092      	lsls	r2, r2, #2
 8005372:	4093      	lsls	r3, r2
 8005374:	68fa      	ldr	r2, [r7, #12]
 8005376:	4313      	orrs	r3, r2
 8005378:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800537a:	4925      	ldr	r1, [pc, #148]	; (8005410 <HAL_GPIO_Init+0x2ac>)
 800537c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800537e:	089b      	lsrs	r3, r3, #2
 8005380:	3302      	adds	r3, #2
 8005382:	68fa      	ldr	r2, [r7, #12]
 8005384:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005390:	2b00      	cmp	r3, #0
 8005392:	d006      	beq.n	80053a2 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005394:	4b25      	ldr	r3, [pc, #148]	; (800542c <HAL_GPIO_Init+0x2c8>)
 8005396:	689a      	ldr	r2, [r3, #8]
 8005398:	4924      	ldr	r1, [pc, #144]	; (800542c <HAL_GPIO_Init+0x2c8>)
 800539a:	69bb      	ldr	r3, [r7, #24]
 800539c:	4313      	orrs	r3, r2
 800539e:	608b      	str	r3, [r1, #8]
 80053a0:	e006      	b.n	80053b0 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80053a2:	4b22      	ldr	r3, [pc, #136]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	69bb      	ldr	r3, [r7, #24]
 80053a8:	43db      	mvns	r3, r3
 80053aa:	4920      	ldr	r1, [pc, #128]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053ac:	4013      	ands	r3, r2
 80053ae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	685b      	ldr	r3, [r3, #4]
 80053b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d006      	beq.n	80053ca <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80053bc:	4b1b      	ldr	r3, [pc, #108]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053be:	68da      	ldr	r2, [r3, #12]
 80053c0:	491a      	ldr	r1, [pc, #104]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	60cb      	str	r3, [r1, #12]
 80053c8:	e006      	b.n	80053d8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80053ca:	4b18      	ldr	r3, [pc, #96]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053cc:	68da      	ldr	r2, [r3, #12]
 80053ce:	69bb      	ldr	r3, [r7, #24]
 80053d0:	43db      	mvns	r3, r3
 80053d2:	4916      	ldr	r1, [pc, #88]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d025      	beq.n	8005430 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80053e4:	4b11      	ldr	r3, [pc, #68]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053e6:	685a      	ldr	r2, [r3, #4]
 80053e8:	4910      	ldr	r1, [pc, #64]	; (800542c <HAL_GPIO_Init+0x2c8>)
 80053ea:	69bb      	ldr	r3, [r7, #24]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	604b      	str	r3, [r1, #4]
 80053f0:	e025      	b.n	800543e <HAL_GPIO_Init+0x2da>
 80053f2:	bf00      	nop
 80053f4:	10320000 	.word	0x10320000
 80053f8:	10310000 	.word	0x10310000
 80053fc:	10220000 	.word	0x10220000
 8005400:	10210000 	.word	0x10210000
 8005404:	10120000 	.word	0x10120000
 8005408:	10110000 	.word	0x10110000
 800540c:	40021000 	.word	0x40021000
 8005410:	40010000 	.word	0x40010000
 8005414:	40010800 	.word	0x40010800
 8005418:	40010c00 	.word	0x40010c00
 800541c:	40011000 	.word	0x40011000
 8005420:	40011400 	.word	0x40011400
 8005424:	40011800 	.word	0x40011800
 8005428:	40011c00 	.word	0x40011c00
 800542c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005430:	4b15      	ldr	r3, [pc, #84]	; (8005488 <HAL_GPIO_Init+0x324>)
 8005432:	685a      	ldr	r2, [r3, #4]
 8005434:	69bb      	ldr	r3, [r7, #24]
 8005436:	43db      	mvns	r3, r3
 8005438:	4913      	ldr	r1, [pc, #76]	; (8005488 <HAL_GPIO_Init+0x324>)
 800543a:	4013      	ands	r3, r2
 800543c:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005446:	2b00      	cmp	r3, #0
 8005448:	d006      	beq.n	8005458 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800544a:	4b0f      	ldr	r3, [pc, #60]	; (8005488 <HAL_GPIO_Init+0x324>)
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	490e      	ldr	r1, [pc, #56]	; (8005488 <HAL_GPIO_Init+0x324>)
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	4313      	orrs	r3, r2
 8005454:	600b      	str	r3, [r1, #0]
 8005456:	e006      	b.n	8005466 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005458:	4b0b      	ldr	r3, [pc, #44]	; (8005488 <HAL_GPIO_Init+0x324>)
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	43db      	mvns	r3, r3
 8005460:	4909      	ldr	r1, [pc, #36]	; (8005488 <HAL_GPIO_Init+0x324>)
 8005462:	4013      	ands	r3, r2
 8005464:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8005466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005468:	3301      	adds	r3, #1
 800546a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	681a      	ldr	r2, [r3, #0]
 8005470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005472:	fa22 f303 	lsr.w	r3, r2, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	f47f ae7e 	bne.w	8005178 <HAL_GPIO_Init+0x14>
  }
}
 800547c:	bf00      	nop
 800547e:	bf00      	nop
 8005480:	372c      	adds	r7, #44	; 0x2c
 8005482:	46bd      	mov	sp, r7
 8005484:	bc80      	pop	{r7}
 8005486:	4770      	bx	lr
 8005488:	40010400 	.word	0x40010400

0800548c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
 8005494:	460b      	mov	r3, r1
 8005496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	887b      	ldrh	r3, [r7, #2]
 800549e:	4013      	ands	r3, r2
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054a4:	2301      	movs	r3, #1
 80054a6:	73fb      	strb	r3, [r7, #15]
 80054a8:	e001      	b.n	80054ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054aa:	2300      	movs	r3, #0
 80054ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3714      	adds	r7, #20
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bc80      	pop	{r7}
 80054b8:	4770      	bx	lr

080054ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b083      	sub	sp, #12
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	460b      	mov	r3, r1
 80054c4:	807b      	strh	r3, [r7, #2]
 80054c6:	4613      	mov	r3, r2
 80054c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80054ca:	787b      	ldrb	r3, [r7, #1]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80054d0:	887a      	ldrh	r2, [r7, #2]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80054d6:	e003      	b.n	80054e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80054d8:	887b      	ldrh	r3, [r7, #2]
 80054da:	041a      	lsls	r2, r3, #16
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	611a      	str	r2, [r3, #16]
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bc80      	pop	{r7}
 80054e8:	4770      	bx	lr

080054ea <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b085      	sub	sp, #20
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	460b      	mov	r3, r1
 80054f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80054fc:	887a      	ldrh	r2, [r7, #2]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4013      	ands	r3, r2
 8005502:	041a      	lsls	r2, r3, #16
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	43d9      	mvns	r1, r3
 8005508:	887b      	ldrh	r3, [r7, #2]
 800550a:	400b      	ands	r3, r1
 800550c:	431a      	orrs	r2, r3
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	611a      	str	r2, [r3, #16]
}
 8005512:	bf00      	nop
 8005514:	3714      	adds	r7, #20
 8005516:	46bd      	mov	sp, r7
 8005518:	bc80      	pop	{r7}
 800551a:	4770      	bx	lr

0800551c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b084      	sub	sp, #16
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e12b      	b.n	8005786 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b00      	cmp	r3, #0
 8005538:	d106      	bne.n	8005548 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f7fe f948 	bl	80037d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2224      	movs	r2, #36	; 0x24
 800554c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f022 0201 	bic.w	r2, r2, #1
 800555e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800556e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800557e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005580:	f001 fcf8 	bl	8006f74 <HAL_RCC_GetPCLK1Freq>
 8005584:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	685b      	ldr	r3, [r3, #4]
 800558a:	4a81      	ldr	r2, [pc, #516]	; (8005790 <HAL_I2C_Init+0x274>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d807      	bhi.n	80055a0 <HAL_I2C_Init+0x84>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	4a80      	ldr	r2, [pc, #512]	; (8005794 <HAL_I2C_Init+0x278>)
 8005594:	4293      	cmp	r3, r2
 8005596:	bf94      	ite	ls
 8005598:	2301      	movls	r3, #1
 800559a:	2300      	movhi	r3, #0
 800559c:	b2db      	uxtb	r3, r3
 800559e:	e006      	b.n	80055ae <HAL_I2C_Init+0x92>
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	4a7d      	ldr	r2, [pc, #500]	; (8005798 <HAL_I2C_Init+0x27c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	bf94      	ite	ls
 80055a8:	2301      	movls	r3, #1
 80055aa:	2300      	movhi	r3, #0
 80055ac:	b2db      	uxtb	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e0e7      	b.n	8005786 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	4a78      	ldr	r2, [pc, #480]	; (800579c <HAL_I2C_Init+0x280>)
 80055ba:	fba2 2303 	umull	r2, r3, r2, r3
 80055be:	0c9b      	lsrs	r3, r3, #18
 80055c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	430a      	orrs	r2, r1
 80055d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	4a6a      	ldr	r2, [pc, #424]	; (8005790 <HAL_I2C_Init+0x274>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d802      	bhi.n	80055f0 <HAL_I2C_Init+0xd4>
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	3301      	adds	r3, #1
 80055ee:	e009      	b.n	8005604 <HAL_I2C_Init+0xe8>
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80055f6:	fb02 f303 	mul.w	r3, r2, r3
 80055fa:	4a69      	ldr	r2, [pc, #420]	; (80057a0 <HAL_I2C_Init+0x284>)
 80055fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005600:	099b      	lsrs	r3, r3, #6
 8005602:	3301      	adds	r3, #1
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	6812      	ldr	r2, [r2, #0]
 8005608:	430b      	orrs	r3, r1
 800560a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	69db      	ldr	r3, [r3, #28]
 8005612:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005616:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	495c      	ldr	r1, [pc, #368]	; (8005790 <HAL_I2C_Init+0x274>)
 8005620:	428b      	cmp	r3, r1
 8005622:	d819      	bhi.n	8005658 <HAL_I2C_Init+0x13c>
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	1e59      	subs	r1, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	005b      	lsls	r3, r3, #1
 800562e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005632:	1c59      	adds	r1, r3, #1
 8005634:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005638:	400b      	ands	r3, r1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d00a      	beq.n	8005654 <HAL_I2C_Init+0x138>
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	1e59      	subs	r1, r3, #1
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	005b      	lsls	r3, r3, #1
 8005648:	fbb1 f3f3 	udiv	r3, r1, r3
 800564c:	3301      	adds	r3, #1
 800564e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005652:	e051      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 8005654:	2304      	movs	r3, #4
 8005656:	e04f      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d111      	bne.n	8005684 <HAL_I2C_Init+0x168>
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	1e58      	subs	r0, r3, #1
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6859      	ldr	r1, [r3, #4]
 8005668:	460b      	mov	r3, r1
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	440b      	add	r3, r1
 800566e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005672:	3301      	adds	r3, #1
 8005674:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005678:	2b00      	cmp	r3, #0
 800567a:	bf0c      	ite	eq
 800567c:	2301      	moveq	r3, #1
 800567e:	2300      	movne	r3, #0
 8005680:	b2db      	uxtb	r3, r3
 8005682:	e012      	b.n	80056aa <HAL_I2C_Init+0x18e>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	1e58      	subs	r0, r3, #1
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6859      	ldr	r1, [r3, #4]
 800568c:	460b      	mov	r3, r1
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	440b      	add	r3, r1
 8005692:	0099      	lsls	r1, r3, #2
 8005694:	440b      	add	r3, r1
 8005696:	fbb0 f3f3 	udiv	r3, r0, r3
 800569a:	3301      	adds	r3, #1
 800569c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	bf0c      	ite	eq
 80056a4:	2301      	moveq	r3, #1
 80056a6:	2300      	movne	r3, #0
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <HAL_I2C_Init+0x196>
 80056ae:	2301      	movs	r3, #1
 80056b0:	e022      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10e      	bne.n	80056d8 <HAL_I2C_Init+0x1bc>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	1e58      	subs	r0, r3, #1
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6859      	ldr	r1, [r3, #4]
 80056c2:	460b      	mov	r3, r1
 80056c4:	005b      	lsls	r3, r3, #1
 80056c6:	440b      	add	r3, r1
 80056c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80056cc:	3301      	adds	r3, #1
 80056ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056d6:	e00f      	b.n	80056f8 <HAL_I2C_Init+0x1dc>
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	1e58      	subs	r0, r3, #1
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6859      	ldr	r1, [r3, #4]
 80056e0:	460b      	mov	r3, r1
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	0099      	lsls	r1, r3, #2
 80056e8:	440b      	add	r3, r1
 80056ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80056ee:	3301      	adds	r3, #1
 80056f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	6809      	ldr	r1, [r1, #0]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	69da      	ldr	r2, [r3, #28]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	431a      	orrs	r2, r3
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	430a      	orrs	r2, r1
 800571a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005726:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800572a:	687a      	ldr	r2, [r7, #4]
 800572c:	6911      	ldr	r1, [r2, #16]
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	68d2      	ldr	r2, [r2, #12]
 8005732:	4311      	orrs	r1, r2
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	6812      	ldr	r2, [r2, #0]
 8005738:	430b      	orrs	r3, r1
 800573a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	695a      	ldr	r2, [r3, #20]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	430a      	orrs	r2, r1
 8005756:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f042 0201 	orr.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005784:	2300      	movs	r3, #0
}
 8005786:	4618      	mov	r0, r3
 8005788:	3710      	adds	r7, #16
 800578a:	46bd      	mov	sp, r7
 800578c:	bd80      	pop	{r7, pc}
 800578e:	bf00      	nop
 8005790:	000186a0 	.word	0x000186a0
 8005794:	001e847f 	.word	0x001e847f
 8005798:	003d08ff 	.word	0x003d08ff
 800579c:	431bde83 	.word	0x431bde83
 80057a0:	10624dd3 	.word	0x10624dd3

080057a4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b088      	sub	sp, #32
 80057a8:	af02      	add	r7, sp, #8
 80057aa:	60f8      	str	r0, [r7, #12]
 80057ac:	607a      	str	r2, [r7, #4]
 80057ae:	461a      	mov	r2, r3
 80057b0:	460b      	mov	r3, r1
 80057b2:	817b      	strh	r3, [r7, #10]
 80057b4:	4613      	mov	r3, r2
 80057b6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80057b8:	f7fe ff58 	bl	800466c <HAL_GetTick>
 80057bc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b20      	cmp	r3, #32
 80057c8:	f040 80e0 	bne.w	800598c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	9300      	str	r3, [sp, #0]
 80057d0:	2319      	movs	r3, #25
 80057d2:	2201      	movs	r2, #1
 80057d4:	4970      	ldr	r1, [pc, #448]	; (8005998 <HAL_I2C_Master_Transmit+0x1f4>)
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 fdcc 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 80057dc:	4603      	mov	r3, r0
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80057e2:	2302      	movs	r3, #2
 80057e4:	e0d3      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_I2C_Master_Transmit+0x50>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e0cc      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b01      	cmp	r3, #1
 8005808:	d007      	beq.n	800581a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f042 0201 	orr.w	r2, r2, #1
 8005818:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005828:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	2221      	movs	r2, #33	; 0x21
 800582e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	2210      	movs	r2, #16
 8005836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	2200      	movs	r2, #0
 800583e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	893a      	ldrh	r2, [r7, #8]
 800584a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005850:	b29a      	uxth	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	4a50      	ldr	r2, [pc, #320]	; (800599c <HAL_I2C_Master_Transmit+0x1f8>)
 800585a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800585c:	8979      	ldrh	r1, [r7, #10]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	6a3a      	ldr	r2, [r7, #32]
 8005862:	68f8      	ldr	r0, [r7, #12]
 8005864:	f000 fc36 	bl	80060d4 <I2C_MasterRequestWrite>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d001      	beq.n	8005872 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e08d      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005872:	2300      	movs	r3, #0
 8005874:	613b      	str	r3, [r7, #16]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	613b      	str	r3, [r7, #16]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	613b      	str	r3, [r7, #16]
 8005886:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005888:	e066      	b.n	8005958 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	6a39      	ldr	r1, [r7, #32]
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 fe8a 	bl	80065a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00d      	beq.n	80058b6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589e:	2b04      	cmp	r3, #4
 80058a0:	d107      	bne.n	80058b2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058b0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e06b      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058ba:	781a      	ldrb	r2, [r3, #0]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058c6:	1c5a      	adds	r2, r3, #1
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058d0:	b29b      	uxth	r3, r3
 80058d2:	3b01      	subs	r3, #1
 80058d4:	b29a      	uxth	r2, r3
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058de:	3b01      	subs	r3, #1
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b04      	cmp	r3, #4
 80058f2:	d11b      	bne.n	800592c <HAL_I2C_Master_Transmit+0x188>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d017      	beq.n	800592c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005900:	781a      	ldrb	r2, [r3, #0]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005916:	b29b      	uxth	r3, r3
 8005918:	3b01      	subs	r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005924:	3b01      	subs	r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800592c:	697a      	ldr	r2, [r7, #20]
 800592e:	6a39      	ldr	r1, [r7, #32]
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 fe81 	bl	8006638 <I2C_WaitOnBTFFlagUntilTimeout>
 8005936:	4603      	mov	r3, r0
 8005938:	2b00      	cmp	r3, #0
 800593a:	d00d      	beq.n	8005958 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005940:	2b04      	cmp	r3, #4
 8005942:	d107      	bne.n	8005954 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005952:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005954:	2301      	movs	r3, #1
 8005956:	e01a      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800595c:	2b00      	cmp	r3, #0
 800595e:	d194      	bne.n	800588a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800596e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2220      	movs	r2, #32
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005988:	2300      	movs	r3, #0
 800598a:	e000      	b.n	800598e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800598c:	2302      	movs	r3, #2
  }
}
 800598e:	4618      	mov	r0, r3
 8005990:	3718      	adds	r7, #24
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	00100002 	.word	0x00100002
 800599c:	ffff0000 	.word	0xffff0000

080059a0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b08c      	sub	sp, #48	; 0x30
 80059a4:	af02      	add	r7, sp, #8
 80059a6:	60f8      	str	r0, [r7, #12]
 80059a8:	607a      	str	r2, [r7, #4]
 80059aa:	461a      	mov	r2, r3
 80059ac:	460b      	mov	r3, r1
 80059ae:	817b      	strh	r3, [r7, #10]
 80059b0:	4613      	mov	r3, r2
 80059b2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80059b4:	2300      	movs	r3, #0
 80059b6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80059b8:	f7fe fe58 	bl	800466c <HAL_GetTick>
 80059bc:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059c4:	b2db      	uxtb	r3, r3
 80059c6:	2b20      	cmp	r3, #32
 80059c8:	f040 824b 	bne.w	8005e62 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80059cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	2319      	movs	r3, #25
 80059d2:	2201      	movs	r2, #1
 80059d4:	497f      	ldr	r1, [pc, #508]	; (8005bd4 <HAL_I2C_Master_Receive+0x234>)
 80059d6:	68f8      	ldr	r0, [r7, #12]
 80059d8:	f000 fccc 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 80059dc:	4603      	mov	r3, r0
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d001      	beq.n	80059e6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80059e2:	2302      	movs	r3, #2
 80059e4:	e23e      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <HAL_I2C_Master_Receive+0x54>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e237      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d007      	beq.n	8005a1a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0201 	orr.w	r2, r2, #1
 8005a18:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a28:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2222      	movs	r2, #34	; 0x22
 8005a2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2210      	movs	r2, #16
 8005a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	893a      	ldrh	r2, [r7, #8]
 8005a4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	4a5f      	ldr	r2, [pc, #380]	; (8005bd8 <HAL_I2C_Master_Receive+0x238>)
 8005a5a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005a5c:	8979      	ldrh	r1, [r7, #10]
 8005a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f000 fbb8 	bl	80061d8 <I2C_MasterRequestRead>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d001      	beq.n	8005a72 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e1f8      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d113      	bne.n	8005aa2 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61fb      	str	r3, [r7, #28]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	695b      	ldr	r3, [r3, #20]
 8005a84:	61fb      	str	r3, [r7, #28]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a9e:	601a      	str	r2, [r3, #0]
 8005aa0:	e1cc      	b.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	d11e      	bne.n	8005ae8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ab8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005aba:	b672      	cpsid	i
}
 8005abc:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005abe:	2300      	movs	r3, #0
 8005ac0:	61bb      	str	r3, [r7, #24]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	695b      	ldr	r3, [r3, #20]
 8005ac8:	61bb      	str	r3, [r7, #24]
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	61bb      	str	r3, [r7, #24]
 8005ad2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ae2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005ae4:	b662      	cpsie	i
}
 8005ae6:	e035      	b.n	8005b54 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aec:	2b02      	cmp	r3, #2
 8005aee:	d11e      	bne.n	8005b2e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005afe:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005b00:	b672      	cpsid	i
}
 8005b02:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b04:	2300      	movs	r3, #0
 8005b06:	617b      	str	r3, [r7, #20]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	695b      	ldr	r3, [r3, #20]
 8005b0e:	617b      	str	r3, [r7, #20]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b28:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005b2a:	b662      	cpsie	i
}
 8005b2c:	e012      	b.n	8005b54 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b3e:	2300      	movs	r3, #0
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	699b      	ldr	r3, [r3, #24]
 8005b50:	613b      	str	r3, [r7, #16]
 8005b52:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8005b54:	e172      	b.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b5a:	2b03      	cmp	r3, #3
 8005b5c:	f200 811f 	bhi.w	8005d9e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d123      	bne.n	8005bb0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005b6c:	68f8      	ldr	r0, [r7, #12]
 8005b6e:	f000 fdab 	bl	80066c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005b72:	4603      	mov	r3, r0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d001      	beq.n	8005b7c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e173      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	691a      	ldr	r2, [r3, #16]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b86:	b2d2      	uxtb	r2, r2
 8005b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b8e:	1c5a      	adds	r2, r3, #1
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005b98:	3b01      	subs	r3, #1
 8005b9a:	b29a      	uxth	r2, r3
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005bae:	e145      	b.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d152      	bne.n	8005c5e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	4906      	ldr	r1, [pc, #24]	; (8005bdc <HAL_I2C_Master_Receive+0x23c>)
 8005bc2:	68f8      	ldr	r0, [r7, #12]
 8005bc4:	f000 fbd6 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8005bc8:	4603      	mov	r3, r0
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d008      	beq.n	8005be0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e148      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
 8005bd2:	bf00      	nop
 8005bd4:	00100002 	.word	0x00100002
 8005bd8:	ffff0000 	.word	0xffff0000
 8005bdc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8005be0:	b672      	cpsid	i
}
 8005be2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	681a      	ldr	r2, [r3, #0]
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bf2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	691a      	ldr	r2, [r3, #16]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c06:	1c5a      	adds	r2, r3, #1
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c10:	3b01      	subs	r3, #1
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	3b01      	subs	r3, #1
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005c26:	b662      	cpsie	i
}
 8005c28:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c34:	b2d2      	uxtb	r2, r2
 8005c36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c46:	3b01      	subs	r3, #1
 8005c48:	b29a      	uxth	r2, r3
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005c5c:	e0ee      	b.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c60:	9300      	str	r3, [sp, #0]
 8005c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c64:	2200      	movs	r2, #0
 8005c66:	4981      	ldr	r1, [pc, #516]	; (8005e6c <HAL_I2C_Master_Receive+0x4cc>)
 8005c68:	68f8      	ldr	r0, [r7, #12]
 8005c6a:	f000 fb83 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8005c6e:	4603      	mov	r3, r0
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d001      	beq.n	8005c78 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e0f5      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8005c88:	b672      	cpsid	i
}
 8005c8a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	691a      	ldr	r2, [r3, #16]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c96:	b2d2      	uxtb	r2, r2
 8005c98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005cbe:	4b6c      	ldr	r3, [pc, #432]	; (8005e70 <HAL_I2C_Master_Receive+0x4d0>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	08db      	lsrs	r3, r3, #3
 8005cc4:	4a6b      	ldr	r2, [pc, #428]	; (8005e74 <HAL_I2C_Master_Receive+0x4d4>)
 8005cc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cca:	0a1a      	lsrs	r2, r3, #8
 8005ccc:	4613      	mov	r3, r2
 8005cce:	009b      	lsls	r3, r3, #2
 8005cd0:	4413      	add	r3, r2
 8005cd2:	00da      	lsls	r2, r3, #3
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8005cde:	6a3b      	ldr	r3, [r7, #32]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d118      	bne.n	8005d16 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2220      	movs	r2, #32
 8005cee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cfe:	f043 0220 	orr.w	r2, r3, #32
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8005d06:	b662      	cpsie	i
}
 8005d08:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8005d12:	2301      	movs	r3, #1
 8005d14:	e0a6      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	2b04      	cmp	r3, #4
 8005d22:	d1d9      	bne.n	8005cd8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	691a      	ldr	r2, [r3, #16]
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d3e:	b2d2      	uxtb	r2, r2
 8005d40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d46:	1c5a      	adds	r2, r3, #1
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d50:	3b01      	subs	r3, #1
 8005d52:	b29a      	uxth	r2, r3
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8005d66:	b662      	cpsie	i
}
 8005d68:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	691a      	ldr	r2, [r3, #16]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005d9c:	e04e      	b.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f000 fc90 	bl	80066c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e058      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d124      	bne.n	8005e3c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	d107      	bne.n	8005e0a <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e08:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	691a      	ldr	r2, [r3, #16]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f47f ae88 	bne.w	8005b56 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e000      	b.n	8005e64 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8005e62:	2302      	movs	r3, #2
  }
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3728      	adds	r7, #40	; 0x28
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	00010004 	.word	0x00010004
 8005e70:	20000094 	.word	0x20000094
 8005e74:	14f8b589 	.word	0x14f8b589

08005e78 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b08a      	sub	sp, #40	; 0x28
 8005e7c:	af02      	add	r7, sp, #8
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	607a      	str	r2, [r7, #4]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	460b      	mov	r3, r1
 8005e86:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005e88:	f7fe fbf0 	bl	800466c <HAL_GetTick>
 8005e8c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	2b20      	cmp	r3, #32
 8005e9c:	f040 8111 	bne.w	80060c2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	9300      	str	r3, [sp, #0]
 8005ea4:	2319      	movs	r3, #25
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	4988      	ldr	r1, [pc, #544]	; (80060cc <HAL_I2C_IsDeviceReady+0x254>)
 8005eaa:	68f8      	ldr	r0, [r7, #12]
 8005eac:	f000 fa62 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d001      	beq.n	8005eba <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005eb6:	2302      	movs	r3, #2
 8005eb8:	e104      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec0:	2b01      	cmp	r3, #1
 8005ec2:	d101      	bne.n	8005ec8 <HAL_I2C_IsDeviceReady+0x50>
 8005ec4:	2302      	movs	r3, #2
 8005ec6:	e0fd      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f003 0301 	and.w	r3, r3, #1
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d007      	beq.n	8005eee <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f042 0201 	orr.w	r2, r2, #1
 8005eec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681a      	ldr	r2, [r3, #0]
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005efc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2224      	movs	r2, #36	; 0x24
 8005f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	4a70      	ldr	r2, [pc, #448]	; (80060d0 <HAL_I2C_IsDeviceReady+0x258>)
 8005f10:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f20:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005f22:	69fb      	ldr	r3, [r7, #28]
 8005f24:	9300      	str	r3, [sp, #0]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f000 fa20 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00d      	beq.n	8005f56 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f48:	d103      	bne.n	8005f52 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f50:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e0b6      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f56:	897b      	ldrh	r3, [r7, #10]
 8005f58:	b2db      	uxtb	r3, r3
 8005f5a:	461a      	mov	r2, r3
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005f64:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005f66:	f7fe fb81 	bl	800466c <HAL_GetTick>
 8005f6a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	f003 0302 	and.w	r3, r3, #2
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	bf0c      	ite	eq
 8005f7a:	2301      	moveq	r3, #1
 8005f7c:	2300      	movne	r3, #0
 8005f7e:	b2db      	uxtb	r3, r3
 8005f80:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	695b      	ldr	r3, [r3, #20]
 8005f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f90:	bf0c      	ite	eq
 8005f92:	2301      	moveq	r3, #1
 8005f94:	2300      	movne	r3, #0
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005f9a:	e025      	b.n	8005fe8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005f9c:	f7fe fb66 	bl	800466c <HAL_GetTick>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	1ad3      	subs	r3, r2, r3
 8005fa6:	683a      	ldr	r2, [r7, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d302      	bcc.n	8005fb2 <HAL_I2C_IsDeviceReady+0x13a>
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d103      	bne.n	8005fba <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	22a0      	movs	r2, #160	; 0xa0
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	695b      	ldr	r3, [r3, #20]
 8005fc0:	f003 0302 	and.w	r3, r3, #2
 8005fc4:	2b02      	cmp	r3, #2
 8005fc6:	bf0c      	ite	eq
 8005fc8:	2301      	moveq	r3, #1
 8005fca:	2300      	movne	r3, #0
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	695b      	ldr	r3, [r3, #20]
 8005fd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005fde:	bf0c      	ite	eq
 8005fe0:	2301      	moveq	r3, #1
 8005fe2:	2300      	movne	r3, #0
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	2ba0      	cmp	r3, #160	; 0xa0
 8005ff2:	d005      	beq.n	8006000 <HAL_I2C_IsDeviceReady+0x188>
 8005ff4:	7dfb      	ldrb	r3, [r7, #23]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d102      	bne.n	8006000 <HAL_I2C_IsDeviceReady+0x188>
 8005ffa:	7dbb      	ldrb	r3, [r7, #22]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d0cd      	beq.n	8005f9c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	f003 0302 	and.w	r3, r3, #2
 8006012:	2b02      	cmp	r3, #2
 8006014:	d129      	bne.n	800606a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006024:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006026:	2300      	movs	r3, #0
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	695b      	ldr	r3, [r3, #20]
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	699b      	ldr	r3, [r3, #24]
 8006038:	613b      	str	r3, [r7, #16]
 800603a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	2319      	movs	r3, #25
 8006042:	2201      	movs	r2, #1
 8006044:	4921      	ldr	r1, [pc, #132]	; (80060cc <HAL_I2C_IsDeviceReady+0x254>)
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 f994 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d001      	beq.n	8006056 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e036      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2220      	movs	r2, #32
 800605a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8006066:	2300      	movs	r3, #0
 8006068:	e02c      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006078:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006082:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	9300      	str	r3, [sp, #0]
 8006088:	2319      	movs	r3, #25
 800608a:	2201      	movs	r2, #1
 800608c:	490f      	ldr	r1, [pc, #60]	; (80060cc <HAL_I2C_IsDeviceReady+0x254>)
 800608e:	68f8      	ldr	r0, [r7, #12]
 8006090:	f000 f970 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d001      	beq.n	800609e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e012      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800609e:	69bb      	ldr	r3, [r7, #24]
 80060a0:	3301      	adds	r3, #1
 80060a2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80060a4:	69ba      	ldr	r2, [r7, #24]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	429a      	cmp	r2, r3
 80060aa:	f4ff af32 	bcc.w	8005f12 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2220      	movs	r2, #32
 80060b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e000      	b.n	80060c4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80060c2:	2302      	movs	r3, #2
  }
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	3720      	adds	r7, #32
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	00100002 	.word	0x00100002
 80060d0:	ffff0000 	.word	0xffff0000

080060d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b088      	sub	sp, #32
 80060d8:	af02      	add	r7, sp, #8
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	607a      	str	r2, [r7, #4]
 80060de:	603b      	str	r3, [r7, #0]
 80060e0:	460b      	mov	r3, r1
 80060e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d006      	beq.n	80060fe <I2C_MasterRequestWrite+0x2a>
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d003      	beq.n	80060fe <I2C_MasterRequestWrite+0x2a>
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80060fc:	d108      	bne.n	8006110 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800610c:	601a      	str	r2, [r3, #0]
 800610e:	e00b      	b.n	8006128 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006114:	2b12      	cmp	r3, #18
 8006116:	d107      	bne.n	8006128 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	681a      	ldr	r2, [r3, #0]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006126:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 f91d 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00d      	beq.n	800615c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800614e:	d103      	bne.n	8006158 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006156:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006158:	2303      	movs	r3, #3
 800615a:	e035      	b.n	80061c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	691b      	ldr	r3, [r3, #16]
 8006160:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006164:	d108      	bne.n	8006178 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006166:	897b      	ldrh	r3, [r7, #10]
 8006168:	b2db      	uxtb	r3, r3
 800616a:	461a      	mov	r2, r3
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006174:	611a      	str	r2, [r3, #16]
 8006176:	e01b      	b.n	80061b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006178:	897b      	ldrh	r3, [r7, #10]
 800617a:	11db      	asrs	r3, r3, #7
 800617c:	b2db      	uxtb	r3, r3
 800617e:	f003 0306 	and.w	r3, r3, #6
 8006182:	b2db      	uxtb	r3, r3
 8006184:	f063 030f 	orn	r3, r3, #15
 8006188:	b2da      	uxtb	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	687a      	ldr	r2, [r7, #4]
 8006194:	490e      	ldr	r1, [pc, #56]	; (80061d0 <I2C_MasterRequestWrite+0xfc>)
 8006196:	68f8      	ldr	r0, [r7, #12]
 8006198:	f000 f966 	bl	8006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e010      	b.n	80061c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80061a6:	897b      	ldrh	r3, [r7, #10]
 80061a8:	b2da      	uxtb	r2, r3
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	4907      	ldr	r1, [pc, #28]	; (80061d4 <I2C_MasterRequestWrite+0x100>)
 80061b6:	68f8      	ldr	r0, [r7, #12]
 80061b8:	f000 f956 	bl	8006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	e000      	b.n	80061c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80061c6:	2300      	movs	r3, #0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3718      	adds	r7, #24
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}
 80061d0:	00010008 	.word	0x00010008
 80061d4:	00010002 	.word	0x00010002

080061d8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af02      	add	r7, sp, #8
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	607a      	str	r2, [r7, #4]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	460b      	mov	r3, r1
 80061e6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80061fc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2b08      	cmp	r3, #8
 8006202:	d006      	beq.n	8006212 <I2C_MasterRequestRead+0x3a>
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	2b01      	cmp	r3, #1
 8006208:	d003      	beq.n	8006212 <I2C_MasterRequestRead+0x3a>
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006210:	d108      	bne.n	8006224 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	e00b      	b.n	800623c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006228:	2b11      	cmp	r3, #17
 800622a:	d107      	bne.n	800623c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800623a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	9300      	str	r3, [sp, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2200      	movs	r2, #0
 8006244:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 f893 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 800624e:	4603      	mov	r3, r0
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00d      	beq.n	8006270 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800625e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006262:	d103      	bne.n	800626c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f44f 7200 	mov.w	r2, #512	; 0x200
 800626a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800626c:	2303      	movs	r3, #3
 800626e:	e079      	b.n	8006364 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	691b      	ldr	r3, [r3, #16]
 8006274:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006278:	d108      	bne.n	800628c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800627a:	897b      	ldrh	r3, [r7, #10]
 800627c:	b2db      	uxtb	r3, r3
 800627e:	f043 0301 	orr.w	r3, r3, #1
 8006282:	b2da      	uxtb	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	611a      	str	r2, [r3, #16]
 800628a:	e05f      	b.n	800634c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800628c:	897b      	ldrh	r3, [r7, #10]
 800628e:	11db      	asrs	r3, r3, #7
 8006290:	b2db      	uxtb	r3, r3
 8006292:	f003 0306 	and.w	r3, r3, #6
 8006296:	b2db      	uxtb	r3, r3
 8006298:	f063 030f 	orn	r3, r3, #15
 800629c:	b2da      	uxtb	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	4930      	ldr	r1, [pc, #192]	; (800636c <I2C_MasterRequestRead+0x194>)
 80062aa:	68f8      	ldr	r0, [r7, #12]
 80062ac:	f000 f8dc 	bl	8006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062b0:	4603      	mov	r3, r0
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d001      	beq.n	80062ba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e054      	b.n	8006364 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80062ba:	897b      	ldrh	r3, [r7, #10]
 80062bc:	b2da      	uxtb	r2, r3
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	4929      	ldr	r1, [pc, #164]	; (8006370 <I2C_MasterRequestRead+0x198>)
 80062ca:	68f8      	ldr	r0, [r7, #12]
 80062cc:	f000 f8cc 	bl	8006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80062d0:	4603      	mov	r3, r0
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d001      	beq.n	80062da <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80062d6:	2301      	movs	r3, #1
 80062d8:	e044      	b.n	8006364 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062da:	2300      	movs	r3, #0
 80062dc:	613b      	str	r3, [r7, #16]
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695b      	ldr	r3, [r3, #20]
 80062e4:	613b      	str	r3, [r7, #16]
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	613b      	str	r3, [r7, #16]
 80062ee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681a      	ldr	r2, [r3, #0]
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062fe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	9300      	str	r3, [sp, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800630c:	68f8      	ldr	r0, [r7, #12]
 800630e:	f000 f831 	bl	8006374 <I2C_WaitOnFlagUntilTimeout>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d00d      	beq.n	8006334 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006326:	d103      	bne.n	8006330 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800632e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e017      	b.n	8006364 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006334:	897b      	ldrh	r3, [r7, #10]
 8006336:	11db      	asrs	r3, r3, #7
 8006338:	b2db      	uxtb	r3, r3
 800633a:	f003 0306 	and.w	r3, r3, #6
 800633e:	b2db      	uxtb	r3, r3
 8006340:	f063 030e 	orn	r3, r3, #14
 8006344:	b2da      	uxtb	r2, r3
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	4907      	ldr	r1, [pc, #28]	; (8006370 <I2C_MasterRequestRead+0x198>)
 8006352:	68f8      	ldr	r0, [r7, #12]
 8006354:	f000 f888 	bl	8006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006358:	4603      	mov	r3, r0
 800635a:	2b00      	cmp	r3, #0
 800635c:	d001      	beq.n	8006362 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800635e:	2301      	movs	r3, #1
 8006360:	e000      	b.n	8006364 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8006362:	2300      	movs	r3, #0
}
 8006364:	4618      	mov	r0, r3
 8006366:	3718      	adds	r7, #24
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}
 800636c:	00010008 	.word	0x00010008
 8006370:	00010002 	.word	0x00010002

08006374 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	60f8      	str	r0, [r7, #12]
 800637c:	60b9      	str	r1, [r7, #8]
 800637e:	603b      	str	r3, [r7, #0]
 8006380:	4613      	mov	r3, r2
 8006382:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006384:	e048      	b.n	8006418 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800638c:	d044      	beq.n	8006418 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800638e:	f7fe f96d 	bl	800466c <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d302      	bcc.n	80063a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d139      	bne.n	8006418 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	0c1b      	lsrs	r3, r3, #16
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d10d      	bne.n	80063ca <I2C_WaitOnFlagUntilTimeout+0x56>
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	695b      	ldr	r3, [r3, #20]
 80063b4:	43da      	mvns	r2, r3
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	4013      	ands	r3, r2
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	2b00      	cmp	r3, #0
 80063be:	bf0c      	ite	eq
 80063c0:	2301      	moveq	r3, #1
 80063c2:	2300      	movne	r3, #0
 80063c4:	b2db      	uxtb	r3, r3
 80063c6:	461a      	mov	r2, r3
 80063c8:	e00c      	b.n	80063e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	43da      	mvns	r2, r3
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	4013      	ands	r3, r2
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	2b00      	cmp	r3, #0
 80063da:	bf0c      	ite	eq
 80063dc:	2301      	moveq	r3, #1
 80063de:	2300      	movne	r3, #0
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	461a      	mov	r2, r3
 80063e4:	79fb      	ldrb	r3, [r7, #7]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d116      	bne.n	8006418 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	2200      	movs	r2, #0
 80063ee:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	2220      	movs	r2, #32
 80063f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006404:	f043 0220 	orr.w	r2, r3, #32
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e023      	b.n	8006460 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	0c1b      	lsrs	r3, r3, #16
 800641c:	b2db      	uxtb	r3, r3
 800641e:	2b01      	cmp	r3, #1
 8006420:	d10d      	bne.n	800643e <I2C_WaitOnFlagUntilTimeout+0xca>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	695b      	ldr	r3, [r3, #20]
 8006428:	43da      	mvns	r2, r3
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	4013      	ands	r3, r2
 800642e:	b29b      	uxth	r3, r3
 8006430:	2b00      	cmp	r3, #0
 8006432:	bf0c      	ite	eq
 8006434:	2301      	moveq	r3, #1
 8006436:	2300      	movne	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	461a      	mov	r2, r3
 800643c:	e00c      	b.n	8006458 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	699b      	ldr	r3, [r3, #24]
 8006444:	43da      	mvns	r2, r3
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	4013      	ands	r3, r2
 800644a:	b29b      	uxth	r3, r3
 800644c:	2b00      	cmp	r3, #0
 800644e:	bf0c      	ite	eq
 8006450:	2301      	moveq	r3, #1
 8006452:	2300      	movne	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	461a      	mov	r2, r3
 8006458:	79fb      	ldrb	r3, [r7, #7]
 800645a:	429a      	cmp	r2, r3
 800645c:	d093      	beq.n	8006386 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b084      	sub	sp, #16
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
 8006474:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006476:	e071      	b.n	800655c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	695b      	ldr	r3, [r3, #20]
 800647e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006486:	d123      	bne.n	80064d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006496:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80064a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2200      	movs	r2, #0
 80064a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064bc:	f043 0204 	orr.w	r2, r3, #4
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e067      	b.n	80065a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064d6:	d041      	beq.n	800655c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064d8:	f7fe f8c8 	bl	800466c <HAL_GetTick>
 80064dc:	4602      	mov	r2, r0
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	1ad3      	subs	r3, r2, r3
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d302      	bcc.n	80064ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d136      	bne.n	800655c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	0c1b      	lsrs	r3, r3, #16
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	2b01      	cmp	r3, #1
 80064f6:	d10c      	bne.n	8006512 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	695b      	ldr	r3, [r3, #20]
 80064fe:	43da      	mvns	r2, r3
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	4013      	ands	r3, r2
 8006504:	b29b      	uxth	r3, r3
 8006506:	2b00      	cmp	r3, #0
 8006508:	bf14      	ite	ne
 800650a:	2301      	movne	r3, #1
 800650c:	2300      	moveq	r3, #0
 800650e:	b2db      	uxtb	r3, r3
 8006510:	e00b      	b.n	800652a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	43da      	mvns	r2, r3
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	4013      	ands	r3, r2
 800651e:	b29b      	uxth	r3, r3
 8006520:	2b00      	cmp	r3, #0
 8006522:	bf14      	ite	ne
 8006524:	2301      	movne	r3, #1
 8006526:	2300      	moveq	r3, #0
 8006528:	b2db      	uxtb	r3, r3
 800652a:	2b00      	cmp	r3, #0
 800652c:	d016      	beq.n	800655c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2220      	movs	r2, #32
 8006538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006548:	f043 0220 	orr.w	r2, r3, #32
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2200      	movs	r2, #0
 8006554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8006558:	2301      	movs	r3, #1
 800655a:	e021      	b.n	80065a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	0c1b      	lsrs	r3, r3, #16
 8006560:	b2db      	uxtb	r3, r3
 8006562:	2b01      	cmp	r3, #1
 8006564:	d10c      	bne.n	8006580 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	695b      	ldr	r3, [r3, #20]
 800656c:	43da      	mvns	r2, r3
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	4013      	ands	r3, r2
 8006572:	b29b      	uxth	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	bf14      	ite	ne
 8006578:	2301      	movne	r3, #1
 800657a:	2300      	moveq	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	e00b      	b.n	8006598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	43da      	mvns	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	4013      	ands	r3, r2
 800658c:	b29b      	uxth	r3, r3
 800658e:	2b00      	cmp	r3, #0
 8006590:	bf14      	ite	ne
 8006592:	2301      	movne	r3, #1
 8006594:	2300      	moveq	r3, #0
 8006596:	b2db      	uxtb	r3, r3
 8006598:	2b00      	cmp	r3, #0
 800659a:	f47f af6d 	bne.w	8006478 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3710      	adds	r7, #16
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065b4:	e034      	b.n	8006620 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065b6:	68f8      	ldr	r0, [r7, #12]
 80065b8:	f000 f8e3 	bl	8006782 <I2C_IsAcknowledgeFailed>
 80065bc:	4603      	mov	r3, r0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d001      	beq.n	80065c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e034      	b.n	8006630 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80065cc:	d028      	beq.n	8006620 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ce:	f7fe f84d 	bl	800466c <HAL_GetTick>
 80065d2:	4602      	mov	r2, r0
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	1ad3      	subs	r3, r2, r3
 80065d8:	68ba      	ldr	r2, [r7, #8]
 80065da:	429a      	cmp	r2, r3
 80065dc:	d302      	bcc.n	80065e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d11d      	bne.n	8006620 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ee:	2b80      	cmp	r3, #128	; 0x80
 80065f0:	d016      	beq.n	8006620 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2220      	movs	r2, #32
 80065fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660c:	f043 0220 	orr.w	r2, r3, #32
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800661c:	2301      	movs	r3, #1
 800661e:	e007      	b.n	8006630 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800662a:	2b80      	cmp	r3, #128	; 0x80
 800662c:	d1c3      	bne.n	80065b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800662e:	2300      	movs	r3, #0
}
 8006630:	4618      	mov	r0, r3
 8006632:	3710      	adds	r7, #16
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b084      	sub	sp, #16
 800663c:	af00      	add	r7, sp, #0
 800663e:	60f8      	str	r0, [r7, #12]
 8006640:	60b9      	str	r1, [r7, #8]
 8006642:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006644:	e034      	b.n	80066b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 f89b 	bl	8006782 <I2C_IsAcknowledgeFailed>
 800664c:	4603      	mov	r3, r0
 800664e:	2b00      	cmp	r3, #0
 8006650:	d001      	beq.n	8006656 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e034      	b.n	80066c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800665c:	d028      	beq.n	80066b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800665e:	f7fe f805 	bl	800466c <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	d302      	bcc.n	8006674 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d11d      	bne.n	80066b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	695b      	ldr	r3, [r3, #20]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b04      	cmp	r3, #4
 8006680:	d016      	beq.n	80066b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2220      	movs	r2, #32
 800668c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	2200      	movs	r2, #0
 8006694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800669c:	f043 0220 	orr.w	r2, r3, #32
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80066ac:	2301      	movs	r3, #1
 80066ae:	e007      	b.n	80066c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	695b      	ldr	r3, [r3, #20]
 80066b6:	f003 0304 	and.w	r3, r3, #4
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	d1c3      	bne.n	8006646 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	3710      	adds	r7, #16
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}

080066c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	60f8      	str	r0, [r7, #12]
 80066d0:	60b9      	str	r1, [r7, #8]
 80066d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066d4:	e049      	b.n	800676a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	f003 0310 	and.w	r3, r3, #16
 80066e0:	2b10      	cmp	r3, #16
 80066e2:	d119      	bne.n	8006718 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f06f 0210 	mvn.w	r2, #16
 80066ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	2200      	movs	r2, #0
 80066f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	2220      	movs	r2, #32
 80066f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2200      	movs	r2, #0
 8006700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006714:	2301      	movs	r3, #1
 8006716:	e030      	b.n	800677a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006718:	f7fd ffa8 	bl	800466c <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	68ba      	ldr	r2, [r7, #8]
 8006724:	429a      	cmp	r2, r3
 8006726:	d302      	bcc.n	800672e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d11d      	bne.n	800676a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	695b      	ldr	r3, [r3, #20]
 8006734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006738:	2b40      	cmp	r3, #64	; 0x40
 800673a:	d016      	beq.n	800676a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2220      	movs	r2, #32
 8006746:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006756:	f043 0220 	orr.w	r2, r3, #32
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	2200      	movs	r2, #0
 8006762:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006766:	2301      	movs	r3, #1
 8006768:	e007      	b.n	800677a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	695b      	ldr	r3, [r3, #20]
 8006770:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006774:	2b40      	cmp	r3, #64	; 0x40
 8006776:	d1ae      	bne.n	80066d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006778:	2300      	movs	r3, #0
}
 800677a:	4618      	mov	r0, r3
 800677c:	3710      	adds	r7, #16
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}

08006782 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006782:	b480      	push	{r7}
 8006784:	b083      	sub	sp, #12
 8006786:	af00      	add	r7, sp, #0
 8006788:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	695b      	ldr	r3, [r3, #20]
 8006790:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006794:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006798:	d11b      	bne.n	80067d2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80067a2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067be:	f043 0204 	orr.w	r2, r3, #4
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	e000      	b.n	80067d4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067d2:	2300      	movs	r3, #0
}
 80067d4:	4618      	mov	r0, r3
 80067d6:	370c      	adds	r7, #12
 80067d8:	46bd      	mov	sp, r7
 80067da:	bc80      	pop	{r7}
 80067dc:	4770      	bx	lr
	...

080067e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	b086      	sub	sp, #24
 80067e4:	af00      	add	r7, sp, #0
 80067e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80067ee:	2301      	movs	r3, #1
 80067f0:	e272      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 8087 	beq.w	800690e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006800:	4b92      	ldr	r3, [pc, #584]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	f003 030c 	and.w	r3, r3, #12
 8006808:	2b04      	cmp	r3, #4
 800680a:	d00c      	beq.n	8006826 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800680c:	4b8f      	ldr	r3, [pc, #572]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800680e:	685b      	ldr	r3, [r3, #4]
 8006810:	f003 030c 	and.w	r3, r3, #12
 8006814:	2b08      	cmp	r3, #8
 8006816:	d112      	bne.n	800683e <HAL_RCC_OscConfig+0x5e>
 8006818:	4b8c      	ldr	r3, [pc, #560]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800681a:	685b      	ldr	r3, [r3, #4]
 800681c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006824:	d10b      	bne.n	800683e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006826:	4b89      	ldr	r3, [pc, #548]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800682e:	2b00      	cmp	r3, #0
 8006830:	d06c      	beq.n	800690c <HAL_RCC_OscConfig+0x12c>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d168      	bne.n	800690c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e24c      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	685b      	ldr	r3, [r3, #4]
 8006842:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006846:	d106      	bne.n	8006856 <HAL_RCC_OscConfig+0x76>
 8006848:	4b80      	ldr	r3, [pc, #512]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a7f      	ldr	r2, [pc, #508]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800684e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006852:	6013      	str	r3, [r2, #0]
 8006854:	e02e      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d10c      	bne.n	8006878 <HAL_RCC_OscConfig+0x98>
 800685e:	4b7b      	ldr	r3, [pc, #492]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a7a      	ldr	r2, [pc, #488]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006864:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006868:	6013      	str	r3, [r2, #0]
 800686a:	4b78      	ldr	r3, [pc, #480]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a77      	ldr	r2, [pc, #476]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006870:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006874:	6013      	str	r3, [r2, #0]
 8006876:	e01d      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006880:	d10c      	bne.n	800689c <HAL_RCC_OscConfig+0xbc>
 8006882:	4b72      	ldr	r3, [pc, #456]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a71      	ldr	r2, [pc, #452]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006888:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800688c:	6013      	str	r3, [r2, #0]
 800688e:	4b6f      	ldr	r3, [pc, #444]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	4a6e      	ldr	r2, [pc, #440]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006894:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006898:	6013      	str	r3, [r2, #0]
 800689a:	e00b      	b.n	80068b4 <HAL_RCC_OscConfig+0xd4>
 800689c:	4b6b      	ldr	r3, [pc, #428]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a6a      	ldr	r2, [pc, #424]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80068a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068a6:	6013      	str	r3, [r2, #0]
 80068a8:	4b68      	ldr	r3, [pc, #416]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	4a67      	ldr	r2, [pc, #412]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80068ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d013      	beq.n	80068e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068bc:	f7fd fed6 	bl	800466c <HAL_GetTick>
 80068c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068c2:	e008      	b.n	80068d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068c4:	f7fd fed2 	bl	800466c <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	1ad3      	subs	r3, r2, r3
 80068ce:	2b64      	cmp	r3, #100	; 0x64
 80068d0:	d901      	bls.n	80068d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	e200      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068d6:	4b5d      	ldr	r3, [pc, #372]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d0f0      	beq.n	80068c4 <HAL_RCC_OscConfig+0xe4>
 80068e2:	e014      	b.n	800690e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e4:	f7fd fec2 	bl	800466c <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fd febe 	bl	800466c <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b64      	cmp	r3, #100	; 0x64
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e1ec      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80068fe:	4b53      	ldr	r3, [pc, #332]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d1f0      	bne.n	80068ec <HAL_RCC_OscConfig+0x10c>
 800690a:	e000      	b.n	800690e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	2b00      	cmp	r3, #0
 8006918:	d063      	beq.n	80069e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800691a:	4b4c      	ldr	r3, [pc, #304]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f003 030c 	and.w	r3, r3, #12
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00b      	beq.n	800693e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006926:	4b49      	ldr	r3, [pc, #292]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f003 030c 	and.w	r3, r3, #12
 800692e:	2b08      	cmp	r3, #8
 8006930:	d11c      	bne.n	800696c <HAL_RCC_OscConfig+0x18c>
 8006932:	4b46      	ldr	r3, [pc, #280]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800693a:	2b00      	cmp	r3, #0
 800693c:	d116      	bne.n	800696c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800693e:	4b43      	ldr	r3, [pc, #268]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f003 0302 	and.w	r3, r3, #2
 8006946:	2b00      	cmp	r3, #0
 8006948:	d005      	beq.n	8006956 <HAL_RCC_OscConfig+0x176>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	691b      	ldr	r3, [r3, #16]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d001      	beq.n	8006956 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006952:	2301      	movs	r3, #1
 8006954:	e1c0      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006956:	4b3d      	ldr	r3, [pc, #244]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	00db      	lsls	r3, r3, #3
 8006964:	4939      	ldr	r1, [pc, #228]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006966:	4313      	orrs	r3, r2
 8006968:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800696a:	e03a      	b.n	80069e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	691b      	ldr	r3, [r3, #16]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d020      	beq.n	80069b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006974:	4b36      	ldr	r3, [pc, #216]	; (8006a50 <HAL_RCC_OscConfig+0x270>)
 8006976:	2201      	movs	r2, #1
 8006978:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800697a:	f7fd fe77 	bl	800466c <HAL_GetTick>
 800697e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006980:	e008      	b.n	8006994 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006982:	f7fd fe73 	bl	800466c <HAL_GetTick>
 8006986:	4602      	mov	r2, r0
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	1ad3      	subs	r3, r2, r3
 800698c:	2b02      	cmp	r3, #2
 800698e:	d901      	bls.n	8006994 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006990:	2303      	movs	r3, #3
 8006992:	e1a1      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006994:	4b2d      	ldr	r3, [pc, #180]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f003 0302 	and.w	r3, r3, #2
 800699c:	2b00      	cmp	r3, #0
 800699e:	d0f0      	beq.n	8006982 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069a0:	4b2a      	ldr	r3, [pc, #168]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	695b      	ldr	r3, [r3, #20]
 80069ac:	00db      	lsls	r3, r3, #3
 80069ae:	4927      	ldr	r1, [pc, #156]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	600b      	str	r3, [r1, #0]
 80069b4:	e015      	b.n	80069e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069b6:	4b26      	ldr	r3, [pc, #152]	; (8006a50 <HAL_RCC_OscConfig+0x270>)
 80069b8:	2200      	movs	r2, #0
 80069ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069bc:	f7fd fe56 	bl	800466c <HAL_GetTick>
 80069c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069c2:	e008      	b.n	80069d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069c4:	f7fd fe52 	bl	800466c <HAL_GetTick>
 80069c8:	4602      	mov	r2, r0
 80069ca:	693b      	ldr	r3, [r7, #16]
 80069cc:	1ad3      	subs	r3, r2, r3
 80069ce:	2b02      	cmp	r3, #2
 80069d0:	d901      	bls.n	80069d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80069d2:	2303      	movs	r3, #3
 80069d4:	e180      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069d6:	4b1d      	ldr	r3, [pc, #116]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d1f0      	bne.n	80069c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0308 	and.w	r3, r3, #8
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d03a      	beq.n	8006a64 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d019      	beq.n	8006a2a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80069f6:	4b17      	ldr	r3, [pc, #92]	; (8006a54 <HAL_RCC_OscConfig+0x274>)
 80069f8:	2201      	movs	r2, #1
 80069fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80069fc:	f7fd fe36 	bl	800466c <HAL_GetTick>
 8006a00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a02:	e008      	b.n	8006a16 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a04:	f7fd fe32 	bl	800466c <HAL_GetTick>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	693b      	ldr	r3, [r7, #16]
 8006a0c:	1ad3      	subs	r3, r2, r3
 8006a0e:	2b02      	cmp	r3, #2
 8006a10:	d901      	bls.n	8006a16 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006a12:	2303      	movs	r3, #3
 8006a14:	e160      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a16:	4b0d      	ldr	r3, [pc, #52]	; (8006a4c <HAL_RCC_OscConfig+0x26c>)
 8006a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a1a:	f003 0302 	and.w	r3, r3, #2
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d0f0      	beq.n	8006a04 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006a22:	2001      	movs	r0, #1
 8006a24:	f000 face 	bl	8006fc4 <RCC_Delay>
 8006a28:	e01c      	b.n	8006a64 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a2a:	4b0a      	ldr	r3, [pc, #40]	; (8006a54 <HAL_RCC_OscConfig+0x274>)
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a30:	f7fd fe1c 	bl	800466c <HAL_GetTick>
 8006a34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a36:	e00f      	b.n	8006a58 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a38:	f7fd fe18 	bl	800466c <HAL_GetTick>
 8006a3c:	4602      	mov	r2, r0
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	1ad3      	subs	r3, r2, r3
 8006a42:	2b02      	cmp	r3, #2
 8006a44:	d908      	bls.n	8006a58 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006a46:	2303      	movs	r3, #3
 8006a48:	e146      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
 8006a4a:	bf00      	nop
 8006a4c:	40021000 	.word	0x40021000
 8006a50:	42420000 	.word	0x42420000
 8006a54:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a58:	4b92      	ldr	r3, [pc, #584]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5c:	f003 0302 	and.w	r3, r3, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d1e9      	bne.n	8006a38 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	f000 80a6 	beq.w	8006bbe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a72:	2300      	movs	r3, #0
 8006a74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a76:	4b8b      	ldr	r3, [pc, #556]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006a78:	69db      	ldr	r3, [r3, #28]
 8006a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d10d      	bne.n	8006a9e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a82:	4b88      	ldr	r3, [pc, #544]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006a84:	69db      	ldr	r3, [r3, #28]
 8006a86:	4a87      	ldr	r2, [pc, #540]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006a88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a8c:	61d3      	str	r3, [r2, #28]
 8006a8e:	4b85      	ldr	r3, [pc, #532]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006a90:	69db      	ldr	r3, [r3, #28]
 8006a92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a96:	60bb      	str	r3, [r7, #8]
 8006a98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a9e:	4b82      	ldr	r3, [pc, #520]	; (8006ca8 <HAL_RCC_OscConfig+0x4c8>)
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d118      	bne.n	8006adc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006aaa:	4b7f      	ldr	r3, [pc, #508]	; (8006ca8 <HAL_RCC_OscConfig+0x4c8>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a7e      	ldr	r2, [pc, #504]	; (8006ca8 <HAL_RCC_OscConfig+0x4c8>)
 8006ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ab4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ab6:	f7fd fdd9 	bl	800466c <HAL_GetTick>
 8006aba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006abc:	e008      	b.n	8006ad0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006abe:	f7fd fdd5 	bl	800466c <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	2b64      	cmp	r3, #100	; 0x64
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e103      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ad0:	4b75      	ldr	r3, [pc, #468]	; (8006ca8 <HAL_RCC_OscConfig+0x4c8>)
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d0f0      	beq.n	8006abe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d106      	bne.n	8006af2 <HAL_RCC_OscConfig+0x312>
 8006ae4:	4b6f      	ldr	r3, [pc, #444]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	4a6e      	ldr	r2, [pc, #440]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006aea:	f043 0301 	orr.w	r3, r3, #1
 8006aee:	6213      	str	r3, [r2, #32]
 8006af0:	e02d      	b.n	8006b4e <HAL_RCC_OscConfig+0x36e>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d10c      	bne.n	8006b14 <HAL_RCC_OscConfig+0x334>
 8006afa:	4b6a      	ldr	r3, [pc, #424]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006afc:	6a1b      	ldr	r3, [r3, #32]
 8006afe:	4a69      	ldr	r2, [pc, #420]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b00:	f023 0301 	bic.w	r3, r3, #1
 8006b04:	6213      	str	r3, [r2, #32]
 8006b06:	4b67      	ldr	r3, [pc, #412]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b08:	6a1b      	ldr	r3, [r3, #32]
 8006b0a:	4a66      	ldr	r2, [pc, #408]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b0c:	f023 0304 	bic.w	r3, r3, #4
 8006b10:	6213      	str	r3, [r2, #32]
 8006b12:	e01c      	b.n	8006b4e <HAL_RCC_OscConfig+0x36e>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	2b05      	cmp	r3, #5
 8006b1a:	d10c      	bne.n	8006b36 <HAL_RCC_OscConfig+0x356>
 8006b1c:	4b61      	ldr	r3, [pc, #388]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b1e:	6a1b      	ldr	r3, [r3, #32]
 8006b20:	4a60      	ldr	r2, [pc, #384]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b22:	f043 0304 	orr.w	r3, r3, #4
 8006b26:	6213      	str	r3, [r2, #32]
 8006b28:	4b5e      	ldr	r3, [pc, #376]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b2a:	6a1b      	ldr	r3, [r3, #32]
 8006b2c:	4a5d      	ldr	r2, [pc, #372]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b2e:	f043 0301 	orr.w	r3, r3, #1
 8006b32:	6213      	str	r3, [r2, #32]
 8006b34:	e00b      	b.n	8006b4e <HAL_RCC_OscConfig+0x36e>
 8006b36:	4b5b      	ldr	r3, [pc, #364]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b38:	6a1b      	ldr	r3, [r3, #32]
 8006b3a:	4a5a      	ldr	r2, [pc, #360]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b3c:	f023 0301 	bic.w	r3, r3, #1
 8006b40:	6213      	str	r3, [r2, #32]
 8006b42:	4b58      	ldr	r3, [pc, #352]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	4a57      	ldr	r2, [pc, #348]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b48:	f023 0304 	bic.w	r3, r3, #4
 8006b4c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	68db      	ldr	r3, [r3, #12]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d015      	beq.n	8006b82 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b56:	f7fd fd89 	bl	800466c <HAL_GetTick>
 8006b5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b5c:	e00a      	b.n	8006b74 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b5e:	f7fd fd85 	bl	800466c <HAL_GetTick>
 8006b62:	4602      	mov	r2, r0
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	1ad3      	subs	r3, r2, r3
 8006b68:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d901      	bls.n	8006b74 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	e0b1      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b74:	4b4b      	ldr	r3, [pc, #300]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006b76:	6a1b      	ldr	r3, [r3, #32]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0ee      	beq.n	8006b5e <HAL_RCC_OscConfig+0x37e>
 8006b80:	e014      	b.n	8006bac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b82:	f7fd fd73 	bl	800466c <HAL_GetTick>
 8006b86:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006b88:	e00a      	b.n	8006ba0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b8a:	f7fd fd6f 	bl	800466c <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d901      	bls.n	8006ba0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	e09b      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ba0:	4b40      	ldr	r3, [pc, #256]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	f003 0302 	and.w	r3, r3, #2
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d1ee      	bne.n	8006b8a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006bac:	7dfb      	ldrb	r3, [r7, #23]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d105      	bne.n	8006bbe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bb2:	4b3c      	ldr	r3, [pc, #240]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006bb4:	69db      	ldr	r3, [r3, #28]
 8006bb6:	4a3b      	ldr	r2, [pc, #236]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006bb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bbc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	69db      	ldr	r3, [r3, #28]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f000 8087 	beq.w	8006cd6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bc8:	4b36      	ldr	r3, [pc, #216]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	f003 030c 	and.w	r3, r3, #12
 8006bd0:	2b08      	cmp	r3, #8
 8006bd2:	d061      	beq.n	8006c98 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	69db      	ldr	r3, [r3, #28]
 8006bd8:	2b02      	cmp	r3, #2
 8006bda:	d146      	bne.n	8006c6a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006bdc:	4b33      	ldr	r3, [pc, #204]	; (8006cac <HAL_RCC_OscConfig+0x4cc>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be2:	f7fd fd43 	bl	800466c <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006be8:	e008      	b.n	8006bfc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bea:	f7fd fd3f 	bl	800466c <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	2b02      	cmp	r3, #2
 8006bf6:	d901      	bls.n	8006bfc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006bf8:	2303      	movs	r3, #3
 8006bfa:	e06d      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bfc:	4b29      	ldr	r3, [pc, #164]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d1f0      	bne.n	8006bea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a1b      	ldr	r3, [r3, #32]
 8006c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c10:	d108      	bne.n	8006c24 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006c12:	4b24      	ldr	r3, [pc, #144]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	689b      	ldr	r3, [r3, #8]
 8006c1e:	4921      	ldr	r1, [pc, #132]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c20:	4313      	orrs	r3, r2
 8006c22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c24:	4b1f      	ldr	r3, [pc, #124]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6a19      	ldr	r1, [r3, #32]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	430b      	orrs	r3, r1
 8006c36:	491b      	ldr	r1, [pc, #108]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c3c:	4b1b      	ldr	r3, [pc, #108]	; (8006cac <HAL_RCC_OscConfig+0x4cc>)
 8006c3e:	2201      	movs	r2, #1
 8006c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c42:	f7fd fd13 	bl	800466c <HAL_GetTick>
 8006c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c48:	e008      	b.n	8006c5c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c4a:	f7fd fd0f 	bl	800466c <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d901      	bls.n	8006c5c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e03d      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c5c:	4b11      	ldr	r3, [pc, #68]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0f0      	beq.n	8006c4a <HAL_RCC_OscConfig+0x46a>
 8006c68:	e035      	b.n	8006cd6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c6a:	4b10      	ldr	r3, [pc, #64]	; (8006cac <HAL_RCC_OscConfig+0x4cc>)
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c70:	f7fd fcfc 	bl	800466c <HAL_GetTick>
 8006c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c76:	e008      	b.n	8006c8a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c78:	f7fd fcf8 	bl	800466c <HAL_GetTick>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	1ad3      	subs	r3, r2, r3
 8006c82:	2b02      	cmp	r3, #2
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e026      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c8a:	4b06      	ldr	r3, [pc, #24]	; (8006ca4 <HAL_RCC_OscConfig+0x4c4>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d1f0      	bne.n	8006c78 <HAL_RCC_OscConfig+0x498>
 8006c96:	e01e      	b.n	8006cd6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	69db      	ldr	r3, [r3, #28]
 8006c9c:	2b01      	cmp	r3, #1
 8006c9e:	d107      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006ca0:	2301      	movs	r3, #1
 8006ca2:	e019      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
 8006ca4:	40021000 	.word	0x40021000
 8006ca8:	40007000 	.word	0x40007000
 8006cac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006cb0:	4b0b      	ldr	r3, [pc, #44]	; (8006ce0 <HAL_RCC_OscConfig+0x500>)
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	429a      	cmp	r2, r3
 8006cc2:	d106      	bne.n	8006cd2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d001      	beq.n	8006cd6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e000      	b.n	8006cd8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006cd6:	2300      	movs	r3, #0
}
 8006cd8:	4618      	mov	r0, r3
 8006cda:	3718      	adds	r7, #24
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	40021000 	.word	0x40021000

08006ce4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b084      	sub	sp, #16
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d101      	bne.n	8006cf8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e0d0      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006cf8:	4b6a      	ldr	r3, [pc, #424]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f003 0307 	and.w	r3, r3, #7
 8006d00:	683a      	ldr	r2, [r7, #0]
 8006d02:	429a      	cmp	r2, r3
 8006d04:	d910      	bls.n	8006d28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d06:	4b67      	ldr	r3, [pc, #412]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f023 0207 	bic.w	r2, r3, #7
 8006d0e:	4965      	ldr	r1, [pc, #404]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d16:	4b63      	ldr	r3, [pc, #396]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f003 0307 	and.w	r3, r3, #7
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	429a      	cmp	r2, r3
 8006d22:	d001      	beq.n	8006d28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006d24:	2301      	movs	r3, #1
 8006d26:	e0b8      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d020      	beq.n	8006d76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f003 0304 	and.w	r3, r3, #4
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d005      	beq.n	8006d4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d40:	4b59      	ldr	r3, [pc, #356]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d42:	685b      	ldr	r3, [r3, #4]
 8006d44:	4a58      	ldr	r2, [pc, #352]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006d4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0308 	and.w	r3, r3, #8
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d005      	beq.n	8006d64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d58:	4b53      	ldr	r3, [pc, #332]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d5a:	685b      	ldr	r3, [r3, #4]
 8006d5c:	4a52      	ldr	r2, [pc, #328]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006d62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d64:	4b50      	ldr	r3, [pc, #320]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	494d      	ldr	r1, [pc, #308]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d72:	4313      	orrs	r3, r2
 8006d74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d040      	beq.n	8006e04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d107      	bne.n	8006d9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d8a:	4b47      	ldr	r3, [pc, #284]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d115      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006d96:	2301      	movs	r3, #1
 8006d98:	e07f      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	2b02      	cmp	r3, #2
 8006da0:	d107      	bne.n	8006db2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006da2:	4b41      	ldr	r3, [pc, #260]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d109      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e073      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006db2:	4b3d      	ldr	r3, [pc, #244]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f003 0302 	and.w	r3, r3, #2
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e06b      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dc2:	4b39      	ldr	r3, [pc, #228]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	f023 0203 	bic.w	r2, r3, #3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	4936      	ldr	r1, [pc, #216]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006dd4:	f7fd fc4a 	bl	800466c <HAL_GetTick>
 8006dd8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006dda:	e00a      	b.n	8006df2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ddc:	f7fd fc46 	bl	800466c <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d901      	bls.n	8006df2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006dee:	2303      	movs	r3, #3
 8006df0:	e053      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006df2:	4b2d      	ldr	r3, [pc, #180]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	f003 020c 	and.w	r2, r3, #12
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	009b      	lsls	r3, r3, #2
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d1eb      	bne.n	8006ddc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e04:	4b27      	ldr	r3, [pc, #156]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	f003 0307 	and.w	r3, r3, #7
 8006e0c:	683a      	ldr	r2, [r7, #0]
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d210      	bcs.n	8006e34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e12:	4b24      	ldr	r3, [pc, #144]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f023 0207 	bic.w	r2, r3, #7
 8006e1a:	4922      	ldr	r1, [pc, #136]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e22:	4b20      	ldr	r3, [pc, #128]	; (8006ea4 <HAL_RCC_ClockConfig+0x1c0>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	429a      	cmp	r2, r3
 8006e2e:	d001      	beq.n	8006e34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006e30:	2301      	movs	r3, #1
 8006e32:	e032      	b.n	8006e9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 0304 	and.w	r3, r3, #4
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d008      	beq.n	8006e52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e40:	4b19      	ldr	r3, [pc, #100]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	68db      	ldr	r3, [r3, #12]
 8006e4c:	4916      	ldr	r1, [pc, #88]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0308 	and.w	r3, r3, #8
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d009      	beq.n	8006e72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006e5e:	4b12      	ldr	r3, [pc, #72]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	691b      	ldr	r3, [r3, #16]
 8006e6a:	00db      	lsls	r3, r3, #3
 8006e6c:	490e      	ldr	r1, [pc, #56]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e72:	f000 f821 	bl	8006eb8 <HAL_RCC_GetSysClockFreq>
 8006e76:	4602      	mov	r2, r0
 8006e78:	4b0b      	ldr	r3, [pc, #44]	; (8006ea8 <HAL_RCC_ClockConfig+0x1c4>)
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	091b      	lsrs	r3, r3, #4
 8006e7e:	f003 030f 	and.w	r3, r3, #15
 8006e82:	490a      	ldr	r1, [pc, #40]	; (8006eac <HAL_RCC_ClockConfig+0x1c8>)
 8006e84:	5ccb      	ldrb	r3, [r1, r3]
 8006e86:	fa22 f303 	lsr.w	r3, r2, r3
 8006e8a:	4a09      	ldr	r2, [pc, #36]	; (8006eb0 <HAL_RCC_ClockConfig+0x1cc>)
 8006e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006e8e:	4b09      	ldr	r3, [pc, #36]	; (8006eb4 <HAL_RCC_ClockConfig+0x1d0>)
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4618      	mov	r0, r3
 8006e94:	f7fd fba8 	bl	80045e8 <HAL_InitTick>

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3710      	adds	r7, #16
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	40022000 	.word	0x40022000
 8006ea8:	40021000 	.word	0x40021000
 8006eac:	0800cb20 	.word	0x0800cb20
 8006eb0:	20000094 	.word	0x20000094
 8006eb4:	20000098 	.word	0x20000098

08006eb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b087      	sub	sp, #28
 8006ebc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	60bb      	str	r3, [r7, #8]
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]
 8006eca:	2300      	movs	r3, #0
 8006ecc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006ed2:	4b1e      	ldr	r3, [pc, #120]	; (8006f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f003 030c 	and.w	r3, r3, #12
 8006ede:	2b04      	cmp	r3, #4
 8006ee0:	d002      	beq.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x30>
 8006ee2:	2b08      	cmp	r3, #8
 8006ee4:	d003      	beq.n	8006eee <HAL_RCC_GetSysClockFreq+0x36>
 8006ee6:	e027      	b.n	8006f38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006ee8:	4b19      	ldr	r3, [pc, #100]	; (8006f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8006eea:	613b      	str	r3, [r7, #16]
      break;
 8006eec:	e027      	b.n	8006f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	0c9b      	lsrs	r3, r3, #18
 8006ef2:	f003 030f 	and.w	r3, r3, #15
 8006ef6:	4a17      	ldr	r2, [pc, #92]	; (8006f54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006ef8:	5cd3      	ldrb	r3, [r2, r3]
 8006efa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d010      	beq.n	8006f28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006f06:	4b11      	ldr	r3, [pc, #68]	; (8006f4c <HAL_RCC_GetSysClockFreq+0x94>)
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	0c5b      	lsrs	r3, r3, #17
 8006f0c:	f003 0301 	and.w	r3, r3, #1
 8006f10:	4a11      	ldr	r2, [pc, #68]	; (8006f58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006f12:	5cd3      	ldrb	r3, [r2, r3]
 8006f14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a0d      	ldr	r2, [pc, #52]	; (8006f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f1a:	fb03 f202 	mul.w	r2, r3, r2
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f24:	617b      	str	r3, [r7, #20]
 8006f26:	e004      	b.n	8006f32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	4a0c      	ldr	r2, [pc, #48]	; (8006f5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8006f2c:	fb02 f303 	mul.w	r3, r2, r3
 8006f30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	613b      	str	r3, [r7, #16]
      break;
 8006f36:	e002      	b.n	8006f3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006f38:	4b05      	ldr	r3, [pc, #20]	; (8006f50 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f3a:	613b      	str	r3, [r7, #16]
      break;
 8006f3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f3e:	693b      	ldr	r3, [r7, #16]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	371c      	adds	r7, #28
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bc80      	pop	{r7}
 8006f48:	4770      	bx	lr
 8006f4a:	bf00      	nop
 8006f4c:	40021000 	.word	0x40021000
 8006f50:	007a1200 	.word	0x007a1200
 8006f54:	0800f760 	.word	0x0800f760
 8006f58:	0800f770 	.word	0x0800f770
 8006f5c:	003d0900 	.word	0x003d0900

08006f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f60:	b480      	push	{r7}
 8006f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f64:	4b02      	ldr	r3, [pc, #8]	; (8006f70 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f66:	681b      	ldr	r3, [r3, #0]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	bc80      	pop	{r7}
 8006f6e:	4770      	bx	lr
 8006f70:	20000094 	.word	0x20000094

08006f74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f74:	b580      	push	{r7, lr}
 8006f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006f78:	f7ff fff2 	bl	8006f60 <HAL_RCC_GetHCLKFreq>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	4b05      	ldr	r3, [pc, #20]	; (8006f94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	0a1b      	lsrs	r3, r3, #8
 8006f84:	f003 0307 	and.w	r3, r3, #7
 8006f88:	4903      	ldr	r1, [pc, #12]	; (8006f98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006f8a:	5ccb      	ldrb	r3, [r1, r3]
 8006f8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	40021000 	.word	0x40021000
 8006f98:	0800cb30 	.word	0x0800cb30

08006f9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fa0:	f7ff ffde 	bl	8006f60 <HAL_RCC_GetHCLKFreq>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	0adb      	lsrs	r3, r3, #11
 8006fac:	f003 0307 	and.w	r3, r3, #7
 8006fb0:	4903      	ldr	r1, [pc, #12]	; (8006fc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fb2:	5ccb      	ldrb	r3, [r1, r3]
 8006fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	40021000 	.word	0x40021000
 8006fc0:	0800cb30 	.word	0x0800cb30

08006fc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	; (8006ff8 <RCC_Delay+0x34>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a0a      	ldr	r2, [pc, #40]	; (8006ffc <RCC_Delay+0x38>)
 8006fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd6:	0a5b      	lsrs	r3, r3, #9
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	fb02 f303 	mul.w	r3, r2, r3
 8006fde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006fe0:	bf00      	nop
  }
  while (Delay --);
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	1e5a      	subs	r2, r3, #1
 8006fe6:	60fa      	str	r2, [r7, #12]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1f9      	bne.n	8006fe0 <RCC_Delay+0x1c>
}
 8006fec:	bf00      	nop
 8006fee:	bf00      	nop
 8006ff0:	3714      	adds	r7, #20
 8006ff2:	46bd      	mov	sp, r7
 8006ff4:	bc80      	pop	{r7}
 8006ff6:	4770      	bx	lr
 8006ff8:	20000094 	.word	0x20000094
 8006ffc:	10624dd3 	.word	0x10624dd3

08007000 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b086      	sub	sp, #24
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007008:	2300      	movs	r3, #0
 800700a:	613b      	str	r3, [r7, #16]
 800700c:	2300      	movs	r3, #0
 800700e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	2b00      	cmp	r3, #0
 800701a:	d07d      	beq.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800701c:	2300      	movs	r3, #0
 800701e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007020:	4b4f      	ldr	r3, [pc, #316]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007022:	69db      	ldr	r3, [r3, #28]
 8007024:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10d      	bne.n	8007048 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800702c:	4b4c      	ldr	r3, [pc, #304]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800702e:	69db      	ldr	r3, [r3, #28]
 8007030:	4a4b      	ldr	r2, [pc, #300]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007036:	61d3      	str	r3, [r2, #28]
 8007038:	4b49      	ldr	r3, [pc, #292]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800703a:	69db      	ldr	r3, [r3, #28]
 800703c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007040:	60bb      	str	r3, [r7, #8]
 8007042:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007044:	2301      	movs	r3, #1
 8007046:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007048:	4b46      	ldr	r3, [pc, #280]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007050:	2b00      	cmp	r3, #0
 8007052:	d118      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007054:	4b43      	ldr	r3, [pc, #268]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a42      	ldr	r2, [pc, #264]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800705a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800705e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007060:	f7fd fb04 	bl	800466c <HAL_GetTick>
 8007064:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007066:	e008      	b.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007068:	f7fd fb00 	bl	800466c <HAL_GetTick>
 800706c:	4602      	mov	r2, r0
 800706e:	693b      	ldr	r3, [r7, #16]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	2b64      	cmp	r3, #100	; 0x64
 8007074:	d901      	bls.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007076:	2303      	movs	r3, #3
 8007078:	e06d      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800707a:	4b3a      	ldr	r3, [pc, #232]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007082:	2b00      	cmp	r3, #0
 8007084:	d0f0      	beq.n	8007068 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007086:	4b36      	ldr	r3, [pc, #216]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007088:	6a1b      	ldr	r3, [r3, #32]
 800708a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800708e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d02e      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800709e:	68fa      	ldr	r2, [r7, #12]
 80070a0:	429a      	cmp	r2, r3
 80070a2:	d027      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80070a4:	4b2e      	ldr	r3, [pc, #184]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070ac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80070ae:	4b2e      	ldr	r3, [pc, #184]	; (8007168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80070b0:	2201      	movs	r2, #1
 80070b2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80070b4:	4b2c      	ldr	r3, [pc, #176]	; (8007168 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80070ba:	4a29      	ldr	r2, [pc, #164]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d014      	beq.n	80070f4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070ca:	f7fd facf 	bl	800466c <HAL_GetTick>
 80070ce:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070d0:	e00a      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070d2:	f7fd facb 	bl	800466c <HAL_GetTick>
 80070d6:	4602      	mov	r2, r0
 80070d8:	693b      	ldr	r3, [r7, #16]
 80070da:	1ad3      	subs	r3, r2, r3
 80070dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e036      	b.n	8007156 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80070e8:	4b1d      	ldr	r3, [pc, #116]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070ea:	6a1b      	ldr	r3, [r3, #32]
 80070ec:	f003 0302 	and.w	r3, r3, #2
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0ee      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070f4:	4b1a      	ldr	r3, [pc, #104]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	4917      	ldr	r1, [pc, #92]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007102:	4313      	orrs	r3, r2
 8007104:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007106:	7dfb      	ldrb	r3, [r7, #23]
 8007108:	2b01      	cmp	r3, #1
 800710a:	d105      	bne.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800710c:	4b14      	ldr	r3, [pc, #80]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800710e:	69db      	ldr	r3, [r3, #28]
 8007110:	4a13      	ldr	r2, [pc, #76]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007112:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007116:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f003 0302 	and.w	r3, r3, #2
 8007120:	2b00      	cmp	r3, #0
 8007122:	d008      	beq.n	8007136 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007124:	4b0e      	ldr	r3, [pc, #56]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	490b      	ldr	r1, [pc, #44]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007132:	4313      	orrs	r3, r2
 8007134:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f003 0310 	and.w	r3, r3, #16
 800713e:	2b00      	cmp	r3, #0
 8007140:	d008      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007142:	4b07      	ldr	r3, [pc, #28]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	695b      	ldr	r3, [r3, #20]
 800714e:	4904      	ldr	r1, [pc, #16]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007150:	4313      	orrs	r3, r2
 8007152:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3718      	adds	r7, #24
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}
 800715e:	bf00      	nop
 8007160:	40021000 	.word	0x40021000
 8007164:	40007000 	.word	0x40007000
 8007168:	42420440 	.word	0x42420440

0800716c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b088      	sub	sp, #32
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007174:	2300      	movs	r3, #0
 8007176:	617b      	str	r3, [r7, #20]
 8007178:	2300      	movs	r3, #0
 800717a:	61fb      	str	r3, [r7, #28]
 800717c:	2300      	movs	r3, #0
 800717e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]
 8007184:	2300      	movs	r3, #0
 8007186:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	3b01      	subs	r3, #1
 800718c:	2b0f      	cmp	r3, #15
 800718e:	f200 80af 	bhi.w	80072f0 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8007192:	a201      	add	r2, pc, #4	; (adr r2, 8007198 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007198:	0800726f 	.word	0x0800726f
 800719c:	080072d5 	.word	0x080072d5
 80071a0:	080072f1 	.word	0x080072f1
 80071a4:	0800725f 	.word	0x0800725f
 80071a8:	080072f1 	.word	0x080072f1
 80071ac:	080072f1 	.word	0x080072f1
 80071b0:	080072f1 	.word	0x080072f1
 80071b4:	08007267 	.word	0x08007267
 80071b8:	080072f1 	.word	0x080072f1
 80071bc:	080072f1 	.word	0x080072f1
 80071c0:	080072f1 	.word	0x080072f1
 80071c4:	080072f1 	.word	0x080072f1
 80071c8:	080072f1 	.word	0x080072f1
 80071cc:	080072f1 	.word	0x080072f1
 80071d0:	080072f1 	.word	0x080072f1
 80071d4:	080071d9 	.word	0x080071d9
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 80071d8:	4b4a      	ldr	r3, [pc, #296]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80071da:	685b      	ldr	r3, [r3, #4]
 80071dc:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80071de:	4b49      	ldr	r3, [pc, #292]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 8084 	beq.w	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	0c9b      	lsrs	r3, r3, #18
 80071f0:	f003 030f 	and.w	r3, r3, #15
 80071f4:	4a44      	ldr	r2, [pc, #272]	; (8007308 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 80071f6:	5cd3      	ldrb	r3, [r2, r3]
 80071f8:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007200:	2b00      	cmp	r3, #0
 8007202:	d015      	beq.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007204:	4b3f      	ldr	r3, [pc, #252]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	0c5b      	lsrs	r3, r3, #17
 800720a:	f003 0301 	and.w	r3, r3, #1
 800720e:	4a3f      	ldr	r2, [pc, #252]	; (800730c <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007210:	5cd3      	ldrb	r3, [r2, r3]
 8007212:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d00d      	beq.n	800723a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800721e:	4a3c      	ldr	r2, [pc, #240]	; (8007310 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	fbb2 f2f3 	udiv	r2, r2, r3
 8007226:	693b      	ldr	r3, [r7, #16]
 8007228:	fb02 f303 	mul.w	r3, r2, r3
 800722c:	61fb      	str	r3, [r7, #28]
 800722e:	e004      	b.n	800723a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	4a38      	ldr	r2, [pc, #224]	; (8007314 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007234:	fb02 f303 	mul.w	r3, r2, r3
 8007238:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800723a:	4b32      	ldr	r3, [pc, #200]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007242:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007246:	d102      	bne.n	800724e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007248:	69fb      	ldr	r3, [r7, #28]
 800724a:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 800724c:	e052      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 800724e:	69fb      	ldr	r3, [r7, #28]
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	4a31      	ldr	r2, [pc, #196]	; (8007318 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8007254:	fba2 2303 	umull	r2, r3, r2, r3
 8007258:	085b      	lsrs	r3, r3, #1
 800725a:	61bb      	str	r3, [r7, #24]
      break;
 800725c:	e04a      	b.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 800725e:	f7ff fe2b 	bl	8006eb8 <HAL_RCC_GetSysClockFreq>
 8007262:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007264:	e049      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007266:	f7ff fe27 	bl	8006eb8 <HAL_RCC_GetSysClockFreq>
 800726a:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 800726c:	e045      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 800726e:	4b25      	ldr	r3, [pc, #148]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007270:	6a1b      	ldr	r3, [r3, #32]
 8007272:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800727a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800727e:	d108      	bne.n	8007292 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	f003 0302 	and.w	r3, r3, #2
 8007286:	2b00      	cmp	r3, #0
 8007288:	d003      	beq.n	8007292 <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 800728a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800728e:	61bb      	str	r3, [r7, #24]
 8007290:	e01f      	b.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007298:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800729c:	d109      	bne.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800729e:	4b19      	ldr	r3, [pc, #100]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80072a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a2:	f003 0302 	and.w	r3, r3, #2
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d003      	beq.n	80072b2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 80072aa:	f649 4340 	movw	r3, #40000	; 0x9c40
 80072ae:	61bb      	str	r3, [r7, #24]
 80072b0:	e00f      	b.n	80072d2 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072bc:	d11c      	bne.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80072be:	4b11      	ldr	r3, [pc, #68]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d016      	beq.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 80072ca:	f24f 4324 	movw	r3, #62500	; 0xf424
 80072ce:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 80072d0:	e012      	b.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 80072d2:	e011      	b.n	80072f8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80072d4:	f7ff fe62 	bl	8006f9c <HAL_RCC_GetPCLK2Freq>
 80072d8:	4602      	mov	r2, r0
 80072da:	4b0a      	ldr	r3, [pc, #40]	; (8007304 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	0b9b      	lsrs	r3, r3, #14
 80072e0:	f003 0303 	and.w	r3, r3, #3
 80072e4:	3301      	adds	r3, #1
 80072e6:	005b      	lsls	r3, r3, #1
 80072e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ec:	61bb      	str	r3, [r7, #24]
      break;
 80072ee:	e004      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 80072f0:	bf00      	nop
 80072f2:	e002      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80072f4:	bf00      	nop
 80072f6:	e000      	b.n	80072fa <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 80072f8:	bf00      	nop
    }
  }
  return (frequency);
 80072fa:	69bb      	ldr	r3, [r7, #24]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3720      	adds	r7, #32
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}
 8007304:	40021000 	.word	0x40021000
 8007308:	0800f774 	.word	0x0800f774
 800730c:	0800f784 	.word	0x0800f784
 8007310:	007a1200 	.word	0x007a1200
 8007314:	003d0900 	.word	0x003d0900
 8007318:	aaaaaaab 	.word	0xaaaaaaab

0800731c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d101      	bne.n	800732e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	e076      	b.n	800741c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007332:	2b00      	cmp	r3, #0
 8007334:	d108      	bne.n	8007348 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800733e:	d009      	beq.n	8007354 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2200      	movs	r2, #0
 8007344:	61da      	str	r2, [r3, #28]
 8007346:	e005      	b.n	8007354 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2200      	movs	r2, #0
 800734c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b00      	cmp	r3, #0
 8007364:	d106      	bne.n	8007374 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7fc fa70 	bl	8003854 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2202      	movs	r2, #2
 8007378:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800738a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800739c:	431a      	orrs	r2, r3
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80073a6:	431a      	orrs	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	f003 0302 	and.w	r3, r3, #2
 80073b0:	431a      	orrs	r2, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	695b      	ldr	r3, [r3, #20]
 80073b6:	f003 0301 	and.w	r3, r3, #1
 80073ba:	431a      	orrs	r2, r3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	699b      	ldr	r3, [r3, #24]
 80073c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	69db      	ldr	r3, [r3, #28]
 80073ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80073ce:	431a      	orrs	r2, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6a1b      	ldr	r3, [r3, #32]
 80073d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073d8:	ea42 0103 	orr.w	r1, r2, r3
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	430a      	orrs	r2, r1
 80073ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	0c1a      	lsrs	r2, r3, #16
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f002 0204 	and.w	r2, r2, #4
 80073fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	69da      	ldr	r2, [r3, #28]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800740a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2200      	movs	r2, #0
 8007410:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2201      	movs	r2, #1
 8007416:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800741a:	2300      	movs	r3, #0
}
 800741c:	4618      	mov	r0, r3
 800741e:	3708      	adds	r7, #8
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b088      	sub	sp, #32
 8007428:	af00      	add	r7, sp, #0
 800742a:	60f8      	str	r0, [r7, #12]
 800742c:	60b9      	str	r1, [r7, #8]
 800742e:	603b      	str	r3, [r7, #0]
 8007430:	4613      	mov	r3, r2
 8007432:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007434:	2300      	movs	r3, #0
 8007436:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800743e:	2b01      	cmp	r3, #1
 8007440:	d101      	bne.n	8007446 <HAL_SPI_Transmit+0x22>
 8007442:	2302      	movs	r3, #2
 8007444:	e12d      	b.n	80076a2 <HAL_SPI_Transmit+0x27e>
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2201      	movs	r2, #1
 800744a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800744e:	f7fd f90d 	bl	800466c <HAL_GetTick>
 8007452:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007454:	88fb      	ldrh	r3, [r7, #6]
 8007456:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800745e:	b2db      	uxtb	r3, r3
 8007460:	2b01      	cmp	r3, #1
 8007462:	d002      	beq.n	800746a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007464:	2302      	movs	r3, #2
 8007466:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007468:	e116      	b.n	8007698 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <HAL_SPI_Transmit+0x52>
 8007470:	88fb      	ldrh	r3, [r7, #6]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d102      	bne.n	800747c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007476:	2301      	movs	r3, #1
 8007478:	77fb      	strb	r3, [r7, #31]
    goto error;
 800747a:	e10d      	b.n	8007698 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	2203      	movs	r2, #3
 8007480:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	68ba      	ldr	r2, [r7, #8]
 800748e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	88fa      	ldrh	r2, [r7, #6]
 8007494:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	88fa      	ldrh	r2, [r7, #6]
 800749a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2200      	movs	r2, #0
 80074a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2200      	movs	r2, #0
 80074a6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2200      	movs	r2, #0
 80074b2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2200      	movs	r2, #0
 80074b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074c2:	d10f      	bne.n	80074e4 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074d2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80074e2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074ee:	2b40      	cmp	r3, #64	; 0x40
 80074f0:	d007      	beq.n	8007502 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007500:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800750a:	d14f      	bne.n	80075ac <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d002      	beq.n	800751a <HAL_SPI_Transmit+0xf6>
 8007514:	8afb      	ldrh	r3, [r7, #22]
 8007516:	2b01      	cmp	r3, #1
 8007518:	d142      	bne.n	80075a0 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800751e:	881a      	ldrh	r2, [r3, #0]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800752a:	1c9a      	adds	r2, r3, #2
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007534:	b29b      	uxth	r3, r3
 8007536:	3b01      	subs	r3, #1
 8007538:	b29a      	uxth	r2, r3
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800753e:	e02f      	b.n	80075a0 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f003 0302 	and.w	r3, r3, #2
 800754a:	2b02      	cmp	r3, #2
 800754c:	d112      	bne.n	8007574 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007552:	881a      	ldrh	r2, [r3, #0]
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800755e:	1c9a      	adds	r2, r3, #2
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007568:	b29b      	uxth	r3, r3
 800756a:	3b01      	subs	r3, #1
 800756c:	b29a      	uxth	r2, r3
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	86da      	strh	r2, [r3, #54]	; 0x36
 8007572:	e015      	b.n	80075a0 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007574:	f7fd f87a 	bl	800466c <HAL_GetTick>
 8007578:	4602      	mov	r2, r0
 800757a:	69bb      	ldr	r3, [r7, #24]
 800757c:	1ad3      	subs	r3, r2, r3
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	429a      	cmp	r2, r3
 8007582:	d803      	bhi.n	800758c <HAL_SPI_Transmit+0x168>
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800758a:	d102      	bne.n	8007592 <HAL_SPI_Transmit+0x16e>
 800758c:	683b      	ldr	r3, [r7, #0]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d106      	bne.n	80075a0 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8007592:	2303      	movs	r3, #3
 8007594:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2201      	movs	r2, #1
 800759a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800759e:	e07b      	b.n	8007698 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1ca      	bne.n	8007540 <HAL_SPI_Transmit+0x11c>
 80075aa:	e050      	b.n	800764e <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d002      	beq.n	80075ba <HAL_SPI_Transmit+0x196>
 80075b4:	8afb      	ldrh	r3, [r7, #22]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d144      	bne.n	8007644 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	330c      	adds	r3, #12
 80075c4:	7812      	ldrb	r2, [r2, #0]
 80075c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075cc:	1c5a      	adds	r2, r3, #1
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80075d6:	b29b      	uxth	r3, r3
 80075d8:	3b01      	subs	r3, #1
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80075e0:	e030      	b.n	8007644 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	689b      	ldr	r3, [r3, #8]
 80075e8:	f003 0302 	and.w	r3, r3, #2
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d113      	bne.n	8007618 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	330c      	adds	r3, #12
 80075fa:	7812      	ldrb	r2, [r2, #0]
 80075fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007602:	1c5a      	adds	r2, r3, #1
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800760c:	b29b      	uxth	r3, r3
 800760e:	3b01      	subs	r3, #1
 8007610:	b29a      	uxth	r2, r3
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	86da      	strh	r2, [r3, #54]	; 0x36
 8007616:	e015      	b.n	8007644 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007618:	f7fd f828 	bl	800466c <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	69bb      	ldr	r3, [r7, #24]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	683a      	ldr	r2, [r7, #0]
 8007624:	429a      	cmp	r2, r3
 8007626:	d803      	bhi.n	8007630 <HAL_SPI_Transmit+0x20c>
 8007628:	683b      	ldr	r3, [r7, #0]
 800762a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800762e:	d102      	bne.n	8007636 <HAL_SPI_Transmit+0x212>
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d106      	bne.n	8007644 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007636:	2303      	movs	r3, #3
 8007638:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2201      	movs	r2, #1
 800763e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8007642:	e029      	b.n	8007698 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007648:	b29b      	uxth	r3, r3
 800764a:	2b00      	cmp	r3, #0
 800764c:	d1c9      	bne.n	80075e2 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800764e:	69ba      	ldr	r2, [r7, #24]
 8007650:	6839      	ldr	r1, [r7, #0]
 8007652:	68f8      	ldr	r0, [r7, #12]
 8007654:	f000 f8b2 	bl	80077bc <SPI_EndRxTxTransaction>
 8007658:	4603      	mov	r3, r0
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2220      	movs	r2, #32
 8007662:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	2b00      	cmp	r3, #0
 800766a:	d10a      	bne.n	8007682 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800766c:	2300      	movs	r3, #0
 800766e:	613b      	str	r3, [r7, #16]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	613b      	str	r3, [r7, #16]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	613b      	str	r3, [r7, #16]
 8007680:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007686:	2b00      	cmp	r3, #0
 8007688:	d002      	beq.n	8007690 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	77fb      	strb	r3, [r7, #31]
 800768e:	e003      	b.n	8007698 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80076a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3720      	adds	r7, #32
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
	...

080076ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b088      	sub	sp, #32
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	603b      	str	r3, [r7, #0]
 80076b8:	4613      	mov	r3, r2
 80076ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076bc:	f7fc ffd6 	bl	800466c <HAL_GetTick>
 80076c0:	4602      	mov	r2, r0
 80076c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80076c4:	1a9b      	subs	r3, r3, r2
 80076c6:	683a      	ldr	r2, [r7, #0]
 80076c8:	4413      	add	r3, r2
 80076ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076cc:	f7fc ffce 	bl	800466c <HAL_GetTick>
 80076d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076d2:	4b39      	ldr	r3, [pc, #228]	; (80077b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	015b      	lsls	r3, r3, #5
 80076d8:	0d1b      	lsrs	r3, r3, #20
 80076da:	69fa      	ldr	r2, [r7, #28]
 80076dc:	fb02 f303 	mul.w	r3, r2, r3
 80076e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076e2:	e054      	b.n	800778e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076e4:	683b      	ldr	r3, [r7, #0]
 80076e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80076ea:	d050      	beq.n	800778e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ec:	f7fc ffbe 	bl	800466c <HAL_GetTick>
 80076f0:	4602      	mov	r2, r0
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	1ad3      	subs	r3, r2, r3
 80076f6:	69fa      	ldr	r2, [r7, #28]
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d902      	bls.n	8007702 <SPI_WaitFlagStateUntilTimeout+0x56>
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d13d      	bne.n	800777e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007710:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	685b      	ldr	r3, [r3, #4]
 8007716:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800771a:	d111      	bne.n	8007740 <SPI_WaitFlagStateUntilTimeout+0x94>
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007724:	d004      	beq.n	8007730 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800772e:	d107      	bne.n	8007740 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800773e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007744:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007748:	d10f      	bne.n	800776a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007758:	601a      	str	r2, [r3, #0]
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007768:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800777a:	2303      	movs	r3, #3
 800777c:	e017      	b.n	80077ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d101      	bne.n	8007788 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	3b01      	subs	r3, #1
 800778c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	689a      	ldr	r2, [r3, #8]
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	4013      	ands	r3, r2
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	429a      	cmp	r2, r3
 800779c:	bf0c      	ite	eq
 800779e:	2301      	moveq	r3, #1
 80077a0:	2300      	movne	r3, #0
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	461a      	mov	r2, r3
 80077a6:	79fb      	ldrb	r3, [r7, #7]
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d19b      	bne.n	80076e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3720      	adds	r7, #32
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}
 80077b6:	bf00      	nop
 80077b8:	20000094 	.word	0x20000094

080077bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af02      	add	r7, sp, #8
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	9300      	str	r3, [sp, #0]
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	2200      	movs	r2, #0
 80077d0:	2180      	movs	r1, #128	; 0x80
 80077d2:	68f8      	ldr	r0, [r7, #12]
 80077d4:	f7ff ff6a 	bl	80076ac <SPI_WaitFlagStateUntilTimeout>
 80077d8:	4603      	mov	r3, r0
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d007      	beq.n	80077ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077e2:	f043 0220 	orr.w	r2, r3, #32
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80077ea:	2303      	movs	r3, #3
 80077ec:	e000      	b.n	80077f0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e042      	b.n	8007890 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007810:	b2db      	uxtb	r3, r3
 8007812:	2b00      	cmp	r3, #0
 8007814:	d106      	bne.n	8007824 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f7fc f862 	bl	80038e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	2224      	movs	r2, #36	; 0x24
 8007828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68da      	ldr	r2, [r3, #12]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800783a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f91d 	bl	8007a7c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	691a      	ldr	r2, [r3, #16]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007850:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	695a      	ldr	r2, [r3, #20]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007860:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	68da      	ldr	r2, [r3, #12]
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007870:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	2200      	movs	r2, #0
 8007876:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2220      	movs	r2, #32
 800787c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2220      	movs	r2, #32
 8007884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2200      	movs	r2, #0
 800788c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800788e:	2300      	movs	r3, #0
}
 8007890:	4618      	mov	r0, r3
 8007892:	3708      	adds	r7, #8
 8007894:	46bd      	mov	sp, r7
 8007896:	bd80      	pop	{r7, pc}

08007898 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b08a      	sub	sp, #40	; 0x28
 800789c:	af02      	add	r7, sp, #8
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	603b      	str	r3, [r7, #0]
 80078a4:	4613      	mov	r3, r2
 80078a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80078a8:	2300      	movs	r3, #0
 80078aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80078b2:	b2db      	uxtb	r3, r3
 80078b4:	2b20      	cmp	r3, #32
 80078b6:	d16d      	bne.n	8007994 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d002      	beq.n	80078c4 <HAL_UART_Transmit+0x2c>
 80078be:	88fb      	ldrh	r3, [r7, #6]
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d101      	bne.n	80078c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e066      	b.n	8007996 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2221      	movs	r2, #33	; 0x21
 80078d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80078d6:	f7fc fec9 	bl	800466c <HAL_GetTick>
 80078da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	88fa      	ldrh	r2, [r7, #6]
 80078e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	88fa      	ldrh	r2, [r7, #6]
 80078e6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078f0:	d108      	bne.n	8007904 <HAL_UART_Transmit+0x6c>
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	691b      	ldr	r3, [r3, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d104      	bne.n	8007904 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80078fa:	2300      	movs	r3, #0
 80078fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	61bb      	str	r3, [r7, #24]
 8007902:	e003      	b.n	800790c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007904:	68bb      	ldr	r3, [r7, #8]
 8007906:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007908:	2300      	movs	r3, #0
 800790a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800790c:	e02a      	b.n	8007964 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	9300      	str	r3, [sp, #0]
 8007912:	697b      	ldr	r3, [r7, #20]
 8007914:	2200      	movs	r2, #0
 8007916:	2180      	movs	r1, #128	; 0x80
 8007918:	68f8      	ldr	r0, [r7, #12]
 800791a:	f000 f840 	bl	800799e <UART_WaitOnFlagUntilTimeout>
 800791e:	4603      	mov	r3, r0
 8007920:	2b00      	cmp	r3, #0
 8007922:	d001      	beq.n	8007928 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8007924:	2303      	movs	r3, #3
 8007926:	e036      	b.n	8007996 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8007928:	69fb      	ldr	r3, [r7, #28]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10b      	bne.n	8007946 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800792e:	69bb      	ldr	r3, [r7, #24]
 8007930:	881b      	ldrh	r3, [r3, #0]
 8007932:	461a      	mov	r2, r3
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800793c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800793e:	69bb      	ldr	r3, [r7, #24]
 8007940:	3302      	adds	r3, #2
 8007942:	61bb      	str	r3, [r7, #24]
 8007944:	e007      	b.n	8007956 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007946:	69fb      	ldr	r3, [r7, #28]
 8007948:	781a      	ldrb	r2, [r3, #0]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007950:	69fb      	ldr	r3, [r7, #28]
 8007952:	3301      	adds	r3, #1
 8007954:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800795a:	b29b      	uxth	r3, r3
 800795c:	3b01      	subs	r3, #1
 800795e:	b29a      	uxth	r2, r3
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007968:	b29b      	uxth	r3, r3
 800796a:	2b00      	cmp	r3, #0
 800796c:	d1cf      	bne.n	800790e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2200      	movs	r2, #0
 8007976:	2140      	movs	r1, #64	; 0x40
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 f810 	bl	800799e <UART_WaitOnFlagUntilTimeout>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d001      	beq.n	8007988 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8007984:	2303      	movs	r3, #3
 8007986:	e006      	b.n	8007996 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2220      	movs	r2, #32
 800798c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8007990:	2300      	movs	r3, #0
 8007992:	e000      	b.n	8007996 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8007994:	2302      	movs	r3, #2
  }
}
 8007996:	4618      	mov	r0, r3
 8007998:	3720      	adds	r7, #32
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}

0800799e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b090      	sub	sp, #64	; 0x40
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	60f8      	str	r0, [r7, #12]
 80079a6:	60b9      	str	r1, [r7, #8]
 80079a8:	603b      	str	r3, [r7, #0]
 80079aa:	4613      	mov	r3, r2
 80079ac:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ae:	e050      	b.n	8007a52 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079b6:	d04c      	beq.n	8007a52 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80079b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d007      	beq.n	80079ce <UART_WaitOnFlagUntilTimeout+0x30>
 80079be:	f7fc fe55 	bl	800466c <HAL_GetTick>
 80079c2:	4602      	mov	r2, r0
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	1ad3      	subs	r3, r2, r3
 80079c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d241      	bcs.n	8007a52 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	330c      	adds	r3, #12
 80079d4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80079de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80079e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	330c      	adds	r3, #12
 80079ec:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80079ee:	637a      	str	r2, [r7, #52]	; 0x34
 80079f0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80079f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079f6:	e841 2300 	strex	r3, r2, [r1]
 80079fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80079fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d1e5      	bne.n	80079ce <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	3314      	adds	r3, #20
 8007a08:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a0a:	697b      	ldr	r3, [r7, #20]
 8007a0c:	e853 3f00 	ldrex	r3, [r3]
 8007a10:	613b      	str	r3, [r7, #16]
   return(result);
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	f023 0301 	bic.w	r3, r3, #1
 8007a18:	63bb      	str	r3, [r7, #56]	; 0x38
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	3314      	adds	r3, #20
 8007a20:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007a22:	623a      	str	r2, [r7, #32]
 8007a24:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a26:	69f9      	ldr	r1, [r7, #28]
 8007a28:	6a3a      	ldr	r2, [r7, #32]
 8007a2a:	e841 2300 	strex	r3, r2, [r1]
 8007a2e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007a30:	69bb      	ldr	r3, [r7, #24]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d1e5      	bne.n	8007a02 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2220      	movs	r2, #32
 8007a3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e00f      	b.n	8007a72 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	429a      	cmp	r2, r3
 8007a60:	bf0c      	ite	eq
 8007a62:	2301      	moveq	r3, #1
 8007a64:	2300      	movne	r3, #0
 8007a66:	b2db      	uxtb	r3, r3
 8007a68:	461a      	mov	r2, r3
 8007a6a:	79fb      	ldrb	r3, [r7, #7]
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d09f      	beq.n	80079b0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a70:	2300      	movs	r3, #0
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	3740      	adds	r7, #64	; 0x40
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd80      	pop	{r7, pc}
	...

08007a7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	691b      	ldr	r3, [r3, #16]
 8007a8a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	68da      	ldr	r2, [r3, #12]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	689a      	ldr	r2, [r3, #8]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	431a      	orrs	r2, r3
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	695b      	ldr	r3, [r3, #20]
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	68db      	ldr	r3, [r3, #12]
 8007ab2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007ab6:	f023 030c 	bic.w	r3, r3, #12
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	6812      	ldr	r2, [r2, #0]
 8007abe:	68b9      	ldr	r1, [r7, #8]
 8007ac0:	430b      	orrs	r3, r1
 8007ac2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	695b      	ldr	r3, [r3, #20]
 8007aca:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	699a      	ldr	r2, [r3, #24]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	430a      	orrs	r2, r1
 8007ad8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4a2c      	ldr	r2, [pc, #176]	; (8007b90 <UART_SetConfig+0x114>)
 8007ae0:	4293      	cmp	r3, r2
 8007ae2:	d103      	bne.n	8007aec <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007ae4:	f7ff fa5a 	bl	8006f9c <HAL_RCC_GetPCLK2Freq>
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	e002      	b.n	8007af2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007aec:	f7ff fa42 	bl	8006f74 <HAL_RCC_GetPCLK1Freq>
 8007af0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007af2:	68fa      	ldr	r2, [r7, #12]
 8007af4:	4613      	mov	r3, r2
 8007af6:	009b      	lsls	r3, r3, #2
 8007af8:	4413      	add	r3, r2
 8007afa:	009a      	lsls	r2, r3, #2
 8007afc:	441a      	add	r2, r3
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b08:	4a22      	ldr	r2, [pc, #136]	; (8007b94 <UART_SetConfig+0x118>)
 8007b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	0119      	lsls	r1, r3, #4
 8007b12:	68fa      	ldr	r2, [r7, #12]
 8007b14:	4613      	mov	r3, r2
 8007b16:	009b      	lsls	r3, r3, #2
 8007b18:	4413      	add	r3, r2
 8007b1a:	009a      	lsls	r2, r3, #2
 8007b1c:	441a      	add	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	685b      	ldr	r3, [r3, #4]
 8007b22:	009b      	lsls	r3, r3, #2
 8007b24:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b28:	4b1a      	ldr	r3, [pc, #104]	; (8007b94 <UART_SetConfig+0x118>)
 8007b2a:	fba3 0302 	umull	r0, r3, r3, r2
 8007b2e:	095b      	lsrs	r3, r3, #5
 8007b30:	2064      	movs	r0, #100	; 0x64
 8007b32:	fb00 f303 	mul.w	r3, r0, r3
 8007b36:	1ad3      	subs	r3, r2, r3
 8007b38:	011b      	lsls	r3, r3, #4
 8007b3a:	3332      	adds	r3, #50	; 0x32
 8007b3c:	4a15      	ldr	r2, [pc, #84]	; (8007b94 <UART_SetConfig+0x118>)
 8007b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007b42:	095b      	lsrs	r3, r3, #5
 8007b44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b48:	4419      	add	r1, r3
 8007b4a:	68fa      	ldr	r2, [r7, #12]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	4413      	add	r3, r2
 8007b52:	009a      	lsls	r2, r3, #2
 8007b54:	441a      	add	r2, r3
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	685b      	ldr	r3, [r3, #4]
 8007b5a:	009b      	lsls	r3, r3, #2
 8007b5c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b60:	4b0c      	ldr	r3, [pc, #48]	; (8007b94 <UART_SetConfig+0x118>)
 8007b62:	fba3 0302 	umull	r0, r3, r3, r2
 8007b66:	095b      	lsrs	r3, r3, #5
 8007b68:	2064      	movs	r0, #100	; 0x64
 8007b6a:	fb00 f303 	mul.w	r3, r0, r3
 8007b6e:	1ad3      	subs	r3, r2, r3
 8007b70:	011b      	lsls	r3, r3, #4
 8007b72:	3332      	adds	r3, #50	; 0x32
 8007b74:	4a07      	ldr	r2, [pc, #28]	; (8007b94 <UART_SetConfig+0x118>)
 8007b76:	fba2 2303 	umull	r2, r3, r2, r3
 8007b7a:	095b      	lsrs	r3, r3, #5
 8007b7c:	f003 020f 	and.w	r2, r3, #15
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	440a      	add	r2, r1
 8007b86:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007b88:	bf00      	nop
 8007b8a:	3710      	adds	r7, #16
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd80      	pop	{r7, pc}
 8007b90:	40013800 	.word	0x40013800
 8007b94:	51eb851f 	.word	0x51eb851f

08007b98 <__cvt>:
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b9e:	461f      	mov	r7, r3
 8007ba0:	bfbb      	ittet	lt
 8007ba2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007ba6:	461f      	movlt	r7, r3
 8007ba8:	2300      	movge	r3, #0
 8007baa:	232d      	movlt	r3, #45	; 0x2d
 8007bac:	b088      	sub	sp, #32
 8007bae:	4614      	mov	r4, r2
 8007bb0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007bb2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007bb4:	7013      	strb	r3, [r2, #0]
 8007bb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007bb8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007bbc:	f023 0820 	bic.w	r8, r3, #32
 8007bc0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bc4:	d005      	beq.n	8007bd2 <__cvt+0x3a>
 8007bc6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007bca:	d100      	bne.n	8007bce <__cvt+0x36>
 8007bcc:	3501      	adds	r5, #1
 8007bce:	2302      	movs	r3, #2
 8007bd0:	e000      	b.n	8007bd4 <__cvt+0x3c>
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	aa07      	add	r2, sp, #28
 8007bd6:	9204      	str	r2, [sp, #16]
 8007bd8:	aa06      	add	r2, sp, #24
 8007bda:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007bde:	e9cd 3500 	strd	r3, r5, [sp]
 8007be2:	4622      	mov	r2, r4
 8007be4:	463b      	mov	r3, r7
 8007be6:	f001 f9c3 	bl	8008f70 <_dtoa_r>
 8007bea:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007bee:	4606      	mov	r6, r0
 8007bf0:	d102      	bne.n	8007bf8 <__cvt+0x60>
 8007bf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bf4:	07db      	lsls	r3, r3, #31
 8007bf6:	d522      	bpl.n	8007c3e <__cvt+0xa6>
 8007bf8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bfc:	eb06 0905 	add.w	r9, r6, r5
 8007c00:	d110      	bne.n	8007c24 <__cvt+0x8c>
 8007c02:	7833      	ldrb	r3, [r6, #0]
 8007c04:	2b30      	cmp	r3, #48	; 0x30
 8007c06:	d10a      	bne.n	8007c1e <__cvt+0x86>
 8007c08:	2200      	movs	r2, #0
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	4620      	mov	r0, r4
 8007c0e:	4639      	mov	r1, r7
 8007c10:	f7f8 ff36 	bl	8000a80 <__aeabi_dcmpeq>
 8007c14:	b918      	cbnz	r0, 8007c1e <__cvt+0x86>
 8007c16:	f1c5 0501 	rsb	r5, r5, #1
 8007c1a:	f8ca 5000 	str.w	r5, [sl]
 8007c1e:	f8da 3000 	ldr.w	r3, [sl]
 8007c22:	4499      	add	r9, r3
 8007c24:	2200      	movs	r2, #0
 8007c26:	2300      	movs	r3, #0
 8007c28:	4620      	mov	r0, r4
 8007c2a:	4639      	mov	r1, r7
 8007c2c:	f7f8 ff28 	bl	8000a80 <__aeabi_dcmpeq>
 8007c30:	b108      	cbz	r0, 8007c36 <__cvt+0x9e>
 8007c32:	f8cd 901c 	str.w	r9, [sp, #28]
 8007c36:	2230      	movs	r2, #48	; 0x30
 8007c38:	9b07      	ldr	r3, [sp, #28]
 8007c3a:	454b      	cmp	r3, r9
 8007c3c:	d307      	bcc.n	8007c4e <__cvt+0xb6>
 8007c3e:	4630      	mov	r0, r6
 8007c40:	9b07      	ldr	r3, [sp, #28]
 8007c42:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007c44:	1b9b      	subs	r3, r3, r6
 8007c46:	6013      	str	r3, [r2, #0]
 8007c48:	b008      	add	sp, #32
 8007c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c4e:	1c59      	adds	r1, r3, #1
 8007c50:	9107      	str	r1, [sp, #28]
 8007c52:	701a      	strb	r2, [r3, #0]
 8007c54:	e7f0      	b.n	8007c38 <__cvt+0xa0>

08007c56 <__exponent>:
 8007c56:	4603      	mov	r3, r0
 8007c58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	f803 2b02 	strb.w	r2, [r3], #2
 8007c60:	bfb6      	itet	lt
 8007c62:	222d      	movlt	r2, #45	; 0x2d
 8007c64:	222b      	movge	r2, #43	; 0x2b
 8007c66:	4249      	neglt	r1, r1
 8007c68:	2909      	cmp	r1, #9
 8007c6a:	7042      	strb	r2, [r0, #1]
 8007c6c:	dd2a      	ble.n	8007cc4 <__exponent+0x6e>
 8007c6e:	f10d 0207 	add.w	r2, sp, #7
 8007c72:	4617      	mov	r7, r2
 8007c74:	260a      	movs	r6, #10
 8007c76:	fb91 f5f6 	sdiv	r5, r1, r6
 8007c7a:	4694      	mov	ip, r2
 8007c7c:	fb06 1415 	mls	r4, r6, r5, r1
 8007c80:	3430      	adds	r4, #48	; 0x30
 8007c82:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007c86:	460c      	mov	r4, r1
 8007c88:	2c63      	cmp	r4, #99	; 0x63
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8007c90:	dcf1      	bgt.n	8007c76 <__exponent+0x20>
 8007c92:	3130      	adds	r1, #48	; 0x30
 8007c94:	f1ac 0402 	sub.w	r4, ip, #2
 8007c98:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007c9c:	4622      	mov	r2, r4
 8007c9e:	1c41      	adds	r1, r0, #1
 8007ca0:	42ba      	cmp	r2, r7
 8007ca2:	d30a      	bcc.n	8007cba <__exponent+0x64>
 8007ca4:	f10d 0209 	add.w	r2, sp, #9
 8007ca8:	eba2 020c 	sub.w	r2, r2, ip
 8007cac:	42bc      	cmp	r4, r7
 8007cae:	bf88      	it	hi
 8007cb0:	2200      	movhi	r2, #0
 8007cb2:	4413      	add	r3, r2
 8007cb4:	1a18      	subs	r0, r3, r0
 8007cb6:	b003      	add	sp, #12
 8007cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007cba:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007cbe:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007cc2:	e7ed      	b.n	8007ca0 <__exponent+0x4a>
 8007cc4:	2330      	movs	r3, #48	; 0x30
 8007cc6:	3130      	adds	r1, #48	; 0x30
 8007cc8:	7083      	strb	r3, [r0, #2]
 8007cca:	70c1      	strb	r1, [r0, #3]
 8007ccc:	1d03      	adds	r3, r0, #4
 8007cce:	e7f1      	b.n	8007cb4 <__exponent+0x5e>

08007cd0 <_printf_float>:
 8007cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	b091      	sub	sp, #68	; 0x44
 8007cd6:	460c      	mov	r4, r1
 8007cd8:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8007cdc:	4616      	mov	r6, r2
 8007cde:	461f      	mov	r7, r3
 8007ce0:	4605      	mov	r5, r0
 8007ce2:	f001 f831 	bl	8008d48 <_localeconv_r>
 8007ce6:	6803      	ldr	r3, [r0, #0]
 8007ce8:	4618      	mov	r0, r3
 8007cea:	9309      	str	r3, [sp, #36]	; 0x24
 8007cec:	f7f8 fa9c 	bl	8000228 <strlen>
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	930e      	str	r3, [sp, #56]	; 0x38
 8007cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf8:	900a      	str	r0, [sp, #40]	; 0x28
 8007cfa:	3307      	adds	r3, #7
 8007cfc:	f023 0307 	bic.w	r3, r3, #7
 8007d00:	f103 0208 	add.w	r2, r3, #8
 8007d04:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007d08:	f8d4 b000 	ldr.w	fp, [r4]
 8007d0c:	f8c8 2000 	str.w	r2, [r8]
 8007d10:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007d14:	4652      	mov	r2, sl
 8007d16:	4643      	mov	r3, r8
 8007d18:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007d1c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007d20:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d26:	4650      	mov	r0, sl
 8007d28:	4b9c      	ldr	r3, [pc, #624]	; (8007f9c <_printf_float+0x2cc>)
 8007d2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d2c:	f7f8 feda 	bl	8000ae4 <__aeabi_dcmpun>
 8007d30:	bb70      	cbnz	r0, 8007d90 <_printf_float+0xc0>
 8007d32:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007d36:	4650      	mov	r0, sl
 8007d38:	4b98      	ldr	r3, [pc, #608]	; (8007f9c <_printf_float+0x2cc>)
 8007d3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d3c:	f7f8 feb4 	bl	8000aa8 <__aeabi_dcmple>
 8007d40:	bb30      	cbnz	r0, 8007d90 <_printf_float+0xc0>
 8007d42:	2200      	movs	r2, #0
 8007d44:	2300      	movs	r3, #0
 8007d46:	4650      	mov	r0, sl
 8007d48:	4641      	mov	r1, r8
 8007d4a:	f7f8 fea3 	bl	8000a94 <__aeabi_dcmplt>
 8007d4e:	b110      	cbz	r0, 8007d56 <_printf_float+0x86>
 8007d50:	232d      	movs	r3, #45	; 0x2d
 8007d52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d56:	4a92      	ldr	r2, [pc, #584]	; (8007fa0 <_printf_float+0x2d0>)
 8007d58:	4b92      	ldr	r3, [pc, #584]	; (8007fa4 <_printf_float+0x2d4>)
 8007d5a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8007d5e:	bf94      	ite	ls
 8007d60:	4690      	movls	r8, r2
 8007d62:	4698      	movhi	r8, r3
 8007d64:	2303      	movs	r3, #3
 8007d66:	f04f 0a00 	mov.w	sl, #0
 8007d6a:	6123      	str	r3, [r4, #16]
 8007d6c:	f02b 0304 	bic.w	r3, fp, #4
 8007d70:	6023      	str	r3, [r4, #0]
 8007d72:	4633      	mov	r3, r6
 8007d74:	4621      	mov	r1, r4
 8007d76:	4628      	mov	r0, r5
 8007d78:	9700      	str	r7, [sp, #0]
 8007d7a:	aa0f      	add	r2, sp, #60	; 0x3c
 8007d7c:	f000 f9d6 	bl	800812c <_printf_common>
 8007d80:	3001      	adds	r0, #1
 8007d82:	f040 8090 	bne.w	8007ea6 <_printf_float+0x1d6>
 8007d86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d8a:	b011      	add	sp, #68	; 0x44
 8007d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d90:	4652      	mov	r2, sl
 8007d92:	4643      	mov	r3, r8
 8007d94:	4650      	mov	r0, sl
 8007d96:	4641      	mov	r1, r8
 8007d98:	f7f8 fea4 	bl	8000ae4 <__aeabi_dcmpun>
 8007d9c:	b148      	cbz	r0, 8007db2 <_printf_float+0xe2>
 8007d9e:	f1b8 0f00 	cmp.w	r8, #0
 8007da2:	bfb8      	it	lt
 8007da4:	232d      	movlt	r3, #45	; 0x2d
 8007da6:	4a80      	ldr	r2, [pc, #512]	; (8007fa8 <_printf_float+0x2d8>)
 8007da8:	bfb8      	it	lt
 8007daa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007dae:	4b7f      	ldr	r3, [pc, #508]	; (8007fac <_printf_float+0x2dc>)
 8007db0:	e7d3      	b.n	8007d5a <_printf_float+0x8a>
 8007db2:	6863      	ldr	r3, [r4, #4]
 8007db4:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007db8:	1c5a      	adds	r2, r3, #1
 8007dba:	d142      	bne.n	8007e42 <_printf_float+0x172>
 8007dbc:	2306      	movs	r3, #6
 8007dbe:	6063      	str	r3, [r4, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	9206      	str	r2, [sp, #24]
 8007dc4:	aa0e      	add	r2, sp, #56	; 0x38
 8007dc6:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8007dca:	aa0d      	add	r2, sp, #52	; 0x34
 8007dcc:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007dd0:	9203      	str	r2, [sp, #12]
 8007dd2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007dd6:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007dda:	6023      	str	r3, [r4, #0]
 8007ddc:	6863      	ldr	r3, [r4, #4]
 8007dde:	4652      	mov	r2, sl
 8007de0:	9300      	str	r3, [sp, #0]
 8007de2:	4628      	mov	r0, r5
 8007de4:	4643      	mov	r3, r8
 8007de6:	910b      	str	r1, [sp, #44]	; 0x2c
 8007de8:	f7ff fed6 	bl	8007b98 <__cvt>
 8007dec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007dee:	4680      	mov	r8, r0
 8007df0:	2947      	cmp	r1, #71	; 0x47
 8007df2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007df4:	d108      	bne.n	8007e08 <_printf_float+0x138>
 8007df6:	1cc8      	adds	r0, r1, #3
 8007df8:	db02      	blt.n	8007e00 <_printf_float+0x130>
 8007dfa:	6863      	ldr	r3, [r4, #4]
 8007dfc:	4299      	cmp	r1, r3
 8007dfe:	dd40      	ble.n	8007e82 <_printf_float+0x1b2>
 8007e00:	f1a9 0902 	sub.w	r9, r9, #2
 8007e04:	fa5f f989 	uxtb.w	r9, r9
 8007e08:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007e0c:	d81f      	bhi.n	8007e4e <_printf_float+0x17e>
 8007e0e:	464a      	mov	r2, r9
 8007e10:	3901      	subs	r1, #1
 8007e12:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007e16:	910d      	str	r1, [sp, #52]	; 0x34
 8007e18:	f7ff ff1d 	bl	8007c56 <__exponent>
 8007e1c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007e1e:	4682      	mov	sl, r0
 8007e20:	1813      	adds	r3, r2, r0
 8007e22:	2a01      	cmp	r2, #1
 8007e24:	6123      	str	r3, [r4, #16]
 8007e26:	dc02      	bgt.n	8007e2e <_printf_float+0x15e>
 8007e28:	6822      	ldr	r2, [r4, #0]
 8007e2a:	07d2      	lsls	r2, r2, #31
 8007e2c:	d501      	bpl.n	8007e32 <_printf_float+0x162>
 8007e2e:	3301      	adds	r3, #1
 8007e30:	6123      	str	r3, [r4, #16]
 8007e32:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d09b      	beq.n	8007d72 <_printf_float+0xa2>
 8007e3a:	232d      	movs	r3, #45	; 0x2d
 8007e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e40:	e797      	b.n	8007d72 <_printf_float+0xa2>
 8007e42:	2947      	cmp	r1, #71	; 0x47
 8007e44:	d1bc      	bne.n	8007dc0 <_printf_float+0xf0>
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d1ba      	bne.n	8007dc0 <_printf_float+0xf0>
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	e7b7      	b.n	8007dbe <_printf_float+0xee>
 8007e4e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8007e52:	d118      	bne.n	8007e86 <_printf_float+0x1b6>
 8007e54:	2900      	cmp	r1, #0
 8007e56:	6863      	ldr	r3, [r4, #4]
 8007e58:	dd0b      	ble.n	8007e72 <_printf_float+0x1a2>
 8007e5a:	6121      	str	r1, [r4, #16]
 8007e5c:	b913      	cbnz	r3, 8007e64 <_printf_float+0x194>
 8007e5e:	6822      	ldr	r2, [r4, #0]
 8007e60:	07d0      	lsls	r0, r2, #31
 8007e62:	d502      	bpl.n	8007e6a <_printf_float+0x19a>
 8007e64:	3301      	adds	r3, #1
 8007e66:	440b      	add	r3, r1
 8007e68:	6123      	str	r3, [r4, #16]
 8007e6a:	f04f 0a00 	mov.w	sl, #0
 8007e6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007e70:	e7df      	b.n	8007e32 <_printf_float+0x162>
 8007e72:	b913      	cbnz	r3, 8007e7a <_printf_float+0x1aa>
 8007e74:	6822      	ldr	r2, [r4, #0]
 8007e76:	07d2      	lsls	r2, r2, #31
 8007e78:	d501      	bpl.n	8007e7e <_printf_float+0x1ae>
 8007e7a:	3302      	adds	r3, #2
 8007e7c:	e7f4      	b.n	8007e68 <_printf_float+0x198>
 8007e7e:	2301      	movs	r3, #1
 8007e80:	e7f2      	b.n	8007e68 <_printf_float+0x198>
 8007e82:	f04f 0967 	mov.w	r9, #103	; 0x67
 8007e86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e88:	4299      	cmp	r1, r3
 8007e8a:	db05      	blt.n	8007e98 <_printf_float+0x1c8>
 8007e8c:	6823      	ldr	r3, [r4, #0]
 8007e8e:	6121      	str	r1, [r4, #16]
 8007e90:	07d8      	lsls	r0, r3, #31
 8007e92:	d5ea      	bpl.n	8007e6a <_printf_float+0x19a>
 8007e94:	1c4b      	adds	r3, r1, #1
 8007e96:	e7e7      	b.n	8007e68 <_printf_float+0x198>
 8007e98:	2900      	cmp	r1, #0
 8007e9a:	bfcc      	ite	gt
 8007e9c:	2201      	movgt	r2, #1
 8007e9e:	f1c1 0202 	rsble	r2, r1, #2
 8007ea2:	4413      	add	r3, r2
 8007ea4:	e7e0      	b.n	8007e68 <_printf_float+0x198>
 8007ea6:	6823      	ldr	r3, [r4, #0]
 8007ea8:	055a      	lsls	r2, r3, #21
 8007eaa:	d407      	bmi.n	8007ebc <_printf_float+0x1ec>
 8007eac:	6923      	ldr	r3, [r4, #16]
 8007eae:	4642      	mov	r2, r8
 8007eb0:	4631      	mov	r1, r6
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	47b8      	blx	r7
 8007eb6:	3001      	adds	r0, #1
 8007eb8:	d12b      	bne.n	8007f12 <_printf_float+0x242>
 8007eba:	e764      	b.n	8007d86 <_printf_float+0xb6>
 8007ebc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007ec0:	f240 80dd 	bls.w	800807e <_printf_float+0x3ae>
 8007ec4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ec8:	2200      	movs	r2, #0
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f7f8 fdd8 	bl	8000a80 <__aeabi_dcmpeq>
 8007ed0:	2800      	cmp	r0, #0
 8007ed2:	d033      	beq.n	8007f3c <_printf_float+0x26c>
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	4631      	mov	r1, r6
 8007ed8:	4628      	mov	r0, r5
 8007eda:	4a35      	ldr	r2, [pc, #212]	; (8007fb0 <_printf_float+0x2e0>)
 8007edc:	47b8      	blx	r7
 8007ede:	3001      	adds	r0, #1
 8007ee0:	f43f af51 	beq.w	8007d86 <_printf_float+0xb6>
 8007ee4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	db02      	blt.n	8007ef2 <_printf_float+0x222>
 8007eec:	6823      	ldr	r3, [r4, #0]
 8007eee:	07d8      	lsls	r0, r3, #31
 8007ef0:	d50f      	bpl.n	8007f12 <_printf_float+0x242>
 8007ef2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ef6:	4631      	mov	r1, r6
 8007ef8:	4628      	mov	r0, r5
 8007efa:	47b8      	blx	r7
 8007efc:	3001      	adds	r0, #1
 8007efe:	f43f af42 	beq.w	8007d86 <_printf_float+0xb6>
 8007f02:	f04f 0800 	mov.w	r8, #0
 8007f06:	f104 091a 	add.w	r9, r4, #26
 8007f0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	4543      	cmp	r3, r8
 8007f10:	dc09      	bgt.n	8007f26 <_printf_float+0x256>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	079b      	lsls	r3, r3, #30
 8007f16:	f100 8104 	bmi.w	8008122 <_printf_float+0x452>
 8007f1a:	68e0      	ldr	r0, [r4, #12]
 8007f1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f1e:	4298      	cmp	r0, r3
 8007f20:	bfb8      	it	lt
 8007f22:	4618      	movlt	r0, r3
 8007f24:	e731      	b.n	8007d8a <_printf_float+0xba>
 8007f26:	2301      	movs	r3, #1
 8007f28:	464a      	mov	r2, r9
 8007f2a:	4631      	mov	r1, r6
 8007f2c:	4628      	mov	r0, r5
 8007f2e:	47b8      	blx	r7
 8007f30:	3001      	adds	r0, #1
 8007f32:	f43f af28 	beq.w	8007d86 <_printf_float+0xb6>
 8007f36:	f108 0801 	add.w	r8, r8, #1
 8007f3a:	e7e6      	b.n	8007f0a <_printf_float+0x23a>
 8007f3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	dc38      	bgt.n	8007fb4 <_printf_float+0x2e4>
 8007f42:	2301      	movs	r3, #1
 8007f44:	4631      	mov	r1, r6
 8007f46:	4628      	mov	r0, r5
 8007f48:	4a19      	ldr	r2, [pc, #100]	; (8007fb0 <_printf_float+0x2e0>)
 8007f4a:	47b8      	blx	r7
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	f43f af1a 	beq.w	8007d86 <_printf_float+0xb6>
 8007f52:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007f56:	4313      	orrs	r3, r2
 8007f58:	d102      	bne.n	8007f60 <_printf_float+0x290>
 8007f5a:	6823      	ldr	r3, [r4, #0]
 8007f5c:	07d9      	lsls	r1, r3, #31
 8007f5e:	d5d8      	bpl.n	8007f12 <_printf_float+0x242>
 8007f60:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f64:	4631      	mov	r1, r6
 8007f66:	4628      	mov	r0, r5
 8007f68:	47b8      	blx	r7
 8007f6a:	3001      	adds	r0, #1
 8007f6c:	f43f af0b 	beq.w	8007d86 <_printf_float+0xb6>
 8007f70:	f04f 0900 	mov.w	r9, #0
 8007f74:	f104 0a1a 	add.w	sl, r4, #26
 8007f78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f7a:	425b      	negs	r3, r3
 8007f7c:	454b      	cmp	r3, r9
 8007f7e:	dc01      	bgt.n	8007f84 <_printf_float+0x2b4>
 8007f80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007f82:	e794      	b.n	8007eae <_printf_float+0x1de>
 8007f84:	2301      	movs	r3, #1
 8007f86:	4652      	mov	r2, sl
 8007f88:	4631      	mov	r1, r6
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	47b8      	blx	r7
 8007f8e:	3001      	adds	r0, #1
 8007f90:	f43f aef9 	beq.w	8007d86 <_printf_float+0xb6>
 8007f94:	f109 0901 	add.w	r9, r9, #1
 8007f98:	e7ee      	b.n	8007f78 <_printf_float+0x2a8>
 8007f9a:	bf00      	nop
 8007f9c:	7fefffff 	.word	0x7fefffff
 8007fa0:	0800f786 	.word	0x0800f786
 8007fa4:	0800f78a 	.word	0x0800f78a
 8007fa8:	0800f78e 	.word	0x0800f78e
 8007fac:	0800f792 	.word	0x0800f792
 8007fb0:	0800f796 	.word	0x0800f796
 8007fb4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007fb6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	bfa8      	it	ge
 8007fbc:	461a      	movge	r2, r3
 8007fbe:	2a00      	cmp	r2, #0
 8007fc0:	4691      	mov	r9, r2
 8007fc2:	dc37      	bgt.n	8008034 <_printf_float+0x364>
 8007fc4:	f04f 0b00 	mov.w	fp, #0
 8007fc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fcc:	f104 021a 	add.w	r2, r4, #26
 8007fd0:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007fd4:	ebaa 0309 	sub.w	r3, sl, r9
 8007fd8:	455b      	cmp	r3, fp
 8007fda:	dc33      	bgt.n	8008044 <_printf_float+0x374>
 8007fdc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007fe0:	429a      	cmp	r2, r3
 8007fe2:	db3b      	blt.n	800805c <_printf_float+0x38c>
 8007fe4:	6823      	ldr	r3, [r4, #0]
 8007fe6:	07da      	lsls	r2, r3, #31
 8007fe8:	d438      	bmi.n	800805c <_printf_float+0x38c>
 8007fea:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8007fee:	eba2 0903 	sub.w	r9, r2, r3
 8007ff2:	eba2 020a 	sub.w	r2, r2, sl
 8007ff6:	4591      	cmp	r9, r2
 8007ff8:	bfa8      	it	ge
 8007ffa:	4691      	movge	r9, r2
 8007ffc:	f1b9 0f00 	cmp.w	r9, #0
 8008000:	dc34      	bgt.n	800806c <_printf_float+0x39c>
 8008002:	f04f 0800 	mov.w	r8, #0
 8008006:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800800a:	f104 0a1a 	add.w	sl, r4, #26
 800800e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008012:	1a9b      	subs	r3, r3, r2
 8008014:	eba3 0309 	sub.w	r3, r3, r9
 8008018:	4543      	cmp	r3, r8
 800801a:	f77f af7a 	ble.w	8007f12 <_printf_float+0x242>
 800801e:	2301      	movs	r3, #1
 8008020:	4652      	mov	r2, sl
 8008022:	4631      	mov	r1, r6
 8008024:	4628      	mov	r0, r5
 8008026:	47b8      	blx	r7
 8008028:	3001      	adds	r0, #1
 800802a:	f43f aeac 	beq.w	8007d86 <_printf_float+0xb6>
 800802e:	f108 0801 	add.w	r8, r8, #1
 8008032:	e7ec      	b.n	800800e <_printf_float+0x33e>
 8008034:	4613      	mov	r3, r2
 8008036:	4631      	mov	r1, r6
 8008038:	4642      	mov	r2, r8
 800803a:	4628      	mov	r0, r5
 800803c:	47b8      	blx	r7
 800803e:	3001      	adds	r0, #1
 8008040:	d1c0      	bne.n	8007fc4 <_printf_float+0x2f4>
 8008042:	e6a0      	b.n	8007d86 <_printf_float+0xb6>
 8008044:	2301      	movs	r3, #1
 8008046:	4631      	mov	r1, r6
 8008048:	4628      	mov	r0, r5
 800804a:	920b      	str	r2, [sp, #44]	; 0x2c
 800804c:	47b8      	blx	r7
 800804e:	3001      	adds	r0, #1
 8008050:	f43f ae99 	beq.w	8007d86 <_printf_float+0xb6>
 8008054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008056:	f10b 0b01 	add.w	fp, fp, #1
 800805a:	e7b9      	b.n	8007fd0 <_printf_float+0x300>
 800805c:	4631      	mov	r1, r6
 800805e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008062:	4628      	mov	r0, r5
 8008064:	47b8      	blx	r7
 8008066:	3001      	adds	r0, #1
 8008068:	d1bf      	bne.n	8007fea <_printf_float+0x31a>
 800806a:	e68c      	b.n	8007d86 <_printf_float+0xb6>
 800806c:	464b      	mov	r3, r9
 800806e:	4631      	mov	r1, r6
 8008070:	4628      	mov	r0, r5
 8008072:	eb08 020a 	add.w	r2, r8, sl
 8008076:	47b8      	blx	r7
 8008078:	3001      	adds	r0, #1
 800807a:	d1c2      	bne.n	8008002 <_printf_float+0x332>
 800807c:	e683      	b.n	8007d86 <_printf_float+0xb6>
 800807e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008080:	2a01      	cmp	r2, #1
 8008082:	dc01      	bgt.n	8008088 <_printf_float+0x3b8>
 8008084:	07db      	lsls	r3, r3, #31
 8008086:	d539      	bpl.n	80080fc <_printf_float+0x42c>
 8008088:	2301      	movs	r3, #1
 800808a:	4642      	mov	r2, r8
 800808c:	4631      	mov	r1, r6
 800808e:	4628      	mov	r0, r5
 8008090:	47b8      	blx	r7
 8008092:	3001      	adds	r0, #1
 8008094:	f43f ae77 	beq.w	8007d86 <_printf_float+0xb6>
 8008098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800809c:	4631      	mov	r1, r6
 800809e:	4628      	mov	r0, r5
 80080a0:	47b8      	blx	r7
 80080a2:	3001      	adds	r0, #1
 80080a4:	f43f ae6f 	beq.w	8007d86 <_printf_float+0xb6>
 80080a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80080ac:	2200      	movs	r2, #0
 80080ae:	2300      	movs	r3, #0
 80080b0:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 80080b4:	f7f8 fce4 	bl	8000a80 <__aeabi_dcmpeq>
 80080b8:	b9d8      	cbnz	r0, 80080f2 <_printf_float+0x422>
 80080ba:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 80080be:	f108 0201 	add.w	r2, r8, #1
 80080c2:	4631      	mov	r1, r6
 80080c4:	4628      	mov	r0, r5
 80080c6:	47b8      	blx	r7
 80080c8:	3001      	adds	r0, #1
 80080ca:	d10e      	bne.n	80080ea <_printf_float+0x41a>
 80080cc:	e65b      	b.n	8007d86 <_printf_float+0xb6>
 80080ce:	2301      	movs	r3, #1
 80080d0:	464a      	mov	r2, r9
 80080d2:	4631      	mov	r1, r6
 80080d4:	4628      	mov	r0, r5
 80080d6:	47b8      	blx	r7
 80080d8:	3001      	adds	r0, #1
 80080da:	f43f ae54 	beq.w	8007d86 <_printf_float+0xb6>
 80080de:	f108 0801 	add.w	r8, r8, #1
 80080e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80080e4:	3b01      	subs	r3, #1
 80080e6:	4543      	cmp	r3, r8
 80080e8:	dcf1      	bgt.n	80080ce <_printf_float+0x3fe>
 80080ea:	4653      	mov	r3, sl
 80080ec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080f0:	e6de      	b.n	8007eb0 <_printf_float+0x1e0>
 80080f2:	f04f 0800 	mov.w	r8, #0
 80080f6:	f104 091a 	add.w	r9, r4, #26
 80080fa:	e7f2      	b.n	80080e2 <_printf_float+0x412>
 80080fc:	2301      	movs	r3, #1
 80080fe:	4642      	mov	r2, r8
 8008100:	e7df      	b.n	80080c2 <_printf_float+0x3f2>
 8008102:	2301      	movs	r3, #1
 8008104:	464a      	mov	r2, r9
 8008106:	4631      	mov	r1, r6
 8008108:	4628      	mov	r0, r5
 800810a:	47b8      	blx	r7
 800810c:	3001      	adds	r0, #1
 800810e:	f43f ae3a 	beq.w	8007d86 <_printf_float+0xb6>
 8008112:	f108 0801 	add.w	r8, r8, #1
 8008116:	68e3      	ldr	r3, [r4, #12]
 8008118:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800811a:	1a5b      	subs	r3, r3, r1
 800811c:	4543      	cmp	r3, r8
 800811e:	dcf0      	bgt.n	8008102 <_printf_float+0x432>
 8008120:	e6fb      	b.n	8007f1a <_printf_float+0x24a>
 8008122:	f04f 0800 	mov.w	r8, #0
 8008126:	f104 0919 	add.w	r9, r4, #25
 800812a:	e7f4      	b.n	8008116 <_printf_float+0x446>

0800812c <_printf_common>:
 800812c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008130:	4616      	mov	r6, r2
 8008132:	4699      	mov	r9, r3
 8008134:	688a      	ldr	r2, [r1, #8]
 8008136:	690b      	ldr	r3, [r1, #16]
 8008138:	4607      	mov	r7, r0
 800813a:	4293      	cmp	r3, r2
 800813c:	bfb8      	it	lt
 800813e:	4613      	movlt	r3, r2
 8008140:	6033      	str	r3, [r6, #0]
 8008142:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008146:	460c      	mov	r4, r1
 8008148:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800814c:	b10a      	cbz	r2, 8008152 <_printf_common+0x26>
 800814e:	3301      	adds	r3, #1
 8008150:	6033      	str	r3, [r6, #0]
 8008152:	6823      	ldr	r3, [r4, #0]
 8008154:	0699      	lsls	r1, r3, #26
 8008156:	bf42      	ittt	mi
 8008158:	6833      	ldrmi	r3, [r6, #0]
 800815a:	3302      	addmi	r3, #2
 800815c:	6033      	strmi	r3, [r6, #0]
 800815e:	6825      	ldr	r5, [r4, #0]
 8008160:	f015 0506 	ands.w	r5, r5, #6
 8008164:	d106      	bne.n	8008174 <_printf_common+0x48>
 8008166:	f104 0a19 	add.w	sl, r4, #25
 800816a:	68e3      	ldr	r3, [r4, #12]
 800816c:	6832      	ldr	r2, [r6, #0]
 800816e:	1a9b      	subs	r3, r3, r2
 8008170:	42ab      	cmp	r3, r5
 8008172:	dc2b      	bgt.n	80081cc <_printf_common+0xa0>
 8008174:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008178:	1e13      	subs	r3, r2, #0
 800817a:	6822      	ldr	r2, [r4, #0]
 800817c:	bf18      	it	ne
 800817e:	2301      	movne	r3, #1
 8008180:	0692      	lsls	r2, r2, #26
 8008182:	d430      	bmi.n	80081e6 <_printf_common+0xba>
 8008184:	4649      	mov	r1, r9
 8008186:	4638      	mov	r0, r7
 8008188:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800818c:	47c0      	blx	r8
 800818e:	3001      	adds	r0, #1
 8008190:	d023      	beq.n	80081da <_printf_common+0xae>
 8008192:	6823      	ldr	r3, [r4, #0]
 8008194:	6922      	ldr	r2, [r4, #16]
 8008196:	f003 0306 	and.w	r3, r3, #6
 800819a:	2b04      	cmp	r3, #4
 800819c:	bf14      	ite	ne
 800819e:	2500      	movne	r5, #0
 80081a0:	6833      	ldreq	r3, [r6, #0]
 80081a2:	f04f 0600 	mov.w	r6, #0
 80081a6:	bf08      	it	eq
 80081a8:	68e5      	ldreq	r5, [r4, #12]
 80081aa:	f104 041a 	add.w	r4, r4, #26
 80081ae:	bf08      	it	eq
 80081b0:	1aed      	subeq	r5, r5, r3
 80081b2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80081b6:	bf08      	it	eq
 80081b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081bc:	4293      	cmp	r3, r2
 80081be:	bfc4      	itt	gt
 80081c0:	1a9b      	subgt	r3, r3, r2
 80081c2:	18ed      	addgt	r5, r5, r3
 80081c4:	42b5      	cmp	r5, r6
 80081c6:	d11a      	bne.n	80081fe <_printf_common+0xd2>
 80081c8:	2000      	movs	r0, #0
 80081ca:	e008      	b.n	80081de <_printf_common+0xb2>
 80081cc:	2301      	movs	r3, #1
 80081ce:	4652      	mov	r2, sl
 80081d0:	4649      	mov	r1, r9
 80081d2:	4638      	mov	r0, r7
 80081d4:	47c0      	blx	r8
 80081d6:	3001      	adds	r0, #1
 80081d8:	d103      	bne.n	80081e2 <_printf_common+0xb6>
 80081da:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081e2:	3501      	adds	r5, #1
 80081e4:	e7c1      	b.n	800816a <_printf_common+0x3e>
 80081e6:	2030      	movs	r0, #48	; 0x30
 80081e8:	18e1      	adds	r1, r4, r3
 80081ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081ee:	1c5a      	adds	r2, r3, #1
 80081f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081f4:	4422      	add	r2, r4
 80081f6:	3302      	adds	r3, #2
 80081f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081fc:	e7c2      	b.n	8008184 <_printf_common+0x58>
 80081fe:	2301      	movs	r3, #1
 8008200:	4622      	mov	r2, r4
 8008202:	4649      	mov	r1, r9
 8008204:	4638      	mov	r0, r7
 8008206:	47c0      	blx	r8
 8008208:	3001      	adds	r0, #1
 800820a:	d0e6      	beq.n	80081da <_printf_common+0xae>
 800820c:	3601      	adds	r6, #1
 800820e:	e7d9      	b.n	80081c4 <_printf_common+0x98>

08008210 <_printf_i>:
 8008210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008214:	7e0f      	ldrb	r7, [r1, #24]
 8008216:	4691      	mov	r9, r2
 8008218:	2f78      	cmp	r7, #120	; 0x78
 800821a:	4680      	mov	r8, r0
 800821c:	460c      	mov	r4, r1
 800821e:	469a      	mov	sl, r3
 8008220:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008222:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008226:	d807      	bhi.n	8008238 <_printf_i+0x28>
 8008228:	2f62      	cmp	r7, #98	; 0x62
 800822a:	d80a      	bhi.n	8008242 <_printf_i+0x32>
 800822c:	2f00      	cmp	r7, #0
 800822e:	f000 80d5 	beq.w	80083dc <_printf_i+0x1cc>
 8008232:	2f58      	cmp	r7, #88	; 0x58
 8008234:	f000 80c1 	beq.w	80083ba <_printf_i+0x1aa>
 8008238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800823c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008240:	e03a      	b.n	80082b8 <_printf_i+0xa8>
 8008242:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008246:	2b15      	cmp	r3, #21
 8008248:	d8f6      	bhi.n	8008238 <_printf_i+0x28>
 800824a:	a101      	add	r1, pc, #4	; (adr r1, 8008250 <_printf_i+0x40>)
 800824c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008250:	080082a9 	.word	0x080082a9
 8008254:	080082bd 	.word	0x080082bd
 8008258:	08008239 	.word	0x08008239
 800825c:	08008239 	.word	0x08008239
 8008260:	08008239 	.word	0x08008239
 8008264:	08008239 	.word	0x08008239
 8008268:	080082bd 	.word	0x080082bd
 800826c:	08008239 	.word	0x08008239
 8008270:	08008239 	.word	0x08008239
 8008274:	08008239 	.word	0x08008239
 8008278:	08008239 	.word	0x08008239
 800827c:	080083c3 	.word	0x080083c3
 8008280:	080082e9 	.word	0x080082e9
 8008284:	0800837d 	.word	0x0800837d
 8008288:	08008239 	.word	0x08008239
 800828c:	08008239 	.word	0x08008239
 8008290:	080083e5 	.word	0x080083e5
 8008294:	08008239 	.word	0x08008239
 8008298:	080082e9 	.word	0x080082e9
 800829c:	08008239 	.word	0x08008239
 80082a0:	08008239 	.word	0x08008239
 80082a4:	08008385 	.word	0x08008385
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	1d1a      	adds	r2, r3, #4
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	602a      	str	r2, [r5, #0]
 80082b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082b8:	2301      	movs	r3, #1
 80082ba:	e0a0      	b.n	80083fe <_printf_i+0x1ee>
 80082bc:	6820      	ldr	r0, [r4, #0]
 80082be:	682b      	ldr	r3, [r5, #0]
 80082c0:	0607      	lsls	r7, r0, #24
 80082c2:	f103 0104 	add.w	r1, r3, #4
 80082c6:	6029      	str	r1, [r5, #0]
 80082c8:	d501      	bpl.n	80082ce <_printf_i+0xbe>
 80082ca:	681e      	ldr	r6, [r3, #0]
 80082cc:	e003      	b.n	80082d6 <_printf_i+0xc6>
 80082ce:	0646      	lsls	r6, r0, #25
 80082d0:	d5fb      	bpl.n	80082ca <_printf_i+0xba>
 80082d2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	da03      	bge.n	80082e2 <_printf_i+0xd2>
 80082da:	232d      	movs	r3, #45	; 0x2d
 80082dc:	4276      	negs	r6, r6
 80082de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e2:	230a      	movs	r3, #10
 80082e4:	4859      	ldr	r0, [pc, #356]	; (800844c <_printf_i+0x23c>)
 80082e6:	e012      	b.n	800830e <_printf_i+0xfe>
 80082e8:	682b      	ldr	r3, [r5, #0]
 80082ea:	6820      	ldr	r0, [r4, #0]
 80082ec:	1d19      	adds	r1, r3, #4
 80082ee:	6029      	str	r1, [r5, #0]
 80082f0:	0605      	lsls	r5, r0, #24
 80082f2:	d501      	bpl.n	80082f8 <_printf_i+0xe8>
 80082f4:	681e      	ldr	r6, [r3, #0]
 80082f6:	e002      	b.n	80082fe <_printf_i+0xee>
 80082f8:	0641      	lsls	r1, r0, #25
 80082fa:	d5fb      	bpl.n	80082f4 <_printf_i+0xe4>
 80082fc:	881e      	ldrh	r6, [r3, #0]
 80082fe:	2f6f      	cmp	r7, #111	; 0x6f
 8008300:	bf0c      	ite	eq
 8008302:	2308      	moveq	r3, #8
 8008304:	230a      	movne	r3, #10
 8008306:	4851      	ldr	r0, [pc, #324]	; (800844c <_printf_i+0x23c>)
 8008308:	2100      	movs	r1, #0
 800830a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800830e:	6865      	ldr	r5, [r4, #4]
 8008310:	2d00      	cmp	r5, #0
 8008312:	bfa8      	it	ge
 8008314:	6821      	ldrge	r1, [r4, #0]
 8008316:	60a5      	str	r5, [r4, #8]
 8008318:	bfa4      	itt	ge
 800831a:	f021 0104 	bicge.w	r1, r1, #4
 800831e:	6021      	strge	r1, [r4, #0]
 8008320:	b90e      	cbnz	r6, 8008326 <_printf_i+0x116>
 8008322:	2d00      	cmp	r5, #0
 8008324:	d04b      	beq.n	80083be <_printf_i+0x1ae>
 8008326:	4615      	mov	r5, r2
 8008328:	fbb6 f1f3 	udiv	r1, r6, r3
 800832c:	fb03 6711 	mls	r7, r3, r1, r6
 8008330:	5dc7      	ldrb	r7, [r0, r7]
 8008332:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008336:	4637      	mov	r7, r6
 8008338:	42bb      	cmp	r3, r7
 800833a:	460e      	mov	r6, r1
 800833c:	d9f4      	bls.n	8008328 <_printf_i+0x118>
 800833e:	2b08      	cmp	r3, #8
 8008340:	d10b      	bne.n	800835a <_printf_i+0x14a>
 8008342:	6823      	ldr	r3, [r4, #0]
 8008344:	07de      	lsls	r6, r3, #31
 8008346:	d508      	bpl.n	800835a <_printf_i+0x14a>
 8008348:	6923      	ldr	r3, [r4, #16]
 800834a:	6861      	ldr	r1, [r4, #4]
 800834c:	4299      	cmp	r1, r3
 800834e:	bfde      	ittt	le
 8008350:	2330      	movle	r3, #48	; 0x30
 8008352:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008356:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800835a:	1b52      	subs	r2, r2, r5
 800835c:	6122      	str	r2, [r4, #16]
 800835e:	464b      	mov	r3, r9
 8008360:	4621      	mov	r1, r4
 8008362:	4640      	mov	r0, r8
 8008364:	f8cd a000 	str.w	sl, [sp]
 8008368:	aa03      	add	r2, sp, #12
 800836a:	f7ff fedf 	bl	800812c <_printf_common>
 800836e:	3001      	adds	r0, #1
 8008370:	d14a      	bne.n	8008408 <_printf_i+0x1f8>
 8008372:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008376:	b004      	add	sp, #16
 8008378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800837c:	6823      	ldr	r3, [r4, #0]
 800837e:	f043 0320 	orr.w	r3, r3, #32
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	2778      	movs	r7, #120	; 0x78
 8008386:	4832      	ldr	r0, [pc, #200]	; (8008450 <_printf_i+0x240>)
 8008388:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800838c:	6823      	ldr	r3, [r4, #0]
 800838e:	6829      	ldr	r1, [r5, #0]
 8008390:	061f      	lsls	r7, r3, #24
 8008392:	f851 6b04 	ldr.w	r6, [r1], #4
 8008396:	d402      	bmi.n	800839e <_printf_i+0x18e>
 8008398:	065f      	lsls	r7, r3, #25
 800839a:	bf48      	it	mi
 800839c:	b2b6      	uxthmi	r6, r6
 800839e:	07df      	lsls	r7, r3, #31
 80083a0:	bf48      	it	mi
 80083a2:	f043 0320 	orrmi.w	r3, r3, #32
 80083a6:	6029      	str	r1, [r5, #0]
 80083a8:	bf48      	it	mi
 80083aa:	6023      	strmi	r3, [r4, #0]
 80083ac:	b91e      	cbnz	r6, 80083b6 <_printf_i+0x1a6>
 80083ae:	6823      	ldr	r3, [r4, #0]
 80083b0:	f023 0320 	bic.w	r3, r3, #32
 80083b4:	6023      	str	r3, [r4, #0]
 80083b6:	2310      	movs	r3, #16
 80083b8:	e7a6      	b.n	8008308 <_printf_i+0xf8>
 80083ba:	4824      	ldr	r0, [pc, #144]	; (800844c <_printf_i+0x23c>)
 80083bc:	e7e4      	b.n	8008388 <_printf_i+0x178>
 80083be:	4615      	mov	r5, r2
 80083c0:	e7bd      	b.n	800833e <_printf_i+0x12e>
 80083c2:	682b      	ldr	r3, [r5, #0]
 80083c4:	6826      	ldr	r6, [r4, #0]
 80083c6:	1d18      	adds	r0, r3, #4
 80083c8:	6961      	ldr	r1, [r4, #20]
 80083ca:	6028      	str	r0, [r5, #0]
 80083cc:	0635      	lsls	r5, r6, #24
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	d501      	bpl.n	80083d6 <_printf_i+0x1c6>
 80083d2:	6019      	str	r1, [r3, #0]
 80083d4:	e002      	b.n	80083dc <_printf_i+0x1cc>
 80083d6:	0670      	lsls	r0, r6, #25
 80083d8:	d5fb      	bpl.n	80083d2 <_printf_i+0x1c2>
 80083da:	8019      	strh	r1, [r3, #0]
 80083dc:	2300      	movs	r3, #0
 80083de:	4615      	mov	r5, r2
 80083e0:	6123      	str	r3, [r4, #16]
 80083e2:	e7bc      	b.n	800835e <_printf_i+0x14e>
 80083e4:	682b      	ldr	r3, [r5, #0]
 80083e6:	2100      	movs	r1, #0
 80083e8:	1d1a      	adds	r2, r3, #4
 80083ea:	602a      	str	r2, [r5, #0]
 80083ec:	681d      	ldr	r5, [r3, #0]
 80083ee:	6862      	ldr	r2, [r4, #4]
 80083f0:	4628      	mov	r0, r5
 80083f2:	f000 fd20 	bl	8008e36 <memchr>
 80083f6:	b108      	cbz	r0, 80083fc <_printf_i+0x1ec>
 80083f8:	1b40      	subs	r0, r0, r5
 80083fa:	6060      	str	r0, [r4, #4]
 80083fc:	6863      	ldr	r3, [r4, #4]
 80083fe:	6123      	str	r3, [r4, #16]
 8008400:	2300      	movs	r3, #0
 8008402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008406:	e7aa      	b.n	800835e <_printf_i+0x14e>
 8008408:	462a      	mov	r2, r5
 800840a:	4649      	mov	r1, r9
 800840c:	4640      	mov	r0, r8
 800840e:	6923      	ldr	r3, [r4, #16]
 8008410:	47d0      	blx	sl
 8008412:	3001      	adds	r0, #1
 8008414:	d0ad      	beq.n	8008372 <_printf_i+0x162>
 8008416:	6823      	ldr	r3, [r4, #0]
 8008418:	079b      	lsls	r3, r3, #30
 800841a:	d413      	bmi.n	8008444 <_printf_i+0x234>
 800841c:	68e0      	ldr	r0, [r4, #12]
 800841e:	9b03      	ldr	r3, [sp, #12]
 8008420:	4298      	cmp	r0, r3
 8008422:	bfb8      	it	lt
 8008424:	4618      	movlt	r0, r3
 8008426:	e7a6      	b.n	8008376 <_printf_i+0x166>
 8008428:	2301      	movs	r3, #1
 800842a:	4632      	mov	r2, r6
 800842c:	4649      	mov	r1, r9
 800842e:	4640      	mov	r0, r8
 8008430:	47d0      	blx	sl
 8008432:	3001      	adds	r0, #1
 8008434:	d09d      	beq.n	8008372 <_printf_i+0x162>
 8008436:	3501      	adds	r5, #1
 8008438:	68e3      	ldr	r3, [r4, #12]
 800843a:	9903      	ldr	r1, [sp, #12]
 800843c:	1a5b      	subs	r3, r3, r1
 800843e:	42ab      	cmp	r3, r5
 8008440:	dcf2      	bgt.n	8008428 <_printf_i+0x218>
 8008442:	e7eb      	b.n	800841c <_printf_i+0x20c>
 8008444:	2500      	movs	r5, #0
 8008446:	f104 0619 	add.w	r6, r4, #25
 800844a:	e7f5      	b.n	8008438 <_printf_i+0x228>
 800844c:	0800f798 	.word	0x0800f798
 8008450:	0800f7a9 	.word	0x0800f7a9

08008454 <_scanf_float>:
 8008454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008458:	b087      	sub	sp, #28
 800845a:	9303      	str	r3, [sp, #12]
 800845c:	688b      	ldr	r3, [r1, #8]
 800845e:	4617      	mov	r7, r2
 8008460:	1e5a      	subs	r2, r3, #1
 8008462:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8008466:	bf85      	ittet	hi
 8008468:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800846c:	195b      	addhi	r3, r3, r5
 800846e:	2300      	movls	r3, #0
 8008470:	9302      	strhi	r3, [sp, #8]
 8008472:	bf88      	it	hi
 8008474:	f240 135d 	movwhi	r3, #349	; 0x15d
 8008478:	468b      	mov	fp, r1
 800847a:	f04f 0500 	mov.w	r5, #0
 800847e:	bf8c      	ite	hi
 8008480:	608b      	strhi	r3, [r1, #8]
 8008482:	9302      	strls	r3, [sp, #8]
 8008484:	680b      	ldr	r3, [r1, #0]
 8008486:	4680      	mov	r8, r0
 8008488:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800848c:	f84b 3b1c 	str.w	r3, [fp], #28
 8008490:	460c      	mov	r4, r1
 8008492:	465e      	mov	r6, fp
 8008494:	46aa      	mov	sl, r5
 8008496:	46a9      	mov	r9, r5
 8008498:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800849c:	9501      	str	r5, [sp, #4]
 800849e:	68a2      	ldr	r2, [r4, #8]
 80084a0:	b152      	cbz	r2, 80084b8 <_scanf_float+0x64>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	2b4e      	cmp	r3, #78	; 0x4e
 80084a8:	d864      	bhi.n	8008574 <_scanf_float+0x120>
 80084aa:	2b40      	cmp	r3, #64	; 0x40
 80084ac:	d83c      	bhi.n	8008528 <_scanf_float+0xd4>
 80084ae:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80084b2:	b2c8      	uxtb	r0, r1
 80084b4:	280e      	cmp	r0, #14
 80084b6:	d93a      	bls.n	800852e <_scanf_float+0xda>
 80084b8:	f1b9 0f00 	cmp.w	r9, #0
 80084bc:	d003      	beq.n	80084c6 <_scanf_float+0x72>
 80084be:	6823      	ldr	r3, [r4, #0]
 80084c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80084c4:	6023      	str	r3, [r4, #0]
 80084c6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80084ca:	f1ba 0f01 	cmp.w	sl, #1
 80084ce:	f200 8113 	bhi.w	80086f8 <_scanf_float+0x2a4>
 80084d2:	455e      	cmp	r6, fp
 80084d4:	f200 8105 	bhi.w	80086e2 <_scanf_float+0x28e>
 80084d8:	2501      	movs	r5, #1
 80084da:	4628      	mov	r0, r5
 80084dc:	b007      	add	sp, #28
 80084de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084e2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80084e6:	2a0d      	cmp	r2, #13
 80084e8:	d8e6      	bhi.n	80084b8 <_scanf_float+0x64>
 80084ea:	a101      	add	r1, pc, #4	; (adr r1, 80084f0 <_scanf_float+0x9c>)
 80084ec:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80084f0:	0800862f 	.word	0x0800862f
 80084f4:	080084b9 	.word	0x080084b9
 80084f8:	080084b9 	.word	0x080084b9
 80084fc:	080084b9 	.word	0x080084b9
 8008500:	0800868f 	.word	0x0800868f
 8008504:	08008667 	.word	0x08008667
 8008508:	080084b9 	.word	0x080084b9
 800850c:	080084b9 	.word	0x080084b9
 8008510:	0800863d 	.word	0x0800863d
 8008514:	080084b9 	.word	0x080084b9
 8008518:	080084b9 	.word	0x080084b9
 800851c:	080084b9 	.word	0x080084b9
 8008520:	080084b9 	.word	0x080084b9
 8008524:	080085f5 	.word	0x080085f5
 8008528:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800852c:	e7db      	b.n	80084e6 <_scanf_float+0x92>
 800852e:	290e      	cmp	r1, #14
 8008530:	d8c2      	bhi.n	80084b8 <_scanf_float+0x64>
 8008532:	a001      	add	r0, pc, #4	; (adr r0, 8008538 <_scanf_float+0xe4>)
 8008534:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008538:	080085e7 	.word	0x080085e7
 800853c:	080084b9 	.word	0x080084b9
 8008540:	080085e7 	.word	0x080085e7
 8008544:	0800867b 	.word	0x0800867b
 8008548:	080084b9 	.word	0x080084b9
 800854c:	08008595 	.word	0x08008595
 8008550:	080085d1 	.word	0x080085d1
 8008554:	080085d1 	.word	0x080085d1
 8008558:	080085d1 	.word	0x080085d1
 800855c:	080085d1 	.word	0x080085d1
 8008560:	080085d1 	.word	0x080085d1
 8008564:	080085d1 	.word	0x080085d1
 8008568:	080085d1 	.word	0x080085d1
 800856c:	080085d1 	.word	0x080085d1
 8008570:	080085d1 	.word	0x080085d1
 8008574:	2b6e      	cmp	r3, #110	; 0x6e
 8008576:	d809      	bhi.n	800858c <_scanf_float+0x138>
 8008578:	2b60      	cmp	r3, #96	; 0x60
 800857a:	d8b2      	bhi.n	80084e2 <_scanf_float+0x8e>
 800857c:	2b54      	cmp	r3, #84	; 0x54
 800857e:	d077      	beq.n	8008670 <_scanf_float+0x21c>
 8008580:	2b59      	cmp	r3, #89	; 0x59
 8008582:	d199      	bne.n	80084b8 <_scanf_float+0x64>
 8008584:	2d07      	cmp	r5, #7
 8008586:	d197      	bne.n	80084b8 <_scanf_float+0x64>
 8008588:	2508      	movs	r5, #8
 800858a:	e029      	b.n	80085e0 <_scanf_float+0x18c>
 800858c:	2b74      	cmp	r3, #116	; 0x74
 800858e:	d06f      	beq.n	8008670 <_scanf_float+0x21c>
 8008590:	2b79      	cmp	r3, #121	; 0x79
 8008592:	e7f6      	b.n	8008582 <_scanf_float+0x12e>
 8008594:	6821      	ldr	r1, [r4, #0]
 8008596:	05c8      	lsls	r0, r1, #23
 8008598:	d51a      	bpl.n	80085d0 <_scanf_float+0x17c>
 800859a:	9b02      	ldr	r3, [sp, #8]
 800859c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80085a0:	6021      	str	r1, [r4, #0]
 80085a2:	f109 0901 	add.w	r9, r9, #1
 80085a6:	b11b      	cbz	r3, 80085b0 <_scanf_float+0x15c>
 80085a8:	3b01      	subs	r3, #1
 80085aa:	3201      	adds	r2, #1
 80085ac:	9302      	str	r3, [sp, #8]
 80085ae:	60a2      	str	r2, [r4, #8]
 80085b0:	68a3      	ldr	r3, [r4, #8]
 80085b2:	3b01      	subs	r3, #1
 80085b4:	60a3      	str	r3, [r4, #8]
 80085b6:	6923      	ldr	r3, [r4, #16]
 80085b8:	3301      	adds	r3, #1
 80085ba:	6123      	str	r3, [r4, #16]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	3b01      	subs	r3, #1
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	607b      	str	r3, [r7, #4]
 80085c4:	f340 8084 	ble.w	80086d0 <_scanf_float+0x27c>
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	3301      	adds	r3, #1
 80085cc:	603b      	str	r3, [r7, #0]
 80085ce:	e766      	b.n	800849e <_scanf_float+0x4a>
 80085d0:	eb1a 0f05 	cmn.w	sl, r5
 80085d4:	f47f af70 	bne.w	80084b8 <_scanf_float+0x64>
 80085d8:	6822      	ldr	r2, [r4, #0]
 80085da:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80085de:	6022      	str	r2, [r4, #0]
 80085e0:	f806 3b01 	strb.w	r3, [r6], #1
 80085e4:	e7e4      	b.n	80085b0 <_scanf_float+0x15c>
 80085e6:	6822      	ldr	r2, [r4, #0]
 80085e8:	0610      	lsls	r0, r2, #24
 80085ea:	f57f af65 	bpl.w	80084b8 <_scanf_float+0x64>
 80085ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80085f2:	e7f4      	b.n	80085de <_scanf_float+0x18a>
 80085f4:	f1ba 0f00 	cmp.w	sl, #0
 80085f8:	d10e      	bne.n	8008618 <_scanf_float+0x1c4>
 80085fa:	f1b9 0f00 	cmp.w	r9, #0
 80085fe:	d10e      	bne.n	800861e <_scanf_float+0x1ca>
 8008600:	6822      	ldr	r2, [r4, #0]
 8008602:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008606:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800860a:	d108      	bne.n	800861e <_scanf_float+0x1ca>
 800860c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008610:	f04f 0a01 	mov.w	sl, #1
 8008614:	6022      	str	r2, [r4, #0]
 8008616:	e7e3      	b.n	80085e0 <_scanf_float+0x18c>
 8008618:	f1ba 0f02 	cmp.w	sl, #2
 800861c:	d055      	beq.n	80086ca <_scanf_float+0x276>
 800861e:	2d01      	cmp	r5, #1
 8008620:	d002      	beq.n	8008628 <_scanf_float+0x1d4>
 8008622:	2d04      	cmp	r5, #4
 8008624:	f47f af48 	bne.w	80084b8 <_scanf_float+0x64>
 8008628:	3501      	adds	r5, #1
 800862a:	b2ed      	uxtb	r5, r5
 800862c:	e7d8      	b.n	80085e0 <_scanf_float+0x18c>
 800862e:	f1ba 0f01 	cmp.w	sl, #1
 8008632:	f47f af41 	bne.w	80084b8 <_scanf_float+0x64>
 8008636:	f04f 0a02 	mov.w	sl, #2
 800863a:	e7d1      	b.n	80085e0 <_scanf_float+0x18c>
 800863c:	b97d      	cbnz	r5, 800865e <_scanf_float+0x20a>
 800863e:	f1b9 0f00 	cmp.w	r9, #0
 8008642:	f47f af3c 	bne.w	80084be <_scanf_float+0x6a>
 8008646:	6822      	ldr	r2, [r4, #0]
 8008648:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800864c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008650:	f47f af39 	bne.w	80084c6 <_scanf_float+0x72>
 8008654:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008658:	2501      	movs	r5, #1
 800865a:	6022      	str	r2, [r4, #0]
 800865c:	e7c0      	b.n	80085e0 <_scanf_float+0x18c>
 800865e:	2d03      	cmp	r5, #3
 8008660:	d0e2      	beq.n	8008628 <_scanf_float+0x1d4>
 8008662:	2d05      	cmp	r5, #5
 8008664:	e7de      	b.n	8008624 <_scanf_float+0x1d0>
 8008666:	2d02      	cmp	r5, #2
 8008668:	f47f af26 	bne.w	80084b8 <_scanf_float+0x64>
 800866c:	2503      	movs	r5, #3
 800866e:	e7b7      	b.n	80085e0 <_scanf_float+0x18c>
 8008670:	2d06      	cmp	r5, #6
 8008672:	f47f af21 	bne.w	80084b8 <_scanf_float+0x64>
 8008676:	2507      	movs	r5, #7
 8008678:	e7b2      	b.n	80085e0 <_scanf_float+0x18c>
 800867a:	6822      	ldr	r2, [r4, #0]
 800867c:	0591      	lsls	r1, r2, #22
 800867e:	f57f af1b 	bpl.w	80084b8 <_scanf_float+0x64>
 8008682:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008686:	6022      	str	r2, [r4, #0]
 8008688:	f8cd 9004 	str.w	r9, [sp, #4]
 800868c:	e7a8      	b.n	80085e0 <_scanf_float+0x18c>
 800868e:	6822      	ldr	r2, [r4, #0]
 8008690:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008694:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008698:	d006      	beq.n	80086a8 <_scanf_float+0x254>
 800869a:	0550      	lsls	r0, r2, #21
 800869c:	f57f af0c 	bpl.w	80084b8 <_scanf_float+0x64>
 80086a0:	f1b9 0f00 	cmp.w	r9, #0
 80086a4:	f43f af0f 	beq.w	80084c6 <_scanf_float+0x72>
 80086a8:	0591      	lsls	r1, r2, #22
 80086aa:	bf58      	it	pl
 80086ac:	9901      	ldrpl	r1, [sp, #4]
 80086ae:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80086b2:	bf58      	it	pl
 80086b4:	eba9 0101 	subpl.w	r1, r9, r1
 80086b8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80086bc:	f04f 0900 	mov.w	r9, #0
 80086c0:	bf58      	it	pl
 80086c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80086c6:	6022      	str	r2, [r4, #0]
 80086c8:	e78a      	b.n	80085e0 <_scanf_float+0x18c>
 80086ca:	f04f 0a03 	mov.w	sl, #3
 80086ce:	e787      	b.n	80085e0 <_scanf_float+0x18c>
 80086d0:	4639      	mov	r1, r7
 80086d2:	4640      	mov	r0, r8
 80086d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80086d8:	4798      	blx	r3
 80086da:	2800      	cmp	r0, #0
 80086dc:	f43f aedf 	beq.w	800849e <_scanf_float+0x4a>
 80086e0:	e6ea      	b.n	80084b8 <_scanf_float+0x64>
 80086e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80086e6:	463a      	mov	r2, r7
 80086e8:	4640      	mov	r0, r8
 80086ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80086ee:	4798      	blx	r3
 80086f0:	6923      	ldr	r3, [r4, #16]
 80086f2:	3b01      	subs	r3, #1
 80086f4:	6123      	str	r3, [r4, #16]
 80086f6:	e6ec      	b.n	80084d2 <_scanf_float+0x7e>
 80086f8:	1e6b      	subs	r3, r5, #1
 80086fa:	2b06      	cmp	r3, #6
 80086fc:	d825      	bhi.n	800874a <_scanf_float+0x2f6>
 80086fe:	2d02      	cmp	r5, #2
 8008700:	d836      	bhi.n	8008770 <_scanf_float+0x31c>
 8008702:	455e      	cmp	r6, fp
 8008704:	f67f aee8 	bls.w	80084d8 <_scanf_float+0x84>
 8008708:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800870c:	463a      	mov	r2, r7
 800870e:	4640      	mov	r0, r8
 8008710:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008714:	4798      	blx	r3
 8008716:	6923      	ldr	r3, [r4, #16]
 8008718:	3b01      	subs	r3, #1
 800871a:	6123      	str	r3, [r4, #16]
 800871c:	e7f1      	b.n	8008702 <_scanf_float+0x2ae>
 800871e:	9802      	ldr	r0, [sp, #8]
 8008720:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008724:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008728:	463a      	mov	r2, r7
 800872a:	9002      	str	r0, [sp, #8]
 800872c:	4640      	mov	r0, r8
 800872e:	4798      	blx	r3
 8008730:	6923      	ldr	r3, [r4, #16]
 8008732:	3b01      	subs	r3, #1
 8008734:	6123      	str	r3, [r4, #16]
 8008736:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800873a:	fa5f fa8a 	uxtb.w	sl, sl
 800873e:	f1ba 0f02 	cmp.w	sl, #2
 8008742:	d1ec      	bne.n	800871e <_scanf_float+0x2ca>
 8008744:	3d03      	subs	r5, #3
 8008746:	b2ed      	uxtb	r5, r5
 8008748:	1b76      	subs	r6, r6, r5
 800874a:	6823      	ldr	r3, [r4, #0]
 800874c:	05da      	lsls	r2, r3, #23
 800874e:	d52f      	bpl.n	80087b0 <_scanf_float+0x35c>
 8008750:	055b      	lsls	r3, r3, #21
 8008752:	d510      	bpl.n	8008776 <_scanf_float+0x322>
 8008754:	455e      	cmp	r6, fp
 8008756:	f67f aebf 	bls.w	80084d8 <_scanf_float+0x84>
 800875a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800875e:	463a      	mov	r2, r7
 8008760:	4640      	mov	r0, r8
 8008762:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008766:	4798      	blx	r3
 8008768:	6923      	ldr	r3, [r4, #16]
 800876a:	3b01      	subs	r3, #1
 800876c:	6123      	str	r3, [r4, #16]
 800876e:	e7f1      	b.n	8008754 <_scanf_float+0x300>
 8008770:	46aa      	mov	sl, r5
 8008772:	9602      	str	r6, [sp, #8]
 8008774:	e7df      	b.n	8008736 <_scanf_float+0x2e2>
 8008776:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800877a:	6923      	ldr	r3, [r4, #16]
 800877c:	2965      	cmp	r1, #101	; 0x65
 800877e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8008782:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8008786:	6123      	str	r3, [r4, #16]
 8008788:	d00c      	beq.n	80087a4 <_scanf_float+0x350>
 800878a:	2945      	cmp	r1, #69	; 0x45
 800878c:	d00a      	beq.n	80087a4 <_scanf_float+0x350>
 800878e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008792:	463a      	mov	r2, r7
 8008794:	4640      	mov	r0, r8
 8008796:	4798      	blx	r3
 8008798:	6923      	ldr	r3, [r4, #16]
 800879a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800879e:	3b01      	subs	r3, #1
 80087a0:	1eb5      	subs	r5, r6, #2
 80087a2:	6123      	str	r3, [r4, #16]
 80087a4:	463a      	mov	r2, r7
 80087a6:	4640      	mov	r0, r8
 80087a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80087ac:	4798      	blx	r3
 80087ae:	462e      	mov	r6, r5
 80087b0:	6825      	ldr	r5, [r4, #0]
 80087b2:	f015 0510 	ands.w	r5, r5, #16
 80087b6:	d155      	bne.n	8008864 <_scanf_float+0x410>
 80087b8:	7035      	strb	r5, [r6, #0]
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80087c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80087c4:	d11d      	bne.n	8008802 <_scanf_float+0x3ae>
 80087c6:	9b01      	ldr	r3, [sp, #4]
 80087c8:	454b      	cmp	r3, r9
 80087ca:	eba3 0209 	sub.w	r2, r3, r9
 80087ce:	d125      	bne.n	800881c <_scanf_float+0x3c8>
 80087d0:	2200      	movs	r2, #0
 80087d2:	4659      	mov	r1, fp
 80087d4:	4640      	mov	r0, r8
 80087d6:	f002 fd5f 	bl	800b298 <_strtod_r>
 80087da:	9b03      	ldr	r3, [sp, #12]
 80087dc:	f8d4 c000 	ldr.w	ip, [r4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f01c 0f02 	tst.w	ip, #2
 80087e6:	4606      	mov	r6, r0
 80087e8:	460f      	mov	r7, r1
 80087ea:	f103 0204 	add.w	r2, r3, #4
 80087ee:	d020      	beq.n	8008832 <_scanf_float+0x3de>
 80087f0:	9903      	ldr	r1, [sp, #12]
 80087f2:	600a      	str	r2, [r1, #0]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	e9c3 6700 	strd	r6, r7, [r3]
 80087fa:	68e3      	ldr	r3, [r4, #12]
 80087fc:	3301      	adds	r3, #1
 80087fe:	60e3      	str	r3, [r4, #12]
 8008800:	e66b      	b.n	80084da <_scanf_float+0x86>
 8008802:	9b04      	ldr	r3, [sp, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d0e3      	beq.n	80087d0 <_scanf_float+0x37c>
 8008808:	9905      	ldr	r1, [sp, #20]
 800880a:	230a      	movs	r3, #10
 800880c:	462a      	mov	r2, r5
 800880e:	4640      	mov	r0, r8
 8008810:	3101      	adds	r1, #1
 8008812:	f002 fdc5 	bl	800b3a0 <_strtol_r>
 8008816:	9b04      	ldr	r3, [sp, #16]
 8008818:	9e05      	ldr	r6, [sp, #20]
 800881a:	1ac2      	subs	r2, r0, r3
 800881c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008820:	429e      	cmp	r6, r3
 8008822:	bf28      	it	cs
 8008824:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008828:	4630      	mov	r0, r6
 800882a:	490f      	ldr	r1, [pc, #60]	; (8008868 <_scanf_float+0x414>)
 800882c:	f000 f98c 	bl	8008b48 <siprintf>
 8008830:	e7ce      	b.n	80087d0 <_scanf_float+0x37c>
 8008832:	f01c 0f04 	tst.w	ip, #4
 8008836:	d1db      	bne.n	80087f0 <_scanf_float+0x39c>
 8008838:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800883c:	f8cc 2000 	str.w	r2, [ip]
 8008840:	f8d3 8000 	ldr.w	r8, [r3]
 8008844:	4602      	mov	r2, r0
 8008846:	460b      	mov	r3, r1
 8008848:	f7f8 f94c 	bl	8000ae4 <__aeabi_dcmpun>
 800884c:	b128      	cbz	r0, 800885a <_scanf_float+0x406>
 800884e:	4807      	ldr	r0, [pc, #28]	; (800886c <_scanf_float+0x418>)
 8008850:	f000 fb00 	bl	8008e54 <nanf>
 8008854:	f8c8 0000 	str.w	r0, [r8]
 8008858:	e7cf      	b.n	80087fa <_scanf_float+0x3a6>
 800885a:	4630      	mov	r0, r6
 800885c:	4639      	mov	r1, r7
 800885e:	f7f8 f99f 	bl	8000ba0 <__aeabi_d2f>
 8008862:	e7f7      	b.n	8008854 <_scanf_float+0x400>
 8008864:	2500      	movs	r5, #0
 8008866:	e638      	b.n	80084da <_scanf_float+0x86>
 8008868:	0800f7ba 	.word	0x0800f7ba
 800886c:	0800fb4d 	.word	0x0800fb4d

08008870 <std>:
 8008870:	2300      	movs	r3, #0
 8008872:	b510      	push	{r4, lr}
 8008874:	4604      	mov	r4, r0
 8008876:	e9c0 3300 	strd	r3, r3, [r0]
 800887a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800887e:	6083      	str	r3, [r0, #8]
 8008880:	8181      	strh	r1, [r0, #12]
 8008882:	6643      	str	r3, [r0, #100]	; 0x64
 8008884:	81c2      	strh	r2, [r0, #14]
 8008886:	6183      	str	r3, [r0, #24]
 8008888:	4619      	mov	r1, r3
 800888a:	2208      	movs	r2, #8
 800888c:	305c      	adds	r0, #92	; 0x5c
 800888e:	f000 fa53 	bl	8008d38 <memset>
 8008892:	4b0d      	ldr	r3, [pc, #52]	; (80088c8 <std+0x58>)
 8008894:	6224      	str	r4, [r4, #32]
 8008896:	6263      	str	r3, [r4, #36]	; 0x24
 8008898:	4b0c      	ldr	r3, [pc, #48]	; (80088cc <std+0x5c>)
 800889a:	62a3      	str	r3, [r4, #40]	; 0x28
 800889c:	4b0c      	ldr	r3, [pc, #48]	; (80088d0 <std+0x60>)
 800889e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80088a0:	4b0c      	ldr	r3, [pc, #48]	; (80088d4 <std+0x64>)
 80088a2:	6323      	str	r3, [r4, #48]	; 0x30
 80088a4:	4b0c      	ldr	r3, [pc, #48]	; (80088d8 <std+0x68>)
 80088a6:	429c      	cmp	r4, r3
 80088a8:	d006      	beq.n	80088b8 <std+0x48>
 80088aa:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80088ae:	4294      	cmp	r4, r2
 80088b0:	d002      	beq.n	80088b8 <std+0x48>
 80088b2:	33d0      	adds	r3, #208	; 0xd0
 80088b4:	429c      	cmp	r4, r3
 80088b6:	d105      	bne.n	80088c4 <std+0x54>
 80088b8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80088bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c0:	f000 bab6 	b.w	8008e30 <__retarget_lock_init_recursive>
 80088c4:	bd10      	pop	{r4, pc}
 80088c6:	bf00      	nop
 80088c8:	08008b89 	.word	0x08008b89
 80088cc:	08008bab 	.word	0x08008bab
 80088d0:	08008be3 	.word	0x08008be3
 80088d4:	08008c07 	.word	0x08008c07
 80088d8:	20000d30 	.word	0x20000d30

080088dc <stdio_exit_handler>:
 80088dc:	4a02      	ldr	r2, [pc, #8]	; (80088e8 <stdio_exit_handler+0xc>)
 80088de:	4903      	ldr	r1, [pc, #12]	; (80088ec <stdio_exit_handler+0x10>)
 80088e0:	4803      	ldr	r0, [pc, #12]	; (80088f0 <stdio_exit_handler+0x14>)
 80088e2:	f000 b869 	b.w	80089b8 <_fwalk_sglue>
 80088e6:	bf00      	nop
 80088e8:	200000a0 	.word	0x200000a0
 80088ec:	0800b9dd 	.word	0x0800b9dd
 80088f0:	200000ac 	.word	0x200000ac

080088f4 <cleanup_stdio>:
 80088f4:	6841      	ldr	r1, [r0, #4]
 80088f6:	4b0c      	ldr	r3, [pc, #48]	; (8008928 <cleanup_stdio+0x34>)
 80088f8:	b510      	push	{r4, lr}
 80088fa:	4299      	cmp	r1, r3
 80088fc:	4604      	mov	r4, r0
 80088fe:	d001      	beq.n	8008904 <cleanup_stdio+0x10>
 8008900:	f003 f86c 	bl	800b9dc <_fflush_r>
 8008904:	68a1      	ldr	r1, [r4, #8]
 8008906:	4b09      	ldr	r3, [pc, #36]	; (800892c <cleanup_stdio+0x38>)
 8008908:	4299      	cmp	r1, r3
 800890a:	d002      	beq.n	8008912 <cleanup_stdio+0x1e>
 800890c:	4620      	mov	r0, r4
 800890e:	f003 f865 	bl	800b9dc <_fflush_r>
 8008912:	68e1      	ldr	r1, [r4, #12]
 8008914:	4b06      	ldr	r3, [pc, #24]	; (8008930 <cleanup_stdio+0x3c>)
 8008916:	4299      	cmp	r1, r3
 8008918:	d004      	beq.n	8008924 <cleanup_stdio+0x30>
 800891a:	4620      	mov	r0, r4
 800891c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008920:	f003 b85c 	b.w	800b9dc <_fflush_r>
 8008924:	bd10      	pop	{r4, pc}
 8008926:	bf00      	nop
 8008928:	20000d30 	.word	0x20000d30
 800892c:	20000d98 	.word	0x20000d98
 8008930:	20000e00 	.word	0x20000e00

08008934 <global_stdio_init.part.0>:
 8008934:	b510      	push	{r4, lr}
 8008936:	4b0b      	ldr	r3, [pc, #44]	; (8008964 <global_stdio_init.part.0+0x30>)
 8008938:	4c0b      	ldr	r4, [pc, #44]	; (8008968 <global_stdio_init.part.0+0x34>)
 800893a:	4a0c      	ldr	r2, [pc, #48]	; (800896c <global_stdio_init.part.0+0x38>)
 800893c:	4620      	mov	r0, r4
 800893e:	601a      	str	r2, [r3, #0]
 8008940:	2104      	movs	r1, #4
 8008942:	2200      	movs	r2, #0
 8008944:	f7ff ff94 	bl	8008870 <std>
 8008948:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800894c:	2201      	movs	r2, #1
 800894e:	2109      	movs	r1, #9
 8008950:	f7ff ff8e 	bl	8008870 <std>
 8008954:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8008958:	2202      	movs	r2, #2
 800895a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800895e:	2112      	movs	r1, #18
 8008960:	f7ff bf86 	b.w	8008870 <std>
 8008964:	20000e68 	.word	0x20000e68
 8008968:	20000d30 	.word	0x20000d30
 800896c:	080088dd 	.word	0x080088dd

08008970 <__sfp_lock_acquire>:
 8008970:	4801      	ldr	r0, [pc, #4]	; (8008978 <__sfp_lock_acquire+0x8>)
 8008972:	f000 ba5e 	b.w	8008e32 <__retarget_lock_acquire_recursive>
 8008976:	bf00      	nop
 8008978:	20000e71 	.word	0x20000e71

0800897c <__sfp_lock_release>:
 800897c:	4801      	ldr	r0, [pc, #4]	; (8008984 <__sfp_lock_release+0x8>)
 800897e:	f000 ba59 	b.w	8008e34 <__retarget_lock_release_recursive>
 8008982:	bf00      	nop
 8008984:	20000e71 	.word	0x20000e71

08008988 <__sinit>:
 8008988:	b510      	push	{r4, lr}
 800898a:	4604      	mov	r4, r0
 800898c:	f7ff fff0 	bl	8008970 <__sfp_lock_acquire>
 8008990:	6a23      	ldr	r3, [r4, #32]
 8008992:	b11b      	cbz	r3, 800899c <__sinit+0x14>
 8008994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008998:	f7ff bff0 	b.w	800897c <__sfp_lock_release>
 800899c:	4b04      	ldr	r3, [pc, #16]	; (80089b0 <__sinit+0x28>)
 800899e:	6223      	str	r3, [r4, #32]
 80089a0:	4b04      	ldr	r3, [pc, #16]	; (80089b4 <__sinit+0x2c>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d1f5      	bne.n	8008994 <__sinit+0xc>
 80089a8:	f7ff ffc4 	bl	8008934 <global_stdio_init.part.0>
 80089ac:	e7f2      	b.n	8008994 <__sinit+0xc>
 80089ae:	bf00      	nop
 80089b0:	080088f5 	.word	0x080088f5
 80089b4:	20000e68 	.word	0x20000e68

080089b8 <_fwalk_sglue>:
 80089b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089bc:	4607      	mov	r7, r0
 80089be:	4688      	mov	r8, r1
 80089c0:	4614      	mov	r4, r2
 80089c2:	2600      	movs	r6, #0
 80089c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80089c8:	f1b9 0901 	subs.w	r9, r9, #1
 80089cc:	d505      	bpl.n	80089da <_fwalk_sglue+0x22>
 80089ce:	6824      	ldr	r4, [r4, #0]
 80089d0:	2c00      	cmp	r4, #0
 80089d2:	d1f7      	bne.n	80089c4 <_fwalk_sglue+0xc>
 80089d4:	4630      	mov	r0, r6
 80089d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80089da:	89ab      	ldrh	r3, [r5, #12]
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d907      	bls.n	80089f0 <_fwalk_sglue+0x38>
 80089e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80089e4:	3301      	adds	r3, #1
 80089e6:	d003      	beq.n	80089f0 <_fwalk_sglue+0x38>
 80089e8:	4629      	mov	r1, r5
 80089ea:	4638      	mov	r0, r7
 80089ec:	47c0      	blx	r8
 80089ee:	4306      	orrs	r6, r0
 80089f0:	3568      	adds	r5, #104	; 0x68
 80089f2:	e7e9      	b.n	80089c8 <_fwalk_sglue+0x10>

080089f4 <iprintf>:
 80089f4:	b40f      	push	{r0, r1, r2, r3}
 80089f6:	b507      	push	{r0, r1, r2, lr}
 80089f8:	4906      	ldr	r1, [pc, #24]	; (8008a14 <iprintf+0x20>)
 80089fa:	ab04      	add	r3, sp, #16
 80089fc:	6808      	ldr	r0, [r1, #0]
 80089fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a02:	6881      	ldr	r1, [r0, #8]
 8008a04:	9301      	str	r3, [sp, #4]
 8008a06:	f002 fe4d 	bl	800b6a4 <_vfiprintf_r>
 8008a0a:	b003      	add	sp, #12
 8008a0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a10:	b004      	add	sp, #16
 8008a12:	4770      	bx	lr
 8008a14:	200000f8 	.word	0x200000f8

08008a18 <putchar>:
 8008a18:	4b02      	ldr	r3, [pc, #8]	; (8008a24 <putchar+0xc>)
 8008a1a:	4601      	mov	r1, r0
 8008a1c:	6818      	ldr	r0, [r3, #0]
 8008a1e:	6882      	ldr	r2, [r0, #8]
 8008a20:	f003 b865 	b.w	800baee <_putc_r>
 8008a24:	200000f8 	.word	0x200000f8

08008a28 <_puts_r>:
 8008a28:	6a03      	ldr	r3, [r0, #32]
 8008a2a:	b570      	push	{r4, r5, r6, lr}
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	460e      	mov	r6, r1
 8008a30:	6884      	ldr	r4, [r0, #8]
 8008a32:	b90b      	cbnz	r3, 8008a38 <_puts_r+0x10>
 8008a34:	f7ff ffa8 	bl	8008988 <__sinit>
 8008a38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a3a:	07db      	lsls	r3, r3, #31
 8008a3c:	d405      	bmi.n	8008a4a <_puts_r+0x22>
 8008a3e:	89a3      	ldrh	r3, [r4, #12]
 8008a40:	0598      	lsls	r0, r3, #22
 8008a42:	d402      	bmi.n	8008a4a <_puts_r+0x22>
 8008a44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a46:	f000 f9f4 	bl	8008e32 <__retarget_lock_acquire_recursive>
 8008a4a:	89a3      	ldrh	r3, [r4, #12]
 8008a4c:	0719      	lsls	r1, r3, #28
 8008a4e:	d513      	bpl.n	8008a78 <_puts_r+0x50>
 8008a50:	6923      	ldr	r3, [r4, #16]
 8008a52:	b18b      	cbz	r3, 8008a78 <_puts_r+0x50>
 8008a54:	3e01      	subs	r6, #1
 8008a56:	68a3      	ldr	r3, [r4, #8]
 8008a58:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a5c:	3b01      	subs	r3, #1
 8008a5e:	60a3      	str	r3, [r4, #8]
 8008a60:	b9e9      	cbnz	r1, 8008a9e <_puts_r+0x76>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	da2e      	bge.n	8008ac4 <_puts_r+0x9c>
 8008a66:	4622      	mov	r2, r4
 8008a68:	210a      	movs	r1, #10
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f000 f8cf 	bl	8008c0e <__swbuf_r>
 8008a70:	3001      	adds	r0, #1
 8008a72:	d007      	beq.n	8008a84 <_puts_r+0x5c>
 8008a74:	250a      	movs	r5, #10
 8008a76:	e007      	b.n	8008a88 <_puts_r+0x60>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 f904 	bl	8008c88 <__swsetup_r>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d0e7      	beq.n	8008a54 <_puts_r+0x2c>
 8008a84:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8008a88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a8a:	07da      	lsls	r2, r3, #31
 8008a8c:	d405      	bmi.n	8008a9a <_puts_r+0x72>
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	059b      	lsls	r3, r3, #22
 8008a92:	d402      	bmi.n	8008a9a <_puts_r+0x72>
 8008a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a96:	f000 f9cd 	bl	8008e34 <__retarget_lock_release_recursive>
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	da04      	bge.n	8008aac <_puts_r+0x84>
 8008aa2:	69a2      	ldr	r2, [r4, #24]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	dc06      	bgt.n	8008ab6 <_puts_r+0x8e>
 8008aa8:	290a      	cmp	r1, #10
 8008aaa:	d004      	beq.n	8008ab6 <_puts_r+0x8e>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	6022      	str	r2, [r4, #0]
 8008ab2:	7019      	strb	r1, [r3, #0]
 8008ab4:	e7cf      	b.n	8008a56 <_puts_r+0x2e>
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 f8a8 	bl	8008c0e <__swbuf_r>
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d1c9      	bne.n	8008a56 <_puts_r+0x2e>
 8008ac2:	e7df      	b.n	8008a84 <_puts_r+0x5c>
 8008ac4:	250a      	movs	r5, #10
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	6022      	str	r2, [r4, #0]
 8008acc:	701d      	strb	r5, [r3, #0]
 8008ace:	e7db      	b.n	8008a88 <_puts_r+0x60>

08008ad0 <puts>:
 8008ad0:	4b02      	ldr	r3, [pc, #8]	; (8008adc <puts+0xc>)
 8008ad2:	4601      	mov	r1, r0
 8008ad4:	6818      	ldr	r0, [r3, #0]
 8008ad6:	f7ff bfa7 	b.w	8008a28 <_puts_r>
 8008ada:	bf00      	nop
 8008adc:	200000f8 	.word	0x200000f8

08008ae0 <sniprintf>:
 8008ae0:	b40c      	push	{r2, r3}
 8008ae2:	b530      	push	{r4, r5, lr}
 8008ae4:	4b17      	ldr	r3, [pc, #92]	; (8008b44 <sniprintf+0x64>)
 8008ae6:	1e0c      	subs	r4, r1, #0
 8008ae8:	681d      	ldr	r5, [r3, #0]
 8008aea:	b09d      	sub	sp, #116	; 0x74
 8008aec:	da08      	bge.n	8008b00 <sniprintf+0x20>
 8008aee:	238b      	movs	r3, #139	; 0x8b
 8008af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008af4:	602b      	str	r3, [r5, #0]
 8008af6:	b01d      	add	sp, #116	; 0x74
 8008af8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008afc:	b002      	add	sp, #8
 8008afe:	4770      	bx	lr
 8008b00:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008b04:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008b08:	bf0c      	ite	eq
 8008b0a:	4623      	moveq	r3, r4
 8008b0c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8008b10:	9304      	str	r3, [sp, #16]
 8008b12:	9307      	str	r3, [sp, #28]
 8008b14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008b18:	9002      	str	r0, [sp, #8]
 8008b1a:	9006      	str	r0, [sp, #24]
 8008b1c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b20:	4628      	mov	r0, r5
 8008b22:	ab21      	add	r3, sp, #132	; 0x84
 8008b24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008b26:	a902      	add	r1, sp, #8
 8008b28:	9301      	str	r3, [sp, #4]
 8008b2a:	f002 fc95 	bl	800b458 <_svfiprintf_r>
 8008b2e:	1c43      	adds	r3, r0, #1
 8008b30:	bfbc      	itt	lt
 8008b32:	238b      	movlt	r3, #139	; 0x8b
 8008b34:	602b      	strlt	r3, [r5, #0]
 8008b36:	2c00      	cmp	r4, #0
 8008b38:	d0dd      	beq.n	8008af6 <sniprintf+0x16>
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	9b02      	ldr	r3, [sp, #8]
 8008b3e:	701a      	strb	r2, [r3, #0]
 8008b40:	e7d9      	b.n	8008af6 <sniprintf+0x16>
 8008b42:	bf00      	nop
 8008b44:	200000f8 	.word	0x200000f8

08008b48 <siprintf>:
 8008b48:	b40e      	push	{r1, r2, r3}
 8008b4a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b4e:	b500      	push	{lr}
 8008b50:	b09c      	sub	sp, #112	; 0x70
 8008b52:	ab1d      	add	r3, sp, #116	; 0x74
 8008b54:	9002      	str	r0, [sp, #8]
 8008b56:	9006      	str	r0, [sp, #24]
 8008b58:	9107      	str	r1, [sp, #28]
 8008b5a:	9104      	str	r1, [sp, #16]
 8008b5c:	4808      	ldr	r0, [pc, #32]	; (8008b80 <siprintf+0x38>)
 8008b5e:	4909      	ldr	r1, [pc, #36]	; (8008b84 <siprintf+0x3c>)
 8008b60:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b64:	9105      	str	r1, [sp, #20]
 8008b66:	6800      	ldr	r0, [r0, #0]
 8008b68:	a902      	add	r1, sp, #8
 8008b6a:	9301      	str	r3, [sp, #4]
 8008b6c:	f002 fc74 	bl	800b458 <_svfiprintf_r>
 8008b70:	2200      	movs	r2, #0
 8008b72:	9b02      	ldr	r3, [sp, #8]
 8008b74:	701a      	strb	r2, [r3, #0]
 8008b76:	b01c      	add	sp, #112	; 0x70
 8008b78:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b7c:	b003      	add	sp, #12
 8008b7e:	4770      	bx	lr
 8008b80:	200000f8 	.word	0x200000f8
 8008b84:	ffff0208 	.word	0xffff0208

08008b88 <__sread>:
 8008b88:	b510      	push	{r4, lr}
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b90:	f000 f900 	bl	8008d94 <_read_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	bfab      	itete	ge
 8008b98:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b9c:	181b      	addge	r3, r3, r0
 8008b9e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ba2:	bfac      	ite	ge
 8008ba4:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ba6:	81a3      	strhlt	r3, [r4, #12]
 8008ba8:	bd10      	pop	{r4, pc}

08008baa <__swrite>:
 8008baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bae:	461f      	mov	r7, r3
 8008bb0:	898b      	ldrh	r3, [r1, #12]
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	05db      	lsls	r3, r3, #23
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	4616      	mov	r6, r2
 8008bba:	d505      	bpl.n	8008bc8 <__swrite+0x1e>
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc4:	f000 f8d4 	bl	8008d70 <_lseek_r>
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	4632      	mov	r2, r6
 8008bcc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008bd0:	81a3      	strh	r3, [r4, #12]
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	463b      	mov	r3, r7
 8008bd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bde:	f000 b8eb 	b.w	8008db8 <_write_r>

08008be2 <__sseek>:
 8008be2:	b510      	push	{r4, lr}
 8008be4:	460c      	mov	r4, r1
 8008be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bea:	f000 f8c1 	bl	8008d70 <_lseek_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	bf15      	itete	ne
 8008bf4:	6560      	strne	r0, [r4, #84]	; 0x54
 8008bf6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008bfa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008bfe:	81a3      	strheq	r3, [r4, #12]
 8008c00:	bf18      	it	ne
 8008c02:	81a3      	strhne	r3, [r4, #12]
 8008c04:	bd10      	pop	{r4, pc}

08008c06 <__sclose>:
 8008c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c0a:	f000 b8a1 	b.w	8008d50 <_close_r>

08008c0e <__swbuf_r>:
 8008c0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c10:	460e      	mov	r6, r1
 8008c12:	4614      	mov	r4, r2
 8008c14:	4605      	mov	r5, r0
 8008c16:	b118      	cbz	r0, 8008c20 <__swbuf_r+0x12>
 8008c18:	6a03      	ldr	r3, [r0, #32]
 8008c1a:	b90b      	cbnz	r3, 8008c20 <__swbuf_r+0x12>
 8008c1c:	f7ff feb4 	bl	8008988 <__sinit>
 8008c20:	69a3      	ldr	r3, [r4, #24]
 8008c22:	60a3      	str	r3, [r4, #8]
 8008c24:	89a3      	ldrh	r3, [r4, #12]
 8008c26:	071a      	lsls	r2, r3, #28
 8008c28:	d525      	bpl.n	8008c76 <__swbuf_r+0x68>
 8008c2a:	6923      	ldr	r3, [r4, #16]
 8008c2c:	b31b      	cbz	r3, 8008c76 <__swbuf_r+0x68>
 8008c2e:	6823      	ldr	r3, [r4, #0]
 8008c30:	6922      	ldr	r2, [r4, #16]
 8008c32:	b2f6      	uxtb	r6, r6
 8008c34:	1a98      	subs	r0, r3, r2
 8008c36:	6963      	ldr	r3, [r4, #20]
 8008c38:	4637      	mov	r7, r6
 8008c3a:	4283      	cmp	r3, r0
 8008c3c:	dc04      	bgt.n	8008c48 <__swbuf_r+0x3a>
 8008c3e:	4621      	mov	r1, r4
 8008c40:	4628      	mov	r0, r5
 8008c42:	f002 fecb 	bl	800b9dc <_fflush_r>
 8008c46:	b9e0      	cbnz	r0, 8008c82 <__swbuf_r+0x74>
 8008c48:	68a3      	ldr	r3, [r4, #8]
 8008c4a:	3b01      	subs	r3, #1
 8008c4c:	60a3      	str	r3, [r4, #8]
 8008c4e:	6823      	ldr	r3, [r4, #0]
 8008c50:	1c5a      	adds	r2, r3, #1
 8008c52:	6022      	str	r2, [r4, #0]
 8008c54:	701e      	strb	r6, [r3, #0]
 8008c56:	6962      	ldr	r2, [r4, #20]
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	429a      	cmp	r2, r3
 8008c5c:	d004      	beq.n	8008c68 <__swbuf_r+0x5a>
 8008c5e:	89a3      	ldrh	r3, [r4, #12]
 8008c60:	07db      	lsls	r3, r3, #31
 8008c62:	d506      	bpl.n	8008c72 <__swbuf_r+0x64>
 8008c64:	2e0a      	cmp	r6, #10
 8008c66:	d104      	bne.n	8008c72 <__swbuf_r+0x64>
 8008c68:	4621      	mov	r1, r4
 8008c6a:	4628      	mov	r0, r5
 8008c6c:	f002 feb6 	bl	800b9dc <_fflush_r>
 8008c70:	b938      	cbnz	r0, 8008c82 <__swbuf_r+0x74>
 8008c72:	4638      	mov	r0, r7
 8008c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c76:	4621      	mov	r1, r4
 8008c78:	4628      	mov	r0, r5
 8008c7a:	f000 f805 	bl	8008c88 <__swsetup_r>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d0d5      	beq.n	8008c2e <__swbuf_r+0x20>
 8008c82:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008c86:	e7f4      	b.n	8008c72 <__swbuf_r+0x64>

08008c88 <__swsetup_r>:
 8008c88:	b538      	push	{r3, r4, r5, lr}
 8008c8a:	4b2a      	ldr	r3, [pc, #168]	; (8008d34 <__swsetup_r+0xac>)
 8008c8c:	4605      	mov	r5, r0
 8008c8e:	6818      	ldr	r0, [r3, #0]
 8008c90:	460c      	mov	r4, r1
 8008c92:	b118      	cbz	r0, 8008c9c <__swsetup_r+0x14>
 8008c94:	6a03      	ldr	r3, [r0, #32]
 8008c96:	b90b      	cbnz	r3, 8008c9c <__swsetup_r+0x14>
 8008c98:	f7ff fe76 	bl	8008988 <__sinit>
 8008c9c:	89a3      	ldrh	r3, [r4, #12]
 8008c9e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008ca2:	0718      	lsls	r0, r3, #28
 8008ca4:	d422      	bmi.n	8008cec <__swsetup_r+0x64>
 8008ca6:	06d9      	lsls	r1, r3, #27
 8008ca8:	d407      	bmi.n	8008cba <__swsetup_r+0x32>
 8008caa:	2309      	movs	r3, #9
 8008cac:	602b      	str	r3, [r5, #0]
 8008cae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008cb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cb6:	81a3      	strh	r3, [r4, #12]
 8008cb8:	e034      	b.n	8008d24 <__swsetup_r+0x9c>
 8008cba:	0758      	lsls	r0, r3, #29
 8008cbc:	d512      	bpl.n	8008ce4 <__swsetup_r+0x5c>
 8008cbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008cc0:	b141      	cbz	r1, 8008cd4 <__swsetup_r+0x4c>
 8008cc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008cc6:	4299      	cmp	r1, r3
 8008cc8:	d002      	beq.n	8008cd0 <__swsetup_r+0x48>
 8008cca:	4628      	mov	r0, r5
 8008ccc:	f000 ff34 	bl	8009b38 <_free_r>
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	6363      	str	r3, [r4, #52]	; 0x34
 8008cd4:	89a3      	ldrh	r3, [r4, #12]
 8008cd6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008cda:	81a3      	strh	r3, [r4, #12]
 8008cdc:	2300      	movs	r3, #0
 8008cde:	6063      	str	r3, [r4, #4]
 8008ce0:	6923      	ldr	r3, [r4, #16]
 8008ce2:	6023      	str	r3, [r4, #0]
 8008ce4:	89a3      	ldrh	r3, [r4, #12]
 8008ce6:	f043 0308 	orr.w	r3, r3, #8
 8008cea:	81a3      	strh	r3, [r4, #12]
 8008cec:	6923      	ldr	r3, [r4, #16]
 8008cee:	b94b      	cbnz	r3, 8008d04 <__swsetup_r+0x7c>
 8008cf0:	89a3      	ldrh	r3, [r4, #12]
 8008cf2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008cf6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008cfa:	d003      	beq.n	8008d04 <__swsetup_r+0x7c>
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	4628      	mov	r0, r5
 8008d00:	f002 feb9 	bl	800ba76 <__smakebuf_r>
 8008d04:	89a0      	ldrh	r0, [r4, #12]
 8008d06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d0a:	f010 0301 	ands.w	r3, r0, #1
 8008d0e:	d00a      	beq.n	8008d26 <__swsetup_r+0x9e>
 8008d10:	2300      	movs	r3, #0
 8008d12:	60a3      	str	r3, [r4, #8]
 8008d14:	6963      	ldr	r3, [r4, #20]
 8008d16:	425b      	negs	r3, r3
 8008d18:	61a3      	str	r3, [r4, #24]
 8008d1a:	6923      	ldr	r3, [r4, #16]
 8008d1c:	b943      	cbnz	r3, 8008d30 <__swsetup_r+0xa8>
 8008d1e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008d22:	d1c4      	bne.n	8008cae <__swsetup_r+0x26>
 8008d24:	bd38      	pop	{r3, r4, r5, pc}
 8008d26:	0781      	lsls	r1, r0, #30
 8008d28:	bf58      	it	pl
 8008d2a:	6963      	ldrpl	r3, [r4, #20]
 8008d2c:	60a3      	str	r3, [r4, #8]
 8008d2e:	e7f4      	b.n	8008d1a <__swsetup_r+0x92>
 8008d30:	2000      	movs	r0, #0
 8008d32:	e7f7      	b.n	8008d24 <__swsetup_r+0x9c>
 8008d34:	200000f8 	.word	0x200000f8

08008d38 <memset>:
 8008d38:	4603      	mov	r3, r0
 8008d3a:	4402      	add	r2, r0
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d100      	bne.n	8008d42 <memset+0xa>
 8008d40:	4770      	bx	lr
 8008d42:	f803 1b01 	strb.w	r1, [r3], #1
 8008d46:	e7f9      	b.n	8008d3c <memset+0x4>

08008d48 <_localeconv_r>:
 8008d48:	4800      	ldr	r0, [pc, #0]	; (8008d4c <_localeconv_r+0x4>)
 8008d4a:	4770      	bx	lr
 8008d4c:	200001ec 	.word	0x200001ec

08008d50 <_close_r>:
 8008d50:	b538      	push	{r3, r4, r5, lr}
 8008d52:	2300      	movs	r3, #0
 8008d54:	4d05      	ldr	r5, [pc, #20]	; (8008d6c <_close_r+0x1c>)
 8008d56:	4604      	mov	r4, r0
 8008d58:	4608      	mov	r0, r1
 8008d5a:	602b      	str	r3, [r5, #0]
 8008d5c:	f7fa fe8f 	bl	8003a7e <_close>
 8008d60:	1c43      	adds	r3, r0, #1
 8008d62:	d102      	bne.n	8008d6a <_close_r+0x1a>
 8008d64:	682b      	ldr	r3, [r5, #0]
 8008d66:	b103      	cbz	r3, 8008d6a <_close_r+0x1a>
 8008d68:	6023      	str	r3, [r4, #0]
 8008d6a:	bd38      	pop	{r3, r4, r5, pc}
 8008d6c:	20000e6c 	.word	0x20000e6c

08008d70 <_lseek_r>:
 8008d70:	b538      	push	{r3, r4, r5, lr}
 8008d72:	4604      	mov	r4, r0
 8008d74:	4608      	mov	r0, r1
 8008d76:	4611      	mov	r1, r2
 8008d78:	2200      	movs	r2, #0
 8008d7a:	4d05      	ldr	r5, [pc, #20]	; (8008d90 <_lseek_r+0x20>)
 8008d7c:	602a      	str	r2, [r5, #0]
 8008d7e:	461a      	mov	r2, r3
 8008d80:	f7fa fea1 	bl	8003ac6 <_lseek>
 8008d84:	1c43      	adds	r3, r0, #1
 8008d86:	d102      	bne.n	8008d8e <_lseek_r+0x1e>
 8008d88:	682b      	ldr	r3, [r5, #0]
 8008d8a:	b103      	cbz	r3, 8008d8e <_lseek_r+0x1e>
 8008d8c:	6023      	str	r3, [r4, #0]
 8008d8e:	bd38      	pop	{r3, r4, r5, pc}
 8008d90:	20000e6c 	.word	0x20000e6c

08008d94 <_read_r>:
 8008d94:	b538      	push	{r3, r4, r5, lr}
 8008d96:	4604      	mov	r4, r0
 8008d98:	4608      	mov	r0, r1
 8008d9a:	4611      	mov	r1, r2
 8008d9c:	2200      	movs	r2, #0
 8008d9e:	4d05      	ldr	r5, [pc, #20]	; (8008db4 <_read_r+0x20>)
 8008da0:	602a      	str	r2, [r5, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	f7fa fe32 	bl	8003a0c <_read>
 8008da8:	1c43      	adds	r3, r0, #1
 8008daa:	d102      	bne.n	8008db2 <_read_r+0x1e>
 8008dac:	682b      	ldr	r3, [r5, #0]
 8008dae:	b103      	cbz	r3, 8008db2 <_read_r+0x1e>
 8008db0:	6023      	str	r3, [r4, #0]
 8008db2:	bd38      	pop	{r3, r4, r5, pc}
 8008db4:	20000e6c 	.word	0x20000e6c

08008db8 <_write_r>:
 8008db8:	b538      	push	{r3, r4, r5, lr}
 8008dba:	4604      	mov	r4, r0
 8008dbc:	4608      	mov	r0, r1
 8008dbe:	4611      	mov	r1, r2
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	4d05      	ldr	r5, [pc, #20]	; (8008dd8 <_write_r+0x20>)
 8008dc4:	602a      	str	r2, [r5, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f7fa fe3d 	bl	8003a46 <_write>
 8008dcc:	1c43      	adds	r3, r0, #1
 8008dce:	d102      	bne.n	8008dd6 <_write_r+0x1e>
 8008dd0:	682b      	ldr	r3, [r5, #0]
 8008dd2:	b103      	cbz	r3, 8008dd6 <_write_r+0x1e>
 8008dd4:	6023      	str	r3, [r4, #0]
 8008dd6:	bd38      	pop	{r3, r4, r5, pc}
 8008dd8:	20000e6c 	.word	0x20000e6c

08008ddc <__errno>:
 8008ddc:	4b01      	ldr	r3, [pc, #4]	; (8008de4 <__errno+0x8>)
 8008dde:	6818      	ldr	r0, [r3, #0]
 8008de0:	4770      	bx	lr
 8008de2:	bf00      	nop
 8008de4:	200000f8 	.word	0x200000f8

08008de8 <__libc_init_array>:
 8008de8:	b570      	push	{r4, r5, r6, lr}
 8008dea:	2600      	movs	r6, #0
 8008dec:	4d0c      	ldr	r5, [pc, #48]	; (8008e20 <__libc_init_array+0x38>)
 8008dee:	4c0d      	ldr	r4, [pc, #52]	; (8008e24 <__libc_init_array+0x3c>)
 8008df0:	1b64      	subs	r4, r4, r5
 8008df2:	10a4      	asrs	r4, r4, #2
 8008df4:	42a6      	cmp	r6, r4
 8008df6:	d109      	bne.n	8008e0c <__libc_init_array+0x24>
 8008df8:	f003 fb60 	bl	800c4bc <_init>
 8008dfc:	2600      	movs	r6, #0
 8008dfe:	4d0a      	ldr	r5, [pc, #40]	; (8008e28 <__libc_init_array+0x40>)
 8008e00:	4c0a      	ldr	r4, [pc, #40]	; (8008e2c <__libc_init_array+0x44>)
 8008e02:	1b64      	subs	r4, r4, r5
 8008e04:	10a4      	asrs	r4, r4, #2
 8008e06:	42a6      	cmp	r6, r4
 8008e08:	d105      	bne.n	8008e16 <__libc_init_array+0x2e>
 8008e0a:	bd70      	pop	{r4, r5, r6, pc}
 8008e0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e10:	4798      	blx	r3
 8008e12:	3601      	adds	r6, #1
 8008e14:	e7ee      	b.n	8008df4 <__libc_init_array+0xc>
 8008e16:	f855 3b04 	ldr.w	r3, [r5], #4
 8008e1a:	4798      	blx	r3
 8008e1c:	3601      	adds	r6, #1
 8008e1e:	e7f2      	b.n	8008e06 <__libc_init_array+0x1e>
 8008e20:	0800fbb0 	.word	0x0800fbb0
 8008e24:	0800fbb0 	.word	0x0800fbb0
 8008e28:	0800fbb0 	.word	0x0800fbb0
 8008e2c:	0800fbb4 	.word	0x0800fbb4

08008e30 <__retarget_lock_init_recursive>:
 8008e30:	4770      	bx	lr

08008e32 <__retarget_lock_acquire_recursive>:
 8008e32:	4770      	bx	lr

08008e34 <__retarget_lock_release_recursive>:
 8008e34:	4770      	bx	lr

08008e36 <memchr>:
 8008e36:	4603      	mov	r3, r0
 8008e38:	b510      	push	{r4, lr}
 8008e3a:	b2c9      	uxtb	r1, r1
 8008e3c:	4402      	add	r2, r0
 8008e3e:	4293      	cmp	r3, r2
 8008e40:	4618      	mov	r0, r3
 8008e42:	d101      	bne.n	8008e48 <memchr+0x12>
 8008e44:	2000      	movs	r0, #0
 8008e46:	e003      	b.n	8008e50 <memchr+0x1a>
 8008e48:	7804      	ldrb	r4, [r0, #0]
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	428c      	cmp	r4, r1
 8008e4e:	d1f6      	bne.n	8008e3e <memchr+0x8>
 8008e50:	bd10      	pop	{r4, pc}
	...

08008e54 <nanf>:
 8008e54:	4800      	ldr	r0, [pc, #0]	; (8008e58 <nanf+0x4>)
 8008e56:	4770      	bx	lr
 8008e58:	7fc00000 	.word	0x7fc00000

08008e5c <quorem>:
 8008e5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e60:	6903      	ldr	r3, [r0, #16]
 8008e62:	690c      	ldr	r4, [r1, #16]
 8008e64:	4607      	mov	r7, r0
 8008e66:	42a3      	cmp	r3, r4
 8008e68:	db7f      	blt.n	8008f6a <quorem+0x10e>
 8008e6a:	3c01      	subs	r4, #1
 8008e6c:	f100 0514 	add.w	r5, r0, #20
 8008e70:	f101 0814 	add.w	r8, r1, #20
 8008e74:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e78:	9301      	str	r3, [sp, #4]
 8008e7a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e82:	3301      	adds	r3, #1
 8008e84:	429a      	cmp	r2, r3
 8008e86:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e8a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008e8e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e92:	d331      	bcc.n	8008ef8 <quorem+0x9c>
 8008e94:	f04f 0e00 	mov.w	lr, #0
 8008e98:	4640      	mov	r0, r8
 8008e9a:	46ac      	mov	ip, r5
 8008e9c:	46f2      	mov	sl, lr
 8008e9e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008ea2:	b293      	uxth	r3, r2
 8008ea4:	fb06 e303 	mla	r3, r6, r3, lr
 8008ea8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008eac:	0c1a      	lsrs	r2, r3, #16
 8008eae:	b29b      	uxth	r3, r3
 8008eb0:	fb06 220e 	mla	r2, r6, lr, r2
 8008eb4:	ebaa 0303 	sub.w	r3, sl, r3
 8008eb8:	f8dc a000 	ldr.w	sl, [ip]
 8008ebc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008ec0:	fa1f fa8a 	uxth.w	sl, sl
 8008ec4:	4453      	add	r3, sl
 8008ec6:	f8dc a000 	ldr.w	sl, [ip]
 8008eca:	b292      	uxth	r2, r2
 8008ecc:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008ed0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008eda:	4581      	cmp	r9, r0
 8008edc:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008ee0:	f84c 3b04 	str.w	r3, [ip], #4
 8008ee4:	d2db      	bcs.n	8008e9e <quorem+0x42>
 8008ee6:	f855 300b 	ldr.w	r3, [r5, fp]
 8008eea:	b92b      	cbnz	r3, 8008ef8 <quorem+0x9c>
 8008eec:	9b01      	ldr	r3, [sp, #4]
 8008eee:	3b04      	subs	r3, #4
 8008ef0:	429d      	cmp	r5, r3
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	d32d      	bcc.n	8008f52 <quorem+0xf6>
 8008ef6:	613c      	str	r4, [r7, #16]
 8008ef8:	4638      	mov	r0, r7
 8008efa:	f001 f9dd 	bl	800a2b8 <__mcmp>
 8008efe:	2800      	cmp	r0, #0
 8008f00:	db23      	blt.n	8008f4a <quorem+0xee>
 8008f02:	4629      	mov	r1, r5
 8008f04:	2000      	movs	r0, #0
 8008f06:	3601      	adds	r6, #1
 8008f08:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f0c:	f8d1 c000 	ldr.w	ip, [r1]
 8008f10:	b293      	uxth	r3, r2
 8008f12:	1ac3      	subs	r3, r0, r3
 8008f14:	0c12      	lsrs	r2, r2, #16
 8008f16:	fa1f f08c 	uxth.w	r0, ip
 8008f1a:	4403      	add	r3, r0
 8008f1c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008f20:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f2a:	45c1      	cmp	r9, r8
 8008f2c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008f30:	f841 3b04 	str.w	r3, [r1], #4
 8008f34:	d2e8      	bcs.n	8008f08 <quorem+0xac>
 8008f36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f3a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f3e:	b922      	cbnz	r2, 8008f4a <quorem+0xee>
 8008f40:	3b04      	subs	r3, #4
 8008f42:	429d      	cmp	r5, r3
 8008f44:	461a      	mov	r2, r3
 8008f46:	d30a      	bcc.n	8008f5e <quorem+0x102>
 8008f48:	613c      	str	r4, [r7, #16]
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	b003      	add	sp, #12
 8008f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f52:	6812      	ldr	r2, [r2, #0]
 8008f54:	3b04      	subs	r3, #4
 8008f56:	2a00      	cmp	r2, #0
 8008f58:	d1cd      	bne.n	8008ef6 <quorem+0x9a>
 8008f5a:	3c01      	subs	r4, #1
 8008f5c:	e7c8      	b.n	8008ef0 <quorem+0x94>
 8008f5e:	6812      	ldr	r2, [r2, #0]
 8008f60:	3b04      	subs	r3, #4
 8008f62:	2a00      	cmp	r2, #0
 8008f64:	d1f0      	bne.n	8008f48 <quorem+0xec>
 8008f66:	3c01      	subs	r4, #1
 8008f68:	e7eb      	b.n	8008f42 <quorem+0xe6>
 8008f6a:	2000      	movs	r0, #0
 8008f6c:	e7ee      	b.n	8008f4c <quorem+0xf0>
	...

08008f70 <_dtoa_r>:
 8008f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f74:	4616      	mov	r6, r2
 8008f76:	461f      	mov	r7, r3
 8008f78:	69c4      	ldr	r4, [r0, #28]
 8008f7a:	b099      	sub	sp, #100	; 0x64
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f82:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008f86:	b974      	cbnz	r4, 8008fa6 <_dtoa_r+0x36>
 8008f88:	2010      	movs	r0, #16
 8008f8a:	f000 fe1d 	bl	8009bc8 <malloc>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	61e8      	str	r0, [r5, #28]
 8008f92:	b920      	cbnz	r0, 8008f9e <_dtoa_r+0x2e>
 8008f94:	21ef      	movs	r1, #239	; 0xef
 8008f96:	4bac      	ldr	r3, [pc, #688]	; (8009248 <_dtoa_r+0x2d8>)
 8008f98:	48ac      	ldr	r0, [pc, #688]	; (800924c <_dtoa_r+0x2dc>)
 8008f9a:	f002 fe4f 	bl	800bc3c <__assert_func>
 8008f9e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fa2:	6004      	str	r4, [r0, #0]
 8008fa4:	60c4      	str	r4, [r0, #12]
 8008fa6:	69eb      	ldr	r3, [r5, #28]
 8008fa8:	6819      	ldr	r1, [r3, #0]
 8008faa:	b151      	cbz	r1, 8008fc2 <_dtoa_r+0x52>
 8008fac:	685a      	ldr	r2, [r3, #4]
 8008fae:	2301      	movs	r3, #1
 8008fb0:	4093      	lsls	r3, r2
 8008fb2:	604a      	str	r2, [r1, #4]
 8008fb4:	608b      	str	r3, [r1, #8]
 8008fb6:	4628      	mov	r0, r5
 8008fb8:	f000 fefa 	bl	8009db0 <_Bfree>
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	69eb      	ldr	r3, [r5, #28]
 8008fc0:	601a      	str	r2, [r3, #0]
 8008fc2:	1e3b      	subs	r3, r7, #0
 8008fc4:	bfaf      	iteee	ge
 8008fc6:	2300      	movge	r3, #0
 8008fc8:	2201      	movlt	r2, #1
 8008fca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008fce:	9305      	strlt	r3, [sp, #20]
 8008fd0:	bfa8      	it	ge
 8008fd2:	f8c8 3000 	strge.w	r3, [r8]
 8008fd6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008fda:	4b9d      	ldr	r3, [pc, #628]	; (8009250 <_dtoa_r+0x2e0>)
 8008fdc:	bfb8      	it	lt
 8008fde:	f8c8 2000 	strlt.w	r2, [r8]
 8008fe2:	ea33 0309 	bics.w	r3, r3, r9
 8008fe6:	d119      	bne.n	800901c <_dtoa_r+0xac>
 8008fe8:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008fee:	6013      	str	r3, [r2, #0]
 8008ff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ff4:	4333      	orrs	r3, r6
 8008ff6:	f000 8589 	beq.w	8009b0c <_dtoa_r+0xb9c>
 8008ffa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ffc:	b953      	cbnz	r3, 8009014 <_dtoa_r+0xa4>
 8008ffe:	4b95      	ldr	r3, [pc, #596]	; (8009254 <_dtoa_r+0x2e4>)
 8009000:	e023      	b.n	800904a <_dtoa_r+0xda>
 8009002:	4b95      	ldr	r3, [pc, #596]	; (8009258 <_dtoa_r+0x2e8>)
 8009004:	9303      	str	r3, [sp, #12]
 8009006:	3308      	adds	r3, #8
 8009008:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800900a:	6013      	str	r3, [r2, #0]
 800900c:	9803      	ldr	r0, [sp, #12]
 800900e:	b019      	add	sp, #100	; 0x64
 8009010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009014:	4b8f      	ldr	r3, [pc, #572]	; (8009254 <_dtoa_r+0x2e4>)
 8009016:	9303      	str	r3, [sp, #12]
 8009018:	3303      	adds	r3, #3
 800901a:	e7f5      	b.n	8009008 <_dtoa_r+0x98>
 800901c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009020:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009028:	2200      	movs	r2, #0
 800902a:	2300      	movs	r3, #0
 800902c:	f7f7 fd28 	bl	8000a80 <__aeabi_dcmpeq>
 8009030:	4680      	mov	r8, r0
 8009032:	b160      	cbz	r0, 800904e <_dtoa_r+0xde>
 8009034:	2301      	movs	r3, #1
 8009036:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009038:	6013      	str	r3, [r2, #0]
 800903a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800903c:	2b00      	cmp	r3, #0
 800903e:	f000 8562 	beq.w	8009b06 <_dtoa_r+0xb96>
 8009042:	4b86      	ldr	r3, [pc, #536]	; (800925c <_dtoa_r+0x2ec>)
 8009044:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	3b01      	subs	r3, #1
 800904a:	9303      	str	r3, [sp, #12]
 800904c:	e7de      	b.n	800900c <_dtoa_r+0x9c>
 800904e:	ab16      	add	r3, sp, #88	; 0x58
 8009050:	9301      	str	r3, [sp, #4]
 8009052:	ab17      	add	r3, sp, #92	; 0x5c
 8009054:	9300      	str	r3, [sp, #0]
 8009056:	4628      	mov	r0, r5
 8009058:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800905c:	f001 fa3c 	bl	800a4d8 <__d2b>
 8009060:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009064:	4682      	mov	sl, r0
 8009066:	2c00      	cmp	r4, #0
 8009068:	d07e      	beq.n	8009168 <_dtoa_r+0x1f8>
 800906a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800906e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009070:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009074:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009078:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800907c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009080:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009084:	4619      	mov	r1, r3
 8009086:	2200      	movs	r2, #0
 8009088:	4b75      	ldr	r3, [pc, #468]	; (8009260 <_dtoa_r+0x2f0>)
 800908a:	f7f7 f8d9 	bl	8000240 <__aeabi_dsub>
 800908e:	a368      	add	r3, pc, #416	; (adr r3, 8009230 <_dtoa_r+0x2c0>)
 8009090:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009094:	f7f7 fa8c 	bl	80005b0 <__aeabi_dmul>
 8009098:	a367      	add	r3, pc, #412	; (adr r3, 8009238 <_dtoa_r+0x2c8>)
 800909a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909e:	f7f7 f8d1 	bl	8000244 <__adddf3>
 80090a2:	4606      	mov	r6, r0
 80090a4:	4620      	mov	r0, r4
 80090a6:	460f      	mov	r7, r1
 80090a8:	f7f7 fa18 	bl	80004dc <__aeabi_i2d>
 80090ac:	a364      	add	r3, pc, #400	; (adr r3, 8009240 <_dtoa_r+0x2d0>)
 80090ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b2:	f7f7 fa7d 	bl	80005b0 <__aeabi_dmul>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4630      	mov	r0, r6
 80090bc:	4639      	mov	r1, r7
 80090be:	f7f7 f8c1 	bl	8000244 <__adddf3>
 80090c2:	4606      	mov	r6, r0
 80090c4:	460f      	mov	r7, r1
 80090c6:	f7f7 fd23 	bl	8000b10 <__aeabi_d2iz>
 80090ca:	2200      	movs	r2, #0
 80090cc:	4683      	mov	fp, r0
 80090ce:	2300      	movs	r3, #0
 80090d0:	4630      	mov	r0, r6
 80090d2:	4639      	mov	r1, r7
 80090d4:	f7f7 fcde 	bl	8000a94 <__aeabi_dcmplt>
 80090d8:	b148      	cbz	r0, 80090ee <_dtoa_r+0x17e>
 80090da:	4658      	mov	r0, fp
 80090dc:	f7f7 f9fe 	bl	80004dc <__aeabi_i2d>
 80090e0:	4632      	mov	r2, r6
 80090e2:	463b      	mov	r3, r7
 80090e4:	f7f7 fccc 	bl	8000a80 <__aeabi_dcmpeq>
 80090e8:	b908      	cbnz	r0, 80090ee <_dtoa_r+0x17e>
 80090ea:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80090ee:	f1bb 0f16 	cmp.w	fp, #22
 80090f2:	d857      	bhi.n	80091a4 <_dtoa_r+0x234>
 80090f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090f8:	4b5a      	ldr	r3, [pc, #360]	; (8009264 <_dtoa_r+0x2f4>)
 80090fa:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80090fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009102:	f7f7 fcc7 	bl	8000a94 <__aeabi_dcmplt>
 8009106:	2800      	cmp	r0, #0
 8009108:	d04e      	beq.n	80091a8 <_dtoa_r+0x238>
 800910a:	2300      	movs	r3, #0
 800910c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8009110:	930f      	str	r3, [sp, #60]	; 0x3c
 8009112:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009114:	1b1b      	subs	r3, r3, r4
 8009116:	1e5a      	subs	r2, r3, #1
 8009118:	bf46      	itte	mi
 800911a:	f1c3 0901 	rsbmi	r9, r3, #1
 800911e:	2300      	movmi	r3, #0
 8009120:	f04f 0900 	movpl.w	r9, #0
 8009124:	9209      	str	r2, [sp, #36]	; 0x24
 8009126:	bf48      	it	mi
 8009128:	9309      	strmi	r3, [sp, #36]	; 0x24
 800912a:	f1bb 0f00 	cmp.w	fp, #0
 800912e:	db3d      	blt.n	80091ac <_dtoa_r+0x23c>
 8009130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009132:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8009136:	445b      	add	r3, fp
 8009138:	9309      	str	r3, [sp, #36]	; 0x24
 800913a:	2300      	movs	r3, #0
 800913c:	930a      	str	r3, [sp, #40]	; 0x28
 800913e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009140:	2b09      	cmp	r3, #9
 8009142:	d867      	bhi.n	8009214 <_dtoa_r+0x2a4>
 8009144:	2b05      	cmp	r3, #5
 8009146:	bfc4      	itt	gt
 8009148:	3b04      	subgt	r3, #4
 800914a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800914c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800914e:	bfc8      	it	gt
 8009150:	2400      	movgt	r4, #0
 8009152:	f1a3 0302 	sub.w	r3, r3, #2
 8009156:	bfd8      	it	le
 8009158:	2401      	movle	r4, #1
 800915a:	2b03      	cmp	r3, #3
 800915c:	f200 8086 	bhi.w	800926c <_dtoa_r+0x2fc>
 8009160:	e8df f003 	tbb	[pc, r3]
 8009164:	5637392c 	.word	0x5637392c
 8009168:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800916c:	441c      	add	r4, r3
 800916e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8009172:	2b20      	cmp	r3, #32
 8009174:	bfc1      	itttt	gt
 8009176:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800917a:	fa09 f903 	lslgt.w	r9, r9, r3
 800917e:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8009182:	fa26 f303 	lsrgt.w	r3, r6, r3
 8009186:	bfd6      	itet	le
 8009188:	f1c3 0320 	rsble	r3, r3, #32
 800918c:	ea49 0003 	orrgt.w	r0, r9, r3
 8009190:	fa06 f003 	lslle.w	r0, r6, r3
 8009194:	f7f7 f992 	bl	80004bc <__aeabi_ui2d>
 8009198:	2201      	movs	r2, #1
 800919a:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800919e:	3c01      	subs	r4, #1
 80091a0:	9213      	str	r2, [sp, #76]	; 0x4c
 80091a2:	e76f      	b.n	8009084 <_dtoa_r+0x114>
 80091a4:	2301      	movs	r3, #1
 80091a6:	e7b3      	b.n	8009110 <_dtoa_r+0x1a0>
 80091a8:	900f      	str	r0, [sp, #60]	; 0x3c
 80091aa:	e7b2      	b.n	8009112 <_dtoa_r+0x1a2>
 80091ac:	f1cb 0300 	rsb	r3, fp, #0
 80091b0:	930a      	str	r3, [sp, #40]	; 0x28
 80091b2:	2300      	movs	r3, #0
 80091b4:	eba9 090b 	sub.w	r9, r9, fp
 80091b8:	930e      	str	r3, [sp, #56]	; 0x38
 80091ba:	e7c0      	b.n	800913e <_dtoa_r+0x1ce>
 80091bc:	2300      	movs	r3, #0
 80091be:	930b      	str	r3, [sp, #44]	; 0x2c
 80091c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	dc55      	bgt.n	8009272 <_dtoa_r+0x302>
 80091c6:	2301      	movs	r3, #1
 80091c8:	461a      	mov	r2, r3
 80091ca:	9306      	str	r3, [sp, #24]
 80091cc:	9308      	str	r3, [sp, #32]
 80091ce:	9223      	str	r2, [sp, #140]	; 0x8c
 80091d0:	e00b      	b.n	80091ea <_dtoa_r+0x27a>
 80091d2:	2301      	movs	r3, #1
 80091d4:	e7f3      	b.n	80091be <_dtoa_r+0x24e>
 80091d6:	2300      	movs	r3, #0
 80091d8:	930b      	str	r3, [sp, #44]	; 0x2c
 80091da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091dc:	445b      	add	r3, fp
 80091de:	9306      	str	r3, [sp, #24]
 80091e0:	3301      	adds	r3, #1
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	9308      	str	r3, [sp, #32]
 80091e6:	bfb8      	it	lt
 80091e8:	2301      	movlt	r3, #1
 80091ea:	2100      	movs	r1, #0
 80091ec:	2204      	movs	r2, #4
 80091ee:	69e8      	ldr	r0, [r5, #28]
 80091f0:	f102 0614 	add.w	r6, r2, #20
 80091f4:	429e      	cmp	r6, r3
 80091f6:	d940      	bls.n	800927a <_dtoa_r+0x30a>
 80091f8:	6041      	str	r1, [r0, #4]
 80091fa:	4628      	mov	r0, r5
 80091fc:	f000 fd98 	bl	8009d30 <_Balloc>
 8009200:	9003      	str	r0, [sp, #12]
 8009202:	2800      	cmp	r0, #0
 8009204:	d13c      	bne.n	8009280 <_dtoa_r+0x310>
 8009206:	4602      	mov	r2, r0
 8009208:	f240 11af 	movw	r1, #431	; 0x1af
 800920c:	4b16      	ldr	r3, [pc, #88]	; (8009268 <_dtoa_r+0x2f8>)
 800920e:	e6c3      	b.n	8008f98 <_dtoa_r+0x28>
 8009210:	2301      	movs	r3, #1
 8009212:	e7e1      	b.n	80091d8 <_dtoa_r+0x268>
 8009214:	2401      	movs	r4, #1
 8009216:	2300      	movs	r3, #0
 8009218:	940b      	str	r4, [sp, #44]	; 0x2c
 800921a:	9322      	str	r3, [sp, #136]	; 0x88
 800921c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009220:	2200      	movs	r2, #0
 8009222:	9306      	str	r3, [sp, #24]
 8009224:	9308      	str	r3, [sp, #32]
 8009226:	2312      	movs	r3, #18
 8009228:	e7d1      	b.n	80091ce <_dtoa_r+0x25e>
 800922a:	bf00      	nop
 800922c:	f3af 8000 	nop.w
 8009230:	636f4361 	.word	0x636f4361
 8009234:	3fd287a7 	.word	0x3fd287a7
 8009238:	8b60c8b3 	.word	0x8b60c8b3
 800923c:	3fc68a28 	.word	0x3fc68a28
 8009240:	509f79fb 	.word	0x509f79fb
 8009244:	3fd34413 	.word	0x3fd34413
 8009248:	0800f7cc 	.word	0x0800f7cc
 800924c:	0800f7e3 	.word	0x0800f7e3
 8009250:	7ff00000 	.word	0x7ff00000
 8009254:	0800f7c8 	.word	0x0800f7c8
 8009258:	0800f7bf 	.word	0x0800f7bf
 800925c:	0800f797 	.word	0x0800f797
 8009260:	3ff80000 	.word	0x3ff80000
 8009264:	0800f8d0 	.word	0x0800f8d0
 8009268:	0800f83b 	.word	0x0800f83b
 800926c:	2301      	movs	r3, #1
 800926e:	930b      	str	r3, [sp, #44]	; 0x2c
 8009270:	e7d4      	b.n	800921c <_dtoa_r+0x2ac>
 8009272:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009274:	9306      	str	r3, [sp, #24]
 8009276:	9308      	str	r3, [sp, #32]
 8009278:	e7b7      	b.n	80091ea <_dtoa_r+0x27a>
 800927a:	3101      	adds	r1, #1
 800927c:	0052      	lsls	r2, r2, #1
 800927e:	e7b7      	b.n	80091f0 <_dtoa_r+0x280>
 8009280:	69eb      	ldr	r3, [r5, #28]
 8009282:	9a03      	ldr	r2, [sp, #12]
 8009284:	601a      	str	r2, [r3, #0]
 8009286:	9b08      	ldr	r3, [sp, #32]
 8009288:	2b0e      	cmp	r3, #14
 800928a:	f200 80a8 	bhi.w	80093de <_dtoa_r+0x46e>
 800928e:	2c00      	cmp	r4, #0
 8009290:	f000 80a5 	beq.w	80093de <_dtoa_r+0x46e>
 8009294:	f1bb 0f00 	cmp.w	fp, #0
 8009298:	dd34      	ble.n	8009304 <_dtoa_r+0x394>
 800929a:	4b9a      	ldr	r3, [pc, #616]	; (8009504 <_dtoa_r+0x594>)
 800929c:	f00b 020f 	and.w	r2, fp, #15
 80092a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80092a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80092a8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80092ac:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80092b0:	ea4f 142b 	mov.w	r4, fp, asr #4
 80092b4:	d016      	beq.n	80092e4 <_dtoa_r+0x374>
 80092b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80092ba:	4b93      	ldr	r3, [pc, #588]	; (8009508 <_dtoa_r+0x598>)
 80092bc:	2703      	movs	r7, #3
 80092be:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092c2:	f7f7 fa9f 	bl	8000804 <__aeabi_ddiv>
 80092c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092ca:	f004 040f 	and.w	r4, r4, #15
 80092ce:	4e8e      	ldr	r6, [pc, #568]	; (8009508 <_dtoa_r+0x598>)
 80092d0:	b954      	cbnz	r4, 80092e8 <_dtoa_r+0x378>
 80092d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092da:	f7f7 fa93 	bl	8000804 <__aeabi_ddiv>
 80092de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092e2:	e029      	b.n	8009338 <_dtoa_r+0x3c8>
 80092e4:	2702      	movs	r7, #2
 80092e6:	e7f2      	b.n	80092ce <_dtoa_r+0x35e>
 80092e8:	07e1      	lsls	r1, r4, #31
 80092ea:	d508      	bpl.n	80092fe <_dtoa_r+0x38e>
 80092ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092f0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092f4:	f7f7 f95c 	bl	80005b0 <__aeabi_dmul>
 80092f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092fc:	3701      	adds	r7, #1
 80092fe:	1064      	asrs	r4, r4, #1
 8009300:	3608      	adds	r6, #8
 8009302:	e7e5      	b.n	80092d0 <_dtoa_r+0x360>
 8009304:	f000 80a5 	beq.w	8009452 <_dtoa_r+0x4e2>
 8009308:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800930c:	f1cb 0400 	rsb	r4, fp, #0
 8009310:	4b7c      	ldr	r3, [pc, #496]	; (8009504 <_dtoa_r+0x594>)
 8009312:	f004 020f 	and.w	r2, r4, #15
 8009316:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800931a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931e:	f7f7 f947 	bl	80005b0 <__aeabi_dmul>
 8009322:	2702      	movs	r7, #2
 8009324:	2300      	movs	r3, #0
 8009326:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800932a:	4e77      	ldr	r6, [pc, #476]	; (8009508 <_dtoa_r+0x598>)
 800932c:	1124      	asrs	r4, r4, #4
 800932e:	2c00      	cmp	r4, #0
 8009330:	f040 8084 	bne.w	800943c <_dtoa_r+0x4cc>
 8009334:	2b00      	cmp	r3, #0
 8009336:	d1d2      	bne.n	80092de <_dtoa_r+0x36e>
 8009338:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800933c:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009340:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009342:	2b00      	cmp	r3, #0
 8009344:	f000 8087 	beq.w	8009456 <_dtoa_r+0x4e6>
 8009348:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800934c:	2200      	movs	r2, #0
 800934e:	4b6f      	ldr	r3, [pc, #444]	; (800950c <_dtoa_r+0x59c>)
 8009350:	f7f7 fba0 	bl	8000a94 <__aeabi_dcmplt>
 8009354:	2800      	cmp	r0, #0
 8009356:	d07e      	beq.n	8009456 <_dtoa_r+0x4e6>
 8009358:	9b08      	ldr	r3, [sp, #32]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d07b      	beq.n	8009456 <_dtoa_r+0x4e6>
 800935e:	9b06      	ldr	r3, [sp, #24]
 8009360:	2b00      	cmp	r3, #0
 8009362:	dd38      	ble.n	80093d6 <_dtoa_r+0x466>
 8009364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009368:	2200      	movs	r2, #0
 800936a:	4b69      	ldr	r3, [pc, #420]	; (8009510 <_dtoa_r+0x5a0>)
 800936c:	f7f7 f920 	bl	80005b0 <__aeabi_dmul>
 8009370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009374:	9c06      	ldr	r4, [sp, #24]
 8009376:	f10b 38ff 	add.w	r8, fp, #4294967295	; 0xffffffff
 800937a:	3701      	adds	r7, #1
 800937c:	4638      	mov	r0, r7
 800937e:	f7f7 f8ad 	bl	80004dc <__aeabi_i2d>
 8009382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009386:	f7f7 f913 	bl	80005b0 <__aeabi_dmul>
 800938a:	2200      	movs	r2, #0
 800938c:	4b61      	ldr	r3, [pc, #388]	; (8009514 <_dtoa_r+0x5a4>)
 800938e:	f7f6 ff59 	bl	8000244 <__adddf3>
 8009392:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009396:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800939a:	9611      	str	r6, [sp, #68]	; 0x44
 800939c:	2c00      	cmp	r4, #0
 800939e:	d15d      	bne.n	800945c <_dtoa_r+0x4ec>
 80093a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093a4:	2200      	movs	r2, #0
 80093a6:	4b5c      	ldr	r3, [pc, #368]	; (8009518 <_dtoa_r+0x5a8>)
 80093a8:	f7f6 ff4a 	bl	8000240 <__aeabi_dsub>
 80093ac:	4602      	mov	r2, r0
 80093ae:	460b      	mov	r3, r1
 80093b0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093b4:	4633      	mov	r3, r6
 80093b6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093b8:	f7f7 fb8a 	bl	8000ad0 <__aeabi_dcmpgt>
 80093bc:	2800      	cmp	r0, #0
 80093be:	f040 8295 	bne.w	80098ec <_dtoa_r+0x97c>
 80093c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093c6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093c8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80093cc:	f7f7 fb62 	bl	8000a94 <__aeabi_dcmplt>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	f040 8289 	bne.w	80098e8 <_dtoa_r+0x978>
 80093d6:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80093da:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80093de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	f2c0 8151 	blt.w	8009688 <_dtoa_r+0x718>
 80093e6:	f1bb 0f0e 	cmp.w	fp, #14
 80093ea:	f300 814d 	bgt.w	8009688 <_dtoa_r+0x718>
 80093ee:	4b45      	ldr	r3, [pc, #276]	; (8009504 <_dtoa_r+0x594>)
 80093f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80093f4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80093f8:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80093fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093fe:	2b00      	cmp	r3, #0
 8009400:	f280 80da 	bge.w	80095b8 <_dtoa_r+0x648>
 8009404:	9b08      	ldr	r3, [sp, #32]
 8009406:	2b00      	cmp	r3, #0
 8009408:	f300 80d6 	bgt.w	80095b8 <_dtoa_r+0x648>
 800940c:	f040 826b 	bne.w	80098e6 <_dtoa_r+0x976>
 8009410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009414:	2200      	movs	r2, #0
 8009416:	4b40      	ldr	r3, [pc, #256]	; (8009518 <_dtoa_r+0x5a8>)
 8009418:	f7f7 f8ca 	bl	80005b0 <__aeabi_dmul>
 800941c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009420:	f7f7 fb4c 	bl	8000abc <__aeabi_dcmpge>
 8009424:	9c08      	ldr	r4, [sp, #32]
 8009426:	4626      	mov	r6, r4
 8009428:	2800      	cmp	r0, #0
 800942a:	f040 8241 	bne.w	80098b0 <_dtoa_r+0x940>
 800942e:	2331      	movs	r3, #49	; 0x31
 8009430:	9f03      	ldr	r7, [sp, #12]
 8009432:	f10b 0b01 	add.w	fp, fp, #1
 8009436:	f807 3b01 	strb.w	r3, [r7], #1
 800943a:	e23d      	b.n	80098b8 <_dtoa_r+0x948>
 800943c:	07e2      	lsls	r2, r4, #31
 800943e:	d505      	bpl.n	800944c <_dtoa_r+0x4dc>
 8009440:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009444:	f7f7 f8b4 	bl	80005b0 <__aeabi_dmul>
 8009448:	2301      	movs	r3, #1
 800944a:	3701      	adds	r7, #1
 800944c:	1064      	asrs	r4, r4, #1
 800944e:	3608      	adds	r6, #8
 8009450:	e76d      	b.n	800932e <_dtoa_r+0x3be>
 8009452:	2702      	movs	r7, #2
 8009454:	e770      	b.n	8009338 <_dtoa_r+0x3c8>
 8009456:	46d8      	mov	r8, fp
 8009458:	9c08      	ldr	r4, [sp, #32]
 800945a:	e78f      	b.n	800937c <_dtoa_r+0x40c>
 800945c:	9903      	ldr	r1, [sp, #12]
 800945e:	4b29      	ldr	r3, [pc, #164]	; (8009504 <_dtoa_r+0x594>)
 8009460:	4421      	add	r1, r4
 8009462:	9112      	str	r1, [sp, #72]	; 0x48
 8009464:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009466:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800946a:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800946e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009472:	2900      	cmp	r1, #0
 8009474:	d054      	beq.n	8009520 <_dtoa_r+0x5b0>
 8009476:	2000      	movs	r0, #0
 8009478:	4928      	ldr	r1, [pc, #160]	; (800951c <_dtoa_r+0x5ac>)
 800947a:	f7f7 f9c3 	bl	8000804 <__aeabi_ddiv>
 800947e:	463b      	mov	r3, r7
 8009480:	4632      	mov	r2, r6
 8009482:	f7f6 fedd 	bl	8000240 <__aeabi_dsub>
 8009486:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800948a:	9f03      	ldr	r7, [sp, #12]
 800948c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009490:	f7f7 fb3e 	bl	8000b10 <__aeabi_d2iz>
 8009494:	4604      	mov	r4, r0
 8009496:	f7f7 f821 	bl	80004dc <__aeabi_i2d>
 800949a:	4602      	mov	r2, r0
 800949c:	460b      	mov	r3, r1
 800949e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094a2:	f7f6 fecd 	bl	8000240 <__aeabi_dsub>
 80094a6:	4602      	mov	r2, r0
 80094a8:	460b      	mov	r3, r1
 80094aa:	3430      	adds	r4, #48	; 0x30
 80094ac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094b0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094b4:	f807 4b01 	strb.w	r4, [r7], #1
 80094b8:	f7f7 faec 	bl	8000a94 <__aeabi_dcmplt>
 80094bc:	2800      	cmp	r0, #0
 80094be:	d173      	bne.n	80095a8 <_dtoa_r+0x638>
 80094c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094c4:	2000      	movs	r0, #0
 80094c6:	4911      	ldr	r1, [pc, #68]	; (800950c <_dtoa_r+0x59c>)
 80094c8:	f7f6 feba 	bl	8000240 <__aeabi_dsub>
 80094cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094d0:	f7f7 fae0 	bl	8000a94 <__aeabi_dcmplt>
 80094d4:	2800      	cmp	r0, #0
 80094d6:	f040 80b6 	bne.w	8009646 <_dtoa_r+0x6d6>
 80094da:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094dc:	429f      	cmp	r7, r3
 80094de:	f43f af7a 	beq.w	80093d6 <_dtoa_r+0x466>
 80094e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80094e6:	2200      	movs	r2, #0
 80094e8:	4b09      	ldr	r3, [pc, #36]	; (8009510 <_dtoa_r+0x5a0>)
 80094ea:	f7f7 f861 	bl	80005b0 <__aeabi_dmul>
 80094ee:	2200      	movs	r2, #0
 80094f0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80094f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094f8:	4b05      	ldr	r3, [pc, #20]	; (8009510 <_dtoa_r+0x5a0>)
 80094fa:	f7f7 f859 	bl	80005b0 <__aeabi_dmul>
 80094fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009502:	e7c3      	b.n	800948c <_dtoa_r+0x51c>
 8009504:	0800f8d0 	.word	0x0800f8d0
 8009508:	0800f8a8 	.word	0x0800f8a8
 800950c:	3ff00000 	.word	0x3ff00000
 8009510:	40240000 	.word	0x40240000
 8009514:	401c0000 	.word	0x401c0000
 8009518:	40140000 	.word	0x40140000
 800951c:	3fe00000 	.word	0x3fe00000
 8009520:	4630      	mov	r0, r6
 8009522:	4639      	mov	r1, r7
 8009524:	f7f7 f844 	bl	80005b0 <__aeabi_dmul>
 8009528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800952a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800952e:	9c03      	ldr	r4, [sp, #12]
 8009530:	9314      	str	r3, [sp, #80]	; 0x50
 8009532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009536:	f7f7 faeb 	bl	8000b10 <__aeabi_d2iz>
 800953a:	9015      	str	r0, [sp, #84]	; 0x54
 800953c:	f7f6 ffce 	bl	80004dc <__aeabi_i2d>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009548:	f7f6 fe7a 	bl	8000240 <__aeabi_dsub>
 800954c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800954e:	4606      	mov	r6, r0
 8009550:	3330      	adds	r3, #48	; 0x30
 8009552:	f804 3b01 	strb.w	r3, [r4], #1
 8009556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009558:	460f      	mov	r7, r1
 800955a:	429c      	cmp	r4, r3
 800955c:	f04f 0200 	mov.w	r2, #0
 8009560:	d124      	bne.n	80095ac <_dtoa_r+0x63c>
 8009562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009566:	4baf      	ldr	r3, [pc, #700]	; (8009824 <_dtoa_r+0x8b4>)
 8009568:	f7f6 fe6c 	bl	8000244 <__adddf3>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	4630      	mov	r0, r6
 8009572:	4639      	mov	r1, r7
 8009574:	f7f7 faac 	bl	8000ad0 <__aeabi_dcmpgt>
 8009578:	2800      	cmp	r0, #0
 800957a:	d163      	bne.n	8009644 <_dtoa_r+0x6d4>
 800957c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009580:	2000      	movs	r0, #0
 8009582:	49a8      	ldr	r1, [pc, #672]	; (8009824 <_dtoa_r+0x8b4>)
 8009584:	f7f6 fe5c 	bl	8000240 <__aeabi_dsub>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4630      	mov	r0, r6
 800958e:	4639      	mov	r1, r7
 8009590:	f7f7 fa80 	bl	8000a94 <__aeabi_dcmplt>
 8009594:	2800      	cmp	r0, #0
 8009596:	f43f af1e 	beq.w	80093d6 <_dtoa_r+0x466>
 800959a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800959c:	1e7b      	subs	r3, r7, #1
 800959e:	9314      	str	r3, [sp, #80]	; 0x50
 80095a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80095a4:	2b30      	cmp	r3, #48	; 0x30
 80095a6:	d0f8      	beq.n	800959a <_dtoa_r+0x62a>
 80095a8:	46c3      	mov	fp, r8
 80095aa:	e03b      	b.n	8009624 <_dtoa_r+0x6b4>
 80095ac:	4b9e      	ldr	r3, [pc, #632]	; (8009828 <_dtoa_r+0x8b8>)
 80095ae:	f7f6 ffff 	bl	80005b0 <__aeabi_dmul>
 80095b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095b6:	e7bc      	b.n	8009532 <_dtoa_r+0x5c2>
 80095b8:	9f03      	ldr	r7, [sp, #12]
 80095ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80095be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095c2:	4640      	mov	r0, r8
 80095c4:	4649      	mov	r1, r9
 80095c6:	f7f7 f91d 	bl	8000804 <__aeabi_ddiv>
 80095ca:	f7f7 faa1 	bl	8000b10 <__aeabi_d2iz>
 80095ce:	4604      	mov	r4, r0
 80095d0:	f7f6 ff84 	bl	80004dc <__aeabi_i2d>
 80095d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095d8:	f7f6 ffea 	bl	80005b0 <__aeabi_dmul>
 80095dc:	4602      	mov	r2, r0
 80095de:	460b      	mov	r3, r1
 80095e0:	4640      	mov	r0, r8
 80095e2:	4649      	mov	r1, r9
 80095e4:	f7f6 fe2c 	bl	8000240 <__aeabi_dsub>
 80095e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80095ec:	f807 6b01 	strb.w	r6, [r7], #1
 80095f0:	9e03      	ldr	r6, [sp, #12]
 80095f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80095f6:	1bbe      	subs	r6, r7, r6
 80095f8:	45b4      	cmp	ip, r6
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	d136      	bne.n	800966e <_dtoa_r+0x6fe>
 8009600:	f7f6 fe20 	bl	8000244 <__adddf3>
 8009604:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009608:	4680      	mov	r8, r0
 800960a:	4689      	mov	r9, r1
 800960c:	f7f7 fa60 	bl	8000ad0 <__aeabi_dcmpgt>
 8009610:	bb58      	cbnz	r0, 800966a <_dtoa_r+0x6fa>
 8009612:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009616:	4640      	mov	r0, r8
 8009618:	4649      	mov	r1, r9
 800961a:	f7f7 fa31 	bl	8000a80 <__aeabi_dcmpeq>
 800961e:	b108      	cbz	r0, 8009624 <_dtoa_r+0x6b4>
 8009620:	07e3      	lsls	r3, r4, #31
 8009622:	d422      	bmi.n	800966a <_dtoa_r+0x6fa>
 8009624:	4651      	mov	r1, sl
 8009626:	4628      	mov	r0, r5
 8009628:	f000 fbc2 	bl	8009db0 <_Bfree>
 800962c:	2300      	movs	r3, #0
 800962e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009630:	703b      	strb	r3, [r7, #0]
 8009632:	f10b 0301 	add.w	r3, fp, #1
 8009636:	6013      	str	r3, [r2, #0]
 8009638:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800963a:	2b00      	cmp	r3, #0
 800963c:	f43f ace6 	beq.w	800900c <_dtoa_r+0x9c>
 8009640:	601f      	str	r7, [r3, #0]
 8009642:	e4e3      	b.n	800900c <_dtoa_r+0x9c>
 8009644:	4627      	mov	r7, r4
 8009646:	463b      	mov	r3, r7
 8009648:	461f      	mov	r7, r3
 800964a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800964e:	2a39      	cmp	r2, #57	; 0x39
 8009650:	d107      	bne.n	8009662 <_dtoa_r+0x6f2>
 8009652:	9a03      	ldr	r2, [sp, #12]
 8009654:	429a      	cmp	r2, r3
 8009656:	d1f7      	bne.n	8009648 <_dtoa_r+0x6d8>
 8009658:	2230      	movs	r2, #48	; 0x30
 800965a:	9903      	ldr	r1, [sp, #12]
 800965c:	f108 0801 	add.w	r8, r8, #1
 8009660:	700a      	strb	r2, [r1, #0]
 8009662:	781a      	ldrb	r2, [r3, #0]
 8009664:	3201      	adds	r2, #1
 8009666:	701a      	strb	r2, [r3, #0]
 8009668:	e79e      	b.n	80095a8 <_dtoa_r+0x638>
 800966a:	46d8      	mov	r8, fp
 800966c:	e7eb      	b.n	8009646 <_dtoa_r+0x6d6>
 800966e:	2200      	movs	r2, #0
 8009670:	4b6d      	ldr	r3, [pc, #436]	; (8009828 <_dtoa_r+0x8b8>)
 8009672:	f7f6 ff9d 	bl	80005b0 <__aeabi_dmul>
 8009676:	2200      	movs	r2, #0
 8009678:	2300      	movs	r3, #0
 800967a:	4680      	mov	r8, r0
 800967c:	4689      	mov	r9, r1
 800967e:	f7f7 f9ff 	bl	8000a80 <__aeabi_dcmpeq>
 8009682:	2800      	cmp	r0, #0
 8009684:	d09b      	beq.n	80095be <_dtoa_r+0x64e>
 8009686:	e7cd      	b.n	8009624 <_dtoa_r+0x6b4>
 8009688:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800968a:	2a00      	cmp	r2, #0
 800968c:	f000 80c4 	beq.w	8009818 <_dtoa_r+0x8a8>
 8009690:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009692:	2a01      	cmp	r2, #1
 8009694:	f300 80a8 	bgt.w	80097e8 <_dtoa_r+0x878>
 8009698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800969a:	2a00      	cmp	r2, #0
 800969c:	f000 80a0 	beq.w	80097e0 <_dtoa_r+0x870>
 80096a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096a4:	464f      	mov	r7, r9
 80096a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096aa:	2101      	movs	r1, #1
 80096ac:	441a      	add	r2, r3
 80096ae:	4628      	mov	r0, r5
 80096b0:	4499      	add	r9, r3
 80096b2:	9209      	str	r2, [sp, #36]	; 0x24
 80096b4:	f000 fc7c 	bl	8009fb0 <__i2b>
 80096b8:	4606      	mov	r6, r0
 80096ba:	b15f      	cbz	r7, 80096d4 <_dtoa_r+0x764>
 80096bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096be:	2b00      	cmp	r3, #0
 80096c0:	dd08      	ble.n	80096d4 <_dtoa_r+0x764>
 80096c2:	42bb      	cmp	r3, r7
 80096c4:	bfa8      	it	ge
 80096c6:	463b      	movge	r3, r7
 80096c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096ca:	eba9 0903 	sub.w	r9, r9, r3
 80096ce:	1aff      	subs	r7, r7, r3
 80096d0:	1ad3      	subs	r3, r2, r3
 80096d2:	9309      	str	r3, [sp, #36]	; 0x24
 80096d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096d6:	b1f3      	cbz	r3, 8009716 <_dtoa_r+0x7a6>
 80096d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096da:	2b00      	cmp	r3, #0
 80096dc:	f000 80a0 	beq.w	8009820 <_dtoa_r+0x8b0>
 80096e0:	2c00      	cmp	r4, #0
 80096e2:	dd10      	ble.n	8009706 <_dtoa_r+0x796>
 80096e4:	4631      	mov	r1, r6
 80096e6:	4622      	mov	r2, r4
 80096e8:	4628      	mov	r0, r5
 80096ea:	f000 fd1f 	bl	800a12c <__pow5mult>
 80096ee:	4652      	mov	r2, sl
 80096f0:	4601      	mov	r1, r0
 80096f2:	4606      	mov	r6, r0
 80096f4:	4628      	mov	r0, r5
 80096f6:	f000 fc71 	bl	8009fdc <__multiply>
 80096fa:	4680      	mov	r8, r0
 80096fc:	4651      	mov	r1, sl
 80096fe:	4628      	mov	r0, r5
 8009700:	f000 fb56 	bl	8009db0 <_Bfree>
 8009704:	46c2      	mov	sl, r8
 8009706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009708:	1b1a      	subs	r2, r3, r4
 800970a:	d004      	beq.n	8009716 <_dtoa_r+0x7a6>
 800970c:	4651      	mov	r1, sl
 800970e:	4628      	mov	r0, r5
 8009710:	f000 fd0c 	bl	800a12c <__pow5mult>
 8009714:	4682      	mov	sl, r0
 8009716:	2101      	movs	r1, #1
 8009718:	4628      	mov	r0, r5
 800971a:	f000 fc49 	bl	8009fb0 <__i2b>
 800971e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009720:	4604      	mov	r4, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	f340 8082 	ble.w	800982c <_dtoa_r+0x8bc>
 8009728:	461a      	mov	r2, r3
 800972a:	4601      	mov	r1, r0
 800972c:	4628      	mov	r0, r5
 800972e:	f000 fcfd 	bl	800a12c <__pow5mult>
 8009732:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009734:	4604      	mov	r4, r0
 8009736:	2b01      	cmp	r3, #1
 8009738:	dd7b      	ble.n	8009832 <_dtoa_r+0x8c2>
 800973a:	f04f 0800 	mov.w	r8, #0
 800973e:	6923      	ldr	r3, [r4, #16]
 8009740:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009744:	6918      	ldr	r0, [r3, #16]
 8009746:	f000 fbe5 	bl	8009f14 <__hi0bits>
 800974a:	f1c0 0020 	rsb	r0, r0, #32
 800974e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009750:	4418      	add	r0, r3
 8009752:	f010 001f 	ands.w	r0, r0, #31
 8009756:	f000 8092 	beq.w	800987e <_dtoa_r+0x90e>
 800975a:	f1c0 0320 	rsb	r3, r0, #32
 800975e:	2b04      	cmp	r3, #4
 8009760:	f340 8085 	ble.w	800986e <_dtoa_r+0x8fe>
 8009764:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009766:	f1c0 001c 	rsb	r0, r0, #28
 800976a:	4403      	add	r3, r0
 800976c:	4481      	add	r9, r0
 800976e:	4407      	add	r7, r0
 8009770:	9309      	str	r3, [sp, #36]	; 0x24
 8009772:	f1b9 0f00 	cmp.w	r9, #0
 8009776:	dd05      	ble.n	8009784 <_dtoa_r+0x814>
 8009778:	4651      	mov	r1, sl
 800977a:	464a      	mov	r2, r9
 800977c:	4628      	mov	r0, r5
 800977e:	f000 fd2f 	bl	800a1e0 <__lshift>
 8009782:	4682      	mov	sl, r0
 8009784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009786:	2b00      	cmp	r3, #0
 8009788:	dd05      	ble.n	8009796 <_dtoa_r+0x826>
 800978a:	4621      	mov	r1, r4
 800978c:	461a      	mov	r2, r3
 800978e:	4628      	mov	r0, r5
 8009790:	f000 fd26 	bl	800a1e0 <__lshift>
 8009794:	4604      	mov	r4, r0
 8009796:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009798:	2b00      	cmp	r3, #0
 800979a:	d072      	beq.n	8009882 <_dtoa_r+0x912>
 800979c:	4621      	mov	r1, r4
 800979e:	4650      	mov	r0, sl
 80097a0:	f000 fd8a 	bl	800a2b8 <__mcmp>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	da6c      	bge.n	8009882 <_dtoa_r+0x912>
 80097a8:	2300      	movs	r3, #0
 80097aa:	4651      	mov	r1, sl
 80097ac:	220a      	movs	r2, #10
 80097ae:	4628      	mov	r0, r5
 80097b0:	f000 fb20 	bl	8009df4 <__multadd>
 80097b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097b6:	4682      	mov	sl, r0
 80097b8:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80097bc:	2b00      	cmp	r3, #0
 80097be:	f000 81ac 	beq.w	8009b1a <_dtoa_r+0xbaa>
 80097c2:	2300      	movs	r3, #0
 80097c4:	4631      	mov	r1, r6
 80097c6:	220a      	movs	r2, #10
 80097c8:	4628      	mov	r0, r5
 80097ca:	f000 fb13 	bl	8009df4 <__multadd>
 80097ce:	9b06      	ldr	r3, [sp, #24]
 80097d0:	4606      	mov	r6, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	f300 8093 	bgt.w	80098fe <_dtoa_r+0x98e>
 80097d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097da:	2b02      	cmp	r3, #2
 80097dc:	dc59      	bgt.n	8009892 <_dtoa_r+0x922>
 80097de:	e08e      	b.n	80098fe <_dtoa_r+0x98e>
 80097e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80097e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097e6:	e75d      	b.n	80096a4 <_dtoa_r+0x734>
 80097e8:	9b08      	ldr	r3, [sp, #32]
 80097ea:	1e5c      	subs	r4, r3, #1
 80097ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097ee:	42a3      	cmp	r3, r4
 80097f0:	bfbf      	itttt	lt
 80097f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80097f4:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80097f6:	1ae3      	sublt	r3, r4, r3
 80097f8:	18d2      	addlt	r2, r2, r3
 80097fa:	bfa8      	it	ge
 80097fc:	1b1c      	subge	r4, r3, r4
 80097fe:	9b08      	ldr	r3, [sp, #32]
 8009800:	bfbe      	ittt	lt
 8009802:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009804:	920e      	strlt	r2, [sp, #56]	; 0x38
 8009806:	2400      	movlt	r4, #0
 8009808:	2b00      	cmp	r3, #0
 800980a:	bfb5      	itete	lt
 800980c:	eba9 0703 	sublt.w	r7, r9, r3
 8009810:	464f      	movge	r7, r9
 8009812:	2300      	movlt	r3, #0
 8009814:	9b08      	ldrge	r3, [sp, #32]
 8009816:	e747      	b.n	80096a8 <_dtoa_r+0x738>
 8009818:	464f      	mov	r7, r9
 800981a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800981c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800981e:	e74c      	b.n	80096ba <_dtoa_r+0x74a>
 8009820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009822:	e773      	b.n	800970c <_dtoa_r+0x79c>
 8009824:	3fe00000 	.word	0x3fe00000
 8009828:	40240000 	.word	0x40240000
 800982c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800982e:	2b01      	cmp	r3, #1
 8009830:	dc18      	bgt.n	8009864 <_dtoa_r+0x8f4>
 8009832:	9b04      	ldr	r3, [sp, #16]
 8009834:	b9b3      	cbnz	r3, 8009864 <_dtoa_r+0x8f4>
 8009836:	9b05      	ldr	r3, [sp, #20]
 8009838:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800983c:	b993      	cbnz	r3, 8009864 <_dtoa_r+0x8f4>
 800983e:	9b05      	ldr	r3, [sp, #20]
 8009840:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009844:	0d1b      	lsrs	r3, r3, #20
 8009846:	051b      	lsls	r3, r3, #20
 8009848:	b17b      	cbz	r3, 800986a <_dtoa_r+0x8fa>
 800984a:	f04f 0801 	mov.w	r8, #1
 800984e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009850:	f109 0901 	add.w	r9, r9, #1
 8009854:	3301      	adds	r3, #1
 8009856:	9309      	str	r3, [sp, #36]	; 0x24
 8009858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800985a:	2b00      	cmp	r3, #0
 800985c:	f47f af6f 	bne.w	800973e <_dtoa_r+0x7ce>
 8009860:	2001      	movs	r0, #1
 8009862:	e774      	b.n	800974e <_dtoa_r+0x7de>
 8009864:	f04f 0800 	mov.w	r8, #0
 8009868:	e7f6      	b.n	8009858 <_dtoa_r+0x8e8>
 800986a:	4698      	mov	r8, r3
 800986c:	e7f4      	b.n	8009858 <_dtoa_r+0x8e8>
 800986e:	d080      	beq.n	8009772 <_dtoa_r+0x802>
 8009870:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009872:	331c      	adds	r3, #28
 8009874:	441a      	add	r2, r3
 8009876:	4499      	add	r9, r3
 8009878:	441f      	add	r7, r3
 800987a:	9209      	str	r2, [sp, #36]	; 0x24
 800987c:	e779      	b.n	8009772 <_dtoa_r+0x802>
 800987e:	4603      	mov	r3, r0
 8009880:	e7f6      	b.n	8009870 <_dtoa_r+0x900>
 8009882:	9b08      	ldr	r3, [sp, #32]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dc34      	bgt.n	80098f2 <_dtoa_r+0x982>
 8009888:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800988a:	2b02      	cmp	r3, #2
 800988c:	dd31      	ble.n	80098f2 <_dtoa_r+0x982>
 800988e:	9b08      	ldr	r3, [sp, #32]
 8009890:	9306      	str	r3, [sp, #24]
 8009892:	9b06      	ldr	r3, [sp, #24]
 8009894:	b963      	cbnz	r3, 80098b0 <_dtoa_r+0x940>
 8009896:	4621      	mov	r1, r4
 8009898:	2205      	movs	r2, #5
 800989a:	4628      	mov	r0, r5
 800989c:	f000 faaa 	bl	8009df4 <__multadd>
 80098a0:	4601      	mov	r1, r0
 80098a2:	4604      	mov	r4, r0
 80098a4:	4650      	mov	r0, sl
 80098a6:	f000 fd07 	bl	800a2b8 <__mcmp>
 80098aa:	2800      	cmp	r0, #0
 80098ac:	f73f adbf 	bgt.w	800942e <_dtoa_r+0x4be>
 80098b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098b2:	9f03      	ldr	r7, [sp, #12]
 80098b4:	ea6f 0b03 	mvn.w	fp, r3
 80098b8:	f04f 0800 	mov.w	r8, #0
 80098bc:	4621      	mov	r1, r4
 80098be:	4628      	mov	r0, r5
 80098c0:	f000 fa76 	bl	8009db0 <_Bfree>
 80098c4:	2e00      	cmp	r6, #0
 80098c6:	f43f aead 	beq.w	8009624 <_dtoa_r+0x6b4>
 80098ca:	f1b8 0f00 	cmp.w	r8, #0
 80098ce:	d005      	beq.n	80098dc <_dtoa_r+0x96c>
 80098d0:	45b0      	cmp	r8, r6
 80098d2:	d003      	beq.n	80098dc <_dtoa_r+0x96c>
 80098d4:	4641      	mov	r1, r8
 80098d6:	4628      	mov	r0, r5
 80098d8:	f000 fa6a 	bl	8009db0 <_Bfree>
 80098dc:	4631      	mov	r1, r6
 80098de:	4628      	mov	r0, r5
 80098e0:	f000 fa66 	bl	8009db0 <_Bfree>
 80098e4:	e69e      	b.n	8009624 <_dtoa_r+0x6b4>
 80098e6:	2400      	movs	r4, #0
 80098e8:	4626      	mov	r6, r4
 80098ea:	e7e1      	b.n	80098b0 <_dtoa_r+0x940>
 80098ec:	46c3      	mov	fp, r8
 80098ee:	4626      	mov	r6, r4
 80098f0:	e59d      	b.n	800942e <_dtoa_r+0x4be>
 80098f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	f000 80c8 	beq.w	8009a8a <_dtoa_r+0xb1a>
 80098fa:	9b08      	ldr	r3, [sp, #32]
 80098fc:	9306      	str	r3, [sp, #24]
 80098fe:	2f00      	cmp	r7, #0
 8009900:	dd05      	ble.n	800990e <_dtoa_r+0x99e>
 8009902:	4631      	mov	r1, r6
 8009904:	463a      	mov	r2, r7
 8009906:	4628      	mov	r0, r5
 8009908:	f000 fc6a 	bl	800a1e0 <__lshift>
 800990c:	4606      	mov	r6, r0
 800990e:	f1b8 0f00 	cmp.w	r8, #0
 8009912:	d05b      	beq.n	80099cc <_dtoa_r+0xa5c>
 8009914:	4628      	mov	r0, r5
 8009916:	6871      	ldr	r1, [r6, #4]
 8009918:	f000 fa0a 	bl	8009d30 <_Balloc>
 800991c:	4607      	mov	r7, r0
 800991e:	b928      	cbnz	r0, 800992c <_dtoa_r+0x9bc>
 8009920:	4602      	mov	r2, r0
 8009922:	f240 21ef 	movw	r1, #751	; 0x2ef
 8009926:	4b81      	ldr	r3, [pc, #516]	; (8009b2c <_dtoa_r+0xbbc>)
 8009928:	f7ff bb36 	b.w	8008f98 <_dtoa_r+0x28>
 800992c:	6932      	ldr	r2, [r6, #16]
 800992e:	f106 010c 	add.w	r1, r6, #12
 8009932:	3202      	adds	r2, #2
 8009934:	0092      	lsls	r2, r2, #2
 8009936:	300c      	adds	r0, #12
 8009938:	f002 f96c 	bl	800bc14 <memcpy>
 800993c:	2201      	movs	r2, #1
 800993e:	4639      	mov	r1, r7
 8009940:	4628      	mov	r0, r5
 8009942:	f000 fc4d 	bl	800a1e0 <__lshift>
 8009946:	46b0      	mov	r8, r6
 8009948:	4606      	mov	r6, r0
 800994a:	9b03      	ldr	r3, [sp, #12]
 800994c:	9a03      	ldr	r2, [sp, #12]
 800994e:	3301      	adds	r3, #1
 8009950:	9308      	str	r3, [sp, #32]
 8009952:	9b06      	ldr	r3, [sp, #24]
 8009954:	4413      	add	r3, r2
 8009956:	930b      	str	r3, [sp, #44]	; 0x2c
 8009958:	9b04      	ldr	r3, [sp, #16]
 800995a:	f003 0301 	and.w	r3, r3, #1
 800995e:	930a      	str	r3, [sp, #40]	; 0x28
 8009960:	9b08      	ldr	r3, [sp, #32]
 8009962:	4621      	mov	r1, r4
 8009964:	3b01      	subs	r3, #1
 8009966:	4650      	mov	r0, sl
 8009968:	9304      	str	r3, [sp, #16]
 800996a:	f7ff fa77 	bl	8008e5c <quorem>
 800996e:	4641      	mov	r1, r8
 8009970:	9006      	str	r0, [sp, #24]
 8009972:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009976:	4650      	mov	r0, sl
 8009978:	f000 fc9e 	bl	800a2b8 <__mcmp>
 800997c:	4632      	mov	r2, r6
 800997e:	9009      	str	r0, [sp, #36]	; 0x24
 8009980:	4621      	mov	r1, r4
 8009982:	4628      	mov	r0, r5
 8009984:	f000 fcb4 	bl	800a2f0 <__mdiff>
 8009988:	68c2      	ldr	r2, [r0, #12]
 800998a:	4607      	mov	r7, r0
 800998c:	bb02      	cbnz	r2, 80099d0 <_dtoa_r+0xa60>
 800998e:	4601      	mov	r1, r0
 8009990:	4650      	mov	r0, sl
 8009992:	f000 fc91 	bl	800a2b8 <__mcmp>
 8009996:	4602      	mov	r2, r0
 8009998:	4639      	mov	r1, r7
 800999a:	4628      	mov	r0, r5
 800999c:	920c      	str	r2, [sp, #48]	; 0x30
 800999e:	f000 fa07 	bl	8009db0 <_Bfree>
 80099a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099a6:	9f08      	ldr	r7, [sp, #32]
 80099a8:	ea43 0102 	orr.w	r1, r3, r2
 80099ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ae:	4319      	orrs	r1, r3
 80099b0:	d110      	bne.n	80099d4 <_dtoa_r+0xa64>
 80099b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80099b6:	d029      	beq.n	8009a0c <_dtoa_r+0xa9c>
 80099b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	dd02      	ble.n	80099c4 <_dtoa_r+0xa54>
 80099be:	9b06      	ldr	r3, [sp, #24]
 80099c0:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80099c4:	9b04      	ldr	r3, [sp, #16]
 80099c6:	f883 9000 	strb.w	r9, [r3]
 80099ca:	e777      	b.n	80098bc <_dtoa_r+0x94c>
 80099cc:	4630      	mov	r0, r6
 80099ce:	e7ba      	b.n	8009946 <_dtoa_r+0x9d6>
 80099d0:	2201      	movs	r2, #1
 80099d2:	e7e1      	b.n	8009998 <_dtoa_r+0xa28>
 80099d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	db04      	blt.n	80099e4 <_dtoa_r+0xa74>
 80099da:	9922      	ldr	r1, [sp, #136]	; 0x88
 80099dc:	430b      	orrs	r3, r1
 80099de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80099e0:	430b      	orrs	r3, r1
 80099e2:	d120      	bne.n	8009a26 <_dtoa_r+0xab6>
 80099e4:	2a00      	cmp	r2, #0
 80099e6:	dded      	ble.n	80099c4 <_dtoa_r+0xa54>
 80099e8:	4651      	mov	r1, sl
 80099ea:	2201      	movs	r2, #1
 80099ec:	4628      	mov	r0, r5
 80099ee:	f000 fbf7 	bl	800a1e0 <__lshift>
 80099f2:	4621      	mov	r1, r4
 80099f4:	4682      	mov	sl, r0
 80099f6:	f000 fc5f 	bl	800a2b8 <__mcmp>
 80099fa:	2800      	cmp	r0, #0
 80099fc:	dc03      	bgt.n	8009a06 <_dtoa_r+0xa96>
 80099fe:	d1e1      	bne.n	80099c4 <_dtoa_r+0xa54>
 8009a00:	f019 0f01 	tst.w	r9, #1
 8009a04:	d0de      	beq.n	80099c4 <_dtoa_r+0xa54>
 8009a06:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a0a:	d1d8      	bne.n	80099be <_dtoa_r+0xa4e>
 8009a0c:	2339      	movs	r3, #57	; 0x39
 8009a0e:	9a04      	ldr	r2, [sp, #16]
 8009a10:	7013      	strb	r3, [r2, #0]
 8009a12:	463b      	mov	r3, r7
 8009a14:	461f      	mov	r7, r3
 8009a16:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009a1a:	3b01      	subs	r3, #1
 8009a1c:	2a39      	cmp	r2, #57	; 0x39
 8009a1e:	d06b      	beq.n	8009af8 <_dtoa_r+0xb88>
 8009a20:	3201      	adds	r2, #1
 8009a22:	701a      	strb	r2, [r3, #0]
 8009a24:	e74a      	b.n	80098bc <_dtoa_r+0x94c>
 8009a26:	2a00      	cmp	r2, #0
 8009a28:	dd07      	ble.n	8009a3a <_dtoa_r+0xaca>
 8009a2a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009a2e:	d0ed      	beq.n	8009a0c <_dtoa_r+0xa9c>
 8009a30:	9a04      	ldr	r2, [sp, #16]
 8009a32:	f109 0301 	add.w	r3, r9, #1
 8009a36:	7013      	strb	r3, [r2, #0]
 8009a38:	e740      	b.n	80098bc <_dtoa_r+0x94c>
 8009a3a:	9b08      	ldr	r3, [sp, #32]
 8009a3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009a3e:	f803 9c01 	strb.w	r9, [r3, #-1]
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d042      	beq.n	8009acc <_dtoa_r+0xb5c>
 8009a46:	4651      	mov	r1, sl
 8009a48:	2300      	movs	r3, #0
 8009a4a:	220a      	movs	r2, #10
 8009a4c:	4628      	mov	r0, r5
 8009a4e:	f000 f9d1 	bl	8009df4 <__multadd>
 8009a52:	45b0      	cmp	r8, r6
 8009a54:	4682      	mov	sl, r0
 8009a56:	f04f 0300 	mov.w	r3, #0
 8009a5a:	f04f 020a 	mov.w	r2, #10
 8009a5e:	4641      	mov	r1, r8
 8009a60:	4628      	mov	r0, r5
 8009a62:	d107      	bne.n	8009a74 <_dtoa_r+0xb04>
 8009a64:	f000 f9c6 	bl	8009df4 <__multadd>
 8009a68:	4680      	mov	r8, r0
 8009a6a:	4606      	mov	r6, r0
 8009a6c:	9b08      	ldr	r3, [sp, #32]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	9308      	str	r3, [sp, #32]
 8009a72:	e775      	b.n	8009960 <_dtoa_r+0x9f0>
 8009a74:	f000 f9be 	bl	8009df4 <__multadd>
 8009a78:	4631      	mov	r1, r6
 8009a7a:	4680      	mov	r8, r0
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	220a      	movs	r2, #10
 8009a80:	4628      	mov	r0, r5
 8009a82:	f000 f9b7 	bl	8009df4 <__multadd>
 8009a86:	4606      	mov	r6, r0
 8009a88:	e7f0      	b.n	8009a6c <_dtoa_r+0xafc>
 8009a8a:	9b08      	ldr	r3, [sp, #32]
 8009a8c:	9306      	str	r3, [sp, #24]
 8009a8e:	9f03      	ldr	r7, [sp, #12]
 8009a90:	4621      	mov	r1, r4
 8009a92:	4650      	mov	r0, sl
 8009a94:	f7ff f9e2 	bl	8008e5c <quorem>
 8009a98:	9b03      	ldr	r3, [sp, #12]
 8009a9a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009a9e:	f807 9b01 	strb.w	r9, [r7], #1
 8009aa2:	1afa      	subs	r2, r7, r3
 8009aa4:	9b06      	ldr	r3, [sp, #24]
 8009aa6:	4293      	cmp	r3, r2
 8009aa8:	dd07      	ble.n	8009aba <_dtoa_r+0xb4a>
 8009aaa:	4651      	mov	r1, sl
 8009aac:	2300      	movs	r3, #0
 8009aae:	220a      	movs	r2, #10
 8009ab0:	4628      	mov	r0, r5
 8009ab2:	f000 f99f 	bl	8009df4 <__multadd>
 8009ab6:	4682      	mov	sl, r0
 8009ab8:	e7ea      	b.n	8009a90 <_dtoa_r+0xb20>
 8009aba:	9b06      	ldr	r3, [sp, #24]
 8009abc:	f04f 0800 	mov.w	r8, #0
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	bfcc      	ite	gt
 8009ac4:	461f      	movgt	r7, r3
 8009ac6:	2701      	movle	r7, #1
 8009ac8:	9b03      	ldr	r3, [sp, #12]
 8009aca:	441f      	add	r7, r3
 8009acc:	4651      	mov	r1, sl
 8009ace:	2201      	movs	r2, #1
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	f000 fb85 	bl	800a1e0 <__lshift>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4682      	mov	sl, r0
 8009ada:	f000 fbed 	bl	800a2b8 <__mcmp>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	dc97      	bgt.n	8009a12 <_dtoa_r+0xaa2>
 8009ae2:	d102      	bne.n	8009aea <_dtoa_r+0xb7a>
 8009ae4:	f019 0f01 	tst.w	r9, #1
 8009ae8:	d193      	bne.n	8009a12 <_dtoa_r+0xaa2>
 8009aea:	463b      	mov	r3, r7
 8009aec:	461f      	mov	r7, r3
 8009aee:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009af2:	2a30      	cmp	r2, #48	; 0x30
 8009af4:	d0fa      	beq.n	8009aec <_dtoa_r+0xb7c>
 8009af6:	e6e1      	b.n	80098bc <_dtoa_r+0x94c>
 8009af8:	9a03      	ldr	r2, [sp, #12]
 8009afa:	429a      	cmp	r2, r3
 8009afc:	d18a      	bne.n	8009a14 <_dtoa_r+0xaa4>
 8009afe:	2331      	movs	r3, #49	; 0x31
 8009b00:	f10b 0b01 	add.w	fp, fp, #1
 8009b04:	e797      	b.n	8009a36 <_dtoa_r+0xac6>
 8009b06:	4b0a      	ldr	r3, [pc, #40]	; (8009b30 <_dtoa_r+0xbc0>)
 8009b08:	f7ff ba9f 	b.w	800904a <_dtoa_r+0xda>
 8009b0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f47f aa77 	bne.w	8009002 <_dtoa_r+0x92>
 8009b14:	4b07      	ldr	r3, [pc, #28]	; (8009b34 <_dtoa_r+0xbc4>)
 8009b16:	f7ff ba98 	b.w	800904a <_dtoa_r+0xda>
 8009b1a:	9b06      	ldr	r3, [sp, #24]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	dcb6      	bgt.n	8009a8e <_dtoa_r+0xb1e>
 8009b20:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	f73f aeb5 	bgt.w	8009892 <_dtoa_r+0x922>
 8009b28:	e7b1      	b.n	8009a8e <_dtoa_r+0xb1e>
 8009b2a:	bf00      	nop
 8009b2c:	0800f83b 	.word	0x0800f83b
 8009b30:	0800f796 	.word	0x0800f796
 8009b34:	0800f7bf 	.word	0x0800f7bf

08009b38 <_free_r>:
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4605      	mov	r5, r0
 8009b3c:	2900      	cmp	r1, #0
 8009b3e:	d040      	beq.n	8009bc2 <_free_r+0x8a>
 8009b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b44:	1f0c      	subs	r4, r1, #4
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	bfb8      	it	lt
 8009b4a:	18e4      	addlt	r4, r4, r3
 8009b4c:	f000 f8e4 	bl	8009d18 <__malloc_lock>
 8009b50:	4a1c      	ldr	r2, [pc, #112]	; (8009bc4 <_free_r+0x8c>)
 8009b52:	6813      	ldr	r3, [r2, #0]
 8009b54:	b933      	cbnz	r3, 8009b64 <_free_r+0x2c>
 8009b56:	6063      	str	r3, [r4, #4]
 8009b58:	6014      	str	r4, [r2, #0]
 8009b5a:	4628      	mov	r0, r5
 8009b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b60:	f000 b8e0 	b.w	8009d24 <__malloc_unlock>
 8009b64:	42a3      	cmp	r3, r4
 8009b66:	d908      	bls.n	8009b7a <_free_r+0x42>
 8009b68:	6820      	ldr	r0, [r4, #0]
 8009b6a:	1821      	adds	r1, r4, r0
 8009b6c:	428b      	cmp	r3, r1
 8009b6e:	bf01      	itttt	eq
 8009b70:	6819      	ldreq	r1, [r3, #0]
 8009b72:	685b      	ldreq	r3, [r3, #4]
 8009b74:	1809      	addeq	r1, r1, r0
 8009b76:	6021      	streq	r1, [r4, #0]
 8009b78:	e7ed      	b.n	8009b56 <_free_r+0x1e>
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	b10b      	cbz	r3, 8009b84 <_free_r+0x4c>
 8009b80:	42a3      	cmp	r3, r4
 8009b82:	d9fa      	bls.n	8009b7a <_free_r+0x42>
 8009b84:	6811      	ldr	r1, [r2, #0]
 8009b86:	1850      	adds	r0, r2, r1
 8009b88:	42a0      	cmp	r0, r4
 8009b8a:	d10b      	bne.n	8009ba4 <_free_r+0x6c>
 8009b8c:	6820      	ldr	r0, [r4, #0]
 8009b8e:	4401      	add	r1, r0
 8009b90:	1850      	adds	r0, r2, r1
 8009b92:	4283      	cmp	r3, r0
 8009b94:	6011      	str	r1, [r2, #0]
 8009b96:	d1e0      	bne.n	8009b5a <_free_r+0x22>
 8009b98:	6818      	ldr	r0, [r3, #0]
 8009b9a:	685b      	ldr	r3, [r3, #4]
 8009b9c:	4408      	add	r0, r1
 8009b9e:	6010      	str	r0, [r2, #0]
 8009ba0:	6053      	str	r3, [r2, #4]
 8009ba2:	e7da      	b.n	8009b5a <_free_r+0x22>
 8009ba4:	d902      	bls.n	8009bac <_free_r+0x74>
 8009ba6:	230c      	movs	r3, #12
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	e7d6      	b.n	8009b5a <_free_r+0x22>
 8009bac:	6820      	ldr	r0, [r4, #0]
 8009bae:	1821      	adds	r1, r4, r0
 8009bb0:	428b      	cmp	r3, r1
 8009bb2:	bf01      	itttt	eq
 8009bb4:	6819      	ldreq	r1, [r3, #0]
 8009bb6:	685b      	ldreq	r3, [r3, #4]
 8009bb8:	1809      	addeq	r1, r1, r0
 8009bba:	6021      	streq	r1, [r4, #0]
 8009bbc:	6063      	str	r3, [r4, #4]
 8009bbe:	6054      	str	r4, [r2, #4]
 8009bc0:	e7cb      	b.n	8009b5a <_free_r+0x22>
 8009bc2:	bd38      	pop	{r3, r4, r5, pc}
 8009bc4:	20000e74 	.word	0x20000e74

08009bc8 <malloc>:
 8009bc8:	4b02      	ldr	r3, [pc, #8]	; (8009bd4 <malloc+0xc>)
 8009bca:	4601      	mov	r1, r0
 8009bcc:	6818      	ldr	r0, [r3, #0]
 8009bce:	f000 b823 	b.w	8009c18 <_malloc_r>
 8009bd2:	bf00      	nop
 8009bd4:	200000f8 	.word	0x200000f8

08009bd8 <sbrk_aligned>:
 8009bd8:	b570      	push	{r4, r5, r6, lr}
 8009bda:	4e0e      	ldr	r6, [pc, #56]	; (8009c14 <sbrk_aligned+0x3c>)
 8009bdc:	460c      	mov	r4, r1
 8009bde:	6831      	ldr	r1, [r6, #0]
 8009be0:	4605      	mov	r5, r0
 8009be2:	b911      	cbnz	r1, 8009bea <sbrk_aligned+0x12>
 8009be4:	f002 f806 	bl	800bbf4 <_sbrk_r>
 8009be8:	6030      	str	r0, [r6, #0]
 8009bea:	4621      	mov	r1, r4
 8009bec:	4628      	mov	r0, r5
 8009bee:	f002 f801 	bl	800bbf4 <_sbrk_r>
 8009bf2:	1c43      	adds	r3, r0, #1
 8009bf4:	d00a      	beq.n	8009c0c <sbrk_aligned+0x34>
 8009bf6:	1cc4      	adds	r4, r0, #3
 8009bf8:	f024 0403 	bic.w	r4, r4, #3
 8009bfc:	42a0      	cmp	r0, r4
 8009bfe:	d007      	beq.n	8009c10 <sbrk_aligned+0x38>
 8009c00:	1a21      	subs	r1, r4, r0
 8009c02:	4628      	mov	r0, r5
 8009c04:	f001 fff6 	bl	800bbf4 <_sbrk_r>
 8009c08:	3001      	adds	r0, #1
 8009c0a:	d101      	bne.n	8009c10 <sbrk_aligned+0x38>
 8009c0c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009c10:	4620      	mov	r0, r4
 8009c12:	bd70      	pop	{r4, r5, r6, pc}
 8009c14:	20000e78 	.word	0x20000e78

08009c18 <_malloc_r>:
 8009c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c1c:	1ccd      	adds	r5, r1, #3
 8009c1e:	f025 0503 	bic.w	r5, r5, #3
 8009c22:	3508      	adds	r5, #8
 8009c24:	2d0c      	cmp	r5, #12
 8009c26:	bf38      	it	cc
 8009c28:	250c      	movcc	r5, #12
 8009c2a:	2d00      	cmp	r5, #0
 8009c2c:	4607      	mov	r7, r0
 8009c2e:	db01      	blt.n	8009c34 <_malloc_r+0x1c>
 8009c30:	42a9      	cmp	r1, r5
 8009c32:	d905      	bls.n	8009c40 <_malloc_r+0x28>
 8009c34:	230c      	movs	r3, #12
 8009c36:	2600      	movs	r6, #0
 8009c38:	603b      	str	r3, [r7, #0]
 8009c3a:	4630      	mov	r0, r6
 8009c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009d14 <_malloc_r+0xfc>
 8009c44:	f000 f868 	bl	8009d18 <__malloc_lock>
 8009c48:	f8d8 3000 	ldr.w	r3, [r8]
 8009c4c:	461c      	mov	r4, r3
 8009c4e:	bb5c      	cbnz	r4, 8009ca8 <_malloc_r+0x90>
 8009c50:	4629      	mov	r1, r5
 8009c52:	4638      	mov	r0, r7
 8009c54:	f7ff ffc0 	bl	8009bd8 <sbrk_aligned>
 8009c58:	1c43      	adds	r3, r0, #1
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	d155      	bne.n	8009d0a <_malloc_r+0xf2>
 8009c5e:	f8d8 4000 	ldr.w	r4, [r8]
 8009c62:	4626      	mov	r6, r4
 8009c64:	2e00      	cmp	r6, #0
 8009c66:	d145      	bne.n	8009cf4 <_malloc_r+0xdc>
 8009c68:	2c00      	cmp	r4, #0
 8009c6a:	d048      	beq.n	8009cfe <_malloc_r+0xe6>
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	4631      	mov	r1, r6
 8009c70:	4638      	mov	r0, r7
 8009c72:	eb04 0903 	add.w	r9, r4, r3
 8009c76:	f001 ffbd 	bl	800bbf4 <_sbrk_r>
 8009c7a:	4581      	cmp	r9, r0
 8009c7c:	d13f      	bne.n	8009cfe <_malloc_r+0xe6>
 8009c7e:	6821      	ldr	r1, [r4, #0]
 8009c80:	4638      	mov	r0, r7
 8009c82:	1a6d      	subs	r5, r5, r1
 8009c84:	4629      	mov	r1, r5
 8009c86:	f7ff ffa7 	bl	8009bd8 <sbrk_aligned>
 8009c8a:	3001      	adds	r0, #1
 8009c8c:	d037      	beq.n	8009cfe <_malloc_r+0xe6>
 8009c8e:	6823      	ldr	r3, [r4, #0]
 8009c90:	442b      	add	r3, r5
 8009c92:	6023      	str	r3, [r4, #0]
 8009c94:	f8d8 3000 	ldr.w	r3, [r8]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d038      	beq.n	8009d0e <_malloc_r+0xf6>
 8009c9c:	685a      	ldr	r2, [r3, #4]
 8009c9e:	42a2      	cmp	r2, r4
 8009ca0:	d12b      	bne.n	8009cfa <_malloc_r+0xe2>
 8009ca2:	2200      	movs	r2, #0
 8009ca4:	605a      	str	r2, [r3, #4]
 8009ca6:	e00f      	b.n	8009cc8 <_malloc_r+0xb0>
 8009ca8:	6822      	ldr	r2, [r4, #0]
 8009caa:	1b52      	subs	r2, r2, r5
 8009cac:	d41f      	bmi.n	8009cee <_malloc_r+0xd6>
 8009cae:	2a0b      	cmp	r2, #11
 8009cb0:	d917      	bls.n	8009ce2 <_malloc_r+0xca>
 8009cb2:	1961      	adds	r1, r4, r5
 8009cb4:	42a3      	cmp	r3, r4
 8009cb6:	6025      	str	r5, [r4, #0]
 8009cb8:	bf18      	it	ne
 8009cba:	6059      	strne	r1, [r3, #4]
 8009cbc:	6863      	ldr	r3, [r4, #4]
 8009cbe:	bf08      	it	eq
 8009cc0:	f8c8 1000 	streq.w	r1, [r8]
 8009cc4:	5162      	str	r2, [r4, r5]
 8009cc6:	604b      	str	r3, [r1, #4]
 8009cc8:	4638      	mov	r0, r7
 8009cca:	f104 060b 	add.w	r6, r4, #11
 8009cce:	f000 f829 	bl	8009d24 <__malloc_unlock>
 8009cd2:	f026 0607 	bic.w	r6, r6, #7
 8009cd6:	1d23      	adds	r3, r4, #4
 8009cd8:	1af2      	subs	r2, r6, r3
 8009cda:	d0ae      	beq.n	8009c3a <_malloc_r+0x22>
 8009cdc:	1b9b      	subs	r3, r3, r6
 8009cde:	50a3      	str	r3, [r4, r2]
 8009ce0:	e7ab      	b.n	8009c3a <_malloc_r+0x22>
 8009ce2:	42a3      	cmp	r3, r4
 8009ce4:	6862      	ldr	r2, [r4, #4]
 8009ce6:	d1dd      	bne.n	8009ca4 <_malloc_r+0x8c>
 8009ce8:	f8c8 2000 	str.w	r2, [r8]
 8009cec:	e7ec      	b.n	8009cc8 <_malloc_r+0xb0>
 8009cee:	4623      	mov	r3, r4
 8009cf0:	6864      	ldr	r4, [r4, #4]
 8009cf2:	e7ac      	b.n	8009c4e <_malloc_r+0x36>
 8009cf4:	4634      	mov	r4, r6
 8009cf6:	6876      	ldr	r6, [r6, #4]
 8009cf8:	e7b4      	b.n	8009c64 <_malloc_r+0x4c>
 8009cfa:	4613      	mov	r3, r2
 8009cfc:	e7cc      	b.n	8009c98 <_malloc_r+0x80>
 8009cfe:	230c      	movs	r3, #12
 8009d00:	4638      	mov	r0, r7
 8009d02:	603b      	str	r3, [r7, #0]
 8009d04:	f000 f80e 	bl	8009d24 <__malloc_unlock>
 8009d08:	e797      	b.n	8009c3a <_malloc_r+0x22>
 8009d0a:	6025      	str	r5, [r4, #0]
 8009d0c:	e7dc      	b.n	8009cc8 <_malloc_r+0xb0>
 8009d0e:	605b      	str	r3, [r3, #4]
 8009d10:	deff      	udf	#255	; 0xff
 8009d12:	bf00      	nop
 8009d14:	20000e74 	.word	0x20000e74

08009d18 <__malloc_lock>:
 8009d18:	4801      	ldr	r0, [pc, #4]	; (8009d20 <__malloc_lock+0x8>)
 8009d1a:	f7ff b88a 	b.w	8008e32 <__retarget_lock_acquire_recursive>
 8009d1e:	bf00      	nop
 8009d20:	20000e70 	.word	0x20000e70

08009d24 <__malloc_unlock>:
 8009d24:	4801      	ldr	r0, [pc, #4]	; (8009d2c <__malloc_unlock+0x8>)
 8009d26:	f7ff b885 	b.w	8008e34 <__retarget_lock_release_recursive>
 8009d2a:	bf00      	nop
 8009d2c:	20000e70 	.word	0x20000e70

08009d30 <_Balloc>:
 8009d30:	b570      	push	{r4, r5, r6, lr}
 8009d32:	69c6      	ldr	r6, [r0, #28]
 8009d34:	4604      	mov	r4, r0
 8009d36:	460d      	mov	r5, r1
 8009d38:	b976      	cbnz	r6, 8009d58 <_Balloc+0x28>
 8009d3a:	2010      	movs	r0, #16
 8009d3c:	f7ff ff44 	bl	8009bc8 <malloc>
 8009d40:	4602      	mov	r2, r0
 8009d42:	61e0      	str	r0, [r4, #28]
 8009d44:	b920      	cbnz	r0, 8009d50 <_Balloc+0x20>
 8009d46:	216b      	movs	r1, #107	; 0x6b
 8009d48:	4b17      	ldr	r3, [pc, #92]	; (8009da8 <_Balloc+0x78>)
 8009d4a:	4818      	ldr	r0, [pc, #96]	; (8009dac <_Balloc+0x7c>)
 8009d4c:	f001 ff76 	bl	800bc3c <__assert_func>
 8009d50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009d54:	6006      	str	r6, [r0, #0]
 8009d56:	60c6      	str	r6, [r0, #12]
 8009d58:	69e6      	ldr	r6, [r4, #28]
 8009d5a:	68f3      	ldr	r3, [r6, #12]
 8009d5c:	b183      	cbz	r3, 8009d80 <_Balloc+0x50>
 8009d5e:	69e3      	ldr	r3, [r4, #28]
 8009d60:	68db      	ldr	r3, [r3, #12]
 8009d62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009d66:	b9b8      	cbnz	r0, 8009d98 <_Balloc+0x68>
 8009d68:	2101      	movs	r1, #1
 8009d6a:	fa01 f605 	lsl.w	r6, r1, r5
 8009d6e:	1d72      	adds	r2, r6, #5
 8009d70:	4620      	mov	r0, r4
 8009d72:	0092      	lsls	r2, r2, #2
 8009d74:	f001 ff80 	bl	800bc78 <_calloc_r>
 8009d78:	b160      	cbz	r0, 8009d94 <_Balloc+0x64>
 8009d7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009d7e:	e00e      	b.n	8009d9e <_Balloc+0x6e>
 8009d80:	2221      	movs	r2, #33	; 0x21
 8009d82:	2104      	movs	r1, #4
 8009d84:	4620      	mov	r0, r4
 8009d86:	f001 ff77 	bl	800bc78 <_calloc_r>
 8009d8a:	69e3      	ldr	r3, [r4, #28]
 8009d8c:	60f0      	str	r0, [r6, #12]
 8009d8e:	68db      	ldr	r3, [r3, #12]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d1e4      	bne.n	8009d5e <_Balloc+0x2e>
 8009d94:	2000      	movs	r0, #0
 8009d96:	bd70      	pop	{r4, r5, r6, pc}
 8009d98:	6802      	ldr	r2, [r0, #0]
 8009d9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009da4:	e7f7      	b.n	8009d96 <_Balloc+0x66>
 8009da6:	bf00      	nop
 8009da8:	0800f7cc 	.word	0x0800f7cc
 8009dac:	0800f84c 	.word	0x0800f84c

08009db0 <_Bfree>:
 8009db0:	b570      	push	{r4, r5, r6, lr}
 8009db2:	69c6      	ldr	r6, [r0, #28]
 8009db4:	4605      	mov	r5, r0
 8009db6:	460c      	mov	r4, r1
 8009db8:	b976      	cbnz	r6, 8009dd8 <_Bfree+0x28>
 8009dba:	2010      	movs	r0, #16
 8009dbc:	f7ff ff04 	bl	8009bc8 <malloc>
 8009dc0:	4602      	mov	r2, r0
 8009dc2:	61e8      	str	r0, [r5, #28]
 8009dc4:	b920      	cbnz	r0, 8009dd0 <_Bfree+0x20>
 8009dc6:	218f      	movs	r1, #143	; 0x8f
 8009dc8:	4b08      	ldr	r3, [pc, #32]	; (8009dec <_Bfree+0x3c>)
 8009dca:	4809      	ldr	r0, [pc, #36]	; (8009df0 <_Bfree+0x40>)
 8009dcc:	f001 ff36 	bl	800bc3c <__assert_func>
 8009dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009dd4:	6006      	str	r6, [r0, #0]
 8009dd6:	60c6      	str	r6, [r0, #12]
 8009dd8:	b13c      	cbz	r4, 8009dea <_Bfree+0x3a>
 8009dda:	69eb      	ldr	r3, [r5, #28]
 8009ddc:	6862      	ldr	r2, [r4, #4]
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009de4:	6021      	str	r1, [r4, #0]
 8009de6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009dea:	bd70      	pop	{r4, r5, r6, pc}
 8009dec:	0800f7cc 	.word	0x0800f7cc
 8009df0:	0800f84c 	.word	0x0800f84c

08009df4 <__multadd>:
 8009df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009df8:	4607      	mov	r7, r0
 8009dfa:	460c      	mov	r4, r1
 8009dfc:	461e      	mov	r6, r3
 8009dfe:	2000      	movs	r0, #0
 8009e00:	690d      	ldr	r5, [r1, #16]
 8009e02:	f101 0c14 	add.w	ip, r1, #20
 8009e06:	f8dc 3000 	ldr.w	r3, [ip]
 8009e0a:	3001      	adds	r0, #1
 8009e0c:	b299      	uxth	r1, r3
 8009e0e:	fb02 6101 	mla	r1, r2, r1, r6
 8009e12:	0c1e      	lsrs	r6, r3, #16
 8009e14:	0c0b      	lsrs	r3, r1, #16
 8009e16:	fb02 3306 	mla	r3, r2, r6, r3
 8009e1a:	b289      	uxth	r1, r1
 8009e1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009e20:	4285      	cmp	r5, r0
 8009e22:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009e26:	f84c 1b04 	str.w	r1, [ip], #4
 8009e2a:	dcec      	bgt.n	8009e06 <__multadd+0x12>
 8009e2c:	b30e      	cbz	r6, 8009e72 <__multadd+0x7e>
 8009e2e:	68a3      	ldr	r3, [r4, #8]
 8009e30:	42ab      	cmp	r3, r5
 8009e32:	dc19      	bgt.n	8009e68 <__multadd+0x74>
 8009e34:	6861      	ldr	r1, [r4, #4]
 8009e36:	4638      	mov	r0, r7
 8009e38:	3101      	adds	r1, #1
 8009e3a:	f7ff ff79 	bl	8009d30 <_Balloc>
 8009e3e:	4680      	mov	r8, r0
 8009e40:	b928      	cbnz	r0, 8009e4e <__multadd+0x5a>
 8009e42:	4602      	mov	r2, r0
 8009e44:	21ba      	movs	r1, #186	; 0xba
 8009e46:	4b0c      	ldr	r3, [pc, #48]	; (8009e78 <__multadd+0x84>)
 8009e48:	480c      	ldr	r0, [pc, #48]	; (8009e7c <__multadd+0x88>)
 8009e4a:	f001 fef7 	bl	800bc3c <__assert_func>
 8009e4e:	6922      	ldr	r2, [r4, #16]
 8009e50:	f104 010c 	add.w	r1, r4, #12
 8009e54:	3202      	adds	r2, #2
 8009e56:	0092      	lsls	r2, r2, #2
 8009e58:	300c      	adds	r0, #12
 8009e5a:	f001 fedb 	bl	800bc14 <memcpy>
 8009e5e:	4621      	mov	r1, r4
 8009e60:	4638      	mov	r0, r7
 8009e62:	f7ff ffa5 	bl	8009db0 <_Bfree>
 8009e66:	4644      	mov	r4, r8
 8009e68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009e6c:	3501      	adds	r5, #1
 8009e6e:	615e      	str	r6, [r3, #20]
 8009e70:	6125      	str	r5, [r4, #16]
 8009e72:	4620      	mov	r0, r4
 8009e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e78:	0800f83b 	.word	0x0800f83b
 8009e7c:	0800f84c 	.word	0x0800f84c

08009e80 <__s2b>:
 8009e80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e84:	4615      	mov	r5, r2
 8009e86:	2209      	movs	r2, #9
 8009e88:	461f      	mov	r7, r3
 8009e8a:	3308      	adds	r3, #8
 8009e8c:	460c      	mov	r4, r1
 8009e8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009e92:	4606      	mov	r6, r0
 8009e94:	2201      	movs	r2, #1
 8009e96:	2100      	movs	r1, #0
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	db09      	blt.n	8009eb0 <__s2b+0x30>
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	f7ff ff47 	bl	8009d30 <_Balloc>
 8009ea2:	b940      	cbnz	r0, 8009eb6 <__s2b+0x36>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	21d3      	movs	r1, #211	; 0xd3
 8009ea8:	4b18      	ldr	r3, [pc, #96]	; (8009f0c <__s2b+0x8c>)
 8009eaa:	4819      	ldr	r0, [pc, #100]	; (8009f10 <__s2b+0x90>)
 8009eac:	f001 fec6 	bl	800bc3c <__assert_func>
 8009eb0:	0052      	lsls	r2, r2, #1
 8009eb2:	3101      	adds	r1, #1
 8009eb4:	e7f0      	b.n	8009e98 <__s2b+0x18>
 8009eb6:	9b08      	ldr	r3, [sp, #32]
 8009eb8:	2d09      	cmp	r5, #9
 8009eba:	6143      	str	r3, [r0, #20]
 8009ebc:	f04f 0301 	mov.w	r3, #1
 8009ec0:	6103      	str	r3, [r0, #16]
 8009ec2:	dd16      	ble.n	8009ef2 <__s2b+0x72>
 8009ec4:	f104 0909 	add.w	r9, r4, #9
 8009ec8:	46c8      	mov	r8, r9
 8009eca:	442c      	add	r4, r5
 8009ecc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009ed0:	4601      	mov	r1, r0
 8009ed2:	220a      	movs	r2, #10
 8009ed4:	4630      	mov	r0, r6
 8009ed6:	3b30      	subs	r3, #48	; 0x30
 8009ed8:	f7ff ff8c 	bl	8009df4 <__multadd>
 8009edc:	45a0      	cmp	r8, r4
 8009ede:	d1f5      	bne.n	8009ecc <__s2b+0x4c>
 8009ee0:	f1a5 0408 	sub.w	r4, r5, #8
 8009ee4:	444c      	add	r4, r9
 8009ee6:	1b2d      	subs	r5, r5, r4
 8009ee8:	1963      	adds	r3, r4, r5
 8009eea:	42bb      	cmp	r3, r7
 8009eec:	db04      	blt.n	8009ef8 <__s2b+0x78>
 8009eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ef2:	2509      	movs	r5, #9
 8009ef4:	340a      	adds	r4, #10
 8009ef6:	e7f6      	b.n	8009ee6 <__s2b+0x66>
 8009ef8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009efc:	4601      	mov	r1, r0
 8009efe:	220a      	movs	r2, #10
 8009f00:	4630      	mov	r0, r6
 8009f02:	3b30      	subs	r3, #48	; 0x30
 8009f04:	f7ff ff76 	bl	8009df4 <__multadd>
 8009f08:	e7ee      	b.n	8009ee8 <__s2b+0x68>
 8009f0a:	bf00      	nop
 8009f0c:	0800f83b 	.word	0x0800f83b
 8009f10:	0800f84c 	.word	0x0800f84c

08009f14 <__hi0bits>:
 8009f14:	0c02      	lsrs	r2, r0, #16
 8009f16:	0412      	lsls	r2, r2, #16
 8009f18:	4603      	mov	r3, r0
 8009f1a:	b9ca      	cbnz	r2, 8009f50 <__hi0bits+0x3c>
 8009f1c:	0403      	lsls	r3, r0, #16
 8009f1e:	2010      	movs	r0, #16
 8009f20:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009f24:	bf04      	itt	eq
 8009f26:	021b      	lsleq	r3, r3, #8
 8009f28:	3008      	addeq	r0, #8
 8009f2a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009f2e:	bf04      	itt	eq
 8009f30:	011b      	lsleq	r3, r3, #4
 8009f32:	3004      	addeq	r0, #4
 8009f34:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009f38:	bf04      	itt	eq
 8009f3a:	009b      	lsleq	r3, r3, #2
 8009f3c:	3002      	addeq	r0, #2
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	db05      	blt.n	8009f4e <__hi0bits+0x3a>
 8009f42:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8009f46:	f100 0001 	add.w	r0, r0, #1
 8009f4a:	bf08      	it	eq
 8009f4c:	2020      	moveq	r0, #32
 8009f4e:	4770      	bx	lr
 8009f50:	2000      	movs	r0, #0
 8009f52:	e7e5      	b.n	8009f20 <__hi0bits+0xc>

08009f54 <__lo0bits>:
 8009f54:	6803      	ldr	r3, [r0, #0]
 8009f56:	4602      	mov	r2, r0
 8009f58:	f013 0007 	ands.w	r0, r3, #7
 8009f5c:	d00b      	beq.n	8009f76 <__lo0bits+0x22>
 8009f5e:	07d9      	lsls	r1, r3, #31
 8009f60:	d421      	bmi.n	8009fa6 <__lo0bits+0x52>
 8009f62:	0798      	lsls	r0, r3, #30
 8009f64:	bf49      	itett	mi
 8009f66:	085b      	lsrmi	r3, r3, #1
 8009f68:	089b      	lsrpl	r3, r3, #2
 8009f6a:	2001      	movmi	r0, #1
 8009f6c:	6013      	strmi	r3, [r2, #0]
 8009f6e:	bf5c      	itt	pl
 8009f70:	2002      	movpl	r0, #2
 8009f72:	6013      	strpl	r3, [r2, #0]
 8009f74:	4770      	bx	lr
 8009f76:	b299      	uxth	r1, r3
 8009f78:	b909      	cbnz	r1, 8009f7e <__lo0bits+0x2a>
 8009f7a:	2010      	movs	r0, #16
 8009f7c:	0c1b      	lsrs	r3, r3, #16
 8009f7e:	b2d9      	uxtb	r1, r3
 8009f80:	b909      	cbnz	r1, 8009f86 <__lo0bits+0x32>
 8009f82:	3008      	adds	r0, #8
 8009f84:	0a1b      	lsrs	r3, r3, #8
 8009f86:	0719      	lsls	r1, r3, #28
 8009f88:	bf04      	itt	eq
 8009f8a:	091b      	lsreq	r3, r3, #4
 8009f8c:	3004      	addeq	r0, #4
 8009f8e:	0799      	lsls	r1, r3, #30
 8009f90:	bf04      	itt	eq
 8009f92:	089b      	lsreq	r3, r3, #2
 8009f94:	3002      	addeq	r0, #2
 8009f96:	07d9      	lsls	r1, r3, #31
 8009f98:	d403      	bmi.n	8009fa2 <__lo0bits+0x4e>
 8009f9a:	085b      	lsrs	r3, r3, #1
 8009f9c:	f100 0001 	add.w	r0, r0, #1
 8009fa0:	d003      	beq.n	8009faa <__lo0bits+0x56>
 8009fa2:	6013      	str	r3, [r2, #0]
 8009fa4:	4770      	bx	lr
 8009fa6:	2000      	movs	r0, #0
 8009fa8:	4770      	bx	lr
 8009faa:	2020      	movs	r0, #32
 8009fac:	4770      	bx	lr
	...

08009fb0 <__i2b>:
 8009fb0:	b510      	push	{r4, lr}
 8009fb2:	460c      	mov	r4, r1
 8009fb4:	2101      	movs	r1, #1
 8009fb6:	f7ff febb 	bl	8009d30 <_Balloc>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	b928      	cbnz	r0, 8009fca <__i2b+0x1a>
 8009fbe:	f240 1145 	movw	r1, #325	; 0x145
 8009fc2:	4b04      	ldr	r3, [pc, #16]	; (8009fd4 <__i2b+0x24>)
 8009fc4:	4804      	ldr	r0, [pc, #16]	; (8009fd8 <__i2b+0x28>)
 8009fc6:	f001 fe39 	bl	800bc3c <__assert_func>
 8009fca:	2301      	movs	r3, #1
 8009fcc:	6144      	str	r4, [r0, #20]
 8009fce:	6103      	str	r3, [r0, #16]
 8009fd0:	bd10      	pop	{r4, pc}
 8009fd2:	bf00      	nop
 8009fd4:	0800f83b 	.word	0x0800f83b
 8009fd8:	0800f84c 	.word	0x0800f84c

08009fdc <__multiply>:
 8009fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fe0:	4691      	mov	r9, r2
 8009fe2:	690a      	ldr	r2, [r1, #16]
 8009fe4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009fe8:	460c      	mov	r4, r1
 8009fea:	429a      	cmp	r2, r3
 8009fec:	bfbe      	ittt	lt
 8009fee:	460b      	movlt	r3, r1
 8009ff0:	464c      	movlt	r4, r9
 8009ff2:	4699      	movlt	r9, r3
 8009ff4:	6927      	ldr	r7, [r4, #16]
 8009ff6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ffa:	68a3      	ldr	r3, [r4, #8]
 8009ffc:	6861      	ldr	r1, [r4, #4]
 8009ffe:	eb07 060a 	add.w	r6, r7, sl
 800a002:	42b3      	cmp	r3, r6
 800a004:	b085      	sub	sp, #20
 800a006:	bfb8      	it	lt
 800a008:	3101      	addlt	r1, #1
 800a00a:	f7ff fe91 	bl	8009d30 <_Balloc>
 800a00e:	b930      	cbnz	r0, 800a01e <__multiply+0x42>
 800a010:	4602      	mov	r2, r0
 800a012:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a016:	4b43      	ldr	r3, [pc, #268]	; (800a124 <__multiply+0x148>)
 800a018:	4843      	ldr	r0, [pc, #268]	; (800a128 <__multiply+0x14c>)
 800a01a:	f001 fe0f 	bl	800bc3c <__assert_func>
 800a01e:	f100 0514 	add.w	r5, r0, #20
 800a022:	462b      	mov	r3, r5
 800a024:	2200      	movs	r2, #0
 800a026:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a02a:	4543      	cmp	r3, r8
 800a02c:	d321      	bcc.n	800a072 <__multiply+0x96>
 800a02e:	f104 0314 	add.w	r3, r4, #20
 800a032:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a036:	f109 0314 	add.w	r3, r9, #20
 800a03a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a03e:	9202      	str	r2, [sp, #8]
 800a040:	1b3a      	subs	r2, r7, r4
 800a042:	3a15      	subs	r2, #21
 800a044:	f022 0203 	bic.w	r2, r2, #3
 800a048:	3204      	adds	r2, #4
 800a04a:	f104 0115 	add.w	r1, r4, #21
 800a04e:	428f      	cmp	r7, r1
 800a050:	bf38      	it	cc
 800a052:	2204      	movcc	r2, #4
 800a054:	9201      	str	r2, [sp, #4]
 800a056:	9a02      	ldr	r2, [sp, #8]
 800a058:	9303      	str	r3, [sp, #12]
 800a05a:	429a      	cmp	r2, r3
 800a05c:	d80c      	bhi.n	800a078 <__multiply+0x9c>
 800a05e:	2e00      	cmp	r6, #0
 800a060:	dd03      	ble.n	800a06a <__multiply+0x8e>
 800a062:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a066:	2b00      	cmp	r3, #0
 800a068:	d05a      	beq.n	800a120 <__multiply+0x144>
 800a06a:	6106      	str	r6, [r0, #16]
 800a06c:	b005      	add	sp, #20
 800a06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a072:	f843 2b04 	str.w	r2, [r3], #4
 800a076:	e7d8      	b.n	800a02a <__multiply+0x4e>
 800a078:	f8b3 a000 	ldrh.w	sl, [r3]
 800a07c:	f1ba 0f00 	cmp.w	sl, #0
 800a080:	d023      	beq.n	800a0ca <__multiply+0xee>
 800a082:	46a9      	mov	r9, r5
 800a084:	f04f 0c00 	mov.w	ip, #0
 800a088:	f104 0e14 	add.w	lr, r4, #20
 800a08c:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a090:	f8d9 1000 	ldr.w	r1, [r9]
 800a094:	fa1f fb82 	uxth.w	fp, r2
 800a098:	b289      	uxth	r1, r1
 800a09a:	fb0a 110b 	mla	r1, sl, fp, r1
 800a09e:	4461      	add	r1, ip
 800a0a0:	f8d9 c000 	ldr.w	ip, [r9]
 800a0a4:	0c12      	lsrs	r2, r2, #16
 800a0a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a0aa:	fb0a c202 	mla	r2, sl, r2, ip
 800a0ae:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a0b2:	b289      	uxth	r1, r1
 800a0b4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a0b8:	4577      	cmp	r7, lr
 800a0ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a0be:	f849 1b04 	str.w	r1, [r9], #4
 800a0c2:	d8e3      	bhi.n	800a08c <__multiply+0xb0>
 800a0c4:	9a01      	ldr	r2, [sp, #4]
 800a0c6:	f845 c002 	str.w	ip, [r5, r2]
 800a0ca:	9a03      	ldr	r2, [sp, #12]
 800a0cc:	3304      	adds	r3, #4
 800a0ce:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a0d2:	f1b9 0f00 	cmp.w	r9, #0
 800a0d6:	d021      	beq.n	800a11c <__multiply+0x140>
 800a0d8:	46ae      	mov	lr, r5
 800a0da:	f04f 0a00 	mov.w	sl, #0
 800a0de:	6829      	ldr	r1, [r5, #0]
 800a0e0:	f104 0c14 	add.w	ip, r4, #20
 800a0e4:	f8bc b000 	ldrh.w	fp, [ip]
 800a0e8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a0ec:	b289      	uxth	r1, r1
 800a0ee:	fb09 220b 	mla	r2, r9, fp, r2
 800a0f2:	4452      	add	r2, sl
 800a0f4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a0f8:	f84e 1b04 	str.w	r1, [lr], #4
 800a0fc:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a100:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a104:	f8be 1000 	ldrh.w	r1, [lr]
 800a108:	4567      	cmp	r7, ip
 800a10a:	fb09 110a 	mla	r1, r9, sl, r1
 800a10e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a112:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a116:	d8e5      	bhi.n	800a0e4 <__multiply+0x108>
 800a118:	9a01      	ldr	r2, [sp, #4]
 800a11a:	50a9      	str	r1, [r5, r2]
 800a11c:	3504      	adds	r5, #4
 800a11e:	e79a      	b.n	800a056 <__multiply+0x7a>
 800a120:	3e01      	subs	r6, #1
 800a122:	e79c      	b.n	800a05e <__multiply+0x82>
 800a124:	0800f83b 	.word	0x0800f83b
 800a128:	0800f84c 	.word	0x0800f84c

0800a12c <__pow5mult>:
 800a12c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a130:	4615      	mov	r5, r2
 800a132:	f012 0203 	ands.w	r2, r2, #3
 800a136:	4606      	mov	r6, r0
 800a138:	460f      	mov	r7, r1
 800a13a:	d007      	beq.n	800a14c <__pow5mult+0x20>
 800a13c:	4c25      	ldr	r4, [pc, #148]	; (800a1d4 <__pow5mult+0xa8>)
 800a13e:	3a01      	subs	r2, #1
 800a140:	2300      	movs	r3, #0
 800a142:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a146:	f7ff fe55 	bl	8009df4 <__multadd>
 800a14a:	4607      	mov	r7, r0
 800a14c:	10ad      	asrs	r5, r5, #2
 800a14e:	d03d      	beq.n	800a1cc <__pow5mult+0xa0>
 800a150:	69f4      	ldr	r4, [r6, #28]
 800a152:	b97c      	cbnz	r4, 800a174 <__pow5mult+0x48>
 800a154:	2010      	movs	r0, #16
 800a156:	f7ff fd37 	bl	8009bc8 <malloc>
 800a15a:	4602      	mov	r2, r0
 800a15c:	61f0      	str	r0, [r6, #28]
 800a15e:	b928      	cbnz	r0, 800a16c <__pow5mult+0x40>
 800a160:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a164:	4b1c      	ldr	r3, [pc, #112]	; (800a1d8 <__pow5mult+0xac>)
 800a166:	481d      	ldr	r0, [pc, #116]	; (800a1dc <__pow5mult+0xb0>)
 800a168:	f001 fd68 	bl	800bc3c <__assert_func>
 800a16c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a170:	6004      	str	r4, [r0, #0]
 800a172:	60c4      	str	r4, [r0, #12]
 800a174:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a178:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a17c:	b94c      	cbnz	r4, 800a192 <__pow5mult+0x66>
 800a17e:	f240 2171 	movw	r1, #625	; 0x271
 800a182:	4630      	mov	r0, r6
 800a184:	f7ff ff14 	bl	8009fb0 <__i2b>
 800a188:	2300      	movs	r3, #0
 800a18a:	4604      	mov	r4, r0
 800a18c:	f8c8 0008 	str.w	r0, [r8, #8]
 800a190:	6003      	str	r3, [r0, #0]
 800a192:	f04f 0900 	mov.w	r9, #0
 800a196:	07eb      	lsls	r3, r5, #31
 800a198:	d50a      	bpl.n	800a1b0 <__pow5mult+0x84>
 800a19a:	4639      	mov	r1, r7
 800a19c:	4622      	mov	r2, r4
 800a19e:	4630      	mov	r0, r6
 800a1a0:	f7ff ff1c 	bl	8009fdc <__multiply>
 800a1a4:	4680      	mov	r8, r0
 800a1a6:	4639      	mov	r1, r7
 800a1a8:	4630      	mov	r0, r6
 800a1aa:	f7ff fe01 	bl	8009db0 <_Bfree>
 800a1ae:	4647      	mov	r7, r8
 800a1b0:	106d      	asrs	r5, r5, #1
 800a1b2:	d00b      	beq.n	800a1cc <__pow5mult+0xa0>
 800a1b4:	6820      	ldr	r0, [r4, #0]
 800a1b6:	b938      	cbnz	r0, 800a1c8 <__pow5mult+0x9c>
 800a1b8:	4622      	mov	r2, r4
 800a1ba:	4621      	mov	r1, r4
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f7ff ff0d 	bl	8009fdc <__multiply>
 800a1c2:	6020      	str	r0, [r4, #0]
 800a1c4:	f8c0 9000 	str.w	r9, [r0]
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	e7e4      	b.n	800a196 <__pow5mult+0x6a>
 800a1cc:	4638      	mov	r0, r7
 800a1ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1d2:	bf00      	nop
 800a1d4:	0800f998 	.word	0x0800f998
 800a1d8:	0800f7cc 	.word	0x0800f7cc
 800a1dc:	0800f84c 	.word	0x0800f84c

0800a1e0 <__lshift>:
 800a1e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e4:	460c      	mov	r4, r1
 800a1e6:	4607      	mov	r7, r0
 800a1e8:	4691      	mov	r9, r2
 800a1ea:	6923      	ldr	r3, [r4, #16]
 800a1ec:	6849      	ldr	r1, [r1, #4]
 800a1ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a1f2:	68a3      	ldr	r3, [r4, #8]
 800a1f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a1f8:	f108 0601 	add.w	r6, r8, #1
 800a1fc:	42b3      	cmp	r3, r6
 800a1fe:	db0b      	blt.n	800a218 <__lshift+0x38>
 800a200:	4638      	mov	r0, r7
 800a202:	f7ff fd95 	bl	8009d30 <_Balloc>
 800a206:	4605      	mov	r5, r0
 800a208:	b948      	cbnz	r0, 800a21e <__lshift+0x3e>
 800a20a:	4602      	mov	r2, r0
 800a20c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a210:	4b27      	ldr	r3, [pc, #156]	; (800a2b0 <__lshift+0xd0>)
 800a212:	4828      	ldr	r0, [pc, #160]	; (800a2b4 <__lshift+0xd4>)
 800a214:	f001 fd12 	bl	800bc3c <__assert_func>
 800a218:	3101      	adds	r1, #1
 800a21a:	005b      	lsls	r3, r3, #1
 800a21c:	e7ee      	b.n	800a1fc <__lshift+0x1c>
 800a21e:	2300      	movs	r3, #0
 800a220:	f100 0114 	add.w	r1, r0, #20
 800a224:	f100 0210 	add.w	r2, r0, #16
 800a228:	4618      	mov	r0, r3
 800a22a:	4553      	cmp	r3, sl
 800a22c:	db33      	blt.n	800a296 <__lshift+0xb6>
 800a22e:	6920      	ldr	r0, [r4, #16]
 800a230:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a234:	f104 0314 	add.w	r3, r4, #20
 800a238:	f019 091f 	ands.w	r9, r9, #31
 800a23c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a240:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a244:	d02b      	beq.n	800a29e <__lshift+0xbe>
 800a246:	468a      	mov	sl, r1
 800a248:	2200      	movs	r2, #0
 800a24a:	f1c9 0e20 	rsb	lr, r9, #32
 800a24e:	6818      	ldr	r0, [r3, #0]
 800a250:	fa00 f009 	lsl.w	r0, r0, r9
 800a254:	4310      	orrs	r0, r2
 800a256:	f84a 0b04 	str.w	r0, [sl], #4
 800a25a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a25e:	459c      	cmp	ip, r3
 800a260:	fa22 f20e 	lsr.w	r2, r2, lr
 800a264:	d8f3      	bhi.n	800a24e <__lshift+0x6e>
 800a266:	ebac 0304 	sub.w	r3, ip, r4
 800a26a:	3b15      	subs	r3, #21
 800a26c:	f023 0303 	bic.w	r3, r3, #3
 800a270:	3304      	adds	r3, #4
 800a272:	f104 0015 	add.w	r0, r4, #21
 800a276:	4584      	cmp	ip, r0
 800a278:	bf38      	it	cc
 800a27a:	2304      	movcc	r3, #4
 800a27c:	50ca      	str	r2, [r1, r3]
 800a27e:	b10a      	cbz	r2, 800a284 <__lshift+0xa4>
 800a280:	f108 0602 	add.w	r6, r8, #2
 800a284:	3e01      	subs	r6, #1
 800a286:	4638      	mov	r0, r7
 800a288:	4621      	mov	r1, r4
 800a28a:	612e      	str	r6, [r5, #16]
 800a28c:	f7ff fd90 	bl	8009db0 <_Bfree>
 800a290:	4628      	mov	r0, r5
 800a292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a296:	f842 0f04 	str.w	r0, [r2, #4]!
 800a29a:	3301      	adds	r3, #1
 800a29c:	e7c5      	b.n	800a22a <__lshift+0x4a>
 800a29e:	3904      	subs	r1, #4
 800a2a0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2a4:	459c      	cmp	ip, r3
 800a2a6:	f841 2f04 	str.w	r2, [r1, #4]!
 800a2aa:	d8f9      	bhi.n	800a2a0 <__lshift+0xc0>
 800a2ac:	e7ea      	b.n	800a284 <__lshift+0xa4>
 800a2ae:	bf00      	nop
 800a2b0:	0800f83b 	.word	0x0800f83b
 800a2b4:	0800f84c 	.word	0x0800f84c

0800a2b8 <__mcmp>:
 800a2b8:	4603      	mov	r3, r0
 800a2ba:	690a      	ldr	r2, [r1, #16]
 800a2bc:	6900      	ldr	r0, [r0, #16]
 800a2be:	b530      	push	{r4, r5, lr}
 800a2c0:	1a80      	subs	r0, r0, r2
 800a2c2:	d10d      	bne.n	800a2e0 <__mcmp+0x28>
 800a2c4:	3314      	adds	r3, #20
 800a2c6:	3114      	adds	r1, #20
 800a2c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a2cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a2d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a2d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a2d8:	4295      	cmp	r5, r2
 800a2da:	d002      	beq.n	800a2e2 <__mcmp+0x2a>
 800a2dc:	d304      	bcc.n	800a2e8 <__mcmp+0x30>
 800a2de:	2001      	movs	r0, #1
 800a2e0:	bd30      	pop	{r4, r5, pc}
 800a2e2:	42a3      	cmp	r3, r4
 800a2e4:	d3f4      	bcc.n	800a2d0 <__mcmp+0x18>
 800a2e6:	e7fb      	b.n	800a2e0 <__mcmp+0x28>
 800a2e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a2ec:	e7f8      	b.n	800a2e0 <__mcmp+0x28>
	...

0800a2f0 <__mdiff>:
 800a2f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2f4:	460d      	mov	r5, r1
 800a2f6:	4607      	mov	r7, r0
 800a2f8:	4611      	mov	r1, r2
 800a2fa:	4628      	mov	r0, r5
 800a2fc:	4614      	mov	r4, r2
 800a2fe:	f7ff ffdb 	bl	800a2b8 <__mcmp>
 800a302:	1e06      	subs	r6, r0, #0
 800a304:	d111      	bne.n	800a32a <__mdiff+0x3a>
 800a306:	4631      	mov	r1, r6
 800a308:	4638      	mov	r0, r7
 800a30a:	f7ff fd11 	bl	8009d30 <_Balloc>
 800a30e:	4602      	mov	r2, r0
 800a310:	b928      	cbnz	r0, 800a31e <__mdiff+0x2e>
 800a312:	f240 2137 	movw	r1, #567	; 0x237
 800a316:	4b3a      	ldr	r3, [pc, #232]	; (800a400 <__mdiff+0x110>)
 800a318:	483a      	ldr	r0, [pc, #232]	; (800a404 <__mdiff+0x114>)
 800a31a:	f001 fc8f 	bl	800bc3c <__assert_func>
 800a31e:	2301      	movs	r3, #1
 800a320:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a324:	4610      	mov	r0, r2
 800a326:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a32a:	bfa4      	itt	ge
 800a32c:	4623      	movge	r3, r4
 800a32e:	462c      	movge	r4, r5
 800a330:	4638      	mov	r0, r7
 800a332:	6861      	ldr	r1, [r4, #4]
 800a334:	bfa6      	itte	ge
 800a336:	461d      	movge	r5, r3
 800a338:	2600      	movge	r6, #0
 800a33a:	2601      	movlt	r6, #1
 800a33c:	f7ff fcf8 	bl	8009d30 <_Balloc>
 800a340:	4602      	mov	r2, r0
 800a342:	b918      	cbnz	r0, 800a34c <__mdiff+0x5c>
 800a344:	f240 2145 	movw	r1, #581	; 0x245
 800a348:	4b2d      	ldr	r3, [pc, #180]	; (800a400 <__mdiff+0x110>)
 800a34a:	e7e5      	b.n	800a318 <__mdiff+0x28>
 800a34c:	f102 0814 	add.w	r8, r2, #20
 800a350:	46c2      	mov	sl, r8
 800a352:	f04f 0c00 	mov.w	ip, #0
 800a356:	6927      	ldr	r7, [r4, #16]
 800a358:	60c6      	str	r6, [r0, #12]
 800a35a:	692e      	ldr	r6, [r5, #16]
 800a35c:	f104 0014 	add.w	r0, r4, #20
 800a360:	f105 0914 	add.w	r9, r5, #20
 800a364:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a368:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a36c:	3410      	adds	r4, #16
 800a36e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a372:	f859 3b04 	ldr.w	r3, [r9], #4
 800a376:	fa1f f18b 	uxth.w	r1, fp
 800a37a:	4461      	add	r1, ip
 800a37c:	fa1f fc83 	uxth.w	ip, r3
 800a380:	0c1b      	lsrs	r3, r3, #16
 800a382:	eba1 010c 	sub.w	r1, r1, ip
 800a386:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a38a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a38e:	b289      	uxth	r1, r1
 800a390:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a394:	454e      	cmp	r6, r9
 800a396:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a39a:	f84a 1b04 	str.w	r1, [sl], #4
 800a39e:	d8e6      	bhi.n	800a36e <__mdiff+0x7e>
 800a3a0:	1b73      	subs	r3, r6, r5
 800a3a2:	3b15      	subs	r3, #21
 800a3a4:	f023 0303 	bic.w	r3, r3, #3
 800a3a8:	3515      	adds	r5, #21
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	42ae      	cmp	r6, r5
 800a3ae:	bf38      	it	cc
 800a3b0:	2304      	movcc	r3, #4
 800a3b2:	4418      	add	r0, r3
 800a3b4:	4443      	add	r3, r8
 800a3b6:	461e      	mov	r6, r3
 800a3b8:	4605      	mov	r5, r0
 800a3ba:	4575      	cmp	r5, lr
 800a3bc:	d30e      	bcc.n	800a3dc <__mdiff+0xec>
 800a3be:	f10e 0103 	add.w	r1, lr, #3
 800a3c2:	1a09      	subs	r1, r1, r0
 800a3c4:	f021 0103 	bic.w	r1, r1, #3
 800a3c8:	3803      	subs	r0, #3
 800a3ca:	4586      	cmp	lr, r0
 800a3cc:	bf38      	it	cc
 800a3ce:	2100      	movcc	r1, #0
 800a3d0:	440b      	add	r3, r1
 800a3d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a3d6:	b189      	cbz	r1, 800a3fc <__mdiff+0x10c>
 800a3d8:	6117      	str	r7, [r2, #16]
 800a3da:	e7a3      	b.n	800a324 <__mdiff+0x34>
 800a3dc:	f855 8b04 	ldr.w	r8, [r5], #4
 800a3e0:	fa1f f188 	uxth.w	r1, r8
 800a3e4:	4461      	add	r1, ip
 800a3e6:	140c      	asrs	r4, r1, #16
 800a3e8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a3ec:	b289      	uxth	r1, r1
 800a3ee:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a3f2:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a3f6:	f846 1b04 	str.w	r1, [r6], #4
 800a3fa:	e7de      	b.n	800a3ba <__mdiff+0xca>
 800a3fc:	3f01      	subs	r7, #1
 800a3fe:	e7e8      	b.n	800a3d2 <__mdiff+0xe2>
 800a400:	0800f83b 	.word	0x0800f83b
 800a404:	0800f84c 	.word	0x0800f84c

0800a408 <__ulp>:
 800a408:	4b0e      	ldr	r3, [pc, #56]	; (800a444 <__ulp+0x3c>)
 800a40a:	400b      	ands	r3, r1
 800a40c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a410:	2b00      	cmp	r3, #0
 800a412:	dc08      	bgt.n	800a426 <__ulp+0x1e>
 800a414:	425b      	negs	r3, r3
 800a416:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a41a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a41e:	da04      	bge.n	800a42a <__ulp+0x22>
 800a420:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a424:	4113      	asrs	r3, r2
 800a426:	2200      	movs	r2, #0
 800a428:	e008      	b.n	800a43c <__ulp+0x34>
 800a42a:	f1a2 0314 	sub.w	r3, r2, #20
 800a42e:	2b1e      	cmp	r3, #30
 800a430:	bfd6      	itet	le
 800a432:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a436:	2201      	movgt	r2, #1
 800a438:	40da      	lsrle	r2, r3
 800a43a:	2300      	movs	r3, #0
 800a43c:	4619      	mov	r1, r3
 800a43e:	4610      	mov	r0, r2
 800a440:	4770      	bx	lr
 800a442:	bf00      	nop
 800a444:	7ff00000 	.word	0x7ff00000

0800a448 <__b2d>:
 800a448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a44a:	6905      	ldr	r5, [r0, #16]
 800a44c:	f100 0714 	add.w	r7, r0, #20
 800a450:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a454:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a458:	1f2e      	subs	r6, r5, #4
 800a45a:	4620      	mov	r0, r4
 800a45c:	f7ff fd5a 	bl	8009f14 <__hi0bits>
 800a460:	f1c0 0220 	rsb	r2, r0, #32
 800a464:	280a      	cmp	r0, #10
 800a466:	4603      	mov	r3, r0
 800a468:	f8df c068 	ldr.w	ip, [pc, #104]	; 800a4d4 <__b2d+0x8c>
 800a46c:	600a      	str	r2, [r1, #0]
 800a46e:	dc12      	bgt.n	800a496 <__b2d+0x4e>
 800a470:	f1c0 0e0b 	rsb	lr, r0, #11
 800a474:	fa24 f20e 	lsr.w	r2, r4, lr
 800a478:	42b7      	cmp	r7, r6
 800a47a:	ea42 010c 	orr.w	r1, r2, ip
 800a47e:	bf2c      	ite	cs
 800a480:	2200      	movcs	r2, #0
 800a482:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a486:	3315      	adds	r3, #21
 800a488:	fa04 f303 	lsl.w	r3, r4, r3
 800a48c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a490:	431a      	orrs	r2, r3
 800a492:	4610      	mov	r0, r2
 800a494:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a496:	42b7      	cmp	r7, r6
 800a498:	bf2e      	itee	cs
 800a49a:	2200      	movcs	r2, #0
 800a49c:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a4a0:	f1a5 0608 	subcc.w	r6, r5, #8
 800a4a4:	3b0b      	subs	r3, #11
 800a4a6:	d012      	beq.n	800a4ce <__b2d+0x86>
 800a4a8:	f1c3 0520 	rsb	r5, r3, #32
 800a4ac:	fa22 f105 	lsr.w	r1, r2, r5
 800a4b0:	409c      	lsls	r4, r3
 800a4b2:	430c      	orrs	r4, r1
 800a4b4:	42be      	cmp	r6, r7
 800a4b6:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800a4ba:	bf94      	ite	ls
 800a4bc:	2400      	movls	r4, #0
 800a4be:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a4c2:	409a      	lsls	r2, r3
 800a4c4:	40ec      	lsrs	r4, r5
 800a4c6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a4ca:	4322      	orrs	r2, r4
 800a4cc:	e7e1      	b.n	800a492 <__b2d+0x4a>
 800a4ce:	ea44 010c 	orr.w	r1, r4, ip
 800a4d2:	e7de      	b.n	800a492 <__b2d+0x4a>
 800a4d4:	3ff00000 	.word	0x3ff00000

0800a4d8 <__d2b>:
 800a4d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4da:	2101      	movs	r1, #1
 800a4dc:	4617      	mov	r7, r2
 800a4de:	461c      	mov	r4, r3
 800a4e0:	9e08      	ldr	r6, [sp, #32]
 800a4e2:	f7ff fc25 	bl	8009d30 <_Balloc>
 800a4e6:	4605      	mov	r5, r0
 800a4e8:	b930      	cbnz	r0, 800a4f8 <__d2b+0x20>
 800a4ea:	4602      	mov	r2, r0
 800a4ec:	f240 310f 	movw	r1, #783	; 0x30f
 800a4f0:	4b22      	ldr	r3, [pc, #136]	; (800a57c <__d2b+0xa4>)
 800a4f2:	4823      	ldr	r0, [pc, #140]	; (800a580 <__d2b+0xa8>)
 800a4f4:	f001 fba2 	bl	800bc3c <__assert_func>
 800a4f8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a4fc:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800a500:	bb24      	cbnz	r4, 800a54c <__d2b+0x74>
 800a502:	2f00      	cmp	r7, #0
 800a504:	9301      	str	r3, [sp, #4]
 800a506:	d026      	beq.n	800a556 <__d2b+0x7e>
 800a508:	4668      	mov	r0, sp
 800a50a:	9700      	str	r7, [sp, #0]
 800a50c:	f7ff fd22 	bl	8009f54 <__lo0bits>
 800a510:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a514:	b1e8      	cbz	r0, 800a552 <__d2b+0x7a>
 800a516:	f1c0 0320 	rsb	r3, r0, #32
 800a51a:	fa02 f303 	lsl.w	r3, r2, r3
 800a51e:	430b      	orrs	r3, r1
 800a520:	40c2      	lsrs	r2, r0
 800a522:	616b      	str	r3, [r5, #20]
 800a524:	9201      	str	r2, [sp, #4]
 800a526:	9b01      	ldr	r3, [sp, #4]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	bf14      	ite	ne
 800a52c:	2102      	movne	r1, #2
 800a52e:	2101      	moveq	r1, #1
 800a530:	61ab      	str	r3, [r5, #24]
 800a532:	6129      	str	r1, [r5, #16]
 800a534:	b1bc      	cbz	r4, 800a566 <__d2b+0x8e>
 800a536:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a53a:	4404      	add	r4, r0
 800a53c:	6034      	str	r4, [r6, #0]
 800a53e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a542:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a544:	6018      	str	r0, [r3, #0]
 800a546:	4628      	mov	r0, r5
 800a548:	b003      	add	sp, #12
 800a54a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a54c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a550:	e7d7      	b.n	800a502 <__d2b+0x2a>
 800a552:	6169      	str	r1, [r5, #20]
 800a554:	e7e7      	b.n	800a526 <__d2b+0x4e>
 800a556:	a801      	add	r0, sp, #4
 800a558:	f7ff fcfc 	bl	8009f54 <__lo0bits>
 800a55c:	9b01      	ldr	r3, [sp, #4]
 800a55e:	2101      	movs	r1, #1
 800a560:	616b      	str	r3, [r5, #20]
 800a562:	3020      	adds	r0, #32
 800a564:	e7e5      	b.n	800a532 <__d2b+0x5a>
 800a566:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a56a:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800a56e:	6030      	str	r0, [r6, #0]
 800a570:	6918      	ldr	r0, [r3, #16]
 800a572:	f7ff fccf 	bl	8009f14 <__hi0bits>
 800a576:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a57a:	e7e2      	b.n	800a542 <__d2b+0x6a>
 800a57c:	0800f83b 	.word	0x0800f83b
 800a580:	0800f84c 	.word	0x0800f84c

0800a584 <__ratio>:
 800a584:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a588:	4688      	mov	r8, r1
 800a58a:	4669      	mov	r1, sp
 800a58c:	4681      	mov	r9, r0
 800a58e:	f7ff ff5b 	bl	800a448 <__b2d>
 800a592:	460f      	mov	r7, r1
 800a594:	4604      	mov	r4, r0
 800a596:	460d      	mov	r5, r1
 800a598:	4640      	mov	r0, r8
 800a59a:	a901      	add	r1, sp, #4
 800a59c:	f7ff ff54 	bl	800a448 <__b2d>
 800a5a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a5a4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a5a8:	468b      	mov	fp, r1
 800a5aa:	eba3 0c02 	sub.w	ip, r3, r2
 800a5ae:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a5b2:	1a9b      	subs	r3, r3, r2
 800a5b4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	bfd5      	itete	le
 800a5bc:	460a      	movle	r2, r1
 800a5be:	462a      	movgt	r2, r5
 800a5c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a5c4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a5c8:	bfd8      	it	le
 800a5ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a5ce:	465b      	mov	r3, fp
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	4639      	mov	r1, r7
 800a5d4:	4620      	mov	r0, r4
 800a5d6:	f7f6 f915 	bl	8000804 <__aeabi_ddiv>
 800a5da:	b003      	add	sp, #12
 800a5dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a5e0 <__copybits>:
 800a5e0:	3901      	subs	r1, #1
 800a5e2:	b570      	push	{r4, r5, r6, lr}
 800a5e4:	1149      	asrs	r1, r1, #5
 800a5e6:	6914      	ldr	r4, [r2, #16]
 800a5e8:	3101      	adds	r1, #1
 800a5ea:	f102 0314 	add.w	r3, r2, #20
 800a5ee:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a5f2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a5f6:	1f05      	subs	r5, r0, #4
 800a5f8:	42a3      	cmp	r3, r4
 800a5fa:	d30c      	bcc.n	800a616 <__copybits+0x36>
 800a5fc:	1aa3      	subs	r3, r4, r2
 800a5fe:	3b11      	subs	r3, #17
 800a600:	f023 0303 	bic.w	r3, r3, #3
 800a604:	3211      	adds	r2, #17
 800a606:	42a2      	cmp	r2, r4
 800a608:	bf88      	it	hi
 800a60a:	2300      	movhi	r3, #0
 800a60c:	4418      	add	r0, r3
 800a60e:	2300      	movs	r3, #0
 800a610:	4288      	cmp	r0, r1
 800a612:	d305      	bcc.n	800a620 <__copybits+0x40>
 800a614:	bd70      	pop	{r4, r5, r6, pc}
 800a616:	f853 6b04 	ldr.w	r6, [r3], #4
 800a61a:	f845 6f04 	str.w	r6, [r5, #4]!
 800a61e:	e7eb      	b.n	800a5f8 <__copybits+0x18>
 800a620:	f840 3b04 	str.w	r3, [r0], #4
 800a624:	e7f4      	b.n	800a610 <__copybits+0x30>

0800a626 <__any_on>:
 800a626:	f100 0214 	add.w	r2, r0, #20
 800a62a:	6900      	ldr	r0, [r0, #16]
 800a62c:	114b      	asrs	r3, r1, #5
 800a62e:	4298      	cmp	r0, r3
 800a630:	b510      	push	{r4, lr}
 800a632:	db11      	blt.n	800a658 <__any_on+0x32>
 800a634:	dd0a      	ble.n	800a64c <__any_on+0x26>
 800a636:	f011 011f 	ands.w	r1, r1, #31
 800a63a:	d007      	beq.n	800a64c <__any_on+0x26>
 800a63c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a640:	fa24 f001 	lsr.w	r0, r4, r1
 800a644:	fa00 f101 	lsl.w	r1, r0, r1
 800a648:	428c      	cmp	r4, r1
 800a64a:	d10b      	bne.n	800a664 <__any_on+0x3e>
 800a64c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a650:	4293      	cmp	r3, r2
 800a652:	d803      	bhi.n	800a65c <__any_on+0x36>
 800a654:	2000      	movs	r0, #0
 800a656:	bd10      	pop	{r4, pc}
 800a658:	4603      	mov	r3, r0
 800a65a:	e7f7      	b.n	800a64c <__any_on+0x26>
 800a65c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a660:	2900      	cmp	r1, #0
 800a662:	d0f5      	beq.n	800a650 <__any_on+0x2a>
 800a664:	2001      	movs	r0, #1
 800a666:	e7f6      	b.n	800a656 <__any_on+0x30>

0800a668 <sulp>:
 800a668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a66c:	460f      	mov	r7, r1
 800a66e:	4690      	mov	r8, r2
 800a670:	f7ff feca 	bl	800a408 <__ulp>
 800a674:	4604      	mov	r4, r0
 800a676:	460d      	mov	r5, r1
 800a678:	f1b8 0f00 	cmp.w	r8, #0
 800a67c:	d011      	beq.n	800a6a2 <sulp+0x3a>
 800a67e:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a682:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a686:	2b00      	cmp	r3, #0
 800a688:	dd0b      	ble.n	800a6a2 <sulp+0x3a>
 800a68a:	2400      	movs	r4, #0
 800a68c:	051b      	lsls	r3, r3, #20
 800a68e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a692:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a696:	4622      	mov	r2, r4
 800a698:	462b      	mov	r3, r5
 800a69a:	f7f5 ff89 	bl	80005b0 <__aeabi_dmul>
 800a69e:	4604      	mov	r4, r0
 800a6a0:	460d      	mov	r5, r1
 800a6a2:	4620      	mov	r0, r4
 800a6a4:	4629      	mov	r1, r5
 800a6a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6aa:	0000      	movs	r0, r0
 800a6ac:	0000      	movs	r0, r0
	...

0800a6b0 <_strtod_l>:
 800a6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6b4:	b09f      	sub	sp, #124	; 0x7c
 800a6b6:	9217      	str	r2, [sp, #92]	; 0x5c
 800a6b8:	2200      	movs	r2, #0
 800a6ba:	4604      	mov	r4, r0
 800a6bc:	921a      	str	r2, [sp, #104]	; 0x68
 800a6be:	460d      	mov	r5, r1
 800a6c0:	f04f 0800 	mov.w	r8, #0
 800a6c4:	f04f 0900 	mov.w	r9, #0
 800a6c8:	460a      	mov	r2, r1
 800a6ca:	9219      	str	r2, [sp, #100]	; 0x64
 800a6cc:	7811      	ldrb	r1, [r2, #0]
 800a6ce:	292b      	cmp	r1, #43	; 0x2b
 800a6d0:	d04a      	beq.n	800a768 <_strtod_l+0xb8>
 800a6d2:	d838      	bhi.n	800a746 <_strtod_l+0x96>
 800a6d4:	290d      	cmp	r1, #13
 800a6d6:	d832      	bhi.n	800a73e <_strtod_l+0x8e>
 800a6d8:	2908      	cmp	r1, #8
 800a6da:	d832      	bhi.n	800a742 <_strtod_l+0x92>
 800a6dc:	2900      	cmp	r1, #0
 800a6de:	d03b      	beq.n	800a758 <_strtod_l+0xa8>
 800a6e0:	2200      	movs	r2, #0
 800a6e2:	920e      	str	r2, [sp, #56]	; 0x38
 800a6e4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a6e6:	7832      	ldrb	r2, [r6, #0]
 800a6e8:	2a30      	cmp	r2, #48	; 0x30
 800a6ea:	f040 80b2 	bne.w	800a852 <_strtod_l+0x1a2>
 800a6ee:	7872      	ldrb	r2, [r6, #1]
 800a6f0:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a6f4:	2a58      	cmp	r2, #88	; 0x58
 800a6f6:	d16e      	bne.n	800a7d6 <_strtod_l+0x126>
 800a6f8:	9302      	str	r3, [sp, #8]
 800a6fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6fc:	4620      	mov	r0, r4
 800a6fe:	9301      	str	r3, [sp, #4]
 800a700:	ab1a      	add	r3, sp, #104	; 0x68
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	4a8c      	ldr	r2, [pc, #560]	; (800a938 <_strtod_l+0x288>)
 800a706:	ab1b      	add	r3, sp, #108	; 0x6c
 800a708:	a919      	add	r1, sp, #100	; 0x64
 800a70a:	f001 fb31 	bl	800bd70 <__gethex>
 800a70e:	f010 070f 	ands.w	r7, r0, #15
 800a712:	4605      	mov	r5, r0
 800a714:	d005      	beq.n	800a722 <_strtod_l+0x72>
 800a716:	2f06      	cmp	r7, #6
 800a718:	d128      	bne.n	800a76c <_strtod_l+0xbc>
 800a71a:	2300      	movs	r3, #0
 800a71c:	3601      	adds	r6, #1
 800a71e:	9619      	str	r6, [sp, #100]	; 0x64
 800a720:	930e      	str	r3, [sp, #56]	; 0x38
 800a722:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a724:	2b00      	cmp	r3, #0
 800a726:	f040 85a0 	bne.w	800b26a <_strtod_l+0xbba>
 800a72a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a72c:	b1cb      	cbz	r3, 800a762 <_strtod_l+0xb2>
 800a72e:	4642      	mov	r2, r8
 800a730:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a734:	4610      	mov	r0, r2
 800a736:	4619      	mov	r1, r3
 800a738:	b01f      	add	sp, #124	; 0x7c
 800a73a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a73e:	2920      	cmp	r1, #32
 800a740:	d1ce      	bne.n	800a6e0 <_strtod_l+0x30>
 800a742:	3201      	adds	r2, #1
 800a744:	e7c1      	b.n	800a6ca <_strtod_l+0x1a>
 800a746:	292d      	cmp	r1, #45	; 0x2d
 800a748:	d1ca      	bne.n	800a6e0 <_strtod_l+0x30>
 800a74a:	2101      	movs	r1, #1
 800a74c:	910e      	str	r1, [sp, #56]	; 0x38
 800a74e:	1c51      	adds	r1, r2, #1
 800a750:	9119      	str	r1, [sp, #100]	; 0x64
 800a752:	7852      	ldrb	r2, [r2, #1]
 800a754:	2a00      	cmp	r2, #0
 800a756:	d1c5      	bne.n	800a6e4 <_strtod_l+0x34>
 800a758:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a75a:	9519      	str	r5, [sp, #100]	; 0x64
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	f040 8582 	bne.w	800b266 <_strtod_l+0xbb6>
 800a762:	4642      	mov	r2, r8
 800a764:	464b      	mov	r3, r9
 800a766:	e7e5      	b.n	800a734 <_strtod_l+0x84>
 800a768:	2100      	movs	r1, #0
 800a76a:	e7ef      	b.n	800a74c <_strtod_l+0x9c>
 800a76c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a76e:	b13a      	cbz	r2, 800a780 <_strtod_l+0xd0>
 800a770:	2135      	movs	r1, #53	; 0x35
 800a772:	a81c      	add	r0, sp, #112	; 0x70
 800a774:	f7ff ff34 	bl	800a5e0 <__copybits>
 800a778:	4620      	mov	r0, r4
 800a77a:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a77c:	f7ff fb18 	bl	8009db0 <_Bfree>
 800a780:	3f01      	subs	r7, #1
 800a782:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a784:	2f04      	cmp	r7, #4
 800a786:	d806      	bhi.n	800a796 <_strtod_l+0xe6>
 800a788:	e8df f007 	tbb	[pc, r7]
 800a78c:	201d0314 	.word	0x201d0314
 800a790:	14          	.byte	0x14
 800a791:	00          	.byte	0x00
 800a792:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a796:	05e9      	lsls	r1, r5, #23
 800a798:	bf48      	it	mi
 800a79a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a79e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a7a2:	0d1b      	lsrs	r3, r3, #20
 800a7a4:	051b      	lsls	r3, r3, #20
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d1bb      	bne.n	800a722 <_strtod_l+0x72>
 800a7aa:	f7fe fb17 	bl	8008ddc <__errno>
 800a7ae:	2322      	movs	r3, #34	; 0x22
 800a7b0:	6003      	str	r3, [r0, #0]
 800a7b2:	e7b6      	b.n	800a722 <_strtod_l+0x72>
 800a7b4:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a7b8:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a7bc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a7c0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a7c4:	e7e7      	b.n	800a796 <_strtod_l+0xe6>
 800a7c6:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800a93c <_strtod_l+0x28c>
 800a7ca:	e7e4      	b.n	800a796 <_strtod_l+0xe6>
 800a7cc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a7d0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800a7d4:	e7df      	b.n	800a796 <_strtod_l+0xe6>
 800a7d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7d8:	1c5a      	adds	r2, r3, #1
 800a7da:	9219      	str	r2, [sp, #100]	; 0x64
 800a7dc:	785b      	ldrb	r3, [r3, #1]
 800a7de:	2b30      	cmp	r3, #48	; 0x30
 800a7e0:	d0f9      	beq.n	800a7d6 <_strtod_l+0x126>
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d09d      	beq.n	800a722 <_strtod_l+0x72>
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	f04f 0a00 	mov.w	sl, #0
 800a7ec:	220a      	movs	r2, #10
 800a7ee:	46d3      	mov	fp, sl
 800a7f0:	9305      	str	r3, [sp, #20]
 800a7f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a7f4:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800a7f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7fa:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a7fc:	7806      	ldrb	r6, [r0, #0]
 800a7fe:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a802:	b2d9      	uxtb	r1, r3
 800a804:	2909      	cmp	r1, #9
 800a806:	d926      	bls.n	800a856 <_strtod_l+0x1a6>
 800a808:	2201      	movs	r2, #1
 800a80a:	494d      	ldr	r1, [pc, #308]	; (800a940 <_strtod_l+0x290>)
 800a80c:	f001 f9bd 	bl	800bb8a <strncmp>
 800a810:	2800      	cmp	r0, #0
 800a812:	d030      	beq.n	800a876 <_strtod_l+0x1c6>
 800a814:	2000      	movs	r0, #0
 800a816:	4632      	mov	r2, r6
 800a818:	4603      	mov	r3, r0
 800a81a:	465e      	mov	r6, fp
 800a81c:	9008      	str	r0, [sp, #32]
 800a81e:	2a65      	cmp	r2, #101	; 0x65
 800a820:	d001      	beq.n	800a826 <_strtod_l+0x176>
 800a822:	2a45      	cmp	r2, #69	; 0x45
 800a824:	d113      	bne.n	800a84e <_strtod_l+0x19e>
 800a826:	b91e      	cbnz	r6, 800a830 <_strtod_l+0x180>
 800a828:	9a05      	ldr	r2, [sp, #20]
 800a82a:	4302      	orrs	r2, r0
 800a82c:	d094      	beq.n	800a758 <_strtod_l+0xa8>
 800a82e:	2600      	movs	r6, #0
 800a830:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a832:	1c6a      	adds	r2, r5, #1
 800a834:	9219      	str	r2, [sp, #100]	; 0x64
 800a836:	786a      	ldrb	r2, [r5, #1]
 800a838:	2a2b      	cmp	r2, #43	; 0x2b
 800a83a:	d074      	beq.n	800a926 <_strtod_l+0x276>
 800a83c:	2a2d      	cmp	r2, #45	; 0x2d
 800a83e:	d078      	beq.n	800a932 <_strtod_l+0x282>
 800a840:	f04f 0c00 	mov.w	ip, #0
 800a844:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a848:	2909      	cmp	r1, #9
 800a84a:	d97f      	bls.n	800a94c <_strtod_l+0x29c>
 800a84c:	9519      	str	r5, [sp, #100]	; 0x64
 800a84e:	2700      	movs	r7, #0
 800a850:	e09e      	b.n	800a990 <_strtod_l+0x2e0>
 800a852:	2300      	movs	r3, #0
 800a854:	e7c8      	b.n	800a7e8 <_strtod_l+0x138>
 800a856:	f1bb 0f08 	cmp.w	fp, #8
 800a85a:	bfd8      	it	le
 800a85c:	990a      	ldrle	r1, [sp, #40]	; 0x28
 800a85e:	f100 0001 	add.w	r0, r0, #1
 800a862:	bfd6      	itet	le
 800a864:	fb02 3301 	mlale	r3, r2, r1, r3
 800a868:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a86c:	930a      	strle	r3, [sp, #40]	; 0x28
 800a86e:	f10b 0b01 	add.w	fp, fp, #1
 800a872:	9019      	str	r0, [sp, #100]	; 0x64
 800a874:	e7c1      	b.n	800a7fa <_strtod_l+0x14a>
 800a876:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a878:	1c5a      	adds	r2, r3, #1
 800a87a:	9219      	str	r2, [sp, #100]	; 0x64
 800a87c:	785a      	ldrb	r2, [r3, #1]
 800a87e:	f1bb 0f00 	cmp.w	fp, #0
 800a882:	d037      	beq.n	800a8f4 <_strtod_l+0x244>
 800a884:	465e      	mov	r6, fp
 800a886:	9008      	str	r0, [sp, #32]
 800a888:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a88c:	2b09      	cmp	r3, #9
 800a88e:	d912      	bls.n	800a8b6 <_strtod_l+0x206>
 800a890:	2301      	movs	r3, #1
 800a892:	e7c4      	b.n	800a81e <_strtod_l+0x16e>
 800a894:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a896:	3001      	adds	r0, #1
 800a898:	1c5a      	adds	r2, r3, #1
 800a89a:	9219      	str	r2, [sp, #100]	; 0x64
 800a89c:	785a      	ldrb	r2, [r3, #1]
 800a89e:	2a30      	cmp	r2, #48	; 0x30
 800a8a0:	d0f8      	beq.n	800a894 <_strtod_l+0x1e4>
 800a8a2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a8a6:	2b08      	cmp	r3, #8
 800a8a8:	f200 84e4 	bhi.w	800b274 <_strtod_l+0xbc4>
 800a8ac:	9008      	str	r0, [sp, #32]
 800a8ae:	2000      	movs	r0, #0
 800a8b0:	4606      	mov	r6, r0
 800a8b2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a8b4:	930b      	str	r3, [sp, #44]	; 0x2c
 800a8b6:	3a30      	subs	r2, #48	; 0x30
 800a8b8:	f100 0301 	add.w	r3, r0, #1
 800a8bc:	d014      	beq.n	800a8e8 <_strtod_l+0x238>
 800a8be:	9908      	ldr	r1, [sp, #32]
 800a8c0:	eb00 0c06 	add.w	ip, r0, r6
 800a8c4:	4419      	add	r1, r3
 800a8c6:	9108      	str	r1, [sp, #32]
 800a8c8:	4633      	mov	r3, r6
 800a8ca:	210a      	movs	r1, #10
 800a8cc:	4563      	cmp	r3, ip
 800a8ce:	d113      	bne.n	800a8f8 <_strtod_l+0x248>
 800a8d0:	1833      	adds	r3, r6, r0
 800a8d2:	2b08      	cmp	r3, #8
 800a8d4:	f106 0601 	add.w	r6, r6, #1
 800a8d8:	4406      	add	r6, r0
 800a8da:	dc1a      	bgt.n	800a912 <_strtod_l+0x262>
 800a8dc:	230a      	movs	r3, #10
 800a8de:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a8e0:	fb03 2301 	mla	r3, r3, r1, r2
 800a8e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a8e6:	2300      	movs	r3, #0
 800a8e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	1c51      	adds	r1, r2, #1
 800a8ee:	9119      	str	r1, [sp, #100]	; 0x64
 800a8f0:	7852      	ldrb	r2, [r2, #1]
 800a8f2:	e7c9      	b.n	800a888 <_strtod_l+0x1d8>
 800a8f4:	4658      	mov	r0, fp
 800a8f6:	e7d2      	b.n	800a89e <_strtod_l+0x1ee>
 800a8f8:	2b08      	cmp	r3, #8
 800a8fa:	f103 0301 	add.w	r3, r3, #1
 800a8fe:	dc03      	bgt.n	800a908 <_strtod_l+0x258>
 800a900:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a902:	434f      	muls	r7, r1
 800a904:	970a      	str	r7, [sp, #40]	; 0x28
 800a906:	e7e1      	b.n	800a8cc <_strtod_l+0x21c>
 800a908:	2b10      	cmp	r3, #16
 800a90a:	bfd8      	it	le
 800a90c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a910:	e7dc      	b.n	800a8cc <_strtod_l+0x21c>
 800a912:	2e10      	cmp	r6, #16
 800a914:	bfdc      	itt	le
 800a916:	230a      	movle	r3, #10
 800a918:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a91c:	e7e3      	b.n	800a8e6 <_strtod_l+0x236>
 800a91e:	2300      	movs	r3, #0
 800a920:	9308      	str	r3, [sp, #32]
 800a922:	2301      	movs	r3, #1
 800a924:	e780      	b.n	800a828 <_strtod_l+0x178>
 800a926:	f04f 0c00 	mov.w	ip, #0
 800a92a:	1caa      	adds	r2, r5, #2
 800a92c:	9219      	str	r2, [sp, #100]	; 0x64
 800a92e:	78aa      	ldrb	r2, [r5, #2]
 800a930:	e788      	b.n	800a844 <_strtod_l+0x194>
 800a932:	f04f 0c01 	mov.w	ip, #1
 800a936:	e7f8      	b.n	800a92a <_strtod_l+0x27a>
 800a938:	0800f9a8 	.word	0x0800f9a8
 800a93c:	7ff00000 	.word	0x7ff00000
 800a940:	0800f9a4 	.word	0x0800f9a4
 800a944:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a946:	1c51      	adds	r1, r2, #1
 800a948:	9119      	str	r1, [sp, #100]	; 0x64
 800a94a:	7852      	ldrb	r2, [r2, #1]
 800a94c:	2a30      	cmp	r2, #48	; 0x30
 800a94e:	d0f9      	beq.n	800a944 <_strtod_l+0x294>
 800a950:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a954:	2908      	cmp	r1, #8
 800a956:	f63f af7a 	bhi.w	800a84e <_strtod_l+0x19e>
 800a95a:	3a30      	subs	r2, #48	; 0x30
 800a95c:	9209      	str	r2, [sp, #36]	; 0x24
 800a95e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a960:	920c      	str	r2, [sp, #48]	; 0x30
 800a962:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a964:	1c57      	adds	r7, r2, #1
 800a966:	9719      	str	r7, [sp, #100]	; 0x64
 800a968:	7852      	ldrb	r2, [r2, #1]
 800a96a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a96e:	f1be 0f09 	cmp.w	lr, #9
 800a972:	d938      	bls.n	800a9e6 <_strtod_l+0x336>
 800a974:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a976:	1a7f      	subs	r7, r7, r1
 800a978:	2f08      	cmp	r7, #8
 800a97a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a97e:	dc03      	bgt.n	800a988 <_strtod_l+0x2d8>
 800a980:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a982:	428f      	cmp	r7, r1
 800a984:	bfa8      	it	ge
 800a986:	460f      	movge	r7, r1
 800a988:	f1bc 0f00 	cmp.w	ip, #0
 800a98c:	d000      	beq.n	800a990 <_strtod_l+0x2e0>
 800a98e:	427f      	negs	r7, r7
 800a990:	2e00      	cmp	r6, #0
 800a992:	d14f      	bne.n	800aa34 <_strtod_l+0x384>
 800a994:	9905      	ldr	r1, [sp, #20]
 800a996:	4301      	orrs	r1, r0
 800a998:	f47f aec3 	bne.w	800a722 <_strtod_l+0x72>
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f47f aedb 	bne.w	800a758 <_strtod_l+0xa8>
 800a9a2:	2a69      	cmp	r2, #105	; 0x69
 800a9a4:	d029      	beq.n	800a9fa <_strtod_l+0x34a>
 800a9a6:	dc26      	bgt.n	800a9f6 <_strtod_l+0x346>
 800a9a8:	2a49      	cmp	r2, #73	; 0x49
 800a9aa:	d026      	beq.n	800a9fa <_strtod_l+0x34a>
 800a9ac:	2a4e      	cmp	r2, #78	; 0x4e
 800a9ae:	f47f aed3 	bne.w	800a758 <_strtod_l+0xa8>
 800a9b2:	499a      	ldr	r1, [pc, #616]	; (800ac1c <_strtod_l+0x56c>)
 800a9b4:	a819      	add	r0, sp, #100	; 0x64
 800a9b6:	f001 fc1d 	bl	800c1f4 <__match>
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	f43f aecc 	beq.w	800a758 <_strtod_l+0xa8>
 800a9c0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	2b28      	cmp	r3, #40	; 0x28
 800a9c6:	d12f      	bne.n	800aa28 <_strtod_l+0x378>
 800a9c8:	4995      	ldr	r1, [pc, #596]	; (800ac20 <_strtod_l+0x570>)
 800a9ca:	aa1c      	add	r2, sp, #112	; 0x70
 800a9cc:	a819      	add	r0, sp, #100	; 0x64
 800a9ce:	f001 fc25 	bl	800c21c <__hexnan>
 800a9d2:	2805      	cmp	r0, #5
 800a9d4:	d128      	bne.n	800aa28 <_strtod_l+0x378>
 800a9d6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a9d8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800a9dc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a9e0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a9e4:	e69d      	b.n	800a722 <_strtod_l+0x72>
 800a9e6:	210a      	movs	r1, #10
 800a9e8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a9ea:	fb01 2107 	mla	r1, r1, r7, r2
 800a9ee:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a9f2:	9209      	str	r2, [sp, #36]	; 0x24
 800a9f4:	e7b5      	b.n	800a962 <_strtod_l+0x2b2>
 800a9f6:	2a6e      	cmp	r2, #110	; 0x6e
 800a9f8:	e7d9      	b.n	800a9ae <_strtod_l+0x2fe>
 800a9fa:	498a      	ldr	r1, [pc, #552]	; (800ac24 <_strtod_l+0x574>)
 800a9fc:	a819      	add	r0, sp, #100	; 0x64
 800a9fe:	f001 fbf9 	bl	800c1f4 <__match>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	f43f aea8 	beq.w	800a758 <_strtod_l+0xa8>
 800aa08:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa0a:	4987      	ldr	r1, [pc, #540]	; (800ac28 <_strtod_l+0x578>)
 800aa0c:	3b01      	subs	r3, #1
 800aa0e:	a819      	add	r0, sp, #100	; 0x64
 800aa10:	9319      	str	r3, [sp, #100]	; 0x64
 800aa12:	f001 fbef 	bl	800c1f4 <__match>
 800aa16:	b910      	cbnz	r0, 800aa1e <_strtod_l+0x36e>
 800aa18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	9319      	str	r3, [sp, #100]	; 0x64
 800aa1e:	f04f 0800 	mov.w	r8, #0
 800aa22:	f8df 9208 	ldr.w	r9, [pc, #520]	; 800ac2c <_strtod_l+0x57c>
 800aa26:	e67c      	b.n	800a722 <_strtod_l+0x72>
 800aa28:	4881      	ldr	r0, [pc, #516]	; (800ac30 <_strtod_l+0x580>)
 800aa2a:	f001 f901 	bl	800bc30 <nan>
 800aa2e:	4680      	mov	r8, r0
 800aa30:	4689      	mov	r9, r1
 800aa32:	e676      	b.n	800a722 <_strtod_l+0x72>
 800aa34:	9b08      	ldr	r3, [sp, #32]
 800aa36:	f1bb 0f00 	cmp.w	fp, #0
 800aa3a:	bf08      	it	eq
 800aa3c:	46b3      	moveq	fp, r6
 800aa3e:	1afb      	subs	r3, r7, r3
 800aa40:	2e10      	cmp	r6, #16
 800aa42:	980a      	ldr	r0, [sp, #40]	; 0x28
 800aa44:	4635      	mov	r5, r6
 800aa46:	9309      	str	r3, [sp, #36]	; 0x24
 800aa48:	bfa8      	it	ge
 800aa4a:	2510      	movge	r5, #16
 800aa4c:	f7f5 fd36 	bl	80004bc <__aeabi_ui2d>
 800aa50:	2e09      	cmp	r6, #9
 800aa52:	4680      	mov	r8, r0
 800aa54:	4689      	mov	r9, r1
 800aa56:	dd13      	ble.n	800aa80 <_strtod_l+0x3d0>
 800aa58:	4b76      	ldr	r3, [pc, #472]	; (800ac34 <_strtod_l+0x584>)
 800aa5a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800aa5e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800aa62:	f7f5 fda5 	bl	80005b0 <__aeabi_dmul>
 800aa66:	4680      	mov	r8, r0
 800aa68:	4650      	mov	r0, sl
 800aa6a:	4689      	mov	r9, r1
 800aa6c:	f7f5 fd26 	bl	80004bc <__aeabi_ui2d>
 800aa70:	4602      	mov	r2, r0
 800aa72:	460b      	mov	r3, r1
 800aa74:	4640      	mov	r0, r8
 800aa76:	4649      	mov	r1, r9
 800aa78:	f7f5 fbe4 	bl	8000244 <__adddf3>
 800aa7c:	4680      	mov	r8, r0
 800aa7e:	4689      	mov	r9, r1
 800aa80:	2e0f      	cmp	r6, #15
 800aa82:	dc36      	bgt.n	800aaf2 <_strtod_l+0x442>
 800aa84:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	f43f ae4b 	beq.w	800a722 <_strtod_l+0x72>
 800aa8c:	dd22      	ble.n	800aad4 <_strtod_l+0x424>
 800aa8e:	2b16      	cmp	r3, #22
 800aa90:	dc09      	bgt.n	800aaa6 <_strtod_l+0x3f6>
 800aa92:	4968      	ldr	r1, [pc, #416]	; (800ac34 <_strtod_l+0x584>)
 800aa94:	4642      	mov	r2, r8
 800aa96:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800aa9a:	464b      	mov	r3, r9
 800aa9c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aaa0:	f7f5 fd86 	bl	80005b0 <__aeabi_dmul>
 800aaa4:	e7c3      	b.n	800aa2e <_strtod_l+0x37e>
 800aaa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aaa8:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800aaac:	4293      	cmp	r3, r2
 800aaae:	db20      	blt.n	800aaf2 <_strtod_l+0x442>
 800aab0:	4c60      	ldr	r4, [pc, #384]	; (800ac34 <_strtod_l+0x584>)
 800aab2:	f1c6 060f 	rsb	r6, r6, #15
 800aab6:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800aaba:	4642      	mov	r2, r8
 800aabc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aac0:	464b      	mov	r3, r9
 800aac2:	f7f5 fd75 	bl	80005b0 <__aeabi_dmul>
 800aac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aac8:	1b9e      	subs	r6, r3, r6
 800aaca:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800aace:	e9d4 2300 	ldrd	r2, r3, [r4]
 800aad2:	e7e5      	b.n	800aaa0 <_strtod_l+0x3f0>
 800aad4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aad6:	3316      	adds	r3, #22
 800aad8:	db0b      	blt.n	800aaf2 <_strtod_l+0x442>
 800aada:	9b08      	ldr	r3, [sp, #32]
 800aadc:	4640      	mov	r0, r8
 800aade:	1bdf      	subs	r7, r3, r7
 800aae0:	4b54      	ldr	r3, [pc, #336]	; (800ac34 <_strtod_l+0x584>)
 800aae2:	4649      	mov	r1, r9
 800aae4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800aae8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aaec:	f7f5 fe8a 	bl	8000804 <__aeabi_ddiv>
 800aaf0:	e79d      	b.n	800aa2e <_strtod_l+0x37e>
 800aaf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaf4:	1b75      	subs	r5, r6, r5
 800aaf6:	441d      	add	r5, r3
 800aaf8:	2d00      	cmp	r5, #0
 800aafa:	dd70      	ble.n	800abde <_strtod_l+0x52e>
 800aafc:	f015 030f 	ands.w	r3, r5, #15
 800ab00:	d00a      	beq.n	800ab18 <_strtod_l+0x468>
 800ab02:	494c      	ldr	r1, [pc, #304]	; (800ac34 <_strtod_l+0x584>)
 800ab04:	4642      	mov	r2, r8
 800ab06:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ab0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab0e:	464b      	mov	r3, r9
 800ab10:	f7f5 fd4e 	bl	80005b0 <__aeabi_dmul>
 800ab14:	4680      	mov	r8, r0
 800ab16:	4689      	mov	r9, r1
 800ab18:	f035 050f 	bics.w	r5, r5, #15
 800ab1c:	d04d      	beq.n	800abba <_strtod_l+0x50a>
 800ab1e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800ab22:	dd22      	ble.n	800ab6a <_strtod_l+0x4ba>
 800ab24:	2600      	movs	r6, #0
 800ab26:	46b3      	mov	fp, r6
 800ab28:	960b      	str	r6, [sp, #44]	; 0x2c
 800ab2a:	9608      	str	r6, [sp, #32]
 800ab2c:	2322      	movs	r3, #34	; 0x22
 800ab2e:	f04f 0800 	mov.w	r8, #0
 800ab32:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 800ac2c <_strtod_l+0x57c>
 800ab36:	6023      	str	r3, [r4, #0]
 800ab38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f43f adf1 	beq.w	800a722 <_strtod_l+0x72>
 800ab40:	4620      	mov	r0, r4
 800ab42:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ab44:	f7ff f934 	bl	8009db0 <_Bfree>
 800ab48:	4620      	mov	r0, r4
 800ab4a:	9908      	ldr	r1, [sp, #32]
 800ab4c:	f7ff f930 	bl	8009db0 <_Bfree>
 800ab50:	4659      	mov	r1, fp
 800ab52:	4620      	mov	r0, r4
 800ab54:	f7ff f92c 	bl	8009db0 <_Bfree>
 800ab58:	4620      	mov	r0, r4
 800ab5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ab5c:	f7ff f928 	bl	8009db0 <_Bfree>
 800ab60:	4631      	mov	r1, r6
 800ab62:	4620      	mov	r0, r4
 800ab64:	f7ff f924 	bl	8009db0 <_Bfree>
 800ab68:	e5db      	b.n	800a722 <_strtod_l+0x72>
 800ab6a:	4b33      	ldr	r3, [pc, #204]	; (800ac38 <_strtod_l+0x588>)
 800ab6c:	4640      	mov	r0, r8
 800ab6e:	9305      	str	r3, [sp, #20]
 800ab70:	2300      	movs	r3, #0
 800ab72:	4649      	mov	r1, r9
 800ab74:	469a      	mov	sl, r3
 800ab76:	112d      	asrs	r5, r5, #4
 800ab78:	2d01      	cmp	r5, #1
 800ab7a:	dc21      	bgt.n	800abc0 <_strtod_l+0x510>
 800ab7c:	b10b      	cbz	r3, 800ab82 <_strtod_l+0x4d2>
 800ab7e:	4680      	mov	r8, r0
 800ab80:	4689      	mov	r9, r1
 800ab82:	492d      	ldr	r1, [pc, #180]	; (800ac38 <_strtod_l+0x588>)
 800ab84:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ab88:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ab8c:	4642      	mov	r2, r8
 800ab8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ab92:	464b      	mov	r3, r9
 800ab94:	f7f5 fd0c 	bl	80005b0 <__aeabi_dmul>
 800ab98:	4b24      	ldr	r3, [pc, #144]	; (800ac2c <_strtod_l+0x57c>)
 800ab9a:	460a      	mov	r2, r1
 800ab9c:	400b      	ands	r3, r1
 800ab9e:	4927      	ldr	r1, [pc, #156]	; (800ac3c <_strtod_l+0x58c>)
 800aba0:	4680      	mov	r8, r0
 800aba2:	428b      	cmp	r3, r1
 800aba4:	d8be      	bhi.n	800ab24 <_strtod_l+0x474>
 800aba6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800abaa:	428b      	cmp	r3, r1
 800abac:	bf86      	itte	hi
 800abae:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800abb2:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800ac40 <_strtod_l+0x590>
 800abb6:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800abba:	2300      	movs	r3, #0
 800abbc:	9305      	str	r3, [sp, #20]
 800abbe:	e07b      	b.n	800acb8 <_strtod_l+0x608>
 800abc0:	07ea      	lsls	r2, r5, #31
 800abc2:	d505      	bpl.n	800abd0 <_strtod_l+0x520>
 800abc4:	9b05      	ldr	r3, [sp, #20]
 800abc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abca:	f7f5 fcf1 	bl	80005b0 <__aeabi_dmul>
 800abce:	2301      	movs	r3, #1
 800abd0:	9a05      	ldr	r2, [sp, #20]
 800abd2:	f10a 0a01 	add.w	sl, sl, #1
 800abd6:	3208      	adds	r2, #8
 800abd8:	106d      	asrs	r5, r5, #1
 800abda:	9205      	str	r2, [sp, #20]
 800abdc:	e7cc      	b.n	800ab78 <_strtod_l+0x4c8>
 800abde:	d0ec      	beq.n	800abba <_strtod_l+0x50a>
 800abe0:	426d      	negs	r5, r5
 800abe2:	f015 020f 	ands.w	r2, r5, #15
 800abe6:	d00a      	beq.n	800abfe <_strtod_l+0x54e>
 800abe8:	4b12      	ldr	r3, [pc, #72]	; (800ac34 <_strtod_l+0x584>)
 800abea:	4640      	mov	r0, r8
 800abec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800abf0:	4649      	mov	r1, r9
 800abf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abf6:	f7f5 fe05 	bl	8000804 <__aeabi_ddiv>
 800abfa:	4680      	mov	r8, r0
 800abfc:	4689      	mov	r9, r1
 800abfe:	112d      	asrs	r5, r5, #4
 800ac00:	d0db      	beq.n	800abba <_strtod_l+0x50a>
 800ac02:	2d1f      	cmp	r5, #31
 800ac04:	dd1e      	ble.n	800ac44 <_strtod_l+0x594>
 800ac06:	2600      	movs	r6, #0
 800ac08:	46b3      	mov	fp, r6
 800ac0a:	960b      	str	r6, [sp, #44]	; 0x2c
 800ac0c:	9608      	str	r6, [sp, #32]
 800ac0e:	2322      	movs	r3, #34	; 0x22
 800ac10:	f04f 0800 	mov.w	r8, #0
 800ac14:	f04f 0900 	mov.w	r9, #0
 800ac18:	6023      	str	r3, [r4, #0]
 800ac1a:	e78d      	b.n	800ab38 <_strtod_l+0x488>
 800ac1c:	0800f793 	.word	0x0800f793
 800ac20:	0800f9bc 	.word	0x0800f9bc
 800ac24:	0800f78b 	.word	0x0800f78b
 800ac28:	0800f7c2 	.word	0x0800f7c2
 800ac2c:	7ff00000 	.word	0x7ff00000
 800ac30:	0800fb4d 	.word	0x0800fb4d
 800ac34:	0800f8d0 	.word	0x0800f8d0
 800ac38:	0800f8a8 	.word	0x0800f8a8
 800ac3c:	7ca00000 	.word	0x7ca00000
 800ac40:	7fefffff 	.word	0x7fefffff
 800ac44:	f015 0310 	ands.w	r3, r5, #16
 800ac48:	bf18      	it	ne
 800ac4a:	236a      	movne	r3, #106	; 0x6a
 800ac4c:	4640      	mov	r0, r8
 800ac4e:	9305      	str	r3, [sp, #20]
 800ac50:	4649      	mov	r1, r9
 800ac52:	2300      	movs	r3, #0
 800ac54:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 800af20 <_strtod_l+0x870>
 800ac58:	07ea      	lsls	r2, r5, #31
 800ac5a:	d504      	bpl.n	800ac66 <_strtod_l+0x5b6>
 800ac5c:	e9da 2300 	ldrd	r2, r3, [sl]
 800ac60:	f7f5 fca6 	bl	80005b0 <__aeabi_dmul>
 800ac64:	2301      	movs	r3, #1
 800ac66:	106d      	asrs	r5, r5, #1
 800ac68:	f10a 0a08 	add.w	sl, sl, #8
 800ac6c:	d1f4      	bne.n	800ac58 <_strtod_l+0x5a8>
 800ac6e:	b10b      	cbz	r3, 800ac74 <_strtod_l+0x5c4>
 800ac70:	4680      	mov	r8, r0
 800ac72:	4689      	mov	r9, r1
 800ac74:	9b05      	ldr	r3, [sp, #20]
 800ac76:	b1bb      	cbz	r3, 800aca8 <_strtod_l+0x5f8>
 800ac78:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ac7c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	4649      	mov	r1, r9
 800ac84:	dd10      	ble.n	800aca8 <_strtod_l+0x5f8>
 800ac86:	2b1f      	cmp	r3, #31
 800ac88:	f340 8128 	ble.w	800aedc <_strtod_l+0x82c>
 800ac8c:	2b34      	cmp	r3, #52	; 0x34
 800ac8e:	bfd8      	it	le
 800ac90:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800ac94:	f04f 0800 	mov.w	r8, #0
 800ac98:	bfcf      	iteee	gt
 800ac9a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ac9e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800aca2:	4093      	lslle	r3, r2
 800aca4:	ea03 0901 	andle.w	r9, r3, r1
 800aca8:	2200      	movs	r2, #0
 800acaa:	2300      	movs	r3, #0
 800acac:	4640      	mov	r0, r8
 800acae:	4649      	mov	r1, r9
 800acb0:	f7f5 fee6 	bl	8000a80 <__aeabi_dcmpeq>
 800acb4:	2800      	cmp	r0, #0
 800acb6:	d1a6      	bne.n	800ac06 <_strtod_l+0x556>
 800acb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acba:	465a      	mov	r2, fp
 800acbc:	9300      	str	r3, [sp, #0]
 800acbe:	4620      	mov	r0, r4
 800acc0:	4633      	mov	r3, r6
 800acc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800acc4:	f7ff f8dc 	bl	8009e80 <__s2b>
 800acc8:	900b      	str	r0, [sp, #44]	; 0x2c
 800acca:	2800      	cmp	r0, #0
 800accc:	f43f af2a 	beq.w	800ab24 <_strtod_l+0x474>
 800acd0:	2600      	movs	r6, #0
 800acd2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800acd4:	9b08      	ldr	r3, [sp, #32]
 800acd6:	2a00      	cmp	r2, #0
 800acd8:	eba3 0307 	sub.w	r3, r3, r7
 800acdc:	bfa8      	it	ge
 800acde:	2300      	movge	r3, #0
 800ace0:	46b3      	mov	fp, r6
 800ace2:	9312      	str	r3, [sp, #72]	; 0x48
 800ace4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ace8:	9316      	str	r3, [sp, #88]	; 0x58
 800acea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acec:	4620      	mov	r0, r4
 800acee:	6859      	ldr	r1, [r3, #4]
 800acf0:	f7ff f81e 	bl	8009d30 <_Balloc>
 800acf4:	9008      	str	r0, [sp, #32]
 800acf6:	2800      	cmp	r0, #0
 800acf8:	f43f af18 	beq.w	800ab2c <_strtod_l+0x47c>
 800acfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800acfe:	300c      	adds	r0, #12
 800ad00:	691a      	ldr	r2, [r3, #16]
 800ad02:	f103 010c 	add.w	r1, r3, #12
 800ad06:	3202      	adds	r2, #2
 800ad08:	0092      	lsls	r2, r2, #2
 800ad0a:	f000 ff83 	bl	800bc14 <memcpy>
 800ad0e:	ab1c      	add	r3, sp, #112	; 0x70
 800ad10:	9301      	str	r3, [sp, #4]
 800ad12:	ab1b      	add	r3, sp, #108	; 0x6c
 800ad14:	9300      	str	r3, [sp, #0]
 800ad16:	4642      	mov	r2, r8
 800ad18:	464b      	mov	r3, r9
 800ad1a:	4620      	mov	r0, r4
 800ad1c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800ad20:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800ad24:	f7ff fbd8 	bl	800a4d8 <__d2b>
 800ad28:	901a      	str	r0, [sp, #104]	; 0x68
 800ad2a:	2800      	cmp	r0, #0
 800ad2c:	f43f aefe 	beq.w	800ab2c <_strtod_l+0x47c>
 800ad30:	2101      	movs	r1, #1
 800ad32:	4620      	mov	r0, r4
 800ad34:	f7ff f93c 	bl	8009fb0 <__i2b>
 800ad38:	4683      	mov	fp, r0
 800ad3a:	2800      	cmp	r0, #0
 800ad3c:	f43f aef6 	beq.w	800ab2c <_strtod_l+0x47c>
 800ad40:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 800ad42:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ad44:	2f00      	cmp	r7, #0
 800ad46:	bfab      	itete	ge
 800ad48:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 800ad4a:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800ad4c:	eb07 0a03 	addge.w	sl, r7, r3
 800ad50:	1bdd      	sublt	r5, r3, r7
 800ad52:	9b05      	ldr	r3, [sp, #20]
 800ad54:	bfa8      	it	ge
 800ad56:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800ad58:	eba7 0703 	sub.w	r7, r7, r3
 800ad5c:	4417      	add	r7, r2
 800ad5e:	4b71      	ldr	r3, [pc, #452]	; (800af24 <_strtod_l+0x874>)
 800ad60:	f107 37ff 	add.w	r7, r7, #4294967295	; 0xffffffff
 800ad64:	bfb8      	it	lt
 800ad66:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 800ad6a:	429f      	cmp	r7, r3
 800ad6c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ad70:	f280 80c7 	bge.w	800af02 <_strtod_l+0x852>
 800ad74:	1bdb      	subs	r3, r3, r7
 800ad76:	2b1f      	cmp	r3, #31
 800ad78:	f04f 0101 	mov.w	r1, #1
 800ad7c:	eba2 0203 	sub.w	r2, r2, r3
 800ad80:	f300 80b3 	bgt.w	800aeea <_strtod_l+0x83a>
 800ad84:	fa01 f303 	lsl.w	r3, r1, r3
 800ad88:	9313      	str	r3, [sp, #76]	; 0x4c
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	9310      	str	r3, [sp, #64]	; 0x40
 800ad8e:	eb0a 0702 	add.w	r7, sl, r2
 800ad92:	9b05      	ldr	r3, [sp, #20]
 800ad94:	45ba      	cmp	sl, r7
 800ad96:	4415      	add	r5, r2
 800ad98:	441d      	add	r5, r3
 800ad9a:	4653      	mov	r3, sl
 800ad9c:	bfa8      	it	ge
 800ad9e:	463b      	movge	r3, r7
 800ada0:	42ab      	cmp	r3, r5
 800ada2:	bfa8      	it	ge
 800ada4:	462b      	movge	r3, r5
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	bfc2      	ittt	gt
 800adaa:	1aff      	subgt	r7, r7, r3
 800adac:	1aed      	subgt	r5, r5, r3
 800adae:	ebaa 0a03 	subgt.w	sl, sl, r3
 800adb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	dd17      	ble.n	800ade8 <_strtod_l+0x738>
 800adb8:	4659      	mov	r1, fp
 800adba:	461a      	mov	r2, r3
 800adbc:	4620      	mov	r0, r4
 800adbe:	f7ff f9b5 	bl	800a12c <__pow5mult>
 800adc2:	4683      	mov	fp, r0
 800adc4:	2800      	cmp	r0, #0
 800adc6:	f43f aeb1 	beq.w	800ab2c <_strtod_l+0x47c>
 800adca:	4601      	mov	r1, r0
 800adcc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800adce:	4620      	mov	r0, r4
 800add0:	f7ff f904 	bl	8009fdc <__multiply>
 800add4:	900a      	str	r0, [sp, #40]	; 0x28
 800add6:	2800      	cmp	r0, #0
 800add8:	f43f aea8 	beq.w	800ab2c <_strtod_l+0x47c>
 800addc:	4620      	mov	r0, r4
 800adde:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ade0:	f7fe ffe6 	bl	8009db0 <_Bfree>
 800ade4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ade6:	931a      	str	r3, [sp, #104]	; 0x68
 800ade8:	2f00      	cmp	r7, #0
 800adea:	f300 808f 	bgt.w	800af0c <_strtod_l+0x85c>
 800adee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	dd08      	ble.n	800ae06 <_strtod_l+0x756>
 800adf4:	4620      	mov	r0, r4
 800adf6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800adf8:	9908      	ldr	r1, [sp, #32]
 800adfa:	f7ff f997 	bl	800a12c <__pow5mult>
 800adfe:	9008      	str	r0, [sp, #32]
 800ae00:	2800      	cmp	r0, #0
 800ae02:	f43f ae93 	beq.w	800ab2c <_strtod_l+0x47c>
 800ae06:	2d00      	cmp	r5, #0
 800ae08:	dd08      	ble.n	800ae1c <_strtod_l+0x76c>
 800ae0a:	462a      	mov	r2, r5
 800ae0c:	4620      	mov	r0, r4
 800ae0e:	9908      	ldr	r1, [sp, #32]
 800ae10:	f7ff f9e6 	bl	800a1e0 <__lshift>
 800ae14:	9008      	str	r0, [sp, #32]
 800ae16:	2800      	cmp	r0, #0
 800ae18:	f43f ae88 	beq.w	800ab2c <_strtod_l+0x47c>
 800ae1c:	f1ba 0f00 	cmp.w	sl, #0
 800ae20:	dd08      	ble.n	800ae34 <_strtod_l+0x784>
 800ae22:	4659      	mov	r1, fp
 800ae24:	4652      	mov	r2, sl
 800ae26:	4620      	mov	r0, r4
 800ae28:	f7ff f9da 	bl	800a1e0 <__lshift>
 800ae2c:	4683      	mov	fp, r0
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	f43f ae7c 	beq.w	800ab2c <_strtod_l+0x47c>
 800ae34:	4620      	mov	r0, r4
 800ae36:	9a08      	ldr	r2, [sp, #32]
 800ae38:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ae3a:	f7ff fa59 	bl	800a2f0 <__mdiff>
 800ae3e:	4606      	mov	r6, r0
 800ae40:	2800      	cmp	r0, #0
 800ae42:	f43f ae73 	beq.w	800ab2c <_strtod_l+0x47c>
 800ae46:	2500      	movs	r5, #0
 800ae48:	68c3      	ldr	r3, [r0, #12]
 800ae4a:	4659      	mov	r1, fp
 800ae4c:	60c5      	str	r5, [r0, #12]
 800ae4e:	930a      	str	r3, [sp, #40]	; 0x28
 800ae50:	f7ff fa32 	bl	800a2b8 <__mcmp>
 800ae54:	42a8      	cmp	r0, r5
 800ae56:	da6b      	bge.n	800af30 <_strtod_l+0x880>
 800ae58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae5a:	ea53 0308 	orrs.w	r3, r3, r8
 800ae5e:	f040 808f 	bne.w	800af80 <_strtod_l+0x8d0>
 800ae62:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	f040 808a 	bne.w	800af80 <_strtod_l+0x8d0>
 800ae6c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ae70:	0d1b      	lsrs	r3, r3, #20
 800ae72:	051b      	lsls	r3, r3, #20
 800ae74:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ae78:	f240 8082 	bls.w	800af80 <_strtod_l+0x8d0>
 800ae7c:	6973      	ldr	r3, [r6, #20]
 800ae7e:	b913      	cbnz	r3, 800ae86 <_strtod_l+0x7d6>
 800ae80:	6933      	ldr	r3, [r6, #16]
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	dd7c      	ble.n	800af80 <_strtod_l+0x8d0>
 800ae86:	4631      	mov	r1, r6
 800ae88:	2201      	movs	r2, #1
 800ae8a:	4620      	mov	r0, r4
 800ae8c:	f7ff f9a8 	bl	800a1e0 <__lshift>
 800ae90:	4659      	mov	r1, fp
 800ae92:	4606      	mov	r6, r0
 800ae94:	f7ff fa10 	bl	800a2b8 <__mcmp>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	dd71      	ble.n	800af80 <_strtod_l+0x8d0>
 800ae9c:	9905      	ldr	r1, [sp, #20]
 800ae9e:	464b      	mov	r3, r9
 800aea0:	4a21      	ldr	r2, [pc, #132]	; (800af28 <_strtod_l+0x878>)
 800aea2:	2900      	cmp	r1, #0
 800aea4:	f000 808d 	beq.w	800afc2 <_strtod_l+0x912>
 800aea8:	ea02 0109 	and.w	r1, r2, r9
 800aeac:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800aeb0:	f300 8087 	bgt.w	800afc2 <_strtod_l+0x912>
 800aeb4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800aeb8:	f77f aea9 	ble.w	800ac0e <_strtod_l+0x55e>
 800aebc:	4640      	mov	r0, r8
 800aebe:	4649      	mov	r1, r9
 800aec0:	4b1a      	ldr	r3, [pc, #104]	; (800af2c <_strtod_l+0x87c>)
 800aec2:	2200      	movs	r2, #0
 800aec4:	f7f5 fb74 	bl	80005b0 <__aeabi_dmul>
 800aec8:	4b17      	ldr	r3, [pc, #92]	; (800af28 <_strtod_l+0x878>)
 800aeca:	4680      	mov	r8, r0
 800aecc:	400b      	ands	r3, r1
 800aece:	4689      	mov	r9, r1
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	f47f ae35 	bne.w	800ab40 <_strtod_l+0x490>
 800aed6:	2322      	movs	r3, #34	; 0x22
 800aed8:	6023      	str	r3, [r4, #0]
 800aeda:	e631      	b.n	800ab40 <_strtod_l+0x490>
 800aedc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aee0:	fa02 f303 	lsl.w	r3, r2, r3
 800aee4:	ea03 0808 	and.w	r8, r3, r8
 800aee8:	e6de      	b.n	800aca8 <_strtod_l+0x5f8>
 800aeea:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 800aeee:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 800aef2:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 800aef6:	37e2      	adds	r7, #226	; 0xe2
 800aef8:	fa01 f307 	lsl.w	r3, r1, r7
 800aefc:	9310      	str	r3, [sp, #64]	; 0x40
 800aefe:	9113      	str	r1, [sp, #76]	; 0x4c
 800af00:	e745      	b.n	800ad8e <_strtod_l+0x6de>
 800af02:	2300      	movs	r3, #0
 800af04:	9310      	str	r3, [sp, #64]	; 0x40
 800af06:	2301      	movs	r3, #1
 800af08:	9313      	str	r3, [sp, #76]	; 0x4c
 800af0a:	e740      	b.n	800ad8e <_strtod_l+0x6de>
 800af0c:	463a      	mov	r2, r7
 800af0e:	4620      	mov	r0, r4
 800af10:	991a      	ldr	r1, [sp, #104]	; 0x68
 800af12:	f7ff f965 	bl	800a1e0 <__lshift>
 800af16:	901a      	str	r0, [sp, #104]	; 0x68
 800af18:	2800      	cmp	r0, #0
 800af1a:	f47f af68 	bne.w	800adee <_strtod_l+0x73e>
 800af1e:	e605      	b.n	800ab2c <_strtod_l+0x47c>
 800af20:	0800f9d0 	.word	0x0800f9d0
 800af24:	fffffc02 	.word	0xfffffc02
 800af28:	7ff00000 	.word	0x7ff00000
 800af2c:	39500000 	.word	0x39500000
 800af30:	46ca      	mov	sl, r9
 800af32:	d165      	bne.n	800b000 <_strtod_l+0x950>
 800af34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800af36:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af3a:	b352      	cbz	r2, 800af92 <_strtod_l+0x8e2>
 800af3c:	4a9e      	ldr	r2, [pc, #632]	; (800b1b8 <_strtod_l+0xb08>)
 800af3e:	4293      	cmp	r3, r2
 800af40:	d12a      	bne.n	800af98 <_strtod_l+0x8e8>
 800af42:	9b05      	ldr	r3, [sp, #20]
 800af44:	4641      	mov	r1, r8
 800af46:	b1fb      	cbz	r3, 800af88 <_strtod_l+0x8d8>
 800af48:	4b9c      	ldr	r3, [pc, #624]	; (800b1bc <_strtod_l+0xb0c>)
 800af4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800af4e:	ea09 0303 	and.w	r3, r9, r3
 800af52:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800af56:	d81a      	bhi.n	800af8e <_strtod_l+0x8de>
 800af58:	0d1b      	lsrs	r3, r3, #20
 800af5a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800af5e:	fa02 f303 	lsl.w	r3, r2, r3
 800af62:	4299      	cmp	r1, r3
 800af64:	d118      	bne.n	800af98 <_strtod_l+0x8e8>
 800af66:	4b96      	ldr	r3, [pc, #600]	; (800b1c0 <_strtod_l+0xb10>)
 800af68:	459a      	cmp	sl, r3
 800af6a:	d102      	bne.n	800af72 <_strtod_l+0x8c2>
 800af6c:	3101      	adds	r1, #1
 800af6e:	f43f addd 	beq.w	800ab2c <_strtod_l+0x47c>
 800af72:	f04f 0800 	mov.w	r8, #0
 800af76:	4b91      	ldr	r3, [pc, #580]	; (800b1bc <_strtod_l+0xb0c>)
 800af78:	ea0a 0303 	and.w	r3, sl, r3
 800af7c:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800af80:	9b05      	ldr	r3, [sp, #20]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d19a      	bne.n	800aebc <_strtod_l+0x80c>
 800af86:	e5db      	b.n	800ab40 <_strtod_l+0x490>
 800af88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af8c:	e7e9      	b.n	800af62 <_strtod_l+0x8b2>
 800af8e:	4613      	mov	r3, r2
 800af90:	e7e7      	b.n	800af62 <_strtod_l+0x8b2>
 800af92:	ea53 0308 	orrs.w	r3, r3, r8
 800af96:	d081      	beq.n	800ae9c <_strtod_l+0x7ec>
 800af98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af9a:	b1e3      	cbz	r3, 800afd6 <_strtod_l+0x926>
 800af9c:	ea13 0f0a 	tst.w	r3, sl
 800afa0:	d0ee      	beq.n	800af80 <_strtod_l+0x8d0>
 800afa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800afa4:	4640      	mov	r0, r8
 800afa6:	4649      	mov	r1, r9
 800afa8:	9a05      	ldr	r2, [sp, #20]
 800afaa:	b1c3      	cbz	r3, 800afde <_strtod_l+0x92e>
 800afac:	f7ff fb5c 	bl	800a668 <sulp>
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800afb6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800afb8:	f7f5 f944 	bl	8000244 <__adddf3>
 800afbc:	4680      	mov	r8, r0
 800afbe:	4689      	mov	r9, r1
 800afc0:	e7de      	b.n	800af80 <_strtod_l+0x8d0>
 800afc2:	4013      	ands	r3, r2
 800afc4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800afc8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800afcc:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800afd0:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800afd4:	e7d4      	b.n	800af80 <_strtod_l+0x8d0>
 800afd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800afd8:	ea13 0f08 	tst.w	r3, r8
 800afdc:	e7e0      	b.n	800afa0 <_strtod_l+0x8f0>
 800afde:	f7ff fb43 	bl	800a668 <sulp>
 800afe2:	4602      	mov	r2, r0
 800afe4:	460b      	mov	r3, r1
 800afe6:	980c      	ldr	r0, [sp, #48]	; 0x30
 800afe8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800afea:	f7f5 f929 	bl	8000240 <__aeabi_dsub>
 800afee:	2200      	movs	r2, #0
 800aff0:	2300      	movs	r3, #0
 800aff2:	4680      	mov	r8, r0
 800aff4:	4689      	mov	r9, r1
 800aff6:	f7f5 fd43 	bl	8000a80 <__aeabi_dcmpeq>
 800affa:	2800      	cmp	r0, #0
 800affc:	d0c0      	beq.n	800af80 <_strtod_l+0x8d0>
 800affe:	e606      	b.n	800ac0e <_strtod_l+0x55e>
 800b000:	4659      	mov	r1, fp
 800b002:	4630      	mov	r0, r6
 800b004:	f7ff fabe 	bl	800a584 <__ratio>
 800b008:	4602      	mov	r2, r0
 800b00a:	460b      	mov	r3, r1
 800b00c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b010:	2200      	movs	r2, #0
 800b012:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b016:	f7f5 fd47 	bl	8000aa8 <__aeabi_dcmple>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	d06f      	beq.n	800b0fe <_strtod_l+0xa4e>
 800b01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b020:	2b00      	cmp	r3, #0
 800b022:	d17c      	bne.n	800b11e <_strtod_l+0xa6e>
 800b024:	f1b8 0f00 	cmp.w	r8, #0
 800b028:	d159      	bne.n	800b0de <_strtod_l+0xa2e>
 800b02a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d17b      	bne.n	800b12a <_strtod_l+0xa7a>
 800b032:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b036:	2200      	movs	r2, #0
 800b038:	4b62      	ldr	r3, [pc, #392]	; (800b1c4 <_strtod_l+0xb14>)
 800b03a:	f7f5 fd2b 	bl	8000a94 <__aeabi_dcmplt>
 800b03e:	2800      	cmp	r0, #0
 800b040:	d15a      	bne.n	800b0f8 <_strtod_l+0xa48>
 800b042:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b046:	2200      	movs	r2, #0
 800b048:	4b5f      	ldr	r3, [pc, #380]	; (800b1c8 <_strtod_l+0xb18>)
 800b04a:	f7f5 fab1 	bl	80005b0 <__aeabi_dmul>
 800b04e:	4605      	mov	r5, r0
 800b050:	460f      	mov	r7, r1
 800b052:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b056:	9506      	str	r5, [sp, #24]
 800b058:	9307      	str	r3, [sp, #28]
 800b05a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b05e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b062:	4b56      	ldr	r3, [pc, #344]	; (800b1bc <_strtod_l+0xb0c>)
 800b064:	4a55      	ldr	r2, [pc, #340]	; (800b1bc <_strtod_l+0xb0c>)
 800b066:	ea0a 0303 	and.w	r3, sl, r3
 800b06a:	9313      	str	r3, [sp, #76]	; 0x4c
 800b06c:	4b57      	ldr	r3, [pc, #348]	; (800b1cc <_strtod_l+0xb1c>)
 800b06e:	ea0a 0202 	and.w	r2, sl, r2
 800b072:	429a      	cmp	r2, r3
 800b074:	f040 80b0 	bne.w	800b1d8 <_strtod_l+0xb28>
 800b078:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b07c:	4640      	mov	r0, r8
 800b07e:	4649      	mov	r1, r9
 800b080:	f7ff f9c2 	bl	800a408 <__ulp>
 800b084:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b088:	f7f5 fa92 	bl	80005b0 <__aeabi_dmul>
 800b08c:	4642      	mov	r2, r8
 800b08e:	464b      	mov	r3, r9
 800b090:	f7f5 f8d8 	bl	8000244 <__adddf3>
 800b094:	f8df a124 	ldr.w	sl, [pc, #292]	; 800b1bc <_strtod_l+0xb0c>
 800b098:	4a4d      	ldr	r2, [pc, #308]	; (800b1d0 <_strtod_l+0xb20>)
 800b09a:	ea01 0a0a 	and.w	sl, r1, sl
 800b09e:	4592      	cmp	sl, r2
 800b0a0:	4680      	mov	r8, r0
 800b0a2:	d948      	bls.n	800b136 <_strtod_l+0xa86>
 800b0a4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b0a6:	4b46      	ldr	r3, [pc, #280]	; (800b1c0 <_strtod_l+0xb10>)
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d103      	bne.n	800b0b4 <_strtod_l+0xa04>
 800b0ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b0ae:	3301      	adds	r3, #1
 800b0b0:	f43f ad3c 	beq.w	800ab2c <_strtod_l+0x47c>
 800b0b4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b0b8:	f8df 9104 	ldr.w	r9, [pc, #260]	; 800b1c0 <_strtod_l+0xb10>
 800b0bc:	4620      	mov	r0, r4
 800b0be:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b0c0:	f7fe fe76 	bl	8009db0 <_Bfree>
 800b0c4:	4620      	mov	r0, r4
 800b0c6:	9908      	ldr	r1, [sp, #32]
 800b0c8:	f7fe fe72 	bl	8009db0 <_Bfree>
 800b0cc:	4659      	mov	r1, fp
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f7fe fe6e 	bl	8009db0 <_Bfree>
 800b0d4:	4631      	mov	r1, r6
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f7fe fe6a 	bl	8009db0 <_Bfree>
 800b0dc:	e605      	b.n	800acea <_strtod_l+0x63a>
 800b0de:	f1b8 0f01 	cmp.w	r8, #1
 800b0e2:	d103      	bne.n	800b0ec <_strtod_l+0xa3c>
 800b0e4:	f1b9 0f00 	cmp.w	r9, #0
 800b0e8:	f43f ad91 	beq.w	800ac0e <_strtod_l+0x55e>
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	4b39      	ldr	r3, [pc, #228]	; (800b1d4 <_strtod_l+0xb24>)
 800b0f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b0f2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b0f6:	e016      	b.n	800b126 <_strtod_l+0xa76>
 800b0f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b0fa:	4f33      	ldr	r7, [pc, #204]	; (800b1c8 <_strtod_l+0xb18>)
 800b0fc:	e7a9      	b.n	800b052 <_strtod_l+0x9a2>
 800b0fe:	4b32      	ldr	r3, [pc, #200]	; (800b1c8 <_strtod_l+0xb18>)
 800b100:	2200      	movs	r2, #0
 800b102:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b106:	f7f5 fa53 	bl	80005b0 <__aeabi_dmul>
 800b10a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b10c:	4605      	mov	r5, r0
 800b10e:	460f      	mov	r7, r1
 800b110:	2b00      	cmp	r3, #0
 800b112:	d09e      	beq.n	800b052 <_strtod_l+0x9a2>
 800b114:	4602      	mov	r2, r0
 800b116:	460b      	mov	r3, r1
 800b118:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b11c:	e79d      	b.n	800b05a <_strtod_l+0x9aa>
 800b11e:	2200      	movs	r2, #0
 800b120:	4b28      	ldr	r3, [pc, #160]	; (800b1c4 <_strtod_l+0xb14>)
 800b122:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b126:	4f27      	ldr	r7, [pc, #156]	; (800b1c4 <_strtod_l+0xb14>)
 800b128:	e797      	b.n	800b05a <_strtod_l+0x9aa>
 800b12a:	2200      	movs	r2, #0
 800b12c:	4b29      	ldr	r3, [pc, #164]	; (800b1d4 <_strtod_l+0xb24>)
 800b12e:	4645      	mov	r5, r8
 800b130:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800b134:	e7f7      	b.n	800b126 <_strtod_l+0xa76>
 800b136:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 800b13a:	9b05      	ldr	r3, [sp, #20]
 800b13c:	46ca      	mov	sl, r9
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d1bc      	bne.n	800b0bc <_strtod_l+0xa0c>
 800b142:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b146:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b148:	0d1b      	lsrs	r3, r3, #20
 800b14a:	051b      	lsls	r3, r3, #20
 800b14c:	429a      	cmp	r2, r3
 800b14e:	d1b5      	bne.n	800b0bc <_strtod_l+0xa0c>
 800b150:	4628      	mov	r0, r5
 800b152:	4639      	mov	r1, r7
 800b154:	f7f6 f86e 	bl	8001234 <__aeabi_d2lz>
 800b158:	f7f5 f9fc 	bl	8000554 <__aeabi_l2d>
 800b15c:	4602      	mov	r2, r0
 800b15e:	460b      	mov	r3, r1
 800b160:	4628      	mov	r0, r5
 800b162:	4639      	mov	r1, r7
 800b164:	f7f5 f86c 	bl	8000240 <__aeabi_dsub>
 800b168:	460b      	mov	r3, r1
 800b16a:	4602      	mov	r2, r0
 800b16c:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 800b170:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800b174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b176:	ea4a 0a08 	orr.w	sl, sl, r8
 800b17a:	ea5a 0a03 	orrs.w	sl, sl, r3
 800b17e:	d06c      	beq.n	800b25a <_strtod_l+0xbaa>
 800b180:	a309      	add	r3, pc, #36	; (adr r3, 800b1a8 <_strtod_l+0xaf8>)
 800b182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b186:	f7f5 fc85 	bl	8000a94 <__aeabi_dcmplt>
 800b18a:	2800      	cmp	r0, #0
 800b18c:	f47f acd8 	bne.w	800ab40 <_strtod_l+0x490>
 800b190:	a307      	add	r3, pc, #28	; (adr r3, 800b1b0 <_strtod_l+0xb00>)
 800b192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b196:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b19a:	f7f5 fc99 	bl	8000ad0 <__aeabi_dcmpgt>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d08c      	beq.n	800b0bc <_strtod_l+0xa0c>
 800b1a2:	e4cd      	b.n	800ab40 <_strtod_l+0x490>
 800b1a4:	f3af 8000 	nop.w
 800b1a8:	94a03595 	.word	0x94a03595
 800b1ac:	3fdfffff 	.word	0x3fdfffff
 800b1b0:	35afe535 	.word	0x35afe535
 800b1b4:	3fe00000 	.word	0x3fe00000
 800b1b8:	000fffff 	.word	0x000fffff
 800b1bc:	7ff00000 	.word	0x7ff00000
 800b1c0:	7fefffff 	.word	0x7fefffff
 800b1c4:	3ff00000 	.word	0x3ff00000
 800b1c8:	3fe00000 	.word	0x3fe00000
 800b1cc:	7fe00000 	.word	0x7fe00000
 800b1d0:	7c9fffff 	.word	0x7c9fffff
 800b1d4:	bff00000 	.word	0xbff00000
 800b1d8:	9b05      	ldr	r3, [sp, #20]
 800b1da:	b333      	cbz	r3, 800b22a <_strtod_l+0xb7a>
 800b1dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b1de:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b1e2:	d822      	bhi.n	800b22a <_strtod_l+0xb7a>
 800b1e4:	a328      	add	r3, pc, #160	; (adr r3, 800b288 <_strtod_l+0xbd8>)
 800b1e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ea:	4628      	mov	r0, r5
 800b1ec:	4639      	mov	r1, r7
 800b1ee:	f7f5 fc5b 	bl	8000aa8 <__aeabi_dcmple>
 800b1f2:	b1a0      	cbz	r0, 800b21e <_strtod_l+0xb6e>
 800b1f4:	4639      	mov	r1, r7
 800b1f6:	4628      	mov	r0, r5
 800b1f8:	f7f5 fcb2 	bl	8000b60 <__aeabi_d2uiz>
 800b1fc:	2801      	cmp	r0, #1
 800b1fe:	bf38      	it	cc
 800b200:	2001      	movcc	r0, #1
 800b202:	f7f5 f95b 	bl	80004bc <__aeabi_ui2d>
 800b206:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b208:	4605      	mov	r5, r0
 800b20a:	460f      	mov	r7, r1
 800b20c:	bb03      	cbnz	r3, 800b250 <_strtod_l+0xba0>
 800b20e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b212:	9014      	str	r0, [sp, #80]	; 0x50
 800b214:	9315      	str	r3, [sp, #84]	; 0x54
 800b216:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b21a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b21e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b220:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b222:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b226:	1a9b      	subs	r3, r3, r2
 800b228:	9311      	str	r3, [sp, #68]	; 0x44
 800b22a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800b22c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b22e:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800b232:	f7ff f8e9 	bl	800a408 <__ulp>
 800b236:	4602      	mov	r2, r0
 800b238:	460b      	mov	r3, r1
 800b23a:	4640      	mov	r0, r8
 800b23c:	4649      	mov	r1, r9
 800b23e:	f7f5 f9b7 	bl	80005b0 <__aeabi_dmul>
 800b242:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b244:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b246:	f7f4 fffd 	bl	8000244 <__adddf3>
 800b24a:	4680      	mov	r8, r0
 800b24c:	4689      	mov	r9, r1
 800b24e:	e774      	b.n	800b13a <_strtod_l+0xa8a>
 800b250:	4602      	mov	r2, r0
 800b252:	460b      	mov	r3, r1
 800b254:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800b258:	e7dd      	b.n	800b216 <_strtod_l+0xb66>
 800b25a:	a30d      	add	r3, pc, #52	; (adr r3, 800b290 <_strtod_l+0xbe0>)
 800b25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b260:	f7f5 fc18 	bl	8000a94 <__aeabi_dcmplt>
 800b264:	e79b      	b.n	800b19e <_strtod_l+0xaee>
 800b266:	2300      	movs	r3, #0
 800b268:	930e      	str	r3, [sp, #56]	; 0x38
 800b26a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b26c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b26e:	6013      	str	r3, [r2, #0]
 800b270:	f7ff ba5b 	b.w	800a72a <_strtod_l+0x7a>
 800b274:	2a65      	cmp	r2, #101	; 0x65
 800b276:	f43f ab52 	beq.w	800a91e <_strtod_l+0x26e>
 800b27a:	2a45      	cmp	r2, #69	; 0x45
 800b27c:	f43f ab4f 	beq.w	800a91e <_strtod_l+0x26e>
 800b280:	2301      	movs	r3, #1
 800b282:	f7ff bb87 	b.w	800a994 <_strtod_l+0x2e4>
 800b286:	bf00      	nop
 800b288:	ffc00000 	.word	0xffc00000
 800b28c:	41dfffff 	.word	0x41dfffff
 800b290:	94a03595 	.word	0x94a03595
 800b294:	3fcfffff 	.word	0x3fcfffff

0800b298 <_strtod_r>:
 800b298:	4b01      	ldr	r3, [pc, #4]	; (800b2a0 <_strtod_r+0x8>)
 800b29a:	f7ff ba09 	b.w	800a6b0 <_strtod_l>
 800b29e:	bf00      	nop
 800b2a0:	200000fc 	.word	0x200000fc

0800b2a4 <_strtol_l.constprop.0>:
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b2aa:	4686      	mov	lr, r0
 800b2ac:	4690      	mov	r8, r2
 800b2ae:	d001      	beq.n	800b2b4 <_strtol_l.constprop.0+0x10>
 800b2b0:	2b24      	cmp	r3, #36	; 0x24
 800b2b2:	d906      	bls.n	800b2c2 <_strtol_l.constprop.0+0x1e>
 800b2b4:	f7fd fd92 	bl	8008ddc <__errno>
 800b2b8:	2316      	movs	r3, #22
 800b2ba:	6003      	str	r3, [r0, #0]
 800b2bc:	2000      	movs	r0, #0
 800b2be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2c2:	460d      	mov	r5, r1
 800b2c4:	4835      	ldr	r0, [pc, #212]	; (800b39c <_strtol_l.constprop.0+0xf8>)
 800b2c6:	462a      	mov	r2, r5
 800b2c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b2cc:	5d06      	ldrb	r6, [r0, r4]
 800b2ce:	f016 0608 	ands.w	r6, r6, #8
 800b2d2:	d1f8      	bne.n	800b2c6 <_strtol_l.constprop.0+0x22>
 800b2d4:	2c2d      	cmp	r4, #45	; 0x2d
 800b2d6:	d12e      	bne.n	800b336 <_strtol_l.constprop.0+0x92>
 800b2d8:	2601      	movs	r6, #1
 800b2da:	782c      	ldrb	r4, [r5, #0]
 800b2dc:	1c95      	adds	r5, r2, #2
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d057      	beq.n	800b392 <_strtol_l.constprop.0+0xee>
 800b2e2:	2b10      	cmp	r3, #16
 800b2e4:	d109      	bne.n	800b2fa <_strtol_l.constprop.0+0x56>
 800b2e6:	2c30      	cmp	r4, #48	; 0x30
 800b2e8:	d107      	bne.n	800b2fa <_strtol_l.constprop.0+0x56>
 800b2ea:	782a      	ldrb	r2, [r5, #0]
 800b2ec:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b2f0:	2a58      	cmp	r2, #88	; 0x58
 800b2f2:	d149      	bne.n	800b388 <_strtol_l.constprop.0+0xe4>
 800b2f4:	2310      	movs	r3, #16
 800b2f6:	786c      	ldrb	r4, [r5, #1]
 800b2f8:	3502      	adds	r5, #2
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 800b300:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800b304:	fbbc f9f3 	udiv	r9, ip, r3
 800b308:	4610      	mov	r0, r2
 800b30a:	fb03 ca19 	mls	sl, r3, r9, ip
 800b30e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800b312:	2f09      	cmp	r7, #9
 800b314:	d814      	bhi.n	800b340 <_strtol_l.constprop.0+0x9c>
 800b316:	463c      	mov	r4, r7
 800b318:	42a3      	cmp	r3, r4
 800b31a:	dd20      	ble.n	800b35e <_strtol_l.constprop.0+0xba>
 800b31c:	1c57      	adds	r7, r2, #1
 800b31e:	d007      	beq.n	800b330 <_strtol_l.constprop.0+0x8c>
 800b320:	4581      	cmp	r9, r0
 800b322:	d319      	bcc.n	800b358 <_strtol_l.constprop.0+0xb4>
 800b324:	d101      	bne.n	800b32a <_strtol_l.constprop.0+0x86>
 800b326:	45a2      	cmp	sl, r4
 800b328:	db16      	blt.n	800b358 <_strtol_l.constprop.0+0xb4>
 800b32a:	2201      	movs	r2, #1
 800b32c:	fb00 4003 	mla	r0, r0, r3, r4
 800b330:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b334:	e7eb      	b.n	800b30e <_strtol_l.constprop.0+0x6a>
 800b336:	2c2b      	cmp	r4, #43	; 0x2b
 800b338:	bf04      	itt	eq
 800b33a:	782c      	ldrbeq	r4, [r5, #0]
 800b33c:	1c95      	addeq	r5, r2, #2
 800b33e:	e7ce      	b.n	800b2de <_strtol_l.constprop.0+0x3a>
 800b340:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800b344:	2f19      	cmp	r7, #25
 800b346:	d801      	bhi.n	800b34c <_strtol_l.constprop.0+0xa8>
 800b348:	3c37      	subs	r4, #55	; 0x37
 800b34a:	e7e5      	b.n	800b318 <_strtol_l.constprop.0+0x74>
 800b34c:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800b350:	2f19      	cmp	r7, #25
 800b352:	d804      	bhi.n	800b35e <_strtol_l.constprop.0+0xba>
 800b354:	3c57      	subs	r4, #87	; 0x57
 800b356:	e7df      	b.n	800b318 <_strtol_l.constprop.0+0x74>
 800b358:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b35c:	e7e8      	b.n	800b330 <_strtol_l.constprop.0+0x8c>
 800b35e:	1c53      	adds	r3, r2, #1
 800b360:	d108      	bne.n	800b374 <_strtol_l.constprop.0+0xd0>
 800b362:	2322      	movs	r3, #34	; 0x22
 800b364:	4660      	mov	r0, ip
 800b366:	f8ce 3000 	str.w	r3, [lr]
 800b36a:	f1b8 0f00 	cmp.w	r8, #0
 800b36e:	d0a6      	beq.n	800b2be <_strtol_l.constprop.0+0x1a>
 800b370:	1e69      	subs	r1, r5, #1
 800b372:	e006      	b.n	800b382 <_strtol_l.constprop.0+0xde>
 800b374:	b106      	cbz	r6, 800b378 <_strtol_l.constprop.0+0xd4>
 800b376:	4240      	negs	r0, r0
 800b378:	f1b8 0f00 	cmp.w	r8, #0
 800b37c:	d09f      	beq.n	800b2be <_strtol_l.constprop.0+0x1a>
 800b37e:	2a00      	cmp	r2, #0
 800b380:	d1f6      	bne.n	800b370 <_strtol_l.constprop.0+0xcc>
 800b382:	f8c8 1000 	str.w	r1, [r8]
 800b386:	e79a      	b.n	800b2be <_strtol_l.constprop.0+0x1a>
 800b388:	2430      	movs	r4, #48	; 0x30
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1b5      	bne.n	800b2fa <_strtol_l.constprop.0+0x56>
 800b38e:	2308      	movs	r3, #8
 800b390:	e7b3      	b.n	800b2fa <_strtol_l.constprop.0+0x56>
 800b392:	2c30      	cmp	r4, #48	; 0x30
 800b394:	d0a9      	beq.n	800b2ea <_strtol_l.constprop.0+0x46>
 800b396:	230a      	movs	r3, #10
 800b398:	e7af      	b.n	800b2fa <_strtol_l.constprop.0+0x56>
 800b39a:	bf00      	nop
 800b39c:	0800f9f9 	.word	0x0800f9f9

0800b3a0 <_strtol_r>:
 800b3a0:	f7ff bf80 	b.w	800b2a4 <_strtol_l.constprop.0>

0800b3a4 <__ssputs_r>:
 800b3a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3a8:	461f      	mov	r7, r3
 800b3aa:	688e      	ldr	r6, [r1, #8]
 800b3ac:	4682      	mov	sl, r0
 800b3ae:	42be      	cmp	r6, r7
 800b3b0:	460c      	mov	r4, r1
 800b3b2:	4690      	mov	r8, r2
 800b3b4:	680b      	ldr	r3, [r1, #0]
 800b3b6:	d82c      	bhi.n	800b412 <__ssputs_r+0x6e>
 800b3b8:	898a      	ldrh	r2, [r1, #12]
 800b3ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3be:	d026      	beq.n	800b40e <__ssputs_r+0x6a>
 800b3c0:	6965      	ldr	r5, [r4, #20]
 800b3c2:	6909      	ldr	r1, [r1, #16]
 800b3c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3c8:	eba3 0901 	sub.w	r9, r3, r1
 800b3cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b3d0:	1c7b      	adds	r3, r7, #1
 800b3d2:	444b      	add	r3, r9
 800b3d4:	106d      	asrs	r5, r5, #1
 800b3d6:	429d      	cmp	r5, r3
 800b3d8:	bf38      	it	cc
 800b3da:	461d      	movcc	r5, r3
 800b3dc:	0553      	lsls	r3, r2, #21
 800b3de:	d527      	bpl.n	800b430 <__ssputs_r+0x8c>
 800b3e0:	4629      	mov	r1, r5
 800b3e2:	f7fe fc19 	bl	8009c18 <_malloc_r>
 800b3e6:	4606      	mov	r6, r0
 800b3e8:	b360      	cbz	r0, 800b444 <__ssputs_r+0xa0>
 800b3ea:	464a      	mov	r2, r9
 800b3ec:	6921      	ldr	r1, [r4, #16]
 800b3ee:	f000 fc11 	bl	800bc14 <memcpy>
 800b3f2:	89a3      	ldrh	r3, [r4, #12]
 800b3f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3fc:	81a3      	strh	r3, [r4, #12]
 800b3fe:	6126      	str	r6, [r4, #16]
 800b400:	444e      	add	r6, r9
 800b402:	6026      	str	r6, [r4, #0]
 800b404:	463e      	mov	r6, r7
 800b406:	6165      	str	r5, [r4, #20]
 800b408:	eba5 0509 	sub.w	r5, r5, r9
 800b40c:	60a5      	str	r5, [r4, #8]
 800b40e:	42be      	cmp	r6, r7
 800b410:	d900      	bls.n	800b414 <__ssputs_r+0x70>
 800b412:	463e      	mov	r6, r7
 800b414:	4632      	mov	r2, r6
 800b416:	4641      	mov	r1, r8
 800b418:	6820      	ldr	r0, [r4, #0]
 800b41a:	f000 fb9c 	bl	800bb56 <memmove>
 800b41e:	2000      	movs	r0, #0
 800b420:	68a3      	ldr	r3, [r4, #8]
 800b422:	1b9b      	subs	r3, r3, r6
 800b424:	60a3      	str	r3, [r4, #8]
 800b426:	6823      	ldr	r3, [r4, #0]
 800b428:	4433      	add	r3, r6
 800b42a:	6023      	str	r3, [r4, #0]
 800b42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b430:	462a      	mov	r2, r5
 800b432:	f000 ffa0 	bl	800c376 <_realloc_r>
 800b436:	4606      	mov	r6, r0
 800b438:	2800      	cmp	r0, #0
 800b43a:	d1e0      	bne.n	800b3fe <__ssputs_r+0x5a>
 800b43c:	4650      	mov	r0, sl
 800b43e:	6921      	ldr	r1, [r4, #16]
 800b440:	f7fe fb7a 	bl	8009b38 <_free_r>
 800b444:	230c      	movs	r3, #12
 800b446:	f8ca 3000 	str.w	r3, [sl]
 800b44a:	89a3      	ldrh	r3, [r4, #12]
 800b44c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b454:	81a3      	strh	r3, [r4, #12]
 800b456:	e7e9      	b.n	800b42c <__ssputs_r+0x88>

0800b458 <_svfiprintf_r>:
 800b458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b45c:	4698      	mov	r8, r3
 800b45e:	898b      	ldrh	r3, [r1, #12]
 800b460:	4607      	mov	r7, r0
 800b462:	061b      	lsls	r3, r3, #24
 800b464:	460d      	mov	r5, r1
 800b466:	4614      	mov	r4, r2
 800b468:	b09d      	sub	sp, #116	; 0x74
 800b46a:	d50e      	bpl.n	800b48a <_svfiprintf_r+0x32>
 800b46c:	690b      	ldr	r3, [r1, #16]
 800b46e:	b963      	cbnz	r3, 800b48a <_svfiprintf_r+0x32>
 800b470:	2140      	movs	r1, #64	; 0x40
 800b472:	f7fe fbd1 	bl	8009c18 <_malloc_r>
 800b476:	6028      	str	r0, [r5, #0]
 800b478:	6128      	str	r0, [r5, #16]
 800b47a:	b920      	cbnz	r0, 800b486 <_svfiprintf_r+0x2e>
 800b47c:	230c      	movs	r3, #12
 800b47e:	603b      	str	r3, [r7, #0]
 800b480:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b484:	e0d0      	b.n	800b628 <_svfiprintf_r+0x1d0>
 800b486:	2340      	movs	r3, #64	; 0x40
 800b488:	616b      	str	r3, [r5, #20]
 800b48a:	2300      	movs	r3, #0
 800b48c:	9309      	str	r3, [sp, #36]	; 0x24
 800b48e:	2320      	movs	r3, #32
 800b490:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b494:	2330      	movs	r3, #48	; 0x30
 800b496:	f04f 0901 	mov.w	r9, #1
 800b49a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b49e:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800b640 <_svfiprintf_r+0x1e8>
 800b4a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4a6:	4623      	mov	r3, r4
 800b4a8:	469a      	mov	sl, r3
 800b4aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4ae:	b10a      	cbz	r2, 800b4b4 <_svfiprintf_r+0x5c>
 800b4b0:	2a25      	cmp	r2, #37	; 0x25
 800b4b2:	d1f9      	bne.n	800b4a8 <_svfiprintf_r+0x50>
 800b4b4:	ebba 0b04 	subs.w	fp, sl, r4
 800b4b8:	d00b      	beq.n	800b4d2 <_svfiprintf_r+0x7a>
 800b4ba:	465b      	mov	r3, fp
 800b4bc:	4622      	mov	r2, r4
 800b4be:	4629      	mov	r1, r5
 800b4c0:	4638      	mov	r0, r7
 800b4c2:	f7ff ff6f 	bl	800b3a4 <__ssputs_r>
 800b4c6:	3001      	adds	r0, #1
 800b4c8:	f000 80a9 	beq.w	800b61e <_svfiprintf_r+0x1c6>
 800b4cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4ce:	445a      	add	r2, fp
 800b4d0:	9209      	str	r2, [sp, #36]	; 0x24
 800b4d2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	f000 80a1 	beq.w	800b61e <_svfiprintf_r+0x1c6>
 800b4dc:	2300      	movs	r3, #0
 800b4de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4e6:	f10a 0a01 	add.w	sl, sl, #1
 800b4ea:	9304      	str	r3, [sp, #16]
 800b4ec:	9307      	str	r3, [sp, #28]
 800b4ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4f2:	931a      	str	r3, [sp, #104]	; 0x68
 800b4f4:	4654      	mov	r4, sl
 800b4f6:	2205      	movs	r2, #5
 800b4f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4fc:	4850      	ldr	r0, [pc, #320]	; (800b640 <_svfiprintf_r+0x1e8>)
 800b4fe:	f7fd fc9a 	bl	8008e36 <memchr>
 800b502:	9a04      	ldr	r2, [sp, #16]
 800b504:	b9d8      	cbnz	r0, 800b53e <_svfiprintf_r+0xe6>
 800b506:	06d0      	lsls	r0, r2, #27
 800b508:	bf44      	itt	mi
 800b50a:	2320      	movmi	r3, #32
 800b50c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b510:	0711      	lsls	r1, r2, #28
 800b512:	bf44      	itt	mi
 800b514:	232b      	movmi	r3, #43	; 0x2b
 800b516:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b51a:	f89a 3000 	ldrb.w	r3, [sl]
 800b51e:	2b2a      	cmp	r3, #42	; 0x2a
 800b520:	d015      	beq.n	800b54e <_svfiprintf_r+0xf6>
 800b522:	4654      	mov	r4, sl
 800b524:	2000      	movs	r0, #0
 800b526:	f04f 0c0a 	mov.w	ip, #10
 800b52a:	9a07      	ldr	r2, [sp, #28]
 800b52c:	4621      	mov	r1, r4
 800b52e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b532:	3b30      	subs	r3, #48	; 0x30
 800b534:	2b09      	cmp	r3, #9
 800b536:	d94d      	bls.n	800b5d4 <_svfiprintf_r+0x17c>
 800b538:	b1b0      	cbz	r0, 800b568 <_svfiprintf_r+0x110>
 800b53a:	9207      	str	r2, [sp, #28]
 800b53c:	e014      	b.n	800b568 <_svfiprintf_r+0x110>
 800b53e:	eba0 0308 	sub.w	r3, r0, r8
 800b542:	fa09 f303 	lsl.w	r3, r9, r3
 800b546:	4313      	orrs	r3, r2
 800b548:	46a2      	mov	sl, r4
 800b54a:	9304      	str	r3, [sp, #16]
 800b54c:	e7d2      	b.n	800b4f4 <_svfiprintf_r+0x9c>
 800b54e:	9b03      	ldr	r3, [sp, #12]
 800b550:	1d19      	adds	r1, r3, #4
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	9103      	str	r1, [sp, #12]
 800b556:	2b00      	cmp	r3, #0
 800b558:	bfbb      	ittet	lt
 800b55a:	425b      	neglt	r3, r3
 800b55c:	f042 0202 	orrlt.w	r2, r2, #2
 800b560:	9307      	strge	r3, [sp, #28]
 800b562:	9307      	strlt	r3, [sp, #28]
 800b564:	bfb8      	it	lt
 800b566:	9204      	strlt	r2, [sp, #16]
 800b568:	7823      	ldrb	r3, [r4, #0]
 800b56a:	2b2e      	cmp	r3, #46	; 0x2e
 800b56c:	d10c      	bne.n	800b588 <_svfiprintf_r+0x130>
 800b56e:	7863      	ldrb	r3, [r4, #1]
 800b570:	2b2a      	cmp	r3, #42	; 0x2a
 800b572:	d134      	bne.n	800b5de <_svfiprintf_r+0x186>
 800b574:	9b03      	ldr	r3, [sp, #12]
 800b576:	3402      	adds	r4, #2
 800b578:	1d1a      	adds	r2, r3, #4
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	9203      	str	r2, [sp, #12]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	bfb8      	it	lt
 800b582:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b586:	9305      	str	r3, [sp, #20]
 800b588:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800b644 <_svfiprintf_r+0x1ec>
 800b58c:	2203      	movs	r2, #3
 800b58e:	4650      	mov	r0, sl
 800b590:	7821      	ldrb	r1, [r4, #0]
 800b592:	f7fd fc50 	bl	8008e36 <memchr>
 800b596:	b138      	cbz	r0, 800b5a8 <_svfiprintf_r+0x150>
 800b598:	2240      	movs	r2, #64	; 0x40
 800b59a:	9b04      	ldr	r3, [sp, #16]
 800b59c:	eba0 000a 	sub.w	r0, r0, sl
 800b5a0:	4082      	lsls	r2, r0
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	3401      	adds	r4, #1
 800b5a6:	9304      	str	r3, [sp, #16]
 800b5a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5ac:	2206      	movs	r2, #6
 800b5ae:	4826      	ldr	r0, [pc, #152]	; (800b648 <_svfiprintf_r+0x1f0>)
 800b5b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5b4:	f7fd fc3f 	bl	8008e36 <memchr>
 800b5b8:	2800      	cmp	r0, #0
 800b5ba:	d038      	beq.n	800b62e <_svfiprintf_r+0x1d6>
 800b5bc:	4b23      	ldr	r3, [pc, #140]	; (800b64c <_svfiprintf_r+0x1f4>)
 800b5be:	bb1b      	cbnz	r3, 800b608 <_svfiprintf_r+0x1b0>
 800b5c0:	9b03      	ldr	r3, [sp, #12]
 800b5c2:	3307      	adds	r3, #7
 800b5c4:	f023 0307 	bic.w	r3, r3, #7
 800b5c8:	3308      	adds	r3, #8
 800b5ca:	9303      	str	r3, [sp, #12]
 800b5cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5ce:	4433      	add	r3, r6
 800b5d0:	9309      	str	r3, [sp, #36]	; 0x24
 800b5d2:	e768      	b.n	800b4a6 <_svfiprintf_r+0x4e>
 800b5d4:	460c      	mov	r4, r1
 800b5d6:	2001      	movs	r0, #1
 800b5d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b5dc:	e7a6      	b.n	800b52c <_svfiprintf_r+0xd4>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	f04f 0c0a 	mov.w	ip, #10
 800b5e4:	4619      	mov	r1, r3
 800b5e6:	3401      	adds	r4, #1
 800b5e8:	9305      	str	r3, [sp, #20]
 800b5ea:	4620      	mov	r0, r4
 800b5ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5f0:	3a30      	subs	r2, #48	; 0x30
 800b5f2:	2a09      	cmp	r2, #9
 800b5f4:	d903      	bls.n	800b5fe <_svfiprintf_r+0x1a6>
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d0c6      	beq.n	800b588 <_svfiprintf_r+0x130>
 800b5fa:	9105      	str	r1, [sp, #20]
 800b5fc:	e7c4      	b.n	800b588 <_svfiprintf_r+0x130>
 800b5fe:	4604      	mov	r4, r0
 800b600:	2301      	movs	r3, #1
 800b602:	fb0c 2101 	mla	r1, ip, r1, r2
 800b606:	e7f0      	b.n	800b5ea <_svfiprintf_r+0x192>
 800b608:	ab03      	add	r3, sp, #12
 800b60a:	9300      	str	r3, [sp, #0]
 800b60c:	462a      	mov	r2, r5
 800b60e:	4638      	mov	r0, r7
 800b610:	4b0f      	ldr	r3, [pc, #60]	; (800b650 <_svfiprintf_r+0x1f8>)
 800b612:	a904      	add	r1, sp, #16
 800b614:	f7fc fb5c 	bl	8007cd0 <_printf_float>
 800b618:	1c42      	adds	r2, r0, #1
 800b61a:	4606      	mov	r6, r0
 800b61c:	d1d6      	bne.n	800b5cc <_svfiprintf_r+0x174>
 800b61e:	89ab      	ldrh	r3, [r5, #12]
 800b620:	065b      	lsls	r3, r3, #25
 800b622:	f53f af2d 	bmi.w	800b480 <_svfiprintf_r+0x28>
 800b626:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b628:	b01d      	add	sp, #116	; 0x74
 800b62a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b62e:	ab03      	add	r3, sp, #12
 800b630:	9300      	str	r3, [sp, #0]
 800b632:	462a      	mov	r2, r5
 800b634:	4638      	mov	r0, r7
 800b636:	4b06      	ldr	r3, [pc, #24]	; (800b650 <_svfiprintf_r+0x1f8>)
 800b638:	a904      	add	r1, sp, #16
 800b63a:	f7fc fde9 	bl	8008210 <_printf_i>
 800b63e:	e7eb      	b.n	800b618 <_svfiprintf_r+0x1c0>
 800b640:	0800faf9 	.word	0x0800faf9
 800b644:	0800faff 	.word	0x0800faff
 800b648:	0800fb03 	.word	0x0800fb03
 800b64c:	08007cd1 	.word	0x08007cd1
 800b650:	0800b3a5 	.word	0x0800b3a5

0800b654 <__sfputc_r>:
 800b654:	6893      	ldr	r3, [r2, #8]
 800b656:	b410      	push	{r4}
 800b658:	3b01      	subs	r3, #1
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	6093      	str	r3, [r2, #8]
 800b65e:	da07      	bge.n	800b670 <__sfputc_r+0x1c>
 800b660:	6994      	ldr	r4, [r2, #24]
 800b662:	42a3      	cmp	r3, r4
 800b664:	db01      	blt.n	800b66a <__sfputc_r+0x16>
 800b666:	290a      	cmp	r1, #10
 800b668:	d102      	bne.n	800b670 <__sfputc_r+0x1c>
 800b66a:	bc10      	pop	{r4}
 800b66c:	f7fd bacf 	b.w	8008c0e <__swbuf_r>
 800b670:	6813      	ldr	r3, [r2, #0]
 800b672:	1c58      	adds	r0, r3, #1
 800b674:	6010      	str	r0, [r2, #0]
 800b676:	7019      	strb	r1, [r3, #0]
 800b678:	4608      	mov	r0, r1
 800b67a:	bc10      	pop	{r4}
 800b67c:	4770      	bx	lr

0800b67e <__sfputs_r>:
 800b67e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b680:	4606      	mov	r6, r0
 800b682:	460f      	mov	r7, r1
 800b684:	4614      	mov	r4, r2
 800b686:	18d5      	adds	r5, r2, r3
 800b688:	42ac      	cmp	r4, r5
 800b68a:	d101      	bne.n	800b690 <__sfputs_r+0x12>
 800b68c:	2000      	movs	r0, #0
 800b68e:	e007      	b.n	800b6a0 <__sfputs_r+0x22>
 800b690:	463a      	mov	r2, r7
 800b692:	4630      	mov	r0, r6
 800b694:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b698:	f7ff ffdc 	bl	800b654 <__sfputc_r>
 800b69c:	1c43      	adds	r3, r0, #1
 800b69e:	d1f3      	bne.n	800b688 <__sfputs_r+0xa>
 800b6a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6a4 <_vfiprintf_r>:
 800b6a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6a8:	460d      	mov	r5, r1
 800b6aa:	4614      	mov	r4, r2
 800b6ac:	4698      	mov	r8, r3
 800b6ae:	4606      	mov	r6, r0
 800b6b0:	b09d      	sub	sp, #116	; 0x74
 800b6b2:	b118      	cbz	r0, 800b6bc <_vfiprintf_r+0x18>
 800b6b4:	6a03      	ldr	r3, [r0, #32]
 800b6b6:	b90b      	cbnz	r3, 800b6bc <_vfiprintf_r+0x18>
 800b6b8:	f7fd f966 	bl	8008988 <__sinit>
 800b6bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6be:	07d9      	lsls	r1, r3, #31
 800b6c0:	d405      	bmi.n	800b6ce <_vfiprintf_r+0x2a>
 800b6c2:	89ab      	ldrh	r3, [r5, #12]
 800b6c4:	059a      	lsls	r2, r3, #22
 800b6c6:	d402      	bmi.n	800b6ce <_vfiprintf_r+0x2a>
 800b6c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6ca:	f7fd fbb2 	bl	8008e32 <__retarget_lock_acquire_recursive>
 800b6ce:	89ab      	ldrh	r3, [r5, #12]
 800b6d0:	071b      	lsls	r3, r3, #28
 800b6d2:	d501      	bpl.n	800b6d8 <_vfiprintf_r+0x34>
 800b6d4:	692b      	ldr	r3, [r5, #16]
 800b6d6:	b99b      	cbnz	r3, 800b700 <_vfiprintf_r+0x5c>
 800b6d8:	4629      	mov	r1, r5
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f7fd fad4 	bl	8008c88 <__swsetup_r>
 800b6e0:	b170      	cbz	r0, 800b700 <_vfiprintf_r+0x5c>
 800b6e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6e4:	07dc      	lsls	r4, r3, #31
 800b6e6:	d504      	bpl.n	800b6f2 <_vfiprintf_r+0x4e>
 800b6e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ec:	b01d      	add	sp, #116	; 0x74
 800b6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f2:	89ab      	ldrh	r3, [r5, #12]
 800b6f4:	0598      	lsls	r0, r3, #22
 800b6f6:	d4f7      	bmi.n	800b6e8 <_vfiprintf_r+0x44>
 800b6f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6fa:	f7fd fb9b 	bl	8008e34 <__retarget_lock_release_recursive>
 800b6fe:	e7f3      	b.n	800b6e8 <_vfiprintf_r+0x44>
 800b700:	2300      	movs	r3, #0
 800b702:	9309      	str	r3, [sp, #36]	; 0x24
 800b704:	2320      	movs	r3, #32
 800b706:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b70a:	2330      	movs	r3, #48	; 0x30
 800b70c:	f04f 0901 	mov.w	r9, #1
 800b710:	f8cd 800c 	str.w	r8, [sp, #12]
 800b714:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800b8c4 <_vfiprintf_r+0x220>
 800b718:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b71c:	4623      	mov	r3, r4
 800b71e:	469a      	mov	sl, r3
 800b720:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b724:	b10a      	cbz	r2, 800b72a <_vfiprintf_r+0x86>
 800b726:	2a25      	cmp	r2, #37	; 0x25
 800b728:	d1f9      	bne.n	800b71e <_vfiprintf_r+0x7a>
 800b72a:	ebba 0b04 	subs.w	fp, sl, r4
 800b72e:	d00b      	beq.n	800b748 <_vfiprintf_r+0xa4>
 800b730:	465b      	mov	r3, fp
 800b732:	4622      	mov	r2, r4
 800b734:	4629      	mov	r1, r5
 800b736:	4630      	mov	r0, r6
 800b738:	f7ff ffa1 	bl	800b67e <__sfputs_r>
 800b73c:	3001      	adds	r0, #1
 800b73e:	f000 80a9 	beq.w	800b894 <_vfiprintf_r+0x1f0>
 800b742:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b744:	445a      	add	r2, fp
 800b746:	9209      	str	r2, [sp, #36]	; 0x24
 800b748:	f89a 3000 	ldrb.w	r3, [sl]
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	f000 80a1 	beq.w	800b894 <_vfiprintf_r+0x1f0>
 800b752:	2300      	movs	r3, #0
 800b754:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b758:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b75c:	f10a 0a01 	add.w	sl, sl, #1
 800b760:	9304      	str	r3, [sp, #16]
 800b762:	9307      	str	r3, [sp, #28]
 800b764:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b768:	931a      	str	r3, [sp, #104]	; 0x68
 800b76a:	4654      	mov	r4, sl
 800b76c:	2205      	movs	r2, #5
 800b76e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b772:	4854      	ldr	r0, [pc, #336]	; (800b8c4 <_vfiprintf_r+0x220>)
 800b774:	f7fd fb5f 	bl	8008e36 <memchr>
 800b778:	9a04      	ldr	r2, [sp, #16]
 800b77a:	b9d8      	cbnz	r0, 800b7b4 <_vfiprintf_r+0x110>
 800b77c:	06d1      	lsls	r1, r2, #27
 800b77e:	bf44      	itt	mi
 800b780:	2320      	movmi	r3, #32
 800b782:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b786:	0713      	lsls	r3, r2, #28
 800b788:	bf44      	itt	mi
 800b78a:	232b      	movmi	r3, #43	; 0x2b
 800b78c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b790:	f89a 3000 	ldrb.w	r3, [sl]
 800b794:	2b2a      	cmp	r3, #42	; 0x2a
 800b796:	d015      	beq.n	800b7c4 <_vfiprintf_r+0x120>
 800b798:	4654      	mov	r4, sl
 800b79a:	2000      	movs	r0, #0
 800b79c:	f04f 0c0a 	mov.w	ip, #10
 800b7a0:	9a07      	ldr	r2, [sp, #28]
 800b7a2:	4621      	mov	r1, r4
 800b7a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b7a8:	3b30      	subs	r3, #48	; 0x30
 800b7aa:	2b09      	cmp	r3, #9
 800b7ac:	d94d      	bls.n	800b84a <_vfiprintf_r+0x1a6>
 800b7ae:	b1b0      	cbz	r0, 800b7de <_vfiprintf_r+0x13a>
 800b7b0:	9207      	str	r2, [sp, #28]
 800b7b2:	e014      	b.n	800b7de <_vfiprintf_r+0x13a>
 800b7b4:	eba0 0308 	sub.w	r3, r0, r8
 800b7b8:	fa09 f303 	lsl.w	r3, r9, r3
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	46a2      	mov	sl, r4
 800b7c0:	9304      	str	r3, [sp, #16]
 800b7c2:	e7d2      	b.n	800b76a <_vfiprintf_r+0xc6>
 800b7c4:	9b03      	ldr	r3, [sp, #12]
 800b7c6:	1d19      	adds	r1, r3, #4
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	9103      	str	r1, [sp, #12]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	bfbb      	ittet	lt
 800b7d0:	425b      	neglt	r3, r3
 800b7d2:	f042 0202 	orrlt.w	r2, r2, #2
 800b7d6:	9307      	strge	r3, [sp, #28]
 800b7d8:	9307      	strlt	r3, [sp, #28]
 800b7da:	bfb8      	it	lt
 800b7dc:	9204      	strlt	r2, [sp, #16]
 800b7de:	7823      	ldrb	r3, [r4, #0]
 800b7e0:	2b2e      	cmp	r3, #46	; 0x2e
 800b7e2:	d10c      	bne.n	800b7fe <_vfiprintf_r+0x15a>
 800b7e4:	7863      	ldrb	r3, [r4, #1]
 800b7e6:	2b2a      	cmp	r3, #42	; 0x2a
 800b7e8:	d134      	bne.n	800b854 <_vfiprintf_r+0x1b0>
 800b7ea:	9b03      	ldr	r3, [sp, #12]
 800b7ec:	3402      	adds	r4, #2
 800b7ee:	1d1a      	adds	r2, r3, #4
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	9203      	str	r2, [sp, #12]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	bfb8      	it	lt
 800b7f8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b7fc:	9305      	str	r3, [sp, #20]
 800b7fe:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b8c8 <_vfiprintf_r+0x224>
 800b802:	2203      	movs	r2, #3
 800b804:	4650      	mov	r0, sl
 800b806:	7821      	ldrb	r1, [r4, #0]
 800b808:	f7fd fb15 	bl	8008e36 <memchr>
 800b80c:	b138      	cbz	r0, 800b81e <_vfiprintf_r+0x17a>
 800b80e:	2240      	movs	r2, #64	; 0x40
 800b810:	9b04      	ldr	r3, [sp, #16]
 800b812:	eba0 000a 	sub.w	r0, r0, sl
 800b816:	4082      	lsls	r2, r0
 800b818:	4313      	orrs	r3, r2
 800b81a:	3401      	adds	r4, #1
 800b81c:	9304      	str	r3, [sp, #16]
 800b81e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b822:	2206      	movs	r2, #6
 800b824:	4829      	ldr	r0, [pc, #164]	; (800b8cc <_vfiprintf_r+0x228>)
 800b826:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b82a:	f7fd fb04 	bl	8008e36 <memchr>
 800b82e:	2800      	cmp	r0, #0
 800b830:	d03f      	beq.n	800b8b2 <_vfiprintf_r+0x20e>
 800b832:	4b27      	ldr	r3, [pc, #156]	; (800b8d0 <_vfiprintf_r+0x22c>)
 800b834:	bb1b      	cbnz	r3, 800b87e <_vfiprintf_r+0x1da>
 800b836:	9b03      	ldr	r3, [sp, #12]
 800b838:	3307      	adds	r3, #7
 800b83a:	f023 0307 	bic.w	r3, r3, #7
 800b83e:	3308      	adds	r3, #8
 800b840:	9303      	str	r3, [sp, #12]
 800b842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b844:	443b      	add	r3, r7
 800b846:	9309      	str	r3, [sp, #36]	; 0x24
 800b848:	e768      	b.n	800b71c <_vfiprintf_r+0x78>
 800b84a:	460c      	mov	r4, r1
 800b84c:	2001      	movs	r0, #1
 800b84e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b852:	e7a6      	b.n	800b7a2 <_vfiprintf_r+0xfe>
 800b854:	2300      	movs	r3, #0
 800b856:	f04f 0c0a 	mov.w	ip, #10
 800b85a:	4619      	mov	r1, r3
 800b85c:	3401      	adds	r4, #1
 800b85e:	9305      	str	r3, [sp, #20]
 800b860:	4620      	mov	r0, r4
 800b862:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b866:	3a30      	subs	r2, #48	; 0x30
 800b868:	2a09      	cmp	r2, #9
 800b86a:	d903      	bls.n	800b874 <_vfiprintf_r+0x1d0>
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d0c6      	beq.n	800b7fe <_vfiprintf_r+0x15a>
 800b870:	9105      	str	r1, [sp, #20]
 800b872:	e7c4      	b.n	800b7fe <_vfiprintf_r+0x15a>
 800b874:	4604      	mov	r4, r0
 800b876:	2301      	movs	r3, #1
 800b878:	fb0c 2101 	mla	r1, ip, r1, r2
 800b87c:	e7f0      	b.n	800b860 <_vfiprintf_r+0x1bc>
 800b87e:	ab03      	add	r3, sp, #12
 800b880:	9300      	str	r3, [sp, #0]
 800b882:	462a      	mov	r2, r5
 800b884:	4630      	mov	r0, r6
 800b886:	4b13      	ldr	r3, [pc, #76]	; (800b8d4 <_vfiprintf_r+0x230>)
 800b888:	a904      	add	r1, sp, #16
 800b88a:	f7fc fa21 	bl	8007cd0 <_printf_float>
 800b88e:	4607      	mov	r7, r0
 800b890:	1c78      	adds	r0, r7, #1
 800b892:	d1d6      	bne.n	800b842 <_vfiprintf_r+0x19e>
 800b894:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b896:	07d9      	lsls	r1, r3, #31
 800b898:	d405      	bmi.n	800b8a6 <_vfiprintf_r+0x202>
 800b89a:	89ab      	ldrh	r3, [r5, #12]
 800b89c:	059a      	lsls	r2, r3, #22
 800b89e:	d402      	bmi.n	800b8a6 <_vfiprintf_r+0x202>
 800b8a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b8a2:	f7fd fac7 	bl	8008e34 <__retarget_lock_release_recursive>
 800b8a6:	89ab      	ldrh	r3, [r5, #12]
 800b8a8:	065b      	lsls	r3, r3, #25
 800b8aa:	f53f af1d 	bmi.w	800b6e8 <_vfiprintf_r+0x44>
 800b8ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8b0:	e71c      	b.n	800b6ec <_vfiprintf_r+0x48>
 800b8b2:	ab03      	add	r3, sp, #12
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	462a      	mov	r2, r5
 800b8b8:	4630      	mov	r0, r6
 800b8ba:	4b06      	ldr	r3, [pc, #24]	; (800b8d4 <_vfiprintf_r+0x230>)
 800b8bc:	a904      	add	r1, sp, #16
 800b8be:	f7fc fca7 	bl	8008210 <_printf_i>
 800b8c2:	e7e4      	b.n	800b88e <_vfiprintf_r+0x1ea>
 800b8c4:	0800faf9 	.word	0x0800faf9
 800b8c8:	0800faff 	.word	0x0800faff
 800b8cc:	0800fb03 	.word	0x0800fb03
 800b8d0:	08007cd1 	.word	0x08007cd1
 800b8d4:	0800b67f 	.word	0x0800b67f

0800b8d8 <__sflush_r>:
 800b8d8:	898a      	ldrh	r2, [r1, #12]
 800b8da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b8dc:	4605      	mov	r5, r0
 800b8de:	0710      	lsls	r0, r2, #28
 800b8e0:	460c      	mov	r4, r1
 800b8e2:	d457      	bmi.n	800b994 <__sflush_r+0xbc>
 800b8e4:	684b      	ldr	r3, [r1, #4]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	dc04      	bgt.n	800b8f4 <__sflush_r+0x1c>
 800b8ea:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	dc01      	bgt.n	800b8f4 <__sflush_r+0x1c>
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b8f6:	2e00      	cmp	r6, #0
 800b8f8:	d0fa      	beq.n	800b8f0 <__sflush_r+0x18>
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b900:	682f      	ldr	r7, [r5, #0]
 800b902:	6a21      	ldr	r1, [r4, #32]
 800b904:	602b      	str	r3, [r5, #0]
 800b906:	d032      	beq.n	800b96e <__sflush_r+0x96>
 800b908:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b90a:	89a3      	ldrh	r3, [r4, #12]
 800b90c:	075a      	lsls	r2, r3, #29
 800b90e:	d505      	bpl.n	800b91c <__sflush_r+0x44>
 800b910:	6863      	ldr	r3, [r4, #4]
 800b912:	1ac0      	subs	r0, r0, r3
 800b914:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b916:	b10b      	cbz	r3, 800b91c <__sflush_r+0x44>
 800b918:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b91a:	1ac0      	subs	r0, r0, r3
 800b91c:	2300      	movs	r3, #0
 800b91e:	4602      	mov	r2, r0
 800b920:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b922:	4628      	mov	r0, r5
 800b924:	6a21      	ldr	r1, [r4, #32]
 800b926:	47b0      	blx	r6
 800b928:	1c43      	adds	r3, r0, #1
 800b92a:	89a3      	ldrh	r3, [r4, #12]
 800b92c:	d106      	bne.n	800b93c <__sflush_r+0x64>
 800b92e:	6829      	ldr	r1, [r5, #0]
 800b930:	291d      	cmp	r1, #29
 800b932:	d82b      	bhi.n	800b98c <__sflush_r+0xb4>
 800b934:	4a28      	ldr	r2, [pc, #160]	; (800b9d8 <__sflush_r+0x100>)
 800b936:	410a      	asrs	r2, r1
 800b938:	07d6      	lsls	r6, r2, #31
 800b93a:	d427      	bmi.n	800b98c <__sflush_r+0xb4>
 800b93c:	2200      	movs	r2, #0
 800b93e:	6062      	str	r2, [r4, #4]
 800b940:	6922      	ldr	r2, [r4, #16]
 800b942:	04d9      	lsls	r1, r3, #19
 800b944:	6022      	str	r2, [r4, #0]
 800b946:	d504      	bpl.n	800b952 <__sflush_r+0x7a>
 800b948:	1c42      	adds	r2, r0, #1
 800b94a:	d101      	bne.n	800b950 <__sflush_r+0x78>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	b903      	cbnz	r3, 800b952 <__sflush_r+0x7a>
 800b950:	6560      	str	r0, [r4, #84]	; 0x54
 800b952:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b954:	602f      	str	r7, [r5, #0]
 800b956:	2900      	cmp	r1, #0
 800b958:	d0ca      	beq.n	800b8f0 <__sflush_r+0x18>
 800b95a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b95e:	4299      	cmp	r1, r3
 800b960:	d002      	beq.n	800b968 <__sflush_r+0x90>
 800b962:	4628      	mov	r0, r5
 800b964:	f7fe f8e8 	bl	8009b38 <_free_r>
 800b968:	2000      	movs	r0, #0
 800b96a:	6360      	str	r0, [r4, #52]	; 0x34
 800b96c:	e7c1      	b.n	800b8f2 <__sflush_r+0x1a>
 800b96e:	2301      	movs	r3, #1
 800b970:	4628      	mov	r0, r5
 800b972:	47b0      	blx	r6
 800b974:	1c41      	adds	r1, r0, #1
 800b976:	d1c8      	bne.n	800b90a <__sflush_r+0x32>
 800b978:	682b      	ldr	r3, [r5, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d0c5      	beq.n	800b90a <__sflush_r+0x32>
 800b97e:	2b1d      	cmp	r3, #29
 800b980:	d001      	beq.n	800b986 <__sflush_r+0xae>
 800b982:	2b16      	cmp	r3, #22
 800b984:	d101      	bne.n	800b98a <__sflush_r+0xb2>
 800b986:	602f      	str	r7, [r5, #0]
 800b988:	e7b2      	b.n	800b8f0 <__sflush_r+0x18>
 800b98a:	89a3      	ldrh	r3, [r4, #12]
 800b98c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b990:	81a3      	strh	r3, [r4, #12]
 800b992:	e7ae      	b.n	800b8f2 <__sflush_r+0x1a>
 800b994:	690f      	ldr	r7, [r1, #16]
 800b996:	2f00      	cmp	r7, #0
 800b998:	d0aa      	beq.n	800b8f0 <__sflush_r+0x18>
 800b99a:	0793      	lsls	r3, r2, #30
 800b99c:	bf18      	it	ne
 800b99e:	2300      	movne	r3, #0
 800b9a0:	680e      	ldr	r6, [r1, #0]
 800b9a2:	bf08      	it	eq
 800b9a4:	694b      	ldreq	r3, [r1, #20]
 800b9a6:	1bf6      	subs	r6, r6, r7
 800b9a8:	600f      	str	r7, [r1, #0]
 800b9aa:	608b      	str	r3, [r1, #8]
 800b9ac:	2e00      	cmp	r6, #0
 800b9ae:	dd9f      	ble.n	800b8f0 <__sflush_r+0x18>
 800b9b0:	4633      	mov	r3, r6
 800b9b2:	463a      	mov	r2, r7
 800b9b4:	4628      	mov	r0, r5
 800b9b6:	6a21      	ldr	r1, [r4, #32]
 800b9b8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800b9bc:	47e0      	blx	ip
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	dc06      	bgt.n	800b9d0 <__sflush_r+0xf8>
 800b9c2:	89a3      	ldrh	r3, [r4, #12]
 800b9c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b9c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b9cc:	81a3      	strh	r3, [r4, #12]
 800b9ce:	e790      	b.n	800b8f2 <__sflush_r+0x1a>
 800b9d0:	4407      	add	r7, r0
 800b9d2:	1a36      	subs	r6, r6, r0
 800b9d4:	e7ea      	b.n	800b9ac <__sflush_r+0xd4>
 800b9d6:	bf00      	nop
 800b9d8:	dfbffffe 	.word	0xdfbffffe

0800b9dc <_fflush_r>:
 800b9dc:	b538      	push	{r3, r4, r5, lr}
 800b9de:	690b      	ldr	r3, [r1, #16]
 800b9e0:	4605      	mov	r5, r0
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	b913      	cbnz	r3, 800b9ec <_fflush_r+0x10>
 800b9e6:	2500      	movs	r5, #0
 800b9e8:	4628      	mov	r0, r5
 800b9ea:	bd38      	pop	{r3, r4, r5, pc}
 800b9ec:	b118      	cbz	r0, 800b9f6 <_fflush_r+0x1a>
 800b9ee:	6a03      	ldr	r3, [r0, #32]
 800b9f0:	b90b      	cbnz	r3, 800b9f6 <_fflush_r+0x1a>
 800b9f2:	f7fc ffc9 	bl	8008988 <__sinit>
 800b9f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	d0f3      	beq.n	800b9e6 <_fflush_r+0xa>
 800b9fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ba00:	07d0      	lsls	r0, r2, #31
 800ba02:	d404      	bmi.n	800ba0e <_fflush_r+0x32>
 800ba04:	0599      	lsls	r1, r3, #22
 800ba06:	d402      	bmi.n	800ba0e <_fflush_r+0x32>
 800ba08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba0a:	f7fd fa12 	bl	8008e32 <__retarget_lock_acquire_recursive>
 800ba0e:	4628      	mov	r0, r5
 800ba10:	4621      	mov	r1, r4
 800ba12:	f7ff ff61 	bl	800b8d8 <__sflush_r>
 800ba16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba18:	4605      	mov	r5, r0
 800ba1a:	07da      	lsls	r2, r3, #31
 800ba1c:	d4e4      	bmi.n	800b9e8 <_fflush_r+0xc>
 800ba1e:	89a3      	ldrh	r3, [r4, #12]
 800ba20:	059b      	lsls	r3, r3, #22
 800ba22:	d4e1      	bmi.n	800b9e8 <_fflush_r+0xc>
 800ba24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba26:	f7fd fa05 	bl	8008e34 <__retarget_lock_release_recursive>
 800ba2a:	e7dd      	b.n	800b9e8 <_fflush_r+0xc>

0800ba2c <__swhatbuf_r>:
 800ba2c:	b570      	push	{r4, r5, r6, lr}
 800ba2e:	460c      	mov	r4, r1
 800ba30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba34:	4615      	mov	r5, r2
 800ba36:	2900      	cmp	r1, #0
 800ba38:	461e      	mov	r6, r3
 800ba3a:	b096      	sub	sp, #88	; 0x58
 800ba3c:	da0c      	bge.n	800ba58 <__swhatbuf_r+0x2c>
 800ba3e:	89a3      	ldrh	r3, [r4, #12]
 800ba40:	2100      	movs	r1, #0
 800ba42:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ba46:	bf0c      	ite	eq
 800ba48:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ba4c:	2340      	movne	r3, #64	; 0x40
 800ba4e:	2000      	movs	r0, #0
 800ba50:	6031      	str	r1, [r6, #0]
 800ba52:	602b      	str	r3, [r5, #0]
 800ba54:	b016      	add	sp, #88	; 0x58
 800ba56:	bd70      	pop	{r4, r5, r6, pc}
 800ba58:	466a      	mov	r2, sp
 800ba5a:	f000 f8a9 	bl	800bbb0 <_fstat_r>
 800ba5e:	2800      	cmp	r0, #0
 800ba60:	dbed      	blt.n	800ba3e <__swhatbuf_r+0x12>
 800ba62:	9901      	ldr	r1, [sp, #4]
 800ba64:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ba68:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800ba6c:	4259      	negs	r1, r3
 800ba6e:	4159      	adcs	r1, r3
 800ba70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba74:	e7eb      	b.n	800ba4e <__swhatbuf_r+0x22>

0800ba76 <__smakebuf_r>:
 800ba76:	898b      	ldrh	r3, [r1, #12]
 800ba78:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba7a:	079d      	lsls	r5, r3, #30
 800ba7c:	4606      	mov	r6, r0
 800ba7e:	460c      	mov	r4, r1
 800ba80:	d507      	bpl.n	800ba92 <__smakebuf_r+0x1c>
 800ba82:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba86:	6023      	str	r3, [r4, #0]
 800ba88:	6123      	str	r3, [r4, #16]
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	6163      	str	r3, [r4, #20]
 800ba8e:	b002      	add	sp, #8
 800ba90:	bd70      	pop	{r4, r5, r6, pc}
 800ba92:	466a      	mov	r2, sp
 800ba94:	ab01      	add	r3, sp, #4
 800ba96:	f7ff ffc9 	bl	800ba2c <__swhatbuf_r>
 800ba9a:	9900      	ldr	r1, [sp, #0]
 800ba9c:	4605      	mov	r5, r0
 800ba9e:	4630      	mov	r0, r6
 800baa0:	f7fe f8ba 	bl	8009c18 <_malloc_r>
 800baa4:	b948      	cbnz	r0, 800baba <__smakebuf_r+0x44>
 800baa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baaa:	059a      	lsls	r2, r3, #22
 800baac:	d4ef      	bmi.n	800ba8e <__smakebuf_r+0x18>
 800baae:	f023 0303 	bic.w	r3, r3, #3
 800bab2:	f043 0302 	orr.w	r3, r3, #2
 800bab6:	81a3      	strh	r3, [r4, #12]
 800bab8:	e7e3      	b.n	800ba82 <__smakebuf_r+0xc>
 800baba:	89a3      	ldrh	r3, [r4, #12]
 800babc:	6020      	str	r0, [r4, #0]
 800babe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	9b00      	ldr	r3, [sp, #0]
 800bac6:	6120      	str	r0, [r4, #16]
 800bac8:	6163      	str	r3, [r4, #20]
 800baca:	9b01      	ldr	r3, [sp, #4]
 800bacc:	b15b      	cbz	r3, 800bae6 <__smakebuf_r+0x70>
 800bace:	4630      	mov	r0, r6
 800bad0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bad4:	f000 f87e 	bl	800bbd4 <_isatty_r>
 800bad8:	b128      	cbz	r0, 800bae6 <__smakebuf_r+0x70>
 800bada:	89a3      	ldrh	r3, [r4, #12]
 800badc:	f023 0303 	bic.w	r3, r3, #3
 800bae0:	f043 0301 	orr.w	r3, r3, #1
 800bae4:	81a3      	strh	r3, [r4, #12]
 800bae6:	89a3      	ldrh	r3, [r4, #12]
 800bae8:	431d      	orrs	r5, r3
 800baea:	81a5      	strh	r5, [r4, #12]
 800baec:	e7cf      	b.n	800ba8e <__smakebuf_r+0x18>

0800baee <_putc_r>:
 800baee:	b570      	push	{r4, r5, r6, lr}
 800baf0:	460d      	mov	r5, r1
 800baf2:	4614      	mov	r4, r2
 800baf4:	4606      	mov	r6, r0
 800baf6:	b118      	cbz	r0, 800bb00 <_putc_r+0x12>
 800baf8:	6a03      	ldr	r3, [r0, #32]
 800bafa:	b90b      	cbnz	r3, 800bb00 <_putc_r+0x12>
 800bafc:	f7fc ff44 	bl	8008988 <__sinit>
 800bb00:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb02:	07d8      	lsls	r0, r3, #31
 800bb04:	d405      	bmi.n	800bb12 <_putc_r+0x24>
 800bb06:	89a3      	ldrh	r3, [r4, #12]
 800bb08:	0599      	lsls	r1, r3, #22
 800bb0a:	d402      	bmi.n	800bb12 <_putc_r+0x24>
 800bb0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb0e:	f7fd f990 	bl	8008e32 <__retarget_lock_acquire_recursive>
 800bb12:	68a3      	ldr	r3, [r4, #8]
 800bb14:	3b01      	subs	r3, #1
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	60a3      	str	r3, [r4, #8]
 800bb1a:	da05      	bge.n	800bb28 <_putc_r+0x3a>
 800bb1c:	69a2      	ldr	r2, [r4, #24]
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	db12      	blt.n	800bb48 <_putc_r+0x5a>
 800bb22:	b2eb      	uxtb	r3, r5
 800bb24:	2b0a      	cmp	r3, #10
 800bb26:	d00f      	beq.n	800bb48 <_putc_r+0x5a>
 800bb28:	6823      	ldr	r3, [r4, #0]
 800bb2a:	1c5a      	adds	r2, r3, #1
 800bb2c:	6022      	str	r2, [r4, #0]
 800bb2e:	701d      	strb	r5, [r3, #0]
 800bb30:	b2ed      	uxtb	r5, r5
 800bb32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bb34:	07da      	lsls	r2, r3, #31
 800bb36:	d405      	bmi.n	800bb44 <_putc_r+0x56>
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	059b      	lsls	r3, r3, #22
 800bb3c:	d402      	bmi.n	800bb44 <_putc_r+0x56>
 800bb3e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb40:	f7fd f978 	bl	8008e34 <__retarget_lock_release_recursive>
 800bb44:	4628      	mov	r0, r5
 800bb46:	bd70      	pop	{r4, r5, r6, pc}
 800bb48:	4629      	mov	r1, r5
 800bb4a:	4622      	mov	r2, r4
 800bb4c:	4630      	mov	r0, r6
 800bb4e:	f7fd f85e 	bl	8008c0e <__swbuf_r>
 800bb52:	4605      	mov	r5, r0
 800bb54:	e7ed      	b.n	800bb32 <_putc_r+0x44>

0800bb56 <memmove>:
 800bb56:	4288      	cmp	r0, r1
 800bb58:	b510      	push	{r4, lr}
 800bb5a:	eb01 0402 	add.w	r4, r1, r2
 800bb5e:	d902      	bls.n	800bb66 <memmove+0x10>
 800bb60:	4284      	cmp	r4, r0
 800bb62:	4623      	mov	r3, r4
 800bb64:	d807      	bhi.n	800bb76 <memmove+0x20>
 800bb66:	1e43      	subs	r3, r0, #1
 800bb68:	42a1      	cmp	r1, r4
 800bb6a:	d008      	beq.n	800bb7e <memmove+0x28>
 800bb6c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb70:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb74:	e7f8      	b.n	800bb68 <memmove+0x12>
 800bb76:	4601      	mov	r1, r0
 800bb78:	4402      	add	r2, r0
 800bb7a:	428a      	cmp	r2, r1
 800bb7c:	d100      	bne.n	800bb80 <memmove+0x2a>
 800bb7e:	bd10      	pop	{r4, pc}
 800bb80:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb84:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb88:	e7f7      	b.n	800bb7a <memmove+0x24>

0800bb8a <strncmp>:
 800bb8a:	b510      	push	{r4, lr}
 800bb8c:	b16a      	cbz	r2, 800bbaa <strncmp+0x20>
 800bb8e:	3901      	subs	r1, #1
 800bb90:	1884      	adds	r4, r0, r2
 800bb92:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb96:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d103      	bne.n	800bba6 <strncmp+0x1c>
 800bb9e:	42a0      	cmp	r0, r4
 800bba0:	d001      	beq.n	800bba6 <strncmp+0x1c>
 800bba2:	2a00      	cmp	r2, #0
 800bba4:	d1f5      	bne.n	800bb92 <strncmp+0x8>
 800bba6:	1ad0      	subs	r0, r2, r3
 800bba8:	bd10      	pop	{r4, pc}
 800bbaa:	4610      	mov	r0, r2
 800bbac:	e7fc      	b.n	800bba8 <strncmp+0x1e>
	...

0800bbb0 <_fstat_r>:
 800bbb0:	b538      	push	{r3, r4, r5, lr}
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	4d06      	ldr	r5, [pc, #24]	; (800bbd0 <_fstat_r+0x20>)
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	4608      	mov	r0, r1
 800bbba:	4611      	mov	r1, r2
 800bbbc:	602b      	str	r3, [r5, #0]
 800bbbe:	f7f7 ff69 	bl	8003a94 <_fstat>
 800bbc2:	1c43      	adds	r3, r0, #1
 800bbc4:	d102      	bne.n	800bbcc <_fstat_r+0x1c>
 800bbc6:	682b      	ldr	r3, [r5, #0]
 800bbc8:	b103      	cbz	r3, 800bbcc <_fstat_r+0x1c>
 800bbca:	6023      	str	r3, [r4, #0]
 800bbcc:	bd38      	pop	{r3, r4, r5, pc}
 800bbce:	bf00      	nop
 800bbd0:	20000e6c 	.word	0x20000e6c

0800bbd4 <_isatty_r>:
 800bbd4:	b538      	push	{r3, r4, r5, lr}
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	4d05      	ldr	r5, [pc, #20]	; (800bbf0 <_isatty_r+0x1c>)
 800bbda:	4604      	mov	r4, r0
 800bbdc:	4608      	mov	r0, r1
 800bbde:	602b      	str	r3, [r5, #0]
 800bbe0:	f7f7 ff67 	bl	8003ab2 <_isatty>
 800bbe4:	1c43      	adds	r3, r0, #1
 800bbe6:	d102      	bne.n	800bbee <_isatty_r+0x1a>
 800bbe8:	682b      	ldr	r3, [r5, #0]
 800bbea:	b103      	cbz	r3, 800bbee <_isatty_r+0x1a>
 800bbec:	6023      	str	r3, [r4, #0]
 800bbee:	bd38      	pop	{r3, r4, r5, pc}
 800bbf0:	20000e6c 	.word	0x20000e6c

0800bbf4 <_sbrk_r>:
 800bbf4:	b538      	push	{r3, r4, r5, lr}
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	4d05      	ldr	r5, [pc, #20]	; (800bc10 <_sbrk_r+0x1c>)
 800bbfa:	4604      	mov	r4, r0
 800bbfc:	4608      	mov	r0, r1
 800bbfe:	602b      	str	r3, [r5, #0]
 800bc00:	f7f7 ff6e 	bl	8003ae0 <_sbrk>
 800bc04:	1c43      	adds	r3, r0, #1
 800bc06:	d102      	bne.n	800bc0e <_sbrk_r+0x1a>
 800bc08:	682b      	ldr	r3, [r5, #0]
 800bc0a:	b103      	cbz	r3, 800bc0e <_sbrk_r+0x1a>
 800bc0c:	6023      	str	r3, [r4, #0]
 800bc0e:	bd38      	pop	{r3, r4, r5, pc}
 800bc10:	20000e6c 	.word	0x20000e6c

0800bc14 <memcpy>:
 800bc14:	440a      	add	r2, r1
 800bc16:	4291      	cmp	r1, r2
 800bc18:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bc1c:	d100      	bne.n	800bc20 <memcpy+0xc>
 800bc1e:	4770      	bx	lr
 800bc20:	b510      	push	{r4, lr}
 800bc22:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc26:	4291      	cmp	r1, r2
 800bc28:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc2c:	d1f9      	bne.n	800bc22 <memcpy+0xe>
 800bc2e:	bd10      	pop	{r4, pc}

0800bc30 <nan>:
 800bc30:	2000      	movs	r0, #0
 800bc32:	4901      	ldr	r1, [pc, #4]	; (800bc38 <nan+0x8>)
 800bc34:	4770      	bx	lr
 800bc36:	bf00      	nop
 800bc38:	7ff80000 	.word	0x7ff80000

0800bc3c <__assert_func>:
 800bc3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc3e:	4614      	mov	r4, r2
 800bc40:	461a      	mov	r2, r3
 800bc42:	4b09      	ldr	r3, [pc, #36]	; (800bc68 <__assert_func+0x2c>)
 800bc44:	4605      	mov	r5, r0
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	68d8      	ldr	r0, [r3, #12]
 800bc4a:	b14c      	cbz	r4, 800bc60 <__assert_func+0x24>
 800bc4c:	4b07      	ldr	r3, [pc, #28]	; (800bc6c <__assert_func+0x30>)
 800bc4e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bc52:	9100      	str	r1, [sp, #0]
 800bc54:	462b      	mov	r3, r5
 800bc56:	4906      	ldr	r1, [pc, #24]	; (800bc70 <__assert_func+0x34>)
 800bc58:	f000 fbca 	bl	800c3f0 <fiprintf>
 800bc5c:	f000 fbda 	bl	800c414 <abort>
 800bc60:	4b04      	ldr	r3, [pc, #16]	; (800bc74 <__assert_func+0x38>)
 800bc62:	461c      	mov	r4, r3
 800bc64:	e7f3      	b.n	800bc4e <__assert_func+0x12>
 800bc66:	bf00      	nop
 800bc68:	200000f8 	.word	0x200000f8
 800bc6c:	0800fb12 	.word	0x0800fb12
 800bc70:	0800fb1f 	.word	0x0800fb1f
 800bc74:	0800fb4d 	.word	0x0800fb4d

0800bc78 <_calloc_r>:
 800bc78:	b570      	push	{r4, r5, r6, lr}
 800bc7a:	fba1 5402 	umull	r5, r4, r1, r2
 800bc7e:	b934      	cbnz	r4, 800bc8e <_calloc_r+0x16>
 800bc80:	4629      	mov	r1, r5
 800bc82:	f7fd ffc9 	bl	8009c18 <_malloc_r>
 800bc86:	4606      	mov	r6, r0
 800bc88:	b928      	cbnz	r0, 800bc96 <_calloc_r+0x1e>
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	bd70      	pop	{r4, r5, r6, pc}
 800bc8e:	220c      	movs	r2, #12
 800bc90:	2600      	movs	r6, #0
 800bc92:	6002      	str	r2, [r0, #0]
 800bc94:	e7f9      	b.n	800bc8a <_calloc_r+0x12>
 800bc96:	462a      	mov	r2, r5
 800bc98:	4621      	mov	r1, r4
 800bc9a:	f7fd f84d 	bl	8008d38 <memset>
 800bc9e:	e7f4      	b.n	800bc8a <_calloc_r+0x12>

0800bca0 <rshift>:
 800bca0:	6903      	ldr	r3, [r0, #16]
 800bca2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bca6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bcaa:	f100 0414 	add.w	r4, r0, #20
 800bcae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bcb2:	dd46      	ble.n	800bd42 <rshift+0xa2>
 800bcb4:	f011 011f 	ands.w	r1, r1, #31
 800bcb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bcbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bcc0:	d10c      	bne.n	800bcdc <rshift+0x3c>
 800bcc2:	4629      	mov	r1, r5
 800bcc4:	f100 0710 	add.w	r7, r0, #16
 800bcc8:	42b1      	cmp	r1, r6
 800bcca:	d335      	bcc.n	800bd38 <rshift+0x98>
 800bccc:	1a9b      	subs	r3, r3, r2
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	1eea      	subs	r2, r5, #3
 800bcd2:	4296      	cmp	r6, r2
 800bcd4:	bf38      	it	cc
 800bcd6:	2300      	movcc	r3, #0
 800bcd8:	4423      	add	r3, r4
 800bcda:	e015      	b.n	800bd08 <rshift+0x68>
 800bcdc:	46a1      	mov	r9, r4
 800bcde:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bce2:	f1c1 0820 	rsb	r8, r1, #32
 800bce6:	40cf      	lsrs	r7, r1
 800bce8:	f105 0e04 	add.w	lr, r5, #4
 800bcec:	4576      	cmp	r6, lr
 800bcee:	46f4      	mov	ip, lr
 800bcf0:	d816      	bhi.n	800bd20 <rshift+0x80>
 800bcf2:	1a9a      	subs	r2, r3, r2
 800bcf4:	0092      	lsls	r2, r2, #2
 800bcf6:	3a04      	subs	r2, #4
 800bcf8:	3501      	adds	r5, #1
 800bcfa:	42ae      	cmp	r6, r5
 800bcfc:	bf38      	it	cc
 800bcfe:	2200      	movcc	r2, #0
 800bd00:	18a3      	adds	r3, r4, r2
 800bd02:	50a7      	str	r7, [r4, r2]
 800bd04:	b107      	cbz	r7, 800bd08 <rshift+0x68>
 800bd06:	3304      	adds	r3, #4
 800bd08:	42a3      	cmp	r3, r4
 800bd0a:	eba3 0204 	sub.w	r2, r3, r4
 800bd0e:	bf08      	it	eq
 800bd10:	2300      	moveq	r3, #0
 800bd12:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bd16:	6102      	str	r2, [r0, #16]
 800bd18:	bf08      	it	eq
 800bd1a:	6143      	streq	r3, [r0, #20]
 800bd1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bd20:	f8dc c000 	ldr.w	ip, [ip]
 800bd24:	fa0c fc08 	lsl.w	ip, ip, r8
 800bd28:	ea4c 0707 	orr.w	r7, ip, r7
 800bd2c:	f849 7b04 	str.w	r7, [r9], #4
 800bd30:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bd34:	40cf      	lsrs	r7, r1
 800bd36:	e7d9      	b.n	800bcec <rshift+0x4c>
 800bd38:	f851 cb04 	ldr.w	ip, [r1], #4
 800bd3c:	f847 cf04 	str.w	ip, [r7, #4]!
 800bd40:	e7c2      	b.n	800bcc8 <rshift+0x28>
 800bd42:	4623      	mov	r3, r4
 800bd44:	e7e0      	b.n	800bd08 <rshift+0x68>

0800bd46 <__hexdig_fun>:
 800bd46:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bd4a:	2b09      	cmp	r3, #9
 800bd4c:	d802      	bhi.n	800bd54 <__hexdig_fun+0xe>
 800bd4e:	3820      	subs	r0, #32
 800bd50:	b2c0      	uxtb	r0, r0
 800bd52:	4770      	bx	lr
 800bd54:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bd58:	2b05      	cmp	r3, #5
 800bd5a:	d801      	bhi.n	800bd60 <__hexdig_fun+0x1a>
 800bd5c:	3847      	subs	r0, #71	; 0x47
 800bd5e:	e7f7      	b.n	800bd50 <__hexdig_fun+0xa>
 800bd60:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bd64:	2b05      	cmp	r3, #5
 800bd66:	d801      	bhi.n	800bd6c <__hexdig_fun+0x26>
 800bd68:	3827      	subs	r0, #39	; 0x27
 800bd6a:	e7f1      	b.n	800bd50 <__hexdig_fun+0xa>
 800bd6c:	2000      	movs	r0, #0
 800bd6e:	4770      	bx	lr

0800bd70 <__gethex>:
 800bd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd74:	4681      	mov	r9, r0
 800bd76:	468a      	mov	sl, r1
 800bd78:	4617      	mov	r7, r2
 800bd7a:	680a      	ldr	r2, [r1, #0]
 800bd7c:	b085      	sub	sp, #20
 800bd7e:	f102 0b02 	add.w	fp, r2, #2
 800bd82:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800bd86:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800bd8a:	9302      	str	r3, [sp, #8]
 800bd8c:	32fe      	adds	r2, #254	; 0xfe
 800bd8e:	eb02 030b 	add.w	r3, r2, fp
 800bd92:	46d8      	mov	r8, fp
 800bd94:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800bd98:	9301      	str	r3, [sp, #4]
 800bd9a:	2830      	cmp	r0, #48	; 0x30
 800bd9c:	d0f7      	beq.n	800bd8e <__gethex+0x1e>
 800bd9e:	f7ff ffd2 	bl	800bd46 <__hexdig_fun>
 800bda2:	4604      	mov	r4, r0
 800bda4:	2800      	cmp	r0, #0
 800bda6:	d138      	bne.n	800be1a <__gethex+0xaa>
 800bda8:	2201      	movs	r2, #1
 800bdaa:	4640      	mov	r0, r8
 800bdac:	49a7      	ldr	r1, [pc, #668]	; (800c04c <__gethex+0x2dc>)
 800bdae:	f7ff feec 	bl	800bb8a <strncmp>
 800bdb2:	4606      	mov	r6, r0
 800bdb4:	2800      	cmp	r0, #0
 800bdb6:	d169      	bne.n	800be8c <__gethex+0x11c>
 800bdb8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800bdbc:	465d      	mov	r5, fp
 800bdbe:	f7ff ffc2 	bl	800bd46 <__hexdig_fun>
 800bdc2:	2800      	cmp	r0, #0
 800bdc4:	d064      	beq.n	800be90 <__gethex+0x120>
 800bdc6:	465a      	mov	r2, fp
 800bdc8:	7810      	ldrb	r0, [r2, #0]
 800bdca:	4690      	mov	r8, r2
 800bdcc:	2830      	cmp	r0, #48	; 0x30
 800bdce:	f102 0201 	add.w	r2, r2, #1
 800bdd2:	d0f9      	beq.n	800bdc8 <__gethex+0x58>
 800bdd4:	f7ff ffb7 	bl	800bd46 <__hexdig_fun>
 800bdd8:	2301      	movs	r3, #1
 800bdda:	fab0 f480 	clz	r4, r0
 800bdde:	465e      	mov	r6, fp
 800bde0:	0964      	lsrs	r4, r4, #5
 800bde2:	9301      	str	r3, [sp, #4]
 800bde4:	4642      	mov	r2, r8
 800bde6:	4615      	mov	r5, r2
 800bde8:	7828      	ldrb	r0, [r5, #0]
 800bdea:	3201      	adds	r2, #1
 800bdec:	f7ff ffab 	bl	800bd46 <__hexdig_fun>
 800bdf0:	2800      	cmp	r0, #0
 800bdf2:	d1f8      	bne.n	800bde6 <__gethex+0x76>
 800bdf4:	2201      	movs	r2, #1
 800bdf6:	4628      	mov	r0, r5
 800bdf8:	4994      	ldr	r1, [pc, #592]	; (800c04c <__gethex+0x2dc>)
 800bdfa:	f7ff fec6 	bl	800bb8a <strncmp>
 800bdfe:	b978      	cbnz	r0, 800be20 <__gethex+0xb0>
 800be00:	b946      	cbnz	r6, 800be14 <__gethex+0xa4>
 800be02:	1c6e      	adds	r6, r5, #1
 800be04:	4632      	mov	r2, r6
 800be06:	4615      	mov	r5, r2
 800be08:	7828      	ldrb	r0, [r5, #0]
 800be0a:	3201      	adds	r2, #1
 800be0c:	f7ff ff9b 	bl	800bd46 <__hexdig_fun>
 800be10:	2800      	cmp	r0, #0
 800be12:	d1f8      	bne.n	800be06 <__gethex+0x96>
 800be14:	1b73      	subs	r3, r6, r5
 800be16:	009e      	lsls	r6, r3, #2
 800be18:	e004      	b.n	800be24 <__gethex+0xb4>
 800be1a:	2400      	movs	r4, #0
 800be1c:	4626      	mov	r6, r4
 800be1e:	e7e1      	b.n	800bde4 <__gethex+0x74>
 800be20:	2e00      	cmp	r6, #0
 800be22:	d1f7      	bne.n	800be14 <__gethex+0xa4>
 800be24:	782b      	ldrb	r3, [r5, #0]
 800be26:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800be2a:	2b50      	cmp	r3, #80	; 0x50
 800be2c:	d13d      	bne.n	800beaa <__gethex+0x13a>
 800be2e:	786b      	ldrb	r3, [r5, #1]
 800be30:	2b2b      	cmp	r3, #43	; 0x2b
 800be32:	d02f      	beq.n	800be94 <__gethex+0x124>
 800be34:	2b2d      	cmp	r3, #45	; 0x2d
 800be36:	d031      	beq.n	800be9c <__gethex+0x12c>
 800be38:	f04f 0b00 	mov.w	fp, #0
 800be3c:	1c69      	adds	r1, r5, #1
 800be3e:	7808      	ldrb	r0, [r1, #0]
 800be40:	f7ff ff81 	bl	800bd46 <__hexdig_fun>
 800be44:	1e42      	subs	r2, r0, #1
 800be46:	b2d2      	uxtb	r2, r2
 800be48:	2a18      	cmp	r2, #24
 800be4a:	d82e      	bhi.n	800beaa <__gethex+0x13a>
 800be4c:	f1a0 0210 	sub.w	r2, r0, #16
 800be50:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800be54:	f7ff ff77 	bl	800bd46 <__hexdig_fun>
 800be58:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800be5c:	fa5f fc8c 	uxtb.w	ip, ip
 800be60:	f1bc 0f18 	cmp.w	ip, #24
 800be64:	d91d      	bls.n	800bea2 <__gethex+0x132>
 800be66:	f1bb 0f00 	cmp.w	fp, #0
 800be6a:	d000      	beq.n	800be6e <__gethex+0xfe>
 800be6c:	4252      	negs	r2, r2
 800be6e:	4416      	add	r6, r2
 800be70:	f8ca 1000 	str.w	r1, [sl]
 800be74:	b1dc      	cbz	r4, 800beae <__gethex+0x13e>
 800be76:	9b01      	ldr	r3, [sp, #4]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	bf14      	ite	ne
 800be7c:	f04f 0800 	movne.w	r8, #0
 800be80:	f04f 0806 	moveq.w	r8, #6
 800be84:	4640      	mov	r0, r8
 800be86:	b005      	add	sp, #20
 800be88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be8c:	4645      	mov	r5, r8
 800be8e:	4626      	mov	r6, r4
 800be90:	2401      	movs	r4, #1
 800be92:	e7c7      	b.n	800be24 <__gethex+0xb4>
 800be94:	f04f 0b00 	mov.w	fp, #0
 800be98:	1ca9      	adds	r1, r5, #2
 800be9a:	e7d0      	b.n	800be3e <__gethex+0xce>
 800be9c:	f04f 0b01 	mov.w	fp, #1
 800bea0:	e7fa      	b.n	800be98 <__gethex+0x128>
 800bea2:	230a      	movs	r3, #10
 800bea4:	fb03 0002 	mla	r0, r3, r2, r0
 800bea8:	e7d0      	b.n	800be4c <__gethex+0xdc>
 800beaa:	4629      	mov	r1, r5
 800beac:	e7e0      	b.n	800be70 <__gethex+0x100>
 800beae:	4621      	mov	r1, r4
 800beb0:	eba5 0308 	sub.w	r3, r5, r8
 800beb4:	3b01      	subs	r3, #1
 800beb6:	2b07      	cmp	r3, #7
 800beb8:	dc0a      	bgt.n	800bed0 <__gethex+0x160>
 800beba:	4648      	mov	r0, r9
 800bebc:	f7fd ff38 	bl	8009d30 <_Balloc>
 800bec0:	4604      	mov	r4, r0
 800bec2:	b940      	cbnz	r0, 800bed6 <__gethex+0x166>
 800bec4:	4602      	mov	r2, r0
 800bec6:	21e4      	movs	r1, #228	; 0xe4
 800bec8:	4b61      	ldr	r3, [pc, #388]	; (800c050 <__gethex+0x2e0>)
 800beca:	4862      	ldr	r0, [pc, #392]	; (800c054 <__gethex+0x2e4>)
 800becc:	f7ff feb6 	bl	800bc3c <__assert_func>
 800bed0:	3101      	adds	r1, #1
 800bed2:	105b      	asrs	r3, r3, #1
 800bed4:	e7ef      	b.n	800beb6 <__gethex+0x146>
 800bed6:	2300      	movs	r3, #0
 800bed8:	469b      	mov	fp, r3
 800beda:	f100 0a14 	add.w	sl, r0, #20
 800bede:	f8cd a004 	str.w	sl, [sp, #4]
 800bee2:	45a8      	cmp	r8, r5
 800bee4:	d344      	bcc.n	800bf70 <__gethex+0x200>
 800bee6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800beea:	4658      	mov	r0, fp
 800beec:	f848 bb04 	str.w	fp, [r8], #4
 800bef0:	eba8 080a 	sub.w	r8, r8, sl
 800bef4:	ea4f 02a8 	mov.w	r2, r8, asr #2
 800bef8:	6122      	str	r2, [r4, #16]
 800befa:	ea4f 1842 	mov.w	r8, r2, lsl #5
 800befe:	f7fe f809 	bl	8009f14 <__hi0bits>
 800bf02:	683d      	ldr	r5, [r7, #0]
 800bf04:	eba8 0800 	sub.w	r8, r8, r0
 800bf08:	45a8      	cmp	r8, r5
 800bf0a:	dd59      	ble.n	800bfc0 <__gethex+0x250>
 800bf0c:	eba8 0805 	sub.w	r8, r8, r5
 800bf10:	4641      	mov	r1, r8
 800bf12:	4620      	mov	r0, r4
 800bf14:	f7fe fb87 	bl	800a626 <__any_on>
 800bf18:	4683      	mov	fp, r0
 800bf1a:	b1b8      	cbz	r0, 800bf4c <__gethex+0x1dc>
 800bf1c:	f04f 0b01 	mov.w	fp, #1
 800bf20:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800bf24:	1159      	asrs	r1, r3, #5
 800bf26:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bf2a:	f003 021f 	and.w	r2, r3, #31
 800bf2e:	fa0b f202 	lsl.w	r2, fp, r2
 800bf32:	420a      	tst	r2, r1
 800bf34:	d00a      	beq.n	800bf4c <__gethex+0x1dc>
 800bf36:	455b      	cmp	r3, fp
 800bf38:	dd06      	ble.n	800bf48 <__gethex+0x1d8>
 800bf3a:	4620      	mov	r0, r4
 800bf3c:	f1a8 0102 	sub.w	r1, r8, #2
 800bf40:	f7fe fb71 	bl	800a626 <__any_on>
 800bf44:	2800      	cmp	r0, #0
 800bf46:	d138      	bne.n	800bfba <__gethex+0x24a>
 800bf48:	f04f 0b02 	mov.w	fp, #2
 800bf4c:	4641      	mov	r1, r8
 800bf4e:	4620      	mov	r0, r4
 800bf50:	f7ff fea6 	bl	800bca0 <rshift>
 800bf54:	4446      	add	r6, r8
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	42b3      	cmp	r3, r6
 800bf5a:	da41      	bge.n	800bfe0 <__gethex+0x270>
 800bf5c:	4621      	mov	r1, r4
 800bf5e:	4648      	mov	r0, r9
 800bf60:	f7fd ff26 	bl	8009db0 <_Bfree>
 800bf64:	2300      	movs	r3, #0
 800bf66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf68:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800bf6c:	6013      	str	r3, [r2, #0]
 800bf6e:	e789      	b.n	800be84 <__gethex+0x114>
 800bf70:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800bf74:	2a2e      	cmp	r2, #46	; 0x2e
 800bf76:	d014      	beq.n	800bfa2 <__gethex+0x232>
 800bf78:	2b20      	cmp	r3, #32
 800bf7a:	d106      	bne.n	800bf8a <__gethex+0x21a>
 800bf7c:	9b01      	ldr	r3, [sp, #4]
 800bf7e:	f843 bb04 	str.w	fp, [r3], #4
 800bf82:	f04f 0b00 	mov.w	fp, #0
 800bf86:	9301      	str	r3, [sp, #4]
 800bf88:	465b      	mov	r3, fp
 800bf8a:	7828      	ldrb	r0, [r5, #0]
 800bf8c:	9303      	str	r3, [sp, #12]
 800bf8e:	f7ff feda 	bl	800bd46 <__hexdig_fun>
 800bf92:	9b03      	ldr	r3, [sp, #12]
 800bf94:	f000 000f 	and.w	r0, r0, #15
 800bf98:	4098      	lsls	r0, r3
 800bf9a:	ea4b 0b00 	orr.w	fp, fp, r0
 800bf9e:	3304      	adds	r3, #4
 800bfa0:	e79f      	b.n	800bee2 <__gethex+0x172>
 800bfa2:	45a8      	cmp	r8, r5
 800bfa4:	d8e8      	bhi.n	800bf78 <__gethex+0x208>
 800bfa6:	2201      	movs	r2, #1
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	4928      	ldr	r1, [pc, #160]	; (800c04c <__gethex+0x2dc>)
 800bfac:	9303      	str	r3, [sp, #12]
 800bfae:	f7ff fdec 	bl	800bb8a <strncmp>
 800bfb2:	9b03      	ldr	r3, [sp, #12]
 800bfb4:	2800      	cmp	r0, #0
 800bfb6:	d1df      	bne.n	800bf78 <__gethex+0x208>
 800bfb8:	e793      	b.n	800bee2 <__gethex+0x172>
 800bfba:	f04f 0b03 	mov.w	fp, #3
 800bfbe:	e7c5      	b.n	800bf4c <__gethex+0x1dc>
 800bfc0:	da0b      	bge.n	800bfda <__gethex+0x26a>
 800bfc2:	eba5 0808 	sub.w	r8, r5, r8
 800bfc6:	4621      	mov	r1, r4
 800bfc8:	4642      	mov	r2, r8
 800bfca:	4648      	mov	r0, r9
 800bfcc:	f7fe f908 	bl	800a1e0 <__lshift>
 800bfd0:	4604      	mov	r4, r0
 800bfd2:	eba6 0608 	sub.w	r6, r6, r8
 800bfd6:	f100 0a14 	add.w	sl, r0, #20
 800bfda:	f04f 0b00 	mov.w	fp, #0
 800bfde:	e7ba      	b.n	800bf56 <__gethex+0x1e6>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	42b3      	cmp	r3, r6
 800bfe4:	dd74      	ble.n	800c0d0 <__gethex+0x360>
 800bfe6:	1b9e      	subs	r6, r3, r6
 800bfe8:	42b5      	cmp	r5, r6
 800bfea:	dc35      	bgt.n	800c058 <__gethex+0x2e8>
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	2b02      	cmp	r3, #2
 800bff0:	d023      	beq.n	800c03a <__gethex+0x2ca>
 800bff2:	2b03      	cmp	r3, #3
 800bff4:	d025      	beq.n	800c042 <__gethex+0x2d2>
 800bff6:	2b01      	cmp	r3, #1
 800bff8:	d115      	bne.n	800c026 <__gethex+0x2b6>
 800bffa:	42b5      	cmp	r5, r6
 800bffc:	d113      	bne.n	800c026 <__gethex+0x2b6>
 800bffe:	2d01      	cmp	r5, #1
 800c000:	d10b      	bne.n	800c01a <__gethex+0x2aa>
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	9a02      	ldr	r2, [sp, #8]
 800c006:	f04f 0862 	mov.w	r8, #98	; 0x62
 800c00a:	6013      	str	r3, [r2, #0]
 800c00c:	2301      	movs	r3, #1
 800c00e:	6123      	str	r3, [r4, #16]
 800c010:	f8ca 3000 	str.w	r3, [sl]
 800c014:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c016:	601c      	str	r4, [r3, #0]
 800c018:	e734      	b.n	800be84 <__gethex+0x114>
 800c01a:	4620      	mov	r0, r4
 800c01c:	1e69      	subs	r1, r5, #1
 800c01e:	f7fe fb02 	bl	800a626 <__any_on>
 800c022:	2800      	cmp	r0, #0
 800c024:	d1ed      	bne.n	800c002 <__gethex+0x292>
 800c026:	4621      	mov	r1, r4
 800c028:	4648      	mov	r0, r9
 800c02a:	f7fd fec1 	bl	8009db0 <_Bfree>
 800c02e:	2300      	movs	r3, #0
 800c030:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c032:	f04f 0850 	mov.w	r8, #80	; 0x50
 800c036:	6013      	str	r3, [r2, #0]
 800c038:	e724      	b.n	800be84 <__gethex+0x114>
 800c03a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d1f2      	bne.n	800c026 <__gethex+0x2b6>
 800c040:	e7df      	b.n	800c002 <__gethex+0x292>
 800c042:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c044:	2b00      	cmp	r3, #0
 800c046:	d1dc      	bne.n	800c002 <__gethex+0x292>
 800c048:	e7ed      	b.n	800c026 <__gethex+0x2b6>
 800c04a:	bf00      	nop
 800c04c:	0800f9a4 	.word	0x0800f9a4
 800c050:	0800f83b 	.word	0x0800f83b
 800c054:	0800fb4e 	.word	0x0800fb4e
 800c058:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800c05c:	f1bb 0f00 	cmp.w	fp, #0
 800c060:	d133      	bne.n	800c0ca <__gethex+0x35a>
 800c062:	f1b8 0f00 	cmp.w	r8, #0
 800c066:	d004      	beq.n	800c072 <__gethex+0x302>
 800c068:	4641      	mov	r1, r8
 800c06a:	4620      	mov	r0, r4
 800c06c:	f7fe fadb 	bl	800a626 <__any_on>
 800c070:	4683      	mov	fp, r0
 800c072:	2301      	movs	r3, #1
 800c074:	ea4f 1268 	mov.w	r2, r8, asr #5
 800c078:	f008 081f 	and.w	r8, r8, #31
 800c07c:	fa03 f308 	lsl.w	r3, r3, r8
 800c080:	f04f 0802 	mov.w	r8, #2
 800c084:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c088:	4631      	mov	r1, r6
 800c08a:	4213      	tst	r3, r2
 800c08c:	4620      	mov	r0, r4
 800c08e:	bf18      	it	ne
 800c090:	f04b 0b02 	orrne.w	fp, fp, #2
 800c094:	1bad      	subs	r5, r5, r6
 800c096:	f7ff fe03 	bl	800bca0 <rshift>
 800c09a:	687e      	ldr	r6, [r7, #4]
 800c09c:	f1bb 0f00 	cmp.w	fp, #0
 800c0a0:	d04a      	beq.n	800c138 <__gethex+0x3c8>
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	2b02      	cmp	r3, #2
 800c0a6:	d016      	beq.n	800c0d6 <__gethex+0x366>
 800c0a8:	2b03      	cmp	r3, #3
 800c0aa:	d018      	beq.n	800c0de <__gethex+0x36e>
 800c0ac:	2b01      	cmp	r3, #1
 800c0ae:	d109      	bne.n	800c0c4 <__gethex+0x354>
 800c0b0:	f01b 0f02 	tst.w	fp, #2
 800c0b4:	d006      	beq.n	800c0c4 <__gethex+0x354>
 800c0b6:	f8da 3000 	ldr.w	r3, [sl]
 800c0ba:	ea4b 0b03 	orr.w	fp, fp, r3
 800c0be:	f01b 0f01 	tst.w	fp, #1
 800c0c2:	d10f      	bne.n	800c0e4 <__gethex+0x374>
 800c0c4:	f048 0810 	orr.w	r8, r8, #16
 800c0c8:	e036      	b.n	800c138 <__gethex+0x3c8>
 800c0ca:	f04f 0b01 	mov.w	fp, #1
 800c0ce:	e7d0      	b.n	800c072 <__gethex+0x302>
 800c0d0:	f04f 0801 	mov.w	r8, #1
 800c0d4:	e7e2      	b.n	800c09c <__gethex+0x32c>
 800c0d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0d8:	f1c3 0301 	rsb	r3, r3, #1
 800c0dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800c0de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d0ef      	beq.n	800c0c4 <__gethex+0x354>
 800c0e4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c0e8:	f104 0214 	add.w	r2, r4, #20
 800c0ec:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800c0f0:	9301      	str	r3, [sp, #4]
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800c0f8:	4694      	mov	ip, r2
 800c0fa:	f852 1b04 	ldr.w	r1, [r2], #4
 800c0fe:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800c102:	d01e      	beq.n	800c142 <__gethex+0x3d2>
 800c104:	3101      	adds	r1, #1
 800c106:	f8cc 1000 	str.w	r1, [ip]
 800c10a:	f1b8 0f02 	cmp.w	r8, #2
 800c10e:	f104 0214 	add.w	r2, r4, #20
 800c112:	d13d      	bne.n	800c190 <__gethex+0x420>
 800c114:	683b      	ldr	r3, [r7, #0]
 800c116:	3b01      	subs	r3, #1
 800c118:	42ab      	cmp	r3, r5
 800c11a:	d10b      	bne.n	800c134 <__gethex+0x3c4>
 800c11c:	2301      	movs	r3, #1
 800c11e:	1169      	asrs	r1, r5, #5
 800c120:	f005 051f 	and.w	r5, r5, #31
 800c124:	fa03 f505 	lsl.w	r5, r3, r5
 800c128:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c12c:	421d      	tst	r5, r3
 800c12e:	bf18      	it	ne
 800c130:	f04f 0801 	movne.w	r8, #1
 800c134:	f048 0820 	orr.w	r8, r8, #32
 800c138:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c13a:	601c      	str	r4, [r3, #0]
 800c13c:	9b02      	ldr	r3, [sp, #8]
 800c13e:	601e      	str	r6, [r3, #0]
 800c140:	e6a0      	b.n	800be84 <__gethex+0x114>
 800c142:	4290      	cmp	r0, r2
 800c144:	f842 3c04 	str.w	r3, [r2, #-4]
 800c148:	d8d6      	bhi.n	800c0f8 <__gethex+0x388>
 800c14a:	68a2      	ldr	r2, [r4, #8]
 800c14c:	4593      	cmp	fp, r2
 800c14e:	db17      	blt.n	800c180 <__gethex+0x410>
 800c150:	6861      	ldr	r1, [r4, #4]
 800c152:	4648      	mov	r0, r9
 800c154:	3101      	adds	r1, #1
 800c156:	f7fd fdeb 	bl	8009d30 <_Balloc>
 800c15a:	4682      	mov	sl, r0
 800c15c:	b918      	cbnz	r0, 800c166 <__gethex+0x3f6>
 800c15e:	4602      	mov	r2, r0
 800c160:	2184      	movs	r1, #132	; 0x84
 800c162:	4b1a      	ldr	r3, [pc, #104]	; (800c1cc <__gethex+0x45c>)
 800c164:	e6b1      	b.n	800beca <__gethex+0x15a>
 800c166:	6922      	ldr	r2, [r4, #16]
 800c168:	f104 010c 	add.w	r1, r4, #12
 800c16c:	3202      	adds	r2, #2
 800c16e:	0092      	lsls	r2, r2, #2
 800c170:	300c      	adds	r0, #12
 800c172:	f7ff fd4f 	bl	800bc14 <memcpy>
 800c176:	4621      	mov	r1, r4
 800c178:	4648      	mov	r0, r9
 800c17a:	f7fd fe19 	bl	8009db0 <_Bfree>
 800c17e:	4654      	mov	r4, sl
 800c180:	6922      	ldr	r2, [r4, #16]
 800c182:	1c51      	adds	r1, r2, #1
 800c184:	6121      	str	r1, [r4, #16]
 800c186:	2101      	movs	r1, #1
 800c188:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800c18c:	6151      	str	r1, [r2, #20]
 800c18e:	e7bc      	b.n	800c10a <__gethex+0x39a>
 800c190:	6921      	ldr	r1, [r4, #16]
 800c192:	4559      	cmp	r1, fp
 800c194:	dd0b      	ble.n	800c1ae <__gethex+0x43e>
 800c196:	2101      	movs	r1, #1
 800c198:	4620      	mov	r0, r4
 800c19a:	f7ff fd81 	bl	800bca0 <rshift>
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	3601      	adds	r6, #1
 800c1a2:	42b3      	cmp	r3, r6
 800c1a4:	f6ff aeda 	blt.w	800bf5c <__gethex+0x1ec>
 800c1a8:	f04f 0801 	mov.w	r8, #1
 800c1ac:	e7c2      	b.n	800c134 <__gethex+0x3c4>
 800c1ae:	f015 051f 	ands.w	r5, r5, #31
 800c1b2:	d0f9      	beq.n	800c1a8 <__gethex+0x438>
 800c1b4:	9b01      	ldr	r3, [sp, #4]
 800c1b6:	f1c5 0520 	rsb	r5, r5, #32
 800c1ba:	441a      	add	r2, r3
 800c1bc:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800c1c0:	f7fd fea8 	bl	8009f14 <__hi0bits>
 800c1c4:	42a8      	cmp	r0, r5
 800c1c6:	dbe6      	blt.n	800c196 <__gethex+0x426>
 800c1c8:	e7ee      	b.n	800c1a8 <__gethex+0x438>
 800c1ca:	bf00      	nop
 800c1cc:	0800f83b 	.word	0x0800f83b

0800c1d0 <L_shift>:
 800c1d0:	f1c2 0208 	rsb	r2, r2, #8
 800c1d4:	0092      	lsls	r2, r2, #2
 800c1d6:	b570      	push	{r4, r5, r6, lr}
 800c1d8:	f1c2 0620 	rsb	r6, r2, #32
 800c1dc:	6843      	ldr	r3, [r0, #4]
 800c1de:	6804      	ldr	r4, [r0, #0]
 800c1e0:	fa03 f506 	lsl.w	r5, r3, r6
 800c1e4:	432c      	orrs	r4, r5
 800c1e6:	40d3      	lsrs	r3, r2
 800c1e8:	6004      	str	r4, [r0, #0]
 800c1ea:	f840 3f04 	str.w	r3, [r0, #4]!
 800c1ee:	4288      	cmp	r0, r1
 800c1f0:	d3f4      	bcc.n	800c1dc <L_shift+0xc>
 800c1f2:	bd70      	pop	{r4, r5, r6, pc}

0800c1f4 <__match>:
 800c1f4:	b530      	push	{r4, r5, lr}
 800c1f6:	6803      	ldr	r3, [r0, #0]
 800c1f8:	3301      	adds	r3, #1
 800c1fa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c1fe:	b914      	cbnz	r4, 800c206 <__match+0x12>
 800c200:	6003      	str	r3, [r0, #0]
 800c202:	2001      	movs	r0, #1
 800c204:	bd30      	pop	{r4, r5, pc}
 800c206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c20a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c20e:	2d19      	cmp	r5, #25
 800c210:	bf98      	it	ls
 800c212:	3220      	addls	r2, #32
 800c214:	42a2      	cmp	r2, r4
 800c216:	d0f0      	beq.n	800c1fa <__match+0x6>
 800c218:	2000      	movs	r0, #0
 800c21a:	e7f3      	b.n	800c204 <__match+0x10>

0800c21c <__hexnan>:
 800c21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c220:	2500      	movs	r5, #0
 800c222:	680b      	ldr	r3, [r1, #0]
 800c224:	4682      	mov	sl, r0
 800c226:	115e      	asrs	r6, r3, #5
 800c228:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c22c:	f013 031f 	ands.w	r3, r3, #31
 800c230:	bf18      	it	ne
 800c232:	3604      	addne	r6, #4
 800c234:	1f37      	subs	r7, r6, #4
 800c236:	4690      	mov	r8, r2
 800c238:	46b9      	mov	r9, r7
 800c23a:	463c      	mov	r4, r7
 800c23c:	46ab      	mov	fp, r5
 800c23e:	b087      	sub	sp, #28
 800c240:	6801      	ldr	r1, [r0, #0]
 800c242:	9301      	str	r3, [sp, #4]
 800c244:	f846 5c04 	str.w	r5, [r6, #-4]
 800c248:	9502      	str	r5, [sp, #8]
 800c24a:	784a      	ldrb	r2, [r1, #1]
 800c24c:	1c4b      	adds	r3, r1, #1
 800c24e:	9303      	str	r3, [sp, #12]
 800c250:	b342      	cbz	r2, 800c2a4 <__hexnan+0x88>
 800c252:	4610      	mov	r0, r2
 800c254:	9105      	str	r1, [sp, #20]
 800c256:	9204      	str	r2, [sp, #16]
 800c258:	f7ff fd75 	bl	800bd46 <__hexdig_fun>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d14f      	bne.n	800c300 <__hexnan+0xe4>
 800c260:	9a04      	ldr	r2, [sp, #16]
 800c262:	9905      	ldr	r1, [sp, #20]
 800c264:	2a20      	cmp	r2, #32
 800c266:	d818      	bhi.n	800c29a <__hexnan+0x7e>
 800c268:	9b02      	ldr	r3, [sp, #8]
 800c26a:	459b      	cmp	fp, r3
 800c26c:	dd13      	ble.n	800c296 <__hexnan+0x7a>
 800c26e:	454c      	cmp	r4, r9
 800c270:	d206      	bcs.n	800c280 <__hexnan+0x64>
 800c272:	2d07      	cmp	r5, #7
 800c274:	dc04      	bgt.n	800c280 <__hexnan+0x64>
 800c276:	462a      	mov	r2, r5
 800c278:	4649      	mov	r1, r9
 800c27a:	4620      	mov	r0, r4
 800c27c:	f7ff ffa8 	bl	800c1d0 <L_shift>
 800c280:	4544      	cmp	r4, r8
 800c282:	d950      	bls.n	800c326 <__hexnan+0x10a>
 800c284:	2300      	movs	r3, #0
 800c286:	f1a4 0904 	sub.w	r9, r4, #4
 800c28a:	f844 3c04 	str.w	r3, [r4, #-4]
 800c28e:	461d      	mov	r5, r3
 800c290:	464c      	mov	r4, r9
 800c292:	f8cd b008 	str.w	fp, [sp, #8]
 800c296:	9903      	ldr	r1, [sp, #12]
 800c298:	e7d7      	b.n	800c24a <__hexnan+0x2e>
 800c29a:	2a29      	cmp	r2, #41	; 0x29
 800c29c:	d155      	bne.n	800c34a <__hexnan+0x12e>
 800c29e:	3102      	adds	r1, #2
 800c2a0:	f8ca 1000 	str.w	r1, [sl]
 800c2a4:	f1bb 0f00 	cmp.w	fp, #0
 800c2a8:	d04f      	beq.n	800c34a <__hexnan+0x12e>
 800c2aa:	454c      	cmp	r4, r9
 800c2ac:	d206      	bcs.n	800c2bc <__hexnan+0xa0>
 800c2ae:	2d07      	cmp	r5, #7
 800c2b0:	dc04      	bgt.n	800c2bc <__hexnan+0xa0>
 800c2b2:	462a      	mov	r2, r5
 800c2b4:	4649      	mov	r1, r9
 800c2b6:	4620      	mov	r0, r4
 800c2b8:	f7ff ff8a 	bl	800c1d0 <L_shift>
 800c2bc:	4544      	cmp	r4, r8
 800c2be:	d934      	bls.n	800c32a <__hexnan+0x10e>
 800c2c0:	4623      	mov	r3, r4
 800c2c2:	f1a8 0204 	sub.w	r2, r8, #4
 800c2c6:	f853 1b04 	ldr.w	r1, [r3], #4
 800c2ca:	429f      	cmp	r7, r3
 800c2cc:	f842 1f04 	str.w	r1, [r2, #4]!
 800c2d0:	d2f9      	bcs.n	800c2c6 <__hexnan+0xaa>
 800c2d2:	1b3b      	subs	r3, r7, r4
 800c2d4:	f023 0303 	bic.w	r3, r3, #3
 800c2d8:	3304      	adds	r3, #4
 800c2da:	3e03      	subs	r6, #3
 800c2dc:	3401      	adds	r4, #1
 800c2de:	42a6      	cmp	r6, r4
 800c2e0:	bf38      	it	cc
 800c2e2:	2304      	movcc	r3, #4
 800c2e4:	2200      	movs	r2, #0
 800c2e6:	4443      	add	r3, r8
 800c2e8:	f843 2b04 	str.w	r2, [r3], #4
 800c2ec:	429f      	cmp	r7, r3
 800c2ee:	d2fb      	bcs.n	800c2e8 <__hexnan+0xcc>
 800c2f0:	683b      	ldr	r3, [r7, #0]
 800c2f2:	b91b      	cbnz	r3, 800c2fc <__hexnan+0xe0>
 800c2f4:	4547      	cmp	r7, r8
 800c2f6:	d126      	bne.n	800c346 <__hexnan+0x12a>
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	603b      	str	r3, [r7, #0]
 800c2fc:	2005      	movs	r0, #5
 800c2fe:	e025      	b.n	800c34c <__hexnan+0x130>
 800c300:	3501      	adds	r5, #1
 800c302:	2d08      	cmp	r5, #8
 800c304:	f10b 0b01 	add.w	fp, fp, #1
 800c308:	dd06      	ble.n	800c318 <__hexnan+0xfc>
 800c30a:	4544      	cmp	r4, r8
 800c30c:	d9c3      	bls.n	800c296 <__hexnan+0x7a>
 800c30e:	2300      	movs	r3, #0
 800c310:	2501      	movs	r5, #1
 800c312:	f844 3c04 	str.w	r3, [r4, #-4]
 800c316:	3c04      	subs	r4, #4
 800c318:	6822      	ldr	r2, [r4, #0]
 800c31a:	f000 000f 	and.w	r0, r0, #15
 800c31e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c322:	6020      	str	r0, [r4, #0]
 800c324:	e7b7      	b.n	800c296 <__hexnan+0x7a>
 800c326:	2508      	movs	r5, #8
 800c328:	e7b5      	b.n	800c296 <__hexnan+0x7a>
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d0df      	beq.n	800c2f0 <__hexnan+0xd4>
 800c330:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c334:	f1c3 0320 	rsb	r3, r3, #32
 800c338:	40da      	lsrs	r2, r3
 800c33a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c33e:	4013      	ands	r3, r2
 800c340:	f846 3c04 	str.w	r3, [r6, #-4]
 800c344:	e7d4      	b.n	800c2f0 <__hexnan+0xd4>
 800c346:	3f04      	subs	r7, #4
 800c348:	e7d2      	b.n	800c2f0 <__hexnan+0xd4>
 800c34a:	2004      	movs	r0, #4
 800c34c:	b007      	add	sp, #28
 800c34e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c352 <__ascii_mbtowc>:
 800c352:	b082      	sub	sp, #8
 800c354:	b901      	cbnz	r1, 800c358 <__ascii_mbtowc+0x6>
 800c356:	a901      	add	r1, sp, #4
 800c358:	b142      	cbz	r2, 800c36c <__ascii_mbtowc+0x1a>
 800c35a:	b14b      	cbz	r3, 800c370 <__ascii_mbtowc+0x1e>
 800c35c:	7813      	ldrb	r3, [r2, #0]
 800c35e:	600b      	str	r3, [r1, #0]
 800c360:	7812      	ldrb	r2, [r2, #0]
 800c362:	1e10      	subs	r0, r2, #0
 800c364:	bf18      	it	ne
 800c366:	2001      	movne	r0, #1
 800c368:	b002      	add	sp, #8
 800c36a:	4770      	bx	lr
 800c36c:	4610      	mov	r0, r2
 800c36e:	e7fb      	b.n	800c368 <__ascii_mbtowc+0x16>
 800c370:	f06f 0001 	mvn.w	r0, #1
 800c374:	e7f8      	b.n	800c368 <__ascii_mbtowc+0x16>

0800c376 <_realloc_r>:
 800c376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c37a:	4680      	mov	r8, r0
 800c37c:	4614      	mov	r4, r2
 800c37e:	460e      	mov	r6, r1
 800c380:	b921      	cbnz	r1, 800c38c <_realloc_r+0x16>
 800c382:	4611      	mov	r1, r2
 800c384:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c388:	f7fd bc46 	b.w	8009c18 <_malloc_r>
 800c38c:	b92a      	cbnz	r2, 800c39a <_realloc_r+0x24>
 800c38e:	f7fd fbd3 	bl	8009b38 <_free_r>
 800c392:	4625      	mov	r5, r4
 800c394:	4628      	mov	r0, r5
 800c396:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c39a:	f000 f842 	bl	800c422 <_malloc_usable_size_r>
 800c39e:	4284      	cmp	r4, r0
 800c3a0:	4607      	mov	r7, r0
 800c3a2:	d802      	bhi.n	800c3aa <_realloc_r+0x34>
 800c3a4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c3a8:	d812      	bhi.n	800c3d0 <_realloc_r+0x5a>
 800c3aa:	4621      	mov	r1, r4
 800c3ac:	4640      	mov	r0, r8
 800c3ae:	f7fd fc33 	bl	8009c18 <_malloc_r>
 800c3b2:	4605      	mov	r5, r0
 800c3b4:	2800      	cmp	r0, #0
 800c3b6:	d0ed      	beq.n	800c394 <_realloc_r+0x1e>
 800c3b8:	42bc      	cmp	r4, r7
 800c3ba:	4622      	mov	r2, r4
 800c3bc:	4631      	mov	r1, r6
 800c3be:	bf28      	it	cs
 800c3c0:	463a      	movcs	r2, r7
 800c3c2:	f7ff fc27 	bl	800bc14 <memcpy>
 800c3c6:	4631      	mov	r1, r6
 800c3c8:	4640      	mov	r0, r8
 800c3ca:	f7fd fbb5 	bl	8009b38 <_free_r>
 800c3ce:	e7e1      	b.n	800c394 <_realloc_r+0x1e>
 800c3d0:	4635      	mov	r5, r6
 800c3d2:	e7df      	b.n	800c394 <_realloc_r+0x1e>

0800c3d4 <__ascii_wctomb>:
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	4608      	mov	r0, r1
 800c3d8:	b141      	cbz	r1, 800c3ec <__ascii_wctomb+0x18>
 800c3da:	2aff      	cmp	r2, #255	; 0xff
 800c3dc:	d904      	bls.n	800c3e8 <__ascii_wctomb+0x14>
 800c3de:	228a      	movs	r2, #138	; 0x8a
 800c3e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c3e4:	601a      	str	r2, [r3, #0]
 800c3e6:	4770      	bx	lr
 800c3e8:	2001      	movs	r0, #1
 800c3ea:	700a      	strb	r2, [r1, #0]
 800c3ec:	4770      	bx	lr
	...

0800c3f0 <fiprintf>:
 800c3f0:	b40e      	push	{r1, r2, r3}
 800c3f2:	b503      	push	{r0, r1, lr}
 800c3f4:	4601      	mov	r1, r0
 800c3f6:	ab03      	add	r3, sp, #12
 800c3f8:	4805      	ldr	r0, [pc, #20]	; (800c410 <fiprintf+0x20>)
 800c3fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c3fe:	6800      	ldr	r0, [r0, #0]
 800c400:	9301      	str	r3, [sp, #4]
 800c402:	f7ff f94f 	bl	800b6a4 <_vfiprintf_r>
 800c406:	b002      	add	sp, #8
 800c408:	f85d eb04 	ldr.w	lr, [sp], #4
 800c40c:	b003      	add	sp, #12
 800c40e:	4770      	bx	lr
 800c410:	200000f8 	.word	0x200000f8

0800c414 <abort>:
 800c414:	2006      	movs	r0, #6
 800c416:	b508      	push	{r3, lr}
 800c418:	f000 f834 	bl	800c484 <raise>
 800c41c:	2001      	movs	r0, #1
 800c41e:	f7f7 faeb 	bl	80039f8 <_exit>

0800c422 <_malloc_usable_size_r>:
 800c422:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c426:	1f18      	subs	r0, r3, #4
 800c428:	2b00      	cmp	r3, #0
 800c42a:	bfbc      	itt	lt
 800c42c:	580b      	ldrlt	r3, [r1, r0]
 800c42e:	18c0      	addlt	r0, r0, r3
 800c430:	4770      	bx	lr

0800c432 <_raise_r>:
 800c432:	291f      	cmp	r1, #31
 800c434:	b538      	push	{r3, r4, r5, lr}
 800c436:	4604      	mov	r4, r0
 800c438:	460d      	mov	r5, r1
 800c43a:	d904      	bls.n	800c446 <_raise_r+0x14>
 800c43c:	2316      	movs	r3, #22
 800c43e:	6003      	str	r3, [r0, #0]
 800c440:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c444:	bd38      	pop	{r3, r4, r5, pc}
 800c446:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c448:	b112      	cbz	r2, 800c450 <_raise_r+0x1e>
 800c44a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c44e:	b94b      	cbnz	r3, 800c464 <_raise_r+0x32>
 800c450:	4620      	mov	r0, r4
 800c452:	f000 f831 	bl	800c4b8 <_getpid_r>
 800c456:	462a      	mov	r2, r5
 800c458:	4601      	mov	r1, r0
 800c45a:	4620      	mov	r0, r4
 800c45c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c460:	f000 b818 	b.w	800c494 <_kill_r>
 800c464:	2b01      	cmp	r3, #1
 800c466:	d00a      	beq.n	800c47e <_raise_r+0x4c>
 800c468:	1c59      	adds	r1, r3, #1
 800c46a:	d103      	bne.n	800c474 <_raise_r+0x42>
 800c46c:	2316      	movs	r3, #22
 800c46e:	6003      	str	r3, [r0, #0]
 800c470:	2001      	movs	r0, #1
 800c472:	e7e7      	b.n	800c444 <_raise_r+0x12>
 800c474:	2400      	movs	r4, #0
 800c476:	4628      	mov	r0, r5
 800c478:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800c47c:	4798      	blx	r3
 800c47e:	2000      	movs	r0, #0
 800c480:	e7e0      	b.n	800c444 <_raise_r+0x12>
	...

0800c484 <raise>:
 800c484:	4b02      	ldr	r3, [pc, #8]	; (800c490 <raise+0xc>)
 800c486:	4601      	mov	r1, r0
 800c488:	6818      	ldr	r0, [r3, #0]
 800c48a:	f7ff bfd2 	b.w	800c432 <_raise_r>
 800c48e:	bf00      	nop
 800c490:	200000f8 	.word	0x200000f8

0800c494 <_kill_r>:
 800c494:	b538      	push	{r3, r4, r5, lr}
 800c496:	2300      	movs	r3, #0
 800c498:	4d06      	ldr	r5, [pc, #24]	; (800c4b4 <_kill_r+0x20>)
 800c49a:	4604      	mov	r4, r0
 800c49c:	4608      	mov	r0, r1
 800c49e:	4611      	mov	r1, r2
 800c4a0:	602b      	str	r3, [r5, #0]
 800c4a2:	f7f7 fa99 	bl	80039d8 <_kill>
 800c4a6:	1c43      	adds	r3, r0, #1
 800c4a8:	d102      	bne.n	800c4b0 <_kill_r+0x1c>
 800c4aa:	682b      	ldr	r3, [r5, #0]
 800c4ac:	b103      	cbz	r3, 800c4b0 <_kill_r+0x1c>
 800c4ae:	6023      	str	r3, [r4, #0]
 800c4b0:	bd38      	pop	{r3, r4, r5, pc}
 800c4b2:	bf00      	nop
 800c4b4:	20000e6c 	.word	0x20000e6c

0800c4b8 <_getpid_r>:
 800c4b8:	f7f7 ba87 	b.w	80039ca <_getpid>

0800c4bc <_init>:
 800c4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4be:	bf00      	nop
 800c4c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4c2:	bc08      	pop	{r3}
 800c4c4:	469e      	mov	lr, r3
 800c4c6:	4770      	bx	lr

0800c4c8 <_fini>:
 800c4c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4ca:	bf00      	nop
 800c4cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c4ce:	bc08      	pop	{r3}
 800c4d0:	469e      	mov	lr, r3
 800c4d2:	4770      	bx	lr
