Classic Timing Analyzer report for NewLCD
Sun Nov 03 09:55:37 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_50MHz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------+-----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                          ; To                                 ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.197 ns                         ; HEX6[1]                                                                                                       ; LCD_Display:inst|DATA_BUS_VALUE[3] ; --         ; CLK_50MHz ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.999 ns                        ; LCD_Display:inst|LCD_RS                                                                                       ; LCD_RS                             ; CLK_50MHz  ; --        ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.113 ns                         ; Reset~                                                                                                        ; LCD_Display:inst|CHAR_COUNT[4]     ; --         ; CLK_50MHz ; 0            ;
; Clock Setup: 'CLK_50MHz'     ; N/A   ; None          ; 132.42 MHz ( period = 7.552 ns ) ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz  ; CLK_50MHz ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                               ;                                    ;            ;           ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------+-----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_50MHz       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                          ; To                                                                                                            ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.42 MHz ( period = 7.552 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.323 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 7.321 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 138.81 MHz ( period = 7.204 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.975 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.09 MHz ( period = 6.940 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.711 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 144.11 MHz ( period = 6.939 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.710 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 145.96 MHz ( period = 6.851 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 150.51 MHz ( period = 6.644 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 151.58 MHz ( period = 6.597 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.368 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.072 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 6.003 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 160.98 MHz ( period = 6.212 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 162.50 MHz ( period = 6.154 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 162.84 MHz ( period = 6.141 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 163.45 MHz ( period = 6.118 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.904 ns                ;
; N/A                                     ; 163.56 MHz ( period = 6.114 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 163.59 MHz ( period = 6.113 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.847 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 165.59 MHz ( period = 6.039 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.812 ns                ;
; N/A                                     ; 165.98 MHz ( period = 6.025 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.811 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 169.66 MHz ( period = 5.894 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.706 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 171.09 MHz ( period = 5.845 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.631 ns                ;
; N/A                                     ; 171.12 MHz ( period = 5.844 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.630 ns                ;
; N/A                                     ; 171.35 MHz ( period = 5.836 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 171.35 MHz ( period = 5.836 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 171.38 MHz ( period = 5.835 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[6]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.649 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 175.16 MHz ( period = 5.709 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.480 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg2 ; LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 179.31 MHz ( period = 5.577 ns )                    ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; LCD_Display:inst|DATA_BUS_VALUE[7]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.088 ns                ;
; N/A                                     ; 232.83 MHz ( period = 4.295 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 4.109 ns                ;
; N/A                                     ; 238.15 MHz ( period = 4.199 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.985 ns                ;
; N/A                                     ; 244.14 MHz ( period = 4.096 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.874 ns                ;
; N/A                                     ; 246.73 MHz ( period = 4.053 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.835 ns                ;
; N/A                                     ; 246.97 MHz ( period = 4.049 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.834 ns                ;
; N/A                                     ; 247.40 MHz ( period = 4.042 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.856 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 250.50 MHz ( period = 3.992 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.731 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.604 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; LCD_Display:inst|state.HOLD                                                                                   ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.642 ns                ;
; N/A                                     ; 263.16 MHz ( period = 3.800 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 263.23 MHz ( period = 3.799 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 271.22 MHz ( period = 3.687 ns )                    ; LCD_Display:inst|state.HOLD                                                                                   ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.495 ns                ;
; N/A                                     ; 274.12 MHz ( period = 3.648 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.435 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; LCD_Display:inst|state.HOLD                                                                                   ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 285.55 MHz ( period = 3.502 ns )                    ; LCD_Display:inst|CHAR_COUNT[2]                                                                                ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.289 ns                ;
; N/A                                     ; 287.69 MHz ( period = 3.476 ns )                    ; LCD_Display:inst|state.HOLD                                                                                   ; LCD_Display:inst|LCD_RW_INT                                                                                   ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 291.12 MHz ( period = 3.435 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.220 ns                ;
; N/A                                     ; 291.21 MHz ( period = 3.434 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.219 ns                ;
; N/A                                     ; 291.80 MHz ( period = 3.427 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 291.89 MHz ( period = 3.426 ns )                    ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; LCD_Display:inst|state.RESET2                                                                                 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.186 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; LCD_Display:inst|state.FUNC_SET                                                                               ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.158 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 298.86 MHz ( period = 3.346 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[2]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.131 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; 300.21 MHz ( period = 3.331 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|next_command.Print_String                                                                    ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.117 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; LCD_Display:inst|next_command.RETURN_HOME                                                                     ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.116 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.112 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 302.76 MHz ( period = 3.303 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.089 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[2]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; LCD_Display:inst|state.LINE2                                                                                  ; LCD_Display:inst|DATA_BUS_VALUE[5]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.84 MHz ( period = 3.259 ns )                    ; LCD_Display:inst|state.LINE2                                                                                  ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.046 ns                ;
; N/A                                     ; 306.94 MHz ( period = 3.258 ns )                    ; LCD_Display:inst|state.DISPLAY_OFF                                                                            ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.072 ns                ;
; N/A                                     ; 308.36 MHz ( period = 3.243 ns )                    ; LCD_Display:inst|state.HOLD                                                                                   ; LCD_Display:inst|DATA_BUS_VALUE[1]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[9]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.023 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[14]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[12]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[15]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[13]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[19]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[18]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[17]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[16]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[11]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.69 MHz ( period = 3.229 ns )                    ; LCD_Display:inst|CLK_COUNT_400HZ[5]                                                                           ; LCD_Display:inst|CLK_COUNT_400HZ[10]                                                                          ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 309.89 MHz ( period = 3.227 ns )                    ; LCD_Display:inst|state.Print_String                                                                           ; LCD_Display:inst|DATA_BUS_VALUE[0]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; LCD_Display:inst|state.RESET3                                                                                 ; LCD_Display:inst|DATA_BUS_VALUE[3]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.998 ns                ;
; N/A                                     ; 312.21 MHz ( period = 3.203 ns )                    ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; LCD_Display:inst|DATA_BUS_VALUE[4]                                                                            ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 2.988 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; LCD_Display:inst|CHAR_COUNT[1]                                                                                ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.585 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; LCD_Display:inst|CHAR_COUNT[0]                                                                                ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.248 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; LCD_Display:inst|CHAR_COUNT[4]                                                                                ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.055 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; LCD_Display:inst|CHAR_COUNT[3]                                                                                ; lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_50MHz  ; CLK_50MHz ; None                        ; None                      ; 1.000 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                               ;                                                                                                               ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+------------------------------------+-----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                 ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+------------------------------------+-----------+
; N/A                                     ; None                                                ; 7.197 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.193 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.192 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.138 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.134 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.133 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.110 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.106 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.105 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.095 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.075 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.047 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.017 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.013 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 7.012 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.980 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.980 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.979 ns   ; HEX6[1]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.960 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.960 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.959 ns   ; HEX11[2] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.932 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.932 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.931 ns   ; HEX10[2] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.917 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.915 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.913 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.912 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.908 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.904 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.903 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.885 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.882 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.881 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.880 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.878 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.877 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.877 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.873 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.872 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.854 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.845 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.829 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.825 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.824 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.819 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.816 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.814 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.812 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.811 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.804 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.800 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.800 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.800 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.799 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.799 ns   ; HEX20[1] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.783 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.771 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.767 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.766 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.739 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.739 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.738 ns   ; HEX27[2] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.730 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.730 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.729 ns   ; HEX22[2] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.727 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.714 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.708 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.704 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.704 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.703 ns   ; HEX6[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.702 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.699 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.699 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.698 ns   ; HEX8[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.682 ns   ; HEX4[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.682 ns   ; HEX4[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.680 ns   ; HEX4[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.668 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.668 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.667 ns   ; HEX22[0] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.667 ns   ; HEX22[0] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.667 ns   ; HEX8[1]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.665 ns   ; HEX22[0] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.612 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.612 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.611 ns   ; HEX0[1]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.599 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.599 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.598 ns   ; HEX28[1] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.593 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.593 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.592 ns   ; HEX4[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.587 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.587 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.586 ns   ; HEX21[1] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.584 ns   ; HEX6[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.584 ns   ; HEX6[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.582 ns   ; HEX6[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.578 ns   ; HEX16[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.573 ns   ; HEX20[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.556 ns   ; HEX12[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.536 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.532 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.531 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.503 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.499 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.498 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.492 ns   ; HEX1[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.492 ns   ; HEX1[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.490 ns   ; HEX1[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.471 ns   ; HEX17[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.463 ns   ; HEX16[3] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.463 ns   ; HEX16[3] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.462 ns   ; HEX16[3] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.458 ns   ; HEX20[3] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.458 ns   ; HEX20[3] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.457 ns   ; HEX20[3] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.449 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.445 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.444 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.441 ns   ; HEX12[3] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.441 ns   ; HEX12[3] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.440 ns   ; HEX16[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.440 ns   ; HEX12[3] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.440 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.436 ns   ; HEX16[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.435 ns   ; HEX16[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.434 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.398 ns   ; HEX25[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.386 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.362 ns   ; HEX0[3]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.356 ns   ; HEX17[3] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.356 ns   ; HEX17[3] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.355 ns   ; HEX17[3] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.353 ns   ; HEX3[3]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.353 ns   ; HEX7[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.349 ns   ; HEX7[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.348 ns   ; HEX7[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.338 ns   ; HEX13[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.338 ns   ; HEX0[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.338 ns   ; HEX16[1] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.334 ns   ; HEX13[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.334 ns   ; HEX0[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.333 ns   ; HEX13[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.333 ns   ; HEX0[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.329 ns   ; HEX18[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.327 ns   ; HEX23[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.325 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.325 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.325 ns   ; HEX18[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.324 ns   ; HEX20[2] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.324 ns   ; HEX18[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.323 ns   ; HEX23[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.322 ns   ; HEX23[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.319 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.319 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.318 ns   ; HEX4[1]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.293 ns   ; HEX5[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.290 ns   ; HEX12[1] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.289 ns   ; HEX5[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.288 ns   ; HEX5[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.288 ns   ; HEX26[2] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.287 ns   ; HEX20[0] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.287 ns   ; HEX20[0] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.286 ns   ; HEX12[1] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.285 ns   ; HEX20[0] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.285 ns   ; HEX12[1] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.284 ns   ; HEX26[2] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.283 ns   ; HEX26[2] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.283 ns   ; HEX25[3] ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.283 ns   ; HEX25[3] ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.282 ns   ; HEX4[0]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.282 ns   ; HEX25[3] ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.275 ns   ; HEX13[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.275 ns   ; HEX0[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.271 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.271 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.270 ns   ; HEX1[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.267 ns   ; HEX22[0] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.266 ns   ; HEX18[2] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.263 ns   ; HEX14[3] ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.256 ns   ; HEX15[0] ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.256 ns   ; HEX15[0] ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.254 ns   ; HEX15[0] ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.251 ns   ; HEX7[1]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.248 ns   ; HEX9[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.248 ns   ; HEX9[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.247 ns   ; HEX0[3]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.247 ns   ; HEX0[3]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.246 ns   ; HEX9[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.246 ns   ; HEX0[3]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.238 ns   ; HEX3[3]  ; LCD_Display:inst|DATA_BUS_VALUE[5] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.238 ns   ; HEX3[3]  ; LCD_Display:inst|DATA_BUS_VALUE[4] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.237 ns   ; HEX3[3]  ; LCD_Display:inst|DATA_BUS_VALUE[6] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.234 ns   ; HEX1[1]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.231 ns   ; HEX9[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.230 ns   ; HEX5[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0] ; CLK_50MHz ;
; N/A                                     ; None                                                ; 6.230 ns   ; HEX1[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1] ; CLK_50MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                    ;           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------+
; tco                                                                                               ;
+-------+--------------+------------+------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To          ; From Clock ;
+-------+--------------+------------+------------------------------------+-------------+------------+
; N/A   ; None         ; 10.999 ns  ; LCD_Display:inst|LCD_RS            ; LCD_RS      ; CLK_50MHz  ;
; N/A   ; None         ; 9.994 ns   ; LCD_Display:inst|DATA_BUS_VALUE[7] ; DATA_BUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 9.603 ns   ; LCD_Display:inst|DATA_BUS_VALUE[2] ; DATA_BUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 9.385 ns   ; LCD_Display:inst|DATA_BUS_VALUE[6] ; DATA_BUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 9.375 ns   ; LCD_Display:inst|DATA_BUS_VALUE[0] ; DATA_BUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 9.347 ns   ; LCD_Display:inst|DATA_BUS_VALUE[5] ; DATA_BUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 9.174 ns   ; LCD_Display:inst|DATA_BUS_VALUE[3] ; DATA_BUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 9.147 ns   ; LCD_Display:inst|DATA_BUS_VALUE[4] ; DATA_BUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 9.104 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[6] ; CLK_50MHz  ;
; N/A   ; None         ; 9.103 ns   ; LCD_Display:inst|LCD_RW_INT        ; LCD_RW      ; CLK_50MHz  ;
; N/A   ; None         ; 9.094 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[2] ; CLK_50MHz  ;
; N/A   ; None         ; 9.094 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[5] ; CLK_50MHz  ;
; N/A   ; None         ; 9.072 ns   ; LCD_Display:inst|DATA_BUS_VALUE[1] ; DATA_BUS[1] ; CLK_50MHz  ;
; N/A   ; None         ; 9.071 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[7] ; CLK_50MHz  ;
; N/A   ; None         ; 9.039 ns   ; LCD_Display:inst|LCD_E             ; LCD_E       ; CLK_50MHz  ;
; N/A   ; None         ; 8.881 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[3] ; CLK_50MHz  ;
; N/A   ; None         ; 8.832 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[0] ; CLK_50MHz  ;
; N/A   ; None         ; 8.832 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[4] ; CLK_50MHz  ;
; N/A   ; None         ; 8.555 ns   ; LCD_Display:inst|LCD_RW_INT        ; DATA_BUS[1] ; CLK_50MHz  ;
+-------+--------------+------------+------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------+-----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From     ; To                                   ; To Clock  ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------+-----------+
; N/A                                     ; None                                                ; 1.113 ns  ; Reset~   ; LCD_Display:inst|CHAR_COUNT[2]       ; CLK_50MHz ;
; N/A                                     ; None                                                ; 1.113 ns  ; Reset~   ; LCD_Display:inst|CHAR_COUNT[3]       ; CLK_50MHz ;
; N/A                                     ; None                                                ; 1.113 ns  ; Reset~   ; LCD_Display:inst|CHAR_COUNT[4]       ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.871 ns  ; Reset~   ; LCD_Display:inst|CHAR_COUNT[0]       ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.838 ns  ; Reset~   ; LCD_Display:inst|CHAR_COUNT[1]       ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.290 ns  ; Reset~   ; LCD_Display:inst|CLK_400HZ           ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[2]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[5]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[4]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[3]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[9]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[7]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[6]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[8]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[1]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; 0.195 ns  ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[0]  ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.245 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[14] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[12] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[15] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[13] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[19] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[18] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[17] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[16] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[11] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.262 ns ; Reset~   ; LCD_Display:inst|CLK_COUNT_400HZ[10] ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.506 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.635 ns ; HEX17[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.720 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.721 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.721 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.736 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.836 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.895 ns ; HEX21[2] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.899 ns ; HEX19[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -0.997 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.033 ns ; HEX17[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.035 ns ; HEX17[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.035 ns ; HEX17[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.211 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.212 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.212 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.297 ns ; HEX19[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.299 ns ; HEX19[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.299 ns ; HEX19[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.327 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -1.386 ns ; HEX19[2] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -3.804 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.028 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.123 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.153 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.173 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.192 ns ; HEX11[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.203 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.238 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.240 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.289 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.303 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.304 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.323 ns ; HEX10[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.323 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.323 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.324 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.324 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.326 ns ; HEX13[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.341 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.347 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.371 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.373 ns ; HEX7[0]  ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.373 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.373 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.374 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.374 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.404 ns ; HEX18[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.428 ns ; HEX23[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.433 ns ; HEX3[2]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.439 ns ; HEX27[1] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.466 ns ; HEX31[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.482 ns ; HEX30[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.483 ns ; HEX8[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.486 ns ; HEX26[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.489 ns ; HEX22[1] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.499 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.501 ns ; HEX23[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.503 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.504 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.504 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.536 ns ; HEX3[0]  ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.541 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.541 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.541 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.542 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.542 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.542 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.542 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.547 ns ; HEX23[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.551 ns ; HEX26[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.555 ns ; HEX21[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.582 ns ; HEX2[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.583 ns ; HEX10[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.588 ns ; HEX29[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.590 ns ; HEX11[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.592 ns ; HEX11[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.592 ns ; HEX11[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.601 ns ; HEX22[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.607 ns ; HEX18[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.608 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.619 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.649 ns ; HEX19[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.657 ns ; HEX31[1] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.657 ns ; HEX15[3] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.663 ns ; HEX31[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.678 ns ; HEX15[2] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.679 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.689 ns ; HEX23[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.694 ns ; HEX3[2]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.709 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.713 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.714 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.714 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.721 ns ; HEX10[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.723 ns ; HEX10[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.723 ns ; HEX10[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.723 ns ; HEX9[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.739 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.740 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.744 ns ; HEX6[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.748 ns ; HEX11[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.752 ns ; HEX2[0]  ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.765 ns ; HEX12[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.771 ns ; HEX7[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.773 ns ; HEX7[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.773 ns ; HEX7[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.802 ns ; HEX18[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.802 ns ; HEX31[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.803 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.804 ns ; HEX18[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.804 ns ; HEX18[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.809 ns ; HEX4[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.822 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.823 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.823 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.825 ns ; HEX13[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.826 ns ; HEX13[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.829 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.833 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.849 ns ; HEX29[2] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.857 ns ; HEX14[0] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.866 ns ; HEX28[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.876 ns ; HEX12[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.879 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.879 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.880 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.880 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.884 ns ; HEX15[1] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.888 ns ; HEX14[2] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.899 ns ; HEX23[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.901 ns ; HEX23[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.901 ns ; HEX23[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.903 ns ; HEX23[2] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.904 ns ; HEX23[2] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.904 ns ; HEX23[2] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.908 ns ; HEX3[2]  ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.909 ns ; HEX3[2]  ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.909 ns ; HEX3[2]  ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.909 ns ; HEX16[2] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.914 ns ; HEX15[1] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.920 ns ; HEX5[3]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.932 ns ; HEX2[1]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.934 ns ; HEX3[0]  ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.936 ns ; HEX3[0]  ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.936 ns ; HEX3[0]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.938 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.949 ns ; HEX26[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.951 ns ; HEX26[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.951 ns ; HEX26[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.953 ns ; HEX21[0] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.955 ns ; HEX21[0] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.955 ns ; HEX21[0] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.962 ns ; HEX2[1]  ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.965 ns ; HEX31[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.966 ns ; HEX31[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.977 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.978 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.978 ns ; HEX27[3] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.981 ns ; HEX30[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.982 ns ; HEX8[3]  ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.982 ns ; HEX30[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.983 ns ; HEX8[3]  ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.985 ns ; HEX26[3] ; LCD_Display:inst|DATA_BUS_VALUE[2]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.986 ns ; HEX26[3] ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.995 ns ; HEX13[1] ; LCD_Display:inst|DATA_BUS_VALUE[0]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.997 ns ; HEX7[2]  ; LCD_Display:inst|DATA_BUS_VALUE[1]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -4.999 ns ; HEX29[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -5.000 ns ; HEX28[3] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -5.003 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[6]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -5.003 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[3]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -5.004 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[5]   ; CLK_50MHz ;
; N/A                                     ; None                                                ; -5.004 ns ; HEX11[1] ; LCD_Display:inst|DATA_BUS_VALUE[4]   ; CLK_50MHz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;          ;                                      ;           ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------+--------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 03 09:55:36 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NewLCD -c NewLCD --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_50MHz" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_Display:inst|CLK_400HZ" as buffer
Info: Clock "CLK_50MHz" has Internal fmax of 132.42 MHz between source memory "lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0" and destination register "LCD_Display:inst|DATA_BUS_VALUE[3]" (period= 7.552 ns)
    Info: + Longest memory to register delay is 7.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y35; Fanout = 8; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y35; Fanout = 3; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|q_a[5]'
        Info: 3: + IC(0.912 ns) + CELL(0.398 ns) = 4.303 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 11; COMB Node = 'LCD_Display:inst|Equal0~0'
        Info: 4: + IC(0.924 ns) + CELL(0.150 ns) = 5.377 ns; Loc. = LCCOMB_X35_Y35_N18; Fanout = 1; COMB Node = 'LCD_Display:inst|Next_Char[0]~86'
        Info: 5: + IC(0.246 ns) + CELL(0.149 ns) = 5.772 ns; Loc. = LCCOMB_X35_Y35_N20; Fanout = 4; COMB Node = 'LCD_Display:inst|Next_Char[0]~87'
        Info: 6: + IC(0.918 ns) + CELL(0.150 ns) = 6.840 ns; Loc. = LCCOMB_X30_Y35_N18; Fanout = 1; COMB Node = 'LCD_Display:inst|Selector6~3'
        Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 7.239 ns; Loc. = LCCOMB_X30_Y35_N8; Fanout = 1; COMB Node = 'LCD_Display:inst|Selector6~4'
        Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.323 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 2; REG Node = 'LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 4.074 ns ( 55.63 % )
        Info: Total interconnect delay = 3.249 ns ( 44.37 % )
    Info: - Smallest clock skew is -0.056 ns
        Info: + Shortest clock path from clock "CLK_50MHz" to destination register is 4.734 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.333 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.151 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.734 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 2; REG Node = 'LCD_Display:inst|DATA_BUS_VALUE[3]'
            Info: Total cell delay = 2.323 ns ( 49.07 % )
            Info: Total interconnect delay = 2.411 ns ( 50.93 % )
        Info: - Longest clock path from clock "CLK_50MHz" to source memory is 4.790 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'
            Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.333 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst|CLK_400HZ'
            Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.151 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'LCD_Display:inst|CLK_400HZ~clkctrl'
            Info: 4: + IC(0.978 ns) + CELL(0.661 ns) = 4.790 ns; Loc. = M4K_X26_Y35; Fanout = 8; MEM Node = 'lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_7f71:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 2.447 ns ( 51.09 % )
            Info: Total interconnect delay = 2.343 ns ( 48.91 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Display:inst|DATA_BUS_VALUE[3]" (data pin = "HEX6[1]", clock pin = "CLK_50MHz") is 7.197 ns
    Info: + Longest pin to register delay is 11.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_V14; Fanout = 1; PIN Node = 'HEX6[1]'
        Info: 2: + IC(6.331 ns) + CELL(0.438 ns) = 7.609 ns; Loc. = LCCOMB_X27_Y35_N18; Fanout = 1; COMB Node = 'LCD_Display:inst|Next_Char[1]~39'
        Info: 3: + IC(0.255 ns) + CELL(0.420 ns) = 8.284 ns; Loc. = LCCOMB_X27_Y35_N4; Fanout = 1; COMB Node = 'LCD_Display:inst|Next_Char[1]~40'
        Info: 4: + IC(0.436 ns) + CELL(0.275 ns) = 8.995 ns; Loc. = LCCOMB_X28_Y35_N4; Fanout = 1; COMB Node = 'LCD_Display:inst|Next_Char[1]~41'
        Info: 5: + IC(0.682 ns) + CELL(0.438 ns) = 10.115 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 2; COMB Node = 'LCD_Display:inst|Next_Char[1]~42'
        Info: 6: + IC(0.269 ns) + CELL(0.413 ns) = 10.797 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 3; COMB Node = 'LCD_Display:inst|Selector6~2'
        Info: 7: + IC(0.267 ns) + CELL(0.420 ns) = 11.484 ns; Loc. = LCCOMB_X30_Y35_N18; Fanout = 1; COMB Node = 'LCD_Display:inst|Selector6~3'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 11.883 ns; Loc. = LCCOMB_X30_Y35_N8; Fanout = 1; COMB Node = 'LCD_Display:inst|Selector6~4'
        Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 11.967 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 2; REG Node = 'LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 3.478 ns ( 29.06 % )
        Info: Total interconnect delay = 8.489 ns ( 70.94 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_50MHz" to destination register is 4.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.333 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.151 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.734 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 2; REG Node = 'LCD_Display:inst|DATA_BUS_VALUE[3]'
        Info: Total cell delay = 2.323 ns ( 49.07 % )
        Info: Total interconnect delay = 2.411 ns ( 50.93 % )
Info: tco from clock "CLK_50MHz" to destination pin "LCD_RS" through register "LCD_Display:inst|LCD_RS" is 10.999 ns
    Info: + Longest clock path from clock "CLK_50MHz" to source register is 4.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.333 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.151 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.047 ns) + CELL(0.537 ns) = 4.735 ns; Loc. = LCFF_X32_Y35_N1; Fanout = 2; REG Node = 'LCD_Display:inst|LCD_RS'
        Info: Total cell delay = 2.323 ns ( 49.06 % )
        Info: Total interconnect delay = 2.412 ns ( 50.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.014 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N1; Fanout = 2; REG Node = 'LCD_Display:inst|LCD_RS'
        Info: 2: + IC(3.216 ns) + CELL(2.798 ns) = 6.014 ns; Loc. = PIN_AE12; Fanout = 0; PIN Node = 'LCD_RS'
        Info: Total cell delay = 2.798 ns ( 46.52 % )
        Info: Total interconnect delay = 3.216 ns ( 53.48 % )
Info: th for register "LCD_Display:inst|CHAR_COUNT[2]" (data pin = "Reset~", clock pin = "CLK_50MHz") is 1.113 ns
    Info: + Longest clock path from clock "CLK_50MHz" to destination register is 4.734 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'CLK_50MHz'
        Info: 2: + IC(0.547 ns) + CELL(0.787 ns) = 2.333 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 2; REG Node = 'LCD_Display:inst|CLK_400HZ'
        Info: 3: + IC(0.818 ns) + CELL(0.000 ns) = 3.151 ns; Loc. = CLKCTRL_G0; Fanout = 44; COMB Node = 'LCD_Display:inst|CLK_400HZ~clkctrl'
        Info: 4: + IC(1.046 ns) + CELL(0.537 ns) = 4.734 ns; Loc. = LCFF_X28_Y35_N19; Fanout = 35; REG Node = 'LCD_Display:inst|CHAR_COUNT[2]'
        Info: Total cell delay = 2.323 ns ( 49.07 % )
        Info: Total interconnect delay = 2.411 ns ( 50.93 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 8; PIN Node = 'Reset~'
        Info: 2: + IC(2.228 ns) + CELL(0.660 ns) = 3.887 ns; Loc. = LCFF_X28_Y35_N19; Fanout = 35; REG Node = 'LCD_Display:inst|CHAR_COUNT[2]'
        Info: Total cell delay = 1.659 ns ( 42.68 % )
        Info: Total interconnect delay = 2.228 ns ( 57.32 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Sun Nov 03 09:55:37 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


