<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:07.602+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('empty_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:22) on array 'tmp' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'tmp'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:07.527+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:07.504+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5' (loop 'VITIS_LOOP_22_4_VITIS_LOOP_23_5'): Unable to schedule 'load' operation ('C_load_6', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:27) on array 'C' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'C'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:07.486+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:06.439+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:06.323+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:06.277+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2' (loop 'VITIS_LOOP_15_1_VITIS_LOOP_16_2'): Unable to schedule 'load' operation ('B_load_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:20) on array 'B' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'B'.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html" projectName="2mm" solutionName="solution1" date="2023-04-27T10:40:06.252+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
